KEY LIBERO "2023.2"
KEY CAPTURE "2023.2.0.10"
KEY DEFAULT_IMPORT_LOC "D:\Microsemiprj\RTAX_mult_test\RTAX2000S\multipliers\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "SmartFusion2"
KEY VendorTechnology_Die "PA4M1000_N"
KEY VendorTechnology_Package "vf256"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_25"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "0"
KEY VendorTechnology_RESTRICTPROBEPINS "0"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4M1000_N"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2"
KEY ProjectDescription "This project should have a UART port as well as a SPI port."
KEY UseRootLocationForLinkedFiles "TRUE"
KEY RootLocationENVForLinkedFiles "CGRAPH_FIRMWARE"
KEY RootLocationForLinkedFiles "/home/summer/projects/CGraph/firmware/"
KEY GlobalIncludePaths "${CGRAPH_FIRMWARE}/include/fpga;"
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "EvalBoardSandbox::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
VALUE="Impl3",NUM=3
VALUE="Impl4",NUM=4
VALUE="Impl5",NUM=5
CURREV=5
ENDLIST
LIST LIBRARIES
COREPWM_LIB
COREAPB3_LIB
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
CORESPI_LIB
COREAHBLSRAM_LIB
COREAPBLSRAM_LIB
HomeBrew
COREAHBLSRAM_OBF_LIB
Stash
Includes
ENDLIST
LIST LIBRARY_COREPWM_LIB
ALIAS=..\component\Actel\DirectCore\corepwm\4.1.106\mti\lib_vlog_obs\COREPWM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=../component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/user_vlog/COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPBLSRAM_LIB
ALIAS=COREAPBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_HomeBrew
ALIAS=HomeBrew
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_OBF_LIB
ALIAS=COREAHBLSRAM_OBF_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_Stash
ALIAS=Stash
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_Includes
ALIAS=Includes
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ads1258.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5936"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ads1258accumulator.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="14443"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/CGraphDmDacRam.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741801923"
SIZE="3047"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/CGraphDmTypes.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741801923"
SIZE="2755"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2067"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/fifo_gen.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3373"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/fifo_gen_tb.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2462"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/FourWireStepperMotor.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3163"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/FourWireStepperMotorDriver.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5004"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3691"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/gated_fifo_fram.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3640"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/IBufP1.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="1410"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="1527"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/IBufP3.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="1611"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/IOBufP1.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="1525"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/IOBufP2.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="1628"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/IOBufP3.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="1783"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/Ltc2378AccumQuad.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="19470"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/Ltc2378AccumTrio.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="17871"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ltc244x.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5339"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ltc244xaccumulator.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="9823"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ltc244xaccumulator_types.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="4388"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ltc244x_autoscan.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5217"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/ltc244x_types.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="4364"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2285"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/PhaseComparator.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3831"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/PPSCount.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3260"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/RtcCounter.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="4923"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiDac.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741801923"
SIZE="4868"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiDacQuad.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="7126"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiDacTrio.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="6370"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiDevice.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5461"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiDeviceDual.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="6191"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiExtBus.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5415"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiExtBusAddrTx.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="4589"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="5186"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiMasterDual.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="6133"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiMasterQuad.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="7872"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/SpiMasterTrio.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="7002"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartRx.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2358"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartRxExtClk.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2728"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartRxFifoExtClk.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="4251"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartRxFifoParity.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="4948"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartRxParity.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3279"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartRxRaw.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="6153"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartTx.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="3193"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartTxFifo.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="7502"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartTxFifoExtClk.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="7270"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartTxFifoParity.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="7707"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/UartTxParity.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2855"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/VariableClockDivider2X.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2396"
ENDFILE
VALUE "${CGRAPH_FIRMWARE}/include/fpga/VariableOneShot.vhd,hdl"
LINKFILEROOT "./include/fpga"
STATE="utd"
TIME="1741216906"
SIZE="2163"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="494"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/COREAHBLSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="761"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2657"
PARENT="<project>/component/work/COREAHBTOAPB3_C0/COREAHBTOAPB3_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="319"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="6808"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="21017"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="30149"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="101492"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4045"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="11876"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4031"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="3645"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="3976"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2736"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741801923"
SIZE="1239"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/mti/scripts/wave_user.do,do"
STATE="utd"
TIME="1741216905"
SIZE="884"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="3820"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="7639"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="20989"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="30135"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="101478"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="29095"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4335"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5537"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="22733"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAPBLSRAM/3.0.101/COREAPBLSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="405"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="1298"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="697"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="13496"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="22096"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="3801"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="2194"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="2287"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="1981"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.1.101/COREFIFO.cxf"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreResetP/7.1.100/CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="584"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="63856"
PARENT="<project>/component/Actel/DirectCore/CoreResetP/7.1.100/CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="8551"
PARENT="<project>/component/Actel/DirectCore/CoreResetP/7.1.100/CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2961"
PARENT="<project>/component/work/CORESPI_C0/CORESPI_C0.cxf"
PARENT="<project>/component/work/CORESPI_C1/CORESPI_C1.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/mti/bfmtovec_compile.do,do"
STATE="utd"
TIME="1741216905"
SIZE="899"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/mti/wave.do,do"
STATE="utd"
TIME="1741216905"
SIZE="3332"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="6301"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="8940"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="194130"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_package.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="38892"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4542"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="12767"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="41126"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="995"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2971"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5917"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="8962"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="6428"
LIBRARY="CORESPI_LIB"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREUART/5.7.100/COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="573"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.7.100/CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="779"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/FCCC/2.0.201/FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="241"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
PARENT="<project>/component/work/FCCC_C0/FCCC_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/IO/1.0.101/IO.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="239"
PARENT="<project>/component/work/IO_C0/IO_C0.cxf"
PARENT="<project>/component/work/IO_C1/IO_C1.cxf"
PARENT="<project>/component/work/IO_UartTx/IO_UartTx.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/OSC/2.0.101/OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="684"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="924"
PARENT="<project>/component/Actel/SgCore/OSC/2.0.101/OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="726"
PARENT="<project>/component/Actel/SgCore/OSC/2.0.101/OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/TPSRAM/1.0.102/TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="243"
PARENT="<project>/component/work/TPSRAM_C0/TPSRAM_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="472"
PARENT="<project>/component/work/RESET_GEN_C0/RESET_GEN_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="388"
PARENT="<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS/1.1.500/MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="526"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CC/1.0.100/MSS_CC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="252"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CCC/1.0.100/MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="253"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CFGM/1.1.100/MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="254"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CM3/1.0.200/MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="253"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_DDRB/1.0.200/MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="254"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_DMA/1.0.100/MSS_DMA.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="253"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_EDAC/1.0.101/MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="254"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_ENVM/1.0.101/MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="254"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_FIC32/1.0.100/MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="255"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_INTR/1.0.200/MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="254"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_RESET/1.0.100/MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="255"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_SECURITY/1.0.100/MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="258"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_SWITCH/1.0.101/MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="256"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="3802"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1741216905"
SIZE="1425"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="25477"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="6318"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="6016"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="6016"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="11816"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/mti/scripts/wave_user.do,do"
STATE="utd"
TIME="1741216905"
SIZE="884"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="6780"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="2063"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="40415"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="101480"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="6638"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1998"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="17895"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="238337"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="14799"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="9318"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="9124"
ENDFILE
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="25178"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="1893"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0.cxf"
ENDFILE
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="3625"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/core/coreahblite.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="23257"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="50715"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="5599"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4115"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2283"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.cxf"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="494"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/AHBLSramIf.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="13202"
LIBRARY="COREAHBLSRAM_LIB"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/CoreAHBLSRAM.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="6494"
LIBRARY="COREAHBLSRAM_LIB"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/lsram_2048to139264x8.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="735510"
LIBRARY="COREAHBLSRAM_LIB"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/SramCtrlIf.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="14229"
LIBRARY="COREAHBLSRAM_LIB"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/usram_128to9216x8.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="61532"
LIBRARY="COREAHBLSRAM_LIB"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/test/user/tb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="27273"
PARENT="<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAHBTOAPB3_C0/COREAHBTOAPB3_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="6901"
ENDFILE
VALUE "<project>/component/work/COREAHBTOAPB3_C0/COREAHBTOAPB3_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4834"
PARENT="<project>/component/work/COREAHBTOAPB3_C0/COREAHBTOAPB3_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="4648"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="3738"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="1787"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0.cxf"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/CoreAPBLSRAM.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="13100"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_1024to70656x16.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2004957"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_2048to141312x8.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1925621"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_512to35328x32.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1345122"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_128to9216x8.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1852186"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_64to2304x32.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="690454"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_64to4608x16.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1405112"
LIBRARY="COREAPBLSRAM_LIB"
PARENT="<project>/component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="5438"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="6109"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="3613"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0.cxf"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="961"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/runall.do,do"
STATE="utd"
TIME="1741216905"
SIZE="21"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/wave.do,do"
STATE="utd"
TIME="1741216905"
SIZE="3204"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="69979"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="53703"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="12942"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_graytobinconv.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2475"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_nstagessync.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2240"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="32488"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="22883"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="18342"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="372"
PARENT="<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CORESPI_C0/CORESPI_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="6543"
ENDFILE
VALUE "<project>/component/work/CORESPI_C0/CORESPI_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5786"
PARENT="<project>/component/work/CORESPI_C0/CORESPI_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORESPI_C1/CORESPI_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="6543"
ENDFILE
VALUE "<project>/component/work/CORESPI_C1/CORESPI_C1.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5786"
PARENT="<project>/component/work/CORESPI_C1/CORESPI_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="6016"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5131"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="586"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="4210"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0.cxf"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/mti/scripts/bfmtovec_compile.do,do"
STATE="utd"
TIME="1741216905"
SIZE="988"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/mti/scripts/wave_vlog_amba.do,do"
STATE="utd"
TIME="1741216905"
SIZE="1988"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="6843"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="9455"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="2126"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="40541"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="3851"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="7734"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="21083"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="30197"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="3942"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="101571"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Clock_gen.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5239"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUART.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="8304"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5879"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5306"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Rx_async.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="8565"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Tx_async.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="4692"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="8690"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="4796"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="5198"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="452"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="1891"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0.cxf"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/mti/scripts/wave_vlog.do,do"
STATE="utd"
TIME="1741216905"
SIZE="1434"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Clock_gen.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="12916"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="13802"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="7241"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Rx_async.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="20575"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Tx_async.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="8496"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="37851"
PARENT="<project>/component/work/COREUART_C0/COREUART_C0_0/COREUART_C0_COREUART_C0_0_COREUART.cxf"
MODULE_UNDER_TEST="testbnch"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/DESIGN_FIRMWARE/DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="1697"
ENDFILE
VALUE "<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.cxf,actgen_cxf"
STATE="utd"
TIME="1741805717"
SIZE="7767"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="682"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1660"
PARENT="<project>/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="8439"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v,hdl"
STATE="utd"
TIME="1741801923"
SIZE="21996"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="457"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="804"
PARENT="<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="14736"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v,hdl"
STATE="utd"
TIME="1741801923"
SIZE="43764"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_pre.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="54528"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="47497"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/FCCC_C0/FCCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="10230"
ENDFILE
VALUE "<project>/component/work/FCCC_C0/FCCC_C0.v,hdl"
STATE="utd"
TIME="1741801923"
SIZE="6138"
PARENT="<project>/component/work/FCCC_C0/FCCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="674"
PARENT="<project>/component/work/FCCC_C0/FCCC_C0.cxf"
ENDFILE
VALUE "<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1830"
PARENT="<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/IO_C0/IO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2340"
ENDFILE
VALUE "<project>/component/work/IO_C0/IO_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2921"
PARENT="<project>/component/work/IO_C0/IO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/IO_C0/IO_C0_0/IO_C0_IO_C0_0_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="433"
PARENT="<project>/component/work/IO_C0/IO_C0.cxf"
ENDFILE
VALUE "<project>/component/work/IO_C0/IO_C0_0/IO_C0_IO_C0_0_IO.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="456"
PARENT="<project>/component/work/IO_C0/IO_C0_0/IO_C0_IO_C0_0_IO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/IO_C1/IO_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2338"
ENDFILE
VALUE "<project>/component/work/IO_C1/IO_C1.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2469"
PARENT="<project>/component/work/IO_C1/IO_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/IO_C1/IO_C1_0/IO_C1_IO_C1_0_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="433"
PARENT="<project>/component/work/IO_C1/IO_C1.cxf"
ENDFILE
VALUE "<project>/component/work/IO_C1/IO_C1_0/IO_C1_IO_C1_0_IO.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="239"
PARENT="<project>/component/work/IO_C1/IO_C1_0/IO_C1_IO_C1_0_IO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/IO_UartTx/IO_UartTx.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="2547"
ENDFILE
VALUE "<project>/component/work/IO_UartTx/IO_UartTx.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="2614"
PARENT="<project>/component/work/IO_UartTx/IO_UartTx.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/IO_UartTx/IO_UartTx_0/IO_UartTx_IO_UartTx_0_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="449"
PARENT="<project>/component/work/IO_UartTx/IO_UartTx.cxf"
ENDFILE
VALUE "<project>/component/work/IO_UartTx/IO_UartTx_0/IO_UartTx_IO_UartTx_0_IO.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="297"
PARENT="<project>/component/work/IO_UartTx/IO_UartTx_0/IO_UartTx_IO_UartTx_0_IO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/RESET_GEN_C0/RESET_GEN_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="1602"
ENDFILE
VALUE "<project>/component/work/RESET_GEN_C0/RESET_GEN_C0.v,tb_hdl"
STATE="utd"
TIME="1741216905"
SIZE="1859"
PARENT="<project>/component/work/RESET_GEN_C0/RESET_GEN_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/TPSRAM_C0/TPSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="4598"
ENDFILE
VALUE "<project>/component/work/TPSRAM_C0/TPSRAM_C0.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="3356"
PARENT="<project>/component/work/TPSRAM_C0/TPSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/TPSRAM_C0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1741216905"
SIZE="720"
PARENT="<project>/component/work/TPSRAM_C0/TPSRAM_C0.cxf"
ENDFILE
VALUE "<project>/component/work/TPSRAM_C0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1984"
PARENT="<project>/component/work/TPSRAM_C0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/constraint/EvalBoardSandbox_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1741801923"
SIZE="3453"
ENDFILE
VALUE "<project>/constraint/io/user.pdc,io_pdc"
STATE="utd"
TIME="1741801923"
SIZE="5119"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>/hdl/BuildNumber.vhd,hdl"
STATE="utd"
TIME="1741216905"
SIZE="1186"
ENDFILE
VALUE "<project>/hdl/DMMain.vhd,hdl"
STATE="utd"
TIME="1741805606"
SIZE="48811"
ENDFILE
VALUE "<project>/hdl/RegisterSpace.vhd,hdl"
STATE="utd"
TIME="1741801923"
SIZE="39242"
ENDFILE
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1741216905"
SIZE="1196"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/CM3_compile_bfm.tcl,sim"
STATE="utd"
TIME="1741801923"
SIZE="491"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="25179"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="6016"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="6016"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="6016"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="11816"
PARENT="<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="7754"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="2806"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>/simulation/coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="13129"
PARENT="<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>/simulation/master.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="2742"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/peripheral_init.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="8450"
PARENT="<project>/component/Actel/SmartFusion2MSS/MSS/1.1.500/MSS.cxf"
ENDFILE
VALUE "<project>/simulation/run.do,do"
STATE="utd"
TIME="1741216905"
SIZE="6574"
ENDFILE
VALUE "<project>/simulation/subsystem.bfm,sim"
STATE="utd"
TIME="1741801923"
SIZE="774"
PARENT="<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.cxf"
PARENT="<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/test.bfm,sim"
STATE="utd"
TIME="1741801923"
SIZE="710"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/user.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="532"
PARENT="<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/user_tb.bfm,sim"
STATE="utd"
TIME="1741216905"
SIZE="7062"
PARENT="<project>/component/Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf"
ENDFILE
VALUE "<project>/synthesis/EvalBoardSandbox.so,so"
STATE="utd"
TIME="1741801923"
SIZE="259"
ENDFILE
VALUE "<project>/synthesis/EvalBoardSandbox_syn.prj,prj"
STATE="utd"
TIME="1741801923"
SIZE="6368"
ENDFILE
VALUE "<project>/synthesis/EvalBoardSandbox_vm.sdc,syn_sdc"
STATE="utd"
TIME="1741801923"
SIZE="5802"
ENDFILE
VALUE "<project>/synthesis/synwork/layer0.so,so"
STATE="utd"
TIME="1741805670"
SIZE="154"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work"
FILE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/runall.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work"
FILE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/mti/scripts/wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb::work"
FILE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>/simulation/coreuart_usertb_include.bfm,sim"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahblapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/mti/scripts/bfmtovec_compile.do,do"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/mti/scripts/wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahblapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "EvalBoardSandbox::work"
FILE "<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.cxf,actgen_cxf"
LIST AssociatedStimulus
VALUE "<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v,tb_hdl"
VALUE "<project>/component/work/RESET_GEN_C0/RESET_GEN_C0.v,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>/constraint/EvalBoardSandbox_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>/constraint/EvalBoardSandbox_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>/constraint/EvalBoardSandbox_derived_constraints.sdc,sdc"
VALUE "<project>/constraint/io/user.pdc,io_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/designer/impl1/EvalBoardSandbox.adb,adb"
VALUE "<project>/designer/impl1/EvalBoardSandbox.fdb,fdb"
VALUE "<project>/designer/impl1/EvalBoardSandbox.pdb,pdb"
VALUE "<project>/designer/impl1/EvalBoardSandbox.stp,stp"
VALUE "<project>/designer/impl1/EvalBoardSandbox_fp/EvalBoardSandbox.pro,pro"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "EvalSandbox_MSS::work"
FILE "<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/subsystem.bfm,sim"
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/mti/scripts/wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/coreparameters.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "EvalSandbox_MSS_MSS::work"
FILE "<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/CM3_compile_bfm.tcl,sim"
VALUE "<project>/simulation/user.bfm,sim"
VALUE "<project>/simulation/test.bfm,sim"
VALUE "<project>/simulation/peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/core/coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
FILE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/user_tb.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_package.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/mti/bfmtovec_compile.do,do"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/mti/wave.do,do"
ENDLIST
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM::COREAHBLSRAM_LIB"
FILE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/CoreAHBLSRAM.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/test/user/tb.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/test/user/tb.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST EvalBoardSandbox
VALUE "<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v,tb_hdl"
VALUE "<project>/component/work/RESET_GEN_C0/RESET_GEN_C0.v,tb_hdl"
ENDLIST
LIST EvalSandbox_MSS
VALUE "<project>/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/coreparameters.v,tb_hdl"
ENDLIST
LIST CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahblapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST COREUART_C0_COREUART_C0_0_COREUART
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
ENDLIST
LIST COREFIFO_C0_COREFIFO_C0_0_COREFIFO
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/test/user/tb.v,tb_hdl"
ENDLIST
LIST CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST EvalSandbox_MSS
VALUE "<project>/simulation/subsystem.bfm,sim"
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/mti/scripts/wave_user.do,do"
ENDLIST
LIST EvalSandbox_MSS_MSS
VALUE "<project>/simulation/CM3_compile_bfm.tcl,sim"
VALUE "<project>/simulation/user.bfm,sim"
VALUE "<project>/simulation/test.bfm,sim"
VALUE "<project>/simulation/peripheral_init.bfm,sim"
ENDLIST
LIST CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb
VALUE "<project>/simulation/coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>/simulation/coreuart_usertb_include.bfm,sim"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahblapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/mti/scripts/bfmtovec_compile.do,do"
VALUE "<project>/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/mti/scripts/wave_vlog_amba.do,do"
ENDLIST
LIST COREUART_C0_COREUART_C0_0_COREUART
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
VALUE "<project>/component/work/COREUART_C0/COREUART_C0_0/mti/scripts/wave_vlog.do,do"
ENDLIST
LIST CORESPI
VALUE "<project>/simulation/user_tb.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_package.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/mti/bfmtovec_compile.do,do"
VALUE "<project>/component/Actel/DirectCore/CORESPI/5.2.104/mti/wave.do,do"
ENDLIST
LIST COREFIFO_C0_COREFIFO_C0_0_COREFIFO
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/runall.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/test/user/tb.v,tb_hdl"
ENDLIST
LIST CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=true
Type=max
RunTime=10000ns
Resolution=1fs
VsimOpt=
EntityName=MySandbox
TopInstanceName=<top>_0
DoFileName=
DoFileName2=C:/MicroSemiProj/EvalBoardSandbox/wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=FALSE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/synplify_pro"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="/home/summer/microchip/Libero_SoC_v2023.2/ModelSimPro/modeltech/linuxacoem/vsim"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="/home/summer/microchip/Libero_SoC_v2023.2/Identify/bin/identify_debugger"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "EvalBoardSandbox::work"
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/designer/impl1/EvalBoardSandbox.adb,adb"
VALUE "<project>/designer/impl1/EvalBoardSandbox.fdb,fdb"
VALUE "<project>/designer/impl1/EvalBoardSandbox.pdb,pdb"
VALUE "<project>/designer/impl1/EvalBoardSandbox.stp,stp"
VALUE "<project>/designer/impl1/EvalBoardSandbox_fp/EvalBoardSandbox.pro,pro"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.edn,syn_edn)=StateFailure
ideSYNTHESIS(<project>/synthesis/EvalBoardSandbox.vm,syn_vm)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/EvalBoardSandbox.edn,syn_edn"
VALUE "<project>/synthesis/EvalBoardSandbox_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/EvalBoardSandbox_palace.v,palace_hdl"
VALUE "<project>/synthesis/EvalBoardSandbox.vm,syn_vm"
VALUE "<project>/synthesis/EvalBoardSandbox.v,syn_hdl"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "EvalSandbox_MSS::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM::COREAHBLSRAM_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl3
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl4
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl5
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;EvalBoardSandbox;0
Reports;Reports;0
ReportsCurrentItem;synthesis:synplify.log
ACTIVEVIEW;EvalBoardSandbox
ENDLIST
LIST ModuleSubBlockList
LIST "ads1258::work","${CGRAPH_FIRMWARE}/include/fpga/ads1258.vhd","FALSE","FALSE"
ENDLIST
LIST "ads1258accumulator_pkg::work","${CGRAPH_FIRMWARE}/include/fpga/ads1258accumulator.vhd","FALSE","FALSE"
ENDLIST
LIST "ads1258accumulatorPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ads1258accumulator.vhd","FALSE","FALSE"
SUBBLOCK "ramb16_s36_s36::work","","FALSE","FALSE"
ENDLIST
LIST "ads1258Ports::work","${CGRAPH_FIRMWARE}/include/fpga/ads1258.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "BuildNumberPorts::work","hdl/BuildNumber.vhd","FALSE","FALSE"
ENDLIST
LIST "CGraphDMTypes::work","${CGRAPH_FIRMWARE}/include/fpga/CGraphDmTypes.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite_C0::work","component/work/CoreAHBLite_C0/CoreAHBLite_C0.v","TRUE","FALSE"
SUBBLOCK "CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite::COREAHBLITE_LIB","component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/core/coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLSRAM_C0::work","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/CoreAHBLSRAM.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3_C0::work","component/work/COREAHBTOAPB3_C0/COREAHBTOAPB3_C0.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0::work","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/CoreAPBLSRAM.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0::work","component/work/COREFIFO_C0/COREFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_ram_wrapper::work","","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_async::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_ram_wrapper::work","","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_C0::work","component/work/CORESPI_C0/CORESPI_C0.v","TRUE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_C1::work","component/work/CORESPI_C1/CORESPI_C1.v","TRUE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0::work","component/work/COREUART_C0/COREUART_C0.v","TRUE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_COREUART::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Clock_gen::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Clock_gen::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Clock_gen.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Rx_async::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Rx_async.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Tx_async::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Tx_async.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_fifo_256x8::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_fifo_256x8::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_fifo_ctrl_128::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_fifo_ctrl_128::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_ram128x8_pa4::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_ram128x8_pa4::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Rx_async::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Tx_async::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_128::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_128::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_ram128x8_pa4::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_ram128x8_pa4::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component/work/DESIGN_FIRMWARE/DESIGN_FIRMWARE.cxf","TRUE","FALSE"
SUBBLOCK "SmartFusion2_CMSIS::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_HPDMA_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_NVM_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_PDMA_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_System_Services_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_Timer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "DmDacRamPorts::work","${CGRAPH_FIRMWARE}/include/fpga/CGraphDmDacRam.vhd","FALSE","FALSE"
ENDLIST
LIST "DMMainPorts::work","hdl/DMMain.vhd","FALSE","FALSE"
SUBBLOCK "DmDacRamPorts::work","${CGRAPH_FIRMWARE}/include/fpga/CGraphDmDacRam.vhd","FALSE","FALSE"
SUBBLOCK "IBufP1Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP1.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "IBufP3Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP3.vhd","FALSE","FALSE"
SUBBLOCK "UartRxFifoExtClk::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxFifoExtClk.vhd","FALSE","FALSE"
SUBBLOCK "UartTxFifoExtClk::work","${CGRAPH_FIRMWARE}/include/fpga/UartTxFifoExtClk.vhd","FALSE","FALSE"
SUBBLOCK "VariableClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/VariableClockDivider2X.vhd","FALSE","FALSE"
SUBBLOCK "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
SUBBLOCK "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
SUBBLOCK "RegisterSpacePorts::work","hdl/RegisterSpace.vhd","FALSE","FALSE"
SUBBLOCK "SpiDacPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiDac.vhd","FALSE","FALSE"
ENDLIST
LIST "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_async::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_graytobinconv::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_graytobinconv.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_nstagessync::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_nstagessync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_graytobinconv::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_graytobinconv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_nstagessync::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_nstagessync.v","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUART.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Clock_gen.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Tx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "fifo::work","${CGRAPH_FIRMWARE}/include/fpga/fifo_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "gated_fifo::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd","FALSE","FALSE"
SUBBLOCK "fifo::work","${CGRAPH_FIRMWARE}/include/fpga/fifo_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "MSS_010::work","component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v","FALSE","FALSE"
ENDLIST
LIST "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "RegisterSpacePorts::work","hdl/RegisterSpace.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiDacPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiDac.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterDualPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterDual.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterQuadPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterQuad.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterTrioPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterTrio.vhd","FALSE","FALSE"
ENDLIST
LIST "VariableClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/VariableClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "fifo::work","${CGRAPH_FIRMWARE}/include/fpga/fifo_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterQuadPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterQuad.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterTrioPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterTrio.vhd","FALSE","FALSE"
ENDLIST
LIST "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "EvalBoardSandbox::work","component/work/EvalBoardSandbox/EvalBoardSandbox.cxf","TRUE","FALSE"
SUBBLOCK "DMMainPorts::work","hdl/DMMain.vhd","FALSE","FALSE"
SUBBLOCK "EvalSandbox_MSS::work","component/work/EvalSandbox_MSS/EvalSandbox_MSS.v","TRUE","FALSE"
SUBBLOCK "FCCC_C0::work","component/work/FCCC_C0/FCCC_C0.v","TRUE","FALSE"
ENDLIST
LIST "EvalSandbox_MSS::work","component/work/EvalSandbox_MSS/EvalSandbox_MSS.v","TRUE","FALSE"
SUBBLOCK "EvalSandbox_MSS_CCC_0_FCCC::work","component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v","FALSE","FALSE"
SUBBLOCK "EvalSandbox_MSS_FABOSC_0_OSC::work","component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "EvalSandbox_MSS_MSS::work","component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v","TRUE","FALSE"
SUBBLOCK "CoreResetP::work","component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "EvalSandbox_MSS_CCC_0_FCCC::work","component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v","FALSE","FALSE"
ENDLIST
LIST "EvalSandbox_MSS_FABOSC_0_OSC::work","component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "EvalSandbox_MSS_MSS::work","component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v","TRUE","FALSE"
SUBBLOCK "MSS_010::work","component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v","FALSE","FALSE"
ENDLIST
LIST "FCCC_C0::work","component/work/FCCC_C0/FCCC_C0.v","TRUE","FALSE"
SUBBLOCK "FCCC_C0_FCCC_C0_0_FCCC::work","component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v","FALSE","FALSE"
ENDLIST
LIST "FCCC_C0_FCCC_C0_0_FCCC::work","component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v","FALSE","FALSE"
ENDLIST
LIST "fifo_fram::work","","FALSE","FALSE"
ENDLIST
LIST "fifo_gen_tb::work","${CGRAPH_FIRMWARE}/include/fpga/fifo_gen_tb.vhd","FALSE","FALSE"
SUBBLOCK "fifo::work","${CGRAPH_FIRMWARE}/include/fpga/fifo_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "FourWireStepperMotorDriverPorts::work","${CGRAPH_FIRMWARE}/include/fpga/FourWireStepperMotorDriver.vhd","FALSE","FALSE"
SUBBLOCK "FourWireStepperMotorPorts::work","${CGRAPH_FIRMWARE}/include/fpga/FourWireStepperMotor.vhd","FALSE","FALSE"
SUBBLOCK "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "FourWireStepperMotorPorts::work","${CGRAPH_FIRMWARE}/include/fpga/FourWireStepperMotor.vhd","FALSE","FALSE"
ENDLIST
LIST "gated_fifo_fram::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo_fram.vhd","FALSE","FALSE"
SUBBLOCK "fifo_fram::work","","FALSE","FALSE"
ENDLIST
LIST "IBufP1Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP1.vhd","FALSE","FALSE"
ENDLIST
LIST "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
ENDLIST
LIST "IBufP3Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP3.vhd","FALSE","FALSE"
ENDLIST
LIST "IO_C0::work","component/work/IO_C0/IO_C0.v","TRUE","FALSE"
SUBBLOCK "IO_C0_IO_C0_0_IO::work","component/work/IO_C0/IO_C0_0/IO_C0_IO_C0_0_IO.v","FALSE","FALSE"
ENDLIST
LIST "IO_C0_IO_C0_0_IO::work","component/work/IO_C0/IO_C0_0/IO_C0_IO_C0_0_IO.v","FALSE","FALSE"
ENDLIST
LIST "IO_C1::work","component/work/IO_C1/IO_C1.v","TRUE","FALSE"
SUBBLOCK "IO_C1_IO_C1_0_IO::work","component/work/IO_C1/IO_C1_0/IO_C1_IO_C1_0_IO.v","FALSE","FALSE"
ENDLIST
LIST "IO_C1_IO_C1_0_IO::work","component/work/IO_C1/IO_C1_0/IO_C1_IO_C1_0_IO.v","FALSE","FALSE"
ENDLIST
LIST "IO_UartTx::work","component/work/IO_UartTx/IO_UartTx.v","TRUE","FALSE"
SUBBLOCK "IO_UartTx_IO_UartTx_0_IO::work","component/work/IO_UartTx/IO_UartTx_0/IO_UartTx_IO_UartTx_0_IO.v","FALSE","FALSE"
ENDLIST
LIST "IO_UartTx_IO_UartTx_0_IO::work","component/work/IO_UartTx/IO_UartTx_0/IO_UartTx_IO_UartTx_0_IO.v","FALSE","FALSE"
ENDLIST
LIST "iobuf::work","","FALSE","FALSE"
ENDLIST
LIST "IOBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IOBufP1.vhd","FALSE","FALSE"
ENDLIST
LIST "IOBufP3Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IOBufP3.vhd","FALSE","FALSE"
SUBBLOCK "iobuf::work","","FALSE","FALSE"
ENDLIST
LIST "Ltc2378AccumQuadPorts::work","${CGRAPH_FIRMWARE}/include/fpga/Ltc2378AccumQuad.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterQuadPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterQuad.vhd","FALSE","FALSE"
SUBBLOCK "VariableClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/VariableClockDivider2X.vhd","FALSE","FALSE"
SUBBLOCK "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "Ltc2378AccumTrioPorts::work","${CGRAPH_FIRMWARE}/include/fpga/Ltc2378AccumTrio.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterTrioPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterTrio.vhd","FALSE","FALSE"
SUBBLOCK "VariableClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/VariableClockDivider2X.vhd","FALSE","FALSE"
SUBBLOCK "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "ltc244x_types::work","${CGRAPH_FIRMWARE}/include/fpga/ltc244x_types.vhd","FALSE","FALSE"
ENDLIST
LIST "ltc244xaccumulator_types::work","${CGRAPH_FIRMWARE}/include/fpga/ltc244xaccumulator_types.vhd","FALSE","FALSE"
ENDLIST
LIST "ltc244xaccumulatorPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ltc244xaccumulator.vhd","FALSE","FALSE"
SUBBLOCK "ltc244xAutoscanPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ltc244x_autoscan.vhd","FALSE","FALSE"
ENDLIST
LIST "ltc244xAutoscanPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ltc244x_autoscan.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "ltc244xPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ltc244x.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "OneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/OneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "PhaseComparatorPorts::work","${CGRAPH_FIRMWARE}/include/fpga/PhaseComparator.vhd","FALSE","FALSE"
SUBBLOCK "IBufP3Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP3.vhd","FALSE","FALSE"
ENDLIST
LIST "PPSCountPorts::work","${CGRAPH_FIRMWARE}/include/fpga/PPSCount.vhd","FALSE","FALSE"
ENDLIST
LIST "ramb16_s36_s36::work","","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RtcCounterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/RtcCounter.vhd","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_CMSIS::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_HPDMA_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_NVM_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_PDMA_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_System_Services_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_Timer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SpiDacQuadPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiDacQuad.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterQuadPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterQuad.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiDacTrioPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiDacTrio.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterTrioPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterTrio.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiDeviceDualPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiDeviceDual.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterDualPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMasterDual.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiDevicePorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiDevice.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiExtBusAddrTxPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiExtBusAddrTx.vhd","FALSE","FALSE"
SUBBLOCK "UartTx::work","${CGRAPH_FIRMWARE}/include/fpga/UartTx.vhd","FALSE","FALSE"
SUBBLOCK "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "SpiExtBusPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiExtBus.vhd","FALSE","FALSE"
SUBBLOCK "SpiMasterPorts::work","${CGRAPH_FIRMWARE}/include/fpga/SpiMaster.vhd","FALSE","FALSE"
ENDLIST
LIST "TPSRAM_C0::work","component/work/TPSRAM_C0/TPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "TPSRAM_C0_TPSRAM_C0_0_TPSRAM::work","component/work/TPSRAM_C0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "TPSRAM_C0_TPSRAM_C0_0_TPSRAM::work","component/work/TPSRAM_C0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "UartRx::work","${CGRAPH_FIRMWARE}/include/fpga/UartRx.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartRxRaw::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxRaw.vhd","FALSE","FALSE"
SUBBLOCK "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "UartRxExtClk::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxExtClk.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartRxRaw::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxRaw.vhd","FALSE","FALSE"
ENDLIST
LIST "UartRxFifoExtClk::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxFifoExtClk.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartRxExtClk::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxExtClk.vhd","FALSE","FALSE"
SUBBLOCK "gated_fifo::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd","FALSE","FALSE"
ENDLIST
LIST "UartRxFifoParity::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxFifoParity.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartRxParity::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxParity.vhd","FALSE","FALSE"
SUBBLOCK "gated_fifo::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd","FALSE","FALSE"
SUBBLOCK "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "UartRxParity::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxParity.vhd","FALSE","FALSE"
ENDLIST
LIST "UartRxRaw::work","${CGRAPH_FIRMWARE}/include/fpga/UartRxRaw.vhd","FALSE","FALSE"
ENDLIST
LIST "UartTx::work","${CGRAPH_FIRMWARE}/include/fpga/UartTx.vhd","FALSE","FALSE"
ENDLIST
LIST "UartTxFifo::work","${CGRAPH_FIRMWARE}/include/fpga/UartTxFifo.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartTx::work","${CGRAPH_FIRMWARE}/include/fpga/UartTx.vhd","FALSE","FALSE"
SUBBLOCK "gated_fifo::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd","FALSE","FALSE"
SUBBLOCK "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "UartTxFifoExtClk::work","${CGRAPH_FIRMWARE}/include/fpga/UartTxFifoExtClk.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartTx::work","${CGRAPH_FIRMWARE}/include/fpga/UartTx.vhd","FALSE","FALSE"
SUBBLOCK "gated_fifo::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd","FALSE","FALSE"
ENDLIST
LIST "UartTxFifoParity::work","${CGRAPH_FIRMWARE}/include/fpga/UartTxFifoParity.vhd","FALSE","FALSE"
SUBBLOCK "IBufP2Ports::work","${CGRAPH_FIRMWARE}/include/fpga/IBufP2.vhd","FALSE","FALSE"
SUBBLOCK "UartTxParity::work","${CGRAPH_FIRMWARE}/include/fpga/UartTxParity.vhd","FALSE","FALSE"
SUBBLOCK "gated_fifo::work","${CGRAPH_FIRMWARE}/include/fpga/gated_fifo.vhd","FALSE","FALSE"
SUBBLOCK "ClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/ClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "UartTxParity::work","${CGRAPH_FIRMWARE}/include/fpga/UartTxParity.vhd","FALSE","FALSE"
ENDLIST
LIST "VariableClockDividerPorts::work","${CGRAPH_FIRMWARE}/include/fpga/VariableClockDivider2X.vhd","FALSE","FALSE"
ENDLIST
LIST "VariableOneShotPorts::work","${CGRAPH_FIRMWARE}/include/fpga/VariableOneShot.vhd","FALSE","FALSE"
ENDLIST
LIST "XTLOSC::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBL::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBLAPB::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1l1OII::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVE::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVEEXT::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB2APB::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVE::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVEEXT::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVEEXT::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1l1OII::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVEEXT::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1l1OII::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1l1OII::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
ENDLIST
LIST "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
ENDLIST
LIST "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
SUBBLOCK "MEM_WgtR::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v","FALSE","TRUE"
SUBBLOCK "MEM_WltR::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v","FALSE","TRUE"
SUBBLOCK "MEM_WeqR::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WeqR::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WgtR::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WltR::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v","FALSE","TRUE"
ENDLIST
LIST "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v","FALSE","TRUE"
ENDLIST
LIST "RESET_GEN_C0::work","component/work/RESET_GEN_C0/RESET_GEN_C0.v","TRUE","TRUE"
SUBBLOCK "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB::work","component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbnch::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/test/user/testbnch.v","FALSE","TRUE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_COREUART::work","component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite::COREAHBLITE_LIB","component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/core/coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/core/coreahblite_masterstage.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite::COREAHBLITE_LIB","component/work/CoreAHBLite_C0/CoreAHBLite_C0_0/rtl/vlog/core/coreahblite.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Microchip/DirectCore/CoreAHBLite/6.0.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_APBSLAVE::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_AHBL::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_MAIN::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_MAIN::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3_BFM_APBSLAVE::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_AHBL::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_BFM_AHB2APB::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_APB::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_AHB2APB::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_MAIN::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_MAIN::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v","FALSE","FALSE"
ENDLIST
LIST "testbench::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v","FALSE","FALSE"
SUBBLOCK "CORESPI_BFM_APB::CORESPI_LIB","component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/AHBLSramIf.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/CoreAHBLSRAM.v","FALSE","FALSE"
SUBBLOCK "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/AHBLSramIf.v","FALSE","FALSE"
SUBBLOCK "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/SramCtrlIf.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/lsram_2048to139264x8.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/SramCtrlIf.v","FALSE","FALSE"
SUBBLOCK "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/lsram_2048to139264x8.v","FALSE","FALSE"
SUBBLOCK "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_usram_128to9216x8::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/usram_128to9216x8.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_usram_128to9216x8::COREAHBLSRAM_LIB","component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vlog/core/usram_128to9216x8.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/CoreAPBLSRAM.v","FALSE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_1024to70656x16.v","FALSE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_2048to141312x8::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_2048to141312x8.v","FALSE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_512to35328x32::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_512to35328x32.v","FALSE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_usram_128to9216x8::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_128to9216x8.v","FALSE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_usram_64to2304x32::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_64to2304x32.v","FALSE","FALSE"
SUBBLOCK "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_usram_64to4608x16::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_64to4608x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_1024to70656x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_2048to141312x8::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_2048to141312x8.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_512to35328x32::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/lsram_512to35328x32.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_usram_128to9216x8::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_128to9216x8.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_usram_64to2304x32::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_64to2304x32.v","FALSE","FALSE"
ENDLIST
LIST "COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_usram_64to4608x16::COREAPBLSRAM_LIB","component/work/COREAPBLSRAM_C0/COREAPBLSRAM_C0_0/rtl/vlog/core/usram_64to4608x16.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint/io/user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint/EvalBoardSandbox_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
