# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2019, Tomu Project Authors
# This file is distributed under the same license as the FPGA Tomu (Fomu) Workshop package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: FPGA Tomu (Fomu) Workshop 0.1-196-g5985d6b\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2020-07-18 04:34+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../hdl.rst:2
msgid "Hardware Description Languages"
msgstr ""

#: ../../hdl.rst:4
msgid "The two most common **H**\\ ardware **D**\\ escription **L**\\ anguages are Verilog and VHDL (the toolchain we are using only supports Verilog)."
msgstr ""
