# Lab 03

## Task 1

We should set `MCycle` as the Top module to simulate the correctness of our signed/unsigned `mul` and `div`.
