# Simple-RISC-Multi-Cycle-CPU-design
Simple RISC Multi-Cycle CPU design with VHDL 
