<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 - MT48LC16M16A2TG-7E SDRAM Driver: sdramc.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>sdramc.c</h1><a href="a00003.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*This file is prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00015"></a>00015 <span class="comment">/* Copyright (c) 2007, Atmel Corporation All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00019"></a>00019 <span class="comment"> *</span>
<a name="l00020"></a>00020 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00021"></a>00021 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00022"></a>00022 <span class="comment"> *</span>
<a name="l00023"></a>00023 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00024"></a>00024 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00025"></a>00025 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00026"></a>00026 <span class="comment"> *</span>
<a name="l00027"></a>00027 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00028"></a>00028 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00031"></a>00031 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00032"></a>00032 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00034"></a>00034 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00035"></a>00035 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00036"></a>00036 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00037"></a>00037 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00039"></a>00039 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> */</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include "compiler.h"</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include "preprocessor.h"</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include "gpio.h"</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include "<a class="code" href="a00004.html">sdramc.h</a>"</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 
<a name="l00053"></a><a class="code" href="a00003.html#8c8ae255ee905439f7ffb5639e243cb0">00053</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00003.html#8c8ae255ee905439f7ffb5639e243cb0">sdramc_ck_delay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ck)
<a name="l00054"></a>00054 {
<a name="l00055"></a>00055   <span class="comment">// Use the CPU cycle counter (CPU and HSB clocks are the same).</span>
<a name="l00056"></a>00056   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> delay_start_cycle = Get_system_register(AVR32_COUNT);
<a name="l00057"></a>00057   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> delay_end_cycle = delay_start_cycle + ck;
<a name="l00058"></a>00058 
<a name="l00059"></a>00059   <span class="comment">// To be safer, the end of wait is based on an inequality test, so CPU cycle</span>
<a name="l00060"></a>00060   <span class="comment">// counter wrap around is checked.</span>
<a name="l00061"></a>00061   <span class="keywordflow">if</span> (delay_start_cycle &lt;= delay_end_cycle)
<a name="l00062"></a>00062   {
<a name="l00063"></a>00063     <span class="keywordflow">while</span> ((<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>)Get_system_register(AVR32_COUNT) &lt; delay_end_cycle);
<a name="l00064"></a>00064   }
<a name="l00065"></a>00065   <span class="keywordflow">else</span>
<a name="l00066"></a>00066   {
<a name="l00067"></a>00067     <span class="keywordflow">while</span> ((<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>)Get_system_register(AVR32_COUNT) &gt; delay_end_cycle);
<a name="l00068"></a>00068   }
<a name="l00069"></a>00069 }
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 
<a name="l00077"></a><a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">00077</a> <span class="preprocessor">#define sdramc_ns_delay(ns, hsb_mhz_up)   sdramc_ck_delay(((ns) * (hsb_mhz_up) + 999) / 1000)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 
<a name="l00085"></a><a class="code" href="a00003.html#3380816fb05d6e6df558719378d50873">00085</a> <span class="preprocessor">#define sdramc_us_delay(us, hsb_mhz_up)   sdramc_ck_delay((us) * (hsb_mhz_up))</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a>00087 
<a name="l00091"></a><a class="code" href="a00003.html#7ff82f09d587733ae91973ad067fc8eb">00091</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00003.html#7ff82f09d587733ae91973ad067fc8eb">sdramc_enable_muxed_pins</a>(<span class="keywordtype">void</span>)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093   <span class="keyword">static</span> <span class="keyword">const</span> gpio_map_t SDRAMC_EBI_GPIO_MAP =
<a name="l00094"></a>00094   {
<a name="l00095"></a>00095     <span class="comment">// Enable data pins.</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define SDRAMC_ENABLE_DATA_PIN(DATA_BIT, unused) \</span>
<a name="l00097"></a>00097 <span class="preprocessor">    {AVR32_EBI_DATA_##DATA_BIT##_PIN, AVR32_EBI_DATA_##DATA_BIT##_FUNCTION},</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>    MREPEAT(SDRAM_DBW, <a class="code" href="a00003.html#eeaece72a7837199285e1f8dd96f2d69">SDRAMC_ENABLE_DATA_PIN</a>, ~)
<a name="l00099"></a>00099 <span class="preprocessor">#undef SDRAMC_ENABLE_DATA_PIN</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a>00101     <span class="comment">// Enable row/column address pins.</span>
<a name="l00102"></a>00102     {AVR32_EBI_ADDR_2_PIN,            AVR32_EBI_ADDR_2_FUNCTION           },
<a name="l00103"></a>00103     {AVR32_EBI_ADDR_3_PIN,            AVR32_EBI_ADDR_3_FUNCTION           },
<a name="l00104"></a>00104     {AVR32_EBI_ADDR_4_PIN,            AVR32_EBI_ADDR_4_FUNCTION           },
<a name="l00105"></a>00105     {AVR32_EBI_ADDR_5_PIN,            AVR32_EBI_ADDR_5_FUNCTION           },
<a name="l00106"></a>00106     {AVR32_EBI_ADDR_6_PIN,            AVR32_EBI_ADDR_6_FUNCTION           },
<a name="l00107"></a>00107     {AVR32_EBI_ADDR_7_PIN,            AVR32_EBI_ADDR_7_FUNCTION           },
<a name="l00108"></a>00108     {AVR32_EBI_ADDR_8_PIN,            AVR32_EBI_ADDR_8_FUNCTION           },
<a name="l00109"></a>00109     {AVR32_EBI_ADDR_9_PIN,            AVR32_EBI_ADDR_9_FUNCTION           },
<a name="l00110"></a>00110     {AVR32_EBI_ADDR_10_PIN,           AVR32_EBI_ADDR_10_FUNCTION          },
<a name="l00111"></a>00111     {AVR32_EBI_ADDR_11_PIN,           AVR32_EBI_ADDR_11_FUNCTION          },
<a name="l00112"></a>00112     {AVR32_EBI_SDA10_0_PIN,           AVR32_EBI_SDA10_0_FUNCTION          },
<a name="l00113"></a>00113 <span class="preprocessor">#if SDRAM_ROW_BITS &gt;= 12</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>    {AVR32_EBI_ADDR_13_PIN,           AVR32_EBI_ADDR_13_FUNCTION          },
<a name="l00115"></a>00115 <span class="preprocessor">  #if SDRAM_ROW_BITS &gt;= 13</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>    {AVR32_EBI_ADDR_14_PIN,           AVR32_EBI_ADDR_14_FUNCTION          },
<a name="l00117"></a>00117 <span class="preprocessor">  #endif</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120     <span class="comment">// Enable bank address pins.</span>
<a name="l00121"></a>00121     {AVR32_EBI_ADDR_16_PIN,           AVR32_EBI_ADDR_16_FUNCTION          },
<a name="l00122"></a>00122 <span class="preprocessor">#if SDRAM_BANK_BITS &gt;= 2</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>    {AVR32_EBI_ADDR_17_PIN,           AVR32_EBI_ADDR_17_FUNCTION          },
<a name="l00124"></a>00124 <span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126     <span class="comment">// Enable data mask pins.</span>
<a name="l00127"></a>00127     {AVR32_EBI_ADDR_0_PIN,            AVR32_EBI_ADDR_0_FUNCTION           },
<a name="l00128"></a>00128     {AVR32_EBI_NWE1_0_PIN,            AVR32_EBI_NWE1_0_FUNCTION           },
<a name="l00129"></a>00129 <span class="preprocessor">#if SDRAM_DBW &gt;= 32</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>    {AVR32_EBI_NWE2_0_PIN,            AVR32_EBI_NWE2_0_FUNCTION           },
<a name="l00131"></a>00131     {AVR32_EBI_NWE3_0_PIN,            AVR32_EBI_NWE3_0_FUNCTION           },
<a name="l00132"></a>00132 <span class="preprocessor">#endif</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134     <span class="comment">// Enable control pins.</span>
<a name="l00135"></a>00135     {AVR32_EBI_SDWE_0_PIN,            AVR32_EBI_SDWE_0_FUNCTION           },
<a name="l00136"></a>00136     {AVR32_EBI_CAS_0_PIN,             AVR32_EBI_CAS_0_FUNCTION            },
<a name="l00137"></a>00137     {AVR32_EBI_RAS_0_PIN,             AVR32_EBI_RAS_0_FUNCTION            },
<a name="l00138"></a>00138     {AVR32_EBI_NCS_1_PIN,             AVR32_EBI_NCS_1_FUNCTION            },
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <span class="comment">// Enable clock-related pins.</span>
<a name="l00141"></a>00141     {AVR32_EBI_SDCK_0_PIN,            AVR32_EBI_SDCK_0_FUNCTION           },
<a name="l00142"></a>00142     {AVR32_EBI_SDCKE_0_PIN,           AVR32_EBI_SDCKE_0_FUNCTION          }
<a name="l00143"></a>00143   };
<a name="l00144"></a>00144 
<a name="l00145"></a>00145   gpio_enable_module(SDRAMC_EBI_GPIO_MAP, <span class="keyword">sizeof</span>(SDRAMC_EBI_GPIO_MAP) / <span class="keyword">sizeof</span>(SDRAMC_EBI_GPIO_MAP[0]));
<a name="l00146"></a>00146 }
<a name="l00147"></a>00147 
<a name="l00148"></a>00148 
<a name="l00149"></a><a class="code" href="a00004.html#a0f99d3a3036fbdaa70fc6365efe0b04">00149</a> <span class="keywordtype">void</span> <a class="code" href="a00003.html#a0f99d3a3036fbdaa70fc6365efe0b04">sdramc_init</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> hsb_hz)
<a name="l00150"></a>00150 {
<a name="l00151"></a>00151   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> hsb_mhz_dn = hsb_hz / 1000000;
<a name="l00152"></a>00152   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> hsb_mhz_up = (hsb_hz + 999999) / 1000000;
<a name="l00153"></a>00153   <span class="keyword">volatile</span> ATPASTE2(U, SDRAM_DBW) *sdram = <a class="code" href="a00004.html#f27497bf886df8e612621a4d3d5a15a3">SDRAM</a>;
<a name="l00154"></a>00154   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156   <span class="comment">// Put the multiplexed MCU pins used for the SDRAM under control of the SDRAMC.</span>
<a name="l00157"></a>00157   <a class="code" href="a00003.html#7ff82f09d587733ae91973ad067fc8eb">sdramc_enable_muxed_pins</a>();
<a name="l00158"></a>00158 
<a name="l00159"></a>00159   <span class="comment">// Enable SDRAM mode for CS1.</span>
<a name="l00160"></a>00160   AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR] |= 1 &lt;&lt; AVR32_EBI_SDRAM_CS;
<a name="l00161"></a>00161   AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR];
<a name="l00162"></a>00162 
<a name="l00163"></a>00163   <span class="comment">// Configure the SDRAM Controller with SDRAM setup and timing information.</span>
<a name="l00164"></a>00164   <span class="comment">// All timings below are rounded up because they are minimal values.</span>
<a name="l00165"></a>00165   AVR32_SDRAMC.cr =
<a name="l00166"></a>00166       ((( <a class="code" href="a00002.html#c30aecdb3c8680ab2eece9b5259d3479">SDRAM_COL_BITS</a>                 -    8) &lt;&lt; AVR32_SDRAMC_CR_NC_OFFSET  ) &amp; AVR32_SDRAMC_CR_NC_MASK  ) |
<a name="l00167"></a>00167       ((( <a class="code" href="a00002.html#1e8b3213104955ec593852e69e2a7aad">SDRAM_ROW_BITS</a>                 -   11) &lt;&lt; AVR32_SDRAMC_CR_NR_OFFSET  ) &amp; AVR32_SDRAMC_CR_NR_MASK  ) |
<a name="l00168"></a>00168       ((( <a class="code" href="a00002.html#896319a196dc59213dcc1cb08995e120">SDRAM_BANK_BITS</a>                -    1) &lt;&lt; AVR32_SDRAMC_CR_NB_OFFSET  ) &amp; AVR32_SDRAMC_CR_NB_MASK  ) |
<a name="l00169"></a>00169       ((  <a class="code" href="a00002.html#2e88af10dbd9bed2641d48ef00571954">SDRAM_CAS</a>                              &lt;&lt; AVR32_SDRAMC_CR_CAS_OFFSET ) &amp; AVR32_SDRAMC_CR_CAS_MASK ) |
<a name="l00170"></a>00170       ((( SDRAM_DBW                      &gt;&gt;   4) &lt;&lt; AVR32_SDRAMC_CR_DBW_OFFSET ) &amp; AVR32_SDRAMC_CR_DBW_MASK ) |
<a name="l00171"></a>00171       ((((<a class="code" href="a00002.html#e9a0212f01930fe74d77aa67f986eb22">SDRAM_TWR</a>  * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TWR_OFFSET ) &amp; AVR32_SDRAMC_CR_TWR_MASK ) |
<a name="l00172"></a>00172       ((((<a class="code" href="a00002.html#79f005214551a79c0bde41ccd51a54c7">SDRAM_TRC</a>  * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRC_OFFSET ) &amp; AVR32_SDRAMC_CR_TRC_MASK ) |
<a name="l00173"></a>00173       ((((<a class="code" href="a00002.html#151d0603d3b97dd3c099732a8c890adb">SDRAM_TRP</a>  * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRP_OFFSET ) &amp; AVR32_SDRAMC_CR_TRP_MASK ) |
<a name="l00174"></a>00174       ((((<a class="code" href="a00002.html#d85453f4efb53f343c888878a5455b06">SDRAM_TRCD</a> * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRCD_OFFSET) &amp; AVR32_SDRAMC_CR_TRCD_MASK) |
<a name="l00175"></a>00175       ((((<a class="code" href="a00002.html#6970701fa2f373c8add41a374ff45493">SDRAM_TRAS</a> * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRAS_OFFSET) &amp; AVR32_SDRAMC_CR_TRAS_MASK) |
<a name="l00176"></a>00176       ((((<a class="code" href="a00002.html#5fd22f4aed855f302e992e9148d840c7">SDRAM_TXSR</a> * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TXSR_OFFSET) &amp; AVR32_SDRAMC_CR_TXSR_MASK);
<a name="l00177"></a>00177   AVR32_SDRAMC.cr;
<a name="l00178"></a>00178 
<a name="l00179"></a>00179   <span class="comment">// Issue a NOP command to the SDRAM in order to start the generation of SDRAMC signals.</span>
<a name="l00180"></a>00180   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NOP;
<a name="l00181"></a>00181   AVR32_SDRAMC.mr;
<a name="l00182"></a>00182   sdram[0];
<a name="l00183"></a>00183 
<a name="l00184"></a>00184   <span class="comment">// Wait during the SDRAM stable-clock initialization delay.</span>
<a name="l00185"></a>00185   <a class="code" href="a00003.html#3380816fb05d6e6df558719378d50873">sdramc_us_delay</a>(<a class="code" href="a00002.html#fed2ca7a568253e359e3cbdd3b6b9b9b">SDRAM_STABLE_CLOCK_INIT_DELAY</a>, hsb_mhz_up);
<a name="l00186"></a>00186 
<a name="l00187"></a>00187   <span class="comment">// Issue a PRECHARGE ALL command to the SDRAM.</span>
<a name="l00188"></a>00188   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_BANKS_PRECHARGE;
<a name="l00189"></a>00189   AVR32_SDRAMC.mr;
<a name="l00190"></a>00190   sdram[0];
<a name="l00191"></a>00191   <a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">sdramc_ns_delay</a>(<a class="code" href="a00002.html#151d0603d3b97dd3c099732a8c890adb">SDRAM_TRP</a>, hsb_mhz_up);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193   <span class="comment">// Issue initialization AUTO REFRESH commands to the SDRAM.</span>
<a name="l00194"></a>00194   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00195"></a>00195   AVR32_SDRAMC.mr;
<a name="l00196"></a>00196   <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="a00002.html#abac5a76a989b212e8621a99472aa471">SDRAM_INIT_AUTO_REFRESH_COUNT</a>; i++)
<a name="l00197"></a>00197   {
<a name="l00198"></a>00198     sdram[0];
<a name="l00199"></a>00199     <a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">sdramc_ns_delay</a>(<a class="code" href="a00002.html#b2a22e57108a05109491956286291e5d">SDRAM_TRFC</a>, hsb_mhz_up);
<a name="l00200"></a>00200   }
<a name="l00201"></a>00201 
<a name="l00202"></a>00202   <span class="comment">// Issue a LOAD MODE REGISTER command to the SDRAM.</span>
<a name="l00203"></a>00203   <span class="comment">// This configures the SDRAM with the following parameters in the mode register:</span>
<a name="l00204"></a>00204   <span class="comment">//  - bits 0 to 2: burst length: 1 (000b);</span>
<a name="l00205"></a>00205   <span class="comment">//  - bit 3: burst type: sequential (0b);</span>
<a name="l00206"></a>00206   <span class="comment">//  - bits 4 to 6: CAS latency: AVR32_SDRAMC.CR.cas;</span>
<a name="l00207"></a>00207   <span class="comment">//  - bits 7 to 8: operating mode: standard operation (00b);</span>
<a name="l00208"></a>00208   <span class="comment">//  - bit 9: write burst mode: programmed burst length (0b);</span>
<a name="l00209"></a>00209   <span class="comment">//  - all other bits: reserved: 0b.</span>
<a name="l00210"></a>00210   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_LOAD_MODE;
<a name="l00211"></a>00211   AVR32_SDRAMC.mr;
<a name="l00212"></a>00212   sdram[0];
<a name="l00213"></a>00213   <a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">sdramc_ns_delay</a>(<a class="code" href="a00002.html#5c8c0d1f0afb668049fdadf420f7aee3">SDRAM_TMRD</a>, hsb_mhz_up);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215   <span class="comment">// Switch the SDRAM Controller to normal mode.</span>
<a name="l00216"></a>00216   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NORMAL;
<a name="l00217"></a>00217   AVR32_SDRAMC.mr;
<a name="l00218"></a>00218   sdram[0];
<a name="l00219"></a>00219 
<a name="l00220"></a>00220   <span class="comment">// Write the refresh period into the SDRAMC Refresh Timer Register.</span>
<a name="l00221"></a>00221   <span class="comment">// tR is rounded down because it is a maximal value.</span>
<a name="l00222"></a>00222   AVR32_SDRAMC.tr = (<a class="code" href="a00002.html#b7d533d7b18455c14d514c201a9c1c85">SDRAM_TR</a> * hsb_mhz_dn) / 1000;
<a name="l00223"></a>00223   AVR32_SDRAMC.tr;
<a name="l00224"></a>00224 }
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:16:45 2007 for AVR32 - MT48LC16M16A2TG-7E SDRAM Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
