{
  "Top": "scurve",
  "RtlTop": "scurve",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn} {bundle scrv}} {}",
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredL} {bundle scrv}} {}",
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredJ} {bundle scrv}} {}",
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredvs} {bundle scrv}} {}",
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredve} {bundle scrv}} {}",
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredv} {bundle scrv}} {}",
      "interface scurve {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredvout}} {}",
      "interface scurve {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredfreq} {bundle scrv}} {}",
      "interface scurve {{ap_none positionBoolean0mode} {register positionBoolean1} {port positionBooleanTextRequirede}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "scurve",
    "Version": "1.0",
    "DisplayName": "Scurve",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/scurve.cpp"],
    "Vhdl": [
      "impl\/vhdl\/scurve_dadd_64ns_cud.vhd",
      "impl\/vhdl\/scurve_dadddsub_6bkb.vhd",
      "impl\/vhdl\/scurve_dcmp_64ns_fYi.vhd",
      "impl\/vhdl\/scurve_ddiv_64ns_eOg.vhd",
      "impl\/vhdl\/scurve_dmul_64ns_dEe.vhd",
      "impl\/vhdl\/scurve_dsqrt_64nshbi.vhd",
      "impl\/vhdl\/scurve_scrv_s_axi.vhd",
      "impl\/vhdl\/scurve_sitodp_32ng8j.vhd",
      "impl\/vhdl\/scurve.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/scurve_dadd_64ns_cud.v",
      "impl\/verilog\/scurve_dadddsub_6bkb.v",
      "impl\/verilog\/scurve_dcmp_64ns_fYi.v",
      "impl\/verilog\/scurve_ddiv_64ns_eOg.v",
      "impl\/verilog\/scurve_dmul_64ns_dEe.v",
      "impl\/verilog\/scurve_dsqrt_64nshbi.v",
      "impl\/verilog\/scurve_scrv_s_axi.v",
      "impl\/verilog\/scurve_sitodp_32ng8j.v",
      "impl\/verilog\/scurve.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/scurve_v1_0\/data\/scurve.mdd",
      "impl\/misc\/drivers\/scurve_v1_0\/data\/scurve.tcl",
      "impl\/misc\/drivers\/scurve_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/scurve_v1_0\/src\/xscurve.c",
      "impl\/misc\/drivers\/scurve_v1_0\/src\/xscurve.h",
      "impl\/misc\/drivers\/scurve_v1_0\/src\/xscurve_hw.h",
      "impl\/misc\/drivers\/scurve_v1_0\/src\/xscurve_linux.c",
      "impl\/misc\/drivers\/scurve_v1_0\/src\/xscurve_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/scurve_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/scurve_ap_dadddsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/scurve_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/scurve_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/scurve_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/scurve_ap_dsqrt_29_no_dsp_64_ip.tcl",
      "impl\/misc\/scurve_ap_sitodp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "scurve_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name scurve_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "scurve_ap_dadddsub_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name scurve_ap_dadddsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "scurve_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name scurve_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "scurve_ap_ddiv_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name scurve_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "scurve_ap_dmul_4_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name scurve_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "scurve_ap_dsqrt_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name scurve_ap_dsqrt_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "scurve_ap_sitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name scurve_ap_sitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_scrv",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "e_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_scrv": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_scrv",
      "param_prefix": "C_S_AXI_SCRV",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "L",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of L",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "L",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of L"
            }]
        },
        {
          "offset": "0x18",
          "name": "J",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of J",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "J",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of J"
            }]
        },
        {
          "offset": "0x20",
          "name": "vs",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of vs",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vs",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of vs"
            }]
        },
        {
          "offset": "0x28",
          "name": "ve",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ve",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ve",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ve"
            }]
        },
        {
          "offset": "0x30",
          "name": "v",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of v",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of v"
            }]
        },
        {
          "offset": "0x38",
          "name": "freq_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of freq",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "freq",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of freq"
            }]
        },
        {
          "offset": "0x3c",
          "name": "freq_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of freq",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "freq",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of freq"
            }]
        },
        {
          "offset": "0x40",
          "name": "freq_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of freq",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "freq_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal freq_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "64"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "vout": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "s_axi_scrv_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_scrv_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_scrv_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_scrv_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_scrv_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_scrv_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_scrv_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_scrv_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_scrv_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_scrv_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_scrv_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_scrv_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_scrv_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_scrv_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_scrv_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_scrv_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_scrv_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "e_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vout_din": {
      "dir": "out",
      "width": "32"
    },
    "vout_full_n": {
      "dir": "in",
      "width": "1"
    },
    "vout_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "L": {
      "interfaceRef": "s_axi_scrv",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "scrv"
    },
    "J": {
      "interfaceRef": "s_axi_scrv",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "scrv"
    },
    "vs": {
      "interfaceRef": "s_axi_scrv",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "scrv"
    },
    "ve": {
      "interfaceRef": "s_axi_scrv",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "scrv"
    },
    "v": {
      "interfaceRef": "s_axi_scrv",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "scrv"
    },
    "freq": {
      "interfaceRef": "s_axi_scrv",
      "dir": "out",
      "offset": "56",
      "statusOffset": "64",
      "handshakeRef": "ap_vld",
      "Object": "scrv",
      "firstOutLatency": "179"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_scrv",
      "dir": "in",
      "offset": "0"
    },
    "e_V": {
      "interfaceRef": "e_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "178"
    },
    "vout": {
      "interfaceRef": "vout",
      "dir": "out",
      "firstOutLatency": "179"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "scurve"},
    "Metrics": {"scurve": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.321"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "44"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "64",
          "FF": "12516",
          "LUT": "21713"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-25 19:29:40 -0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
