Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 28 09:37:21 2022
| Host         : LAPTOP-9GFSE4KI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.396        0.000                      0                  779        0.108        0.000                      0                  779        4.500        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.396        0.000                      0                  779        0.108        0.000                      0                  779        4.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.493ns (24.434%)  route 4.617ns (75.566%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.755    11.219    wd_cnt
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[12]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.493ns (24.434%)  route 4.617ns (75.566%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.755    11.219    wd_cnt
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[13]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.493ns (24.434%)  route 4.617ns (75.566%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.755    11.219    wd_cnt
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[14]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.493ns (24.434%)  route 4.617ns (75.566%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.755    11.219    wd_cnt
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[15]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.493ns (24.505%)  route 4.600ns (75.495%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738    11.201    wd_cnt
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[10]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y63         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.493ns (24.505%)  route 4.600ns (75.495%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738    11.201    wd_cnt
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[11]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y63         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.493ns (24.505%)  route 4.600ns (75.495%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738    11.201    wd_cnt
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[8]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y63         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.493ns (24.505%)  route 4.600ns (75.495%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738    11.201    wd_cnt
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.798    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  wd_cnt_reg[9]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y63         FDRE (Setup_fdre_C_CE)      -0.407    14.615    wd_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.493ns (24.616%)  route 4.572ns (75.384%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.710    11.174    wd_cnt
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[0]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y61         FDRE (Setup_fdre_C_CE)      -0.407    14.617    wd_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 sd_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.493ns (24.616%)  route 4.572ns (75.384%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.478     5.586 f  sd_counter_reg[7]/Q
                         net (fo=7, routed)           0.672     6.259    ram0/Q[7]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.295     6.554 r  ram0/P[2]_i_6/O
                         net (fo=2, routed)           1.137     7.690    ram0/P[2]_i_6_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.150     7.840 r  ram0/P[2]_i_3/O
                         net (fo=1, routed)           0.619     8.459    ram0/P[2]_i_3_n_0
    SLICE_X49Y57         LUT5 (Prop_lut5_I4_O)        0.328     8.787 r  ram0/P[2]_i_1/O
                         net (fo=7, routed)           0.680     9.467    sd_card0/blk_addr_reg[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  sd_card0/wd_cnt[0]_i_3/O
                         net (fo=2, routed)           0.754    10.345    sd_card0/wd_cnt[0]_i_3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.118    10.463 r  sd_card0/wd_cnt[0]_i_1/O
                         net (fo=16, routed)          0.710    11.174    wd_cnt
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[1]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y61         FDRE (Setup_fdre_C_CE)      -0.407    14.617    wd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  3.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 wd_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.190ns (37.982%)  route 0.310ns (62.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  wd_cnt_reg[1]/Q
                         net (fo=8, routed)           0.310     1.922    wd_cnt_reg[1]
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.049     1.971 r  row_A[51]_i_1/O
                         net (fo=1, routed)           0.000     1.971    row_A[51]_i_1_n_0
    SLICE_X34Y62         FDRE                                         r  row_A_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.981    clk_IBUF_BUFG
    SLICE_X34Y62         FDRE                                         r  row_A_reg[51]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.131     1.862    row_A_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 wd_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.482%)  route 0.310ns (62.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wd_cnt_reg[1]/Q
                         net (fo=8, routed)           0.310     1.922    wd_cnt_reg[1]
    SLICE_X34Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  row_A[49]_i_1/O
                         net (fo=1, routed)           0.000     1.967    row_A[49]_i_1_n_0
    SLICE_X34Y62         FDRE                                         r  row_A_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.981    clk_IBUF_BUFG
    SLICE_X34Y62         FDRE                                         r  row_A_reg[49]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121     1.852    row_A_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sd_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.054%)  route 0.240ns (62.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  sd_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sd_counter_reg[5]/Q
                         net (fo=10, routed)          0.240     1.856    ram0/Q[5]
    RAMB18_X1Y22         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.873     2.031    ram0/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.533    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.716    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.099%)  route 0.118ns (38.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     1.152    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.197 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.409    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.435 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.995    sd_card0/CLK
    SLICE_X49Y63         FDRE                                         r  sd_card0/block_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     2.136 r  sd_card0/block_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.118     2.254    sd_card0/block_addr_reg[12]
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  sd_card0/cmd_out[20]_i_1/O
                         net (fo=1, routed)           0.000     2.299    sd_card0/cmd_out[20]_i_1_n_0
    SLICE_X52Y63         FDSE                                         r  sd_card0/cmd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.640    sd_card0/CLK
    SLICE_X52Y63         FDSE                                         r  sd_card0/cmd_out_reg[20]/C
                         clock pessimism             -0.609     2.031    
    SLICE_X52Y63         FDSE (Hold_fdse_C_D)         0.120     2.151    sd_card0/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.062     1.661    lcd0/icode_reg_n_0_[3]
    SLICE_X32Y61         FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.984    lcd0/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.025     1.508    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 wd_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.448%)  route 0.324ns (63.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  wd_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wd_cnt_reg[1]/Q
                         net (fo=8, routed)           0.324     1.936    wd_cnt_reg[1]
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  row_A[50]_i_1/O
                         net (fo=1, routed)           0.000     1.981    row_A[50]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  row_A_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.982    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  row_A_reg[50]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.092     1.824    row_A_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sd_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.280%)  route 0.254ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  sd_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  sd_counter_reg[6]/Q
                         net (fo=9, routed)           0.254     1.893    ram0/Q[6]
    RAMB18_X1Y22         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.873     2.031    ram0/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.553    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.736    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 wd_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.187ns (35.082%)  route 0.346ns (64.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wd_cnt_reg[14]/Q
                         net (fo=8, routed)           0.346     1.956    wd_cnt_reg[14]
    SLICE_X35Y65         LUT4 (Prop_lut4_I1_O)        0.046     2.002 r  row_A[78]_i_1/O
                         net (fo=1, routed)           0.000     2.002    row_A[78]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  row_A_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.979    clk_IBUF_BUFG
    SLICE_X35Y65         FDRE                                         r  row_A_reg[78]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.107     1.836    row_A_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     1.152    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.197 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.409    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.435 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.997    sd_card0/CLK
    SLICE_X48Y61         FDRE                                         r  sd_card0/block_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  sd_card0/block_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     2.223    sd_card0/block_addr_reg[3]
    SLICE_X49Y61         LUT5 (Prop_lut5_I1_O)        0.045     2.268 r  sd_card0/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.268    sd_card0/cmd_out_1[11]
    SLICE_X49Y61         FDSE                                         r  sd_card0/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.831     2.642    sd_card0/CLK
    SLICE_X49Y61         FDSE                                         r  sd_card0/cmd_out_reg[11]/C
                         clock pessimism             -0.632     2.010    
    SLICE_X49Y61         FDSE (Hold_fdse_C_D)         0.092     2.102    sd_card0/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     1.152    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.197 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.409    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.435 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.561     1.996    sd_card0/CLK
    SLICE_X48Y62         FDRE                                         r  sd_card0/block_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     2.137 r  sd_card0/block_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.086     2.223    sd_card0/block_addr_reg[5]
    SLICE_X49Y62         LUT5 (Prop_lut5_I1_O)        0.045     2.268 r  sd_card0/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.268    sd_card0/cmd_out_1[13]
    SLICE_X49Y62         FDSE                                         r  sd_card0/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.640    sd_card0/CLK
    SLICE_X49Y62         FDSE                                         r  sd_card0/cmd_out_reg[13]/C
                         clock pessimism             -0.631     2.009    
    SLICE_X49Y62         FDSE (Hold_fdse_C_D)         0.091     2.100    sd_card0/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y57    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y58    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y57    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y61    blk_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y63    blk_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y63    blk_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y64    blk_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y58    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y58    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y61    blk_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y61    blk_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y63    blk_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y63    blk_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y58    P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y58    P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y57    P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y61    blk_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y61    blk_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y63    blk_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y63    blk_addr_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 4.427ns (45.530%)  route 5.297ns (54.470%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.548     5.099    lcd0/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.344     6.961    lcd0/lcd_initialized_reg_n_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.150     7.111 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.953    11.064    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.759    14.823 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.823    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.178ns (45.653%)  route 4.974ns (54.347%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.548     5.099    lcd0/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.344     6.961    lcd0/lcd_initialized_reg_n_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.631    10.716    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    14.252 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.252    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.067ns  (logic 4.175ns (46.049%)  route 4.892ns (53.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.548     5.099    lcd0/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.313     6.930    lcd0/lcd_initialized_reg_n_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.054 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.579    10.633    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.166 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.166    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.401ns (49.434%)  route 4.502ns (50.565%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.548     5.099    lcd0/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.110     6.727    lcd0/lcd_initialized_reg_n_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.150     6.877 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.392    10.269    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.733    14.002 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.002    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.823ns  (logic 4.175ns (47.323%)  route 4.648ns (52.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.548     5.099    lcd0/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.110     6.727    lcd0/lcd_initialized_reg_n_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.851 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.538    10.389    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    13.922 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.922    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.326ns (53.558%)  route 3.751ns (46.442%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.547     5.098    lcd0/clk_IBUF_BUFG
    SLICE_X29Y63         FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.718     6.273    lcd0/text_rs_reg_n_0
    SLICE_X29Y60         LUT2 (Prop_lut2_I1_O)        0.150     6.423 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.033     9.455    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.720    13.175 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    13.175    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.250ns (52.946%)  route 3.777ns (47.054%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.549     5.100    lcd0/clk_IBUF_BUFG
    SLICE_X32Y60         FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDSE (Prop_fdse_C_Q)         0.419     5.519 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.821     6.340    lcd0/init_rw
    SLICE_X29Y60         LUT3 (Prop_lut3_I2_O)        0.299     6.639 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.956     9.595    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    13.127 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    13.127    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 4.135ns (64.628%)  route 2.263ns (35.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.167     3.656    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.780 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.360    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.456 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.552     6.008    sd_card0/CLK
    SLICE_X51Y65         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.419     6.427 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           2.263     8.691    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.716    12.406 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.406    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.200ns  (logic 3.998ns (64.482%)  route 2.202ns (35.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.167     3.656    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.780 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.360    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.456 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.548     6.004    sd_card0/CLK
    SLICE_X53Y68         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     6.460 r  sd_card0/sclk_reg_reg/Q
                         net (fo=17, routed)          2.202     8.663    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.542    12.205 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.205    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 4.021ns (65.529%)  route 2.115ns (34.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.167     3.656    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.780 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.360    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.456 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.550     6.006    sd_card0/CLK
    SLICE_X53Y67         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDSE (Prop_fdse_C_Q)         0.456     6.462 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           2.115     8.578    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.565    12.143 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    12.143    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.406ns (71.299%)  route 0.566ns (28.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     1.152    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.197 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.409    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.435 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.993    sd_card0/CLK
    SLICE_X53Y67         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDSE (Prop_fdse_C_Q)         0.141     2.134 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           0.566     2.700    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.266     3.966 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.418ns (55.818%)  route 1.123ns (44.182%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           0.210     1.822    lcd0/text_rw_reg_n_0
    SLICE_X29Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.867 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.913     2.779    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     4.012 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.012    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.384ns (68.169%)  route 0.646ns (31.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     1.152    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.197 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.409    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.435 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.992    sd_card0/CLK
    SLICE_X53Y68         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     2.133 r  sd_card0/sclk_reg_reg/Q
                         net (fo=17, routed)          0.646     2.779    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.243     4.022 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     4.022    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.425ns (69.914%)  route 0.613ns (30.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     1.152    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.197 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.409    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.435 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.995    sd_card0/CLK
    SLICE_X51Y65         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.128     2.123 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           0.613     2.736    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.297     4.033 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.033    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.468ns (54.427%)  route 1.229ns (45.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.555     1.468    lcd0/clk_IBUF_BUFG
    SLICE_X29Y63         FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.249     1.859    lcd0/text_rs_reg_n_0
    SLICE_X29Y60         LUT2 (Prop_lut2_I1_O)        0.046     1.905 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.980     2.885    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.281     4.165 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.165    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.420ns (51.153%)  route 1.356ns (48.847%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.558     1.471    lcd0/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.138     1.751    lcd0/init_e
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.218     3.014    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.248 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.248    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.443ns (51.795%)  route 1.343ns (48.205%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.163     1.798    lcd0/text_d[0]
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.180     3.022    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.257 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.257    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.525ns (54.566%)  route 1.270ns (45.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.139     1.737    lcd0/init_d[1]
    SLICE_X30Y61         LUT3 (Prop_lut3_I2_O)        0.101     1.838 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.131     2.969    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.296     4.265 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.265    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.446ns (50.090%)  route 1.441ns (49.910%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.199     1.834    lcd0/text_d[2]
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.121    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.358 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.358    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.538ns (49.011%)  route 1.600ns (50.989%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.141     1.740    lcd0/init_d[3]
    SLICE_X30Y61         LUT3 (Prop_lut3_I2_O)        0.101     1.841 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.459     3.300    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.309     4.609 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.609    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           550 Endpoints
Min Delay           550 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.427ns  (logic 1.638ns (22.050%)  route 5.789ns (77.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.524     7.427    reset0
    SLICE_X36Y65         FDRE                                         r  row_A_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.426     4.797    clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  row_A_reg[73]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[77]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.427ns  (logic 1.638ns (22.050%)  route 5.789ns (77.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.524     7.427    reset0
    SLICE_X36Y65         FDSE                                         r  row_A_reg[77]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.426     4.797    clk_IBUF_BUFG
    SLICE_X36Y65         FDSE                                         r  row_A_reg[77]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.292ns  (logic 1.638ns (22.456%)  route 5.655ns (77.544%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.390     7.292    reset0
    SLICE_X36Y64         FDRE                                         r  row_A_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427     4.798    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  row_A_reg[65]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[68]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.292ns  (logic 1.638ns (22.456%)  route 5.655ns (77.544%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.390     7.292    reset0
    SLICE_X36Y64         FDRE                                         r  row_A_reg[68]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427     4.798    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  row_A_reg[68]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wd_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.638ns (22.470%)  route 5.650ns (77.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.386     7.288    reset0
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427     4.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wd_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.638ns (22.470%)  route 5.650ns (77.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.386     7.288    reset0
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427     4.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wd_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.638ns (22.470%)  route 5.650ns (77.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.386     7.288    reset0
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427     4.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wd_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.638ns (22.470%)  route 5.650ns (77.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=24, routed)          2.265     3.778    sd_card0/reset_n_IBUF
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  sd_card0/init_e_i_1/O
                         net (fo=275, routed)         3.386     7.288    reset0
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427     4.798    clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  wd_cnt_reg[15]/C

Slack:                    inf
  Source:                 usr_btn[2]
                            (input port)
  Destination:            btn_db0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.274ns  (logic 1.654ns (22.741%)  route 5.620ns (77.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  usr_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 f  usr_btn_IBUF[2]_inst/O
                         net (fo=1, routed)           4.131     5.662    btn_db0/usr_btn_IBUF[0]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.786 r  btn_db0/counter[0]_i_1/O
                         net (fo=22, routed)          1.488     7.274    btn_db0/clear
    SLICE_X44Y57         FDRE                                         r  btn_db0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.434     4.805    btn_db0/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  btn_db0/counter_reg[0]/C

Slack:                    inf
  Source:                 usr_btn[2]
                            (input port)
  Destination:            btn_db0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.274ns  (logic 1.654ns (22.741%)  route 5.620ns (77.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  usr_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 f  usr_btn_IBUF[2]_inst/O
                         net (fo=1, routed)           4.131     5.662    btn_db0/usr_btn_IBUF[0]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.786 r  btn_db0/counter[0]_i_1/O
                         net (fo=22, routed)          1.488     7.274    btn_db0/clear
    SLICE_X44Y57         FDRE                                         r  btn_db0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.434     4.805    btn_db0/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  btn_db0/counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.298ns (31.740%)  route 0.640ns (68.260%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.640     0.893    sd_card0/spi_miso_IBUF
    SLICE_X51Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.938 r  sd_card0/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    sd_card0/byte_counter[5]_i_1_n_0
    SLICE_X51Y69         FDRE                                         r  sd_card0/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.635    sd_card0/CLK
    SLICE_X51Y69         FDRE                                         r  sd_card0/byte_counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/sclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.326ns (32.662%)  route 0.672ns (67.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.672     0.953    sd_card0/reset_n_IBUF
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  sd_card0/sclk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.998    sd_card0/sclk_reg_i_1_n_0
    SLICE_X53Y68         FDRE                                         r  sd_card0/sclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.636    sd_card0/CLK
    SLICE_X53Y68         FDRE                                         r  sd_card0/sclk_reg_reg/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.298ns (29.333%)  route 0.717ns (70.667%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.717     0.970    sd_card0/spi_miso_IBUF
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.015 r  sd_card0/byte_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.015    sd_card0/byte_counter[2]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  sd_card0/byte_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.635    sd_card0/CLK
    SLICE_X50Y69         FDRE                                         r  sd_card0/byte_counter_reg[2]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.298ns (28.933%)  route 0.731ns (71.067%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.731     0.984    sd_card0/spi_miso_IBUF
    SLICE_X50Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.029 r  sd_card0/byte_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.029    sd_card0/byte_counter[0]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  sd_card0/byte_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.635    sd_card0/CLK
    SLICE_X50Y69         FDRE                                         r  sd_card0/byte_counter_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.299ns (29.002%)  route 0.731ns (70.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.731     0.984    sd_card0/spi_miso_IBUF
    SLICE_X50Y69         LUT5 (Prop_lut5_I4_O)        0.046     1.030 r  sd_card0/byte_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.030    sd_card0/byte_counter[1]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  sd_card0/byte_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.635    sd_card0/CLK
    SLICE_X50Y69         FDRE                                         r  sd_card0/byte_counter_reg[1]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/bit_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.298ns (28.624%)  route 0.742ns (71.376%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.614     0.866    sd_card0/spi_miso_IBUF
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.911 r  sd_card0/bit_counter[7]_i_1/O
                         net (fo=8, routed)           0.129     1.040    sd_card0/bit_counter
    SLICE_X52Y68         FDRE                                         r  sd_card0/bit_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.636    sd_card0/CLK
    SLICE_X52Y68         FDRE                                         r  sd_card0/bit_counter_reg[6]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/bit_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.298ns (28.624%)  route 0.742ns (71.376%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.614     0.866    sd_card0/spi_miso_IBUF
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.911 r  sd_card0/bit_counter[7]_i_1/O
                         net (fo=8, routed)           0.129     1.040    sd_card0/bit_counter
    SLICE_X52Y68         FDRE                                         r  sd_card0/bit_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.636    sd_card0/CLK
    SLICE_X52Y68         FDRE                                         r  sd_card0/bit_counter_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/sd_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.326ns (29.912%)  route 0.764ns (70.088%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=24, routed)          0.764     1.045    sd_card0/reset_n_IBUF
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.090 r  sd_card0/sd_valid_i_1/O
                         net (fo=1, routed)           0.000     1.090    sd_card0/sd_valid_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  sd_card0/sd_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.826     2.637    sd_card0/CLK
    SLICE_X49Y66         FDRE                                         r  sd_card0/sd_valid_reg/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.298ns (26.902%)  route 0.809ns (73.098%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.809     1.062    sd_card0/spi_miso_IBUF
    SLICE_X49Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.107 r  sd_card0/byte_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.107    sd_card0/byte_counter[6]_i_1_n_0
    SLICE_X49Y70         FDRE                                         r  sd_card0/byte_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.633    sd_card0/CLK
    SLICE_X49Y70         FDRE                                         r  sd_card0/byte_counter_reg[6]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.298ns (26.878%)  route 0.810ns (73.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.810     1.063    sd_card0/spi_miso_IBUF
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.108 r  sd_card0/byte_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.108    sd_card0/byte_counter[7]_i_1_n_0
    SLICE_X49Y70         FDRE                                         r  sd_card0/byte_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.044     1.489    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.545 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.781    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.810 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.633    sd_card0/CLK
    SLICE_X49Y70         FDRE                                         r  sd_card0/byte_counter_reg[7]/C





