Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 00 Divider_s1: 00 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 26 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: 72 Divider_s1: 00 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 28 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: 72 Divider_s1: 72 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 30 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: 72 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 32 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: 70 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 34 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 36 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 38 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 40 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 42 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 44 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 46 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 48 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 50 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 52 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 54 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: 72 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 56 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: 72 Divider_s1: 72 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 58 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: 72 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 60 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: 70 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 62 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 64 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 66 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 68 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 70 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 72 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 00  cc: 74 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 76 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 78 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 80 
Addr: 00e  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 82 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 84 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 86 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 88 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 90 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 92 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 94 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 96 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 98 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 100 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 07 Control_s4: 02  cc: 102 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 10 Control_s4: 02  cc: 104 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 106 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 108 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 110 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 05 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 112 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 10 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 114 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 116 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 118 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 15 Control_s4: 02  cc: 120 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 20 Control_s4: 02  cc: 122 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 124 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 126 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 128 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 03 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 130 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 20 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 132 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 134 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 136 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 23 Control_s4: 02  cc: 138 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 02  cc: 140 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 142 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 144 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 146 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 148 
Addr: 018  Instr: 2b091 OUTPUTK 09, 1       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 150 
Addr: 019  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 02  cc: 152 
Addr: 01a  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 154 
Addr: 01b  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 156 
Addr: 01c  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 158 
Addr: 01d  Instr: 03401 AND s4, 01          Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 160 
Addr: 01e  Instr: 32018 JUMP Z, 018         Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 162 
Addr: 018  Instr: 2b091 OUTPUTK 09, 1       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 164 
Addr: 019  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 00  cc: 166 
Addr: 01a  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 168 
Addr: 01b  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 170 
Addr: 01c  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 172 
Addr: 01d  Instr: 03401 AND s4, 01          Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 174 
Addr: 01e  Instr: 32018 JUMP Z, 018         Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 176 
Addr: 01f  Instr: 22000 JUMP 000            Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 178 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 01 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 180 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: 72 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 182 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: 72 Divider_s1: 72 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 184 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: 72 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 186 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: 70 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 188 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 190 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 192 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 194 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 30 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 196 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 198 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 01  cc: 200 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 202 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 204 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 206 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 07 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 208 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: f3 Divider_s1: 02 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 210 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: f3 Divider_s1: f3 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 212 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: f3 Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 214 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: f0 Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 216 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 78 Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 218 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 3c Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 220 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1e Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 222 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 224 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 226 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 00  cc: 228 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 230 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 232 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 234 
Addr: 00e  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 236 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 31 Control_s4: 02  cc: 238 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 240 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 242 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 244 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 246 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 248 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 250 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 252 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 254 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 0f Control_s4: 02  cc: 256 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 10 Control_s4: 02  cc: 258 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 260 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 262 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 264 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 0c Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 266 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 10 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 268 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 270 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 272 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 1c Control_s4: 02  cc: 274 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 20 Control_s4: 02  cc: 276 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 278 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 280 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 282 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 09 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 284 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 20 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 286 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 288 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 290 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 29 Control_s4: 02  cc: 292 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 02  cc: 294 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 296 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 298 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 300 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 06 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 302 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 30 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 304 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 306 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 308 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 36 Control_s4: 02  cc: 310 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 40 Control_s4: 02  cc: 312 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 314 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 316 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 318 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 03 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 320 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 40 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 322 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 324 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 326 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 43 Control_s4: 02  cc: 328 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 330 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 332 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 334 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 336 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 338 
Addr: 018  Instr: 2b091 OUTPUTK 09, 1       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 340 
Addr: 019  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 342 
Addr: 01a  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 344 
Addr: 01b  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 346 
Addr: 01c  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 348 
Addr: 01d  Instr: 03401 AND s4, 01          Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 350 
Addr: 01e  Instr: 32018 JUMP Z, 018         Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 352 
Addr: 018  Instr: 2b091 OUTPUTK 09, 1       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 354 
Addr: 019  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 356 
Addr: 01a  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 358 
Addr: 01b  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 360 
Addr: 01c  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 362 
Addr: 01d  Instr: 03401 AND s4, 01          Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 364 
Addr: 01e  Instr: 32018 JUMP Z, 018         Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 366 
Addr: 01f  Instr: 22000 JUMP 000            Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 368 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 00 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 370 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: f3 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 372 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: f3 Divider_s1: f3 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 374 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: f3 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 376 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: f0 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 378 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 78 Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 380 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 3c Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 382 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1e Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 384 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 50 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 386 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 388 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 01  cc: 390 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 392 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 394 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 396 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0f Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 398 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 03 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 400 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 402 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 404 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 406 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 408 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 410 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 412 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 414 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 416 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 00  cc: 418 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 420 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 422 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 424 
Addr: 00e  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 426 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 50 Control_s4: 02  cc: 428 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 00 Control_s4: 02  cc: 430 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 432 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 434 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 436 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 438 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 440 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 442 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 444 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 0e Control_s4: 02  cc: 446 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 10 Control_s4: 02  cc: 448 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 450 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 452 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 454 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 0a Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 456 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 10 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 458 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 460 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 462 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 1a Control_s4: 02  cc: 464 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 20 Control_s4: 02  cc: 466 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 468 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 470 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 472 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 06 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 474 
Addr: 015  Instr: 18010 SUB s0, s1          Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 20 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 476 
Addr: 016  Instr: 11210 ADD s2, 10          Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 478 
Addr: 017  Instr: 2200f JUMP 00F            Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 480 
Addr: 00f  Instr: 2b041 OUTPUTK 04, 1       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 26 Control_s4: 02  cc: 482 
Addr: 010  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 02  cc: 484 
Addr: 011  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 486 
Addr: 012  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 488 
Addr: 013  Instr: 1c010 COMPARE s0, s1      Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 490 
Addr: 014  Instr: 3a018 JUMP C, 018         Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 492 
Addr: 018  Instr: 2b091 OUTPUTK 09, 1       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 494 
Addr: 019  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 02  cc: 496 
Addr: 01a  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 498 
Addr: 01b  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 02  cc: 500 
Addr: 01c  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 502 
Addr: 01d  Instr: 03401 AND s4, 01          Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 504 
Addr: 01e  Instr: 32018 JUMP Z, 018         Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 506 
Addr: 018  Instr: 2b091 OUTPUTK 09, 1       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 508 
Addr: 019  Instr: 00a20 LOAD sA, s2         Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 30 Control_s4: 00  cc: 510 
Addr: 01a  Instr: 04a00 OR sA, s0           Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 512 
Addr: 01b  Instr: 2da00 OUTPUT sA, 00       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 514 
Addr: 01c  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 516 
Addr: 01d  Instr: 03401 AND s4, 01          Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 518 
Addr: 01e  Instr: 32018 JUMP Z, 018         Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 520 
Addr: 01f  Instr: 22000 JUMP 000            Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 522 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 02 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 524 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 526 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 528 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 530 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 532 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 534 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 536 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 538 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 30 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 540 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 542 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 01  cc: 544 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 546 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 548 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 550 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 552 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 554 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 556 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 558 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 560 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 562 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 564 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 566 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 568 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 570 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 572 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 574 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 576 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 578 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 580 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 582 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 584 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 586 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 588 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 590 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 592 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 594 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 596 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 598 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 600 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 602 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 604 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 606 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 608 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 610 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 612 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 614 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 616 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 618 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 620 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 622 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 624 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 626 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 628 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 630 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 632 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 634 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 636 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 638 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 640 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 642 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 644 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 646 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 648 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 650 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 652 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 654 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 656 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 658 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 660 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 662 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 664 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 666 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 668 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 670 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 672 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 674 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 676 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 678 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 680 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 682 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 684 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 686 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 688 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 690 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 692 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 694 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 696 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 698 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 700 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 702 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 704 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 706 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 708 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 710 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 712 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 714 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 716 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 718 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 720 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 722 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 724 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 726 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 728 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 730 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 732 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 734 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 736 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 738 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 740 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 742 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 744 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 746 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 748 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 750 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 752 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 754 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 756 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 758 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 760 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 762 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 764 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 766 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 768 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 770 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 772 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 774 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 776 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 778 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 780 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 782 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 784 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 786 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 788 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 790 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 792 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 794 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 796 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 798 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 800 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 802 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 804 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 806 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 808 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 810 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 812 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 814 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 816 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 818 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 820 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 822 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 824 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 826 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 828 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 830 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 832 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 834 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 836 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 838 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 840 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 842 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 844 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 846 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 848 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 850 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 852 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 854 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 856 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 858 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 860 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 862 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 864 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 866 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 868 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 870 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 872 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 874 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 876 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 878 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 880 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 882 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 884 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 886 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 888 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 890 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 892 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 894 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 896 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 898 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 900 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 902 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 904 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 906 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 908 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 910 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 912 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 914 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 916 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 918 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 920 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 922 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 924 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 926 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 928 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 930 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 932 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 934 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 936 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 938 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 940 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 942 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 944 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 946 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 948 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 950 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 952 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 954 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 956 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 958 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 960 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 962 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 964 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 966 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 968 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 970 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 972 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 974 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 976 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 978 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 980 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 982 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 984 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 986 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 988 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 990 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 992 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 994 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 996 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 998 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1000 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1002 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1004 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1006 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1008 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1010 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1012 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1014 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1016 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1018 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1020 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1022 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1024 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1026 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1028 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1030 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1032 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1034 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1036 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1038 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1040 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1042 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1044 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1046 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1048 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1050 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1052 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1054 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1056 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1058 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1060 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1062 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1064 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1066 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1068 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1070 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1072 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1074 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1076 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1078 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1080 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1082 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1084 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1086 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1088 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1090 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1092 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1094 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1096 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1098 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1100 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1102 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1104 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1106 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1108 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1110 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1112 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1114 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1116 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1118 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1120 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1122 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1124 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1126 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1128 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1130 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1132 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1134 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1136 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1138 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1140 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1142 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1144 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1146 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1148 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1150 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1152 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1154 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1156 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1158 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1160 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1162 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1164 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1166 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1168 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1170 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1172 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1174 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1176 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1178 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1180 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1182 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1184 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1186 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1188 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1190 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1192 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1194 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1196 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1198 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1200 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1202 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1204 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1206 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1208 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1210 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1212 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1214 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1216 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1218 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1220 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1222 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1224 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1226 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1228 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1230 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1232 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1234 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1236 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1238 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1240 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1242 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1244 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1246 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1248 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1250 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1252 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1254 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1256 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1258 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1260 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1262 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1264 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1266 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1268 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1270 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1272 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1274 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1276 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1278 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1280 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1282 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1284 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1286 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1288 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1290 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1292 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1294 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1296 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1298 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1300 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1302 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1304 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1306 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1308 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1310 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1312 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1314 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1316 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1318 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1320 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1322 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1324 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1326 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1328 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1330 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1332 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1334 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1336 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1338 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1340 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1342 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1344 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1346 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1348 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1350 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1352 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1354 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1356 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1358 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1360 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1362 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1364 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1366 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1368 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1370 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1372 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1374 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1376 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1378 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1380 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1382 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1384 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1386 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1388 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1390 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1392 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1394 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1396 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1398 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1400 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1402 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1404 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1406 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1408 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1410 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1412 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1414 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1416 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1418 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1420 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1422 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1424 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1426 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1428 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1430 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1432 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1434 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1436 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1438 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1440 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1442 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1444 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1446 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1448 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1450 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1452 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1454 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1456 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1458 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1460 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1462 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1464 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1466 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1468 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1470 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1472 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1474 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1476 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1478 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1480 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1482 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1484 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1486 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1488 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1490 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1492 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1494 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1496 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1498 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1500 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1502 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1504 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1506 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1508 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1510 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1512 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1514 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1516 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1518 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1520 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1522 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1524 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1526 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1528 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1530 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1532 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1534 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1536 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1538 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1540 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1542 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1544 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1546 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1548 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1550 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1552 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1554 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1556 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1558 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1560 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1562 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1564 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1566 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1568 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1570 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1572 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1574 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1576 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1578 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1580 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1582 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1584 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1586 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1588 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1590 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1592 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1594 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1596 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1598 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1600 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1602 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1604 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1606 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1608 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1610 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1612 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1614 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1616 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1618 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1620 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1622 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1624 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1626 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1628 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1630 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1632 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1634 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1636 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1638 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1640 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1642 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1644 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1646 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1648 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1650 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1652 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1654 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1656 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1658 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1660 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1662 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1664 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1666 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1668 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1670 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1672 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1674 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1676 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1678 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1680 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1682 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1684 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1686 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1688 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1690 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1692 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1694 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1696 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1698 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1700 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1702 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1704 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1706 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1708 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1710 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1712 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1714 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1716 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1718 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1720 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1722 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1724 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1726 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1728 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1730 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1732 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1734 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1736 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1738 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1740 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1742 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1744 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1746 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1748 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1750 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1752 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1754 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1756 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1758 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1760 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1762 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1764 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1766 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1768 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1770 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1772 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1774 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1776 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1778 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1780 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1782 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1784 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1786 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1788 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1790 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1792 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1794 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1796 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1798 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1800 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1802 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1804 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1806 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1808 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1810 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1812 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1814 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1816 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1818 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1820 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1822 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1824 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1826 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1828 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1830 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1832 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1834 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1836 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1838 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1840 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1842 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1844 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1846 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1848 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1850 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1852 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1854 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1856 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1858 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1860 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1862 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1864 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1866 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1868 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1870 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1872 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1874 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1876 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1878 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1880 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1882 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1884 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1886 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1888 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1890 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1892 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1894 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1896 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1898 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1900 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1902 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1904 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1906 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1908 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1910 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1912 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1914 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1916 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1918 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1920 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1922 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1924 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1926 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1928 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1930 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1932 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1934 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1936 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1938 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1940 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1942 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1944 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1946 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1948 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1950 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1952 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1954 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1956 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1958 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1960 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1962 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1964 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1966 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1968 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1970 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1972 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1974 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1976 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1978 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1980 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1982 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1984 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1986 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1988 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1990 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1992 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1994 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1996 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 1998 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2000 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2002 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2004 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2006 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2008 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2010 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2012 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2014 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2016 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2018 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2020 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2022 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2024 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2026 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2028 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2030 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2032 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2034 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2036 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2038 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2040 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2042 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2044 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2046 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2048 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2050 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2052 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2054 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2056 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2058 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2060 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2062 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2064 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2066 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2068 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2070 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2072 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2074 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2076 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2078 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2080 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2082 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2084 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2086 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2088 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2090 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2092 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2094 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2096 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2098 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2100 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2102 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2104 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2106 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2108 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2110 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2112 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2114 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2116 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2118 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2120 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2122 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2124 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2126 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2128 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2130 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2132 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2134 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2136 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2138 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2140 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2142 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2144 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2146 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2148 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2150 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2152 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2154 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2156 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2158 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2160 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2162 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2164 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2166 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2168 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2170 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2172 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2174 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2176 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2178 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2180 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2182 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2184 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2186 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2188 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2190 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2192 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2194 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2196 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2198 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2200 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2202 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2204 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2206 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2208 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2210 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2212 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2214 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2216 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2218 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2220 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2222 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2224 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2226 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2228 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2230 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2232 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2234 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2236 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2238 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2240 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2242 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2244 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2246 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2248 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2250 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2252 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2254 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2256 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2258 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2260 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2262 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2264 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2266 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2268 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2270 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2272 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2274 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2276 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2278 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2280 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2282 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2284 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2286 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2288 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2290 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2292 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2294 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2296 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2298 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2300 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2302 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2304 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2306 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2308 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2310 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2312 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2314 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2316 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2318 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2320 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2322 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2324 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2326 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2328 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2330 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2332 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2334 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2336 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2338 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2340 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2342 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2344 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2346 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2348 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2350 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2352 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2354 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2356 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2358 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2360 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2362 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2364 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2366 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2368 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2370 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2372 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2374 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2376 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2378 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2380 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2382 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2384 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2386 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2388 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2390 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2392 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2394 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2396 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2398 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2400 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2402 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2404 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2406 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2408 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2410 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2412 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2414 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2416 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2418 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2420 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2422 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2424 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2426 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2428 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2430 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2432 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2434 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2436 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2438 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2440 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2442 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2444 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2446 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2448 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2450 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2452 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2454 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2456 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2458 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2460 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2462 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2464 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2466 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2468 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2470 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2472 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2474 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2476 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2478 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2480 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2482 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2484 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2486 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2488 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2490 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2492 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2494 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2496 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2498 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2500 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2502 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2504 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2506 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2508 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2510 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2512 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2514 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2516 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2518 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2520 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2522 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2524 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2526 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2528 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2530 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2532 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2534 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2536 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2538 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2540 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2542 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2544 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2546 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2548 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2550 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2552 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2554 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2556 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2558 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2560 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2562 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2564 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2566 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2568 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2570 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2572 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2574 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2576 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2578 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2580 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2582 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2584 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2586 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2588 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2590 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2592 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2594 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2596 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2598 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2600 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2602 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2604 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2606 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2608 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2610 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2612 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2614 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2616 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2618 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2620 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2622 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2624 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2626 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2628 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2630 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2632 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2634 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2636 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2638 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2640 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2642 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2644 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2646 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2648 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2650 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2652 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2654 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2656 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2658 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2660 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2662 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2664 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2666 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2668 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2670 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2672 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2674 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2676 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2678 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2680 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2682 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2684 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2686 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2688 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2690 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2692 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2694 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2696 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2698 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2700 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2702 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2704 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2706 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2708 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2710 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2712 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2714 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2716 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2718 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2720 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2722 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2724 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2726 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2728 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2730 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2732 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2734 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2736 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2738 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2740 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2742 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2744 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2746 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2748 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2750 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2752 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2754 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2756 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2758 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2760 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2762 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2764 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2766 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2768 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2770 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2772 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2774 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2776 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2778 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2780 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2782 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2784 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2786 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2788 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2790 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2792 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2794 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2796 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2798 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2800 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2802 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2804 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2806 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2808 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2810 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2812 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2814 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2816 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2818 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2820 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2822 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2824 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2826 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2828 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2830 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2832 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2834 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2836 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2838 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2840 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2842 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2844 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2846 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2848 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2850 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2852 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2854 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2856 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2858 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2860 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2862 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2864 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2866 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2868 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2870 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2872 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2874 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2876 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2878 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2880 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2882 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2884 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2886 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2888 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2890 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2892 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2894 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2896 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2898 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2900 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2902 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2904 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2906 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2908 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2910 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2912 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2914 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2916 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2918 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2920 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2922 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2924 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2926 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2928 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2930 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2932 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2934 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2936 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2938 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2940 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2942 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2944 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2946 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2948 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2950 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2952 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2954 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2956 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2958 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2960 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2962 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2964 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2966 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2968 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2970 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2972 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2974 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2976 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2978 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2980 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2982 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2984 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2986 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2988 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2990 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2992 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2994 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2996 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 2998 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3000 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3002 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3004 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3006 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3008 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3010 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3012 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3014 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3016 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3018 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3020 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3022 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3024 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3026 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3028 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3030 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3032 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3034 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3036 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3038 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3040 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3042 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3044 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3046 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3048 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3050 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3052 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3054 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3056 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3058 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3060 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3062 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3064 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3066 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3068 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3070 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3072 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3074 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3076 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3078 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3080 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3082 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3084 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3086 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3088 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3090 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3092 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3094 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3096 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3098 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3100 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3102 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3104 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3106 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3108 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3110 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3112 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3114 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3116 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3118 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3120 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3122 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3124 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3126 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3128 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3130 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3132 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3134 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3136 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3138 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3140 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3142 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3144 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3146 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3148 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3150 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3152 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3154 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3156 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3158 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3160 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3162 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3164 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3166 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3168 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3170 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3172 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3174 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3176 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3178 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3180 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3182 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3184 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3186 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3188 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3190 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3192 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3194 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3196 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3198 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3200 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3202 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3204 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3206 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3208 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3210 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3212 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3214 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3216 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3218 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3220 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3222 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3224 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3226 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3228 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3230 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3232 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3234 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3236 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3238 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3240 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3242 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3244 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3246 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3248 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3250 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3252 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3254 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3256 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3258 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3260 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3262 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3264 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3266 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3268 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3270 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3272 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3274 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3276 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3278 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3280 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3282 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3284 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3286 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3288 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3290 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3292 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3294 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3296 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3298 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3300 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3302 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3304 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3306 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3308 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3310 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3312 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3314 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3316 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3318 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3320 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3322 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3324 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3326 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3328 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3330 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3332 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3334 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3336 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3338 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3340 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3342 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3344 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3346 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3348 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3350 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3352 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3354 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3356 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3358 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3360 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3362 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3364 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3366 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3368 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3370 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3372 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3374 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3376 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3378 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3380 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3382 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3384 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3386 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3388 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3390 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3392 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3394 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3396 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3398 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3400 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3402 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3404 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3406 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3408 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3410 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3412 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3414 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3416 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3418 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3420 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3422 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3424 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3426 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3428 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3430 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3432 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3434 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3436 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3438 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3440 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3442 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3444 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3446 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3448 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3450 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3452 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3454 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3456 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3458 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3460 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3462 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3464 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3466 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3468 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3470 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3472 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3474 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3476 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3478 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3480 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3482 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3484 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3486 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3488 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3490 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3492 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3494 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3496 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3498 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3500 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3502 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3504 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3506 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3508 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3510 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3512 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3514 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3516 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3518 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3520 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3522 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3524 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3526 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3528 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3530 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3532 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3534 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3536 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3538 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3540 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3542 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3544 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3546 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3548 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3550 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3552 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3554 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3556 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3558 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3560 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3562 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3564 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3566 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3568 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3570 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3572 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3574 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3576 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3578 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3580 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3582 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3584 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3586 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3588 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3590 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3592 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3594 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3596 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3598 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3600 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3602 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3604 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3606 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3608 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3610 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3612 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3614 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3616 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3618 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3620 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3622 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3624 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3626 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3628 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3630 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3632 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3634 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3636 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3638 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3640 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3642 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3644 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3646 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3648 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3650 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3652 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3654 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3656 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3658 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3660 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3662 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3664 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3666 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3668 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3670 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3672 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3674 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3676 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3678 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3680 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3682 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3684 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3686 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3688 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3690 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3692 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3694 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3696 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3698 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3700 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3702 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3704 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3706 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3708 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3710 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3712 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3714 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3716 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3718 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3720 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3722 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3724 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3726 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3728 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3730 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3732 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3734 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3736 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3738 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3740 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3742 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3744 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3746 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3748 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3750 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3752 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3754 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3756 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3758 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3760 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3762 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3764 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3766 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3768 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3770 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3772 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3774 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3776 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3778 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3780 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3782 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3784 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3786 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3788 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3790 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3792 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3794 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3796 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3798 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3800 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3802 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3804 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3806 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3808 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3810 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3812 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3814 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3816 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3818 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3820 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3822 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3824 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3826 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3828 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3830 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3832 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3834 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3836 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3838 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3840 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3842 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3844 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3846 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3848 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3850 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3852 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3854 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3856 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3858 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3860 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3862 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3864 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3866 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3868 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3870 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3872 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3874 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3876 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3878 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3880 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3882 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3884 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3886 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3888 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3890 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3892 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3894 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3896 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3898 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3900 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3902 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3904 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3906 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3908 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3910 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3912 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3914 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3916 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3918 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3920 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3922 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3924 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3926 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3928 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3930 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3932 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3934 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3936 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3938 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3940 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3942 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3944 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3946 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3948 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3950 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3952 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3954 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3956 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3958 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3960 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3962 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3964 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3966 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3968 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3970 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3972 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3974 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3976 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3978 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3980 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3982 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3984 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3986 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3988 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3990 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3992 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3994 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3996 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 3998 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4000 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4002 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4004 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4006 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4008 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4010 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4012 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4014 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4016 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4018 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4020 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4022 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4024 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4026 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4028 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4030 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4032 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4034 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4036 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4038 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4040 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4042 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4044 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4046 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4048 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4050 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4052 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4054 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4056 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4058 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4060 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4062 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4064 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4066 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4068 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4070 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4072 
Addr: 00b  Instr: 09401 INPUT s4, 01        Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4074 
Addr: 00c  Instr: 03402 AND s4, 02          Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4076 
Addr: 00d  Instr: 32000 JUMP Z, 000         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4078 
Addr: 000  Instr: 2b021 OUTPUTK 02, 1       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4080 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4082 
Addr: 002  Instr: 00100 LOAD s1, s0         Dividend_Remainder_s0: e4 Divider_s1: e4 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4084 
Addr: 003  Instr: 0310f AND s1, 0F          Dividend_Remainder_s0: e4 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4086 
Addr: 004  Instr: 030f0 AND s0, F0          Dividend_Remainder_s0: e0 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4088 
Addr: 005  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 70 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4090 
Addr: 006  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 38 Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4092 
Addr: 007  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 1c Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4094 
Addr: 008  Instr: 1400e SR0 s0              Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4096 
Addr: 009  Instr: 01200 LOAD s2, 00         Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4098 
Addr: 00a  Instr: 2d000 OUTPUT s0, 00       Dividend_Remainder_s0: 0e Divider_s1: 04 Quotient_s2: 00 Quotient_Remainder_sa: 32 Control_s4: 00  cc: 4100 
