[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847117 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847117 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847117 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11486775 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18599561 heartbeat IPC: 1.406 cumulative IPC: 1.27 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26576549 heartbeat IPC: 1.254 cumulative IPC: 1.264 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31289054 cumulative IPC: 1.278 (Simulation time: 00 hr 03 min 29 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31289054 cumulative IPC: 1.278 (Simulation time: 00 hr 03 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.278 instructions: 40000000 cycles: 31289054
CPU 0 Branch Prediction Accuracy: 95.3% MPKI: 10.62 Average ROB Occupancy at Mispredict: 45.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.745
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197761 HIT:     194152 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197761 HIT:     194152 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568507 HIT:     460787 MISS:     107720 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430569 HIT:     343462 MISS:      87107 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35408 HIT:      21850 MISS:      13558 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95453 HIT:      95217 MISS:        236 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        258 MISS:       6819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3274676 HIT:    3005480 MISS:     269196 MSHR_MERGE:      69484
cpu0->cpu0_L1I LOAD         ACCESS:    3274676 HIT:    3005480 MISS:     269196 MSHR_MERGE:      69484
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.412 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13285806 HIT:   12867928 MISS:     417878 MSHR_MERGE:     144531
cpu0->cpu0_L1D LOAD         ACCESS:    7393245 HIT:    7096313 MISS:     296932 MSHR_MERGE:      66072
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884822 HIT:    5770969 MISS:     113853 MSHR_MERGE:      78443
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        646 MISS:       7093 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2896217 HIT:    2851861 MISS:      44356 MSHR_MERGE:      28480
cpu0->cpu0_ITLB LOAD         ACCESS:    2896217 HIT:    2851861 MISS:      44356 MSHR_MERGE:      28480
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.405 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12559448 HIT:   12318664 MISS:     240784 MSHR_MERGE:      58899
cpu0->cpu0_DTLB LOAD         ACCESS:   12559448 HIT:   12318664 MISS:     240784 MSHR_MERGE:      58899
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.849 cycles
cpu0->LLC TOTAL        ACCESS:     135962 HIT:     128628 MISS:       7334 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87107 HIT:      83937 MISS:       3170 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13558 HIT:      10844 MISS:       2714 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28478 HIT:      28377 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6819 HIT:       5470 MISS:       1349 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        544
  ROW_BUFFER_MISS:       6689
  AVG DBUS CONGESTED CYCLE: 5.276
Channel 0 WQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:        119
  FULL:          0
Channel 0 REFRESHES ISSUED:       2607
