Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun  8 07:13:01 2023
| Host         : zhang-24.ece.cornell.edu running 64-bit unknown
| Command      : report_utilization -hierarchical -file /work/shared/common/project_build/hbm_ubmark/hbm_ip_only/report/5mc1axi_hierarchical_utilization.rpt
| Design       : design_1_wrapper
| Device       : xcu280fsvh2892-2L
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
|                                                                       Instance                                                                       |                                       Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
| design_1_wrapper                                                                                                                                     |                                                                             (top) |      91062 |      78214 |   11620 | 1228 | 101375 |    105 |     13 |   10 |          0 |
|   (design_1_wrapper)                                                                                                                                 |                                                                             (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|   design_1_i                                                                                                                                         |                                                                          design_1 |      91062 |      78214 |   11620 | 1228 | 101375 |    105 |     13 |   10 |          0 |
|     (design_1_i)                                                                                                                                     |                                                                          design_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     axi_apb_bridge_0                                                                                                                                 |                                                       design_1_axi_apb_bridge_0_0 |         74 |         74 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                             |                                        design_1_axi_apb_bridge_0_0_axi_apb_bridge |         74 |         74 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|         APB_MASTER_IF_MODULE                                                                                                                         |                                               design_1_axi_apb_bridge_0_0_apb_mif |          4 |          4 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|         AXILITE_SLAVE_IF_MODULE                                                                                                                      |                                           design_1_axi_apb_bridge_0_0_axilite_sif |         70 |         70 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|         MULTIPLEXOR_MODULE                                                                                                                           |                                           design_1_axi_apb_bridge_0_0_multiplexor |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|     axi_mem_intercon                                                                                                                                 |                                                       design_1_axi_mem_intercon_0 |       6810 |       5211 |    1554 |   45 |  11473 |      0 |      0 |    0 |          0 |
|       m00_couplers                                                                                                                                   |                                                          m00_couplers_imp_1R706YB |       2612 |       1809 |     760 |   43 |   4293 |      0 |      0 |    0 |          0 |
|         auto_cc                                                                                                                                      |                                                                design_1_auto_cc_0 |        903 |        199 |     704 |    0 |   2732 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                       |                design_1_auto_cc_0_axi_clock_converter_v2_1_21_axi_clock_converter |        903 |        199 |     704 |    0 |   2732 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                   |                design_1_auto_cc_0_axi_clock_converter_v2_1_21_axi_clock_converter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                              |                                         design_1_auto_cc_0_fifo_generator_v13_2_5 |        902 |        198 |     704 |    0 |   2732 |      0 |      0 |    0 |          0 |
|               inst_fifo_gen                                                                                                                          |                                   design_1_auto_cc_0_fifo_generator_v13_2_5_synth |        902 |        198 |     704 |    0 |   2732 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                              |                                             design_1_auto_cc_0_fifo_generator_top |         87 |         39 |      48 |    0 |    182 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                                         design_1_auto_cc_0_fifo_generator_ramfifo |         87 |         39 |      48 |    0 |    182 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__4 |         11 |         11 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__16 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                    design_1_auto_cc_0_rd_logic_21 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                     design_1_auto_cc_0_rd_fwft_27 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                          design_1_auto_cc_0_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                 design_1_auto_cc_0_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                    design_1_auto_cc_0_wr_logic_22 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                          design_1_auto_cc_0_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                 design_1_auto_cc_0_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                                      design_1_auto_cc_0_memory_23 |         48 |          0 |      48 |    0 |     84 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                                      design_1_auto_cc_0_memory_23 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                                        design_1_auto_cc_0_dmem_24 |         48 |          0 |      48 |    0 |     42 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                          design_1_auto_cc_0_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                          design_1_auto_cc_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                              |                             design_1_auto_cc_0_fifo_generator_top__parameterized2 |        345 |         41 |     304 |    0 |   1136 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                         design_1_auto_cc_0_fifo_generator_ramfifo__parameterized2 |        345 |         41 |     304 |    0 |   1136 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                                    design_1_auto_cc_0_clk_x_pntrs |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                                    design_1_auto_cc_0_clk_x_pntrs |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                                   design_1_auto_cc_0_xpm_cdc_gray |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                    design_1_auto_cc_0_rd_logic_14 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                     design_1_auto_cc_0_rd_fwft_18 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                          design_1_auto_cc_0_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                 design_1_auto_cc_0_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                    design_1_auto_cc_0_wr_logic_15 |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                          design_1_auto_cc_0_wr_status_flags_as_16 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                 design_1_auto_cc_0_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                         design_1_auto_cc_0_memory__parameterized2 |        304 |          0 |     304 |    0 |   1038 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                         design_1_auto_cc_0_memory__parameterized2 |          0 |          0 |       0 |    0 |    519 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                           design_1_auto_cc_0_dmem__parameterized2 |        304 |          0 |     304 |    0 |    519 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                              design_1_auto_cc_0_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                              design_1_auto_cc_0_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                              design_1_auto_cc_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                                 design_1_auto_cc_0_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                          design_1_auto_cc_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                             |                                  design_1_auto_cc_0_fifo_generator_top__xdcDup__1 |         87 |         39 |      48 |    0 |    182 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                              design_1_auto_cc_0_fifo_generator_ramfifo__xdcDup__1 |         87 |         39 |      48 |    0 |    182 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                     design_1_auto_cc_0_rd_logic_7 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                     design_1_auto_cc_0_rd_fwft_11 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                          design_1_auto_cc_0_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                 design_1_auto_cc_0_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                     design_1_auto_cc_0_wr_logic_8 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                           design_1_auto_cc_0_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                 design_1_auto_cc_0_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                                         design_1_auto_cc_0_memory |         48 |          0 |      48 |    0 |     84 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                                         design_1_auto_cc_0_memory |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                                           design_1_auto_cc_0_dmem |         48 |          0 |      48 |    0 |     42 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                           design_1_auto_cc_0_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                           design_1_auto_cc_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                             |                             design_1_auto_cc_0_fifo_generator_top__parameterized0 |        335 |         39 |     296 |    0 |   1122 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                         design_1_auto_cc_0_fifo_generator_ramfifo__parameterized0 |        335 |         39 |     296 |    0 |   1122 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                     design_1_auto_cc_0_rd_logic_0 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                      design_1_auto_cc_0_rd_fwft_4 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                           design_1_auto_cc_0_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                  design_1_auto_cc_0_rd_bin_cntr_6 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                     design_1_auto_cc_0_wr_logic_1 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                           design_1_auto_cc_0_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                  design_1_auto_cc_0_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                         design_1_auto_cc_0_memory__parameterized0 |        296 |          0 |     296 |    0 |   1024 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                         design_1_auto_cc_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                           design_1_auto_cc_0_dmem__parameterized0 |        296 |          0 |     296 |    0 |    512 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                           design_1_auto_cc_0_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                           design_1_auto_cc_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                             |                             design_1_auto_cc_0_fifo_generator_top__parameterized1 |         48 |         40 |       8 |    0 |    110 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                         design_1_auto_cc_0_fifo_generator_ramfifo__parameterized1 |         48 |         40 |       8 |    0 |    110 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_0_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_0_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                       design_1_auto_cc_0_rd_logic |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                        design_1_auto_cc_0_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                             design_1_auto_cc_0_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                    design_1_auto_cc_0_rd_bin_cntr |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                       design_1_auto_cc_0_wr_logic |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                             design_1_auto_cc_0_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                    design_1_auto_cc_0_wr_bin_cntr |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                         design_1_auto_cc_0_memory__parameterized1 |          8 |          0 |       8 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                         design_1_auto_cc_0_memory__parameterized1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                           design_1_auto_cc_0_dmem__parameterized1 |          8 |          0 |       8 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_0_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                          design_1_auto_cc_0_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_0_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                           design_1_auto_cc_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         auto_ds                                                                                                                                      |                                                                design_1_auto_ds_0 |       1320 |       1264 |      56 |    0 |   1168 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                       |                               design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_top |       1320 |       1264 |      56 |    0 |   1168 |      0 |      0 |    0 |          0 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                    |                     design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_axi_downsizer |       1320 |       1264 |      56 |    0 |   1168 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                                                                                |       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_a_downsizer__parameterized0 |        262 |        238 |      24 |    0 |    281 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                                                                            |       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_a_downsizer__parameterized0 |        120 |        120 |       0 |    0 |    175 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                            |                design_1_auto_ds_0_axi_data_fifo_v2_1_21_axic_fifo__parameterized0 |        143 |        119 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |                 design_1_auto_ds_0_axi_data_fifo_v2_1_21_fifo_gen__parameterized0 |        143 |        119 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |                 design_1_auto_ds_0_axi_data_fifo_v2_1_21_fifo_gen__parameterized0 |         92 |         92 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |                         design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |                   design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                             design_1_auto_ds_0_fifo_generator_top__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |                         design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                     design_1_auto_ds_0_rd_logic_7 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                     design_1_auto_ds_0_rd_fwft_13 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                          design_1_auto_ds_0_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                 design_1_auto_ds_0_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                     design_1_auto_ds_0_wr_logic_8 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                          design_1_auto_ds_0_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                 design_1_auto_ds_0_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                       design_1_auto_ds_0_memory__parameterized0_9 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                       design_1_auto_ds_0_memory__parameterized0_9 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                        design_1_auto_ds_0_dmem__parameterized0_10 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                              design_1_auto_ds_0_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                              design_1_auto_ds_0_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                              design_1_auto_ds_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                                                                                |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_r_downsizer |        570 |        570 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                    |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_b_downsizer |         17 |         17 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                                                                              |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_a_downsizer |        452 |        420 |      32 |    0 |    332 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                                                                          |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_a_downsizer |        120 |        120 |       0 |    0 |    178 |      0 |      0 |    0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                            |                                design_1_auto_ds_0_axi_data_fifo_v2_1_21_axic_fifo |         49 |         41 |       8 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |                                 design_1_auto_ds_0_axi_data_fifo_v2_1_21_fifo_gen |         49 |         41 |       8 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |                                 design_1_auto_ds_0_axi_data_fifo_v2_1_21_fifo_gen |         13 |         13 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |                                         design_1_auto_ds_0_fifo_generator_v13_2_5 |         36 |         28 |       8 |    0 |     50 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |                                   design_1_auto_ds_0_fifo_generator_v13_2_5_synth |         36 |         28 |       8 |    0 |     50 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                                             design_1_auto_ds_0_fifo_generator_top |         36 |         28 |       8 |    0 |     50 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |                                         design_1_auto_ds_0_fifo_generator_ramfifo |         36 |         28 |       8 |    0 |     50 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                     design_1_auto_ds_0_rd_logic_0 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                      design_1_auto_ds_0_rd_fwft_4 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                           design_1_auto_ds_0_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                  design_1_auto_ds_0_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                     design_1_auto_ds_0_wr_logic_1 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                           design_1_auto_ds_0_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                  design_1_auto_ds_0_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                                         design_1_auto_ds_0_memory |          8 |          0 |       8 |    0 |     14 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                                         design_1_auto_ds_0_memory |          0 |          0 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                                           design_1_auto_ds_0_dmem |          8 |          0 |       8 |    0 |      7 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                           design_1_auto_ds_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                            |     design_1_auto_ds_0_axi_data_fifo_v2_1_21_axic_fifo__parameterized0__xdcDup__1 |        284 |        260 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |      design_1_auto_ds_0_axi_data_fifo_v2_1_21_fifo_gen__parameterized0__xdcDup__1 |        284 |        260 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |      design_1_auto_ds_0_axi_data_fifo_v2_1_21_fifo_gen__parameterized0__xdcDup__1 |        233 |        233 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |              design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |        design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                  design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |              design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                       design_1_auto_ds_0_rd_logic |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                        design_1_auto_ds_0_rd_fwft |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                             design_1_auto_ds_0_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                    design_1_auto_ds_0_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                       design_1_auto_ds_0_wr_logic |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                             design_1_auto_ds_0_wr_status_flags_ss |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                    design_1_auto_ds_0_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                         design_1_auto_ds_0_memory__parameterized0 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                         design_1_auto_ds_0_memory__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                           design_1_auto_ds_0_dmem__parameterized0 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                           design_1_auto_ds_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                                                                              |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_22_w_downsizer |         20 |         20 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         auto_pc                                                                                                                                      |                                                                design_1_auto_pc_0 |        390 |        347 |       0 |   43 |    393 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                       |          design_1_auto_pc_0_axi_protocol_converter_v2_1_22_axi_protocol_converter |        390 |        347 |       0 |   43 |    393 |      0 |      0 |    0 |          0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                     |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s |        390 |        347 |       0 |   43 |    393 |      0 |      0 |    0 |          0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                                                                 |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               RD.ar_channel_0                                                                                                                        |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_ar_channel |         81 |         81 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|                 ar_cmd_fsm_0                                                                                                                         |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm |         17 |         17 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_translator_0                                                                                                                     |            design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_cmd_translator_1 |         64 |         64 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|                   (cmd_translator_0)                                                                                                                 |            design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   incr_cmd_0                                                                                                                         |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_incr_cmd_2 |         23 |         23 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   wrap_cmd_0                                                                                                                         |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_wrap_cmd_3 |         40 |         40 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|               RD.r_channel_0                                                                                                                         |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_r_channel |         48 |         14 |       0 |   34 |     12 |      0 |      0 |    0 |          0 |
|                 (RD.r_channel_0)                                                                                                                     |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_r_channel |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 rd_data_fifo_0                                                                                                                       | design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized1 |         40 |          7 |       0 |   33 |      5 |      0 |      0 |    0 |          0 |
|                 transaction_fifo_0                                                                                                                   | design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|               SI_REG                                                                                                                                 |                  design_1_auto_pc_0_axi_register_slice_v2_1_22_axi_register_slice |        139 |        139 |       0 |    0 |    218 |      0 |      0 |    0 |          0 |
|                 ar.ar_pipe                                                                                                                           |                 design_1_auto_pc_0_axi_register_slice_v2_1_22_axic_register_slice |         55 |         55 |       0 |    0 |     71 |      0 |      0 |    0 |          0 |
|                 aw.aw_pipe                                                                                                                           |               design_1_auto_pc_0_axi_register_slice_v2_1_22_axic_register_slice_0 |         60 |         60 |       0 |    0 |     71 |      0 |      0 |    0 |          0 |
|                 b.b_pipe                                                                                                                             | design_1_auto_pc_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 r.r_pipe                                                                                                                             | design_1_auto_pc_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized2 |         20 |         20 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               WR.aw_channel_0                                                                                                                        |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_aw_channel |         84 |         84 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                 (WR.aw_channel_0)                                                                                                                    |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_aw_channel |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 aw_cmd_fsm_0                                                                                                                         |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm |         19 |         19 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_translator_0                                                                                                                     |              design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_cmd_translator |         65 |         65 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|                   (cmd_translator_0)                                                                                                                 |              design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_cmd_translator |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   incr_cmd_0                                                                                                                         |                    design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_incr_cmd |         24 |         24 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   wrap_cmd_0                                                                                                                         |                    design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_wrap_cmd |         41 |         41 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|               WR.b_channel_0                                                                                                                         |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_b_channel |         40 |         31 |       0 |    9 |     16 |      0 |      0 |    0 |          0 |
|                 (WR.b_channel_0)                                                                                                                     |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_b_channel |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                 bid_fifo_0                                                                                                                           |                 design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_simple_fifo |         28 |         20 |       0 |    8 |      2 |      0 |      0 |    0 |          0 |
|                 bresp_fifo_0                                                                                                                         | design_1_auto_pc_0_axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized0 |          5 |          4 |       0 |    1 |      2 |      0 |      0 |    0 |          0 |
|       m01_couplers                                                                                                                                   |                                                           m01_couplers_imp_3HM21E |       2613 |       1819 |     794 |    0 |   4557 |      0 |      0 |    0 |          0 |
|         auto_cc                                                                                                                                      |                                                                design_1_auto_cc_1 |        911 |        199 |     712 |    0 |   2892 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                       |                design_1_auto_cc_1_axi_clock_converter_v2_1_21_axi_clock_converter |        911 |        199 |     712 |    0 |   2892 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                   |                design_1_auto_cc_1_axi_clock_converter_v2_1_21_axi_clock_converter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                              |                                         design_1_auto_cc_1_fifo_generator_v13_2_5 |        910 |        198 |     712 |    0 |   2892 |      0 |      0 |    0 |          0 |
|               inst_fifo_gen                                                                                                                          |                                   design_1_auto_cc_1_fifo_generator_v13_2_5_synth |        910 |        198 |     712 |    0 |   2892 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                              |                                             design_1_auto_cc_1_fifo_generator_top |         72 |         40 |      32 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                                         design_1_auto_cc_1_fifo_generator_ramfifo |         72 |         40 |      32 |    0 |    198 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                    design_1_auto_cc_1_rd_logic_21 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                     design_1_auto_cc_1_rd_fwft_27 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                          design_1_auto_cc_1_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                 design_1_auto_cc_1_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                    design_1_auto_cc_1_wr_logic_22 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                          design_1_auto_cc_1_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                 design_1_auto_cc_1_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                                      design_1_auto_cc_1_memory_23 |         32 |          0 |      32 |    0 |    100 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                                      design_1_auto_cc_1_memory_23 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                                        design_1_auto_cc_1_dmem_24 |         32 |          0 |      32 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                          design_1_auto_cc_1_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                          design_1_auto_cc_1_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                              |                             design_1_auto_cc_1_fifo_generator_top__parameterized2 |        343 |         39 |     304 |    0 |   1136 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                         design_1_auto_cc_1_fifo_generator_ramfifo__parameterized2 |        343 |         39 |     304 |    0 |   1136 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                                    design_1_auto_cc_1_clk_x_pntrs |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                                    design_1_auto_cc_1_clk_x_pntrs |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                                   design_1_auto_cc_1_xpm_cdc_gray |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                    design_1_auto_cc_1_rd_logic_14 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                     design_1_auto_cc_1_rd_fwft_18 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                          design_1_auto_cc_1_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                 design_1_auto_cc_1_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                    design_1_auto_cc_1_wr_logic_15 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                          design_1_auto_cc_1_wr_status_flags_as_16 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                 design_1_auto_cc_1_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                         design_1_auto_cc_1_memory__parameterized2 |        304 |          0 |     304 |    0 |   1038 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                         design_1_auto_cc_1_memory__parameterized2 |          0 |          0 |       0 |    0 |    519 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                           design_1_auto_cc_1_dmem__parameterized2 |        304 |          0 |     304 |    0 |    519 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                              design_1_auto_cc_1_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                              design_1_auto_cc_1_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                              design_1_auto_cc_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                                 design_1_auto_cc_1_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                          design_1_auto_cc_1_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                             |                                  design_1_auto_cc_1_fifo_generator_top__xdcDup__1 |         70 |         38 |      32 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                              design_1_auto_cc_1_fifo_generator_ramfifo__xdcDup__1 |         70 |         38 |      32 |    0 |    198 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                     design_1_auto_cc_1_rd_logic_7 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                     design_1_auto_cc_1_rd_fwft_11 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                          design_1_auto_cc_1_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                 design_1_auto_cc_1_rd_bin_cntr_13 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                     design_1_auto_cc_1_wr_logic_8 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                           design_1_auto_cc_1_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                 design_1_auto_cc_1_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                                         design_1_auto_cc_1_memory |         32 |          0 |      32 |    0 |    100 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                                         design_1_auto_cc_1_memory |          0 |          0 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                                           design_1_auto_cc_1_dmem |         32 |          0 |      32 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                           design_1_auto_cc_1_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                           design_1_auto_cc_1_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                             |                             design_1_auto_cc_1_fifo_generator_top__parameterized0 |        377 |         41 |     336 |    0 |   1250 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                         design_1_auto_cc_1_fifo_generator_ramfifo__parameterized0 |        377 |         41 |     336 |    0 |   1250 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                     design_1_auto_cc_1_rd_logic_0 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                      design_1_auto_cc_1_rd_fwft_4 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                           design_1_auto_cc_1_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                  design_1_auto_cc_1_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                     design_1_auto_cc_1_wr_logic_1 |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                           design_1_auto_cc_1_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                  design_1_auto_cc_1_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                         design_1_auto_cc_1_memory__parameterized0 |        336 |          0 |     336 |    0 |   1152 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                         design_1_auto_cc_1_memory__parameterized0 |          0 |          0 |       0 |    0 |    576 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                           design_1_auto_cc_1_dmem__parameterized0 |        336 |          0 |     336 |    0 |    576 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                           design_1_auto_cc_1_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                           design_1_auto_cc_1_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                             |                             design_1_auto_cc_1_fifo_generator_top__parameterized1 |         48 |         40 |       8 |    0 |    110 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                             |                         design_1_auto_cc_1_fifo_generator_ramfifo__parameterized1 |         48 |         40 |       8 |    0 |    110 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                       |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                   |                                         design_1_auto_cc_1_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                               |                                               design_1_auto_cc_1_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                         |                                                       design_1_auto_cc_1_rd_logic |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                              |                                                        design_1_auto_cc_1_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                      |                                             design_1_auto_cc_1_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                          |                                                    design_1_auto_cc_1_rd_bin_cntr |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                         |                                                       design_1_auto_cc_1_wr_logic |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                      |                                             design_1_auto_cc_1_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                          |                                                    design_1_auto_cc_1_wr_bin_cntr |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                            |                                         design_1_auto_cc_1_memory__parameterized1 |          8 |          0 |       8 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                        |                                         design_1_auto_cc_1_memory__parameterized1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                  |                                           design_1_auto_cc_1_dmem__parameterized1 |          8 |          0 |       8 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                           |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                       |                                   design_1_auto_cc_1_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                    |                                          design_1_auto_cc_1_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                         |                             design_1_auto_cc_1_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                            |                                           design_1_auto_cc_1_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         auto_ds                                                                                                                                      |                                                                design_1_auto_ds_1 |       1650 |       1576 |      74 |    0 |   1565 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                       |                               design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_top |       1650 |       1576 |      74 |    0 |   1565 |      0 |      0 |    0 |          0 |
|             gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                                                                                |                     design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_axi_downsizer |       1365 |       1309 |      56 |    0 |   1187 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                                                                                |       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_a_downsizer__parameterized0 |        830 |        806 |      24 |    0 |    293 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                                                                            |       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_a_downsizer__parameterized0 |        179 |        179 |       0 |    0 |    187 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                            |                design_1_auto_ds_1_axi_data_fifo_v2_1_21_axic_fifo__parameterized2 |        652 |        628 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized2 |        652 |        628 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized2 |        602 |        602 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |                         design_1_auto_ds_1_fifo_generator_v13_2_5__parameterized2 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |                   design_1_auto_ds_1_fifo_generator_v13_2_5_synth__parameterized2 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                             design_1_auto_ds_1_fifo_generator_top__parameterized2 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |                         design_1_auto_ds_1_fifo_generator_ramfifo__parameterized2 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                    design_1_auto_ds_1_rd_logic_30 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                     design_1_auto_ds_1_rd_fwft_36 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                          design_1_auto_ds_1_rd_status_flags_ss_37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                 design_1_auto_ds_1_rd_bin_cntr_38 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                    design_1_auto_ds_1_wr_logic_31 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                          design_1_auto_ds_1_wr_status_flags_ss_34 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                 design_1_auto_ds_1_wr_bin_cntr_35 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                      design_1_auto_ds_1_memory__parameterized2_32 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                      design_1_auto_ds_1_memory__parameterized2_32 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                        design_1_auto_ds_1_dmem__parameterized2_33 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                              design_1_auto_ds_1_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                              design_1_auto_ds_1_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                              design_1_auto_ds_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                                                                                |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_r_downsizer |         19 |         19 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                    |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_b_downsizer |         17 |         17 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                                                                              |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_a_downsizer |        486 |        454 |      32 |    0 |    339 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                                                                          |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_a_downsizer |        183 |        183 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                            |                design_1_auto_ds_1_axi_data_fifo_v2_1_21_axic_fifo__parameterized1 |         59 |         51 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized1 |         59 |         51 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized1 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |                         design_1_auto_ds_1_fifo_generator_v13_2_5__parameterized1 |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |                   design_1_auto_ds_1_fifo_generator_v13_2_5_synth__parameterized1 |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                             design_1_auto_ds_1_fifo_generator_top__parameterized1 |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |                         design_1_auto_ds_1_fifo_generator_ramfifo__parameterized1 |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                    design_1_auto_ds_1_rd_logic_23 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                     design_1_auto_ds_1_rd_fwft_27 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                          design_1_auto_ds_1_rd_status_flags_ss_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                 design_1_auto_ds_1_rd_bin_cntr_29 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                    design_1_auto_ds_1_wr_logic_24 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                          design_1_auto_ds_1_wr_status_flags_ss_25 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                 design_1_auto_ds_1_wr_bin_cntr_26 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                         design_1_auto_ds_1_memory__parameterized1 |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                         design_1_auto_ds_1_memory__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                           design_1_auto_ds_1_dmem__parameterized1 |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__4 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__4 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                           design_1_auto_ds_1_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                            |     design_1_auto_ds_1_axi_data_fifo_v2_1_21_axic_fifo__parameterized2__xdcDup__1 |        246 |        222 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |      design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized2__xdcDup__1 |        246 |        222 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |      design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized2__xdcDup__1 |        195 |        195 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |              design_1_auto_ds_1_fifo_generator_v13_2_5__parameterized2__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |        design_1_auto_ds_1_fifo_generator_v13_2_5_synth__parameterized2__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                  design_1_auto_ds_1_fifo_generator_top__parameterized2__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |              design_1_auto_ds_1_fifo_generator_ramfifo__parameterized2__xdcDup__1 |         51 |         27 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                    design_1_auto_ds_1_rd_logic_16 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                     design_1_auto_ds_1_rd_fwft_20 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                          design_1_auto_ds_1_rd_status_flags_ss_21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                 design_1_auto_ds_1_rd_bin_cntr_22 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                    design_1_auto_ds_1_wr_logic_17 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                          design_1_auto_ds_1_wr_status_flags_ss_18 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                 design_1_auto_ds_1_wr_bin_cntr_19 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                         design_1_auto_ds_1_memory__parameterized2 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                         design_1_auto_ds_1_memory__parameterized2 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                           design_1_auto_ds_1_dmem__parameterized2 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__5 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__5 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                          design_1_auto_ds_1_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                                                                              |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_22_w_downsizer |         14 |         14 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst                                                                        |          design_1_auto_ds_1_axi_protocol_converter_v2_1_22_axi_protocol_converter |        289 |        271 |      18 |    0 |    378 |      0 |      0 |    0 |          0 |
|               gen_axi4_axi3.axi3_conv_inst                                                                                                           |                       design_1_auto_ds_1_axi_protocol_converter_v2_1_22_axi3_conv |        289 |        271 |      18 |    0 |    378 |      0 |      0 |    0 |          0 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                  |     design_1_auto_ds_1_axi_protocol_converter_v2_1_22_a_axi3_conv__parameterized0 |        114 |        112 |       2 |    0 |    155 |      0 |      0 |    0 |          0 |
|                   (USE_READ.USE_SPLIT_R.read_addr_inst)                                                                                              |     design_1_auto_ds_1_axi_protocol_converter_v2_1_22_a_axi3_conv__parameterized0 |         75 |         75 |       0 |    0 |    117 |      0 |      0 |    0 |          0 |
|                   USE_R_CHANNEL.cmd_queue                                                                                                            |                design_1_auto_ds_1_axi_data_fifo_v2_1_21_axic_fifo__parameterized0 |         39 |         37 |       2 |    0 |     38 |      0 |      0 |    0 |          0 |
|                     inst                                                                                                                             |                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized0 |         39 |         37 |       2 |    0 |     38 |      0 |      0 |    0 |          0 |
|                       (inst)                                                                                                                         |                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__parameterized0 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_gen_inst                                                                                                                  |                         design_1_auto_ds_1_fifo_generator_v13_2_5__parameterized0 |         30 |         28 |       2 |    0 |     38 |      0 |      0 |    0 |          0 |
|                         inst_fifo_gen                                                                                                                |                   design_1_auto_ds_1_fifo_generator_v13_2_5_synth__parameterized0 |         30 |         28 |       2 |    0 |     38 |      0 |      0 |    0 |          0 |
|                           gconvfifo.rf                                                                                                               |                             design_1_auto_ds_1_fifo_generator_top__parameterized0 |         30 |         28 |       2 |    0 |     38 |      0 |      0 |    0 |          0 |
|                             grf.rf                                                                                                                   |                         design_1_auto_ds_1_fifo_generator_ramfifo__parameterized0 |         30 |         28 |       2 |    0 |     38 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                               |                                                     design_1_auto_ds_1_rd_logic_9 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                                 gr1.gr1_int.rfwft                                                                                                    |                                                     design_1_auto_ds_1_rd_fwft_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                                 grss.rsts                                                                                                            |                                          design_1_auto_ds_1_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 rpntr                                                                                                                |                                                 design_1_auto_ds_1_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                               |                                                    design_1_auto_ds_1_wr_logic_10 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                                 gwss.wsts                                                                                                            |                                          design_1_auto_ds_1_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 wpntr                                                                                                                |                                                 design_1_auto_ds_1_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.mem                                                                                                  |                                         design_1_auto_ds_1_memory__parameterized0 |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                                                                              |                                         design_1_auto_ds_1_memory__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                                 gdm.dm_gen.dm                                                                                                        |                                           design_1_auto_ds_1_dmem__parameterized0 |          3 |          1 |       2 |    0 |      1 |      0 |      0 |    0 |          0 |
|                               rstblk                                                                                                                 |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__3 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                                 (rstblk)                                                                                                             |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__3 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                  |                                           design_1_auto_ds_1_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                |                     design_1_auto_ds_1_axi_protocol_converter_v2_1_22_b_downsizer |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 USE_WRITE.write_addr_inst                                                                                                            |                     design_1_auto_ds_1_axi_protocol_converter_v2_1_22_a_axi3_conv |        156 |        140 |      16 |    0 |    207 |      0 |      0 |    0 |          0 |
|                   (USE_WRITE.write_addr_inst)                                                                                                        |                     design_1_auto_ds_1_axi_protocol_converter_v2_1_22_a_axi3_conv |         71 |         71 |       0 |    0 |    117 |      0 |      0 |    0 |          0 |
|                   USE_BURSTS.cmd_queue                                                                                                               |                     design_1_auto_ds_1_axi_data_fifo_v2_1_21_axic_fifo__xdcDup__1 |         43 |         35 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                     inst                                                                                                                             |                      design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__xdcDup__1 |         43 |         35 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                       (inst)                                                                                                                         |                      design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen__xdcDup__1 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_gen_inst                                                                                                                  |                              design_1_auto_ds_1_fifo_generator_v13_2_5__xdcDup__1 |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                         inst_fifo_gen                                                                                                                |                        design_1_auto_ds_1_fifo_generator_v13_2_5_synth__xdcDup__1 |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                           gconvfifo.rf                                                                                                               |                                  design_1_auto_ds_1_fifo_generator_top__xdcDup__1 |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                             grf.rf                                                                                                                   |                              design_1_auto_ds_1_fifo_generator_ramfifo__xdcDup__1 |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                               |                                                     design_1_auto_ds_1_rd_logic_0 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                                 gr1.gr1_int.rfwft                                                                                                    |                                                      design_1_auto_ds_1_rd_fwft_6 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                                 grss.rsts                                                                                                            |                                           design_1_auto_ds_1_rd_status_flags_ss_7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 rpntr                                                                                                                |                                                  design_1_auto_ds_1_rd_bin_cntr_8 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                               |                                                     design_1_auto_ds_1_wr_logic_1 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                                 gwss.wsts                                                                                                            |                                           design_1_auto_ds_1_wr_status_flags_ss_4 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 wpntr                                                                                                                |                                                  design_1_auto_ds_1_wr_bin_cntr_5 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.mem                                                                                                  |                                                       design_1_auto_ds_1_memory_2 |          8 |          0 |       8 |    0 |      8 |      0 |      0 |    0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                                                                              |                                                       design_1_auto_ds_1_memory_2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                                 gdm.dm_gen.dm                                                                                                        |                                                         design_1_auto_ds_1_dmem_3 |          8 |          0 |       8 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               rstblk                                                                                                                 |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                                 (rstblk)                                                                                                             |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                  |                                           design_1_auto_ds_1_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                                                          |                                design_1_auto_ds_1_axi_data_fifo_v2_1_21_axic_fifo |         43 |         35 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     inst                                                                                                                             |                                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen |         43 |         35 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       (inst)                                                                                                                         |                                 design_1_auto_ds_1_axi_data_fifo_v2_1_21_fifo_gen |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_gen_inst                                                                                                                  |                                         design_1_auto_ds_1_fifo_generator_v13_2_5 |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         inst_fifo_gen                                                                                                                |                                   design_1_auto_ds_1_fifo_generator_v13_2_5_synth |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           gconvfifo.rf                                                                                                               |                                             design_1_auto_ds_1_fifo_generator_top |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                             grf.rf                                                                                                                   |                                         design_1_auto_ds_1_fifo_generator_ramfifo |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                               |                                                       design_1_auto_ds_1_rd_logic |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                                 gr1.gr1_int.rfwft                                                                                                    |                                                        design_1_auto_ds_1_rd_fwft |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                                 grss.rsts                                                                                                            |                                             design_1_auto_ds_1_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 rpntr                                                                                                                |                                                    design_1_auto_ds_1_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                               |                                                       design_1_auto_ds_1_wr_logic |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                                 gwss.wsts                                                                                                            |                                             design_1_auto_ds_1_wr_status_flags_ss |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 wpntr                                                                                                                |                                                    design_1_auto_ds_1_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               gntv_or_sync_fifo.mem                                                                                                  |                                                         design_1_auto_ds_1_memory |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                                                                              |                                                         design_1_auto_ds_1_memory |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                                 gdm.dm_gen.dm                                                                                                        |                                                           design_1_auto_ds_1_dmem |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                               rstblk                                                                                                                 |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                                 (rstblk)                                                                                                             |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                  |                                           design_1_auto_ds_1_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 USE_WRITE.write_data_inst                                                                                                            |                     design_1_auto_ds_1_axi_protocol_converter_v2_1_22_w_axi3_conv |         12 |         12 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|         auto_pc                                                                                                                                      |                                                                design_1_auto_pc_1 |         55 |         47 |       8 |    0 |    100 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                       |          design_1_auto_pc_1_axi_protocol_converter_v2_1_22_axi_protocol_converter |         55 |         47 |       8 |    0 |    100 |      0 |      0 |    0 |          0 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                                             |                       design_1_auto_pc_1_axi_protocol_converter_v2_1_22_axi3_conv |         55 |         47 |       8 |    0 |    100 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                                                                              |                     design_1_auto_pc_1_axi_protocol_converter_v2_1_22_a_axi3_conv |         43 |         35 |       8 |    0 |     91 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                                                                          |                     design_1_auto_pc_1_axi_protocol_converter_v2_1_22_a_axi3_conv |          0 |          0 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|                 USE_BURSTS.cmd_queue                                                                                                                 |                                design_1_auto_pc_1_axi_data_fifo_v2_1_21_axic_fifo |         43 |         35 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                               |                                 design_1_auto_pc_1_axi_data_fifo_v2_1_21_fifo_gen |         43 |         35 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                           |                                 design_1_auto_pc_1_axi_data_fifo_v2_1_21_fifo_gen |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                    |                                         design_1_auto_pc_1_fifo_generator_v13_2_5 |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                  |                                   design_1_auto_pc_1_fifo_generator_v13_2_5_synth |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                 |                                             design_1_auto_pc_1_fifo_generator_top |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                     |                                         design_1_auto_pc_1_fifo_generator_ramfifo |         35 |         27 |       8 |    0 |     44 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                 |                                                       design_1_auto_pc_1_rd_logic |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                      |                                                        design_1_auto_pc_1_rd_fwft |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                              |                                             design_1_auto_pc_1_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                  |                                                    design_1_auto_pc_1_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                 |                                                       design_1_auto_pc_1_wr_logic |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                              |                                             design_1_auto_pc_1_wr_status_flags_ss |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                  |                                                    design_1_auto_pc_1_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                    |                                                         design_1_auto_pc_1_memory |          8 |          0 |       8 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                |                                                         design_1_auto_pc_1_memory |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                          |                                                           design_1_auto_pc_1_dmem |          8 |          0 |       8 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                   |                                              design_1_auto_pc_1_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                               |                                              design_1_auto_pc_1_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |                                              design_1_auto_pc_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                                                                              |                     design_1_auto_pc_1_axi_protocol_converter_v2_1_22_w_axi3_conv |         12 |         12 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|       xbar                                                                                                                                           |                                                                   design_1_xbar_0 |       1592 |       1590 |       0 |    2 |   2623 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                         |                                 design_1_xbar_0_axi_crossbar_v2_1_23_axi_crossbar |       1592 |       1590 |       0 |    2 |   2623 |      0 |      0 |    0 |          0 |
|           gen_samd.crossbar_samd                                                                                                                     |                                     design_1_xbar_0_axi_crossbar_v2_1_23_crossbar |       1592 |       1590 |       0 |    2 |   2623 |      0 |      0 |    0 |          0 |
|             (gen_samd.crossbar_samd)                                                                                                                 |                                     design_1_xbar_0_axi_crossbar_v2_1_23_crossbar |          4 |          4 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             addr_arbiter_ar                                                                                                                          |                                 design_1_xbar_0_axi_crossbar_v2_1_23_addr_arbiter |         37 |         37 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             addr_arbiter_aw                                                                                                                          |                               design_1_xbar_0_axi_crossbar_v2_1_23_addr_arbiter_0 |         32 |         32 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             gen_decerr_slave.decerr_slave_inst                                                                                                       |                                 design_1_xbar_0_axi_crossbar_v2_1_23_decerr_slave |         21 |         21 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             gen_master_slots[0].reg_slice_mi                                                                                                         |                     design_1_xbar_0_axi_register_slice_v2_1_22_axi_register_slice |        277 |        277 |       0 |    0 |   1054 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                               |  design_1_xbar_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized1_8 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                               |  design_1_xbar_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized2_9 |        270 |        270 |       0 |    0 |   1046 |      0 |      0 |    0 |          0 |
|             gen_master_slots[1].reg_slice_mi                                                                                                         |                   design_1_xbar_0_axi_register_slice_v2_1_22_axi_register_slice_1 |        275 |        275 |       0 |    0 |   1056 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                               |  design_1_xbar_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized1_6 |          3 |          3 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                               |  design_1_xbar_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized2_7 |        272 |        272 |       0 |    0 |   1047 |      0 |      0 |    0 |          0 |
|             gen_master_slots[2].reg_slice_mi                                                                                                         |                   design_1_xbar_0_axi_register_slice_v2_1_22_axi_register_slice_2 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                               |    design_1_xbar_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                               |    design_1_xbar_0_axi_register_slice_v2_1_22_axic_register_slice__parameterized2 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                          |                                design_1_xbar_0_axi_crossbar_v2_1_23_si_transactor |        714 |        714 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|               (gen_slave_slots[0].gen_si_read.si_transactor_ar)                                                                                      |                                design_1_xbar_0_axi_crossbar_v2_1_23_si_transactor |        152 |        152 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|               gen_multi_thread.arbiter_resp_inst                                                                                                     |                               design_1_xbar_0_axi_crossbar_v2_1_23_arbiter_resp_5 |        562 |        562 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                         |                design_1_xbar_0_axi_crossbar_v2_1_23_si_transactor__parameterized0 |        205 |        205 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|               (gen_slave_slots[0].gen_si_write.si_transactor_aw)                                                                                     |                design_1_xbar_0_axi_crossbar_v2_1_23_si_transactor__parameterized0 |        152 |        152 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|               gen_multi_thread.arbiter_resp_inst                                                                                                     |                                 design_1_xbar_0_axi_crossbar_v2_1_23_arbiter_resp |         53 |         53 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                           |                                     design_1_xbar_0_axi_crossbar_v2_1_23_splitter |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                           |                                 design_1_xbar_0_axi_crossbar_v2_1_23_wdata_router |         22 |         20 |       0 |    2 |     13 |      0 |      0 |    0 |          0 |
|               wrouter_aw_fifo                                                                                                                        |                           design_1_xbar_0_axi_data_fifo_v2_1_21_axic_reg_srl_fifo |         22 |         20 |       0 |    2 |     13 |      0 |      0 |    0 |          0 |
|                 (wrouter_aw_fifo)                                                                                                                    |                           design_1_xbar_0_axi_data_fifo_v2_1_21_axic_reg_srl_fifo |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                       |                   design_1_xbar_0_axi_data_fifo_v2_1_21_ndeep_srl__parameterized0 |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                                                       |                 design_1_xbar_0_axi_data_fifo_v2_1_21_ndeep_srl__parameterized0_4 |          5 |          4 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|             splitter_aw_mi                                                                                                                           |                                   design_1_xbar_0_axi_crossbar_v2_1_23_splitter_3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     clk_wiz                                                                                                                                          |                                                                design_1_clk_wiz_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                                           |                                     design_1_clk_wiz_0_design_1_clk_wiz_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     hbm_0                                                                                                                                            |                                                                  design_1_hbm_0_0 |        517 |        517 |       0 |    0 |    430 |      2 |      0 |    0 |          0 |
|       (hbm_0)                                                                                                                                        |                                                                  design_1_hbm_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                                           |                                                       design_1_hbm_0_0_hbm_v1_0_9 |        517 |        517 |       0 |    0 |    430 |      2 |      0 |    0 |          0 |
|         (inst)                                                                                                                                       |                                                       design_1_hbm_0_0_hbm_v1_0_9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         ONE_STACK.u_hbm_top                                                                                                                          |                                                          design_1_hbm_0_0_hbm_top |        517 |        517 |       0 |    0 |    430 |      2 |      0 |    0 |          0 |
|           (ONE_STACK.u_hbm_top)                                                                                                                      |                                                          design_1_hbm_0_0_hbm_top |         50 |         50 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.hbm_apb_arbiter_0                                                                                                            |                                                  design_1_hbm_0_0_hbm_apb_arbiter |         77 |         77 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.hbm_apb_mst_0                                                                                                                |                                                      design_1_hbm_0_0_hbm_apb_mst |        236 |        236 |       0 |    0 |    235 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.hbm_data_fetch_0                                                                                                             |                                                   design_1_hbm_0_0_hbm_data_fetch |         51 |         51 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.u_hbm_temp_rd_0                                                                                                              |                                                      design_1_hbm_0_0_hbm_temp_rd |         80 |         80 |       0 |    0 |     63 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.xpm_memory_spram_inst_0                                                                                                      |                                                 design_1_hbm_0_0_xpm_memory_spram |         24 |         24 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|             (ONE_STACK_HBM.xpm_memory_spram_inst_0)                                                                                                  |                                                 design_1_hbm_0_0_xpm_memory_spram |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst                                                                                                                     |                                                  design_1_hbm_0_0_xpm_memory_base |          1 |          1 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|     qdma_0                                                                                                                                           |                                                                 design_1_qdma_0_0 |      83649 |      72401 |   10066 | 1182 |  89314 |    103 |     13 |   10 |          0 |
|       inst                                                                                                                                           |                                      design_1_qdma_0_0_design_1_qdma_0_0_core_top |      83649 |      72401 |   10066 | 1182 |  89314 |    103 |     13 |   10 |          0 |
|         (inst)                                                                                                                                       |                                      design_1_qdma_0_0_design_1_qdma_0_0_core_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         pcie4c_ip_i                                                                                                                                  |                                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip |       8789 |       7718 |       0 | 1071 |  20430 |     22 |      0 |    0 |          0 |
|           inst                                                                                                                                       |              design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top |       8789 |       7718 |       0 | 1071 |  20430 |     22 |      0 |    0 |          0 |
|             (inst)                                                                                                                                   |              design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top |         10 |         10 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|             design_1_qdma_0_0_pcie4c_ip_gt_top_i                                                                                                     |                             design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_top |       1777 |       1754 |       0 |   23 |   5973 |      0 |      0 |    0 |          0 |
|               (design_1_qdma_0_0_pcie4c_ip_gt_top_i)                                                                                                 |                             design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_top |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               diablo_gt.diablo_gt_phy_wrapper                                                                                                        |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_wrapper |       1752 |       1729 |       0 |   23 |   4085 |      0 |      0 |    0 |          0 |
|                 (diablo_gt.diablo_gt_phy_wrapper)                                                                                                    |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_wrapper |         33 |         17 |       0 |   16 |     25 |      0 |      0 |    0 |          0 |
|                 gt_wizard.gtwizard_top_i                                                                                                             |                        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gtwizard_top |        250 |        250 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                   (gt_wizard.gtwizard_top_i)                                                                                                         |                        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gtwizard_top |         43 |         43 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   design_1_qdma_0_0_pcie4c_ip_gt_i                                                                                                   |                                  design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt |        207 |        207 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                     inst                                                                                                                             |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtwizard_top |        207 |        207 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                       gen_gtwizard_gtye4_top.design_1_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst                                                      |                   design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4 |        207 |        207 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                         (gen_gtwizard_gtye4_top.design_1_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst)                                                  |                   design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                               |                   design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_channel_1588 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst                                  |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper_1569 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                               |                   design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_channel_1587 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst                                  |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper_1570 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                               |                   design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_channel_1586 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst                                  |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper_1571 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                               |                        design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst                          |             design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                |                    design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_common_1585 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst                          |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper_1572 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                |                    design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_common_1584 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst                          |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper_1573 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                |                    design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_common_1583 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst                          |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper_1574 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                |                         design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_common |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst |                       design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal |        196 |        196 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                               |                     design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i                                                                                  |                         design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb |         47 |         47 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i                                                                             |                    design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx |        147 |        147 |       0 |    0 |    252 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i)                                                                         |                    design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx |         98 |         98 |       0 |    0 |    165 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                  |          design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_freq_counter |         43 |         43 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                              |          design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_freq_counter |         43 |         43 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                    |              design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_1582 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                           |                design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_1576 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                  |                design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_1580 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                         |              design_1_qdma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_1575 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 phy_clk_i                                                                                                                            |                          design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_clk |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].cdr_ctrl_on_eidle_i                                                                                                      |                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].cdr_ctrl_on_eidle_i)                                                                                                  |                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1561 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1568 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1562 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1567 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1564 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1565 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].phy_rxeq_i                                                                                                               |                         design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq |         15 |         15 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].phy_rxeq_i)                                                                                                           |                         design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1535 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1559 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1560 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].phy_txeq_i                                                                                                               |                         design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].phy_txeq_i)                                                                                                           |                         design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1520 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1529 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1530 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1531 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1532 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1533 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1534 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1521 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1527 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1528 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1522 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1523 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1524 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1525 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1526 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].receiver_detect_termination_i                                                                                            |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].receiver_detect_termination_i)                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1516 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1519 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1517 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1518 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].sync_cdrhold                                                                                                             |                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1515 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].cdr_ctrl_on_eidle_i                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_507 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].cdr_ctrl_on_eidle_i)                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_507 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1507 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1514 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1508 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1513 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1510 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1511 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].phy_rxeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_508 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].phy_rxeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_508 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1481 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1505 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1506 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].phy_txeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_509 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].phy_txeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_509 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1466 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1475 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1476 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1477 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1478 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1479 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1480 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1467 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1473 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1474 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1468 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1469 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1470 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1471 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1472 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].receiver_detect_termination_i                                                                                           |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_510 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].receiver_detect_termination_i)                                                                                       |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_510 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1462 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1465 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1463 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1464 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].sync_cdrhold                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_511 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1461 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].cdr_ctrl_on_eidle_i                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_512 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].cdr_ctrl_on_eidle_i)                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_512 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1453 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1460 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1454 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1459 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1456 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1457 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].phy_rxeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_513 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].phy_rxeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_513 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1427 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1451 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1452 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].phy_txeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_514 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].phy_txeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_514 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1412 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1421 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1422 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1423 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1424 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1425 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1426 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1413 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1419 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1420 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1414 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1415 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1416 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1417 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1418 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].receiver_detect_termination_i                                                                                           |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_515 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].receiver_detect_termination_i)                                                                                       |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_515 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1408 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1411 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1409 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1410 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].sync_cdrhold                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_516 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1407 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].cdr_ctrl_on_eidle_i                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_517 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].cdr_ctrl_on_eidle_i)                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_517 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1399 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1406 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1400 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1405 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1402 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1403 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].phy_rxeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_518 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].phy_rxeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_518 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1373 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1397 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1398 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].phy_txeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_519 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].phy_txeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_519 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1358 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1367 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1368 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1369 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1370 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1371 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1372 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1359 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1365 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1366 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1360 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1361 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1362 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1363 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1364 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].receiver_detect_termination_i                                                                                           |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_520 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].receiver_detect_termination_i)                                                                                       |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_520 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1354 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1357 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1355 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1356 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].sync_cdrhold                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_521 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1353 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].cdr_ctrl_on_eidle_i                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_522 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].cdr_ctrl_on_eidle_i)                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_522 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1345 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1352 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1346 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1351 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1348 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1349 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].phy_rxeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_523 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].phy_rxeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_523 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1319 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1343 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1344 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].phy_txeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_524 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].phy_txeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_524 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1304 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1313 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1314 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1315 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1316 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1317 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1318 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1305 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1311 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1312 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1306 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1307 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1308 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1309 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1310 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].receiver_detect_termination_i                                                                                           |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_525 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].receiver_detect_termination_i)                                                                                       |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_525 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1300 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1303 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1301 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1302 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].sync_cdrhold                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_526 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1299 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].cdr_ctrl_on_eidle_i                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_527 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].cdr_ctrl_on_eidle_i)                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_527 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1291 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1298 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1292 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1297 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1294 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1295 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].phy_rxeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_528 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].phy_rxeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_528 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1265 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1289 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1290 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].phy_txeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_529 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].phy_txeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_529 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1250 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1259 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1260 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1261 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1262 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1263 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1264 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1251 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1257 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1258 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1252 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1253 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1254 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1255 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1256 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].receiver_detect_termination_i                                                                                           |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_530 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].receiver_detect_termination_i)                                                                                       |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_530 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1246 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1249 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1247 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1248 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].sync_cdrhold                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_531 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1245 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].cdr_ctrl_on_eidle_i                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_532 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].cdr_ctrl_on_eidle_i)                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_532 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1237 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1244 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1238 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1243 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1240 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1241 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].phy_rxeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_533 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].phy_rxeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_533 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1211 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1235 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1236 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].phy_txeq_i                                                                                                              |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_534 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].phy_txeq_i)                                                                                                          |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_534 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1196 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1205 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1206 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1207 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1208 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1209 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1210 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1197 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1203 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1204 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1198 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1199 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1200 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1201 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1202 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].receiver_detect_termination_i                                                                                           |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_535 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].receiver_detect_termination_i)                                                                                       |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_535 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1192 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1195 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1193 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1194 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].sync_cdrhold                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_536 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1191 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_537 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_537 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1183 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1190 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1184 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1189 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1186 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1187 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_538 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_538 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1157 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1181 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1182 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_539 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_539 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1142 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1151 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1152 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1153 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1154 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1155 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1156 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1143 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1149 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1150 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1144 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1145 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1146 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1147 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1148 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_540 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_540 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1138 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1141 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1139 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1140 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_541 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1137 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_542 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_542 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1129 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1136 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1130 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1135 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1132 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1133 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_543 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_543 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1103 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1127 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1128 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_544 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_544 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1088 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1097 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1098 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1099 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1100 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1101 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1102 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1089 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1095 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1096 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1090 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1091 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1092 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1093 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1094 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_545 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_545 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1084 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1087 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1085 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1086 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_546 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1083 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_547 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_547 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1075 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1082 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1076 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1081 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1078 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1079 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_548 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_548 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1049 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1073 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1074 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_549 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_549 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_1034 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1043 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1044 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1045 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1046 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1047 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1048 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_1035 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1041 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1042 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_1036 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1037 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1038 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1039 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1040 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_550 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_550 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1030 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1033 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1031 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1032 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_551 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1029 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_552 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_552 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1021 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1028 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1022 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1027 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_1024 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1025 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_553 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_553 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_995 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1019 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_1020 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_554 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_554 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_980 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_989 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_990 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_991 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_992 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_993 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_994 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_981 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_987 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_988 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_982 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_983 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_984 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_985 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_986 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_555 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_555 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_976 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_979 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_977 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_978 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_556 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_975 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_557 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_557 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_967 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_974 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_968 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_973 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_970 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_971 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_558 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_558 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_941 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_965 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_966 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_559 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_559 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_926 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_935 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_936 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_937 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_938 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_939 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_940 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_927 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_933 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_934 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_928 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_929 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_930 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_931 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_932 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_560 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_560 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_922 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_925 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_923 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_924 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_561 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_921 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_562 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_562 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_913 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_920 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_914 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_919 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_916 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_917 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_563 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_563 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_887 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_911 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_912 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_564 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_564 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_872 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_881 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_882 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_883 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_884 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_885 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_886 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_873 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_879 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_880 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_874 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_875 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_876 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_877 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_878 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_565 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_565 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_868 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_871 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_869 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_870 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_566 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_867 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_567 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_567 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_859 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_866 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_860 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_865 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_862 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_863 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_568 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_568 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_833 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_857 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_858 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_569 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_569 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_818 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_827 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_828 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_829 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_830 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_831 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_832 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_819 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_825 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_826 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_820 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_821 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_822 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_823 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_824 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_570 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_570 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_814 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_817 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_815 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_816 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_571 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_813 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_572 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_572 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_805 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_812 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_806 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_811 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_808 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_809 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_573 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_573 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_779 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_803 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_804 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_574 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_574 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1_764 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_773 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_774 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_775 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_776 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_777 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_778 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_765 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_771 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_772 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_766 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_767 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_768 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_769 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_770 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_575 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_575 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_760 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_763 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_761 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_762 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_576 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_759 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].cdr_ctrl_on_eidle_i                                                                                                      |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_577 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].cdr_ctrl_on_eidle_i)                                                                                                  |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_577 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                         |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_751 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_758 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_752 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_757 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_754 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_755 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].phy_rxeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_578 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].phy_rxeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rxeq_578 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_726 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_749 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_750 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].phy_txeq_i                                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_579 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].phy_txeq_i)                                                                                                           |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_txeq_579 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                         |                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized1 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_720 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_721 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_722 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_723 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_724 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_725 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                          |                                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_718 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_719 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                        |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_713 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_714 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_715 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_716 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_717 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].receiver_detect_termination_i                                                                                            |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_580 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].receiver_detect_termination_i)                                                                                        |       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_580 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                 |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_709 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_712 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                    |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_710 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_711 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].sync_cdrhold                                                                                                             |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized3_581 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                            |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_708 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_rst_i                                                                                                                            |                          design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rst |         63 |         56 |       0 |    7 |    389 |      0 |      0 |    0 |          0 |
|                   (phy_rst_i)                                                                                                                        |                          design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_gt_phy_rst |         30 |         23 |       0 |    7 |     49 |      0 |      0 |    0 |          0 |
|                   sync_cplllock                                                                                                                      |                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_692 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_phystatus                                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized4_583 |          6 |          6 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_660 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_661 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_662 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_663 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_664 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_665 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_666 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_667 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_668 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_669 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_670 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_671 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_672 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_673 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_674 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_675 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_qpll1lock                                                                                                                     |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized0_584 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_652 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_653 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_654 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_655 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxresetdone                                                                                                                   |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized4_585 |          5 |          5 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_636 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_637 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_638 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_639 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_640 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_641 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_642 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_643 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_644 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_645 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_646 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_647 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_648 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_649 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_650 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_651 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_txprogdivresetdone                                                                                                            |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized4_586 |          5 |          5 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_620 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_621 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_622 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_623 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_624 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_625 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_626 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_627 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_628 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_629 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_630 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_631 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_632 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_633 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_634 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_635 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_txresetdone                                                                                                                   |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized4_587 |          6 |          6 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_604 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_605 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_606 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_607 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_608 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_609 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_610 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_611 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_612 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_613 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_614 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_615 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_616 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_617 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_618 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_619 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_txsync_done                                                                                                                   |            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync__parameterized4_588 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                          |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_589 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_590 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_591 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_592 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_593 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_594 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_595 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_596 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_597 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_598 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_599 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_600 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_601 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_602 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                          |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_sync_cell_603 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               phy_pipeline                                                                                                                           |                        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_pipeline |         24 |         24 |       0 |    0 |   1884 |      0 |      0 |    0 |          0 |
|                 as_mac_in_detect_chain                                                                                                               |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_phystatus_chain                                                                                             |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdata_chain                                                                                                |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                                          |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_76 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdatak_chain                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxelecidle_chain                                                                                            |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_78 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                                       |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_79 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                                             |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_done_chain                                                                                             |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_81 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                                      |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                                       |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_82 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxpolarity_chain                                                                                            |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_83 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxstart_block_chain                                                                                         |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_84 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxstatus_chain                                                                                              |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxsync_header_chain                                                                                         |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxvalid_chain                                                                                               |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_86 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txcompliance_chain                                                                                          |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_87 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdata_chain                                                                                                |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_88 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdata_valid_chain                                                                                          |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_89 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdatak_chain                                                                                               |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txelecidle_chain                                                                                            |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_91 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                                            |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                                             |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_done_chain                                                                                             |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_93 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                                        |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_94 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_preset_chain                                                                                           |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_95 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txstart_block_chain                                                                                         |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_96 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txsync_header_chain                                                                                         |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_phystatus_chain                                                                                            |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_98 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdata_chain                                                                                               |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_99 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_100 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_102 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_adapt_done_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_103 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_105 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_new_txcoeff_chain                                                                                     |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_106 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_preset_sel_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_107 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxpolarity_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_108 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxstart_block_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_109 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxstatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_110 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxvalid_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_112 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txcompliance_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_113 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_114 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_115 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_117 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_coeff_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_120 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_new_coeff_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_121 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_preset_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_122 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txstart_block_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_123 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_phystatus_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_125 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_126 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_127 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_129 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_adapt_done_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_130 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_132 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_new_txcoeff_chain                                                                                     |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_133 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_preset_sel_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_134 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxpolarity_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_135 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxstart_block_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_136 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxstatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_137 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxvalid_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_139 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txcompliance_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_140 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_141 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_142 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_144 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_coeff_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_147 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_new_coeff_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_148 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_preset_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_149 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txstart_block_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_150 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_phystatus_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_152 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_153 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_154 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_156 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_adapt_done_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_157 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_159 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_new_txcoeff_chain                                                                                     |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_160 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_preset_sel_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_161 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxpolarity_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_162 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxstart_block_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_163 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxstatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_164 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxvalid_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_166 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txcompliance_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_167 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_168 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_169 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_171 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_coeff_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_174 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_new_coeff_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_175 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_preset_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_176 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txstart_block_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_177 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_phystatus_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_179 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_180 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_181 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_183 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_adapt_done_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_184 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_186 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_new_txcoeff_chain                                                                                     |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_187 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_preset_sel_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_188 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxpolarity_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_189 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxstart_block_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_190 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxstatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_191 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxvalid_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_193 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txcompliance_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_194 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_195 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_196 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_198 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_coeff_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_201 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_new_coeff_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_202 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_preset_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_203 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_phystatus_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_205 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_206 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_207 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_209 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_adapt_done_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_210 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_212 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_new_txcoeff_chain                                                                                     |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_213 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_preset_sel_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_214 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxpolarity_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_215 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxstart_block_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_216 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxstatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_217 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxvalid_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_219 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txcompliance_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_220 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_221 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_222 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_224 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_coeff_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_227 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_new_coeff_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_228 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_preset_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_229 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_phystatus_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_231 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_232 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_233 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_235 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_adapt_done_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_236 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_238 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_new_txcoeff_chain                                                                                     |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_239 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_preset_sel_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_240 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxpolarity_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_241 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxstart_block_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_242 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxstatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_243 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxvalid_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_245 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txcompliance_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_246 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdata_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_247 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdata_valid_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_248 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdatak_chain                                                                                              |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txelecidle_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_250 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_coeff_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_ctrl_chain                                                                                            |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_done_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_253 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_new_coeff_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_254 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_preset_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_255 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txsync_header_chain                                                                                        |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_257 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_258 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_259 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_261 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_262 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_264 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_265 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_266 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_267 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_268 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_269 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_271 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_272 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_273 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_274 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_276 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_279 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_280 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_281 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_282 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_284 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_285 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_286 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_288 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_289 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_291 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_292 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_293 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_294 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_295 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_296 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_298 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_299 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_300 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_301 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_303 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_306 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_307 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_308 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_309 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_311 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_312 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_313 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_315 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_316 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_318 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_319 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_320 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_321 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_322 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_323 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_325 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_326 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_327 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_328 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_330 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_333 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_334 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_335 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_336 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_338 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_339 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_340 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_342 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_343 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_345 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_346 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_347 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_348 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_349 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_350 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_352 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_353 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_354 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_355 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_357 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_360 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_361 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_362 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_363 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_365 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_366 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_367 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_369 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_370 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_372 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_373 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_374 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_375 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_376 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_377 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_379 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_380 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_381 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_382 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_384 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_387 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_388 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_389 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_390 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_392 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_393 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_394 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_395 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_396 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_397 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_398 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_399 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_400 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_401 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_402 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_403 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_404 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_406 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_407 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_408 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_409 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_410 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_411 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_413 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_414 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_415 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_416 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_417 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_419 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_420 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_421 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_422 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_423 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_424 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_426 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_427 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_428 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_429 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_430 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_431 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_433 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_434 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_435 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_436 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_438 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_439 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_441 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_442 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_443 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_444 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_445 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_446 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_447 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_448 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_449 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_450 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_451 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_453 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_454 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_455 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_456 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_457 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_458 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_459 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_460 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_461 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_462 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_463 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_464 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_465 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_466 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_467 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_468 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_469 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_470 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_471 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_472 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_phystatus_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_473 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_474 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_475 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_476 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_477 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_adapt_done_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_478 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_479 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_480 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_new_txcoeff_chain                                                                                      |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_481 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_preset_sel_chain                                                                                       |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_482 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxpolarity_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_483 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxstart_block_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_484 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxstatus_chain                                                                                              |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_485 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_486 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxvalid_chain                                                                                               |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_487 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txcompliance_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_488 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdata_chain                                                                                                |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_489 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdata_valid_chain                                                                                          |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_490 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdatak_chain                                                                                               |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_491 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txelecidle_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_492 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_coeff_chain                                                                                            |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_493 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_ctrl_chain                                                                                             |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_494 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_done_chain                                                                                             |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_495 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_new_coeff_chain                                                                                        |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_496 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_preset_chain                                                                                           |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_497 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txstart_block_chain                                                                                         |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_498 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txsync_header_chain                                                                                         |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_499 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_powerdown_chain                                                                                                                  |        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_rate_chain                                                                                                                       |                    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain_500 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_txdeemph_chain                                                                                                                   |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_501 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 phy_txdetectrx_chain                                                                                                                 |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_502 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 phy_txeq_fs_chain                                                                                                                    |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_503 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_txeq_lf_chain                                                                                                                    |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_504 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_txmargin_chain                                                                                                                   |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_505 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 phy_txswing_chain                                                                                                                    |    design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_506 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               phy_rate_chain_cp                                                                                                                      |                        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_phy_ff_chain |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             design_1_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst                                                                                           |                                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_pipe |       7002 |       5954 |       0 | 1048 |  14424 |     22 |      0 |    0 |          0 |
|               (design_1_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst)                                                                                       |                                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_pipe |        134 |        134 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               pcie4_0_512b_intfc_mod                                                                                                                 |                          design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_intfc |       4869 |       3821 |       0 | 1048 |  11270 |      0 |      0 |    0 |          0 |
|                 pcie_4_0_512b_intfc_int_mod                                                                                                          |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_intfc_int |       4869 |       3821 |       0 | 1048 |  11270 |      0 |      0 |    0 |          0 |
|                   (pcie_4_0_512b_intfc_int_mod)                                                                                                      |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_intfc_int |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_cc_intfc_mod                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_cc_intfc |        624 |        471 |       0 |  153 |   1808 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_cc_intfc_mod)                                                                                                     |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_cc_intfc |          2 |          2 |       0 |    0 |    603 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_async_fifo_blk                                                                                                     |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_async_fifo |        465 |        312 |       0 |  153 |    309 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_cc_output_mux_blk                                                                                                  |                  design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_cc_output_mux |        157 |        157 |       0 |    0 |    896 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_cq_intfc_mod                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_cq_intfc |       1704 |       1273 |       0 |  431 |   3537 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_cq_intfc_mod)                                                                                                     |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_cq_intfc |          4 |          4 |       0 |    0 |   1917 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_cq_output_mux_blk                                                                                                  |                  design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_cq_output_mux |        441 |        441 |       0 |    0 |   1609 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_sync_fifo_blk                                                                                                      |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_sync_fifo |       1259 |        828 |       0 |  431 |     11 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_rc_intfc_mod                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_rc_intfc |       1855 |       1551 |       0 |  304 |   4027 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_rc_intfc_mod)                                                                                                     |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_rc_intfc |          5 |          5 |       0 |    0 |   2123 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_rc_output_mux_blk                                                                                                  |                  design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_rc_output_mux |        625 |        625 |       0 |    0 |   1893 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_sync_fifo_blk                                                                                                      |      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_sync_fifo__parameterized0 |       1225 |        921 |       0 |  304 |     11 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_rq_intfc_mod                                                                                                         |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_rq_intfc |        682 |        522 |       0 |  160 |   1898 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_rq_intfc_mod)                                                                                                     |                       design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_rq_intfc |         31 |         31 |       0 |    0 |    633 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_async_fifo_blk                                                                                                     |     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_async_fifo__parameterized0 |        486 |        326 |       0 |  160 |    324 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_rq_output_mux_blk                                                                                                  |                  design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_512b_rq_output_mux |        165 |        165 |       0 |    0 |    941 |      0 |      0 |    0 |          0 |
|               pcie_4_0_bram_inst                                                                                                                     |                                design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram |        148 |        148 |       0 |    0 |   1812 |     22 |      0 |    0 |          0 |
|                 RAM32K.bram_comp_inst                                                                                                                |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_32k |        148 |        148 |       0 |    0 |    653 |     12 |      0 |    0 |          0 |
|                   (RAM32K.bram_comp_inst)                                                                                                            |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_32k |        148 |        148 |       0 |    0 |    653 |      0 |      0 |    0 |          0 |
|                   bram_16k_0_int                                                                                                                     |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_16k_int_74 |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|                   bram_16k_1_int                                                                                                                     |                     design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_16k_int_75 |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|                 bram_post_inst                                                                                                                       |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_16k |          0 |          0 |       0 |    0 |    628 |      6 |      0 |    0 |          0 |
|                   (bram_post_inst)                                                                                                                   |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_16k |          0 |          0 |       0 |    0 |    628 |      0 |      0 |    0 |          0 |
|                   bram_16k_int                                                                                                                       |                        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_16k_int |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|                 bram_repl_inst                                                                                                                       |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_rep |          0 |          0 |       0 |    0 |    531 |      4 |      0 |    0 |          0 |
|                   (bram_repl_inst)                                                                                                                   |                            design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_rep |          0 |          0 |       0 |    0 |    531 |      0 |      0 |    0 |          0 |
|                   bram_rep_int_0                                                                                                                     |                        design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_bram_rep_int |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               pcie_4_0_init_ctrl_inst                                                                                                                |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_init_ctrl |         17 |         17 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               pcie_4_0_vf_decode_inst                                                                                                                |                           design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_vf_decode |       1834 |       1834 |       0 |    0 |   1290 |      0 |      0 |    0 |          0 |
|                 pcie_4_0_vf_decode_inst                                                                                                              |                      design_1_qdma_0_0_design_1_qdma_0_0_pcie4c_ip_vf_decode_attr |       1834 |       1834 |       0 |    0 |   1290 |      0 |      0 |    0 |          0 |
|             user_lnk_up_cdc                                                                                                                          |                                               design_1_qdma_0_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             user_reset_cdc                                                                                                                           |                               design_1_qdma_0_0_xpm_cdc_async_rst__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         rtl_wrapper_inst                                                                                                                             |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_rtl_top |      74861 |      64684 |   10066 |  111 |  68884 |     81 |     13 |   10 |          0 |
|           (rtl_wrapper_inst)                                                                                                                         |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_rtl_top |        309 |        309 |       0 |    0 |    536 |      0 |      0 |    0 |          0 |
|           csr_module.i_mst_axilite_csr                                                                                                               |                                     design_1_qdma_0_0_qdma_v4_0_2_mst_axilite_csr |        153 |        152 |       0 |    1 |     75 |      0 |      0 |    0 |          0 |
|           dma_wrapper                                                                                                                                |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_wrapper |      71740 |      61924 |    9706 |  110 |  64586 |     17 |      3 |    0 |          0 |
|             dma_top                                                                                                                                  |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_top |      71740 |      61924 |    9706 |  110 |  64586 |     17 |      3 |    0 |          0 |
|               (dma_top)                                                                                                                              |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_top |          5 |          5 |       0 |    0 |   1144 |      0 |      0 |    0 |          0 |
|               axi4mm_bridge_top_inst                                                                                                                 |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_bridge_top |       5819 |       5319 |     492 |    8 |   5927 |      1 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_top_inst                                                                                                        |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_top_br_v |       4971 |       4471 |     492 |    8 |   5082 |      1 |      0 |    0 |          0 |
|                   (axi4mm_axi_mm_master_top_inst)                                                                                                    |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_top_br_v |         17 |         17 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                   axi4mm_axi_mm_master_rd                                                                                                            |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_rd_br_v |       1072 |       1032 |      40 |    0 |   1195 |      0 |      0 |    0 |          0 |
|                   axi4mm_axi_mm_master_wr_inst                                                                                                       |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_wr_br_v |        217 |        167 |      50 |    0 |    140 |      0 |      0 |    0 |          0 |
|                   axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                 |             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v |       1793 |       1727 |      66 |    0 |   1536 |      0 |      0 |    0 |          0 |
|                   axi4mm_axi_str_masterbridge_wrrd_inst                                                                                              |              design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_str_masterbr_wrrd_br_v |        966 |        966 |       0 |    0 |   1412 |      0 |      0 |    0 |          0 |
|                   axi_mst_pers_lookup                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_pers_lookup |        907 |        563 |     336 |    8 |    727 |      1 |      0 |    0 |          0 |
|                     (axi_mst_pers_lookup)                                                                                                            |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_pers_lookup |         89 |         81 |       0 |    8 |    387 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_noc_badr_tbl_inst                                                                                                  |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__parameterized3 |         54 |         54 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized3 |         54 |         54 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized3 |         54 |         54 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                                 design_1_qdma_0_0_xpm_memory_base__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_pers_map_inst                                                                                                      |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__parameterized0 |         14 |          6 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized0 |         14 |          6 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized0 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized1 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                                 design_1_qdma_0_0_xpm_memory_base__parameterized1 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_attr_tbl_inst                                                                                                  |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__parameterized1 |         47 |         15 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized1 |         47 |         15 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized1 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized2 |         38 |          6 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                                 design_1_qdma_0_0_xpm_memory_base__parameterized2 |         38 |          6 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__1 |          9 |          1 |       8 |    0 |     11 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__1 |          9 |          1 |       8 |    0 |     11 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized0 |          8 |          0 |       8 |    0 |     11 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                                 design_1_qdma_0_0_xpm_memory_base__parameterized0 |          8 |          0 |       8 |    0 |     11 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__2 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__2 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__2 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__14 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                             design_1_qdma_0_0_xpm_memory_base__parameterized0__14 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__3 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__3 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__3 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__13 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                             design_1_qdma_0_0_xpm_memory_base__parameterized0__13 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__4 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__4 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__4 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__12 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                             design_1_qdma_0_0_xpm_memory_base__parameterized0__12 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__5 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__5 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__5 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__11 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                             design_1_qdma_0_0_xpm_memory_base__parameterized0__11 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__6 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__6 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__6 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__10 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                             design_1_qdma_0_0_xpm_memory_base__parameterized0__10 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__xdcDup__7 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__7 |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__xdcDup__7 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                            design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__9 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                              design_1_qdma_0_0_xpm_memory_base__parameterized0__9 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst                                                            |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap |         88 |         56 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap |         56 |         56 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                            design_1_qdma_0_0_xpm_memory_sdpram__parameterized0__8 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                              design_1_qdma_0_0_xpm_memory_base__parameterized0__8 |         32 |          0 |      32 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_win_off_map_inst                                                                                                   |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram_wrap__parameterized2 |         83 |         19 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_dma5_xpm_sdpram_wrap_inst                                                                                                    |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized2 |         83 |         19 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         (u_dma5_xpm_sdpram_wrap_inst)                                                                                                |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized2 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                            |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized3 |         78 |         14 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           xpm_memory_base_inst                                                                                                       |                                 design_1_qdma_0_0_xpm_memory_base__parameterized3 |         78 |         14 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_top_soft_dma_inst                                                                                               |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_top_soft |         64 |         64 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|                 axi_bridge_csr_inst                                                                                                                  |                          design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_bridge_csr |        783 |        783 |       0 |    0 |    747 |      0 |      0 |    0 |          0 |
|                   bridge_csr_slv_inst                                                                                                                |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_bridge_csr_slave |         43 |         43 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|                   pcie_msg_en.axi4mm_pcie_msg_block_inst                                                                                             |                          design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_pcie_msg_block |        735 |        735 |       0 |    0 |    656 |      0 |      0 |    0 |          0 |
|                     (pcie_msg_en.axi4mm_pcie_msg_block_inst)                                                                                         |                          design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_pcie_msg_block |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                   |                        design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_pcie_msg_tx_fifo |        733 |        733 |       0 |    0 |    656 |      0 |      0 |    0 |          0 |
|                   pers_axil2ipif_en.axi_lite_ipif_pers_inst                                                                                          |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_axi_pcie_v2_3_axi_lite_ipif |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                               |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_axi_pcie_v2_3_slave_attachment |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                           |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_axi_pcie_v2_3_slave_attachment |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                      |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_axi_pcie_v2_3_address_decoder |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axi_enhanced_cfg_slave_inst                                                                                                          |           design_1_qdma_0_0_qdma_v4_0_2_dma5_axi_pcie_v2_3_axi_enhanced_cfg_slave |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 pcie_cfg_path_en.axi4mm_cfg_mgmt_inst                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_cfg_mgmt_demux |          4 |          4 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|                   axi_enhanced_cfg_block_bridge_inst                                                                                                 |    design_1_qdma_0_0_qdma_v4_0_2_dma5_axi_pcie_v2_3_axi_enhanced_cfg_block_bridge |          4 |          4 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|               base                                                                                                                                   |                                           design_1_qdma_0_0_qdma_v4_0_2_dma5_base |       1367 |       1231 |     136 |    0 |   1384 |      0 |      0 |    0 |          0 |
|                 (base)                                                                                                                               |                                           design_1_qdma_0_0_qdma_v4_0_2_dma5_base |          0 |          0 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                 CFG_INST                                                                                                                             |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_cfg |        532 |        532 |       0 |    0 |    543 |      0 |      0 |    0 |          0 |
|                 TAR_CSR_BRDG                                                                                                                         |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_tar |         62 |         62 |       0 |    0 |    166 |      0 |      0 |    0 |          0 |
|                 TAR_QSPC_BRDG                                                                                                                        |                                         design_1_qdma_0_0_qdma_v4_0_2_dma5_tar_67 |         57 |         57 |       0 |    0 |    133 |      0 |      0 |    0 |          0 |
|                 cq_axilt_slv                                                                                                                         |                                      design_1_qdma_0_0_qdma_v4_0_2_dma5_axilt_slv |        133 |         85 |      48 |    0 |     63 |      0 |      0 |    0 |          0 |
|                   (cq_axilt_slv)                                                                                                                     |                                      design_1_qdma_0_0_qdma_v4_0_2_dma5_axilt_slv |          7 |          7 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|                   DAT_FIFO                                                                                                                           |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized10_72 |         64 |         40 |      24 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   REQ_FIFO                                                                                                                           |                      design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized9_73 |         62 |         38 |      24 |    0 |     12 |      0 |      0 |    0 |          0 |
|                 mdma_tar_map.dma5_tar_map                                                                                                            |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_tar_map |        338 |        338 |       0 |    0 |    223 |      0 |      0 |    0 |          0 |
|                 mdma_tar_map.dma5_tar_map_qspc_inst                                                                                                  |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_qspc_tar_map |        104 |        104 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|                 u_dma_trq_err_handling_aggregation                                                                                                   |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_err_handling__parameterized4 |         15 |         15 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 usr_csr_axilt_slv                                                                                                                    |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axilt_slv_68 |         70 |         30 |      40 |    0 |     30 |      0 |      0 |    0 |          0 |
|                   (usr_csr_axilt_slv)                                                                                                                |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axilt_slv_68 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                   DAT_FIFO                                                                                                                           |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized10_70 |         33 |          9 |      24 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   REQ_FIFO                                                                                                                           |                      design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized9_71 |         30 |         14 |      16 |    0 |     12 |      0 |      0 |    0 |          0 |
|                 usr_qspc_axilt_slv                                                                                                                   |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axilt_slv_69 |         63 |         15 |      48 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   (usr_qspc_axilt_slv)                                                                                                               |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axilt_slv_69 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   DAT_FIFO                                                                                                                           |                        design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized10 |         29 |          5 |      24 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   REQ_FIFO                                                                                                                           |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized9 |         34 |         10 |      24 |    0 |      6 |      0 |      0 |    0 |          0 |
|               dma_enable.aximm.dma5_aximm                                                                                                            |                                          design_1_qdma_0_0_qdma_v4_0_2_dma5_aximm |       4850 |       4170 |     680 |    0 |   3246 |      0 |      0 |    0 |          0 |
|                 (dma_enable.aximm.dma5_aximm)                                                                                                        |                                          design_1_qdma_0_0_qdma_v4_0_2_dma5_aximm |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_rd                                                                                                              |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_omulti_rd |        672 |        352 |     320 |    0 |    652 |      0 |      0 |    0 |          0 |
|                   (axi4mm_axi_mm_master_rd)                                                                                                          |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_omulti_rd |         50 |         50 |       0 |    0 |    110 |      0 |      0 |    0 |          0 |
|                   RDAT_FIFO                                                                                                                          |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut |        305 |          9 |     296 |    0 |    521 |      0 |      0 |    0 |          0 |
|                     (RDAT_FIFO)                                                                                                                      |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut |          8 |          8 |       0 |    0 |    521 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram |        297 |          1 |     296 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   RDAT_INFO_FIFO                                                                                                                     |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized0 |        295 |        287 |       8 |    0 |     13 |      0 |      0 |    0 |          0 |
|                     (RDAT_INFO_FIFO)                                                                                                                 |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized0 |         20 |         20 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized0 |        275 |        267 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   rid_fifo[0].RID_FIFO                                                                                                               |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized3 |         23 |          7 |      16 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_wr                                                                                                              |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_omulti_wr |       4174 |       3814 |     360 |    0 |   2594 |      0 |      0 |    0 |          0 |
|                   (axi4mm_axi_mm_master_wr)                                                                                                          |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_mm_master_omulti_wr |        313 |        297 |      16 |    0 |    326 |      0 |      0 |    0 |          0 |
|                   WPL_FIFO                                                                                                                           |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized0 |         89 |         65 |      24 |    0 |     55 |      0 |      0 |    0 |          0 |
|                   WTLP_DAT_FIFO                                                                                                                      |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized1 |        310 |         14 |     296 |    0 |    522 |      0 |      0 |    0 |          0 |
|                   WTLP_PAR_FIFO                                                                                                                      |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized2 |         26 |         10 |      16 |    0 |     19 |      0 |      0 |    0 |          0 |
|                   rid_fifo[0].RID_FIFO                                                                                                               |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized4 |         21 |         13 |       8 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   u_dma_aximm_wpl_align                                                                                                              |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rq_wpl_align |       3415 |       3415 |       0 |    0 |   1664 |      0 |      0 |    0 |          0 |
|               dma_enable.dma_dsc_eng                                                                                                                 |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_eng |      10014 |       8630 |    1384 |    0 |   6653 |      0 |      0 |    0 |          0 |
|                 (dma_enable.dma_dsc_eng)                                                                                                             |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_eng |       1997 |       1997 |       0 |    0 |   3552 |      0 |      0 |    0 |          0 |
|                 CHNL_RRQ                                                                                                                             |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized3 |        404 |        260 |     144 |    0 |    226 |      0 |      0 |    0 |          0 |
|                   (CHNL_RRQ)                                                                                                                         |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized3 |         12 |         12 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   RAM_INST[0].u_ram                                                                                                                  |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized4 |        392 |        248 |     144 |    0 |    211 |      0 |      0 |    0 |          0 |
|                 PCIE_DCP_ARB                                                                                                                         |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_rrarb_block_58 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 RCP_EVT_FIFO                                                                                                                         |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized4 |        290 |        202 |      88 |    0 |     58 |      0 |      0 |    0 |          0 |
|                 chn_dsc_out_fifo[0].DSC_OUT_FIFO                                                                                                     |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized5 |       1542 |       1182 |     360 |    0 |     14 |      0 |      0 |    0 |          0 |
|                 chn_dsc_out_fifo[1].DSC_OUT_FIFO                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized5_59 |       1395 |       1035 |     360 |    0 |     14 |      0 |      0 |    0 |          0 |
|                 chn_evt_arb                                                                                                                          |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_rrarb_block_60 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 chn_qid_evt_arb[0].qid_evt_arb                                                                                                       |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_wide_arb |       1064 |        936 |     128 |    0 |    283 |      0 |      0 |    0 |          0 |
|                   (chn_qid_evt_arb[0].qid_evt_arb)                                                                                                   |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_wide_arb |       1061 |        933 |     128 |    0 |    282 |      0 |      0 |    0 |          0 |
|                   grp_arb                                                                                                                            |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_rrarb_block_66 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 chn_qid_evt_arb[1].qid_evt_arb                                                                                                       |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_wide_arb_61 |       1089 |        961 |     128 |    0 |    291 |      0 |      0 |    0 |          0 |
|                   (chn_qid_evt_arb[1].qid_evt_arb)                                                                                                   |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_wide_arb_61 |       1086 |        958 |     128 |    0 |    290 |      0 |      0 |    0 |          0 |
|                   grp_arb                                                                                                                            |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_rrarb_block_65 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 dma_dsc_reg                                                                                                                          |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_reg |       2031 |       1983 |      48 |    0 |   2068 |      0 |      0 |    0 |          0 |
|                   (dma_dsc_reg)                                                                                                                      |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_reg |       1728 |       1728 |       0 |    0 |   1932 |      0 |      0 |    0 |          0 |
|                   CTXT_ARB                                                                                                                           |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_rrarb_block__parameterized0 |        120 |        120 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   DSC_IRQ_FIFO                                                                                                                       |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized3 |        150 |        102 |      48 |    0 |    100 |      0 |      0 |    0 |          0 |
|                   dsc_trq_ctl                                                                                                                        |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_trq_ctl |         37 |         37 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                 dsc_cpld_ram[0].u_ram                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized2 |         47 |         31 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 dsc_cpld_ram[1].u_ram                                                                                                                |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized2_62 |         29 |         13 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 fab_wb_fifo[0].FAB_WB_FIFO                                                                                                           |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized2 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 fab_wb_fifo[1].FAB_WB_FIFO                                                                                                           |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized2_63 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 pcie_rrq_slice                                                                                                                       |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized4 |        117 |         21 |      96 |    0 |    135 |      0 |      0 |    0 |          0 |
|                   (pcie_rrq_slice)                                                                                                                   |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized4 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   RAM_INST[0].u_ram                                                                                                                  |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized5 |        102 |          6 |      96 |    0 |    129 |      0 |      0 |    0 |          0 |
|               dma_enable.mdma_c2h_dsc_crdit_inst                                                                                                     |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_dsc_crdt |          6 |          6 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                 (dma_enable.mdma_c2h_dsc_crdit_inst)                                                                                                 |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_dsc_crdt |          2 |          2 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                 mdma_c2h_dsc_crdt_round_robin                                                                                                        |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_round_robin__parameterized0 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               dma_enable.mdma_crdt_coal_new_inst                                                                                                     |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_crdt_coal |        310 |        280 |      30 |    0 |    433 |      0 |      0 |    0 |          0 |
|                 (dma_enable.mdma_crdt_coal_new_inst)                                                                                                 |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_crdt_coal |        235 |        205 |      30 |    0 |    429 |      0 |      0 |    0 |          0 |
|                 mdma_crdt_coal_en.u_rra                                                                                                              |                                         design_1_qdma_0_0_qdma_v4_0_2_dma5_rra_57 |         76 |         76 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               dma_enable.multq_dma                                                                                                                   |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_top |      21861 |      18059 |    3756 |   46 |  21276 |      0 |      1 |    0 |          0 |
|                 (dma_enable.multq_dma)                                                                                                               |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_top |          8 |          0 |       8 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 mdma_c2h_dsc_bypass_inst                                                                                                             |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_dsc_bypass |         76 |         76 |       0 |    0 |    500 |      0 |      0 |    0 |          0 |
|                 mdma_c2h_inst                                                                                                                        |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h |      17475 |      14517 |    2912 |   46 |  15796 |      0 |      1 |    0 |          0 |
|                   (mdma_c2h_inst)                                                                                                                    |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h |        170 |         10 |     160 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   mdma_c2h_int_inst                                                                                                                  |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_int |        876 |        700 |     176 |    0 |   1215 |      0 |      0 |    0 |          0 |
|                     (mdma_c2h_int_inst)                                                                                                              |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_int |        125 |        125 |       0 |    0 |    478 |      0 |      0 |    0 |          0 |
|                     dyn_int_fifo                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized47 |         31 |         15 |      16 |    0 |     33 |      0 |      0 |    0 |          0 |
|                       (dyn_int_fifo)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized47 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized56 |         24 |          8 |      16 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     h2c_int_fifo                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized46 |         65 |         17 |      48 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       (h2c_int_fifo)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized46 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized55_56 |         56 |          8 |      48 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     mdma_c2h_int_coal_inst                                                                                                           |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_int_coal |        541 |        477 |      64 |    0 |    677 |      0 |      0 |    0 |          0 |
|                     rra_inst                                                                                                                         |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_rra__parameterized3 |         51 |         51 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     wrb_int_fifo                                                                                                                     |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized46_55 |         64 |         16 |      48 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       (wrb_int_fifo)                                                                                                                 |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized46_55 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized55 |         56 |          8 |      48 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   mdma_c2h_qspc_inst                                                                                                                 |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_qspc_reg |         96 |         96 |       0 |    0 |    119 |      0 |      0 |    0 |          0 |
|                   mdma_c2h_reg_inst                                                                                                                  |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_reg |       1343 |       1327 |      16 |    0 |    945 |      0 |      0 |    0 |          0 |
|                   mdma_err_handling_inst                                                                                                             |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_err_handling__parameterized1 |         90 |         90 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                   mdma_fatal_err_handling_inst                                                                                                       |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_err_handling__parameterized2 |         55 |         55 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                   multq_st_en.mdma_c2h_dma_wr_engine_inst                                                                                            |                         design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_dma_wr_engine |       2779 |       2326 |     440 |   13 |   1500 |      0 |      0 |    0 |          0 |
|                     (multq_st_en.mdma_c2h_dma_wr_engine_inst)                                                                                        |                         design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_dma_wr_engine |        591 |        578 |       0 |   13 |    941 |      0 |      0 |    0 |          0 |
|                     arb_fifo                                                                                                                         |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized25 |        410 |        290 |     120 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       (arb_fifo)                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized25 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized33 |        404 |        284 |     120 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     cmpt_fifo_arb                                                                                                                    |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_rra__parameterized1 |         25 |         25 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     desc_cnt_vfifo_lut                                                                                                               |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_lut__parameterized4 |         27 |         19 |       8 |    0 |     30 |      0 |      0 |    0 |          0 |
|                       fifo_lut_0                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized32 |         20 |         12 |       8 |    0 |     18 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_0)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized32 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized41 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_lut_1                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized33 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_1)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized33 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized38_54 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     desc_req_fifo                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized22 |         26 |          2 |      24 |    0 |     38 |      0 |      0 |    0 |          0 |
|                       (desc_req_fifo)                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized22 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized31 |         24 |          0 |      24 |    0 |     32 |      0 |      0 |    0 |          0 |
|                     desc_rsp_vfifo_lut                                                                                                               |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_lut__parameterized0 |        102 |          6 |      96 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       fifo_lut_0                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized23 |        101 |          5 |      96 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_0)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized23 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized32 |         96 |          0 |      96 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_lut_1                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized24 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                     payload_vfifo                                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_nout__parameterized0 |       1072 |       1072 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                       bram_enable_gen.vfifo_bram_inst                                                                                                |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized1 |       1072 |       1072 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                     pld_st_vfifo_lut                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_lut__parameterized3 |        216 |        136 |      80 |    0 |    230 |      0 |      0 |    0 |          0 |
|                       fifo_lut_0                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized30 |        128 |         48 |      80 |    0 |     88 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_0)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized30 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized39 |        116 |         36 |      80 |    0 |     67 |      0 |      0 |    0 |          0 |
|                       fifo_lut_1                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized31 |         89 |         89 |       0 |    0 |    142 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_1)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized31 |         84 |         84 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized40 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|                     qid_vfifo                                                                                                                        |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_nout__parameterized1 |        145 |        113 |      32 |    0 |     96 |      0 |      0 |    0 |          0 |
|                       bram_enable_gen.vfifo_bram_inst                                                                                                |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized2 |        145 |        113 |      32 |    0 |     96 |      0 |      0 |    0 |          0 |
|                         (bram_enable_gen.vfifo_bram_inst)                                                                                            |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized2 |         13 |         13 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                         RD_OUT_AXI_REG.u_axi_fifo                                                                                                    |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized1 |        133 |        101 |      32 |    0 |     54 |      0 |      0 |    0 |          0 |
|                           (RD_OUT_AXI_REG.u_axi_fifo)                                                                                                |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized1 |         23 |         23 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|                           RAM_INST[0].u_ram                                                                                                          |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized34 |        112 |         80 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     wcp_fifo_arb                                                                                                                     |                          design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_round_robin_52 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       (wcp_fifo_arb)                                                                                                                 |                          design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_round_robin_52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rr_find_first_mod                                                                                                              |                           design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_find_first_53 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     wcp_vfifo_lut                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_lut__parameterized2 |         51 |         43 |       8 |    0 |     31 |      0 |      0 |    0 |          0 |
|                       fifo_lut_0                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized28 |         29 |         21 |       8 |    0 |     21 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_0)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized28 |         10 |         10 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized37 |         19 |         11 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_lut_1                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized29 |         22 |         22 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_1)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized29 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized38 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wr_hdr_vfifo_lut                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_lut__parameterized1 |        126 |         54 |      72 |    0 |     70 |      0 |      0 |    0 |          0 |
|                       fifo_lut_0                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized26 |        118 |         46 |      72 |    0 |      9 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_0)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized26 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized35 |        107 |         35 |      72 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       fifo_lut_1                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized27 |          9 |          9 |       0 |    0 |     61 |      0 |      0 |    0 |          0 |
|                         (fifo_lut_1)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized27 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized36 |          3 |          3 |       0 |    0 |     57 |      0 |      0 |    0 |          0 |
|                   multq_st_en.mdma_c2h_pfch_inst                                                                                                     |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch |       4925 |       4297 |     600 |   28 |   4762 |      0 |      1 |    0 |          0 |
|                     u_cache                                                                                                                          |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_cache |       2726 |       2391 |     312 |   23 |   2612 |      0 |      1 |    0 |          0 |
|                       (u_cache)                                                                                                                      |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_cache |        429 |        429 |       0 |    0 |   1224 |      0 |      0 |    0 |          0 |
|                       desc_rsp_arb                                                                                                                   |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_round_robin |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         (desc_rsp_arb)                                                                                                               |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_round_robin |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         rr_find_first_mod                                                                                                            |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_find_first |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_deq_lat_fifo_lut                                                                                                             |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized19 |        110 |         86 |      24 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (u_deq_lat_fifo_lut)                                                                                                         |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized19 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized26 |        107 |         83 |      24 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_deq_skid_vfifo_lut                                                                                                           |                                      design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_lut |        150 |         54 |      96 |    0 |     34 |      0 |      0 |    0 |          0 |
|                         fifo_lut_0                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized20 |        127 |         31 |      96 |    0 |     18 |      0 |      0 |    0 |          0 |
|                           (fifo_lut_0)                                                                                                               |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized20 |         23 |         23 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                           RAM_INST[0].u_ram                                                                                                          |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized27 |        104 |          8 |      96 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         fifo_lut_1                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized21 |         23 |         23 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           (fifo_lut_1)                                                                                                               |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized21 |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                           RAM_INST[0].u_ram                                                                                                          |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized28 |         16 |         16 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       u_dsc_cmp_fifo_lut                                                                                                             |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized17 |        212 |        108 |     104 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         (u_dsc_cmp_fifo_lut)                                                                                                         |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized17 |         17 |         17 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized22 |        195 |         91 |     104 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_err_ctxt_ram                                                                                                                 |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized29 |        147 |        123 |      24 |    0 |     32 |      0 |      0 |    0 |          0 |
|                       u_lru                                                                                                                          |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_lru |        771 |        763 |       8 |    0 |    481 |      0 |      0 |    0 |          0 |
|                         (u_lru)                                                                                                                      |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_lru |        719 |        719 |       0 |    0 |    469 |      0 |      0 |    0 |          0 |
|                         u_qid_ram                                                                                                                    |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized30 |         53 |         45 |       8 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       u_mdma_cache_cam                                                                                                               |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_cache_cam |        327 |        327 |       0 |    0 |    218 |      0 |      0 |    0 |          0 |
|                         (u_mdma_cache_cam)                                                                                                           |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_cache_cam |        292 |        292 |       0 |    0 |    218 |      0 |      0 |    0 |          0 |
|                         penc_loc_free                                                                                                                |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__1 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         penc_srch                                                                                                                    |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__2 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         penc_srch2                                                                                                                   |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__3 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_mdma_fifo_ll                                                                                                                 |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_ll |        583 |        504 |      56 |   23 |    603 |      0 |      1 |    0 |          0 |
|                         (u_mdma_fifo_ll)                                                                                                             |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_ll |        214 |        167 |      24 |   23 |    479 |      0 |      0 |    0 |          0 |
|                         u_fl_vec                                                                                                                     |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fl_vec__parameterized0 |        217 |        185 |      32 |    0 |    120 |      0 |      0 |    0 |          0 |
|                           (u_fl_vec)                                                                                                                 |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fl_vec__parameterized0 |          4 |          4 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|                           u_free_vec                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized18 |         48 |         40 |       8 |    0 |     28 |      0 |      0 |    0 |          0 |
|                             (u_free_vec)                                                                                                             |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized18 |         33 |         33 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                             RAM_INST[0].u_ram                                                                                                        |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized24 |         16 |          8 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           u_ram                                                                                                                      |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized25 |        166 |        142 |      24 |    0 |     32 |      0 |      0 |    0 |          0 |
|                         u_nptr_ram                                                                                                                   |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized23 |         15 |         15 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                         u_rra                                                                                                                        |                                         design_1_qdma_0_0_qdma_v4_0_2_dma5_rra_51 |        139 |        139 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     u_mdma_desc_reqid_vfifo                                                                                                          |                                     design_1_qdma_0_0_qdma_v4_0_2_dma5_vfifo_nout |        111 |         79 |      32 |    0 |    176 |      0 |      0 |    0 |          0 |
|                       bram_enable_gen.vfifo_bram_inst                                                                                                |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized0 |        111 |         79 |      32 |    0 |    176 |      0 |      0 |    0 |          0 |
|                         (bram_enable_gen.vfifo_bram_inst)                                                                                            |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized0 |         36 |         36 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|                         RD_OUT_AXI_REG.u_axi_fifo                                                                                                    |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized0 |         77 |         45 |      32 |    0 |     64 |      0 |      0 |    0 |          0 |
|                           (RD_OUT_AXI_REG.u_axi_fifo)                                                                                                |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized0 |         17 |         17 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                           RAM_INST[0].u_ram                                                                                                          |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized21 |         61 |         29 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_pfch_crdt                                                                                                                      |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_crdt |       2093 |       1832 |     256 |    5 |   1974 |      0 |      0 |    0 |          0 |
|                       (u_pfch_crdt)                                                                                                                  |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_pfch_crdt |        669 |        669 |       0 |    0 |   1236 |      0 |      0 |    0 |          0 |
|                       ctxt_mgr_evt_fifo                                                                                                              |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized16 |         21 |         13 |       8 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         (ctxt_mgr_evt_fifo)                                                                                                          |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized16 |         13 |         13 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized20 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       evt_cmp_fifo                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized15 |         21 |          5 |      16 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (evt_cmp_fifo)                                                                                                               |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized15 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized19 |         16 |          0 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       tm_sts_out_fifo                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized10 |         42 |         42 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         (tm_sts_out_fifo)                                                                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized10 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_c2hst_sts                                                                                                                    |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized9 |         61 |         29 |      32 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         (u_c2hst_sts)                                                                                                                |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized9 |         27 |         27 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized13 |         34 |          2 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_ctxt_mgr                                                                                                                     |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr |        730 |        645 |      80 |    5 |    539 |      0 |      0 |    0 |          0 |
|                         (u_ctxt_mgr)                                                                                                                 |                             design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr |        223 |        186 |      32 |    5 |    264 |      0 |      0 |    0 |          0 |
|                         u_cache                                                                                                                      |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_pfch_cache_cam |        190 |        174 |      16 |    0 |    264 |      0 |      0 |    0 |          0 |
|                           (u_cache)                                                                                                                  |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_pfch_cache_cam |        101 |        101 |       0 |    0 |    230 |      0 |      0 |    0 |          0 |
|                           penc_srch                                                                                                                  |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__4 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           u_fl_vec                                                                                                                   |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fl_vec_48 |         78 |         62 |      16 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             (u_fl_vec)                                                                                                               |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fl_vec_48 |          2 |          2 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                             u_free_vec                                                                                                               |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized7_49 |         54 |         46 |       8 |    0 |     13 |      0 |      0 |    0 |          0 |
|                               (u_free_vec)                                                                                                           |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized7_49 |         46 |         46 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                               RAM_INST[0].u_ram                                                                                                      |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized9 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             u_ram                                                                                                                    |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized10_50 |         22 |         14 |       8 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         u_cache_data                                                                                                                 |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized12 |        288 |        256 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         u_cam_rslt                                                                                                                   |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized8_47 |         29 |         29 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                       u_ctxt_rra                                                                                                                     |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_rra__parameterized0 |        131 |        131 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                       u_desc_cnt_fifo                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized13 |         58 |         50 |       8 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         (u_desc_cnt_fifo)                                                                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized13 |         14 |         14 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized17 |         45 |         37 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_desc_fifo                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized12 |        253 |        221 |      32 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         (u_desc_fifo)                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized12 |        123 |        123 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized16_46 |        130 |         98 |      32 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_desc_req_lat                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized11 |         59 |         19 |      40 |    0 |     70 |      0 |      0 |    0 |          0 |
|                         (u_desc_req_lat)                                                                                                             |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized11 |         12 |         12 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized15 |         47 |          7 |      40 |    0 |     53 |      0 |      0 |    0 |          0 |
|                       u_dsc_crdt_fifo                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized14 |         66 |         26 |      40 |    0 |     48 |      0 |      0 |    0 |          0 |
|                         (u_dsc_crdt_fifo)                                                                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized14 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized18 |         53 |         13 |      40 |    0 |     36 |      0 |      0 |    0 |          0 |
|                   multq_st_en.mdma_c2h_timer_inst                                                                                                    |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_timer |        782 |        766 |      16 |    0 |    781 |      0 |      0 |    0 |          0 |
|                     (multq_st_en.mdma_c2h_timer_inst)                                                                                                |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_timer |        153 |        137 |      16 |    0 |    281 |      0 |      0 |    0 |          0 |
|                     c2h_timer_fifo_bram[0].timer_fifo_bram_inst                                                                                      |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3 |        144 |        144 |       0 |    0 |    109 |      0 |      0 |    0 |          0 |
|                       (c2h_timer_fifo_bram[0].timer_fifo_bram_inst)                                                                                  |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3 |         33 |         33 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|                       RD_OUT_AXI_REG.u_axi_fifo                                                                                                      |                design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized2_45 |        111 |        111 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                     c2h_timer_fifo_bram[1].timer_fifo_bram_inst                                                                                      |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3_36 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |    0 |          0 |
|                       (c2h_timer_fifo_bram[1].timer_fifo_bram_inst)                                                                                  |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3_36 |         33 |         33 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|                       RD_OUT_AXI_REG.u_axi_fifo                                                                                                      |                design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized2_44 |         60 |         60 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                     c2h_timer_fifo_bram[2].timer_fifo_bram_inst                                                                                      |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3_37 |        128 |        128 |       0 |    0 |    109 |      0 |      0 |    0 |          0 |
|                       (c2h_timer_fifo_bram[2].timer_fifo_bram_inst)                                                                                  |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3_37 |         43 |         43 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|                       RD_OUT_AXI_REG.u_axi_fifo                                                                                                      |                design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized2_43 |         85 |         85 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                     c2h_timer_fifo_bram[3].timer_fifo_bram_inst                                                                                      |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3_38 |        134 |        134 |       0 |    0 |    109 |      0 |      0 |    0 |          0 |
|                       (c2h_timer_fifo_bram[3].timer_fifo_bram_inst)                                                                                  |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized3_38 |         36 |         36 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|                       RD_OUT_AXI_REG.u_axi_fifo                                                                                                      |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int__parameterized2 |         98 |         98 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                     dma5_axi4mm_round_robin_wrb_req                                                                                                  |             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_round_robin__parameterized0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     dsc_exp_fifo                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized45 |         33 |         33 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     wrap_fifo[0].wrap_fifo                                                                                                           |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized44 |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     wrap_fifo[1].wrap_fifo                                                                                                           |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized44_39 |         23 |         23 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     wrap_fifo[2].wrap_fifo                                                                                                           |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized44_40 |         22 |         22 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     wrap_fifo[3].wrap_fifo                                                                                                           |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized44_41 |         22 |         22 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     wrb_exp_fifo                                                                                                                     |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized45_42 |         14 |         14 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|                       (wrb_exp_fifo)                                                                                                                 |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized45_42 |         14 |         14 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized54 |          0 |          0 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   multq_st_en.u_mdma_c2h_wrb                                                                                                         |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_wrb |       4577 |       3540 |    1032 |    5 |   3973 |      0 |      0 |    0 |          0 |
|                     (multq_st_en.u_mdma_c2h_wrb)                                                                                                     |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_c2h_wrb |       1010 |        994 |      16 |    0 |   2619 |      0 |      0 |    0 |          0 |
|                     u_ctxt_mgr                                                                                                                       |             design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr__parameterized0 |       1894 |       1737 |     152 |    5 |   1156 |      0 |      0 |    0 |          0 |
|                       (u_ctxt_mgr)                                                                                                                   |             design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pfch_ctxt_mgr__parameterized0 |        947 |        910 |      32 |    5 |    868 |      0 |      0 |    0 |          0 |
|                       u_cache                                                                                                                        |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_pfch_cache_cam__parameterized0 |        372 |        372 |       0 |    0 |    277 |      0 |      0 |    0 |          0 |
|                         (u_cache)                                                                                                                    |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_pfch_cache_cam__parameterized0 |        278 |        278 |       0 |    0 |    243 |      0 |      0 |    0 |          0 |
|                         penc_srch                                                                                                                    |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         u_fl_vec                                                                                                                     |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fl_vec |         83 |         83 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                           (u_fl_vec)                                                                                                                 |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fl_vec |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                           u_free_vec                                                                                                                 |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized7 |         59 |         59 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                           u_ram                                                                                                                      |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized10 |         18 |         18 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       u_cache_data                                                                                                                   |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized43 |        525 |        405 |     120 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       u_cam_rslt                                                                                                                     |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized8 |         53 |         53 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                     u_evt_fifo                                                                                                                       |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized35 |         20 |         12 |       8 |    0 |     15 |      0 |      0 |    0 |          0 |
|                       (u_evt_fifo)                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized35 |         12 |         12 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized44 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_in_lat_fifo                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized34 |        416 |         88 |     328 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (u_in_lat_fifo)                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized34 |         27 |         27 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized42 |        389 |         61 |     328 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_in_rra                                                                                                                         |                         design_1_qdma_0_0_qdma_v4_0_2_dma5_rra__parameterized2_34 |        381 |        381 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     u_int_fifo                                                                                                                       |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized37 |        151 |         95 |      56 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       (u_int_fifo)                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized37 |          6 |          6 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized46 |        145 |         89 |      56 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_mrkr_fifo                                                                                                                      |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized39 |         39 |         31 |       8 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       (u_mrkr_fifo)                                                                                                                  |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized39 |          6 |          6 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized48 |         33 |         25 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_rdyn_fifo                                                                                                                      |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized41 |         66 |         42 |      24 |    0 |     13 |      0 |      0 |    0 |          0 |
|                       (u_rdyn_fifo)                                                                                                                  |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized41 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized50 |         54 |         30 |      24 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_tinv_fifo                                                                                                                      |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized40 |         42 |         34 |       8 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       (u_tinv_fifo)                                                                                                                  |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized40 |         21 |         21 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized49_35 |         21 |         13 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_tmr_fifo                                                                                                                       |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized38 |         55 |         39 |      16 |    0 |     41 |      0 |      0 |    0 |          0 |
|                       (u_tmr_fifo)                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized38 |          7 |          7 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized47 |         48 |         32 |      16 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     u_wrb_ofifo                                                                                                                      |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized36 |        536 |        120 |     416 |    0 |     33 |      0 |      0 |    0 |          0 |
|                       (u_wrb_ofifo)                                                                                                                  |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized36 |         16 |         16 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized45 |        520 |        104 |     416 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   multq_st_en.u_wr_coal                                                                                                              |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_wrb_coal |       1834 |       1362 |     472 |    0 |   2271 |      0 |      0 |    0 |          0 |
|                     (multq_st_en.u_wr_coal)                                                                                                          |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_wrb_coal |        593 |        593 |       0 |    0 |   1766 |      0 |      0 |    0 |          0 |
|                     WRB_COAL_CTRL_RAM                                                                                                                |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_mem_simple_dport_ram_rst |         95 |         15 |      80 |    0 |    210 |      0 |      0 |    0 |          0 |
|                     hdr_fifo                                                                                                                         |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_wrb_coal_fifo_sh |         72 |          8 |      64 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     pld_fifo                                                                                                                         |               design_1_qdma_0_0_qdma_v4_0_2_dma5_wrb_coal_fifo_sh__parameterized0 |        306 |         10 |     296 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     req_fifo                                                                                                                         |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized42 |         61 |         37 |      24 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       (req_fifo)                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized42 |         25 |         25 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized51 |         36 |         12 |      24 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     tag_fifo                                                                                                                         |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized43 |         39 |         31 |       8 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       (tag_fifo)                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized43 |         31 |         31 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized49 |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_cam                                                                                                                            |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_wrb_coal_cam |        688 |        688 |       0 |    0 |    235 |      0 |      0 |    0 |          0 |
|                       (u_cam)                                                                                                                        |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_wrb_coal_cam |        426 |        426 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                       u_cam                                                                                                                          |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_cache_cam__parameterized0 |        264 |        264 |       0 |    0 |    229 |      0 |      0 |    0 |          0 |
|                         (u_cam)                                                                                                                      |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_cache_cam__parameterized0 |        229 |        229 |       0 |    0 |    229 |      0 |      0 |    0 |          0 |
|                         penc_loc_free                                                                                                                |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__5 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         penc_srch                                                                                                                    |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__6 |         13 |         13 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         penc_srch2                                                                                                                   |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_pri_enc__7 |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 mdma_dsc_irq_arb                                                                                                                     |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo__parameterized1 |        266 |        218 |      48 |    0 |     98 |      0 |      0 |    0 |          0 |
|                   Fifowhead.fifoInfo                                                                                                                 |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync__parameterized1 |         99 |         51 |      48 |    0 |     92 |      0 |      0 |    0 |          0 |
|                   arbchnls                                                                                                                           |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_block__parameterized0_30 |        167 |        167 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     genarb[0].inst                                                                                                                   |                design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized1_31 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     genarb[1].inst                                                                                                                   |                design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized2_32 |         79 |         79 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     genarb[2].inst                                                                                                                   |                design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized3_33 |         73 |         73 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 mdma_dsc_wb_core_inst                                                                                                                |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_wb_core |        281 |        113 |     168 |    0 |    276 |      0 |      0 |    0 |          0 |
|                   (mdma_dsc_wb_core_inst)                                                                                                            |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_dsc_wb_core |         47 |         47 |       0 |    0 |    224 |      0 |      0 |    0 |          0 |
|                   mqdma_address_fifo                                                                                                                 |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_small_fifo__parameterized1 |         83 |         19 |      64 |    0 |     10 |      0 |      0 |    0 |          0 |
|                   mqdma_completion_fifo                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_small_fifo__parameterized3 |         70 |         14 |      56 |    0 |     10 |      0 |      0 |    0 |          0 |
|                   mqdma_pending_fifo                                                                                                                 |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_small_fifo__parameterized0 |         51 |         19 |      32 |    0 |     16 |      0 |      0 |    0 |          0 |
|                   mqdma_wbc_pending_fifo                                                                                                             |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_small_fifo__parameterized2 |         31 |         15 |      16 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 mdma_h2c_bypass                                                                                                                      |                                     design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c_bypass |        119 |        119 |       0 |    0 |    738 |      0 |      0 |    0 |          0 |
|                 mdma_wbrq_arb                                                                                                                        |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo__parameterized0 |        149 |        109 |      40 |    0 |     61 |      0 |      0 |    0 |          0 |
|                   Fifowhead.fifoInfo                                                                                                                 |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync__parameterized0 |         74 |         34 |      40 |    0 |     55 |      0 |      0 |    0 |          0 |
|                   arbchnls                                                                                                                           |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_block__parameterized0 |         75 |         75 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     genarb[0].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized1 |         69 |         69 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     genarb[1].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized2 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     genarb[2].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized3 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 multq_h2c_st_en.mdma_h2c_inst                                                                                                        |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c |       1519 |       1279 |     240 |    0 |   2157 |      0 |      0 |    0 |          0 |
|                   (multq_h2c_st_en.mdma_h2c_inst)                                                                                                    |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c |         19 |         19 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                   h2c_data_aligner                                                                                                                   |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c_data_aligner |         44 |         44 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                     (h2c_data_aligner)                                                                                                               |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c_data_aligner |          8 |          8 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|                     u_st_shifter                                                                                                                     |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c_data_shifter |         36 |         36 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   h2c_err_handling                                                                                                                   |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_err_handling |         98 |         98 |       0 |    0 |    135 |      0 |      0 |    0 |          0 |
|                   h2c_reg                                                                                                                            |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_h2c_reg |         65 |         65 |       0 |    0 |    157 |      0 |      0 |    0 |          0 |
|                   mdma_pkt_rd_core_inst                                                                                                              |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_pkt_rd_core |       1301 |       1061 |     240 |    0 |   1807 |      0 |      0 |    0 |          0 |
|                     (mdma_pkt_rd_core_inst)                                                                                                          |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_pkt_rd_core |        448 |        448 |       0 |    0 |   1316 |      0 |      0 |    0 |          0 |
|                     mqdma_dsco_fifo                                                                                                                  |                                     design_1_qdma_0_0_qdma_v4_0_2_dma5_small_fifo |        186 |        146 |      40 |    0 |     11 |      0 |      0 |    0 |          0 |
|                     pend_fifo                                                                                                                        |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram |        375 |        303 |      72 |    0 |    277 |      0 |      0 |    0 |          0 |
|                       (pend_fifo)                                                                                                                    |                                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram |         33 |         33 |       0 |    0 |    181 |      0 |      0 |    0 |          0 |
|                       RD_OUT_AXI_REG.u_axi_fifo                                                                                                      |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int |        344 |        272 |      72 |    0 |     96 |      0 |      0 |    0 |          0 |
|                         (RD_OUT_AXI_REG.u_axi_fifo)                                                                                                  |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut_int |        211 |        211 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized7 |        133 |         61 |      72 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     u_dsci_fifo                                                                                                                      |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized5 |        293 |        165 |     128 |    0 |    203 |      0 |      0 |    0 |          0 |
|                       (u_dsci_fifo)                                                                                                                  |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized5 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized6 |        284 |        156 |     128 |    0 |    194 |      0 |      0 |    0 |          0 |
|                 u_dma_err_handling_aggregation                                                                                                       |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_err_handling__parameterized0 |         52 |         52 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|                 u_mdma_c2h_reg                                                                                                                       |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_ind_reg |       1337 |       1121 |     216 |    0 |    941 |      0 |      0 |    0 |          0 |
|                   (u_mdma_c2h_reg)                                                                                                                   |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_ind_reg |       1305 |       1089 |     216 |    0 |    930 |      0 |      0 |    0 |          0 |
|                   u_ctxt_req_fifo_lut                                                                                                                |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized6 |         33 |         33 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                 u_mdma_glbl_reg                                                                                                                      |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_glbl_reg |        585 |        461 |     124 |    0 |    588 |      0 |      0 |    0 |          0 |
|               dma_enable.sts_out_mux                                                                                                                 |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_sts_out_mux |         21 |         21 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 (dma_enable.sts_out_mux)                                                                                                             |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_sts_out_mux |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 u_ctxt_tm_rra                                                                                                                        |                            design_1_qdma_0_0_qdma_v4_0_2_dma5_rra__parameterized2 |         21 |         21 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               dma_enable.u_sts_mux                                                                                                                   |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_tm_sts_mux |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 u_c2hst_sts                                                                                                                          |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               dma_enable.vul_dma_for_mm.vul_dma                                                                                                      |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_xdma_top |       5829 |       4885 |     940 |    4 |  10394 |      0 |      0 |    0 |          0 |
|                 (dma_enable.vul_dma_for_mm.vul_dma)                                                                                                  |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_xdma_top |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 RD                                                                                                                                   |                           design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr__parameterized0 |       3199 |       2723 |     474 |    2 |   5736 |      0 |      0 |    0 |          0 |
|                   (RD)                                                                                                                               |                           design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr__parameterized0 |          4 |          4 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|                   gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                            |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr_eng__parameterized0 |       3082 |       2646 |     434 |    2 |   5617 |      0 |      0 |    0 |          0 |
|                     (gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST)                                                                                        |                       design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr_eng__parameterized0 |       1804 |       1696 |     106 |    2 |   5204 |      0 |      0 |    0 |          0 |
|                     DSC_FIFO                                                                                                                         |                                  design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead_28 |        302 |        150 |     152 |    0 |    242 |      0 |      0 |    0 |          0 |
|                     RRQ_FIFO                                                                                                                         |                                 design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead2_29 |        222 |        134 |      88 |    0 |    136 |      0 |      0 |    0 |          0 |
|                     WR_HDR_FIFO                                                                                                                      |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized1 |        103 |         55 |      48 |    0 |     17 |      0 |      0 |    0 |          0 |
|                     mm_wbrq_fifo                                                                                                                     |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized2 |        653 |        613 |      40 |    0 |     18 |      0 |      0 |    0 |          0 |
|                   mm_wbrq_arb                                                                                                                        |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo_26 |        114 |         74 |      40 |    0 |     75 |      0 |      0 |    0 |          0 |
|                     Fifowhead.fifoInfo                                                                                                               |                                 design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync_27 |        114 |         74 |      40 |    0 |     75 |      0 |      0 |    0 |          0 |
|                 WR                                                                                                                                   |                                           design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr |       2630 |       2162 |     466 |    2 |   4657 |      0 |      0 |    0 |          0 |
|                   (WR)                                                                                                                               |                                           design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr |          4 |          4 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|                   gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                            |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr_eng |       2511 |       2083 |     426 |    2 |   4538 |      0 |      0 |    0 |          0 |
|                     (gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST)                                                                                        |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_rdwr_eng |       1473 |       1381 |      90 |    2 |   4133 |      0 |      0 |    0 |          0 |
|                     DSC_FIFO                                                                                                                         |                                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead |        314 |        162 |     152 |    0 |    255 |      0 |      0 |    0 |          0 |
|                     RRQ_FIFO                                                                                                                         |                                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead2 |        270 |        190 |      80 |    0 |    121 |      0 |      0 |    0 |          0 |
|                     WR_HDR_FIFO                                                                                                                      |                                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO |        118 |         54 |      64 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     mm_wbrq_fifo                                                                                                                     |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized0 |        340 |        300 |      40 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   mm_wbrq_arb                                                                                                                        |                                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo |        115 |         75 |      40 |    0 |     75 |      0 |      0 |    0 |          0 |
|                     Fifowhead.fifoInfo                                                                                                               |                                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync |        115 |         75 |      40 |    0 |     75 |      0 |      0 |    0 |          0 |
|               dma_pcie_msix_mux_inst                                                                                                                 |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_msix_mux |        330 |        330 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 (dma_pcie_msix_mux_inst)                                                                                                             |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_msix_mux |        313 |        313 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 mqdma_round_robin_msix                                                                                                               |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_round_robin__parameterized1 |         19 |         19 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               dma_pcie_req                                                                                                                           |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_req |      17529 |      15913 |    1616 |    0 |   9338 |      0 |      1 |    0 |          0 |
|                 (dma_pcie_req)                                                                                                                       |                                       design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_req |         14 |         14 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                 ERR_WCP                                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized8 |         19 |         11 |       8 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 TAG_FIFO_EVEN                                                                                                                        |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized5 |         25 |         17 |       8 |    0 |     17 |      0 |      0 |    0 |          0 |
|                 TAG_FIFO_ODD                                                                                                                         |                  design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized5_20 |         30 |         22 |       8 |    0 |     17 |      0 |      0 |    0 |          0 |
|                 axis_data_fifo                                                                                                                       |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized59 |        847 |        495 |     352 |    0 |     19 |      0 |      0 |    0 |          0 |
|                   (axis_data_fifo)                                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized59 |          9 |          9 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                   RAM_INST[0].u_ram                                                                                                                  |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized70 |        838 |        486 |     352 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 dma5_pcie_err_rcp                                                                                                                    |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_err_rcp |        190 |        142 |      48 |    0 |    127 |      0 |      0 |    0 |          0 |
|                   (dma5_pcie_err_rcp)                                                                                                                |                                   design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_err_rcp |         10 |         10 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                   RCP_ERR_FIFO0                                                                                                                      |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized6 |         71 |         47 |      24 |    0 |     45 |      0 |      0 |    0 |          0 |
|                   RCP_ERR_FIFO1                                                                                                                      |                     design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead__parameterized7 |        110 |         86 |      24 |    0 |     57 |      0 |      0 |    0 |          0 |
|                   rrq_err_arb                                                                                                                        |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_rrarb_block |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 dma_pcie_rq                                                                                                                          |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rq |       6730 |       6346 |     384 |    0 |   4717 |      0 |      0 |    0 |          0 |
|                   (dma_pcie_rq)                                                                                                                      |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rq |        337 |        337 |       0 |    0 |   1224 |      0 |      0 |    0 |          0 |
|                   RQ_FIFO                                                                                                                            |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead2__parameterized3 |       1364 |       1364 |       0 |    0 |   1240 |      0 |      0 |    0 |          0 |
|                   RREQ_FIFO                                                                                                                          |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead2__parameterized1 |        154 |        154 |       0 |    0 |    230 |      0 |      0 |    0 |          0 |
|                   RRQ_TAG_USED_FIFO                                                                                                                  |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead2__parameterized0 |         47 |         47 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|                   WREQ_FIFO                                                                                                                          |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOHead2__parameterized2 |        176 |        176 |       0 |    0 |    310 |      0 |      0 |    0 |          0 |
|                   WTLP_DAT_FIFO_0                                                                                                                    |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized6 |        448 |        296 |     152 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   WTLP_DAT_FIFO_1                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized6_25 |        455 |        303 |     152 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   WTLP_HDR_FIFO                                                                                                                      |                         design_1_qdma_0_0_qdma_v4_0_2_GenericFIFO__parameterized8 |        112 |         32 |      80 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   u_dma_pcie_rq_wpl_align                                                                                                            |              design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rq_wpl_align__parameterized0 |       3665 |       3665 |       0 |    0 |   1606 |      0 |      0 |    0 |          0 |
|                 rc_new                                                                                                                               |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rc_new |       9547 |       8739 |     808 |    0 |   4154 |      0 |      1 |    0 |          0 |
|                   (rc_new)                                                                                                                           |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rc_new |         84 |         76 |       8 |    0 |     56 |      0 |      0 |    0 |          0 |
|                   axis_data_fifo                                                                                                                     |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized54 |        450 |        154 |     296 |    0 |     11 |      0 |      0 |    0 |          0 |
|                     (axis_data_fifo)                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized54 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized64 |        441 |        145 |     296 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   axis_tuser_fifo                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized55 |        167 |        127 |      40 |    0 |     53 |      0 |      0 |    0 |          0 |
|                     (axis_tuser_fifo)                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized55 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized65 |        157 |        117 |      40 |    0 |     44 |      0 |      0 |    0 |          0 |
|                   hdr_fifo                                                                                                                           |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized56 |        736 |        672 |      64 |    0 |     55 |      0 |      0 |    0 |          0 |
|                     (hdr_fifo)                                                                                                                       |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized56 |         41 |         41 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized66 |        388 |        372 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     RAM_INST[1].u_ram                                                                                                                |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized66_22 |        209 |        193 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     RAM_INST[2].u_ram                                                                                                                |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized66_23 |         65 |         49 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     RAM_INST[3].u_ram                                                                                                                |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized66_24 |         83 |         67 |      16 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   stg2_aln                                                                                                                           |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rc_stg2_aln |       4615 |       4263 |     352 |    0 |   2878 |      0 |      1 |    0 |          0 |
|                     (stg2_aln)                                                                                                                       |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rc_stg2_aln |       4136 |       4136 |       0 |    0 |   2869 |      0 |      0 |    0 |          0 |
|                     in_fifo                                                                                                                          |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized58 |        375 |         23 |     352 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       (in_fifo)                                                                                                                      |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized58 |         23 |         23 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized69 |        352 |          0 |     352 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     stg2_tag_ram                                                                                                                     |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized68 |        105 |        105 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                   u_aln                                                                                                                              |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rc_aln |       3513 |       3465 |      48 |    0 |   1101 |      0 |      0 |    0 |          0 |
|                     (u_aln)                                                                                                                          |                                    design_1_qdma_0_0_qdma_v4_0_2_dma5_pcie_rc_aln |       1876 |       1860 |      16 |    0 |   1037 |      0 |      0 |    0 |          0 |
|                     tlp_info_fifo                                                                                                                    |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized57 |       1640 |       1608 |      32 |    0 |     64 |      0 |      0 |    0 |          0 |
|                       (tlp_info_fifo)                                                                                                                |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized57 |       1525 |       1525 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                       RAM_INST[0].u_ram                                                                                                              |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized67 |        115 |         83 |      32 |    0 |     53 |      0 |      0 |    0 |          0 |
|                 tag_fifo_even_inst                                                                                                                   |                                  design_1_qdma_0_0_qdma_v4_0_2_dma5_tag_fifo_bram |         42 |         42 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                 tag_fifo_odd_inst                                                                                                                    |                               design_1_qdma_0_0_qdma_v4_0_2_dma5_tag_fifo_bram_21 |         41 |         41 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|                 u_req_err_handling                                                                                                                   |              design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_err_handling__parameterized3 |         46 |         46 |       0 |    0 |    141 |      0 |      0 |    0 |          0 |
|               reset_cntrlr                                                                                                                           |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_axi_pcie_reset_cntrlr |         18 |         18 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|               u_dma5_req_fab                                                                                                                         |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab |       3803 |       3079 |     672 |   52 |   4704 |     16 |      1 |    0 |          0 |
|                 (u_dma5_req_fab)                                                                                                                     |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab |        106 |          2 |     104 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 axidma_rrq_arb                                                                                                                       |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo__parameterized4 |         91 |         11 |      80 |    0 |    108 |      0 |      0 |    0 |          0 |
|                   Fifowhead.fifoInfo                                                                                                                 |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync__parameterized4 |         91 |         11 |      80 |    0 |    108 |      0 |      0 |    0 |          0 |
|                 pcie_eng_rrq_arb                                                                                                                     |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo__parameterized2 |        428 |        340 |      88 |    0 |    132 |      0 |      0 |    0 |          0 |
|                   Fifowhead.fifoInfo                                                                                                                 |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync__parameterized2 |        289 |        201 |      88 |    0 |    126 |      0 |      0 |    0 |          0 |
|                   arbchnls                                                                                                                           |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_block__parameterized1 |        139 |        139 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     genarb[0].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized4 |        123 |        123 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     genarb[2].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized6 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     genarb[3].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized7 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 pcie_eng_wrq_arb                                                                                                                     |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_fifo__parameterized3 |        185 |        185 |       0 |    0 |    165 |      0 |      0 |    0 |          0 |
|                   Fifowhead.fifoInfo                                                                                                                 |                    design_1_qdma_0_0_qdma_v4_0_2_GenericFIFOAsync__parameterized3 |        174 |        174 |       0 |    0 |    135 |      0 |      0 |    0 |          0 |
|                   arbchnls                                                                                                                           |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_block__parameterized2 |         11 |         11 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|                     genarb[0].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized8 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     genarb[1].inst                                                                                                                   |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized9 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     genarb[2].inst                                                                                                                   |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized10 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     genarb[3].inst                                                                                                                   |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized11 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     genarb[4].inst                                                                                                                   |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized12 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     genarb[5].inst                                                                                                                   |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dcarb_entity__parameterized13 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 u_req_fab_wr                                                                                                                         |                                     design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_wr |       2994 |       2542 |     400 |   52 |   4299 |     16 |      1 |    0 |          0 |
|                   (u_req_fab_wr)                                                                                                                     |                                     design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_wr |         62 |         10 |       0 |   52 |   1406 |      0 |      0 |    0 |          0 |
|                   aximm_en.aximm_hdr_fifo_inst                                                                                                       |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized49 |        176 |         88 |      88 |    0 |    117 |      0 |      0 |    0 |          0 |
|                     (aximm_en.aximm_hdr_fifo_inst)                                                                                                   |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized49 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized59 |        153 |         65 |      88 |    0 |     99 |      0 |      0 |    0 |          0 |
|                   aximm_en.aximm_pld_fifo_inst                                                                                                       |                 design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized4 |         18 |         18 |       0 |    0 |    605 |      0 |      0 |    0 |          0 |
|                   aximm_en.u_aximm_pld_data                                                                                                          |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized60 |        334 |        334 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|                   pcie_hdr_fifo_inst                                                                                                                 |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized53 |        808 |        704 |     104 |    0 |    167 |      0 |      0 |    0 |          0 |
|                     (pcie_hdr_fifo_inst)                                                                                                             |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized53 |          8 |          8 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                     RAM_INST[0].u_ram                                                                                                                |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized63 |        800 |        696 |     104 |    0 |    145 |      0 |      0 |    0 |          0 |
|                   pcie_pld_fifo_inst                                                                                                                 |               design_1_qdma_0_0_qdma_v4_0_2_dma5_mdma_fifo_bram__parameterized4_7 |         18 |         18 |       0 |    0 |    611 |      0 |      0 |    0 |          0 |
|                   req_fab_wr_mgmt_inst                                                                                                               |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_wr_mgmt |       1318 |       1110 |     208 |    0 |   1177 |      0 |      0 |    0 |          0 |
|                     (req_fab_wr_mgmt_inst)                                                                                                           |                                design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_wr_mgmt |         38 |         38 |       0 |    0 |     94 |      0 |      0 |    0 |          0 |
|                     gen_aximm_mgmt.aximm_wr_mgmt_inst                                                                                                |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_mgmt_init |        426 |        370 |      56 |    0 |    369 |      0 |      0 |    0 |          0 |
|                       (gen_aximm_mgmt.aximm_wr_mgmt_inst)                                                                                            |                              design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_mgmt_init |         92 |         92 |       0 |    0 |    261 |      0 |      0 |    0 |          0 |
|                       pri_arb_tlp_rra_gen.u_pri_rra                                                                                                  |                                         design_1_qdma_0_0_qdma_v4_0_2_dma5_rra_17 |         36 |         36 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       req_fifo_lut_gen[0].req_fifo_inst                                                                                              |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_18 |        144 |        120 |      24 |    0 |     49 |      0 |      0 |    0 |          0 |
|                         (req_fifo_lut_gen[0].req_fifo_inst)                                                                                          |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_18 |         46 |         46 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized61_19 |        118 |         94 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                       tlp_fifo_lut_gen[1].tlp_fifo_inst                                                                                              |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized51 |        156 |        124 |      32 |    0 |     57 |      0 |      0 |    0 |          0 |
|                         (tlp_fifo_lut_gen[1].tlp_fifo_inst)                                                                                          |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized51 |         90 |         90 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized62 |         67 |         35 |      32 |    0 |     42 |      0 |      0 |    0 |          0 |
|                     pcie_wr_mgmt_inst                                                                                                                |              design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_mgmt_init__parameterized0 |        855 |        703 |     152 |    0 |    710 |      0 |      0 |    0 |          0 |
|                       (pcie_wr_mgmt_inst)                                                                                                            |              design_1_qdma_0_0_qdma_v4_0_2_dma5_req_fab_mgmt_init__parameterized0 |         99 |         99 |       0 |    0 |    440 |      0 |      0 |    0 |          0 |
|                       gen_chnl_rra.u_req_rra_inst                                                                                                    |             design_1_qdma_0_0_qdma_v4_0_2_dma5_axi4mm_round_robin__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       req_fifo_lut_gen[0].req_fifo_inst                                                                                              |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50 |        144 |        120 |      24 |    0 |     49 |      0 |      0 |    0 |          0 |
|                         (req_fifo_lut_gen[0].req_fifo_inst)                                                                                          |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50 |         45 |         45 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized61_16 |        120 |         96 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                       req_fifo_lut_gen[2].req_fifo_inst                                                                                              |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_9 |        146 |        122 |      24 |    0 |     51 |      0 |      0 |    0 |          0 |
|                         (req_fifo_lut_gen[2].req_fifo_inst)                                                                                          |                    design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_9 |         38 |         38 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized61_15 |        120 |         96 |      24 |    0 |     36 |      0 |      0 |    0 |          0 |
|                       req_fifo_lut_gen[3].req_fifo_inst                                                                                              |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_10 |         50 |         26 |      24 |    0 |     45 |      0 |      0 |    0 |          0 |
|                         (req_fifo_lut_gen[3].req_fifo_inst)                                                                                          |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_10 |         13 |         13 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized61_14 |         37 |         13 |      24 |    0 |     30 |      0 |      0 |    0 |          0 |
|                       req_fifo_lut_gen[4].req_fifo_inst                                                                                              |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_11 |         55 |         31 |      24 |    0 |     29 |      0 |      0 |    0 |          0 |
|                         (req_fifo_lut_gen[4].req_fifo_inst)                                                                                          |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_11 |         21 |         21 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                  design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized61_13 |         34 |         10 |      24 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       req_fifo_lut_gen[5].req_fifo_inst                                                                                              |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_12 |         55 |         31 |      24 |    0 |     31 |      0 |      0 |    0 |          0 |
|                         (req_fifo_lut_gen[5].req_fifo_inst)                                                                                          |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized50_12 |         19 |         19 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized61 |         36 |         12 |      24 |    0 |     16 |      0 |      0 |    0 |          0 |
|                       tlp_fifo_lut_gen[0].tlp_fifo_inst                                                                                              |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized52 |        331 |        299 |      32 |    0 |     60 |      0 |      0 |    0 |          0 |
|                         (tlp_fifo_lut_gen[0].tlp_fifo_inst)                                                                                          |                      design_1_qdma_0_0_qdma_v4_0_2_dma5_fifo_lut__parameterized52 |        239 |        239 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                         RAM_INST[0].u_ram                                                                                                            |                     design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized16 |        111 |         79 |      32 |    0 |     45 |      0 |      0 |    0 |          0 |
|                     std_rra_gen.u_ch0_tlp_rra                                                                                                        |                                            design_1_qdma_0_0_qdma_v4_0_2_dma5_rra |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   u_pcie_pld_data                                                                                                                    |                   design_1_qdma_0_0_qdma_v4_0_2_dma5_dport_ram__parameterized60_8 |        260 |        260 |       0 |    0 |    216 |      8 |      0 |    0 |          0 |
|               usr_irq_xpm_cdc                                                                                                                        |                                                design_1_qdma_0_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           no_alf_cap.u_axi4l_mux                                                                                                                     |                                   design_1_qdma_0_0_qdma_v4_0_2_mailbox_axi4l_mux |         26 |         26 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           qdma_msix_soft_i                                                                                                                           |                                       design_1_qdma_0_0_qdma_v4_0_2_soft_msix_top |       1667 |       1627 |      40 |    0 |   1420 |      8 |      0 |    0 |          0 |
|             soft_msix_intfc_i                                                                                                                        |                                     design_1_qdma_0_0_qdma_v4_0_2_soft_msix_intfc |       1667 |       1627 |      40 |    0 |   1420 |      8 |      0 |    0 |          0 |
|               (soft_msix_intfc_i)                                                                                                                    |                                     design_1_qdma_0_0_qdma_v4_0_2_soft_msix_intfc |         19 |         19 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|               bram_msix_inst                                                                                                                         |                                      design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram |         92 |         92 |       0 |    0 |     95 |      8 |      0 |    0 |          0 |
|                 (bram_msix_inst)                                                                                                                     |                                      design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram |         16 |         16 |       0 |    0 |     95 |      0 |      0 |    0 |          0 |
|                 BRAM4K[0].bram_4k_int                                                                                                                |                               design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[1].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[2].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_1 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[3].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_2 |         37 |         37 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[4].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_3 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[5].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[6].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_5 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 BRAM4K[7].bram_4k_int                                                                                                                |                             design_1_qdma_0_0_qdma_v4_0_2_soft_msix_bram_4k_int_6 |         37 |         37 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|               msix_ctrl_i                                                                                                                            |                                      design_1_qdma_0_0_qdma_v4_0_2_soft_msix_ctrl |        252 |        252 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|               msix_table_intfc_i                                                                                                                     |                               design_1_qdma_0_0_qdma_v4_0_2_soft_msix_table_intfc |       1305 |       1265 |      40 |    0 |   1179 |      0 |      0 |    0 |          0 |
|                 (msix_table_intfc_i)                                                                                                                 |                               design_1_qdma_0_0_qdma_v4_0_2_soft_msix_table_intfc |       1137 |       1137 |       0 |    0 |   1115 |      0 |      0 |    0 |          0 |
|                 pba_ram_i                                                                                                                            |                                   design_1_qdma_0_0_qdma_v4_0_2_soft_msix_pba_ram |        170 |        130 |      40 |    0 |     64 |      0 |      0 |    0 |          0 |
|                   (pba_ram_i)                                                                                                                        |                                   design_1_qdma_0_0_qdma_v4_0_2_soft_msix_pba_ram |        130 |        130 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   xpm_memory_sdpram_inst                                                                                                             |                                               design_1_qdma_0_0_xpm_memory_sdpram |         40 |          0 |      40 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     xpm_memory_base_inst                                                                                                             |                                                 design_1_qdma_0_0_xpm_memory_base |         40 |          0 |      40 |    0 |     64 |      0 |      0 |    0 |          0 |
|           ram_top                                                                                                                                    |                                        design_1_qdma_0_0_qdma_v4_0_2_dma5_ram_top |        983 |        663 |     320 |    0 |   1235 |     56 |     10 |   10 |          0 |
|             C2H_MM0_DAT_FIFO                                                                                                                         |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized9 |          3 |          3 |       0 |    0 |      4 |      8 |      0 |    0 |          0 |
|               (C2H_MM0_DAT_FIFO)                                                                                                                     |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized9 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized10__4 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized10__4 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             C2H_ST_PLD                                                                                                                               |     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized9__xdcDup__3 |          3 |          3 |       0 |    0 |      4 |      8 |      0 |    0 |          0 |
|               (C2H_ST_PLD)                                                                                                                           |     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized9__xdcDup__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized10__5 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized10__5 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             DESC_REQ_FIFO_RAM_INST                                                                                                                   |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized17 |          3 |          3 |       0 |    0 |      4 |      1 |      0 |    0 |          0 |
|               (DESC_REQ_FIFO_RAM_INST)                                                                                                               |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized17 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized15 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized15 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             DSC_CTXT_RAM                                                                                                                             |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    5 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    5 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                 design_1_qdma_0_0_xpm_memory_base__parameterized7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    5 |          0 |
|             FUNC_MAP_RAM                                                                                                                             |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized5 |          4 |          4 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (FUNC_MAP_RAM)                                                                                                                         |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized5 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                 design_1_qdma_0_0_xpm_memory_base__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             H2C_MM0_DAT_FIFO                                                                                                                         |     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized9__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      8 |      0 |    0 |          0 |
|               (H2C_MM0_DAT_FIFO)                                                                                                                     |     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized9__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized10 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized10 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             H2C_PCIE_DSC_CPLD_RAM                                                                                                                    |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized8 |          3 |          3 |       0 |    0 |      4 |      7 |      1 |    0 |          0 |
|               (H2C_PCIE_DSC_CPLD_RAM)                                                                                                                |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized8 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized9 |          0 |          0 |       0 |    0 |      0 |      7 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                 design_1_qdma_0_0_xpm_memory_base__parameterized9 |          0 |          0 |       0 |    0 |      0 |      7 |      1 |    0 |          0 |
|             H2C_PCIE_DSC_CPLI_RAM                                                                                                                    |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized7 |         10 |         10 |       0 |    0 |      4 |      2 |      0 |    0 |          0 |
|               (H2C_PCIE_DSC_CPLI_RAM)                                                                                                                |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized7 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized8 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                 design_1_qdma_0_0_xpm_memory_base__parameterized8 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|             INT_CTXT_RAM_INST                                                                                                                        |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized16 |         28 |         28 |       0 |    0 |      4 |      2 |      0 |    0 |          0 |
|               (INT_CTXT_RAM_INST)                                                                                                                    |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized16 |         28 |         28 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized14 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized14 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|             MASTER_READ_BRAM                                                                                                                         |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized13 |        435 |        435 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               (MASTER_READ_BRAM)                                                                                                                     |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized13 |        435 |        435 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized11__2 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized11__2 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             MASTER_WRITE_FIFO                                                                                                                        |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized13__xdcDup__1 |        128 |        128 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               (MASTER_WRITE_FIFO)                                                                                                                    |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized13__xdcDup__1 |        128 |        128 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized11 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized11 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             PEND_FIFO_RAM_INST                                                                                                                       |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized24 |          3 |          3 |       0 |    0 |      4 |      2 |      0 |    0 |          0 |
|               (PEND_FIFO_RAM_INST)                                                                                                                   |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized24 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized21 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized21 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|             PFCH_CTXT_RAM_INST                                                                                                                       |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized18 |          4 |          4 |       0 |    0 |      4 |      1 |      0 |    0 |          0 |
|               (PFCH_CTXT_RAM_INST)                                                                                                                   |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized18 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized16 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized16 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             PFCH_LL_RAM_INST                                                                                                                         |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized20 |          8 |          8 |       0 |    0 |    135 |      0 |      0 |    2 |          0 |
|               (PFCH_LL_RAM_INST)                                                                                                                     |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized20 |          8 |          8 |       0 |    0 |    135 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    2 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    2 |          0 |
|             QID_FIFO_RAM                                                                                                                             |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized14 |          3 |          3 |       0 |    0 |      4 |      1 |      0 |    0 |          0 |
|               (QID_FIFO_RAM)                                                                                                                         |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized14 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             RRQ_RAM_EVN                                                                                                                              |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized26__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized22 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized22 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             RRQ_RAM_ODD                                                                                                                              |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized26 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized22__2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized22__2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             TAG_RAM_EVEN                                                                                                                             |     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized4__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (TAG_RAM_EVEN)                                                                                                                         |     design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized4__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                               design_1_qdma_0_0_xpm_memory_sdpram__parameterized5 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                 design_1_qdma_0_0_xpm_memory_base__parameterized5 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             TAG_RAM_ODD                                                                                                                              |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (TAG_RAM_ODD)                                                                                                                          |                design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                            design_1_qdma_0_0_xpm_memory_sdpram__parameterized5__2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                              design_1_qdma_0_0_xpm_memory_base__parameterized5__2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             WRB_COAL_DATA_RAM                                                                                                                        |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized15 |        323 |          3 |     320 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               (WRB_COAL_DATA_RAM)                                                                                                                    |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized15 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__1 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__1 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__2 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__2 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__3 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__3 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__4 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__4 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__5 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__5 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__6 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__6 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized13__7 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized13__7 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized13 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized13 |         40 |          0 |      40 |    0 |    128 |      0 |      0 |    0 |          0 |
|             WRB_CTXT_RAM_INST                                                                                                                        |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized21 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    3 |          0 |
|               (WRB_CTXT_RAM_INST)                                                                                                                    |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized21 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    3 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    3 |          0 |
|             c2h_timer_ram_inst_0                                                                                                                     |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (c2h_timer_ram_inst_0)                                                                                                                 |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23__xdcDup__1 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                              design_1_qdma_0_0_xpm_memory_sdpram__parameterized20 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                                design_1_qdma_0_0_xpm_memory_base__parameterized20 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             c2h_timer_ram_inst_1                                                                                                                     |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23__xdcDup__2 |          3 |          3 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (c2h_timer_ram_inst_1)                                                                                                                 |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23__xdcDup__2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized20__6 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized20__6 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             c2h_timer_ram_inst_2                                                                                                                     |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23__xdcDup__3 |          3 |          3 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (c2h_timer_ram_inst_2)                                                                                                                 |    design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23__xdcDup__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized20__5 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized20__5 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             c2h_timer_ram_inst_3                                                                                                                     |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23 |          3 |          3 |       0 |    0 |      4 |      0 |      1 |    0 |          0 |
|               (c2h_timer_ram_inst_3)                                                                                                                 |               design_1_qdma_0_0_qdma_v4_0_2_dma5_xpm_sdpram_wrap__parameterized23 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                      |                           design_1_qdma_0_0_xpm_memory_sdpram__parameterized20__4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                 xpm_memory_base_inst                                                                                                                 |                             design_1_qdma_0_0_xpm_memory_base__parameterized20__4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|           xpm_cdc_array_single_msixen_i                                                                                                              |                                         design_1_qdma_0_0_xpm_cdc_array_single__2 |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|           xpm_cdc_array_single_msixmask_i                                                                                                            |                                            design_1_qdma_0_0_xpm_cdc_array_single |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|           xpm_cdc_single_msix_fail_i                                                                                                                 |                                               design_1_qdma_0_0_xpm_cdc_single__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           xpm_cdc_single_msix_sent_i                                                                                                                 |                                                  design_1_qdma_0_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     resetn_inv_0                                                                                                                                     |                                                           design_1_resetn_inv_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     rst_clk_wiz_100M                                                                                                                                 |                                                       design_1_rst_clk_wiz_100M_0 |         14 |         13 |       0 |    1 |     34 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                             |                                        design_1_rst_clk_wiz_100M_0_proc_sys_reset |         14 |         13 |       0 |    1 |     34 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                                                                         |                                        design_1_rst_clk_wiz_100M_0_proc_sys_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                                                                      |                                                   design_1_rst_clk_wiz_100M_0_lpf |          5 |          4 |       0 |    1 |     17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                                                                  |                                                   design_1_rst_clk_wiz_100M_0_lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                                 |                                              design_1_rst_clk_wiz_100M_0_cdc_sync |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                                  |                                            design_1_rst_clk_wiz_100M_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                                                                          |                                          design_1_rst_clk_wiz_100M_0_sequence_psr |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                                                                      |                                          design_1_rst_clk_wiz_100M_0_sequence_psr |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                                                                |                                               design_1_rst_clk_wiz_100M_0_upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|     util_ds_buf                                                                                                                                      |                                                            design_1_util_ds_buf_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                             |                                                design_1_util_ds_buf_0_util_ds_buf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


