<profile>

<section name = "Vitis HLS Report for 'mmult_fpga'" level="0">
<item name = "Date">Thu Oct 17 03:36:19 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">mmult_fpga</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">300891, 300891, 2.006 ms, 2.006 ms, 300822, 300822, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="execution_U0">execution, 300821, 300821, 2.006 ms, 2.006 ms, 300821, 300821, none</column>
<column name="read3_U0">read3, 133192, 133192, 0.888 ms, 0.888 ms, 133192, 133192, none</column>
<column name="write_U0">write_r, 133191, 133191, 0.888 ms, 0.888 ms, 133191, 133191, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, 396, 268, -</column>
<column name="Instance">154, 160, 25978, 20478, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">35, 44, 18, 29, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="b0_m_axi_U">b0_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="b1_m_axi_U">b1_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="b2_m_axi_U">b2_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="execution_U0">execution, 64, 160, 18705, 13670, 0</column>
<column name="read3_U0">read3, 0, 0, 2115, 625, 0</column>
<column name="write_U0">write_r, 0, 0, 667, 1004, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="A_tmp_U">0, 99, 0, -, 2, 32, 64</column>
<column name="B_tmp_U">0, 99, 0, -, 2, 32, 64</column>
<column name="C_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="result_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_sub_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_sub_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_sub_n">and, 0, 0, 2, 1, 1</column>
<column name="read3_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, mmult_fpga, return value</column>
<column name="m_axi_b0_AWVALID">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWREADY">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWADDR">out, 64, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWID">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWLEN">out, 8, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWSIZE">out, 3, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWBURST">out, 2, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWLOCK">out, 2, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWCACHE">out, 4, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWPROT">out, 3, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWQOS">out, 4, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWREGION">out, 4, m_axi, b0, pointer</column>
<column name="m_axi_b0_AWUSER">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_WVALID">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_WREADY">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_WDATA">out, 512, m_axi, b0, pointer</column>
<column name="m_axi_b0_WSTRB">out, 64, m_axi, b0, pointer</column>
<column name="m_axi_b0_WLAST">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_WID">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_WUSER">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARVALID">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARREADY">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARADDR">out, 64, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARID">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARLEN">out, 8, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARSIZE">out, 3, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARBURST">out, 2, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARLOCK">out, 2, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARCACHE">out, 4, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARPROT">out, 3, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARQOS">out, 4, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARREGION">out, 4, m_axi, b0, pointer</column>
<column name="m_axi_b0_ARUSER">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_RVALID">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_RREADY">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_RDATA">in, 512, m_axi, b0, pointer</column>
<column name="m_axi_b0_RLAST">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_RID">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_RUSER">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_RRESP">in, 2, m_axi, b0, pointer</column>
<column name="m_axi_b0_BVALID">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_BREADY">out, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_BRESP">in, 2, m_axi, b0, pointer</column>
<column name="m_axi_b0_BID">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b0_BUSER">in, 1, m_axi, b0, pointer</column>
<column name="m_axi_b1_AWVALID">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWREADY">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWADDR">out, 64, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWID">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWLEN">out, 8, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWSIZE">out, 3, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWBURST">out, 2, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWLOCK">out, 2, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWCACHE">out, 4, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWPROT">out, 3, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWQOS">out, 4, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWREGION">out, 4, m_axi, b1, pointer</column>
<column name="m_axi_b1_AWUSER">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_WVALID">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_WREADY">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_WDATA">out, 512, m_axi, b1, pointer</column>
<column name="m_axi_b1_WSTRB">out, 64, m_axi, b1, pointer</column>
<column name="m_axi_b1_WLAST">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_WID">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_WUSER">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARVALID">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARREADY">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARADDR">out, 64, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARID">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARLEN">out, 8, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARSIZE">out, 3, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARBURST">out, 2, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARLOCK">out, 2, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARCACHE">out, 4, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARPROT">out, 3, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARQOS">out, 4, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARREGION">out, 4, m_axi, b1, pointer</column>
<column name="m_axi_b1_ARUSER">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_RVALID">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_RREADY">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_RDATA">in, 512, m_axi, b1, pointer</column>
<column name="m_axi_b1_RLAST">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_RID">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_RUSER">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_RRESP">in, 2, m_axi, b1, pointer</column>
<column name="m_axi_b1_BVALID">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_BREADY">out, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_BRESP">in, 2, m_axi, b1, pointer</column>
<column name="m_axi_b1_BID">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b1_BUSER">in, 1, m_axi, b1, pointer</column>
<column name="m_axi_b2_AWVALID">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWREADY">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWADDR">out, 64, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWID">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWLEN">out, 8, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWSIZE">out, 3, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWBURST">out, 2, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWLOCK">out, 2, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWCACHE">out, 4, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWPROT">out, 3, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWQOS">out, 4, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWREGION">out, 4, m_axi, b2, pointer</column>
<column name="m_axi_b2_AWUSER">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_WVALID">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_WREADY">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_WDATA">out, 512, m_axi, b2, pointer</column>
<column name="m_axi_b2_WSTRB">out, 64, m_axi, b2, pointer</column>
<column name="m_axi_b2_WLAST">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_WID">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_WUSER">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARVALID">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARREADY">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARADDR">out, 64, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARID">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARLEN">out, 8, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARSIZE">out, 3, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARBURST">out, 2, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARLOCK">out, 2, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARCACHE">out, 4, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARPROT">out, 3, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARQOS">out, 4, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARREGION">out, 4, m_axi, b2, pointer</column>
<column name="m_axi_b2_ARUSER">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_RVALID">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_RREADY">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_RDATA">in, 512, m_axi, b2, pointer</column>
<column name="m_axi_b2_RLAST">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_RID">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_RUSER">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_RRESP">in, 2, m_axi, b2, pointer</column>
<column name="m_axi_b2_BVALID">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_BREADY">out, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_BRESP">in, 2, m_axi, b2, pointer</column>
<column name="m_axi_b2_BID">in, 1, m_axi, b2, pointer</column>
<column name="m_axi_b2_BUSER">in, 1, m_axi, b2, pointer</column>
</table>
</item>
</section>
</profile>
