{
    "spec": "Module name: codec2_encoder_mode2400. Module specification: This module implements a CODEC2 speech encoder operating in 2400 bps mode. It processes 150 frames of speech data, encoding 10 frames (140-149) into bit streams. The module has three input ports: clk (clock), rst (active-low reset), and start_codec2 (trigger to start encoding). Output ports include encoded_bits_0[47:0] (encoded bits for the first frame), clk_count[69:0] (70-bit counter for timing), and done_codec2 (completion signal). Internally, it uses numerous signals for state management, data storage, and memory access, including encoded_bits_1 to encoded_bits_9 for storing encoded bits of frames 1-9, sp0 to sp9 for speech samples, and various address and control signals for RAM",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: codec2_encoder_mode2400\n\nExplanation: This module appears to be an encoder for the CODEC2 speech codec operating in 2400 bps mode. It processes speech samples in frames, encoding them into bit streams. The module contains a state machine that iterates through 150 frames of speech data, calling a sub-module (CODEC2_encoder_one_frame_mode2400) for each frame. It manages memory access for speech samples, encoded bits, and various intermediate values. The module outputs encoded bits for 10 frames (140-149) at the end of processing."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nInput ports:\n- clk\n- rst\n- start_codec2\n\nExplanation: \n- clk: Clock input for synchronous operations\n- rst: Active-low reset signal\n- start_codec2: Trigger to start the encoding process\n\nOutput ports:\n- encoded_bits_0[BITS_WIDTH-1:0]\n- clk_count[69:0]\n- done_codec2\n\nExplanation:\n- encoded_bits_0[BITS_WIDTH-1:0]: 48-bit wide output for encoded bits of the first frame (out of 10 frames)\n- clk_count[69:0]: 70-bit counter, likely used for timing or debugging purposes\n- done_codec2: Signal indicating completion of the entire encoding process for all frames\n\nNote: While encoded_bits_0 is explicitly defined as an output, the module internally generates encoded_bits_1 through encoded_bits_9 as well, representing the encoded bits for a total of 10 frames. These are not formally declared as module outputs but are processed internally."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nInternal signals:\n[reg [BITS_WIDTH-1:0] encoded_bits_1 to encoded_bits_9, reg [N-1:0] sp0 to sp9, reg [N-1:0] c_encode_woe, c_nlp_pitch1, c_nlp_pitch2, reg [4:0] quant0 to quant9, reg [N1-1:0] check_sig, reg [4:0] count, reg [2:0] STATE, NEXT_STATE, reg [9:0] i, reg start_oneframe, reg [N-1:0] in_prevf0, in_xq0, in_xq1, c_out_speech, c_read_c2_sn_out, reg [N1-1:0] in_mem_x, in_mem_y, c_out_mem_fir, c_out_sq, reg [9:0] addr_speech, addr_speech_0 to addr_speech_149, reg [9:0] addr_sn, reg [N-1:0] write_c2_sn, reg re_c2_sn, we_c2_sn, reg [9:0] addr_mem_fir, reg [N1-1:0] in_mem_fir, reg read_fir, write_fir, reg [9:0] addr_nlp_sq, reg [N1-1:0] in_sq, reg read_sq, write_sq]\n\nExplanation:\n- encoded_bits_1 to encoded_bits_9: Store encoded bits for frames 1-9\n- sp0 to sp9: Likely store speech samples or intermediate processing results\n- c_encode_woe, c_nlp_pitch1, c_nlp_pitch2: Related to encoding and pitch estimation\n- quant0 to quant9: Likely quantization values for different parameters\n- check_sig: Possibly used for error checking or verification\n- count: Counter for internal operations\n- STATE, NEXT_STATE: Current and next state of the FSM\n- i: Frame counter\n- start_oneframe: Trigger signal for processing one frame\n- in_prevf0, in_xq0, in_xq1: Input values for the encoder, likely related to previous frame's data\n- c_out_speech, c_read_c2_sn_out: Intermediate signals for speech data handling\n- in_mem_x, in_mem_y, c_out_mem_fir, c_out_sq: Memory-related signals for various processing stages\n- addr_speech, addr_speech_0 to addr_speech_149: Address signals for accessing speech data from different RAM blocks\n- addr_sn, write_c2_sn, re_c2_sn, we_c2_sn: Address and control signals for Sn_codec2_enc RAM\n- addr_mem_fir, in_mem_fir, read_fir, write_fir: Address and control signals for FIR memory\n- addr_nlp_sq, in_sq, read_sq, write_sq: Address and control signals for NLP square memory\n\nThese signals are used for state management, data storage, memory access, and control flow within the codec encoder module."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nmodule codec2_encoder_mode2400 (start_codec2,clk,rst,\n\n\t\t\t\t\t\t\tencoded_bits_0,\n\t\t\t\t\t\t\tclk_count,\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\tdone_codec2);\n\n\n\n\n\n\t\t\t\tparameter N = 32;\n\t\t\t\tparameter Q = 16;\n\t\t\t\tparameter BITS_WIDTH = 48;\n\t\t\t\tparameter N1 = 80;\n\t\t\t\tparameter Q1 = 16; \n\t\n\t\t\t\tinput clk,rst,start_codec2;\n\n\t\t\t\toutput reg [BITS_WIDTH-1 :0] \tencoded_bits_0;\n\t\t\t\t\t   reg [BITS_WIDTH-1 :0]\tencoded_bits_1,\n\t\t\t\t\t\t\t\t\t\t\t\tencoded_bits_2,encoded_bits_3,encoded_bits_4,encoded_bits_5,\n\t\t\t\t\t\t\t\t\t\t\t\tencoded_bits_6,encoded_bits_7,encoded_bits_8,encoded_bits_9; \n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\n\t\t\t\treg [N-1:0] sp0,sp1,sp2,sp3,sp4,sp5,sp6,sp7,sp8,sp9;\n\t\t\t\t reg [N-1:0] c_encode_woe,c_nlp_pitch1,c_nlp_pitch2;\n\t\t\t\t reg [4:0] quant0,quant1,quant2,quant3,quant4,quant5,quant6,quant7,quant8,quant9;\n\t\t\t\toutput reg done_codec2;\n\t\t\t\t\n\t\t\t\t reg [N1-1:0] check_sig;\n\t\t\t\t\n\t\t\t\t output reg [69:0] clk_count;\n\t\t\t\t reg [4:0] count;\n\n\n\n\nparameter START = 3'd0,\n          INIT_FOR = 3'd1,\n          CHECK_I = 3'd2,\n          START_CODEC_ONE_FRAME = 3'd3,\n          RUN_CODEC_ONE_FRAME = 3'd4,\n          GET_CODEC_ONE_FRAME = 3'd5,\n          INCR_I = 3'd6,\n          DONE = 3'd7;\n\nreg [2:0] STATE, NEXT_STATE;\n\nreg [9:0] i;\n\n\n\n\n\nreg start_oneframe;\nreg [N-1:0] in_prevf0,in_xq0,in_xq1,c_out_speech,c_read_c2_sn_out;\nreg [N1-1:0] in_mem_x,in_mem_y,c_out_mem_fir,c_out_sq;\n\nwire [N1-1:0] out_mem_x,out_mem_y,c_in_mem_fir,c_in_sq;\nwire [N-1:0] out_prevf0, out_xq0, out_xq1,c_write_c2_sn;\nwire [47 : 0] c_encoded_bits;\nwire done_oneframe,c_re_c2_sn,c_we_c2_sn, c_read_fir,c_write_fir;\n\nwire [9:0] c_addr_speech,c_addr_sn,c_addr_mem_fir,c_addr_nlp_sq;\nwire  c_read_sq,c_write_sq;\nwire [3:0] clsp9;\nwire [N-1:0] check_sum,c_sn,c_encode_model_wo,c_pitch1,c_pitch2;\n\n\nwire [4:0] c_lsp0,c_lsp1,c_lsp2,c_lsp3,c_lsp4,c_lsp5,c_lsp6,c_lsp7,c_lsp8,c_lsp9;\nwire [N-1:0] c_speech_lsp0,c_speech_lsp1,c_speech_lsp2,c_speech_lsp3,c_speech_lsp4,\n\t\t\t\t\t\t\t\t   c_speech_lsp5,c_speech_lsp6,c_speech_lsp7,c_speech_lsp8,c_speech_lsp9;\nwire [9:0] c_cmax1,c_cmax2;\nwire [N1-1:0] c_outreal1, c_outreal2, c_check_in_real,c_check_in_imag;\n\nCODEC2_encoder_one_frame_mode2400 codec2_one_frame\t(start_oneframe,clk, rst,\n\n\t\t\t\t\t\t\t\t\t\t\t\tin_mem_x, in_mem_y , in_prevf0, in_xq0, in_xq1,\n\t\t\t\t\t\t\t\t\t\t\t\tc_out_speech,c_read_c2_sn_out,c_out_mem_fir,c_out_sq,\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\tout_mem_x,out_mem_y, out_prevf0, out_xq0, out_xq1,\n\t\t\t\t\t\t\t\t\t\t\t\tc_encoded_bits,c_addr_speech,c_addr_sn,c_write_c2_sn,\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\tc_re_c2_sn,c_we_c2_sn,\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\tc_addr_mem_fir,c_in_mem_fir,c_read_fir,c_write_fir,\n\t\t\t\t\t\t\t\t\t\t\t\tc_addr_nlp_sq,c_in_sq,c_read_sq,c_write_sq,\n\t\t\t\t\t\t\t\t\t\t\t\tdone_oneframe,\n\t\t\t\t\t\t\t\t\t\t\t\tc_encode_model_wo,c_pitch1,c_pitch2, c_cmax1, c_cmax2\n\t\t\t\t\t\t\t\t\t\t\t\t);\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\n\n\nreg [9:0] addr_speech;\nwire [N-1:0] out_speech;\nRAM_speech_samples r_speech (addr_speech, clk,,1,0,out_speech); \n\n\nreg [9:0] addr_speech_0;\nwire [N-1:0] out_speech_0;\nRAM_speech_0  r_speech_0(addr_speech_0,clk,,1,0,out_speech_0);\n\nreg [9:0] addr_speech_1;\nwire [N-1:0] out_speech_1;\nRAM_speech_1  r_speech_1(addr_speech_1,clk,,1,0,out_speech_1);\n\nreg [9:0] addr_speech_2;\nwire [N-1:0] out_speech_2;\nRAM_speech_2  r_speech_2(addr_speech_2,clk,,1,0,out_speech_2);\n\nreg [9:0] addr_speech_3;\nwire [N-1:0] out_speech_3;\nRAM_speech_3  r_speech_3(addr_speech_3,clk,,1,0,out_speech_3);\n\nreg [9:0] addr_speech_4;\nwire [N-1:0] out_speech_4;\nRAM_speech_4  r_speech_4(addr_speech_4,clk,,1,0,out_speech_4);\n\nreg [9:0] addr_speech_5;\nwire [N-1:0] out_speech_5;\nRAM_speech_5  r_speech_5(addr_speech_5,clk,,1,0,out_speech_5);\n\nreg [9:0] addr_speech_6;\nwire [N-1:0] out_speech_6;\nRAM_speech_6  r_speech_6(addr_speech_6,clk,,1,0,out_speech_6);\n\nreg [9:0] addr_speech_7;\nwire [N-1:0] out_speech_7;\nRAM_speech_7  r_speech_7(addr_speech_7,clk,,1,0,out_speech_7);\n\nreg [9:0] addr_speech_8;\nwire [N-1:0] out_speech_8;\nRAM_speech_8  r_speech_8(addr_speech_8,clk,,1,0,out_speech_8);\n\nreg [9:0] addr_speech_9;\nwire [N-1:0] out_speech_9;\nRAM_speech_9  r_speech_9(addr_speech_9,clk,,1,0,out_speech_9);\n\nreg [9:0] addr_speech_10;\nwire [N-1:0] out_speech_10;\nRAM_speech_10 r_speech_10(addr_speech_10,clk,,1,0,out_speech_10);\n\nreg [9:0] addr_speech_11;\nwire [N-1:0] out_speech_11;\nRAM_speech_11 r_speech_11(addr_speech_11,clk,,1,0,out_speech_11);\n\nreg [9:0] addr_speech_12;\nwire [N-1:0] out_speech_12;\nRAM_speech_12 r_speech_12(addr_speech_12,clk,,1,0,out_speech_12);\n\nreg [9:0] addr_speech_13;\nwire [N-1:0] out_speech_13;\nRAM_speech_13 r_speech_13(addr_speech_13,clk,,1,0,out_speech_13);\n\nreg [9:0] addr_speech_14;\nwire [N-1:0] out_speech_14;\nRAM_speech_14 r_speech_14(addr_speech_14,clk,,1,0,out_speech_14);\n\nreg [9:0] addr_speech_15;\nwire [N-1:0] out_speech_15;\nRAM_speech_15 r_speech_15(addr_speech_15,clk,,1,0,out_speech_15);\n\nreg [9:0] addr_speech_16;\nwire [N-1:0] out_speech_16;\nRAM_speech_16 r_speech_16(addr_speech_16,clk,,1,0,out_speech_16);\n\nreg [9:0] addr_speech_17;\nwire [N-1:0] out_speech_17;\nRAM_speech_17 r_speech_17(addr_speech_17,clk,,1,0,out_speech_17);\n\nreg [9:0] addr_speech_18;\nwire [N-1:0] out_speech_18;\nRAM_speech_18 r_speech_18(addr_speech_18,clk,,1,0,out_speech_18);\n\nreg [9:0] addr_speech_19;\nwire [N-1:0] out_speech_19;\nRAM_speech_19 r_speech_19(addr_speech_19,clk,,1,0,out_speech_19);\n\nreg [9:0] addr_speech_20;\nwire [N-1:0] out_speech_20;\nRAM_speech_20 r_speech_20(addr_speech_20,clk,,1,0,out_speech_20);\n\nreg [9:0] addr_speech_21;\nwire [N-1:0] out_speech_21;\nRAM_speech_21 r_speech_21(addr_speech_21,clk,,1,0,out_speech_21);\n\nreg [9:0] addr_speech_22;\nwire [N-1:0] out_speech_22;\nRAM_speech_22 r_speech_22(addr_speech_22,clk,,1,0,out_speech_22);\n\nreg [9:0] addr_speech_23;\nwire [N-1:0] out_speech_23;\nRAM_speech_23 r_speech_23(addr_speech_23,clk,,1,0,out_speech_23);\n\nreg [9:0] addr_speech_24;\nwire [N-1:0] out_speech_24;\nRAM_speech_24 r_speech_24(addr_speech_24,clk,,1,0,out_speech_24);\n\nreg [9:0] addr_speech_25;\nwire [N-1:0] out_speech_25;\nRAM_speech_25 r_speech_25(addr_speech_25,clk,,1,0,out_speech_25);\n\nreg [9:0] addr_speech_26;\nwire [N-1:0] out_speech_26;\nRAM_speech_26 r_speech_26(addr_speech_26,clk,,1,0,out_speech_26);\n\nreg [9:0] addr_speech_27;\nwire [N-1:0] out_speech_27;\nRAM_speech_27 r_speech_27(addr_speech_27,clk,,1,0,out_speech_27);\n\nreg [9:0] addr_speech_28;\nwire [N-1:0] out_speech_28;\nRAM_speech_28 r_speech_28(addr_speech_28,clk,,1,0,out_speech_28);\n\nreg [9:0] addr_speech_29;\nwire [N-1:0] out_speech_29;\nRAM_speech_29 r_speech_29(addr_speech_29,clk,,1,0,out_speech_29);\n\nreg [9:0] addr_speech_30;\nwire [N-1:0] out_speech_30;\nRAM_speech_30 r_speech_30(addr_speech_30,clk,,1,0,out_speech_30);\n\nreg [9:0] addr_speech_31;\nwire [N-1:0] out_speech_31;\nRAM_speech_31 r_speech_31(addr_speech_31,clk,,1,0,out_speech_31);\n\nreg [9:0] addr_speech_32;\nwire [N-1:0] out_speech_32;\nRAM_speech_32 r_speech_32(addr_speech_32,clk,,1,0,out_speech_32);\n\nreg [9:0] addr_speech_33;\nwire [N-1:0] out_speech_33;\nRAM_speech_33 r_speech_33(addr_speech_33,clk,,1,0,out_speech_33);\n\nreg [9:0] addr_speech_34;\nwire [N-1:0] out_speech_34;\nRAM_speech_34 r_speech_34(addr_speech_34,clk,,1,0,out_speech_34);\n\nreg [9:0] addr_speech_35;\nwire [N-1:0] out_speech_35;\nRAM_speech_35 r_speech_35(addr_speech_35,clk,,1,0,out_speech_35);\n\nreg [9:0] addr_speech_36;\nwire [N-1:0] out_speech_36;\nRAM_speech_36 r_speech_36(addr_speech_36,clk,,1,0,out_speech_36);\n\nreg [9:0] addr_speech_37;\nwire [N-1:0] out_speech_37;\nRAM_speech_37 r_speech_37(addr_speech_37,clk,,1,0,out_speech_37);\n\nreg [9:0] addr_speech_38;\nwire [N-1:0] out_speech_38;\nRAM_speech_38 r_speech_38(addr_speech_38,clk,,1,0,out_speech_38);\n\nreg [9:0] addr_speech_39;\nwire [N-1:0] out_speech_39;\nRAM_speech_39 r_speech_39(addr_speech_39,clk,,1,0,out_speech_39);\n\nreg [9:0] addr_speech_40;\nwire [N-1:0] out_speech_40;\nRAM_speech_40 r_speech_40(addr_speech_40,clk,,1,0,out_speech_40);\n\nreg [9:0] addr_speech_41;\nwire [N-1:0] out_speech_41;\nRAM_speech_41 r_speech_41(addr_speech_41,clk,,1,0,out_speech_41);\n\nreg [9:0] addr_speech_42;\nwire [N-1:0] out_speech_42;\nRAM_speech_42 r_speech_42(addr_speech_42,clk,,1,0,out_speech_42);\n\nreg [9:0] addr_speech_43;\nwire [N-1:0] out_speech_43;\nRAM_speech_43 r_speech_43(addr_speech_43,clk,,1,0,out_speech_43);\n\nreg [9:0] addr_speech_44;\nwire [N-1:0] out_speech_44;\nRAM_speech_44 r_speech_44(addr_speech_44,clk,,1,0,out_speech_44);\n\nreg [9:0] addr_speech_45;\nwire [N-1:0] out_speech_45;\nRAM_speech_45 r_speech_45(addr_speech_45,clk,,1,0,out_speech_45);\n\nreg [9:0] addr_speech_46;\nwire [N-1:0] out_speech_46;\nRAM_speech_46 r_speech_46(addr_speech_46,clk,,1,0,out_speech_46);\n\nreg [9:0] addr_speech_47;\nwire [N-1:0] out_speech_47;\nRAM_speech_47 r_speech_47(addr_speech_47,clk,,1,0,out_speech_47);\n\nreg [9:0] addr_speech_48;\nwire [N-1:0] out_speech_48;\nRAM_speech_48 r_speech_48(addr_speech_48,clk,,1,0,out_speech_48);\n\nreg [9:0] addr_speech_49;\nwire [N-1:0] out_speech_49;\nRAM_speech_49 r_speech_49(addr_speech_49,clk,,1,0,out_speech_49);\n\nreg [9:0] addr_speech_50;\nwire [N-1:0] out_speech_50;\nRAM_speech_50 r_speech_50(addr_speech_50,clk,,1,0,out_speech_50);\n\nreg [9:0] addr_speech_51;\nwire [N-1:0] out_speech_51;\nRAM_speech_51 r_speech_51(addr_speech_51,clk,,1,0,out_speech_51);\n\nreg [9:0] addr_speech_52;\nwire [N-1:0] out_speech_52;\nRAM_speech_52 r_speech_52(addr_speech_52,clk,,1,0,out_speech_52);\n\nreg [9:0] addr_speech_53;\nwire [N-1:0] out_speech_53;\nRAM_speech_53 r_speech_53(addr_speech_53,clk,,1,0,out_speech_53);\n\nreg [9:0] addr_speech_54;\nwire [N-1:0] out_speech_54;\nRAM_speech_54 r_speech_54(addr_speech_54,clk,,1,0,out_speech_54);\n\nreg [9:0] addr_speech_55;\nwire [N-1:0] out_speech_55;\nRAM_speech_55 r_speech_55(addr_speech_55,clk,,1,0,out_speech_55);\n\nreg [9:0] addr_speech_56;\nwire [N-1:0] out_speech_56;\nRAM_speech_56 r_speech_56(addr_speech_56,clk,,1,0,out_speech_56);\n\nreg [9:0] addr_speech_57;\nwire [N-1:0] out_speech_57;\nRAM_speech_57 r_speech_57(addr_speech_57,clk,,1,0,out_speech_57);\n\nreg [9:0] addr_speech_58;\nwire [N-1:0] out_speech_58;\nRAM_speech_58 r_speech_58(addr_speech_58,clk,,1,0,out_speech_58);\n\nreg [9:0] addr_speech_59;\nwire [N-1:0] out_speech_59;\nRAM_speech_59 r_speech_59(addr_speech_59,clk,,1,0,out_speech_59);\n\nreg [9:0] addr_speech_60;\nwire [N-1:0] out_speech_60;\nRAM_speech_60 r_speech_60(addr_speech_60,clk,,1,0,out_speech_60);\n\nreg [9:0] addr_speech_61;\nwire [N-1:0] out_speech_61;\nRAM_speech_61 r_speech_61(addr_speech_61,clk,,1,0,out_speech_61);\n\nreg [9:0] addr_speech_62;\nwire [N-1:0] out_speech_62;\nRAM_speech_62 r_speech_62(addr_speech_62,clk,,1,0,out_speech_62);\n\nreg [9:0] addr_speech_63;\nwire [N-1:0] out_speech_63;\nRAM_speech_63 r_speech_63(addr_speech_63,clk,,1,0,out_speech_63);\n\nreg [9:0] addr_speech_64;\nwire [N-1:0] out_speech_64;\nRAM_speech_64 r_speech_64(addr_speech_64,clk,,1,0,out_speech_64);\n\nreg [9:0] addr_speech_65;\nwire [N-1:0] out_speech_65;\nRAM_speech_65 r_speech_65(addr_speech_65,clk,,1,0,out_speech_65);\n\nreg [9:0] addr_speech_66;\nwire [N-1:0] out_speech_66;\nRAM_speech_66 r_speech_66(addr_speech_66,clk,,1,0,out_speech_66);\n\nreg [9:0] addr_speech_67;\nwire [N-1:0] out_speech_67;\nRAM_speech_67 r_speech_67(addr_speech_67,clk,,1,0,out_speech_67);\n\nreg [9:0] addr_speech_68;\nwire [N-1:0] out_speech_68;\nRAM_speech_68 r_speech_68(addr_speech_68,clk,,1,0,out_speech_68);\n\nreg [9:0] addr_speech_69;\nwire [N-1:0] out_speech_69;\nRAM_speech_69 r_speech_69(addr_speech_69,clk,,1,0,out_speech_69);\n\nreg [9:0] addr_speech_70;\nwire [N-1:0] out_speech_70;\nRAM_speech_70 r_speech_70(addr_speech_70,clk,,1,0,out_speech_70);\n\nreg [9:0] addr_speech_71;\nwire [N-1:0] out_speech_71;\nRAM_speech_71 r_speech_71(addr_speech_71,clk,,1,0,out_speech_71);\n\nreg [9:0] addr_speech_72;\nwire [N-1:0] out_speech_72;\nRAM_speech_72 r_speech_72(addr_speech_72,clk,,1,0,out_speech_72);\n\nreg [9:0] addr_speech_73;\nwire [N-1:0] out_speech_73;\nRAM_speech_73 r_speech_73(addr_speech_73,clk,,1,0,out_speech_73);\n\nreg [9:0] addr_speech_74;\nwire [N-1:0] out_speech_74;\nRAM_speech_74 r_speech_74(addr_speech_74,clk,,1,0,out_speech_74);\n\nreg [9:0] addr_speech_75;\nwire [N-1:0] out_speech_75;\nRAM_speech_75 r_speech_75(addr_speech_75,clk,,1,0,out_speech_75);\n\nreg [9:0] addr_speech_76;\nwire [N-1:0] out_speech_76;\nRAM_speech_76 r_speech_76(addr_speech_76,clk,,1,0,out_speech_76);\n\nreg [9:0] addr_speech_77;\nwire [N-1:0] out_speech_77;\nRAM_speech_77 r_speech_77(addr_speech_77,clk,,1,0,out_speech_77);\n\nreg [9:0] addr_speech_78;\nwire [N-1:0] out_speech_78;\nRAM_speech_78 r_speech_78(addr_speech_78,clk,,1,0,out_speech_78);\n\nreg [9:0] addr_speech_79;\nwire [N-1:0] out_speech_79;\nRAM_speech_79 r_speech_79(addr_speech_79,clk,,1,0,out_speech_79);\n\nreg [9:0] addr_speech_80;\nwire [N-1:0] out_speech_80;\nRAM_speech_80 r_speech_80(addr_speech_80,clk,,1,0,out_speech_80);\n\nreg [9:0] addr_speech_81;\nwire [N-1:0] out_speech_81;\nRAM_speech_81 r_speech_81(addr_speech_81,clk,,1,0,out_speech_81);\n\nreg [9:0] addr_speech_82;\nwire [N-1:0] out_speech_82;\nRAM_speech_82 r_speech_82(addr_speech_82,clk,,1,0,out_speech_82);\n\nreg [9:0] addr_speech_83;\nwire [N-1:0] out_speech_83;\nRAM_speech_83 r_speech_83(addr_speech_83,clk,,1,0,out_speech_83);\n\nreg [9:0] addr_speech_84;\nwire [N-1:0] out_speech_84;\nRAM_speech_84 r_speech_84(addr_speech_84,clk,,1,0,out_speech_84);\n\nreg [9:0] addr_speech_85;\nwire [N-1:0] out_speech_85;\nRAM_speech_85 r_speech_85(addr_speech_85,clk,,1,0,out_speech_85);\n\nreg [9:0] addr_speech_86;\nwire [N-1:0] out_speech_86;\nRAM_speech_86 r_speech_86(addr_speech_86,clk,,1,0,out_speech_86);\n\nreg [9:0] addr_speech_87;\nwire [N-1:0] out_speech_87;\nRAM_speech_87 r_speech_87(addr_speech_87,clk,,1,0,out_speech_87);\n\nreg [9:0] addr_speech_88;\nwire [N-1:0] out_speech_88;\nRAM_speech_88 r_speech_88(addr_speech_88,clk,,1,0,out_speech_88);\n\nreg [9:0] addr_speech_89;\nwire [N-1:0] out_speech_89;\nRAM_speech_89 r_speech_89(addr_speech_89,clk,,1,0,out_speech_89);\n\nreg [9:0] addr_speech_90;\nwire [N-1:0] out_speech_90;\nRAM_speech_90 r_speech_90(addr_speech_90,clk,,1,0,out_speech_90);\n\nreg [9:0] addr_speech_91;\nwire [N-1:0] out_speech_91;\nRAM_speech_91 r_speech_91(addr_speech_91,clk,,1,0,out_speech_91);\n\nreg [9:0] addr_speech_92;\nwire [N-1:0] out_speech_92;\nRAM_speech_92 r_speech_92(addr_speech_92,clk,,1,0,out_speech_92);\n\nreg [9:0] addr_speech_93;\nwire [N-1:0] out_speech_93;\nRAM_speech_93 r_speech_93(addr_speech_93,clk,,1,0,out_speech_93);\n\nreg [9:0] addr_speech_94;\nwire [N-1:0] out_speech_94;\nRAM_speech_94 r_speech_94(addr_speech_94,clk,,1,0,out_speech_94);\n\nreg [9:0] addr_speech_95;\nwire [N-1:0] out_speech_95;\nRAM_speech_95 r_speech_95(addr_speech_95,clk,,1,0,out_speech_95);\n\nreg [9:0] addr_speech_96;\nwire [N-1:0] out_speech_96;\nRAM_speech_96 r_speech_96(addr_speech_96,clk,,1,0,out_speech_96);\n\nreg [9:0] addr_speech_97;\nwire [N-1:0] out_speech_97;\nRAM_speech_97 r_speech_97(addr_speech_97,clk,,1,0,out_speech_97);\n\nreg [9:0] addr_speech_98;\nwire [N-1:0] out_speech_98;\nRAM_speech_98 r_speech_98(addr_speech_98,clk,,1,0,out_speech_98);\n\nreg [9:0] addr_speech_99;\nwire [N-1:0] out_speech_99;\nRAM_speech_99 r_speech_99(addr_speech_99,clk,,1,0,out_speech_99);\n\nreg [9:0] addr_speech_100;\nwire [N-1:0] out_speech_100;\nRAM_speech_100 r_speech_100(addr_speech_100,clk,,1,0,out_speech_100);\n\nreg [9:0] addr_speech_101;\nwire [N-1:0] out_speech_101;\nRAM_speech_101 r_speech_101(addr_speech_101,clk,,1,0,out_speech_101);\n\nreg [9:0] addr_speech_102;\nwire [N-1:0] out_speech_102;\nRAM_speech_102 r_speech_102(addr_speech_102,clk,,1,0,out_speech_102);\n\nreg [9:0] addr_speech_103;\nwire [N-1:0] out_speech_103;\nRAM_speech_103 r_speech_103(addr_speech_103,clk,,1,0,out_speech_103);\n\nreg [9:0] addr_speech_104;\nwire [N-1:0] out_speech_104;\nRAM_speech_104 r_speech_104(addr_speech_104,clk,,1,0,out_speech_104);\n\nreg [9:0] addr_speech_105;\nwire [N-1:0] out_speech_105;\nRAM_speech_105 r_speech_105(addr_speech_105,clk,,1,0,out_speech_105);\n\nreg [9:0] addr_speech_106;\nwire [N-1:0] out_speech_106;\nRAM_speech_106 r_speech_106(addr_speech_106,clk,,1,0,out_speech_106);\n\nreg [9:0] addr_speech_107;\nwire [N-1:0] out_speech_107;\nRAM_speech_107 r_speech_107(addr_speech_107,clk,,1,0,out_speech_107);\n\nreg [9:0] addr_speech_108;\nwire [N-1:0] out_speech_108;\nRAM_speech_108 r_speech_108(addr_speech_108,clk,,1,0,out_speech_108);\n\nreg [9:0] addr_speech_109;\nwire [N-1:0] out_speech_109;\nRAM_speech_109 r_speech_109(addr_speech_109,clk,,1,0,out_speech_109);\n\nreg [9:0] addr_speech_110;\nwire [N-1:0] out_speech_110;\nRAM_speech_110 r_speech_110(addr_speech_110,clk,,1,0,out_speech_110);\n\nreg [9:0] addr_speech_111;\nwire [N-1:0] out_speech_111;\nRAM_speech_111 r_speech_111(addr_speech_111,clk,,1,0,out_speech_111);\n\nreg [9:0] addr_speech_112;\nwire [N-1:0] out_speech_112;\nRAM_speech_112 r_speech_112(addr_speech_112,clk,,1,0,out_speech_112);\n\nreg [9:0] addr_speech_113;\nwire [N-1:0] out_speech_113;\nRAM_speech_113 r_speech_113(addr_speech_113,clk,,1,0,out_speech_113);\n\nreg [9:0] addr_speech_114;\nwire [N-1:0] out_speech_114;\nRAM_speech_114 r_speech_114(addr_speech_114,clk,,1,0,out_speech_114);\n\nreg [9:0] addr_speech_115;\nwire [N-1:0] out_speech_115;\nRAM_speech_115 r_speech_115(addr_speech_115,clk,,1,0,out_speech_115);\n\nreg [9:0] addr_speech_116;\nwire [N-1:0] out_speech_116;\nRAM_speech_116 r_speech_116(addr_speech_116,clk,,1,0,out_speech_116);\n\nreg [9:0] addr_speech_117;\nwire [N-1:0] out_speech_117;\nRAM_speech_117 r_speech_117(addr_speech_117,clk,,1,0,out_speech_117);\n\nreg [9:0] addr_speech_118;\nwire [N-1:0] out_speech_118;\nRAM_speech_118 r_speech_118(addr_speech_118,clk,,1,0,out_speech_118);\n\nreg [9:0] addr_speech_119;\nwire [N-1:0] out_speech_119;\nRAM_speech_119 r_speech_119(addr_speech_119,clk,,1,0,out_speech_119);\n\nreg [9:0] addr_speech_120;\nwire [N-1:0] out_speech_120;\nRAM_speech_120 r_speech_120(addr_speech_120,clk,,1,0,out_speech_120);\n\nreg [9:0] addr_speech_121;\nwire [N-1:0] out_speech_121;\nRAM_speech_121 r_speech_121(addr_speech_121,clk,,1,0,out_speech_121);\n\nreg [9:0] addr_speech_122;\nwire [N-1:0] out_speech_122;\nRAM_speech_122 r_speech_122(addr_speech_122,clk,,1,0,out_speech_122);\n\nreg [9:0] addr_speech_123;\nwire [N-1:0] out_speech_123;\nRAM_speech_123 r_speech_123(addr_speech_123,clk,,1,0,out_speech_123);\n\nreg [9:0] addr_speech_124;\nwire [N-1:0] out_speech_124;\nRAM_speech_124 r_speech_124(addr_speech_124,clk,,1,0,out_speech_124);\n\nreg [9:0] addr_speech_125;\nwire [N-1:0] out_speech_125;\nRAM_speech_125 r_speech_125(addr_speech_125,clk,,1,0,out_speech_125);\n\nreg [9:0] addr_speech_126;\nwire [N-1:0] out_speech_126;\nRAM_speech_126 r_speech_126(addr_speech_126,clk,,1,0,out_speech_126);\n\nreg [9:0] addr_speech_127;\nwire [N-1:0] out_speech_127;\nRAM_speech_127 r_speech_127(addr_speech_127,clk,,1,0,out_speech_127);\n\nreg [9:0] addr_speech_128;\nwire [N-1:0] out_speech_128;\nRAM_speech_128 r_speech_128(addr_speech_128,clk,,1,0,out_speech_128);\n\nreg [9:0] addr_speech_129;\nwire [N-1:0] out_speech_129;\nRAM_speech_129 r_speech_129(addr_speech_129,clk,,1,0,out_speech_129);\n\nreg [9:0] addr_speech_130;\nwire [N-1:0] out_speech_130;\nRAM_speech_130 r_speech_130(addr_speech_130,clk,,1,0,out_speech_130);\n\nreg [9:0] addr_speech_131;\nwire [N-1:0] out_speech_131;\nRAM_speech_131 r_speech_131(addr_speech_131,clk,,1,0,out_speech_131);\n\nreg [9:0] addr_speech_132;\nwire [N-1:0] out_speech_132;\nRAM_speech_132 r_speech_132(addr_speech_132,clk,,1,0,out_speech_132);\n\nreg [9:0] addr_speech_133;\nwire [N-1:0] out_speech_133;\nRAM_speech_133 r_speech_133(addr_speech_133,clk,,1,0,out_speech_133);\n\nreg [9:0] addr_speech_134;\nwire [N-1:0] out_speech_134;\nRAM_speech_134 r_speech_134(addr_speech_134,clk,,1,0,out_speech_134);\n\nreg [9:0] addr_speech_135;\nwire [N-1:0] out_speech_135;\nRAM_speech_135 r_speech_135(addr_speech_135,clk,,1,0,out_speech_135);\n\nreg [9:0] addr_speech_136;\nwire [N-1:0] out_speech_136;\nRAM_speech_136 r_speech_136(addr_speech_136,clk,,1,0,out_speech_136);\n\nreg [9:0] addr_speech_137;\nwire [N-1:0] out_speech_137;\nRAM_speech_137 r_speech_137(addr_speech_137,clk,,1,0,out_speech_137);\n\nreg [9:0] addr_speech_138;\nwire [N-1:0] out_speech_138;\nRAM_speech_138 r_speech_138(addr_speech_138,clk,,1,0,out_speech_138);\n\nreg [9:0] addr_speech_139;\nwire [N-1:0] out_speech_139;\nRAM_speech_139 r_speech_139(addr_speech_139,clk,,1,0,out_speech_139);\n\nreg [9:0] addr_speech_140;\nwire [N-1:0] out_speech_140;\nRAM_speech_140 r_speech_140(addr_speech_140,clk,,1,0,out_speech_140);\n\nreg [9:0] addr_speech_141;\nwire [N-1:0] out_speech_141;\nRAM_speech_141 r_speech_141(addr_speech_141,clk,,1,0,out_speech_141);\n\nreg [9:0] addr_speech_142;\nwire [N-1:0] out_speech_142;\nRAM_speech_142 r_speech_142(addr_speech_142,clk,,1,0,out_speech_142);\n\nreg [9:0] addr_speech_143;\nwire [N-1:0] out_speech_143;\nRAM_speech_143 r_speech_143(addr_speech_143,clk,,1,0,out_speech_143);\n\nreg [9:0] addr_speech_144;\nwire [N-1:0] out_speech_144;\nRAM_speech_144 r_speech_144(addr_speech_144,clk,,1,0,out_speech_144);\n\nreg [9:0] addr_speech_145;\nwire [N-1:0] out_speech_145;\nRAM_speech_145 r_speech_145(addr_speech_145,clk,,1,0,out_speech_145);\n\nreg [9:0] addr_speech_146;\nwire [N-1:0] out_speech_146;\nRAM_speech_146 r_speech_146(addr_speech_146,clk,,1,0,out_speech_146);\n\nreg [9:0] addr_speech_147;\nwire [N-1:0] out_speech_147;\nRAM_speech_147 r_speech_147(addr_speech_147,clk,,1,0,out_speech_147);\n\nreg [9:0] addr_speech_148;\nwire [N-1:0] out_speech_148;\nRAM_speech_148 r_speech_148(addr_speech_148,clk,,1,0,out_speech_148);\n\nreg [9:0] addr_speech_149;\nwire [N-1:0] out_speech_149;\nRAM_speech_149 r_speech_149(addr_speech_149,clk,,1,0,out_speech_149);\n\n\nreg [9:0] addr_sn;\nreg [N-1:0] write_c2_sn;\nreg re_c2_sn,we_c2_sn;\nwire [N-1:0] read_c2_sn_out;\n \nRAM_Sn_codec2_enc c2_sn (addr_sn,clk,write_c2_sn,re_c2_sn,we_c2_sn,read_c2_sn_out);   \n\n\nreg [9:0] addr_mem_fir;\nreg [N1-1:0] in_mem_fir;\nreg read_fir, write_fir;\nwire [N1-1:0] out_mem_fir;\n\t\t\t\t\t\t\t \nRAM_nlp_mem_fir_80  mem_fir   (addr_mem_fir,clk,in_mem_fir,read_fir,write_fir,out_mem_fir);\t\n\n\nreg [9:0] addr_nlp_sq;\nreg [N1-1:0] in_sq;\nreg read_sq,write_sq;\nwire [N1-1:0] out_sq;\n\nRAM_nlp_sq_80    nlp_sq\t   (addr_nlp_sq,clk,in_sq,read_sq,write_sq,out_sq);\t\t\t\t\t\t \n\n\n\n\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\t\tSTATE <= START;\n\telse\n\t\tSTATE <= NEXT_STATE;\n\nend\n\nalways@(*)\nbegin\ncase(STATE)\n\n\tSTART:\n\tbegin\n\t\tif(start_codec2)\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START;\n\t\tend\n\t\t\n\tend\n\n\tINIT_FOR:\n\tbegin\n\t\tNEXT_STATE = CHECK_I;\n\tend\n\n\tCHECK_I:\n\tbegin\n\t\tif(i < 10'd150)\n\t\tbegin\n\t\t\tNEXT_STATE = START_CODEC_ONE_FRAME;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = DONE;\n\t\tend\n\tend\n\n\tSTART_CODEC_ONE_FRAME:\n\tbegin\n\t\tNEXT_STATE = RUN_CODEC_ONE_FRAME;\n\tend\n\n\tRUN_CODEC_ONE_FRAME:\n\tbegin\n\t\tif(done_oneframe)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_CODEC_ONE_FRAME;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_CODEC_ONE_FRAME;\n\t\tend\n\t\t\n\tend\n\n\tGET_CODEC_ONE_FRAME:\n\tbegin\n\t\tNEXT_STATE = INCR_I;\n\tend\n\n\tINCR_I:\n\tbegin\n\t\tNEXT_STATE = CHECK_I;\n\tend\n\n\tDONE:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\n\n\tendcase\nend\n\n\nalways@(*)     \nbegin\n\n\n\tcase(STATE)\n\n\t\t\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\t\tRUN_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t\t\t\t\taddr_sn = c_addr_sn;\n\t\t\t\t\t\tc_read_c2_sn_out = read_c2_sn_out;\n\t\t\t\t\t\tre_c2_sn = c_re_c2_sn;\n\t\t\t\t\t\twe_c2_sn = c_we_c2_sn;\n\t\t\t\t\t\twrite_c2_sn = c_write_c2_sn;\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\taddr_mem_fir = c_addr_mem_fir;\n\t\t\t\t\t\tc_out_mem_fir = out_mem_fir;\n\t\t\t\t\t\tread_fir = c_read_fir;\n\t\t\t\t\t\twrite_fir = c_write_fir;\n\t\t\t\t\t\tin_mem_fir = c_in_mem_fir;\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\taddr_nlp_sq = c_addr_nlp_sq;\n\t\t\t\t\t\tc_out_sq = out_sq;\n\t\t\t\t\t\tread_sq = c_read_sq;\n\t\t\t\t\t\twrite_sq = c_write_sq;\n\t\t\t\t\t\tin_sq = c_in_sq;\n\n\t\t\tcase(i)\n\t\t\t\t\t10'd0:\n\t\t\t\t\tbegin\n\t\t\t\t\t    addr_speech_0 = c_addr_speech;\n\t\t\t\t\t    c_out_speech  = out_speech_0;\n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\t10'd1:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_1 = c_addr_speech;\n\t\t\t   \t\t    c_out_speech  = out_speech_1;  \n\t\t\t\t\tend\n\t\t\t\t\t10'd2:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_2 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_2;  \n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\t10'd3:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_3 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_3;\n\t\t\t\t\tend\n\t\t\t\t\t10'd4:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_4 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_4;\n\t\t\t\t\tend\n\t\t\t\t\t10'd5:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_5 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_5;\n\t\t\t\t\tend\n\t\t\t\t\t10'd6:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_6 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_6;\n\t\t\t\t\tend\n\t\t\t\t\t10'd7:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_7 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_7;\n\t\t\t\t\tend\n\t\t\t\t\t10'd8:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_8 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_8;\n\t\t\t\t\tend\n\t\t\t\t\t10'd9:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_9 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_9;\n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\t10'd10:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_10 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_10;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd11:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_11 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_11;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd12:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_12 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_12;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd13:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_13 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_13;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd14:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_14 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_14;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd15:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_15 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_15;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd16:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_16 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_16;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd17:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_17 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_17;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd18:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_18 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_18;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd19:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_19 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_19;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd20:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_20 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_20;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd21:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_21 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_21;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd22:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_22 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_22;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd23:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_23 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_23;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd24:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_24 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_24;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd25:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_25 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_25;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd26:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_26 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_26;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd27:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_27 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_27;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd28:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_28 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_28;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd29:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_29 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_29;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd30:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_30 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_30;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd31:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_31 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_31;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd32:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_32 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_32;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd33:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_33 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_33;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd34:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_34 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_34;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd35:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_35 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_35;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd36:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_36 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_36;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd37:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_37 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_37;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd38:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_38 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_38;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd39:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_39 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_39;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd40:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_40 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_40;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd41:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_41 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_41;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd42:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_42 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_42;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd43:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_43 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_43;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd44:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_44 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_44;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd45:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_45 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_45;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd46:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_46 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_46;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd47:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_47 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_47;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd48:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_48 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_48;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd49:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_49 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_49;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd50:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_50 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_50;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd51:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_51 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_51;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd52:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_52 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_52;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd53:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_53 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_53;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd54:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_54 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_54;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd55:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_55 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_55;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd56:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_56 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_56;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd57:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_57 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_57;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd58:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_58 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_58;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd59:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_59 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_59;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd60:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_60 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_60;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd61:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_61 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_61;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd62:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_62 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_62;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd63:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_63 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_63;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd64:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_64 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_64;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd65:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_65 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_65;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd66:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_66 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_66;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd67:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_67 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_67;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd68:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_68 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_68;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd69:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_69 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_69;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd70:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_70 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_70;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd71:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_71 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_71;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd72:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_72 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_72;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd73:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_73 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_73;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd74:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_74 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_74;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd75:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_75 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_75;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd76:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_76 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_76;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd77:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_77 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_77;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd78:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_78 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_78;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd79:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_79 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_79;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd80:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_80 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_80;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd81:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_81 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_81;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd82:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_82 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_82;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd83:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_83 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_83;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd84:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_84 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_84;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd85:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_85 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_85;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd86:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_86 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_86;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd87:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_87 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_87;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd88:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_88 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_88;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd89:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_89 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_89;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd90:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_90 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_90;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd91:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_91 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_91;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd92:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_92 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_92;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd93:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_93 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_93;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd94:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_94 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_94;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd95:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_95 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_95;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd96:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_96 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_96;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd97:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_97 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_97;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd98:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_98 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_98;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd99:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_99 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_99;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd100:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_100 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_100;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd101:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_101 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_101;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd102:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_102 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_102;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd103:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_103 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_103;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd104:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_104 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_104;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd105:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_105 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_105;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd106:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_106 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_106;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd107:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_107 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_107;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd108:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_108 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_108;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd109:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_109 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_109;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd110:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_110 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_110;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd111:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_111 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_111;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd112:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_112 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_112;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd113:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_113 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_113;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd114:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_114 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_114;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd115:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_115 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_115;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd116:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_116 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_116;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd117:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_117 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_117;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd118:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_118 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_118;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd119:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_119 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_119;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd120:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_120 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_120;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd121:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_121 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_121;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd122:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_122 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_122;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd123:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_123 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_123;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd124:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_124 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_124;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd125:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_125 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_125;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd126:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_126 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_126;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd127:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_127 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_127;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd128:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_128 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_128;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd129:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_129 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_129;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd130:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_130 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_130;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd131:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_131 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_131;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd132:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_132 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_132;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd133:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_133 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_133;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd134:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_134 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_134;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd135:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_135 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_135;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd136:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_136 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_136;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd137:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_137 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_137;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd138:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_138 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_138;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd139:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_139 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_139;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd140:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_140 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_140;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd141:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_141 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_141;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd142:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_142 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_142;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd143:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_143 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_143;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd144:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_144 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_144;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd145:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_145 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_145;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd146:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_146 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_146;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd147:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_147 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_147;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd148:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_148 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_148;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd149:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_149 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_149;\n\t\t\t\t\tend\t\t\t\n\t\t\t\t\t\n\t\t\tendcase\n\t\n\t\tend\n\n\t\t\n\n\n\n\n\n\n\n\n\n\n\n\n\n\t\t\n\t\tdefault:\n\t\tbegin\n\t\t\t\n\t\tend\n\n\t\tendcase\nend\n\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\tbegin\n\t\tdone_codec2 <= 1'b0;\n\tend\n\n\telse\n\tbegin\n\t\tcase(STATE)\n\n\t\tSTART:\n\t\tbegin\n\t\t\tdone_codec2 <= 1'b0;\n\t\t\n\t\tend\n\n\t\tINIT_FOR:\n\t\tbegin\n\t\t\ti <= 10'd0;\n\t\t\n\t\tend\n\n\t\tCHECK_I:\n\t\tbegin\n\t\t\t\n\t\tend\n\n\t\tSTART_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t\t\n\t\t\tstart_oneframe <= 1'b1;\n\n\t\t\tif(i == 10'd0)\n\t\t\tbegin\n\t\t\t\tin_mem_x <= 32'b0;\n\t\t\t\tin_mem_y <= 32'b0;\n\t\t\t\tin_prevf0 <= {16'd50,16'd0};\n\t\t\t\tin_xq0 <= 32'b0;\n\t\t\t\tin_xq1 <= 32'b0;\n\t\t\tend\n\t\t\telse\n\t\t\tbegin\n\t\t\t\tin_mem_x <= out_mem_x;\n\t\t\t\tin_mem_y <= out_mem_y;\n\t\t\t\tin_prevf0 <= out_prevf0;\n\t\t\t\tin_xq0 <= out_xq0;\n\t\t\t\tin_xq1 <= out_xq1;\n\t\t\tend\n\t\n\t\tend\n\n\t\tRUN_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t\t\n\t\t\tstart_oneframe <= 1'b0;\n\t\tend\n\n\t\tGET_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t    \n\t\t\t case(i)\n\t\t\t 10'd140:\n\t\t\t begin\n\t\t\t\tencoded_bits_0 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd141:\n\t\t\t begin\n\t\t\t\tencoded_bits_1 <= c_encoded_bits;\n\t\t\t end\n\t\t    10'd142:\n\t\t\t begin\n\t\t\t\tencoded_bits_2 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd143:\n\t\t\t begin\n\t\t\t\tencoded_bits_3 <= c_encoded_bits;\n\t\t\t\t\n\t\t\t end\n\t\t\t 10'd144:\n\t\t\t begin\n\t\t\t\tencoded_bits_4 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd145:\n\t\t\t begin\n\t\t\t\tencoded_bits_5 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd146:\n\t\t\t begin\n\t\t\t\tencoded_bits_6 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd147:\n\t\t\t begin\n\t\t\t\tencoded_bits_7 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd148:\n\t\t\t begin\n\t\t\t\tencoded_bits_8 <= c_encoded_bits;\n\t\t\t end\n\t\t\t \n\t\t\t 10'd149:\n\t\t\t begin\n\t\t\t\tencoded_bits_9 <= c_encoded_bits;\n\t\t\t end \n\t\t\t \n\t\t\t default:\n\t\t\t begin\n\t\t\t\t\n\t\t\t end\n\t\t\t\n\t\t\tendcase\n\t\t\t\n\t\tend\n\n\t\tINCR_I:\n\t\tbegin\n\t\t\ti <= i + 10'd1;\n\t\t\t\n\t\tend\n\n\t\tDONE:\n\t\tbegin\n\t\t\tdone_codec2 <= 1'b1;\n\t\t\n\t\tend\n\n\t\tendcase\n\tend\n\nend\n\n\nendmodule```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: codec2_encoder_mode2400. Module specification: This module implements a CODEC2 speech encoder operating in 2400 bps mode. It processes 150 frames of speech data, encoding 10 frames (140-149) into bit streams. The module has three input ports: clk (clock), rst (active-low reset), and start_codec2 (trigger to start encoding). Output ports include encoded_bits_0[47:0] (encoded bits for the first frame), clk_count[69:0] (70-bit counter for timing), and done_codec2 (completion signal). Internally, it uses numerous signals for state management, data storage, and memory access, including encoded_bits_1 to encoded_bits_9 for storing encoded bits of frames 1-9, sp0 to sp9 for speech samples, and various address and control signals for RAM"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: codec2_encoder_mode2400\n\nExplanation: This module appears to be an encoder for the CODEC2 speech codec operating in 2400 bps mode. It processes speech samples in frames, encoding them into bit streams. The module contains a state machine that iterates through 150 frames of speech data, calling a sub-module (CODEC2_encoder_one_frame_mode2400) for each frame. It manages memory access for speech samples, encoded bits, and various intermediate values. The module outputs encoded bits for 10 frames (140-149) at the end of processing."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nInput ports:\n- clk\n- rst\n- start_codec2\n\nExplanation: \n- clk: Clock input for synchronous operations\n- rst: Active-low reset signal\n- start_codec2: Trigger to start the encoding process\n\nOutput ports:\n- encoded_bits_0[BITS_WIDTH-1:0]\n- clk_count[69:0]\n- done_codec2\n\nExplanation:\n- encoded_bits_0[BITS_WIDTH-1:0]: 48-bit wide output for encoded bits of the first frame (out of 10 frames)\n- clk_count[69:0]: 70-bit counter, likely used for timing or debugging purposes\n- done_codec2: Signal indicating completion of the entire encoding process for all frames\n\nNote: While encoded_bits_0 is explicitly defined as an output, the module internally generates encoded_bits_1 through encoded_bits_9 as well, representing the encoded bits for a total of 10 frames. These are not formally declared as module outputs but are processed internally."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nInternal signals:\n[reg [BITS_WIDTH-1:0] encoded_bits_1 to encoded_bits_9, reg [N-1:0] sp0 to sp9, reg [N-1:0] c_encode_woe, c_nlp_pitch1, c_nlp_pitch2, reg [4:0] quant0 to quant9, reg [N1-1:0] check_sig, reg [4:0] count, reg [2:0] STATE, NEXT_STATE, reg [9:0] i, reg start_oneframe, reg [N-1:0] in_prevf0, in_xq0, in_xq1, c_out_speech, c_read_c2_sn_out, reg [N1-1:0] in_mem_x, in_mem_y, c_out_mem_fir, c_out_sq, reg [9:0] addr_speech, addr_speech_0 to addr_speech_149, reg [9:0] addr_sn, reg [N-1:0] write_c2_sn, reg re_c2_sn, we_c2_sn, reg [9:0] addr_mem_fir, reg [N1-1:0] in_mem_fir, reg read_fir, write_fir, reg [9:0] addr_nlp_sq, reg [N1-1:0] in_sq, reg read_sq, write_sq]\n\nExplanation:\n- encoded_bits_1 to encoded_bits_9: Store encoded bits for frames 1-9\n- sp0 to sp9: Likely store speech samples or intermediate processing results\n- c_encode_woe, c_nlp_pitch1, c_nlp_pitch2: Related to encoding and pitch estimation\n- quant0 to quant9: Likely quantization values for different parameters\n- check_sig: Possibly used for error checking or verification\n- count: Counter for internal operations\n- STATE, NEXT_STATE: Current and next state of the FSM\n- i: Frame counter\n- start_oneframe: Trigger signal for processing one frame\n- in_prevf0, in_xq0, in_xq1: Input values for the encoder, likely related to previous frame's data\n- c_out_speech, c_read_c2_sn_out: Intermediate signals for speech data handling\n- in_mem_x, in_mem_y, c_out_mem_fir, c_out_sq: Memory-related signals for various processing stages\n- addr_speech, addr_speech_0 to addr_speech_149: Address signals for accessing speech data from different RAM blocks\n- addr_sn, write_c2_sn, re_c2_sn, we_c2_sn: Address and control signals for Sn_codec2_enc RAM\n- addr_mem_fir, in_mem_fir, read_fir, write_fir: Address and control signals for FIR memory\n- addr_nlp_sq, in_sq, read_sq, write_sq: Address and control signals for NLP square memory\n\nThese signals are used for state management, data storage, memory access, and control flow within the codec encoder module."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nmodule codec2_encoder_mode2400 (start_codec2,clk,rst,\n\n\t\t\t\t\t\t\tencoded_bits_0,\n\t\t\t\t\t\t\tclk_count,\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\tdone_codec2);\n\n\n\n\n\n\t\t\t\tparameter N = 32;\n\t\t\t\tparameter Q = 16;\n\t\t\t\tparameter BITS_WIDTH = 48;\n\t\t\t\tparameter N1 = 80;\n\t\t\t\tparameter Q1 = 16; \n\t\n\t\t\t\tinput clk,rst,start_codec2;\n\n\t\t\t\toutput reg [BITS_WIDTH-1 :0] \tencoded_bits_0;\n\t\t\t\t\t   reg [BITS_WIDTH-1 :0]\tencoded_bits_1,\n\t\t\t\t\t\t\t\t\t\t\t\tencoded_bits_2,encoded_bits_3,encoded_bits_4,encoded_bits_5,\n\t\t\t\t\t\t\t\t\t\t\t\tencoded_bits_6,encoded_bits_7,encoded_bits_8,encoded_bits_9; \n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\n\t\t\t\treg [N-1:0] sp0,sp1,sp2,sp3,sp4,sp5,sp6,sp7,sp8,sp9;\n\t\t\t\t reg [N-1:0] c_encode_woe,c_nlp_pitch1,c_nlp_pitch2;\n\t\t\t\t reg [4:0] quant0,quant1,quant2,quant3,quant4,quant5,quant6,quant7,quant8,quant9;\n\t\t\t\toutput reg done_codec2;\n\t\t\t\t\n\t\t\t\t reg [N1-1:0] check_sig;\n\t\t\t\t\n\t\t\t\t output reg [69:0] clk_count;\n\t\t\t\t reg [4:0] count;\n\n\n\n\nparameter START = 3'd0,\n          INIT_FOR = 3'd1,\n          CHECK_I = 3'd2,\n          START_CODEC_ONE_FRAME = 3'd3,\n          RUN_CODEC_ONE_FRAME = 3'd4,\n          GET_CODEC_ONE_FRAME = 3'd5,\n          INCR_I = 3'd6,\n          DONE = 3'd7;\n\nreg [2:0] STATE, NEXT_STATE;\n\nreg [9:0] i;\n\n\n\n\n\nreg start_oneframe;\nreg [N-1:0] in_prevf0,in_xq0,in_xq1,c_out_speech,c_read_c2_sn_out;\nreg [N1-1:0] in_mem_x,in_mem_y,c_out_mem_fir,c_out_sq;\n\nwire [N1-1:0] out_mem_x,out_mem_y,c_in_mem_fir,c_in_sq;\nwire [N-1:0] out_prevf0, out_xq0, out_xq1,c_write_c2_sn;\nwire [47 : 0] c_encoded_bits;\nwire done_oneframe,c_re_c2_sn,c_we_c2_sn, c_read_fir,c_write_fir;\n\nwire [9:0] c_addr_speech,c_addr_sn,c_addr_mem_fir,c_addr_nlp_sq;\nwire  c_read_sq,c_write_sq;\nwire [3:0] clsp9;\nwire [N-1:0] check_sum,c_sn,c_encode_model_wo,c_pitch1,c_pitch2;\n\n\nwire [4:0] c_lsp0,c_lsp1,c_lsp2,c_lsp3,c_lsp4,c_lsp5,c_lsp6,c_lsp7,c_lsp8,c_lsp9;\nwire [N-1:0] c_speech_lsp0,c_speech_lsp1,c_speech_lsp2,c_speech_lsp3,c_speech_lsp4,\n\t\t\t\t\t\t\t\t   c_speech_lsp5,c_speech_lsp6,c_speech_lsp7,c_speech_lsp8,c_speech_lsp9;\nwire [9:0] c_cmax1,c_cmax2;\nwire [N1-1:0] c_outreal1, c_outreal2, c_check_in_real,c_check_in_imag;\n\nCODEC2_encoder_one_frame_mode2400 codec2_one_frame\t(start_oneframe,clk, rst,\n\n\t\t\t\t\t\t\t\t\t\t\t\tin_mem_x, in_mem_y , in_prevf0, in_xq0, in_xq1,\n\t\t\t\t\t\t\t\t\t\t\t\tc_out_speech,c_read_c2_sn_out,c_out_mem_fir,c_out_sq,\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\tout_mem_x,out_mem_y, out_prevf0, out_xq0, out_xq1,\n\t\t\t\t\t\t\t\t\t\t\t\tc_encoded_bits,c_addr_speech,c_addr_sn,c_write_c2_sn,\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\tc_re_c2_sn,c_we_c2_sn,\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\tc_addr_mem_fir,c_in_mem_fir,c_read_fir,c_write_fir,\n\t\t\t\t\t\t\t\t\t\t\t\tc_addr_nlp_sq,c_in_sq,c_read_sq,c_write_sq,\n\t\t\t\t\t\t\t\t\t\t\t\tdone_oneframe,\n\t\t\t\t\t\t\t\t\t\t\t\tc_encode_model_wo,c_pitch1,c_pitch2, c_cmax1, c_cmax2\n\t\t\t\t\t\t\t\t\t\t\t\t);\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\n\n\nreg [9:0] addr_speech;\nwire [N-1:0] out_speech;\nRAM_speech_samples r_speech (addr_speech, clk,,1,0,out_speech); \n\n\nreg [9:0] addr_speech_0;\nwire [N-1:0] out_speech_0;\nRAM_speech_0  r_speech_0(addr_speech_0,clk,,1,0,out_speech_0);\n\nreg [9:0] addr_speech_1;\nwire [N-1:0] out_speech_1;\nRAM_speech_1  r_speech_1(addr_speech_1,clk,,1,0,out_speech_1);\n\nreg [9:0] addr_speech_2;\nwire [N-1:0] out_speech_2;\nRAM_speech_2  r_speech_2(addr_speech_2,clk,,1,0,out_speech_2);\n\nreg [9:0] addr_speech_3;\nwire [N-1:0] out_speech_3;\nRAM_speech_3  r_speech_3(addr_speech_3,clk,,1,0,out_speech_3);\n\nreg [9:0] addr_speech_4;\nwire [N-1:0] out_speech_4;\nRAM_speech_4  r_speech_4(addr_speech_4,clk,,1,0,out_speech_4);\n\nreg [9:0] addr_speech_5;\nwire [N-1:0] out_speech_5;\nRAM_speech_5  r_speech_5(addr_speech_5,clk,,1,0,out_speech_5);\n\nreg [9:0] addr_speech_6;\nwire [N-1:0] out_speech_6;\nRAM_speech_6  r_speech_6(addr_speech_6,clk,,1,0,out_speech_6);\n\nreg [9:0] addr_speech_7;\nwire [N-1:0] out_speech_7;\nRAM_speech_7  r_speech_7(addr_speech_7,clk,,1,0,out_speech_7);\n\nreg [9:0] addr_speech_8;\nwire [N-1:0] out_speech_8;\nRAM_speech_8  r_speech_8(addr_speech_8,clk,,1,0,out_speech_8);\n\nreg [9:0] addr_speech_9;\nwire [N-1:0] out_speech_9;\nRAM_speech_9  r_speech_9(addr_speech_9,clk,,1,0,out_speech_9);\n\nreg [9:0] addr_speech_10;\nwire [N-1:0] out_speech_10;\nRAM_speech_10 r_speech_10(addr_speech_10,clk,,1,0,out_speech_10);\n\nreg [9:0] addr_speech_11;\nwire [N-1:0] out_speech_11;\nRAM_speech_11 r_speech_11(addr_speech_11,clk,,1,0,out_speech_11);\n\nreg [9:0] addr_speech_12;\nwire [N-1:0] out_speech_12;\nRAM_speech_12 r_speech_12(addr_speech_12,clk,,1,0,out_speech_12);\n\nreg [9:0] addr_speech_13;\nwire [N-1:0] out_speech_13;\nRAM_speech_13 r_speech_13(addr_speech_13,clk,,1,0,out_speech_13);\n\nreg [9:0] addr_speech_14;\nwire [N-1:0] out_speech_14;\nRAM_speech_14 r_speech_14(addr_speech_14,clk,,1,0,out_speech_14);\n\nreg [9:0] addr_speech_15;\nwire [N-1:0] out_speech_15;\nRAM_speech_15 r_speech_15(addr_speech_15,clk,,1,0,out_speech_15);\n\nreg [9:0] addr_speech_16;\nwire [N-1:0] out_speech_16;\nRAM_speech_16 r_speech_16(addr_speech_16,clk,,1,0,out_speech_16);\n\nreg [9:0] addr_speech_17;\nwire [N-1:0] out_speech_17;\nRAM_speech_17 r_speech_17(addr_speech_17,clk,,1,0,out_speech_17);\n\nreg [9:0] addr_speech_18;\nwire [N-1:0] out_speech_18;\nRAM_speech_18 r_speech_18(addr_speech_18,clk,,1,0,out_speech_18);\n\nreg [9:0] addr_speech_19;\nwire [N-1:0] out_speech_19;\nRAM_speech_19 r_speech_19(addr_speech_19,clk,,1,0,out_speech_19);\n\nreg [9:0] addr_speech_20;\nwire [N-1:0] out_speech_20;\nRAM_speech_20 r_speech_20(addr_speech_20,clk,,1,0,out_speech_20);\n\nreg [9:0] addr_speech_21;\nwire [N-1:0] out_speech_21;\nRAM_speech_21 r_speech_21(addr_speech_21,clk,,1,0,out_speech_21);\n\nreg [9:0] addr_speech_22;\nwire [N-1:0] out_speech_22;\nRAM_speech_22 r_speech_22(addr_speech_22,clk,,1,0,out_speech_22);\n\nreg [9:0] addr_speech_23;\nwire [N-1:0] out_speech_23;\nRAM_speech_23 r_speech_23(addr_speech_23,clk,,1,0,out_speech_23);\n\nreg [9:0] addr_speech_24;\nwire [N-1:0] out_speech_24;\nRAM_speech_24 r_speech_24(addr_speech_24,clk,,1,0,out_speech_24);\n\nreg [9:0] addr_speech_25;\nwire [N-1:0] out_speech_25;\nRAM_speech_25 r_speech_25(addr_speech_25,clk,,1,0,out_speech_25);\n\nreg [9:0] addr_speech_26;\nwire [N-1:0] out_speech_26;\nRAM_speech_26 r_speech_26(addr_speech_26,clk,,1,0,out_speech_26);\n\nreg [9:0] addr_speech_27;\nwire [N-1:0] out_speech_27;\nRAM_speech_27 r_speech_27(addr_speech_27,clk,,1,0,out_speech_27);\n\nreg [9:0] addr_speech_28;\nwire [N-1:0] out_speech_28;\nRAM_speech_28 r_speech_28(addr_speech_28,clk,,1,0,out_speech_28);\n\nreg [9:0] addr_speech_29;\nwire [N-1:0] out_speech_29;\nRAM_speech_29 r_speech_29(addr_speech_29,clk,,1,0,out_speech_29);\n\nreg [9:0] addr_speech_30;\nwire [N-1:0] out_speech_30;\nRAM_speech_30 r_speech_30(addr_speech_30,clk,,1,0,out_speech_30);\n\nreg [9:0] addr_speech_31;\nwire [N-1:0] out_speech_31;\nRAM_speech_31 r_speech_31(addr_speech_31,clk,,1,0,out_speech_31);\n\nreg [9:0] addr_speech_32;\nwire [N-1:0] out_speech_32;\nRAM_speech_32 r_speech_32(addr_speech_32,clk,,1,0,out_speech_32);\n\nreg [9:0] addr_speech_33;\nwire [N-1:0] out_speech_33;\nRAM_speech_33 r_speech_33(addr_speech_33,clk,,1,0,out_speech_33);\n\nreg [9:0] addr_speech_34;\nwire [N-1:0] out_speech_34;\nRAM_speech_34 r_speech_34(addr_speech_34,clk,,1,0,out_speech_34);\n\nreg [9:0] addr_speech_35;\nwire [N-1:0] out_speech_35;\nRAM_speech_35 r_speech_35(addr_speech_35,clk,,1,0,out_speech_35);\n\nreg [9:0] addr_speech_36;\nwire [N-1:0] out_speech_36;\nRAM_speech_36 r_speech_36(addr_speech_36,clk,,1,0,out_speech_36);\n\nreg [9:0] addr_speech_37;\nwire [N-1:0] out_speech_37;\nRAM_speech_37 r_speech_37(addr_speech_37,clk,,1,0,out_speech_37);\n\nreg [9:0] addr_speech_38;\nwire [N-1:0] out_speech_38;\nRAM_speech_38 r_speech_38(addr_speech_38,clk,,1,0,out_speech_38);\n\nreg [9:0] addr_speech_39;\nwire [N-1:0] out_speech_39;\nRAM_speech_39 r_speech_39(addr_speech_39,clk,,1,0,out_speech_39);\n\nreg [9:0] addr_speech_40;\nwire [N-1:0] out_speech_40;\nRAM_speech_40 r_speech_40(addr_speech_40,clk,,1,0,out_speech_40);\n\nreg [9:0] addr_speech_41;\nwire [N-1:0] out_speech_41;\nRAM_speech_41 r_speech_41(addr_speech_41,clk,,1,0,out_speech_41);\n\nreg [9:0] addr_speech_42;\nwire [N-1:0] out_speech_42;\nRAM_speech_42 r_speech_42(addr_speech_42,clk,,1,0,out_speech_42);\n\nreg [9:0] addr_speech_43;\nwire [N-1:0] out_speech_43;\nRAM_speech_43 r_speech_43(addr_speech_43,clk,,1,0,out_speech_43);\n\nreg [9:0] addr_speech_44;\nwire [N-1:0] out_speech_44;\nRAM_speech_44 r_speech_44(addr_speech_44,clk,,1,0,out_speech_44);\n\nreg [9:0] addr_speech_45;\nwire [N-1:0] out_speech_45;\nRAM_speech_45 r_speech_45(addr_speech_45,clk,,1,0,out_speech_45);\n\nreg [9:0] addr_speech_46;\nwire [N-1:0] out_speech_46;\nRAM_speech_46 r_speech_46(addr_speech_46,clk,,1,0,out_speech_46);\n\nreg [9:0] addr_speech_47;\nwire [N-1:0] out_speech_47;\nRAM_speech_47 r_speech_47(addr_speech_47,clk,,1,0,out_speech_47);\n\nreg [9:0] addr_speech_48;\nwire [N-1:0] out_speech_48;\nRAM_speech_48 r_speech_48(addr_speech_48,clk,,1,0,out_speech_48);\n\nreg [9:0] addr_speech_49;\nwire [N-1:0] out_speech_49;\nRAM_speech_49 r_speech_49(addr_speech_49,clk,,1,0,out_speech_49);\n\nreg [9:0] addr_speech_50;\nwire [N-1:0] out_speech_50;\nRAM_speech_50 r_speech_50(addr_speech_50,clk,,1,0,out_speech_50);\n\nreg [9:0] addr_speech_51;\nwire [N-1:0] out_speech_51;\nRAM_speech_51 r_speech_51(addr_speech_51,clk,,1,0,out_speech_51);\n\nreg [9:0] addr_speech_52;\nwire [N-1:0] out_speech_52;\nRAM_speech_52 r_speech_52(addr_speech_52,clk,,1,0,out_speech_52);\n\nreg [9:0] addr_speech_53;\nwire [N-1:0] out_speech_53;\nRAM_speech_53 r_speech_53(addr_speech_53,clk,,1,0,out_speech_53);\n\nreg [9:0] addr_speech_54;\nwire [N-1:0] out_speech_54;\nRAM_speech_54 r_speech_54(addr_speech_54,clk,,1,0,out_speech_54);\n\nreg [9:0] addr_speech_55;\nwire [N-1:0] out_speech_55;\nRAM_speech_55 r_speech_55(addr_speech_55,clk,,1,0,out_speech_55);\n\nreg [9:0] addr_speech_56;\nwire [N-1:0] out_speech_56;\nRAM_speech_56 r_speech_56(addr_speech_56,clk,,1,0,out_speech_56);\n\nreg [9:0] addr_speech_57;\nwire [N-1:0] out_speech_57;\nRAM_speech_57 r_speech_57(addr_speech_57,clk,,1,0,out_speech_57);\n\nreg [9:0] addr_speech_58;\nwire [N-1:0] out_speech_58;\nRAM_speech_58 r_speech_58(addr_speech_58,clk,,1,0,out_speech_58);\n\nreg [9:0] addr_speech_59;\nwire [N-1:0] out_speech_59;\nRAM_speech_59 r_speech_59(addr_speech_59,clk,,1,0,out_speech_59);\n\nreg [9:0] addr_speech_60;\nwire [N-1:0] out_speech_60;\nRAM_speech_60 r_speech_60(addr_speech_60,clk,,1,0,out_speech_60);\n\nreg [9:0] addr_speech_61;\nwire [N-1:0] out_speech_61;\nRAM_speech_61 r_speech_61(addr_speech_61,clk,,1,0,out_speech_61);\n\nreg [9:0] addr_speech_62;\nwire [N-1:0] out_speech_62;\nRAM_speech_62 r_speech_62(addr_speech_62,clk,,1,0,out_speech_62);\n\nreg [9:0] addr_speech_63;\nwire [N-1:0] out_speech_63;\nRAM_speech_63 r_speech_63(addr_speech_63,clk,,1,0,out_speech_63);\n\nreg [9:0] addr_speech_64;\nwire [N-1:0] out_speech_64;\nRAM_speech_64 r_speech_64(addr_speech_64,clk,,1,0,out_speech_64);\n\nreg [9:0] addr_speech_65;\nwire [N-1:0] out_speech_65;\nRAM_speech_65 r_speech_65(addr_speech_65,clk,,1,0,out_speech_65);\n\nreg [9:0] addr_speech_66;\nwire [N-1:0] out_speech_66;\nRAM_speech_66 r_speech_66(addr_speech_66,clk,,1,0,out_speech_66);\n\nreg [9:0] addr_speech_67;\nwire [N-1:0] out_speech_67;\nRAM_speech_67 r_speech_67(addr_speech_67,clk,,1,0,out_speech_67);\n\nreg [9:0] addr_speech_68;\nwire [N-1:0] out_speech_68;\nRAM_speech_68 r_speech_68(addr_speech_68,clk,,1,0,out_speech_68);\n\nreg [9:0] addr_speech_69;\nwire [N-1:0] out_speech_69;\nRAM_speech_69 r_speech_69(addr_speech_69,clk,,1,0,out_speech_69);\n\nreg [9:0] addr_speech_70;\nwire [N-1:0] out_speech_70;\nRAM_speech_70 r_speech_70(addr_speech_70,clk,,1,0,out_speech_70);\n\nreg [9:0] addr_speech_71;\nwire [N-1:0] out_speech_71;\nRAM_speech_71 r_speech_71(addr_speech_71,clk,,1,0,out_speech_71);\n\nreg [9:0] addr_speech_72;\nwire [N-1:0] out_speech_72;\nRAM_speech_72 r_speech_72(addr_speech_72,clk,,1,0,out_speech_72);\n\nreg [9:0] addr_speech_73;\nwire [N-1:0] out_speech_73;\nRAM_speech_73 r_speech_73(addr_speech_73,clk,,1,0,out_speech_73);\n\nreg [9:0] addr_speech_74;\nwire [N-1:0] out_speech_74;\nRAM_speech_74 r_speech_74(addr_speech_74,clk,,1,0,out_speech_74);\n\nreg [9:0] addr_speech_75;\nwire [N-1:0] out_speech_75;\nRAM_speech_75 r_speech_75(addr_speech_75,clk,,1,0,out_speech_75);\n\nreg [9:0] addr_speech_76;\nwire [N-1:0] out_speech_76;\nRAM_speech_76 r_speech_76(addr_speech_76,clk,,1,0,out_speech_76);\n\nreg [9:0] addr_speech_77;\nwire [N-1:0] out_speech_77;\nRAM_speech_77 r_speech_77(addr_speech_77,clk,,1,0,out_speech_77);\n\nreg [9:0] addr_speech_78;\nwire [N-1:0] out_speech_78;\nRAM_speech_78 r_speech_78(addr_speech_78,clk,,1,0,out_speech_78);\n\nreg [9:0] addr_speech_79;\nwire [N-1:0] out_speech_79;\nRAM_speech_79 r_speech_79(addr_speech_79,clk,,1,0,out_speech_79);\n\nreg [9:0] addr_speech_80;\nwire [N-1:0] out_speech_80;\nRAM_speech_80 r_speech_80(addr_speech_80,clk,,1,0,out_speech_80);\n\nreg [9:0] addr_speech_81;\nwire [N-1:0] out_speech_81;\nRAM_speech_81 r_speech_81(addr_speech_81,clk,,1,0,out_speech_81);\n\nreg [9:0] addr_speech_82;\nwire [N-1:0] out_speech_82;\nRAM_speech_82 r_speech_82(addr_speech_82,clk,,1,0,out_speech_82);\n\nreg [9:0] addr_speech_83;\nwire [N-1:0] out_speech_83;\nRAM_speech_83 r_speech_83(addr_speech_83,clk,,1,0,out_speech_83);\n\nreg [9:0] addr_speech_84;\nwire [N-1:0] out_speech_84;\nRAM_speech_84 r_speech_84(addr_speech_84,clk,,1,0,out_speech_84);\n\nreg [9:0] addr_speech_85;\nwire [N-1:0] out_speech_85;\nRAM_speech_85 r_speech_85(addr_speech_85,clk,,1,0,out_speech_85);\n\nreg [9:0] addr_speech_86;\nwire [N-1:0] out_speech_86;\nRAM_speech_86 r_speech_86(addr_speech_86,clk,,1,0,out_speech_86);\n\nreg [9:0] addr_speech_87;\nwire [N-1:0] out_speech_87;\nRAM_speech_87 r_speech_87(addr_speech_87,clk,,1,0,out_speech_87);\n\nreg [9:0] addr_speech_88;\nwire [N-1:0] out_speech_88;\nRAM_speech_88 r_speech_88(addr_speech_88,clk,,1,0,out_speech_88);\n\nreg [9:0] addr_speech_89;\nwire [N-1:0] out_speech_89;\nRAM_speech_89 r_speech_89(addr_speech_89,clk,,1,0,out_speech_89);\n\nreg [9:0] addr_speech_90;\nwire [N-1:0] out_speech_90;\nRAM_speech_90 r_speech_90(addr_speech_90,clk,,1,0,out_speech_90);\n\nreg [9:0] addr_speech_91;\nwire [N-1:0] out_speech_91;\nRAM_speech_91 r_speech_91(addr_speech_91,clk,,1,0,out_speech_91);\n\nreg [9:0] addr_speech_92;\nwire [N-1:0] out_speech_92;\nRAM_speech_92 r_speech_92(addr_speech_92,clk,,1,0,out_speech_92);\n\nreg [9:0] addr_speech_93;\nwire [N-1:0] out_speech_93;\nRAM_speech_93 r_speech_93(addr_speech_93,clk,,1,0,out_speech_93);\n\nreg [9:0] addr_speech_94;\nwire [N-1:0] out_speech_94;\nRAM_speech_94 r_speech_94(addr_speech_94,clk,,1,0,out_speech_94);\n\nreg [9:0] addr_speech_95;\nwire [N-1:0] out_speech_95;\nRAM_speech_95 r_speech_95(addr_speech_95,clk,,1,0,out_speech_95);\n\nreg [9:0] addr_speech_96;\nwire [N-1:0] out_speech_96;\nRAM_speech_96 r_speech_96(addr_speech_96,clk,,1,0,out_speech_96);\n\nreg [9:0] addr_speech_97;\nwire [N-1:0] out_speech_97;\nRAM_speech_97 r_speech_97(addr_speech_97,clk,,1,0,out_speech_97);\n\nreg [9:0] addr_speech_98;\nwire [N-1:0] out_speech_98;\nRAM_speech_98 r_speech_98(addr_speech_98,clk,,1,0,out_speech_98);\n\nreg [9:0] addr_speech_99;\nwire [N-1:0] out_speech_99;\nRAM_speech_99 r_speech_99(addr_speech_99,clk,,1,0,out_speech_99);\n\nreg [9:0] addr_speech_100;\nwire [N-1:0] out_speech_100;\nRAM_speech_100 r_speech_100(addr_speech_100,clk,,1,0,out_speech_100);\n\nreg [9:0] addr_speech_101;\nwire [N-1:0] out_speech_101;\nRAM_speech_101 r_speech_101(addr_speech_101,clk,,1,0,out_speech_101);\n\nreg [9:0] addr_speech_102;\nwire [N-1:0] out_speech_102;\nRAM_speech_102 r_speech_102(addr_speech_102,clk,,1,0,out_speech_102);\n\nreg [9:0] addr_speech_103;\nwire [N-1:0] out_speech_103;\nRAM_speech_103 r_speech_103(addr_speech_103,clk,,1,0,out_speech_103);\n\nreg [9:0] addr_speech_104;\nwire [N-1:0] out_speech_104;\nRAM_speech_104 r_speech_104(addr_speech_104,clk,,1,0,out_speech_104);\n\nreg [9:0] addr_speech_105;\nwire [N-1:0] out_speech_105;\nRAM_speech_105 r_speech_105(addr_speech_105,clk,,1,0,out_speech_105);\n\nreg [9:0] addr_speech_106;\nwire [N-1:0] out_speech_106;\nRAM_speech_106 r_speech_106(addr_speech_106,clk,,1,0,out_speech_106);\n\nreg [9:0] addr_speech_107;\nwire [N-1:0] out_speech_107;\nRAM_speech_107 r_speech_107(addr_speech_107,clk,,1,0,out_speech_107);\n\nreg [9:0] addr_speech_108;\nwire [N-1:0] out_speech_108;\nRAM_speech_108 r_speech_108(addr_speech_108,clk,,1,0,out_speech_108);\n\nreg [9:0] addr_speech_109;\nwire [N-1:0] out_speech_109;\nRAM_speech_109 r_speech_109(addr_speech_109,clk,,1,0,out_speech_109);\n\nreg [9:0] addr_speech_110;\nwire [N-1:0] out_speech_110;\nRAM_speech_110 r_speech_110(addr_speech_110,clk,,1,0,out_speech_110);\n\nreg [9:0] addr_speech_111;\nwire [N-1:0] out_speech_111;\nRAM_speech_111 r_speech_111(addr_speech_111,clk,,1,0,out_speech_111);\n\nreg [9:0] addr_speech_112;\nwire [N-1:0] out_speech_112;\nRAM_speech_112 r_speech_112(addr_speech_112,clk,,1,0,out_speech_112);\n\nreg [9:0] addr_speech_113;\nwire [N-1:0] out_speech_113;\nRAM_speech_113 r_speech_113(addr_speech_113,clk,,1,0,out_speech_113);\n\nreg [9:0] addr_speech_114;\nwire [N-1:0] out_speech_114;\nRAM_speech_114 r_speech_114(addr_speech_114,clk,,1,0,out_speech_114);\n\nreg [9:0] addr_speech_115;\nwire [N-1:0] out_speech_115;\nRAM_speech_115 r_speech_115(addr_speech_115,clk,,1,0,out_speech_115);\n\nreg [9:0] addr_speech_116;\nwire [N-1:0] out_speech_116;\nRAM_speech_116 r_speech_116(addr_speech_116,clk,,1,0,out_speech_116);\n\nreg [9:0] addr_speech_117;\nwire [N-1:0] out_speech_117;\nRAM_speech_117 r_speech_117(addr_speech_117,clk,,1,0,out_speech_117);\n\nreg [9:0] addr_speech_118;\nwire [N-1:0] out_speech_118;\nRAM_speech_118 r_speech_118(addr_speech_118,clk,,1,0,out_speech_118);\n\nreg [9:0] addr_speech_119;\nwire [N-1:0] out_speech_119;\nRAM_speech_119 r_speech_119(addr_speech_119,clk,,1,0,out_speech_119);\n\nreg [9:0] addr_speech_120;\nwire [N-1:0] out_speech_120;\nRAM_speech_120 r_speech_120(addr_speech_120,clk,,1,0,out_speech_120);\n\nreg [9:0] addr_speech_121;\nwire [N-1:0] out_speech_121;\nRAM_speech_121 r_speech_121(addr_speech_121,clk,,1,0,out_speech_121);\n\nreg [9:0] addr_speech_122;\nwire [N-1:0] out_speech_122;\nRAM_speech_122 r_speech_122(addr_speech_122,clk,,1,0,out_speech_122);\n\nreg [9:0] addr_speech_123;\nwire [N-1:0] out_speech_123;\nRAM_speech_123 r_speech_123(addr_speech_123,clk,,1,0,out_speech_123);\n\nreg [9:0] addr_speech_124;\nwire [N-1:0] out_speech_124;\nRAM_speech_124 r_speech_124(addr_speech_124,clk,,1,0,out_speech_124);\n\nreg [9:0] addr_speech_125;\nwire [N-1:0] out_speech_125;\nRAM_speech_125 r_speech_125(addr_speech_125,clk,,1,0,out_speech_125);\n\nreg [9:0] addr_speech_126;\nwire [N-1:0] out_speech_126;\nRAM_speech_126 r_speech_126(addr_speech_126,clk,,1,0,out_speech_126);\n\nreg [9:0] addr_speech_127;\nwire [N-1:0] out_speech_127;\nRAM_speech_127 r_speech_127(addr_speech_127,clk,,1,0,out_speech_127);\n\nreg [9:0] addr_speech_128;\nwire [N-1:0] out_speech_128;\nRAM_speech_128 r_speech_128(addr_speech_128,clk,,1,0,out_speech_128);\n\nreg [9:0] addr_speech_129;\nwire [N-1:0] out_speech_129;\nRAM_speech_129 r_speech_129(addr_speech_129,clk,,1,0,out_speech_129);\n\nreg [9:0] addr_speech_130;\nwire [N-1:0] out_speech_130;\nRAM_speech_130 r_speech_130(addr_speech_130,clk,,1,0,out_speech_130);\n\nreg [9:0] addr_speech_131;\nwire [N-1:0] out_speech_131;\nRAM_speech_131 r_speech_131(addr_speech_131,clk,,1,0,out_speech_131);\n\nreg [9:0] addr_speech_132;\nwire [N-1:0] out_speech_132;\nRAM_speech_132 r_speech_132(addr_speech_132,clk,,1,0,out_speech_132);\n\nreg [9:0] addr_speech_133;\nwire [N-1:0] out_speech_133;\nRAM_speech_133 r_speech_133(addr_speech_133,clk,,1,0,out_speech_133);\n\nreg [9:0] addr_speech_134;\nwire [N-1:0] out_speech_134;\nRAM_speech_134 r_speech_134(addr_speech_134,clk,,1,0,out_speech_134);\n\nreg [9:0] addr_speech_135;\nwire [N-1:0] out_speech_135;\nRAM_speech_135 r_speech_135(addr_speech_135,clk,,1,0,out_speech_135);\n\nreg [9:0] addr_speech_136;\nwire [N-1:0] out_speech_136;\nRAM_speech_136 r_speech_136(addr_speech_136,clk,,1,0,out_speech_136);\n\nreg [9:0] addr_speech_137;\nwire [N-1:0] out_speech_137;\nRAM_speech_137 r_speech_137(addr_speech_137,clk,,1,0,out_speech_137);\n\nreg [9:0] addr_speech_138;\nwire [N-1:0] out_speech_138;\nRAM_speech_138 r_speech_138(addr_speech_138,clk,,1,0,out_speech_138);\n\nreg [9:0] addr_speech_139;\nwire [N-1:0] out_speech_139;\nRAM_speech_139 r_speech_139(addr_speech_139,clk,,1,0,out_speech_139);\n\nreg [9:0] addr_speech_140;\nwire [N-1:0] out_speech_140;\nRAM_speech_140 r_speech_140(addr_speech_140,clk,,1,0,out_speech_140);\n\nreg [9:0] addr_speech_141;\nwire [N-1:0] out_speech_141;\nRAM_speech_141 r_speech_141(addr_speech_141,clk,,1,0,out_speech_141);\n\nreg [9:0] addr_speech_142;\nwire [N-1:0] out_speech_142;\nRAM_speech_142 r_speech_142(addr_speech_142,clk,,1,0,out_speech_142);\n\nreg [9:0] addr_speech_143;\nwire [N-1:0] out_speech_143;\nRAM_speech_143 r_speech_143(addr_speech_143,clk,,1,0,out_speech_143);\n\nreg [9:0] addr_speech_144;\nwire [N-1:0] out_speech_144;\nRAM_speech_144 r_speech_144(addr_speech_144,clk,,1,0,out_speech_144);\n\nreg [9:0] addr_speech_145;\nwire [N-1:0] out_speech_145;\nRAM_speech_145 r_speech_145(addr_speech_145,clk,,1,0,out_speech_145);\n\nreg [9:0] addr_speech_146;\nwire [N-1:0] out_speech_146;\nRAM_speech_146 r_speech_146(addr_speech_146,clk,,1,0,out_speech_146);\n\nreg [9:0] addr_speech_147;\nwire [N-1:0] out_speech_147;\nRAM_speech_147 r_speech_147(addr_speech_147,clk,,1,0,out_speech_147);\n\nreg [9:0] addr_speech_148;\nwire [N-1:0] out_speech_148;\nRAM_speech_148 r_speech_148(addr_speech_148,clk,,1,0,out_speech_148);\n\nreg [9:0] addr_speech_149;\nwire [N-1:0] out_speech_149;\nRAM_speech_149 r_speech_149(addr_speech_149,clk,,1,0,out_speech_149);\n\n\nreg [9:0] addr_sn;\nreg [N-1:0] write_c2_sn;\nreg re_c2_sn,we_c2_sn;\nwire [N-1:0] read_c2_sn_out;\n \nRAM_Sn_codec2_enc c2_sn (addr_sn,clk,write_c2_sn,re_c2_sn,we_c2_sn,read_c2_sn_out);   \n\n\nreg [9:0] addr_mem_fir;\nreg [N1-1:0] in_mem_fir;\nreg read_fir, write_fir;\nwire [N1-1:0] out_mem_fir;\n\t\t\t\t\t\t\t \nRAM_nlp_mem_fir_80  mem_fir   (addr_mem_fir,clk,in_mem_fir,read_fir,write_fir,out_mem_fir);\t\n\n\nreg [9:0] addr_nlp_sq;\nreg [N1-1:0] in_sq;\nreg read_sq,write_sq;\nwire [N1-1:0] out_sq;\n\nRAM_nlp_sq_80    nlp_sq\t   (addr_nlp_sq,clk,in_sq,read_sq,write_sq,out_sq);\t\t\t\t\t\t \n\n\n\n\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\t\tSTATE <= START;\n\telse\n\t\tSTATE <= NEXT_STATE;\n\nend\n\nalways@(*)\nbegin\ncase(STATE)\n\n\tSTART:\n\tbegin\n\t\tif(start_codec2)\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START;\n\t\tend\n\t\t\n\tend\n\n\tINIT_FOR:\n\tbegin\n\t\tNEXT_STATE = CHECK_I;\n\tend\n\n\tCHECK_I:\n\tbegin\n\t\tif(i < 10'd150)\n\t\tbegin\n\t\t\tNEXT_STATE = START_CODEC_ONE_FRAME;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = DONE;\n\t\tend\n\tend\n\n\tSTART_CODEC_ONE_FRAME:\n\tbegin\n\t\tNEXT_STATE = RUN_CODEC_ONE_FRAME;\n\tend\n\n\tRUN_CODEC_ONE_FRAME:\n\tbegin\n\t\tif(done_oneframe)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_CODEC_ONE_FRAME;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_CODEC_ONE_FRAME;\n\t\tend\n\t\t\n\tend\n\n\tGET_CODEC_ONE_FRAME:\n\tbegin\n\t\tNEXT_STATE = INCR_I;\n\tend\n\n\tINCR_I:\n\tbegin\n\t\tNEXT_STATE = CHECK_I;\n\tend\n\n\tDONE:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\n\n\tendcase\nend\n\n\nalways@(*)     \nbegin\n\n\n\tcase(STATE)\n\n\t\t\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\t\tRUN_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t\t\t\t\taddr_sn = c_addr_sn;\n\t\t\t\t\t\tc_read_c2_sn_out = read_c2_sn_out;\n\t\t\t\t\t\tre_c2_sn = c_re_c2_sn;\n\t\t\t\t\t\twe_c2_sn = c_we_c2_sn;\n\t\t\t\t\t\twrite_c2_sn = c_write_c2_sn;\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\taddr_mem_fir = c_addr_mem_fir;\n\t\t\t\t\t\tc_out_mem_fir = out_mem_fir;\n\t\t\t\t\t\tread_fir = c_read_fir;\n\t\t\t\t\t\twrite_fir = c_write_fir;\n\t\t\t\t\t\tin_mem_fir = c_in_mem_fir;\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\taddr_nlp_sq = c_addr_nlp_sq;\n\t\t\t\t\t\tc_out_sq = out_sq;\n\t\t\t\t\t\tread_sq = c_read_sq;\n\t\t\t\t\t\twrite_sq = c_write_sq;\n\t\t\t\t\t\tin_sq = c_in_sq;\n\n\t\t\tcase(i)\n\t\t\t\t\t10'd0:\n\t\t\t\t\tbegin\n\t\t\t\t\t    addr_speech_0 = c_addr_speech;\n\t\t\t\t\t    c_out_speech  = out_speech_0;\n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\t10'd1:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_1 = c_addr_speech;\n\t\t\t   \t\t    c_out_speech  = out_speech_1;  \n\t\t\t\t\tend\n\t\t\t\t\t10'd2:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_2 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_2;  \n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\t10'd3:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_3 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_3;\n\t\t\t\t\tend\n\t\t\t\t\t10'd4:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_4 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_4;\n\t\t\t\t\tend\n\t\t\t\t\t10'd5:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_5 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_5;\n\t\t\t\t\tend\n\t\t\t\t\t10'd6:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_6 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_6;\n\t\t\t\t\tend\n\t\t\t\t\t10'd7:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_7 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_7;\n\t\t\t\t\tend\n\t\t\t\t\t10'd8:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_8 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_8;\n\t\t\t\t\tend\n\t\t\t\t\t10'd9:\n\t\t\t\t\tbegin\n\t\t\t\t\t   addr_speech_9 = c_addr_speech;\n\t\t\t\t\t   c_out_speech  = out_speech_9;\n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\t10'd10:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_10 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_10;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd11:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_11 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_11;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd12:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_12 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_12;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd13:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_13 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_13;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd14:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_14 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_14;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd15:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_15 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_15;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd16:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_16 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_16;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd17:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_17 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_17;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd18:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_18 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_18;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd19:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_19 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_19;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd20:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_20 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_20;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd21:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_21 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_21;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd22:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_22 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_22;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd23:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_23 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_23;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd24:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_24 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_24;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd25:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_25 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_25;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd26:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_26 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_26;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd27:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_27 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_27;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd28:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_28 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_28;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd29:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_29 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_29;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd30:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_30 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_30;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd31:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_31 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_31;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd32:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_32 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_32;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd33:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_33 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_33;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd34:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_34 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_34;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd35:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_35 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_35;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd36:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_36 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_36;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd37:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_37 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_37;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd38:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_38 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_38;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd39:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_39 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_39;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd40:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_40 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_40;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd41:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_41 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_41;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd42:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_42 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_42;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd43:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_43 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_43;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd44:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_44 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_44;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd45:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_45 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_45;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd46:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_46 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_46;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd47:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_47 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_47;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd48:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_48 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_48;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd49:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_49 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_49;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd50:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_50 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_50;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd51:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_51 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_51;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd52:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_52 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_52;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd53:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_53 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_53;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd54:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_54 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_54;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd55:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_55 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_55;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd56:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_56 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_56;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd57:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_57 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_57;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd58:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_58 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_58;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd59:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_59 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_59;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd60:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_60 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_60;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd61:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_61 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_61;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd62:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_62 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_62;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd63:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_63 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_63;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd64:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_64 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_64;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd65:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_65 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_65;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd66:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_66 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_66;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd67:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_67 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_67;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd68:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_68 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_68;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd69:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_69 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_69;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd70:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_70 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_70;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd71:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_71 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_71;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd72:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_72 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_72;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd73:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_73 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_73;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd74:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_74 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_74;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd75:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_75 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_75;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd76:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_76 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_76;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd77:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_77 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_77;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd78:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_78 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_78;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd79:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_79 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_79;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd80:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_80 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_80;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd81:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_81 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_81;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd82:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_82 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_82;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd83:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_83 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_83;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd84:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_84 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_84;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd85:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_85 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_85;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd86:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_86 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_86;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd87:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_87 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_87;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd88:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_88 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_88;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd89:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_89 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_89;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd90:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_90 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_90;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd91:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_91 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_91;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd92:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_92 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_92;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd93:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_93 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_93;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd94:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_94 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_94;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd95:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_95 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_95;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd96:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_96 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_96;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd97:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_97 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_97;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd98:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_98 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_98;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd99:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_99 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_99;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd100:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_100 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_100;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd101:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_101 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_101;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd102:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_102 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_102;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd103:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_103 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_103;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd104:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_104 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_104;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd105:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_105 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_105;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd106:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_106 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_106;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd107:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_107 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_107;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd108:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_108 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_108;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd109:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_109 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_109;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd110:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_110 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_110;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd111:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_111 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_111;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd112:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_112 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_112;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd113:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_113 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_113;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd114:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_114 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_114;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd115:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_115 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_115;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd116:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_116 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_116;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd117:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_117 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_117;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd118:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_118 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_118;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd119:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_119 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_119;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd120:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_120 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_120;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd121:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_121 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_121;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd122:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_122 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_122;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd123:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_123 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_123;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd124:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_124 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_124;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd125:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_125 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_125;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd126:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_126 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_126;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd127:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_127 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_127;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd128:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_128 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_128;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd129:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_129 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_129;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd130:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_130 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_130;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd131:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_131 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_131;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd132:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_132 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_132;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd133:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_133 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_133;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd134:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_134 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_134;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd135:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_135 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_135;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd136:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_136 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_136;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd137:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_137 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_137;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd138:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_138 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_138;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd139:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_139 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_139;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd140:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_140 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_140;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd141:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_141 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_141;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd142:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_142 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_142;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd143:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_143 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_143;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd144:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_144 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_144;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd145:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_145 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_145;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd146:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_146 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_146;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd147:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_147 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_147;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd148:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_148 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_148;\n\t\t\t\t\tend\n\n\t\t\t\t\t10'd149:\n\t\t\t\t\tbegin\n\t\t\t\t\t\taddr_speech_149 = c_addr_speech;\n\t\t\t\t\t\tc_out_speech  = out_speech_149;\n\t\t\t\t\tend\t\t\t\n\t\t\t\t\t\n\t\t\tendcase\n\t\n\t\tend\n\n\t\t\n\n\n\n\n\n\n\n\n\n\n\n\n\n\t\t\n\t\tdefault:\n\t\tbegin\n\t\t\t\n\t\tend\n\n\t\tendcase\nend\n\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\tbegin\n\t\tdone_codec2 <= 1'b0;\n\tend\n\n\telse\n\tbegin\n\t\tcase(STATE)\n\n\t\tSTART:\n\t\tbegin\n\t\t\tdone_codec2 <= 1'b0;\n\t\t\n\t\tend\n\n\t\tINIT_FOR:\n\t\tbegin\n\t\t\ti <= 10'd0;\n\t\t\n\t\tend\n\n\t\tCHECK_I:\n\t\tbegin\n\t\t\t\n\t\tend\n\n\t\tSTART_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t\t\n\t\t\tstart_oneframe <= 1'b1;\n\n\t\t\tif(i == 10'd0)\n\t\t\tbegin\n\t\t\t\tin_mem_x <= 32'b0;\n\t\t\t\tin_mem_y <= 32'b0;\n\t\t\t\tin_prevf0 <= {16'd50,16'd0};\n\t\t\t\tin_xq0 <= 32'b0;\n\t\t\t\tin_xq1 <= 32'b0;\n\t\t\tend\n\t\t\telse\n\t\t\tbegin\n\t\t\t\tin_mem_x <= out_mem_x;\n\t\t\t\tin_mem_y <= out_mem_y;\n\t\t\t\tin_prevf0 <= out_prevf0;\n\t\t\t\tin_xq0 <= out_xq0;\n\t\t\t\tin_xq1 <= out_xq1;\n\t\t\tend\n\t\n\t\tend\n\n\t\tRUN_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t\t\n\t\t\tstart_oneframe <= 1'b0;\n\t\tend\n\n\t\tGET_CODEC_ONE_FRAME:\n\t\tbegin\n\t\t    \n\t\t\t case(i)\n\t\t\t 10'd140:\n\t\t\t begin\n\t\t\t\tencoded_bits_0 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd141:\n\t\t\t begin\n\t\t\t\tencoded_bits_1 <= c_encoded_bits;\n\t\t\t end\n\t\t    10'd142:\n\t\t\t begin\n\t\t\t\tencoded_bits_2 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd143:\n\t\t\t begin\n\t\t\t\tencoded_bits_3 <= c_encoded_bits;\n\t\t\t\t\n\t\t\t end\n\t\t\t 10'd144:\n\t\t\t begin\n\t\t\t\tencoded_bits_4 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd145:\n\t\t\t begin\n\t\t\t\tencoded_bits_5 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd146:\n\t\t\t begin\n\t\t\t\tencoded_bits_6 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd147:\n\t\t\t begin\n\t\t\t\tencoded_bits_7 <= c_encoded_bits;\n\t\t\t end\n\t\t\t 10'd148:\n\t\t\t begin\n\t\t\t\tencoded_bits_8 <= c_encoded_bits;\n\t\t\t end\n\t\t\t \n\t\t\t 10'd149:\n\t\t\t begin\n\t\t\t\tencoded_bits_9 <= c_encoded_bits;\n\t\t\t end \n\t\t\t \n\t\t\t default:\n\t\t\t begin\n\t\t\t\t\n\t\t\t end\n\t\t\t\n\t\t\tendcase\n\t\t\t\n\t\tend\n\n\t\tINCR_I:\n\t\tbegin\n\t\t\ti <= i + 10'd1;\n\t\t\t\n\t\tend\n\n\t\tDONE:\n\t\tbegin\n\t\t\tdone_codec2 <= 1'b1;\n\t\t\n\t\tend\n\n\t\tendcase\n\tend\n\nend\n\n\nendmodule</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: codec2_encoder_mode2400. Module specification: This module implements a CODEC2 speech encoder operating in 2400 bps mode. It processes 150 frames of speech data, encoding 10 frames (140-149) into bit streams. The module has three input ports: clk (clock), rst (active-low reset), and start_codec2 (trigger to start encoding). Output ports include encoded_bits_0[47:0] (encoded bits for the first frame), clk_count[69:0] (70-bit counter for timing), and done_codec2 (completion signal). Internally, it uses numerous signals for state management, data storage, and memory access, including encoded_bits_1 to encoded_bits_9 for storing encoded bits of frames 1-9, sp0 to sp9 for speech samples, and various address and control signals for RAM"
                }
            ]
        }
    ]
}