
SMMS_EncoderCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae6c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800b050  0800b050  0001b050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4a0  0800b4a0  00020448  2**0
                  CONTENTS
  4 .ARM          00000000  0800b4a0  0800b4a0  00020448  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b4a0  0800b4a0  00020448  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4a0  0800b4a0  0001b4a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4a4  0800b4a4  0001b4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000448  20000000  0800b4a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001360  20000448  0800b8f0  00020448  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200017a8  0800b8f0  000217a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020448  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001891e  00000000  00000000  00020478  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b1f  00000000  00000000  00038d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001068  00000000  00000000  0003c8b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000eb0  00000000  00000000  0003d920  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000233bc  00000000  00000000  0003e7d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010b93  00000000  00000000  00061b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c877b  00000000  00000000  0007271f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013ae9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e50  00000000  00000000  0013af18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000448 	.word	0x20000448
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b034 	.word	0x0800b034

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000044c 	.word	0x2000044c
 800021c:	0800b034 	.word	0x0800b034

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08a      	sub	sp, #40	; 0x28
 8000cdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
 8000cec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cee:	4b51      	ldr	r3, [pc, #324]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf2:	4a50      	ldr	r2, [pc, #320]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000cf4:	f043 0320 	orr.w	r3, r3, #32
 8000cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cfa:	4b4e      	ldr	r3, [pc, #312]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfe:	f003 0320 	and.w	r3, r3, #32
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d06:	4b4b      	ldr	r3, [pc, #300]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d0a:	4a4a      	ldr	r2, [pc, #296]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d12:	4b48      	ldr	r3, [pc, #288]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1e:	4b45      	ldr	r3, [pc, #276]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d22:	4a44      	ldr	r2, [pc, #272]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d24:	f043 0301 	orr.w	r3, r3, #1
 8000d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d2a:	4b42      	ldr	r3, [pc, #264]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d36:	4b3f      	ldr	r3, [pc, #252]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d3a:	4a3e      	ldr	r2, [pc, #248]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d42:	4b3c      	ldr	r3, [pc, #240]	; (8000e34 <MX_GPIO_Init+0x15c>)
 8000d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2103      	movs	r1, #3
 8000d52:	4839      	ldr	r0, [pc, #228]	; (8000e38 <MX_GPIO_Init+0x160>)
 8000d54:	f001 fb1c 	bl	8002390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f240 1101 	movw	r1, #257	; 0x101
 8000d5e:	4837      	ldr	r0, [pc, #220]	; (8000e3c <MX_GPIO_Init+0x164>)
 8000d60:	f001 fb16 	bl	8002390 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d64:	2303      	movs	r3, #3
 8000d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4619      	mov	r1, r3
 8000d7a:	482f      	ldr	r0, [pc, #188]	; (8000e38 <MX_GPIO_Init+0x160>)
 8000d7c:	f001 f986 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d86:	2303      	movs	r3, #3
 8000d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	482a      	ldr	r0, [pc, #168]	; (8000e40 <MX_GPIO_Init+0x168>)
 8000d96:	f001 f979 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 
                           PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d9a:	f248 73ff 	movw	r3, #34815	; 0x87ff
 8000d9e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000da0:	2303      	movs	r3, #3
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f001 f96b 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000db6:	f240 1301 	movw	r3, #257	; 0x101
 8000dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	4619      	mov	r1, r3
 8000dce:	481b      	ldr	r0, [pc, #108]	; (8000e3c <MX_GPIO_Init+0x164>)
 8000dd0:	f001 f95c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000dd4:	2310      	movs	r3, #16
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	4619      	mov	r1, r3
 8000de6:	4815      	ldr	r0, [pc, #84]	; (8000e3c <MX_GPIO_Init+0x164>)
 8000de8:	f001 f950 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000dec:	2360      	movs	r3, #96	; 0x60
 8000dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df0:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <MX_GPIO_Init+0x16c>)
 8000df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	480f      	ldr	r0, [pc, #60]	; (8000e3c <MX_GPIO_Init+0x164>)
 8000e00:	f001 f944 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e08:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <MX_GPIO_Init+0x16c>)
 8000e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	4809      	ldr	r0, [pc, #36]	; (8000e3c <MX_GPIO_Init+0x164>)
 8000e18:	f001 f938 	bl	800208c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2017      	movs	r0, #23
 8000e22:	f000 fe9c 	bl	8001b5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e26:	2017      	movs	r0, #23
 8000e28:	f000 feb3 	bl	8001b92 <HAL_NVIC_EnableIRQ>

}
 8000e2c:	bf00      	nop
 8000e2e:	3728      	adds	r7, #40	; 0x28
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40021000 	.word	0x40021000
 8000e38:	48001400 	.word	0x48001400
 8000e3c:	48000400 	.word	0x48000400
 8000e40:	48001800 	.word	0x48001800
 8000e44:	10110000 	.word	0x10110000

08000e48 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f043 0201 	orr.w	r2, r3, #1
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	601a      	str	r2, [r3, #0]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f06f 0201 	mvn.w	r2, #1
 8000e76:	611a      	str	r2, [r3, #16]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	f043 0201 	orr.w	r2, r3, #1
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	60da      	str	r2, [r3, #12]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	2b40      	cmp	r3, #64	; 0x40
 8000eb2:	d012      	beq.n	8000eda <HAL_GPIO_EXTI_Callback+0x36>
 8000eb4:	2b80      	cmp	r3, #128	; 0x80
 8000eb6:	d01e      	beq.n	8000ef6 <HAL_GPIO_EXTI_Callback+0x52>
 8000eb8:	2b20      	cmp	r3, #32
 8000eba:	d000      	beq.n	8000ebe <HAL_GPIO_EXTI_Callback+0x1a>
		//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,SET);
		//bFlag = true;
		break;
	}
	//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,RESET);
}
 8000ebc:	e024      	b.n	8000f08 <HAL_GPIO_EXTI_Callback+0x64>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_0);
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	4813      	ldr	r0, [pc, #76]	; (8000f10 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000ec2:	f001 fa7d 	bl	80023c0 <HAL_GPIO_TogglePin>
		if (bFlag)
 8000ec6:	4b13      	ldr	r3, [pc, #76]	; (8000f14 <HAL_GPIO_EXTI_Callback+0x70>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d019      	beq.n	8000f02 <HAL_GPIO_EXTI_Callback+0x5e>
			A_PLS_CNT++;
 8000ece:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <HAL_GPIO_EXTI_Callback+0x74>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	4a10      	ldr	r2, [pc, #64]	; (8000f18 <HAL_GPIO_EXTI_Callback+0x74>)
 8000ed6:	6013      	str	r3, [r2, #0]
		break;
 8000ed8:	e013      	b.n	8000f02 <HAL_GPIO_EXTI_Callback+0x5e>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_1);
 8000eda:	2102      	movs	r1, #2
 8000edc:	480c      	ldr	r0, [pc, #48]	; (8000f10 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000ede:	f001 fa6f 	bl	80023c0 <HAL_GPIO_TogglePin>
		if (bFlag)
 8000ee2:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <HAL_GPIO_EXTI_Callback+0x70>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d00d      	beq.n	8000f06 <HAL_GPIO_EXTI_Callback+0x62>
			B_PLS_CNT++;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <HAL_GPIO_EXTI_Callback+0x78>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	4a0a      	ldr	r2, [pc, #40]	; (8000f1c <HAL_GPIO_EXTI_Callback+0x78>)
 8000ef2:	6013      	str	r3, [r2, #0]
		break;
 8000ef4:	e007      	b.n	8000f06 <HAL_GPIO_EXTI_Callback+0x62>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000ef6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000efa:	4809      	ldr	r0, [pc, #36]	; (8000f20 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000efc:	f001 fa60 	bl	80023c0 <HAL_GPIO_TogglePin>
		break;
 8000f00:	e002      	b.n	8000f08 <HAL_GPIO_EXTI_Callback+0x64>
		break;
 8000f02:	bf00      	nop
 8000f04:	e000      	b.n	8000f08 <HAL_GPIO_EXTI_Callback+0x64>
		break;
 8000f06:	bf00      	nop
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	48001400 	.word	0x48001400
 8000f14:	2000046c 	.word	0x2000046c
 8000f18:	20000464 	.word	0x20000464
 8000f1c:	20000468 	.word	0x20000468
 8000f20:	48000400 	.word	0x48000400
 8000f24:	00000000 	.word	0x00000000

08000f28 <diameter>:

float diameter(float radius)
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2 * 3.1415 * radius);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff fb30 	bl	8000598 <__aeabi_f2d>
 8000f38:	a309      	add	r3, pc, #36	; (adr r3, 8000f60 <diameter+0x38>)
 8000f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3e:	f7ff fb83 	bl	8000648 <__aeabi_dmul>
 8000f42:	4603      	mov	r3, r0
 8000f44:	460c      	mov	r4, r1
 8000f46:	4618      	mov	r0, r3
 8000f48:	4621      	mov	r1, r4
 8000f4a:	f7ff fe75 	bl	8000c38 <__aeabi_d2f>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	ee07 3a90 	vmov	s15, r3
}
 8000f54:	eeb0 0a67 	vmov.f32	s0, s15
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd90      	pop	{r4, r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	c083126f 	.word	0xc083126f
 8000f64:	401921ca 	.word	0x401921ca

08000f68 <rotationForShoot>:

float rotationForShoot(float targetDistance, float wheelDiameter)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f72:	edc7 0a00 	vstr	s1, [r7]
	return (targetDistance / wheelDiameter);
 8000f76:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f7a:	edd7 7a00 	vldr	s15, [r7]
 8000f7e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f82:	eef0 7a66 	vmov.f32	s15, s13
}
 8000f86:	eeb0 0a67 	vmov.f32	s0, s15
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <targetPulseCount>:

int targetPulseCount(float rotationCount, int encoderPulseCnt)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f9e:	6038      	str	r0, [r7, #0]
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	ee07 3a90 	vmov	s15, r3
 8000fa6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000faa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fae:	ee67 7a27 	vmul.f32	s15, s14, s15
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
 8000fb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fb6:	ee17 3a90 	vmov	r3, s15
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <SaveWheelParam>:

void SaveWheelParam(WheelParam *wP)
{
 8000fc6:	b5b0      	push	{r4, r5, r7, lr}
 8000fc8:	b088      	sub	sp, #32
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8000fce:	f000 fe51 	bl	8001c74 <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_PAGES;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
		fler.Banks = 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	613b      	str	r3, [r7, #16]
		fler.Page = 63;
 8000fda:	233f      	movs	r3, #63	; 0x3f
 8000fdc:	617b      	str	r3, [r7, #20]
		fler.NbPages = 1;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	61bb      	str	r3, [r7, #24]
		HAL_FLASHEx_Erase(&fler, &perr);
 8000fe2:	f107 0208 	add.w	r2, r7, #8
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 ff29 	bl	8001e44 <HAL_FLASHEx_Erase>
		register uint64_t *_targetAddr = (uint64_t*) (wP);
 8000ff2:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam)*2); i += sizeof(uint64_t))
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	77fb      	strb	r3, [r7, #31]
 8000ff8:	e014      	b.n	8001024 <SaveWheelParam+0x5e>
		{
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
					BACKUP_FLASH_ADDR + i, _targetAddr[i/sizeof(uint64_t)]);
 8000ffa:	7ffb      	ldrb	r3, [r7, #31]
 8000ffc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001000:	f503 33fc 	add.w	r3, r3, #129024	; 0x1f800
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8001004:	4619      	mov	r1, r3
					BACKUP_FLASH_ADDR + i, _targetAddr[i/sizeof(uint64_t)]);
 8001006:	7ffb      	ldrb	r3, [r7, #31]
 8001008:	08db      	lsrs	r3, r3, #3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	442b      	add	r3, r5
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8001010:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001014:	461a      	mov	r2, r3
 8001016:	4623      	mov	r3, r4
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fdd5 	bl	8001bc8 <HAL_FLASH_Program>
		for (uint8_t i = 0; i <= (sizeof(WheelParam)*2); i += sizeof(uint64_t))
 800101e:	7ffb      	ldrb	r3, [r7, #31]
 8001020:	3308      	adds	r3, #8
 8001022:	77fb      	strb	r3, [r7, #31]
 8001024:	7ffb      	ldrb	r3, [r7, #31]
 8001026:	2b18      	cmp	r3, #24
 8001028:	d9e7      	bls.n	8000ffa <SaveWheelParam+0x34>
		}
	}
	HAL_FLASH_Lock();
 800102a:	f000 fe45 	bl	8001cb8 <HAL_FLASH_Lock>
}
 800102e:	bf00      	nop
 8001030:	3720      	adds	r7, #32
 8001032:	46bd      	mov	sp, r7
 8001034:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001038 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800103a:	ed2d 8b02 	vpush	{d8}
 800103e:	b0b3      	sub	sp, #204	; 0xcc
 8001040:	af06      	add	r7, sp, #24
	char buf[150];
	WheelParam wP;

	//At 1st, memcpy from backup addr

	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8001042:	4aa6      	ldr	r2, [pc, #664]	; (80012dc <main+0x2a4>)
 8001044:	f107 0308 	add.w	r3, r7, #8
 8001048:	ca07      	ldmia	r2, {r0, r1, r2}
 800104a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		wP.targetDistance = 5.0;
		wP.wheelRadius = 0.324;
		SaveWheelParam(&wP);
	}*/

	int encoderTargetCount = -1;
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001056:	f000 fc14 	bl	8001882 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800105a:	f000 f961 	bl	8001320 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800105e:	f7ff fe3b 	bl	8000cd8 <MX_GPIO_Init>
	MX_USB_Device_Init();
 8001062:	f005 fe23 	bl	8006cac <MX_USB_Device_Init>
	MX_TIM3_Init();
 8001066:	f000 fba3 	bl	80017b0 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800106a:	489d      	ldr	r0, [pc, #628]	; (80012e0 <main+0x2a8>)
 800106c:	f7ff ff0a 	bl	8000e84 <LL_TIM_EnableIT_UPDATE>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_Delay(100);
 8001070:	2064      	movs	r0, #100	; 0x64
 8001072:	f000 fc77 	bl	8001964 <HAL_Delay>
	encoderTargetCount = targetPulseCount(
 8001076:	ed97 8a04 	vldr	s16, [r7, #16]
 800107a:	edd7 7a03 	vldr	s15, [r7, #12]
 800107e:	eeb0 0a67 	vmov.f32	s0, s15
 8001082:	f7ff ff51 	bl	8000f28 <diameter>
 8001086:	eef0 7a40 	vmov.f32	s15, s0
 800108a:	eef0 0a67 	vmov.f32	s1, s15
 800108e:	eeb0 0a48 	vmov.f32	s0, s16
 8001092:	f7ff ff69 	bl	8000f68 <rotationForShoot>
 8001096:	eef0 7a40 	vmov.f32	s15, s0
			rotationForShoot(wP.targetDistance, diameter(wP.wheelRadius)),
			wP.encoderPulseCount);
 800109a:	68bb      	ldr	r3, [r7, #8]
	encoderTargetCount = targetPulseCount(
 800109c:	4618      	mov	r0, r3
 800109e:	eeb0 0a67 	vmov.f32	s0, s15
 80010a2:	f7ff ff77 	bl	8000f94 <targetPulseCount>
 80010a6:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
	xFlag = 0;
 80010aa:	4b8e      	ldr	r3, [pc, #568]	; (80012e4 <main+0x2ac>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		switch (xFlag)
 80010b0:	4b8c      	ldr	r3, [pc, #560]	; (80012e4 <main+0x2ac>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	f200 80e5 	bhi.w	8001286 <main+0x24e>
 80010bc:	a201      	add	r2, pc, #4	; (adr r2, 80010c4 <main+0x8c>)
 80010be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c2:	bf00      	nop
 80010c4:	080010d9 	.word	0x080010d9
 80010c8:	08001143 	.word	0x08001143
 80010cc:	080011a9 	.word	0x080011a9
 80010d0:	08001213 	.word	0x08001213
 80010d4:	0800126d 	.word	0x0800126d
		{
		case 1:	//set wheel param
			CDC_Transmit_FS("Input wheel radius.. > ", 23);
 80010d8:	2117      	movs	r1, #23
 80010da:	4883      	ldr	r0, [pc, #524]	; (80012e8 <main+0x2b0>)
 80010dc:	f005 ffde 	bl	800709c <CDC_Transmit_FS>
			while (!lineFlag)
 80010e0:	bf00      	nop
 80010e2:	4b82      	ldr	r3, [pc, #520]	; (80012ec <main+0x2b4>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d0fb      	beq.n	80010e2 <main+0xaa>
				;
			lineFlag = 0;
 80010ea:	4b80      	ldr	r3, [pc, #512]	; (80012ec <main+0x2b4>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
			wP.wheelRadius = atof(rxbuf);
 80010f0:	487f      	ldr	r0, [pc, #508]	; (80012f0 <main+0x2b8>)
 80010f2:	f006 fc0f 	bl	8007914 <atof>
 80010f6:	ec54 3b10 	vmov	r3, r4, d0
 80010fa:	4618      	mov	r0, r3
 80010fc:	4621      	mov	r1, r4
 80010fe:	f7ff fd9b 	bl	8000c38 <__aeabi_d2f>
 8001102:	4603      	mov	r3, r0
 8001104:	60fb      	str	r3, [r7, #12]
			encoderTargetCount = targetPulseCount(
 8001106:	ed97 8a04 	vldr	s16, [r7, #16]
 800110a:	edd7 7a03 	vldr	s15, [r7, #12]
 800110e:	eeb0 0a67 	vmov.f32	s0, s15
 8001112:	f7ff ff09 	bl	8000f28 <diameter>
 8001116:	eef0 7a40 	vmov.f32	s15, s0
 800111a:	eef0 0a67 	vmov.f32	s1, s15
 800111e:	eeb0 0a48 	vmov.f32	s0, s16
 8001122:	f7ff ff21 	bl	8000f68 <rotationForShoot>
 8001126:	eef0 7a40 	vmov.f32	s15, s0
					rotationForShoot(wP.targetDistance,
							diameter(wP.wheelRadius)), wP.encoderPulseCount);
 800112a:	68bb      	ldr	r3, [r7, #8]
			encoderTargetCount = targetPulseCount(
 800112c:	4618      	mov	r0, r3
 800112e:	eeb0 0a67 	vmov.f32	s0, s15
 8001132:	f7ff ff2f 	bl	8000f94 <targetPulseCount>
 8001136:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
			xFlag = 0;
 800113a:	4b6a      	ldr	r3, [pc, #424]	; (80012e4 <main+0x2ac>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
			break;
 8001140:	e0a6      	b.n	8001290 <main+0x258>
		case 2:	//set encoder pulse count;
			CDC_Transmit_FS("Input encoder pulse cnt.. > ", 28);
 8001142:	211c      	movs	r1, #28
 8001144:	486b      	ldr	r0, [pc, #428]	; (80012f4 <main+0x2bc>)
 8001146:	f005 ffa9 	bl	800709c <CDC_Transmit_FS>
			while (!lineFlag)
 800114a:	bf00      	nop
 800114c:	4b67      	ldr	r3, [pc, #412]	; (80012ec <main+0x2b4>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0fb      	beq.n	800114c <main+0x114>
				;
			lineFlag = 0;
 8001154:	4b65      	ldr	r3, [pc, #404]	; (80012ec <main+0x2b4>)
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
			wP.encoderPulseCount = atoi(rxbuf);
 800115a:	4865      	ldr	r0, [pc, #404]	; (80012f0 <main+0x2b8>)
 800115c:	f006 fbdd 	bl	800791a <atoi>
 8001160:	4603      	mov	r3, r0
 8001162:	60bb      	str	r3, [r7, #8]
			if (wP.encoderPulseCount == 0)
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 8091 	beq.w	800128e <main+0x256>
			{
				break;
			}
			encoderTargetCount = targetPulseCount(
 800116c:	ed97 8a04 	vldr	s16, [r7, #16]
 8001170:	edd7 7a03 	vldr	s15, [r7, #12]
 8001174:	eeb0 0a67 	vmov.f32	s0, s15
 8001178:	f7ff fed6 	bl	8000f28 <diameter>
 800117c:	eef0 7a40 	vmov.f32	s15, s0
 8001180:	eef0 0a67 	vmov.f32	s1, s15
 8001184:	eeb0 0a48 	vmov.f32	s0, s16
 8001188:	f7ff feee 	bl	8000f68 <rotationForShoot>
 800118c:	eef0 7a40 	vmov.f32	s15, s0
					rotationForShoot(wP.targetDistance,
							diameter(wP.wheelRadius)), wP.encoderPulseCount);
 8001190:	68bb      	ldr	r3, [r7, #8]
			encoderTargetCount = targetPulseCount(
 8001192:	4618      	mov	r0, r3
 8001194:	eeb0 0a67 	vmov.f32	s0, s15
 8001198:	f7ff fefc 	bl	8000f94 <targetPulseCount>
 800119c:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
			xFlag = 0;
 80011a0:	4b50      	ldr	r3, [pc, #320]	; (80012e4 <main+0x2ac>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	701a      	strb	r2, [r3, #0]
			break;
 80011a6:	e073      	b.n	8001290 <main+0x258>
		case 3:	//set trigger distance
			CDC_Transmit_FS("Input trigger distance(m) > ", 28);
 80011a8:	211c      	movs	r1, #28
 80011aa:	4853      	ldr	r0, [pc, #332]	; (80012f8 <main+0x2c0>)
 80011ac:	f005 ff76 	bl	800709c <CDC_Transmit_FS>
			while (!lineFlag)
 80011b0:	bf00      	nop
 80011b2:	4b4e      	ldr	r3, [pc, #312]	; (80012ec <main+0x2b4>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0fb      	beq.n	80011b2 <main+0x17a>
				;
			lineFlag = 0;
 80011ba:	4b4c      	ldr	r3, [pc, #304]	; (80012ec <main+0x2b4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	701a      	strb	r2, [r3, #0]
			wP.targetDistance = atof(rxbuf);
 80011c0:	484b      	ldr	r0, [pc, #300]	; (80012f0 <main+0x2b8>)
 80011c2:	f006 fba7 	bl	8007914 <atof>
 80011c6:	ec54 3b10 	vmov	r3, r4, d0
 80011ca:	4618      	mov	r0, r3
 80011cc:	4621      	mov	r1, r4
 80011ce:	f7ff fd33 	bl	8000c38 <__aeabi_d2f>
 80011d2:	4603      	mov	r3, r0
 80011d4:	613b      	str	r3, [r7, #16]
			encoderTargetCount = targetPulseCount(
 80011d6:	ed97 8a04 	vldr	s16, [r7, #16]
 80011da:	edd7 7a03 	vldr	s15, [r7, #12]
 80011de:	eeb0 0a67 	vmov.f32	s0, s15
 80011e2:	f7ff fea1 	bl	8000f28 <diameter>
 80011e6:	eef0 7a40 	vmov.f32	s15, s0
 80011ea:	eef0 0a67 	vmov.f32	s1, s15
 80011ee:	eeb0 0a48 	vmov.f32	s0, s16
 80011f2:	f7ff feb9 	bl	8000f68 <rotationForShoot>
 80011f6:	eef0 7a40 	vmov.f32	s15, s0
					rotationForShoot(wP.targetDistance,
							diameter(wP.wheelRadius)), wP.encoderPulseCount);
 80011fa:	68bb      	ldr	r3, [r7, #8]
			encoderTargetCount = targetPulseCount(
 80011fc:	4618      	mov	r0, r3
 80011fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001202:	f7ff fec7 	bl	8000f94 <targetPulseCount>
 8001206:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
			xFlag = 0;
 800120a:	4b36      	ldr	r3, [pc, #216]	; (80012e4 <main+0x2ac>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
			break;
 8001210:	e03e      	b.n	8001290 <main+0x258>
		case 4:
			sprintf(txbuf, "EncoderPulseCnt= %lu\r\n"
 8001212:	68be      	ldr	r6, [r7, #8]
					"Wheel Radius= %0.5f\r\n"
					"Trigger Distance= %0.2f\r\n"
					"Target pulse count= %d\r\n"
					"Auto triggering= %s\r\n", wP.encoderPulseCount,
					wP.wheelRadius, wP.targetDistance, encoderTargetCount,
 8001214:	68fb      	ldr	r3, [r7, #12]
			sprintf(txbuf, "EncoderPulseCnt= %lu\r\n"
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff f9be 	bl	8000598 <__aeabi_f2d>
 800121c:	4604      	mov	r4, r0
 800121e:	460d      	mov	r5, r1
					wP.wheelRadius, wP.targetDistance, encoderTargetCount,
 8001220:	693b      	ldr	r3, [r7, #16]
			sprintf(txbuf, "EncoderPulseCnt= %lu\r\n"
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f9b8 	bl	8000598 <__aeabi_f2d>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
					(bFlag == true) ? ("Started") : ("Disabled"));
 800122c:	4933      	ldr	r1, [pc, #204]	; (80012fc <main+0x2c4>)
 800122e:	7809      	ldrb	r1, [r1, #0]
			sprintf(txbuf, "EncoderPulseCnt= %lu\r\n"
 8001230:	2900      	cmp	r1, #0
 8001232:	d001      	beq.n	8001238 <main+0x200>
 8001234:	4932      	ldr	r1, [pc, #200]	; (8001300 <main+0x2c8>)
 8001236:	e000      	b.n	800123a <main+0x202>
 8001238:	4932      	ldr	r1, [pc, #200]	; (8001304 <main+0x2cc>)
 800123a:	9105      	str	r1, [sp, #20]
 800123c:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8001240:	9104      	str	r1, [sp, #16]
 8001242:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001246:	e9cd 4500 	strd	r4, r5, [sp]
 800124a:	4632      	mov	r2, r6
 800124c:	492e      	ldr	r1, [pc, #184]	; (8001308 <main+0x2d0>)
 800124e:	482f      	ldr	r0, [pc, #188]	; (800130c <main+0x2d4>)
 8001250:	f006 fff6 	bl	8008240 <siprintf>
			CDC_Transmit_FS(txbuf, strlen(txbuf));
 8001254:	482d      	ldr	r0, [pc, #180]	; (800130c <main+0x2d4>)
 8001256:	f7fe ffe3 	bl	8000220 <strlen>
 800125a:	4603      	mov	r3, r0
 800125c:	4619      	mov	r1, r3
 800125e:	482b      	ldr	r0, [pc, #172]	; (800130c <main+0x2d4>)
 8001260:	f005 ff1c 	bl	800709c <CDC_Transmit_FS>
			xFlag = 0;
 8001264:	4b1f      	ldr	r3, [pc, #124]	; (80012e4 <main+0x2ac>)
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
			break;
 800126a:	e011      	b.n	8001290 <main+0x258>
		case 5:
			CDC_Transmit_FS("Saving current param...\r\n",25);
 800126c:	2119      	movs	r1, #25
 800126e:	4828      	ldr	r0, [pc, #160]	; (8001310 <main+0x2d8>)
 8001270:	f005 ff14 	bl	800709c <CDC_Transmit_FS>
			SaveWheelParam(&wP);
 8001274:	f107 0308 	add.w	r3, r7, #8
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fea4 	bl	8000fc6 <SaveWheelParam>
			xFlag=0;
 800127e:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <main+0x2ac>)
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]
			break;
 8001284:	e004      	b.n	8001290 <main+0x258>
		default:
			xFlag = 0;
 8001286:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <main+0x2ac>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
 800128c:	e000      	b.n	8001290 <main+0x258>
				break;
 800128e:	bf00      	nop
		}
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (bFlag && A_PLS_CNT >= encoderTargetCount)
 8001290:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <main+0x2c4>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	f43f af0b 	beq.w	80010b0 <main+0x78>
 800129a:	4b1e      	ldr	r3, [pc, #120]	; (8001314 <main+0x2dc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80012a2:	429a      	cmp	r2, r3
 80012a4:	f73f af04 	bgt.w	80010b0 <main+0x78>
		{
			A_PLS_CNT = 0;
 80012a8:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <main+0x2dc>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
			B_PLS_CNT = 0;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <main+0x2e0>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 80012b4:	2201      	movs	r2, #1
 80012b6:	2101      	movs	r1, #1
 80012b8:	4818      	ldr	r0, [pc, #96]	; (800131c <main+0x2e4>)
 80012ba:	f001 f869 	bl	8002390 <HAL_GPIO_WritePin>
			LL_TIM_ClearFlag_UPDATE(TIM3);
 80012be:	4808      	ldr	r0, [pc, #32]	; (80012e0 <main+0x2a8>)
 80012c0:	f7ff fdd2 	bl	8000e68 <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 80012c4:	4806      	ldr	r0, [pc, #24]	; (80012e0 <main+0x2a8>)
 80012c6:	f7ff fdbf 	bl	8000e48 <LL_TIM_EnableCounter>
			char __buf=0xEE;
 80012ca:	23ee      	movs	r3, #238	; 0xee
 80012cc:	71fb      	strb	r3, [r7, #7]
			CDC_Transmit_FS(&__buf, 1);
 80012ce:	1dfb      	adds	r3, r7, #7
 80012d0:	2101      	movs	r1, #1
 80012d2:	4618      	mov	r0, r3
 80012d4:	f005 fee2 	bl	800709c <CDC_Transmit_FS>
		switch (xFlag)
 80012d8:	e6ea      	b.n	80010b0 <main+0x78>
 80012da:	bf00      	nop
 80012dc:	0801f800 	.word	0x0801f800
 80012e0:	40000400 	.word	0x40000400
 80012e4:	2000046d 	.word	0x2000046d
 80012e8:	0800b050 	.word	0x0800b050
 80012ec:	2000046e 	.word	0x2000046e
 80012f0:	20000a94 	.word	0x20000a94
 80012f4:	0800b068 	.word	0x0800b068
 80012f8:	0800b088 	.word	0x0800b088
 80012fc:	2000046c 	.word	0x2000046c
 8001300:	0800b0a8 	.word	0x0800b0a8
 8001304:	0800b0b0 	.word	0x0800b0b0
 8001308:	0800b0bc 	.word	0x0800b0bc
 800130c:	200006a0 	.word	0x200006a0
 8001310:	0800b130 	.word	0x0800b130
 8001314:	20000464 	.word	0x20000464
 8001318:	20000468 	.word	0x20000468
 800131c:	48000400 	.word	0x48000400

08001320 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b0a4      	sub	sp, #144	; 0x90
 8001324:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001326:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800132a:	2238      	movs	r2, #56	; 0x38
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f006 fb22 	bl	8007978 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001334:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8001344:	463b      	mov	r3, r7
 8001346:	2244      	movs	r2, #68	; 0x44
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f006 fb14 	bl	8007978 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001350:	2000      	movs	r0, #0
 8001352:	f001 ff7d 	bl	8003250 <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001356:	2322      	movs	r3, #34	; 0x22
 8001358:	65bb      	str	r3, [r7, #88]	; 0x58
			| RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800135a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800135e:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001360:	2340      	movs	r3, #64	; 0x40
 8001362:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001364:	2301      	movs	r3, #1
 8001366:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001368:	2302      	movs	r3, #2
 800136a:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800136c:	2302      	movs	r3, #2
 800136e:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001370:	2302      	movs	r3, #2
 8001372:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.PLL.PLLN = 42;
 8001374:	232a      	movs	r3, #42	; 0x2a
 8001376:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800137a:	2302      	movs	r3, #2
 800137c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001380:	2302      	movs	r3, #2
 8001382:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001390:	4618      	mov	r0, r3
 8001392:	f002 f801 	bl	8003398 <HAL_RCC_OscConfig>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0x80>
	{
		Error_Handler();
 800139c:	f000 f827 	bl	80013ee <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013a0:	230f      	movs	r3, #15
 80013a2:	647b      	str	r3, [r7, #68]	; 0x44
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a4:	2303      	movs	r3, #3
 80013a6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	657b      	str	r3, [r7, #84]	; 0x54

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 80013b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013b8:	2108      	movs	r1, #8
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 fb04 	bl	80039c8 <HAL_RCC_ClockConfig>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <SystemClock_Config+0xaa>
	{
		Error_Handler();
 80013c6:	f000 f812 	bl	80013ee <Error_Handler>
	}
	/** Initializes the peripherals clocks
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80013ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ce:	603b      	str	r3, [r7, #0]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80013d0:	2300      	movs	r3, #0
 80013d2:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d4:	463b      	mov	r3, r7
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 fcda 	bl	8003d90 <HAL_RCCEx_PeriphCLKConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0xc6>
	{
		Error_Handler();
 80013e2:	f000 f804 	bl	80013ee <Error_Handler>
	}
}
 80013e6:	bf00      	nop
 80013e8:	3790      	adds	r7, #144	; 0x90
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	4a04      	ldr	r2, [pc, #16]	; (8001418 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001406:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800140a:	6093      	str	r3, [r2, #8]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40007000 	.word	0x40007000

0800141c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001422:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <HAL_MspInit+0x44>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001426:	4a0e      	ldr	r2, [pc, #56]	; (8001460 <HAL_MspInit+0x44>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6613      	str	r3, [r2, #96]	; 0x60
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <HAL_MspInit+0x44>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <HAL_MspInit+0x44>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	4a08      	ldr	r2, [pc, #32]	; (8001460 <HAL_MspInit+0x44>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001444:	6593      	str	r3, [r2, #88]	; 0x58
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <HAL_MspInit+0x44>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8001452:	f7ff ffd3 	bl	80013fc <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000

08001464 <LL_TIM_DisableCounter>:
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f023 0201 	bic.w	r2, r3, #1
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	601a      	str	r2, [r3, #0]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <LL_TIM_ClearFlag_UPDATE>:
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f06f 0201 	mvn.w	r2, #1
 8001492:	611a      	str	r2, [r3, #16]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ae:	b480      	push	{r7}
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014b2:	e7fe      	b.n	80014b2 <HardFault_Handler+0x4>

080014b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <MemManage_Handler+0x4>

080014ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014be:	e7fe      	b.n	80014be <BusFault_Handler+0x4>

080014c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <UsageFault_Handler+0x4>

080014c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014f4:	f000 fa18 	bl	8001928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}

080014fc <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001500:	4802      	ldr	r0, [pc, #8]	; (800150c <USB_LP_IRQHandler+0x10>)
 8001502:	f001 f86c 	bl	80025de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20001530 	.word	0x20001530

08001510 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001514:	2020      	movs	r0, #32
 8001516:	f000 ff6d 	bl	80023f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800151a:	2040      	movs	r0, #64	; 0x40
 800151c:	f000 ff6a 	bl	80023f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001520:	2080      	movs	r0, #128	; 0x80
 8001522:	f000 ff67 	bl	80023f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8001530:	4806      	ldr	r0, [pc, #24]	; (800154c <TIM3_IRQHandler+0x20>)
 8001532:	f7ff ff97 	bl	8001464 <LL_TIM_DisableCounter>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2101      	movs	r1, #1
 800153a:	4805      	ldr	r0, [pc, #20]	; (8001550 <TIM3_IRQHandler+0x24>)
 800153c:	f000 ff28 	bl	8002390 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <TIM3_IRQHandler+0x20>)
 8001542:	f7ff ff9f 	bl	8001484 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40000400 	.word	0x40000400
 8001550:	48000400 	.word	0x48000400

08001554 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <_sbrk+0x50>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <_sbrk+0x16>
		heap_end = &end;
 8001564:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <_sbrk+0x50>)
 8001566:	4a10      	ldr	r2, [pc, #64]	; (80015a8 <_sbrk+0x54>)
 8001568:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <_sbrk+0x50>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001570:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <_sbrk+0x50>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4413      	add	r3, r2
 8001578:	466a      	mov	r2, sp
 800157a:	4293      	cmp	r3, r2
 800157c:	d907      	bls.n	800158e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800157e:	f006 f9d1 	bl	8007924 <__errno>
 8001582:	4602      	mov	r2, r0
 8001584:	230c      	movs	r3, #12
 8001586:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	e006      	b.n	800159c <_sbrk+0x48>
	}

	heap_end += incr;
 800158e:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <_sbrk+0x50>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	4a03      	ldr	r2, [pc, #12]	; (80015a4 <_sbrk+0x50>)
 8001598:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000470 	.word	0x20000470
 80015a8:	200017a8 	.word	0x200017a8

080015ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <SystemInit+0x28>)
 80015b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015b6:	4a07      	ldr	r2, [pc, #28]	; (80015d4 <SystemInit+0x28>)
 80015b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <SystemInit+0x28>)
 80015c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015c6:	609a      	str	r2, [r3, #8]
#endif
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015dc:	4b04      	ldr	r3, [pc, #16]	; (80015f0 <__NVIC_GetPriorityGrouping+0x18>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	f003 0307 	and.w	r3, r3, #7
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	db0b      	blt.n	800161e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	f003 021f 	and.w	r2, r3, #31
 800160c:	4907      	ldr	r1, [pc, #28]	; (800162c <__NVIC_EnableIRQ+0x38>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	095b      	lsrs	r3, r3, #5
 8001614:	2001      	movs	r0, #1
 8001616:	fa00 f202 	lsl.w	r2, r0, r2
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	db0a      	blt.n	800165a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	490c      	ldr	r1, [pc, #48]	; (800167c <__NVIC_SetPriority+0x4c>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	440b      	add	r3, r1
 8001654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001658:	e00a      	b.n	8001670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4908      	ldr	r1, [pc, #32]	; (8001680 <__NVIC_SetPriority+0x50>)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	3b04      	subs	r3, #4
 8001668:	0112      	lsls	r2, r2, #4
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	440b      	add	r3, r1
 800166e:	761a      	strb	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	; 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f1c3 0307 	rsb	r3, r3, #7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	bf28      	it	cs
 80016a2:	2304      	movcs	r3, #4
 80016a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3304      	adds	r3, #4
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d902      	bls.n	80016b4 <NVIC_EncodePriority+0x30>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3b03      	subs	r3, #3
 80016b2:	e000      	b.n	80016b6 <NVIC_EncodePriority+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43da      	mvns	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43d9      	mvns	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	4313      	orrs	r3, r2
         );
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3724      	adds	r7, #36	; 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_TIM_DisableARRPreload>:
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	601a      	str	r2, [r3, #0]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <LL_TIM_SetClockSource>:
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800171c:	f023 0307 	bic.w	r3, r3, #7
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	431a      	orrs	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	609a      	str	r2, [r3, #8]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <LL_TIM_SetTriggerOutput>:
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	431a      	orrs	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	605a      	str	r2, [r3, #4]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <LL_TIM_DisableMasterSlaveMode>:
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	609a      	str	r2, [r3, #8]
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
	...

08001780 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800178a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800178c:	4907      	ldr	r1, [pc, #28]	; (80017ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4313      	orrs	r3, r2
 8001792:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001796:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4013      	ands	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800179e:	68fb      	ldr	r3, [r7, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	40021000 	.word	0x40021000

080017b0 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80017c4:	2002      	movs	r0, #2
 80017c6:	f7ff ffdb 	bl	8001780 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80017ca:	f7ff ff05 	bl	80015d8 <__NVIC_GetPriorityGrouping>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2200      	movs	r2, #0
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff55 	bl	8001684 <NVIC_EncodePriority>
 80017da:	4603      	mov	r3, r0
 80017dc:	4619      	mov	r1, r3
 80017de:	201d      	movs	r0, #29
 80017e0:	f7ff ff26 	bl	8001630 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 80017e4:	201d      	movs	r0, #29
 80017e6:	f7ff ff05 	bl	80015f4 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 16799;
 80017ea:	f244 139f 	movw	r3, #16799	; 0x419f
 80017ee:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 44;
 80017f4:	232c      	movs	r3, #44	; 0x2c
 80017f6:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	4619      	mov	r1, r3
 8001800:	480a      	ldr	r0, [pc, #40]	; (800182c <MX_TIM3_Init+0x7c>)
 8001802:	f002 fcef 	bl	80041e4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001806:	4809      	ldr	r0, [pc, #36]	; (800182c <MX_TIM3_Init+0x7c>)
 8001808:	f7ff ff6f 	bl	80016ea <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800180c:	2100      	movs	r1, #0
 800180e:	4807      	ldr	r0, [pc, #28]	; (800182c <MX_TIM3_Init+0x7c>)
 8001810:	f7ff ff7b 	bl	800170a <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_UPDATE);
 8001814:	2120      	movs	r1, #32
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_TIM3_Init+0x7c>)
 8001818:	f7ff ff8c 	bl	8001734 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800181c:	4803      	ldr	r0, [pc, #12]	; (800182c <MX_TIM3_Init+0x7c>)
 800181e:	f7ff ff9e 	bl	800175e <LL_TIM_DisableMasterSlaveMode>

}
 8001822:	bf00      	nop
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40000400 	.word	0x40000400

08001830 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001830:	480d      	ldr	r0, [pc, #52]	; (8001868 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001832:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001834:	480d      	ldr	r0, [pc, #52]	; (800186c <LoopForever+0x6>)
  ldr r1, =_edata
 8001836:	490e      	ldr	r1, [pc, #56]	; (8001870 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001838:	4a0e      	ldr	r2, [pc, #56]	; (8001874 <LoopForever+0xe>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800183c:	e002      	b.n	8001844 <LoopCopyDataInit>

0800183e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001842:	3304      	adds	r3, #4

08001844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001848:	d3f9      	bcc.n	800183e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184a:	4a0b      	ldr	r2, [pc, #44]	; (8001878 <LoopForever+0x12>)
  ldr r4, =_ebss
 800184c:	4c0b      	ldr	r4, [pc, #44]	; (800187c <LoopForever+0x16>)
  movs r3, #0
 800184e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001850:	e001      	b.n	8001856 <LoopFillZerobss>

08001852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001854:	3204      	adds	r2, #4

08001856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001858:	d3fb      	bcc.n	8001852 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800185a:	f7ff fea7 	bl	80015ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800185e:	f006 f867 	bl	8007930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001862:	f7ff fbe9 	bl	8001038 <main>

08001866 <LoopForever>:

LoopForever:
    b LoopForever
 8001866:	e7fe      	b.n	8001866 <LoopForever>
  ldr   r0, =_estack
 8001868:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800186c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001870:	20000448 	.word	0x20000448
  ldr r2, =_sidata
 8001874:	0800b4a8 	.word	0x0800b4a8
  ldr r2, =_sbss
 8001878:	20000448 	.word	0x20000448
  ldr r4, =_ebss
 800187c:	200017a8 	.word	0x200017a8

08001880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001880:	e7fe      	b.n	8001880 <ADC1_2_IRQHandler>

08001882 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800188c:	2003      	movs	r0, #3
 800188e:	f000 f95b 	bl	8001b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001892:	2000      	movs	r0, #0
 8001894:	f000 f80e 	bl	80018b4 <HAL_InitTick>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d002      	beq.n	80018a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	e001      	b.n	80018a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018a4:	f7ff fdba 	bl	800141c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018a8:	79fb      	ldrb	r3, [r7, #7]

}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80018c0:	4b16      	ldr	r3, [pc, #88]	; (800191c <HAL_InitTick+0x68>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d022      	beq.n	800190e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80018c8:	4b15      	ldr	r3, [pc, #84]	; (8001920 <HAL_InitTick+0x6c>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	4b13      	ldr	r3, [pc, #76]	; (800191c <HAL_InitTick+0x68>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80018d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80018d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 f966 	bl	8001bae <HAL_SYSTICK_Config>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10f      	bne.n	8001908 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2b0f      	cmp	r3, #15
 80018ec:	d809      	bhi.n	8001902 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ee:	2200      	movs	r2, #0
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	f04f 30ff 	mov.w	r0, #4294967295
 80018f6:	f000 f932 	bl	8001b5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018fa:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <HAL_InitTick+0x70>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	e007      	b.n	8001912 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e004      	b.n	8001912 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	e001      	b.n	8001912 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001912:	7bfb      	ldrb	r3, [r7, #15]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000008 	.word	0x20000008
 8001920:	20000000 	.word	0x20000000
 8001924:	20000004 	.word	0x20000004

08001928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_IncTick+0x1c>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <HAL_IncTick+0x20>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4413      	add	r3, r2
 8001936:	4a03      	ldr	r2, [pc, #12]	; (8001944 <HAL_IncTick+0x1c>)
 8001938:	6013      	str	r3, [r2, #0]
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	200007cc 	.word	0x200007cc
 8001948:	20000008 	.word	0x20000008

0800194c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return uwTick;
 8001950:	4b03      	ldr	r3, [pc, #12]	; (8001960 <HAL_GetTick+0x14>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	4618      	mov	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	200007cc 	.word	0x200007cc

08001964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800196c:	f7ff ffee 	bl	800194c <HAL_GetTick>
 8001970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800197c:	d004      	beq.n	8001988 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <HAL_Delay+0x40>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	4413      	add	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001988:	bf00      	nop
 800198a:	f7ff ffdf 	bl	800194c <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	429a      	cmp	r2, r3
 8001998:	d8f7      	bhi.n	800198a <HAL_Delay+0x26>
  {
  }
}
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000008 	.word	0x20000008

080019a8 <__NVIC_SetPriorityGrouping>:
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019c4:	4013      	ands	r3, r2
 80019c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019da:	4a04      	ldr	r2, [pc, #16]	; (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	60d3      	str	r3, [r2, #12]
}
 80019e0:	bf00      	nop
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <__NVIC_GetPriorityGrouping>:
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f4:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <__NVIC_GetPriorityGrouping+0x18>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	f003 0307 	and.w	r3, r3, #7
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <__NVIC_EnableIRQ>:
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db0b      	blt.n	8001a36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f003 021f 	and.w	r2, r3, #31
 8001a24:	4907      	ldr	r1, [pc, #28]	; (8001a44 <__NVIC_EnableIRQ+0x38>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	095b      	lsrs	r3, r3, #5
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000e100 	.word	0xe000e100

08001a48 <__NVIC_SetPriority>:
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	6039      	str	r1, [r7, #0]
 8001a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	db0a      	blt.n	8001a72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	490c      	ldr	r1, [pc, #48]	; (8001a94 <__NVIC_SetPriority+0x4c>)
 8001a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a66:	0112      	lsls	r2, r2, #4
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a70:	e00a      	b.n	8001a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	4908      	ldr	r1, [pc, #32]	; (8001a98 <__NVIC_SetPriority+0x50>)
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	3b04      	subs	r3, #4
 8001a80:	0112      	lsls	r2, r2, #4
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	440b      	add	r3, r1
 8001a86:	761a      	strb	r2, [r3, #24]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000e100 	.word	0xe000e100
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <NVIC_EncodePriority>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b089      	sub	sp, #36	; 0x24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f1c3 0307 	rsb	r3, r3, #7
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	bf28      	it	cs
 8001aba:	2304      	movcs	r3, #4
 8001abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	2b06      	cmp	r3, #6
 8001ac4:	d902      	bls.n	8001acc <NVIC_EncodePriority+0x30>
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3b03      	subs	r3, #3
 8001aca:	e000      	b.n	8001ace <NVIC_EncodePriority+0x32>
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43da      	mvns	r2, r3
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	401a      	ands	r2, r3
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	fa01 f303 	lsl.w	r3, r1, r3
 8001aee:	43d9      	mvns	r1, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	4313      	orrs	r3, r2
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3724      	adds	r7, #36	; 0x24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b14:	d301      	bcc.n	8001b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00f      	b.n	8001b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1a:	4a0a      	ldr	r2, [pc, #40]	; (8001b44 <SysTick_Config+0x40>)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b22:	210f      	movs	r1, #15
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f7ff ff8e 	bl	8001a48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b2c:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <SysTick_Config+0x40>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b32:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <SysTick_Config+0x40>)
 8001b34:	2207      	movs	r2, #7
 8001b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	e000e010 	.word	0xe000e010

08001b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ff29 	bl	80019a8 <__NVIC_SetPriorityGrouping>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
 8001b6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b6c:	f7ff ff40 	bl	80019f0 <__NVIC_GetPriorityGrouping>
 8001b70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68b9      	ldr	r1, [r7, #8]
 8001b76:	6978      	ldr	r0, [r7, #20]
 8001b78:	f7ff ff90 	bl	8001a9c <NVIC_EncodePriority>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b82:	4611      	mov	r1, r2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff5f 	bl	8001a48 <__NVIC_SetPriority>
}
 8001b8a:	bf00      	nop
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff ff33 	bl	8001a0c <__NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ffa4 	bl	8001b04 <SysTick_Config>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001bda:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <HAL_FLASH_Program+0xa4>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d101      	bne.n	8001be6 <HAL_FLASH_Program+0x1e>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e03e      	b.n	8001c64 <HAL_FLASH_Program+0x9c>
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <HAL_FLASH_Program+0xa4>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bf0:	f000 f87c 	bl	8001cec <FLASH_WaitForLastOperation>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001bf8:	7dfb      	ldrb	r3, [r7, #23]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d12e      	bne.n	8001c5c <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	; (8001c6c <HAL_FLASH_Program+0xa4>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d107      	bne.n	8001c1a <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001c0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c0e:	68b8      	ldr	r0, [r7, #8]
 8001c10:	f000 f8c0 	bl	8001d94 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001c14:	2301      	movs	r3, #1
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	e010      	b.n	8001c3c <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d002      	beq.n	8001c26 <HAL_FLASH_Program+0x5e>
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d10a      	bne.n	8001c3c <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	68b8      	ldr	r0, [r7, #8]
 8001c2c:	f000 f8d6 	bl	8001ddc <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d102      	bne.n	8001c3c <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001c36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c3a:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c40:	f000 f854 	bl	8001cec <FLASH_WaitForLastOperation>
 8001c44:	4603      	mov	r3, r0
 8001c46:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d006      	beq.n	8001c5c <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001c4e:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <HAL_FLASH_Program+0xa8>)
 8001c50:	695a      	ldr	r2, [r3, #20]
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	43db      	mvns	r3, r3
 8001c56:	4906      	ldr	r1, [pc, #24]	; (8001c70 <HAL_FLASH_Program+0xa8>)
 8001c58:	4013      	ands	r3, r2
 8001c5a:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <HAL_FLASH_Program+0xa4>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8001c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	2000000c 	.word	0x2000000c
 8001c70:	40022000 	.word	0x40022000

08001c74 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <HAL_FLASH_Unlock+0x38>)
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	da0b      	bge.n	8001c9e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001c86:	4b09      	ldr	r3, [pc, #36]	; (8001cac <HAL_FLASH_Unlock+0x38>)
 8001c88:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <HAL_FLASH_Unlock+0x3c>)
 8001c8a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001c8c:	4b07      	ldr	r3, [pc, #28]	; (8001cac <HAL_FLASH_Unlock+0x38>)
 8001c8e:	4a09      	ldr	r2, [pc, #36]	; (8001cb4 <HAL_FLASH_Unlock+0x40>)
 8001c90:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001c92:	4b06      	ldr	r3, [pc, #24]	; (8001cac <HAL_FLASH_Unlock+0x38>)
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	da01      	bge.n	8001c9e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	40022000 	.word	0x40022000
 8001cb0:	45670123 	.word	0x45670123
 8001cb4:	cdef89ab 	.word	0xcdef89ab

08001cb8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_FLASH_Lock+0x30>)
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	4a08      	ldr	r2, [pc, #32]	; (8001ce8 <HAL_FLASH_Lock+0x30>)
 8001cc8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001ccc:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_FLASH_Lock+0x30>)
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	da01      	bge.n	8001cda <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8001cda:	79fb      	ldrb	r3, [r7, #7]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	40022000 	.word	0x40022000

08001cec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001cf4:	f7ff fe2a 	bl	800194c <HAL_GetTick>
 8001cf8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001cfa:	e009      	b.n	8001d10 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8001cfc:	f7ff fe26 	bl	800194c <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d201      	bcs.n	8001d10 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e038      	b.n	8001d82 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001d10:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d1c:	d0ee      	beq.n	8001cfc <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001d26:	4013      	ands	r3, r2
 8001d28:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d01e      	beq.n	8001d6e <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8001d30:	4b17      	ldr	r3, [pc, #92]	; (8001d90 <FLASH_WaitForLastOperation+0xa4>)
 8001d32:	685a      	ldr	r2, [r3, #4]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	4a15      	ldr	r2, [pc, #84]	; (8001d90 <FLASH_WaitForLastOperation+0xa4>)
 8001d3a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d007      	beq.n	8001d56 <FLASH_WaitForLastOperation+0x6a>
 8001d46:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d48:	699a      	ldr	r2, [r3, #24]
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001d50:	490e      	ldr	r1, [pc, #56]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	618b      	str	r3, [r1, #24]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d004      	beq.n	8001d6a <FLASH_WaitForLastOperation+0x7e>
 8001d60:	4a0a      	ldr	r2, [pc, #40]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001d68:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e009      	b.n	8001d82 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001d6e:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d102      	bne.n	8001d80 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001d7a:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <FLASH_WaitForLastOperation+0xa0>)
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40022000 	.word	0x40022000
 8001d90:	2000000c 	.word	0x2000000c

08001d94 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001d94:	b490      	push	{r4, r7}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001da0:	4b0d      	ldr	r3, [pc, #52]	; (8001dd8 <FLASH_Program_DoubleWord+0x44>)
 8001da2:	695b      	ldr	r3, [r3, #20]
 8001da4:	4a0c      	ldr	r2, [pc, #48]	; (8001dd8 <FLASH_Program_DoubleWord+0x44>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001db2:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8001db6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	f04f 0400 	mov.w	r4, #0
 8001dc2:	0013      	movs	r3, r2
 8001dc4:	2400      	movs	r4, #0
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	3204      	adds	r2, #4
 8001dca:	6013      	str	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc90      	pop	{r4, r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	40022000 	.word	0x40022000

08001ddc <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b089      	sub	sp, #36	; 0x24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001de6:	2340      	movs	r3, #64	; 0x40
 8001de8:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001df2:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <FLASH_Program_Fast+0x64>)
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	4a12      	ldr	r2, [pc, #72]	; (8001e40 <FLASH_Program_Fast+0x64>)
 8001df8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dfc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dfe:	f3ef 8310 	mrs	r3, PRIMASK
 8001e02:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e04:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001e06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e08:	b672      	cpsid	i
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	3304      	adds	r3, #4
 8001e16:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	617b      	str	r3, [r7, #20]
    row_index--;
 8001e1e:	7ffb      	ldrb	r3, [r7, #31]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8001e24:	7ffb      	ldrb	r3, [r7, #31]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ef      	bne.n	8001e0a <FLASH_Program_Fast+0x2e>
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	f383 8810 	msr	PRIMASK, r3

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001e34:	bf00      	nop
 8001e36:	3724      	adds	r7, #36	; 0x24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	40022000 	.word	0x40022000

08001e44 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e4e:	4b4a      	ldr	r3, [pc, #296]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d101      	bne.n	8001e5a <HAL_FLASHEx_Erase+0x16>
 8001e56:	2302      	movs	r3, #2
 8001e58:	e089      	b.n	8001f6e <HAL_FLASHEx_Erase+0x12a>
 8001e5a:	4b47      	ldr	r3, [pc, #284]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e64:	f7ff ff42 	bl	8001cec <FLASH_WaitForLastOperation>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d179      	bne.n	8001f66 <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e72:	4b41      	ldr	r3, [pc, #260]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001e78:	4b40      	ldr	r3, [pc, #256]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d019      	beq.n	8001eb8 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001e84:	4b3d      	ldr	r3, [pc, #244]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a3c      	ldr	r2, [pc, #240]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001e8a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e8e:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001e90:	4b3a      	ldr	r3, [pc, #232]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d009      	beq.n	8001eb0 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001e9c:	4b37      	ldr	r3, [pc, #220]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a36      	ldr	r2, [pc, #216]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001ea2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ea6:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001ea8:	4b33      	ldr	r3, [pc, #204]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001eaa:	2203      	movs	r2, #3
 8001eac:	771a      	strb	r2, [r3, #28]
 8001eae:	e016      	b.n	8001ede <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8001eb0:	4b31      	ldr	r3, [pc, #196]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	771a      	strb	r2, [r3, #28]
 8001eb6:	e012      	b.n	8001ede <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001eb8:	4b30      	ldr	r3, [pc, #192]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d009      	beq.n	8001ed8 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001ec4:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a2c      	ldr	r2, [pc, #176]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001eca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ece:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001ed0:	4b29      	ldr	r3, [pc, #164]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001ed2:	2202      	movs	r2, #2
 8001ed4:	771a      	strb	r2, [r3, #28]
 8001ed6:	e002      	b.n	8001ede <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001ed8:	4b27      	ldr	r3, [pc, #156]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d111      	bne.n	8001f0a <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 f848 	bl	8001f80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ef0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ef4:	f7ff fefa 	bl	8001cec <FLASH_WaitForLastOperation>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8001efc:	4b1f      	ldr	r3, [pc, #124]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001efe:	695b      	ldr	r3, [r3, #20]
 8001f00:	4a1e      	ldr	r2, [pc, #120]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001f02:	f023 0304 	bic.w	r3, r3, #4
 8001f06:	6153      	str	r3, [r2, #20]
 8001f08:	e02b      	b.n	8001f62 <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f10:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	e01b      	b.n	8001f52 <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	4619      	mov	r1, r3
 8001f20:	68b8      	ldr	r0, [r7, #8]
 8001f22:	f000 f84b 	bl	8001fbc <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f2a:	f7ff fedf 	bl	8001cec <FLASH_WaitForLastOperation>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001f32:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	4a11      	ldr	r2, [pc, #68]	; (8001f7c <HAL_FLASHEx_Erase+0x138>)
 8001f38:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8001f3c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	601a      	str	r2, [r3, #0]
          break;
 8001f4a:	e00a      	b.n	8001f62 <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d3db      	bcc.n	8001f1a <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001f62:	f000 f84f 	bl	8002004 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f66:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <HAL_FLASHEx_Erase+0x134>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]

  return status;
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000000c 	.word	0x2000000c
 8001f7c:	40022000 	.word	0x40022000

08001f80 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <FLASH_MassErase+0x38>)
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	4a08      	ldr	r2, [pc, #32]	; (8001fb8 <FLASH_MassErase+0x38>)
 8001f98:	f043 0304 	orr.w	r3, r3, #4
 8001f9c:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <FLASH_MassErase+0x38>)
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	4a05      	ldr	r2, [pc, #20]	; (8001fb8 <FLASH_MassErase+0x38>)
 8001fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fa8:	6153      	str	r3, [r2, #20]
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40022000 	.word	0x40022000

08001fbc <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8001fc6:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <FLASH_PageErase+0x44>)
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8001fd6:	490a      	ldr	r1, [pc, #40]	; (8002000 <FLASH_PageErase+0x44>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <FLASH_PageErase+0x44>)
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	4a07      	ldr	r2, [pc, #28]	; (8002000 <FLASH_PageErase+0x44>)
 8001fe2:	f043 0302 	orr.w	r3, r3, #2
 8001fe6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <FLASH_PageErase+0x44>)
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	4a04      	ldr	r2, [pc, #16]	; (8002000 <FLASH_PageErase+0x44>)
 8001fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ff2:	6153      	str	r3, [r2, #20]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	40022000 	.word	0x40022000

08002004 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800200a:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <FLASH_FlushCaches+0x80>)
 800200c:	7f1b      	ldrb	r3, [r3, #28]
 800200e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d002      	beq.n	800201c <FLASH_FlushCaches+0x18>
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d111      	bne.n	8002040 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800201c:	4b1a      	ldr	r3, [pc, #104]	; (8002088 <FLASH_FlushCaches+0x84>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a19      	ldr	r2, [pc, #100]	; (8002088 <FLASH_FlushCaches+0x84>)
 8002022:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	4b17      	ldr	r3, [pc, #92]	; (8002088 <FLASH_FlushCaches+0x84>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a16      	ldr	r2, [pc, #88]	; (8002088 <FLASH_FlushCaches+0x84>)
 800202e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002032:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002034:	4b14      	ldr	r3, [pc, #80]	; (8002088 <FLASH_FlushCaches+0x84>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a13      	ldr	r2, [pc, #76]	; (8002088 <FLASH_FlushCaches+0x84>)
 800203a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800203e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d002      	beq.n	800204c <FLASH_FlushCaches+0x48>
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2b03      	cmp	r3, #3
 800204a:	d111      	bne.n	8002070 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800204c:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <FLASH_FlushCaches+0x84>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a0d      	ldr	r2, [pc, #52]	; (8002088 <FLASH_FlushCaches+0x84>)
 8002052:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <FLASH_FlushCaches+0x84>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0a      	ldr	r2, [pc, #40]	; (8002088 <FLASH_FlushCaches+0x84>)
 800205e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002062:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002064:	4b08      	ldr	r3, [pc, #32]	; (8002088 <FLASH_FlushCaches+0x84>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a07      	ldr	r2, [pc, #28]	; (8002088 <FLASH_FlushCaches+0x84>)
 800206a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800206e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002070:	4b04      	ldr	r3, [pc, #16]	; (8002084 <FLASH_FlushCaches+0x80>)
 8002072:	2200      	movs	r2, #0
 8002074:	771a      	strb	r2, [r3, #28]
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	2000000c 	.word	0x2000000c
 8002088:	40022000 	.word	0x40022000

0800208c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800208c:	b480      	push	{r7}
 800208e:	b087      	sub	sp, #28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800209a:	e15a      	b.n	8002352 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	2101      	movs	r1, #1
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	fa01 f303 	lsl.w	r3, r1, r3
 80020a8:	4013      	ands	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f000 814c 	beq.w	800234c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d00b      	beq.n	80020d4 <HAL_GPIO_Init+0x48>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d007      	beq.n	80020d4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020c8:	2b11      	cmp	r3, #17
 80020ca:	d003      	beq.n	80020d4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b12      	cmp	r3, #18
 80020d2:	d130      	bne.n	8002136 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	2203      	movs	r2, #3
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	43db      	mvns	r3, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800210a:	2201      	movs	r2, #1
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	43db      	mvns	r3, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	091b      	lsrs	r3, r3, #4
 8002120:	f003 0201 	and.w	r2, r3, #1
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	2203      	movs	r2, #3
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d003      	beq.n	8002176 <HAL_GPIO_Init+0xea>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b12      	cmp	r3, #18
 8002174:	d123      	bne.n	80021be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	08da      	lsrs	r2, r3, #3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3208      	adds	r2, #8
 800217e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002182:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	220f      	movs	r2, #15
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	4013      	ands	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	691a      	ldr	r2, [r3, #16]
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	08da      	lsrs	r2, r3, #3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3208      	adds	r2, #8
 80021b8:	6939      	ldr	r1, [r7, #16]
 80021ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	2203      	movs	r2, #3
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4013      	ands	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 0203 	and.w	r2, r3, #3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 80a6 	beq.w	800234c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002200:	4b5b      	ldr	r3, [pc, #364]	; (8002370 <HAL_GPIO_Init+0x2e4>)
 8002202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002204:	4a5a      	ldr	r2, [pc, #360]	; (8002370 <HAL_GPIO_Init+0x2e4>)
 8002206:	f043 0301 	orr.w	r3, r3, #1
 800220a:	6613      	str	r3, [r2, #96]	; 0x60
 800220c:	4b58      	ldr	r3, [pc, #352]	; (8002370 <HAL_GPIO_Init+0x2e4>)
 800220e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002218:	4a56      	ldr	r2, [pc, #344]	; (8002374 <HAL_GPIO_Init+0x2e8>)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	089b      	lsrs	r3, r3, #2
 800221e:	3302      	adds	r3, #2
 8002220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	f003 0303 	and.w	r3, r3, #3
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	220f      	movs	r2, #15
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002242:	d01f      	beq.n	8002284 <HAL_GPIO_Init+0x1f8>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a4c      	ldr	r2, [pc, #304]	; (8002378 <HAL_GPIO_Init+0x2ec>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d019      	beq.n	8002280 <HAL_GPIO_Init+0x1f4>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a4b      	ldr	r2, [pc, #300]	; (800237c <HAL_GPIO_Init+0x2f0>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d013      	beq.n	800227c <HAL_GPIO_Init+0x1f0>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a4a      	ldr	r2, [pc, #296]	; (8002380 <HAL_GPIO_Init+0x2f4>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d00d      	beq.n	8002278 <HAL_GPIO_Init+0x1ec>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a49      	ldr	r2, [pc, #292]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d007      	beq.n	8002274 <HAL_GPIO_Init+0x1e8>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a48      	ldr	r2, [pc, #288]	; (8002388 <HAL_GPIO_Init+0x2fc>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d101      	bne.n	8002270 <HAL_GPIO_Init+0x1e4>
 800226c:	2305      	movs	r3, #5
 800226e:	e00a      	b.n	8002286 <HAL_GPIO_Init+0x1fa>
 8002270:	2306      	movs	r3, #6
 8002272:	e008      	b.n	8002286 <HAL_GPIO_Init+0x1fa>
 8002274:	2304      	movs	r3, #4
 8002276:	e006      	b.n	8002286 <HAL_GPIO_Init+0x1fa>
 8002278:	2303      	movs	r3, #3
 800227a:	e004      	b.n	8002286 <HAL_GPIO_Init+0x1fa>
 800227c:	2302      	movs	r3, #2
 800227e:	e002      	b.n	8002286 <HAL_GPIO_Init+0x1fa>
 8002280:	2301      	movs	r3, #1
 8002282:	e000      	b.n	8002286 <HAL_GPIO_Init+0x1fa>
 8002284:	2300      	movs	r3, #0
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	f002 0203 	and.w	r2, r2, #3
 800228c:	0092      	lsls	r2, r2, #2
 800228e:	4093      	lsls	r3, r2
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002296:	4937      	ldr	r1, [pc, #220]	; (8002374 <HAL_GPIO_Init+0x2e8>)
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	089b      	lsrs	r3, r3, #2
 800229c:	3302      	adds	r3, #2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022a4:	4b39      	ldr	r3, [pc, #228]	; (800238c <HAL_GPIO_Init+0x300>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	43db      	mvns	r3, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4013      	ands	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022c8:	4a30      	ldr	r2, [pc, #192]	; (800238c <HAL_GPIO_Init+0x300>)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80022ce:	4b2f      	ldr	r3, [pc, #188]	; (800238c <HAL_GPIO_Init+0x300>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	43db      	mvns	r3, r3
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4013      	ands	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022f2:	4a26      	ldr	r2, [pc, #152]	; (800238c <HAL_GPIO_Init+0x300>)
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022f8:	4b24      	ldr	r3, [pc, #144]	; (800238c <HAL_GPIO_Init+0x300>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	43db      	mvns	r3, r3
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	4013      	ands	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d003      	beq.n	800231c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800231c:	4a1b      	ldr	r2, [pc, #108]	; (800238c <HAL_GPIO_Init+0x300>)
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002322:	4b1a      	ldr	r3, [pc, #104]	; (800238c <HAL_GPIO_Init+0x300>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	43db      	mvns	r3, r3
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	4013      	ands	r3, r2
 8002330:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4313      	orrs	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002346:	4a11      	ldr	r2, [pc, #68]	; (800238c <HAL_GPIO_Init+0x300>)
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	3301      	adds	r3, #1
 8002350:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	fa22 f303 	lsr.w	r3, r2, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	f47f ae9d 	bne.w	800209c <HAL_GPIO_Init+0x10>
  }
}
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	40010000 	.word	0x40010000
 8002378:	48000400 	.word	0x48000400
 800237c:	48000800 	.word	0x48000800
 8002380:	48000c00 	.word	0x48000c00
 8002384:	48001000 	.word	0x48001000
 8002388:	48001400 	.word	0x48001400
 800238c:	40010400 	.word	0x40010400

08002390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
 800239c:	4613      	mov	r3, r2
 800239e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023a0:	787b      	ldrb	r3, [r7, #1]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023ae:	887a      	ldrh	r2, [r7, #2]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	460b      	mov	r3, r1
 80023ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	695a      	ldr	r2, [r3, #20]
 80023d0:	887b      	ldrh	r3, [r7, #2]
 80023d2:	4013      	ands	r3, r2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023d8:	887a      	ldrh	r2, [r7, #2]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80023de:	e002      	b.n	80023e6 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023e0:	887a      	ldrh	r2, [r7, #2]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	619a      	str	r2, [r3, #24]
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
	...

080023f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023fe:	4b08      	ldr	r3, [pc, #32]	; (8002420 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002400:	695a      	ldr	r2, [r3, #20]
 8002402:	88fb      	ldrh	r3, [r7, #6]
 8002404:	4013      	ands	r3, r2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d006      	beq.n	8002418 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800240a:	4a05      	ldr	r2, [pc, #20]	; (8002420 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800240c:	88fb      	ldrh	r3, [r7, #6]
 800240e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002410:	88fb      	ldrh	r3, [r7, #6]
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fd46 	bl	8000ea4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40010400 	.word	0x40010400

08002424 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002426:	b08b      	sub	sp, #44	; 0x2c
 8002428:	af06      	add	r7, sp, #24
 800242a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e0ad      	b.n	8002592 <HAL_PCD_Init+0x16e>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d106      	bne.n	8002450 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f004 ff5a 	bl	8007304 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2203      	movs	r2, #3
 8002454:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f001 ff64 	bl	800432a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002462:	2300      	movs	r3, #0
 8002464:	73fb      	strb	r3, [r7, #15]
 8002466:	e035      	b.n	80024d4 <HAL_PCD_Init+0xb0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	015b      	lsls	r3, r3, #5
 800246e:	4413      	add	r3, r2
 8002470:	3329      	adds	r3, #41	; 0x29
 8002472:	2201      	movs	r2, #1
 8002474:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002476:	7bfb      	ldrb	r3, [r7, #15]
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	015b      	lsls	r3, r3, #5
 800247c:	4413      	add	r3, r2
 800247e:	3328      	adds	r3, #40	; 0x28
 8002480:	7bfa      	ldrb	r2, [r7, #15]
 8002482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	7bfa      	ldrb	r2, [r7, #15]
 8002488:	b291      	uxth	r1, r2
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	015b      	lsls	r3, r3, #5
 800248e:	4413      	add	r3, r2
 8002490:	3336      	adds	r3, #54	; 0x36
 8002492:	460a      	mov	r2, r1
 8002494:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	015b      	lsls	r3, r3, #5
 800249c:	4413      	add	r3, r2
 800249e:	332b      	adds	r3, #43	; 0x2b
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	015b      	lsls	r3, r3, #5
 80024aa:	4413      	add	r3, r2
 80024ac:	3338      	adds	r3, #56	; 0x38
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	015b      	lsls	r3, r3, #5
 80024b8:	4413      	add	r3, r2
 80024ba:	333c      	adds	r3, #60	; 0x3c
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	3302      	adds	r3, #2
 80024c6:	015b      	lsls	r3, r3, #5
 80024c8:	4413      	add	r3, r2
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	3301      	adds	r3, #1
 80024d2:	73fb      	strb	r3, [r7, #15]
 80024d4:	7bfa      	ldrb	r2, [r7, #15]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d3c4      	bcc.n	8002468 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024de:	2300      	movs	r3, #0
 80024e0:	73fb      	strb	r3, [r7, #15]
 80024e2:	e031      	b.n	8002548 <HAL_PCD_Init+0x124>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	015b      	lsls	r3, r3, #5
 80024ea:	4413      	add	r3, r2
 80024ec:	f203 1329 	addw	r3, r3, #297	; 0x129
 80024f0:	2200      	movs	r2, #0
 80024f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	015b      	lsls	r3, r3, #5
 80024fa:	4413      	add	r3, r2
 80024fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002500:	7bfa      	ldrb	r2, [r7, #15]
 8002502:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002504:	7bfb      	ldrb	r3, [r7, #15]
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	015b      	lsls	r3, r3, #5
 800250a:	4413      	add	r3, r2
 800250c:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002514:	7bfb      	ldrb	r3, [r7, #15]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	015b      	lsls	r3, r3, #5
 800251a:	4413      	add	r3, r2
 800251c:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	015b      	lsls	r3, r3, #5
 800252a:	4413      	add	r3, r2
 800252c:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	330a      	adds	r3, #10
 800253a:	015b      	lsls	r3, r3, #5
 800253c:	4413      	add	r3, r2
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	3301      	adds	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
 8002548:	7bfa      	ldrb	r2, [r7, #15]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	429a      	cmp	r2, r3
 8002550:	d3c8      	bcc.n	80024e4 <HAL_PCD_Init+0xc0>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	603b      	str	r3, [r7, #0]
 8002558:	687e      	ldr	r6, [r7, #4]
 800255a:	466d      	mov	r5, sp
 800255c:	f106 0410 	add.w	r4, r6, #16
 8002560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002564:	6823      	ldr	r3, [r4, #0]
 8002566:	602b      	str	r3, [r5, #0]
 8002568:	1d33      	adds	r3, r6, #4
 800256a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800256c:	6838      	ldr	r0, [r7, #0]
 800256e:	f001 fef7 	bl	8004360 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d102      	bne.n	8002590 <HAL_PCD_Init+0x16c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fe35 	bl	80031fa <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800259a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_PCD_Start+0x16>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e012      	b.n	80025d6 <HAL_PCD_Start+0x3c>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DevConnect(hpcd->Instance);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f002 ff1b 	bl	80053f8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f001 fe96 	bl	80042f8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f002 ff1b 	bl	8005426 <USB_ReadInterrupts>
 80025f0:	4603      	mov	r3, r0
 80025f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025fa:	d102      	bne.n	8002602 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 fb33 	bl	8002c68 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4618      	mov	r0, r3
 8002608:	f002 ff0d 	bl	8005426 <USB_ReadInterrupts>
 800260c:	4603      	mov	r3, r0
 800260e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002612:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002616:	d112      	bne.n	800263e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002620:	b29a      	uxth	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800262a:	b292      	uxth	r2, r2
 800262c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f004 fefe 	bl	8007432 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002636:	2100      	movs	r1, #0
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 f91e 	bl	800287a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f002 feef 	bl	8005426 <USB_ReadInterrupts>
 8002648:	4603      	mov	r3, r0
 800264a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002652:	d10b      	bne.n	800266c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800265c:	b29a      	uxth	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002666:	b292      	uxth	r2, r2
 8002668:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f002 fed8 	bl	8005426 <USB_ReadInterrupts>
 8002676:	4603      	mov	r3, r0
 8002678:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800267c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002680:	d10b      	bne.n	800269a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800268a:	b29a      	uxth	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002694:	b292      	uxth	r2, r2
 8002696:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f002 fec1 	bl	8005426 <USB_ReadInterrupts>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ae:	d133      	bne.n	8002718 <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0204 	bic.w	r2, r2, #4
 80026c2:	b292      	uxth	r2, r2
 80026c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f022 0208 	bic.w	r2, r2, #8
 80026da:	b292      	uxth	r2, r2
 80026dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d107      	bne.n	80026fa <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80026f2:	2100      	movs	r1, #0
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f005 f88d 	bl	8007814 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f004 fed2 	bl	80074a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002708:	b29a      	uxth	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002712:	b292      	uxth	r2, r2
 8002714:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f002 fe82 	bl	8005426 <USB_ReadInterrupts>
 8002722:	4603      	mov	r3, r0
 8002724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800272c:	d126      	bne.n	800277c <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002736:	b29a      	uxth	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f042 0208 	orr.w	r2, r2, #8
 8002740:	b292      	uxth	r2, r2
 8002742:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800274e:	b29a      	uxth	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002758:	b292      	uxth	r2, r2
 800275a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002766:	b29a      	uxth	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f042 0204 	orr.w	r2, r2, #4
 8002770:	b292      	uxth	r2, r2
 8002772:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f004 fe7a 	bl	8007470 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f002 fe50 	bl	8005426 <USB_ReadInterrupts>
 8002786:	4603      	mov	r3, r0
 8002788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800278c:	2b80      	cmp	r3, #128	; 0x80
 800278e:	d13f      	bne.n	8002810 <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002798:	b29a      	uxth	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027a2:	b292      	uxth	r2, r2
 80027a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d12b      	bne.n	800280a <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f042 0204 	orr.w	r2, r2, #4
 80027c4:	b292      	uxth	r2, r2
 80027c6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f042 0208 	orr.w	r2, r2, #8
 80027dc:	b292      	uxth	r2, r2
 80027de:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	089b      	lsrs	r3, r3, #2
 80027f6:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002800:	2101      	movs	r1, #1
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f005 f806 	bl	8007814 <HAL_PCDEx_LPM_Callback>
 8002808:	e002      	b.n	8002810 <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f004 fe30 	bl	8007470 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f002 fe06 	bl	8005426 <USB_ReadInterrupts>
 800281a:	4603      	mov	r3, r0
 800281c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002824:	d10e      	bne.n	8002844 <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800282e:	b29a      	uxth	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002838:	b292      	uxth	r2, r2
 800283a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f004 fde9 	bl	8007416 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f002 fdec 	bl	8005426 <USB_ReadInterrupts>
 800284e:	4603      	mov	r3, r0
 8002850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002858:	d10b      	bne.n	8002872 <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002862:	b29a      	uxth	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800286c:	b292      	uxth	r2, r2
 800286e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	460b      	mov	r3, r1
 8002884:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_PCD_SetAddress+0x1a>
 8002890:	2302      	movs	r3, #2
 8002892:	e013      	b.n	80028bc <HAL_PCD_SetAddress+0x42>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	78fa      	ldrb	r2, [r7, #3]
 80028a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	78fa      	ldrb	r2, [r7, #3]
 80028aa:	4611      	mov	r1, r2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f002 fd8f 	bl	80053d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	4608      	mov	r0, r1
 80028ce:	4611      	mov	r1, r2
 80028d0:	461a      	mov	r2, r3
 80028d2:	4603      	mov	r3, r0
 80028d4:	70fb      	strb	r3, [r7, #3]
 80028d6:	460b      	mov	r3, r1
 80028d8:	803b      	strh	r3, [r7, #0]
 80028da:	4613      	mov	r3, r2
 80028dc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80028de:	2300      	movs	r3, #0
 80028e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80028e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	da0b      	bge.n	8002902 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028ea:	78fb      	ldrb	r3, [r7, #3]
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	015b      	lsls	r3, r3, #5
 80028f2:	3328      	adds	r3, #40	; 0x28
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	4413      	add	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2201      	movs	r2, #1
 80028fe:	705a      	strb	r2, [r3, #1]
 8002900:	e00b      	b.n	800291a <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002902:	78fb      	ldrb	r3, [r7, #3]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	015b      	lsls	r3, r3, #5
 800290a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	4413      	add	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800291a:	78fb      	ldrb	r3, [r7, #3]
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	b2da      	uxtb	r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002926:	883a      	ldrh	r2, [r7, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	78ba      	ldrb	r2, [r7, #2]
 8002930:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	785b      	ldrb	r3, [r3, #1]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d004      	beq.n	8002944 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002944:	78bb      	ldrb	r3, [r7, #2]
 8002946:	2b02      	cmp	r3, #2
 8002948:	d102      	bne.n	8002950 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_PCD_EP_Open+0x9a>
 800295a:	2302      	movs	r3, #2
 800295c:	e00e      	b.n	800297c <HAL_PCD_EP_Open+0xb8>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68f9      	ldr	r1, [r7, #12]
 800296c:	4618      	mov	r0, r3
 800296e:	f001 fd1b 	bl	80043a8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 800297a:	7afb      	ldrb	r3, [r7, #11]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002990:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002994:	2b00      	cmp	r3, #0
 8002996:	da0b      	bge.n	80029b0 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002998:	78fb      	ldrb	r3, [r7, #3]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	015b      	lsls	r3, r3, #5
 80029a0:	3328      	adds	r3, #40	; 0x28
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	4413      	add	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2201      	movs	r2, #1
 80029ac:	705a      	strb	r2, [r3, #1]
 80029ae:	e00b      	b.n	80029c8 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029b0:	78fb      	ldrb	r3, [r7, #3]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	015b      	lsls	r3, r3, #5
 80029b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	4413      	add	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80029c8:	78fb      	ldrb	r3, [r7, #3]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_PCD_EP_Close+0x5e>
 80029de:	2302      	movs	r3, #2
 80029e0:	e00e      	b.n	8002a00 <HAL_PCD_EP_Close+0x7c>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f001 ffc9 	bl	8004988 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	460b      	mov	r3, r1
 8002a16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a18:	7afb      	ldrb	r3, [r7, #11]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	015b      	lsls	r3, r3, #5
 8002a20:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	4413      	add	r3, r2
 8002a28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a42:	7afb      	ldrb	r3, [r7, #11]
 8002a44:	f003 0307 	and.w	r3, r3, #7
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a4e:	7afb      	ldrb	r3, [r7, #11]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d106      	bne.n	8002a66 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6979      	ldr	r1, [r7, #20]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f002 f928 	bl	8004cb4 <USB_EPStartXfer>
 8002a64:	e005      	b.n	8002a72 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6979      	ldr	r1, [r7, #20]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f002 f921 	bl	8004cb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002a88:	78fb      	ldrb	r3, [r7, #3]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	330a      	adds	r3, #10
 8002a92:	015b      	lsls	r3, r3, #5
 8002a94:	4413      	add	r3, r2
 8002a96:	3304      	adds	r3, #4
 8002a98:	681b      	ldr	r3, [r3, #0]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b086      	sub	sp, #24
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	60f8      	str	r0, [r7, #12]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	603b      	str	r3, [r7, #0]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ab6:	7afb      	ldrb	r3, [r7, #11]
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	015b      	lsls	r3, r3, #5
 8002abe:	3328      	adds	r3, #40	; 0x28
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	683a      	ldr	r2, [r7, #0]
 8002ad0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	2201      	movs	r2, #1
 8002adc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ade:	7afb      	ldrb	r3, [r7, #11]
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002aea:	7afb      	ldrb	r3, [r7, #11]
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d106      	bne.n	8002b02 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6979      	ldr	r1, [r7, #20]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f002 f8da 	bl	8004cb4 <USB_EPStartXfer>
 8002b00:	e005      	b.n	8002b0e <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6979      	ldr	r1, [r7, #20]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f002 f8d3 	bl	8004cb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002b24:	78fb      	ldrb	r3, [r7, #3]
 8002b26:	f003 0207 	and.w	r2, r3, #7
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d901      	bls.n	8002b36 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e046      	b.n	8002bc4 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	da0b      	bge.n	8002b56 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b3e:	78fb      	ldrb	r3, [r7, #3]
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	015b      	lsls	r3, r3, #5
 8002b46:	3328      	adds	r3, #40	; 0x28
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2201      	movs	r2, #1
 8002b52:	705a      	strb	r2, [r3, #1]
 8002b54:	e009      	b.n	8002b6a <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002b56:	78fb      	ldrb	r3, [r7, #3]
 8002b58:	015b      	lsls	r3, r3, #5
 8002b5a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b70:	78fb      	ldrb	r3, [r7, #3]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d101      	bne.n	8002b8a <HAL_PCD_EP_SetStall+0x72>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e01c      	b.n	8002bc4 <HAL_PCD_EP_SetStall+0xac>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68f9      	ldr	r1, [r7, #12]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f002 fb43 	bl	8005224 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b9e:	78fb      	ldrb	r3, [r7, #3]
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d108      	bne.n	8002bba <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	f002 fc46 	bl	8005446 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002bd8:	78fb      	ldrb	r3, [r7, #3]
 8002bda:	f003 020f 	and.w	r2, r3, #15
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d901      	bls.n	8002bea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e03a      	b.n	8002c60 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002bea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	da0b      	bge.n	8002c0a <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bf2:	78fb      	ldrb	r3, [r7, #3]
 8002bf4:	f003 0307 	and.w	r3, r3, #7
 8002bf8:	015b      	lsls	r3, r3, #5
 8002bfa:	3328      	adds	r3, #40	; 0x28
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	4413      	add	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2201      	movs	r2, #1
 8002c06:	705a      	strb	r2, [r3, #1]
 8002c08:	e00b      	b.n	8002c22 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c0a:	78fb      	ldrb	r3, [r7, #3]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	015b      	lsls	r3, r3, #5
 8002c12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d101      	bne.n	8002c42 <HAL_PCD_EP_ClrStall+0x76>
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e00e      	b.n	8002c60 <HAL_PCD_EP_ClrStall+0x94>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68f9      	ldr	r1, [r7, #12]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f002 fb29 	bl	80052a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b089      	sub	sp, #36	; 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002c70:	e274      	b.n	800315c <PCD_EP_ISR_Handler+0x4f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c7a:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002c7c:	8afb      	ldrh	r3, [r7, #22]
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	f003 030f 	and.w	r3, r3, #15
 8002c84:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8002c86:	7d7b      	ldrb	r3, [r7, #21]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f040 813c 	bne.w	8002f06 <PCD_EP_ISR_Handler+0x29e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002c8e:	8afb      	ldrh	r3, [r7, #22]
 8002c90:	f003 0310 	and.w	r3, r3, #16
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d14f      	bne.n	8002d38 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ca8:	b29c      	uxth	r4, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8002cb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	3328      	adds	r3, #40	; 0x28
 8002cbe:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	4413      	add	r3, r2
 8002cda:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	695a      	ldr	r2, [r3, #20]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	441a      	add	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f004 fb75 	bl	80073e8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f000 8228 	beq.w	800315c <PCD_EP_ISR_Handler+0x4f4>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f040 8223 	bne.w	800315c <PCD_EP_ISR_Handler+0x4f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d22:	b2da      	uxtb	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	b292      	uxth	r2, r2
 8002d2a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d36:	e211      	b.n	800315c <PCD_EP_ISR_Handler+0x4f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002d3e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	881b      	ldrh	r3, [r3, #0]
 8002d46:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002d48:	8a7b      	ldrh	r3, [r7, #18]
 8002d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d031      	beq.n	8002db6 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	4413      	add	r3, r2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	6812      	ldr	r2, [r2, #0]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002d70:	881b      	ldrh	r3, [r3, #0]
 8002d72:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	f002 fba7 	bl	80054e0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	881b      	ldrh	r3, [r3, #0]
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002d9e:	4013      	ands	r3, r2
 8002da0:	b29c      	uxth	r4, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002daa:	b292      	uxth	r2, r2
 8002dac:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f004 faf0 	bl	8007394 <HAL_PCD_SetupStageCallback>
 8002db4:	e1d2      	b.n	800315c <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002db6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f280 81ce 	bge.w	800315c <PCD_EP_ISR_Handler+0x4f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002dcc:	4013      	ands	r3, r2
 8002dce:	b29c      	uxth	r4, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002dd8:	b292      	uxth	r2, r2
 8002dda:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	461a      	mov	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	4413      	add	r3, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6812      	ldr	r2, [r2, #0]
 8002df4:	4413      	add	r3, r2
 8002df6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d019      	beq.n	8002e40 <PCD_EP_ISR_Handler+0x1d8>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d015      	beq.n	8002e40 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6959      	ldr	r1, [r3, #20]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	f002 fb5b 	bl	80054e0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	695a      	ldr	r2, [r3, #20]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	441a      	add	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002e38:	2100      	movs	r1, #0
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f004 fabc 	bl	80073b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	461c      	mov	r4, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	441c      	add	r4, r3
 8002e52:	f204 4306 	addw	r3, r4, #1030	; 0x406
 8002e56:	461c      	mov	r4, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10e      	bne.n	8002e7e <PCD_EP_ISR_Handler+0x216>
 8002e60:	8823      	ldrh	r3, [r4, #0]
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	8023      	strh	r3, [r4, #0]
 8002e6c:	8823      	ldrh	r3, [r4, #0]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	8023      	strh	r3, [r4, #0]
 8002e7c:	e02d      	b.n	8002eda <PCD_EP_ISR_Handler+0x272>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	2b3e      	cmp	r3, #62	; 0x3e
 8002e84:	d812      	bhi.n	8002eac <PCD_EP_ISR_Handler+0x244>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	085b      	lsrs	r3, r3, #1
 8002e8c:	61bb      	str	r3, [r7, #24]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <PCD_EP_ISR_Handler+0x238>
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	61bb      	str	r3, [r7, #24]
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	029b      	lsls	r3, r3, #10
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	8023      	strh	r3, [r4, #0]
 8002eaa:	e016      	b.n	8002eda <PCD_EP_ISR_Handler+0x272>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	095b      	lsrs	r3, r3, #5
 8002eb2:	61bb      	str	r3, [r7, #24]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	f003 031f 	and.w	r3, r3, #31
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d102      	bne.n	8002ec6 <PCD_EP_ISR_Handler+0x25e>
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	61bb      	str	r3, [r7, #24]
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	029b      	lsls	r3, r3, #10
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	881b      	ldrh	r3, [r3, #0]
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eea:	b29c      	uxth	r4, r3
 8002eec:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002ef0:	b29c      	uxth	r4, r3
 8002ef2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002ef6:	b29c      	uxth	r4, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b9e      	ldr	r3, [pc, #632]	; (8003178 <PCD_EP_ISR_Handler+0x510>)
 8002efe:	4323      	orrs	r3, r4
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	8013      	strh	r3, [r2, #0]
 8002f04:	e12a      	b.n	800315c <PCD_EP_ISR_Handler+0x4f4>
    else
    {
      /* Decode and service non control endpoints interrupt */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	7d7b      	ldrb	r3, [r7, #21]
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	4413      	add	r3, r2
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002f16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f280 80cb 	bge.w	80030b6 <PCD_EP_ISR_Handler+0x44e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	7d7b      	ldrb	r3, [r7, #21]
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002f34:	4013      	ands	r3, r2
 8002f36:	b29c      	uxth	r4, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	7d7b      	ldrb	r3, [r7, #21]
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002f48:	b292      	uxth	r2, r2
 8002f4a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002f4c:	7d7b      	ldrb	r3, [r7, #21]
 8002f4e:	015b      	lsls	r3, r3, #5
 8002f50:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	4413      	add	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering */
        if (ep->doublebuffer == 0U)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	7b1b      	ldrb	r3, [r3, #12]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d11f      	bne.n	8002fa2 <PCD_EP_ISR_Handler+0x33a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	4413      	add	r3, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6812      	ldr	r2, [r2, #0]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f86:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002f88:	8bfb      	ldrh	r3, [r7, #30]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d06e      	beq.n	800306c <PCD_EP_ISR_Handler+0x404>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6818      	ldr	r0, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6959      	ldr	r1, [r3, #20]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	88da      	ldrh	r2, [r3, #6]
 8002f9a:	8bfb      	ldrh	r3, [r7, #30]
 8002f9c:	f002 faa0 	bl	80054e0 <USB_ReadPMA>
 8002fa0:	e064      	b.n	800306c <PCD_EP_ISR_Handler+0x404>
          }
        }
        else
        {
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	881b      	ldrh	r3, [r3, #0]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fbc:	b29c      	uxth	r4, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	441a      	add	r2, r3
 8002fcc:	4b6b      	ldr	r3, [pc, #428]	; (800317c <PCD_EP_ISR_Handler+0x514>)
 8002fce:	4323      	orrs	r3, r4
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	8013      	strh	r3, [r2, #0]

          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	881b      	ldrh	r3, [r3, #0]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d01f      	beq.n	800302e <PCD_EP_ISR_Handler+0x3c6>
          {
            /* read from endpoint BUF0Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	4413      	add	r3, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6812      	ldr	r2, [r2, #0]
 8003006:	4413      	add	r3, r2
 8003008:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003012:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8003014:	8bfb      	ldrh	r3, [r7, #30]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d028      	beq.n	800306c <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6959      	ldr	r1, [r3, #20]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	891a      	ldrh	r2, [r3, #8]
 8003026:	8bfb      	ldrh	r3, [r7, #30]
 8003028:	f002 fa5a 	bl	80054e0 <USB_ReadPMA>
 800302c:	e01e      	b.n	800306c <PCD_EP_ISR_Handler+0x404>
            }
          }
          else
          {
            /* read from endpoint BUF1Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003036:	b29b      	uxth	r3, r3
 8003038:	461a      	mov	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	4413      	add	r3, r2
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	4413      	add	r3, r2
 8003048:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003052:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8003054:	8bfb      	ldrh	r3, [r7, #30]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d008      	beq.n	800306c <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6959      	ldr	r1, [r3, #20]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	895a      	ldrh	r2, [r3, #10]
 8003066:	8bfb      	ldrh	r3, [r7, #30]
 8003068:	f002 fa3a 	bl	80054e0 <USB_ReadPMA>
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	8bfb      	ldrh	r3, [r7, #30]
 8003072:	441a      	add	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	695a      	ldr	r2, [r3, #20]
 800307c:	8bfb      	ldrh	r3, [r7, #30]
 800307e:	441a      	add	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d004      	beq.n	8003096 <PCD_EP_ISR_Handler+0x42e>
 800308c:	8bfa      	ldrh	r2, [r7, #30]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	429a      	cmp	r2, r3
 8003094:	d206      	bcs.n	80030a4 <PCD_EP_ISR_Handler+0x43c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	4619      	mov	r1, r3
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f004 f98b 	bl	80073b8 <HAL_PCD_DataOutStageCallback>
 80030a2:	e008      	b.n	80030b6 <PCD_EP_ISR_Handler+0x44e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	7819      	ldrb	r1, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7ff fca9 	bl	8002a08 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80030b6:	8a7b      	ldrh	r3, [r7, #18]
 80030b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d04d      	beq.n	800315c <PCD_EP_ISR_Handler+0x4f4>
      {
        ep = &hpcd->IN_ep[epindex];
 80030c0:	7d7b      	ldrb	r3, [r7, #21]
 80030c2:	015b      	lsls	r3, r3, #5
 80030c4:	3328      	adds	r3, #40	; 0x28
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	4413      	add	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	461a      	mov	r2, r3
 80030d2:	7d7b      	ldrb	r3, [r7, #21]
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	4413      	add	r3, r2
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80030e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e4:	b29c      	uxth	r4, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	461a      	mov	r2, r3
 80030ec:	7d7b      	ldrb	r3, [r7, #21]
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	441a      	add	r2, r3
 80030f2:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80030f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	8013      	strh	r3, [r2, #0]

        /* multi-packet on the NON control IN endpoint */
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003106:	b29b      	uxth	r3, r3
 8003108:	461a      	mov	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	4413      	add	r3, r2
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	4413      	add	r3, r2
 8003118:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	695a      	ldr	r2, [r3, #20]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	441a      	add	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d106      	bne.n	800314a <PCD_EP_ISR_Handler+0x4e2>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	4619      	mov	r1, r3
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f004 f950 	bl	80073e8 <HAL_PCD_DataInStageCallback>
 8003148:	e008      	b.n	800315c <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	7819      	ldrb	r1, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	695a      	ldr	r2, [r3, #20]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff fca5 	bl	8002aa6 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003164:	b29b      	uxth	r3, r3
 8003166:	b21b      	sxth	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	f6ff ad82 	blt.w	8002c72 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3724      	adds	r7, #36	; 0x24
 8003174:	46bd      	mov	sp, r7
 8003176:	bd90      	pop	{r4, r7, pc}
 8003178:	ffff8080 	.word	0xffff8080
 800317c:	ffff80c0 	.word	0xffff80c0

08003180 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8003180:	b480      	push	{r7}
 8003182:	b087      	sub	sp, #28
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	460b      	mov	r3, r1
 800318c:	817b      	strh	r3, [r7, #10]
 800318e:	4613      	mov	r3, r2
 8003190:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003192:	897b      	ldrh	r3, [r7, #10]
 8003194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003198:	b29b      	uxth	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800319e:	897b      	ldrh	r3, [r7, #10]
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	015b      	lsls	r3, r3, #5
 80031a6:	3328      	adds	r3, #40	; 0x28
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4413      	add	r3, r2
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	e006      	b.n	80031be <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031b0:	897b      	ldrh	r3, [r7, #10]
 80031b2:	015b      	lsls	r3, r3, #5
 80031b4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4413      	add	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80031be:	893b      	ldrh	r3, [r7, #8]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d107      	bne.n	80031d4 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2200      	movs	r2, #0
 80031c8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	80da      	strh	r2, [r3, #6]
 80031d2:	e00b      	b.n	80031ec <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	2201      	movs	r2, #1
 80031d8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	b29a      	uxth	r2, r3
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	0c1b      	lsrs	r3, r3, #16
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	371c      	adds	r7, #28
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b085      	sub	sp, #20
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800321e:	b29b      	uxth	r3, r3
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	b29a      	uxth	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8003232:	b29b      	uxth	r3, r3
 8003234:	f043 0302 	orr.w	r3, r3, #2
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
	...

08003250 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d141      	bne.n	80032e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800325e:	4b4b      	ldr	r3, [pc, #300]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003266:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800326a:	d131      	bne.n	80032d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800326c:	4b47      	ldr	r3, [pc, #284]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003272:	4a46      	ldr	r2, [pc, #280]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003274:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003278:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800327c:	4b43      	ldr	r3, [pc, #268]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003284:	4a41      	ldr	r2, [pc, #260]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003286:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800328a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800328c:	4b40      	ldr	r3, [pc, #256]	; (8003390 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2232      	movs	r2, #50	; 0x32
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	4a3f      	ldr	r2, [pc, #252]	; (8003394 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	0c9b      	lsrs	r3, r3, #18
 800329e:	3301      	adds	r3, #1
 80032a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032a2:	e002      	b.n	80032aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032aa:	4b38      	ldr	r3, [pc, #224]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b6:	d102      	bne.n	80032be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f2      	bne.n	80032a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032be:	4b33      	ldr	r3, [pc, #204]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032ca:	d158      	bne.n	800337e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e057      	b.n	8003380 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032d0:	4b2e      	ldr	r3, [pc, #184]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032d6:	4a2d      	ldr	r2, [pc, #180]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80032e0:	e04d      	b.n	800337e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032e8:	d141      	bne.n	800336e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032ea:	4b28      	ldr	r3, [pc, #160]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f6:	d131      	bne.n	800335c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032f8:	4b24      	ldr	r3, [pc, #144]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032fe:	4a23      	ldr	r2, [pc, #140]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003304:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003308:	4b20      	ldr	r3, [pc, #128]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003310:	4a1e      	ldr	r2, [pc, #120]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003312:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003316:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003318:	4b1d      	ldr	r3, [pc, #116]	; (8003390 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2232      	movs	r2, #50	; 0x32
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	4a1c      	ldr	r2, [pc, #112]	; (8003394 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003324:	fba2 2303 	umull	r2, r3, r2, r3
 8003328:	0c9b      	lsrs	r3, r3, #18
 800332a:	3301      	adds	r3, #1
 800332c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800332e:	e002      	b.n	8003336 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	3b01      	subs	r3, #1
 8003334:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003336:	4b15      	ldr	r3, [pc, #84]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800333e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003342:	d102      	bne.n	800334a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f2      	bne.n	8003330 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800334a:	4b10      	ldr	r3, [pc, #64]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003352:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003356:	d112      	bne.n	800337e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e011      	b.n	8003380 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800335c:	4b0b      	ldr	r3, [pc, #44]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800335e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003362:	4a0a      	ldr	r2, [pc, #40]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003368:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800336c:	e007      	b.n	800337e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800336e:	4b07      	ldr	r3, [pc, #28]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003376:	4a05      	ldr	r2, [pc, #20]	; (800338c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003378:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800337c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	40007000 	.word	0x40007000
 8003390:	20000000 	.word	0x20000000
 8003394:	431bde83 	.word	0x431bde83

08003398 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b088      	sub	sp, #32
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e308      	b.n	80039bc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d075      	beq.n	80034a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033b6:	4ba3      	ldr	r3, [pc, #652]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f003 030c 	and.w	r3, r3, #12
 80033be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c0:	4ba0      	ldr	r3, [pc, #640]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	f003 0303 	and.w	r3, r3, #3
 80033c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	2b0c      	cmp	r3, #12
 80033ce:	d102      	bne.n	80033d6 <HAL_RCC_OscConfig+0x3e>
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d002      	beq.n	80033dc <HAL_RCC_OscConfig+0x44>
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d10b      	bne.n	80033f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033dc:	4b99      	ldr	r3, [pc, #612]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d05b      	beq.n	80034a0 <HAL_RCC_OscConfig+0x108>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d157      	bne.n	80034a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e2e3      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fc:	d106      	bne.n	800340c <HAL_RCC_OscConfig+0x74>
 80033fe:	4b91      	ldr	r3, [pc, #580]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a90      	ldr	r2, [pc, #576]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e01d      	b.n	8003448 <HAL_RCC_OscConfig+0xb0>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003414:	d10c      	bne.n	8003430 <HAL_RCC_OscConfig+0x98>
 8003416:	4b8b      	ldr	r3, [pc, #556]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a8a      	ldr	r2, [pc, #552]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800341c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003420:	6013      	str	r3, [r2, #0]
 8003422:	4b88      	ldr	r3, [pc, #544]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a87      	ldr	r2, [pc, #540]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e00b      	b.n	8003448 <HAL_RCC_OscConfig+0xb0>
 8003430:	4b84      	ldr	r3, [pc, #528]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a83      	ldr	r2, [pc, #524]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800343a:	6013      	str	r3, [r2, #0]
 800343c:	4b81      	ldr	r3, [pc, #516]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a80      	ldr	r2, [pc, #512]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d013      	beq.n	8003478 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003450:	f7fe fa7c 	bl	800194c <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003458:	f7fe fa78 	bl	800194c <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b64      	cmp	r3, #100	; 0x64
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e2a8      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800346a:	4b76      	ldr	r3, [pc, #472]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0f0      	beq.n	8003458 <HAL_RCC_OscConfig+0xc0>
 8003476:	e014      	b.n	80034a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003478:	f7fe fa68 	bl	800194c <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003480:	f7fe fa64 	bl	800194c <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b64      	cmp	r3, #100	; 0x64
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e294      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003492:	4b6c      	ldr	r3, [pc, #432]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <HAL_RCC_OscConfig+0xe8>
 800349e:	e000      	b.n	80034a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d075      	beq.n	800359a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ae:	4b65      	ldr	r3, [pc, #404]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b8:	4b62      	ldr	r3, [pc, #392]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	2b0c      	cmp	r3, #12
 80034c6:	d102      	bne.n	80034ce <HAL_RCC_OscConfig+0x136>
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_OscConfig+0x13c>
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2b04      	cmp	r3, #4
 80034d2:	d11f      	bne.n	8003514 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034d4:	4b5b      	ldr	r3, [pc, #364]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_OscConfig+0x154>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e267      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ec:	4b55      	ldr	r3, [pc, #340]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	061b      	lsls	r3, r3, #24
 80034fa:	4952      	ldr	r1, [pc, #328]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003500:	4b51      	ldr	r3, [pc, #324]	; (8003648 <HAL_RCC_OscConfig+0x2b0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f7fe f9d5 	bl	80018b4 <HAL_InitTick>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d043      	beq.n	8003598 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e253      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d023      	beq.n	8003564 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800351c:	4b49      	ldr	r3, [pc, #292]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a48      	ldr	r2, [pc, #288]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003528:	f7fe fa10 	bl	800194c <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003530:	f7fe fa0c 	bl	800194c <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e23c      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003542:	4b40      	ldr	r3, [pc, #256]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0f0      	beq.n	8003530 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800354e:	4b3d      	ldr	r3, [pc, #244]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	061b      	lsls	r3, r3, #24
 800355c:	4939      	ldr	r1, [pc, #228]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800355e:	4313      	orrs	r3, r2
 8003560:	604b      	str	r3, [r1, #4]
 8003562:	e01a      	b.n	800359a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003564:	4b37      	ldr	r3, [pc, #220]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a36      	ldr	r2, [pc, #216]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800356a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800356e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe f9ec 	bl	800194c <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003578:	f7fe f9e8 	bl	800194c <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e218      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800358a:	4b2e      	ldr	r3, [pc, #184]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f0      	bne.n	8003578 <HAL_RCC_OscConfig+0x1e0>
 8003596:	e000      	b.n	800359a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003598:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d03c      	beq.n	8003620 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d01c      	beq.n	80035e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ae:	4b25      	ldr	r3, [pc, #148]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80035b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035b4:	4a23      	ldr	r2, [pc, #140]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035be:	f7fe f9c5 	bl	800194c <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c6:	f7fe f9c1 	bl	800194c <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e1f1      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035d8:	4b1a      	ldr	r3, [pc, #104]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80035da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0ef      	beq.n	80035c6 <HAL_RCC_OscConfig+0x22e>
 80035e6:	e01b      	b.n	8003620 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035e8:	4b16      	ldr	r3, [pc, #88]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80035ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ee:	4a15      	ldr	r2, [pc, #84]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 80035f0:	f023 0301 	bic.w	r3, r3, #1
 80035f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f8:	f7fe f9a8 	bl	800194c <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003600:	f7fe f9a4 	bl	800194c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e1d4      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003612:	4b0c      	ldr	r3, [pc, #48]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003614:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d1ef      	bne.n	8003600 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80ab 	beq.w	8003784 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362e:	2300      	movs	r3, #0
 8003630:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003632:	4b04      	ldr	r3, [pc, #16]	; (8003644 <HAL_RCC_OscConfig+0x2ac>)
 8003634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d106      	bne.n	800364c <HAL_RCC_OscConfig+0x2b4>
 800363e:	2301      	movs	r3, #1
 8003640:	e005      	b.n	800364e <HAL_RCC_OscConfig+0x2b6>
 8003642:	bf00      	nop
 8003644:	40021000 	.word	0x40021000
 8003648:	20000004 	.word	0x20000004
 800364c:	2300      	movs	r3, #0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00d      	beq.n	800366e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003652:	4baf      	ldr	r3, [pc, #700]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003656:	4aae      	ldr	r2, [pc, #696]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800365c:	6593      	str	r3, [r2, #88]	; 0x58
 800365e:	4bac      	ldr	r3, [pc, #688]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003666:	60fb      	str	r3, [r7, #12]
 8003668:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800366a:	2301      	movs	r3, #1
 800366c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800366e:	4ba9      	ldr	r3, [pc, #676]	; (8003914 <HAL_RCC_OscConfig+0x57c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d118      	bne.n	80036ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800367a:	4ba6      	ldr	r3, [pc, #664]	; (8003914 <HAL_RCC_OscConfig+0x57c>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4aa5      	ldr	r2, [pc, #660]	; (8003914 <HAL_RCC_OscConfig+0x57c>)
 8003680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003686:	f7fe f961 	bl	800194c <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368e:	f7fe f95d 	bl	800194c <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e18d      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036a0:	4b9c      	ldr	r3, [pc, #624]	; (8003914 <HAL_RCC_OscConfig+0x57c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f0      	beq.n	800368e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d108      	bne.n	80036c6 <HAL_RCC_OscConfig+0x32e>
 80036b4:	4b96      	ldr	r3, [pc, #600]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	4a95      	ldr	r2, [pc, #596]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036bc:	f043 0301 	orr.w	r3, r3, #1
 80036c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036c4:	e024      	b.n	8003710 <HAL_RCC_OscConfig+0x378>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2b05      	cmp	r3, #5
 80036cc:	d110      	bne.n	80036f0 <HAL_RCC_OscConfig+0x358>
 80036ce:	4b90      	ldr	r3, [pc, #576]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d4:	4a8e      	ldr	r2, [pc, #568]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036d6:	f043 0304 	orr.w	r3, r3, #4
 80036da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036de:	4b8c      	ldr	r3, [pc, #560]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e4:	4a8a      	ldr	r2, [pc, #552]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036ee:	e00f      	b.n	8003710 <HAL_RCC_OscConfig+0x378>
 80036f0:	4b87      	ldr	r3, [pc, #540]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f6:	4a86      	ldr	r2, [pc, #536]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80036f8:	f023 0301 	bic.w	r3, r3, #1
 80036fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003700:	4b83      	ldr	r3, [pc, #524]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003706:	4a82      	ldr	r2, [pc, #520]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003708:	f023 0304 	bic.w	r3, r3, #4
 800370c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d016      	beq.n	8003746 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003718:	f7fe f918 	bl	800194c <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800371e:	e00a      	b.n	8003736 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003720:	f7fe f914 	bl	800194c <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	f241 3288 	movw	r2, #5000	; 0x1388
 800372e:	4293      	cmp	r3, r2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e142      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003736:	4b76      	ldr	r3, [pc, #472]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0ed      	beq.n	8003720 <HAL_RCC_OscConfig+0x388>
 8003744:	e015      	b.n	8003772 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003746:	f7fe f901 	bl	800194c <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800374c:	e00a      	b.n	8003764 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374e:	f7fe f8fd 	bl	800194c <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	f241 3288 	movw	r2, #5000	; 0x1388
 800375c:	4293      	cmp	r3, r2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e12b      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003764:	4b6a      	ldr	r3, [pc, #424]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1ed      	bne.n	800374e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003772:	7ffb      	ldrb	r3, [r7, #31]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d105      	bne.n	8003784 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003778:	4b65      	ldr	r3, [pc, #404]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 800377a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377c:	4a64      	ldr	r2, [pc, #400]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 800377e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003782:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0320 	and.w	r3, r3, #32
 800378c:	2b00      	cmp	r3, #0
 800378e:	d03c      	beq.n	800380a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d01c      	beq.n	80037d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003798:	4b5d      	ldr	r3, [pc, #372]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 800379a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800379e:	4a5c      	ldr	r2, [pc, #368]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7fe f8d0 	bl	800194c <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037b0:	f7fe f8cc 	bl	800194c <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e0fc      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037c2:	4b53      	ldr	r3, [pc, #332]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80037c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0ef      	beq.n	80037b0 <HAL_RCC_OscConfig+0x418>
 80037d0:	e01b      	b.n	800380a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037d2:	4b4f      	ldr	r3, [pc, #316]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80037d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037d8:	4a4d      	ldr	r2, [pc, #308]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80037da:	f023 0301 	bic.w	r3, r3, #1
 80037de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e2:	f7fe f8b3 	bl	800194c <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037ea:	f7fe f8af 	bl	800194c <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e0df      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037fc:	4b44      	ldr	r3, [pc, #272]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80037fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1ef      	bne.n	80037ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 80d3 	beq.w	80039ba <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003814:	4b3e      	ldr	r3, [pc, #248]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 030c 	and.w	r3, r3, #12
 800381c:	2b0c      	cmp	r3, #12
 800381e:	f000 808d 	beq.w	800393c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	2b02      	cmp	r3, #2
 8003828:	d15a      	bne.n	80038e0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382a:	4b39      	ldr	r3, [pc, #228]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a38      	ldr	r2, [pc, #224]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003830:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003834:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003836:	f7fe f889 	bl	800194c <HAL_GetTick>
 800383a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800383c:	e008      	b.n	8003850 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383e:	f7fe f885 	bl	800194c <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e0b5      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003850:	4b2f      	ldr	r3, [pc, #188]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1f0      	bne.n	800383e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800385c:	4b2c      	ldr	r3, [pc, #176]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	4b2d      	ldr	r3, [pc, #180]	; (8003918 <HAL_RCC_OscConfig+0x580>)
 8003862:	4013      	ands	r3, r2
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6a11      	ldr	r1, [r2, #32]
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800386c:	3a01      	subs	r2, #1
 800386e:	0112      	lsls	r2, r2, #4
 8003870:	4311      	orrs	r1, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003876:	0212      	lsls	r2, r2, #8
 8003878:	4311      	orrs	r1, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800387e:	0852      	lsrs	r2, r2, #1
 8003880:	3a01      	subs	r2, #1
 8003882:	0552      	lsls	r2, r2, #21
 8003884:	4311      	orrs	r1, r2
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800388a:	0852      	lsrs	r2, r2, #1
 800388c:	3a01      	subs	r2, #1
 800388e:	0652      	lsls	r2, r2, #25
 8003890:	4311      	orrs	r1, r2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003896:	06d2      	lsls	r2, r2, #27
 8003898:	430a      	orrs	r2, r1
 800389a:	491d      	ldr	r1, [pc, #116]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 800389c:	4313      	orrs	r3, r2
 800389e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038a0:	4b1b      	ldr	r3, [pc, #108]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1a      	ldr	r2, [pc, #104]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038ac:	4b18      	ldr	r3, [pc, #96]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	4a17      	ldr	r2, [pc, #92]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fe f848 	bl	800194c <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fe f844 	bl	800194c <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e074      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d2:	4b0f      	ldr	r3, [pc, #60]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f0      	beq.n	80038c0 <HAL_RCC_OscConfig+0x528>
 80038de:	e06c      	b.n	80039ba <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038e0:	4b0b      	ldr	r3, [pc, #44]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a0a      	ldr	r2, [pc, #40]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038ea:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80038ec:	4b08      	ldr	r3, [pc, #32]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4a07      	ldr	r2, [pc, #28]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038f2:	f023 0303 	bic.w	r3, r3, #3
 80038f6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80038f8:	4b05      	ldr	r3, [pc, #20]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	4a04      	ldr	r2, [pc, #16]	; (8003910 <HAL_RCC_OscConfig+0x578>)
 80038fe:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003906:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003908:	f7fe f820 	bl	800194c <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800390e:	e00e      	b.n	800392e <HAL_RCC_OscConfig+0x596>
 8003910:	40021000 	.word	0x40021000
 8003914:	40007000 	.word	0x40007000
 8003918:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800391c:	f7fe f816 	bl	800194c <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e046      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800392e:	4b25      	ldr	r3, [pc, #148]	; (80039c4 <HAL_RCC_OscConfig+0x62c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f0      	bne.n	800391c <HAL_RCC_OscConfig+0x584>
 800393a:	e03e      	b.n	80039ba <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d101      	bne.n	8003948 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e039      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003948:	4b1e      	ldr	r3, [pc, #120]	; (80039c4 <HAL_RCC_OscConfig+0x62c>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	f003 0203 	and.w	r2, r3, #3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	429a      	cmp	r2, r3
 800395a:	d12c      	bne.n	80039b6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003966:	3b01      	subs	r3, #1
 8003968:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800396a:	429a      	cmp	r2, r3
 800396c:	d123      	bne.n	80039b6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003978:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d11b      	bne.n	80039b6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003988:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800398a:	429a      	cmp	r2, r3
 800398c:	d113      	bne.n	80039b6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003998:	085b      	lsrs	r3, r3, #1
 800399a:	3b01      	subs	r3, #1
 800399c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800399e:	429a      	cmp	r2, r3
 80039a0:	d109      	bne.n	80039b6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ac:	085b      	lsrs	r3, r3, #1
 80039ae:	3b01      	subs	r3, #1
 80039b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d001      	beq.n	80039ba <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3720      	adds	r7, #32
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40021000 	.word	0x40021000

080039c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80039d2:	2300      	movs	r3, #0
 80039d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e11e      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039e0:	4b91      	ldr	r3, [pc, #580]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 030f 	and.w	r3, r3, #15
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d910      	bls.n	8003a10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ee:	4b8e      	ldr	r3, [pc, #568]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 020f 	bic.w	r2, r3, #15
 80039f6:	498c      	ldr	r1, [pc, #560]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fe:	4b8a      	ldr	r3, [pc, #552]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d001      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e106      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d073      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	d129      	bne.n	8003a78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a24:	4b81      	ldr	r3, [pc, #516]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0f4      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003a34:	f000 f966 	bl	8003d04 <RCC_GetSysClockFreqFromPLLSource>
 8003a38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4a7c      	ldr	r2, [pc, #496]	; (8003c30 <HAL_RCC_ClockConfig+0x268>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d93f      	bls.n	8003ac2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a42:	4b7a      	ldr	r3, [pc, #488]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d009      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d033      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d12f      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a62:	4b72      	ldr	r3, [pc, #456]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a6a:	4a70      	ldr	r2, [pc, #448]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a72:	2380      	movs	r3, #128	; 0x80
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	e024      	b.n	8003ac2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a80:	4b6a      	ldr	r3, [pc, #424]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d109      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e0c6      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a90:	4b66      	ldr	r3, [pc, #408]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0be      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003aa0:	f000 f8ce 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 8003aa4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4a61      	ldr	r2, [pc, #388]	; (8003c30 <HAL_RCC_ClockConfig+0x268>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d909      	bls.n	8003ac2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003aae:	4b5f      	ldr	r3, [pc, #380]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ab6:	4a5d      	ldr	r2, [pc, #372]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003abc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003abe:	2380      	movs	r3, #128	; 0x80
 8003ac0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ac2:	4b5a      	ldr	r3, [pc, #360]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f023 0203 	bic.w	r2, r3, #3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	4957      	ldr	r1, [pc, #348]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ad4:	f7fd ff3a 	bl	800194c <HAL_GetTick>
 8003ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ada:	e00a      	b.n	8003af2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003adc:	f7fd ff36 	bl	800194c <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e095      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af2:	4b4e      	ldr	r3, [pc, #312]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 020c 	and.w	r2, r3, #12
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d1eb      	bne.n	8003adc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d023      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b1c:	4b43      	ldr	r3, [pc, #268]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	4a42      	ldr	r2, [pc, #264]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d007      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003b34:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003b3c:	4a3b      	ldr	r2, [pc, #236]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b44:	4b39      	ldr	r3, [pc, #228]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	4936      	ldr	r1, [pc, #216]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	608b      	str	r3, [r1, #8]
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	2b80      	cmp	r3, #128	; 0x80
 8003b5c:	d105      	bne.n	8003b6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b5e:	4b33      	ldr	r3, [pc, #204]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	4a32      	ldr	r2, [pc, #200]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003b64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b6a:	4b2f      	ldr	r3, [pc, #188]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d21d      	bcs.n	8003bb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b78:	4b2b      	ldr	r3, [pc, #172]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f023 020f 	bic.w	r2, r3, #15
 8003b80:	4929      	ldr	r1, [pc, #164]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b88:	f7fd fee0 	bl	800194c <HAL_GetTick>
 8003b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b90:	f7fd fedc 	bl	800194c <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e03b      	b.n	8003c1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba6:	4b20      	ldr	r3, [pc, #128]	; (8003c28 <HAL_RCC_ClockConfig+0x260>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d1ed      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bc0:	4b1a      	ldr	r3, [pc, #104]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	4917      	ldr	r1, [pc, #92]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0308 	and.w	r3, r3, #8
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d009      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bde:	4b13      	ldr	r3, [pc, #76]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	490f      	ldr	r1, [pc, #60]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bf2:	f000 f825 	bl	8003c40 <HAL_RCC_GetSysClockFreq>
 8003bf6:	4601      	mov	r1, r0
 8003bf8:	4b0c      	ldr	r3, [pc, #48]	; (8003c2c <HAL_RCC_ClockConfig+0x264>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	f003 030f 	and.w	r3, r3, #15
 8003c02:	4a0c      	ldr	r2, [pc, #48]	; (8003c34 <HAL_RCC_ClockConfig+0x26c>)
 8003c04:	5cd3      	ldrb	r3, [r2, r3]
 8003c06:	f003 031f 	and.w	r3, r3, #31
 8003c0a:	fa21 f303 	lsr.w	r3, r1, r3
 8003c0e:	4a0a      	ldr	r2, [pc, #40]	; (8003c38 <HAL_RCC_ClockConfig+0x270>)
 8003c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003c12:	4b0a      	ldr	r3, [pc, #40]	; (8003c3c <HAL_RCC_ClockConfig+0x274>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fd fe4c 	bl	80018b4 <HAL_InitTick>
 8003c1c:	4603      	mov	r3, r0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3718      	adds	r7, #24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40022000 	.word	0x40022000
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	04c4b400 	.word	0x04c4b400
 8003c34:	0800b1e0 	.word	0x0800b1e0
 8003c38:	20000000 	.word	0x20000000
 8003c3c:	20000004 	.word	0x20000004

08003c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c46:	4b2c      	ldr	r3, [pc, #176]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 030c 	and.w	r3, r3, #12
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d102      	bne.n	8003c58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c52:	4b2a      	ldr	r3, [pc, #168]	; (8003cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	e047      	b.n	8003ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c58:	4b27      	ldr	r3, [pc, #156]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f003 030c 	and.w	r3, r3, #12
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d102      	bne.n	8003c6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c64:	4b26      	ldr	r3, [pc, #152]	; (8003d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	e03e      	b.n	8003ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c6a:	4b23      	ldr	r3, [pc, #140]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 030c 	and.w	r3, r3, #12
 8003c72:	2b0c      	cmp	r3, #12
 8003c74:	d136      	bne.n	8003ce4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c76:	4b20      	ldr	r3, [pc, #128]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f003 0303 	and.w	r3, r3, #3
 8003c7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c80:	4b1d      	ldr	r3, [pc, #116]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	091b      	lsrs	r3, r3, #4
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b03      	cmp	r3, #3
 8003c92:	d10c      	bne.n	8003cae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c94:	4a1a      	ldr	r2, [pc, #104]	; (8003d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9c:	4a16      	ldr	r2, [pc, #88]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c9e:	68d2      	ldr	r2, [r2, #12]
 8003ca0:	0a12      	lsrs	r2, r2, #8
 8003ca2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ca6:	fb02 f303 	mul.w	r3, r2, r3
 8003caa:	617b      	str	r3, [r7, #20]
      break;
 8003cac:	e00c      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cae:	4a13      	ldr	r2, [pc, #76]	; (8003cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb6:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cb8:	68d2      	ldr	r2, [r2, #12]
 8003cba:	0a12      	lsrs	r2, r2, #8
 8003cbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cc0:	fb02 f303 	mul.w	r3, r2, r3
 8003cc4:	617b      	str	r3, [r7, #20]
      break;
 8003cc6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cc8:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	0e5b      	lsrs	r3, r3, #25
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	e001      	b.n	8003ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ce8:	693b      	ldr	r3, [r7, #16]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	371c      	adds	r7, #28
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	00f42400 	.word	0x00f42400
 8003d00:	007a1200 	.word	0x007a1200

08003d04 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b087      	sub	sp, #28
 8003d08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d0a:	4b1e      	ldr	r3, [pc, #120]	; (8003d84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f003 0303 	and.w	r3, r3, #3
 8003d12:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d14:	4b1b      	ldr	r3, [pc, #108]	; (8003d84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	3301      	adds	r3, #1
 8003d20:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	2b03      	cmp	r3, #3
 8003d26:	d10c      	bne.n	8003d42 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d28:	4a17      	ldr	r2, [pc, #92]	; (8003d88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d30:	4a14      	ldr	r2, [pc, #80]	; (8003d84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d32:	68d2      	ldr	r2, [r2, #12]
 8003d34:	0a12      	lsrs	r2, r2, #8
 8003d36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d3a:	fb02 f303 	mul.w	r3, r2, r3
 8003d3e:	617b      	str	r3, [r7, #20]
    break;
 8003d40:	e00c      	b.n	8003d5c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d42:	4a12      	ldr	r2, [pc, #72]	; (8003d8c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d4a:	4a0e      	ldr	r2, [pc, #56]	; (8003d84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d4c:	68d2      	ldr	r2, [r2, #12]
 8003d4e:	0a12      	lsrs	r2, r2, #8
 8003d50:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d54:	fb02 f303 	mul.w	r3, r2, r3
 8003d58:	617b      	str	r3, [r7, #20]
    break;
 8003d5a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d5c:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	0e5b      	lsrs	r3, r3, #25
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	3301      	adds	r3, #1
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003d6c:	697a      	ldr	r2, [r7, #20]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003d76:	687b      	ldr	r3, [r7, #4]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	371c      	adds	r7, #28
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	40021000 	.word	0x40021000
 8003d88:	007a1200 	.word	0x007a1200
 8003d8c:	00f42400 	.word	0x00f42400

08003d90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d98:	2300      	movs	r3, #0
 8003d9a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 8098 	beq.w	8003ede <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dae:	2300      	movs	r3, #0
 8003db0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db2:	4b43      	ldr	r3, [pc, #268]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10d      	bne.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dbe:	4b40      	ldr	r3, [pc, #256]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc2:	4a3f      	ldr	r2, [pc, #252]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	6593      	str	r3, [r2, #88]	; 0x58
 8003dca:	4b3d      	ldr	r3, [pc, #244]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd2:	60bb      	str	r3, [r7, #8]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dda:	4b3a      	ldr	r3, [pc, #232]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a39      	ldr	r2, [pc, #228]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003de4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003de6:	f7fd fdb1 	bl	800194c <HAL_GetTick>
 8003dea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dec:	e009      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dee:	f7fd fdad 	bl	800194c <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d902      	bls.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	74fb      	strb	r3, [r7, #19]
        break;
 8003e00:	e005      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e02:	4b30      	ldr	r3, [pc, #192]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0ef      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003e0e:	7cfb      	ldrb	r3, [r7, #19]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d159      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e14:	4b2a      	ldr	r3, [pc, #168]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e1e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d01e      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d019      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e30:	4b23      	ldr	r3, [pc, #140]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e3a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e3c:	4b20      	ldr	r3, [pc, #128]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e42:	4a1f      	ldr	r2, [pc, #124]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e4c:	4b1c      	ldr	r3, [pc, #112]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e52:	4a1b      	ldr	r2, [pc, #108]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e5c:	4a18      	ldr	r2, [pc, #96]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d016      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e6e:	f7fd fd6d 	bl	800194c <HAL_GetTick>
 8003e72:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e74:	e00b      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e76:	f7fd fd69 	bl	800194c <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d902      	bls.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	74fb      	strb	r3, [r7, #19]
            break;
 8003e8c:	e006      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e8e:	4b0c      	ldr	r3, [pc, #48]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0ec      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003e9c:	7cfb      	ldrb	r3, [r7, #19]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10b      	bne.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ea2:	4b07      	ldr	r3, [pc, #28]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	4903      	ldr	r1, [pc, #12]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003eb8:	e008      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003eba:	7cfb      	ldrb	r3, [r7, #19]
 8003ebc:	74bb      	strb	r3, [r7, #18]
 8003ebe:	e005      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec8:	7cfb      	ldrb	r3, [r7, #19]
 8003eca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ecc:	7c7b      	ldrb	r3, [r7, #17]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d105      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed2:	4ba6      	ldr	r3, [pc, #664]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed6:	4aa5      	ldr	r2, [pc, #660]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003edc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eea:	4ba0      	ldr	r3, [pc, #640]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef0:	f023 0203 	bic.w	r2, r3, #3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	499c      	ldr	r1, [pc, #624]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f0c:	4b97      	ldr	r3, [pc, #604]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f12:	f023 020c 	bic.w	r2, r3, #12
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	4994      	ldr	r1, [pc, #592]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f2e:	4b8f      	ldr	r3, [pc, #572]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	498b      	ldr	r1, [pc, #556]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f50:	4b86      	ldr	r3, [pc, #536]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f56:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	4983      	ldr	r1, [pc, #524]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0320 	and.w	r3, r3, #32
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f72:	4b7e      	ldr	r3, [pc, #504]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	497a      	ldr	r1, [pc, #488]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00a      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f94:	4b75      	ldr	r3, [pc, #468]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	4972      	ldr	r1, [pc, #456]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fb6:	4b6d      	ldr	r3, [pc, #436]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fbc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	4969      	ldr	r1, [pc, #420]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fd8:	4b64      	ldr	r3, [pc, #400]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fde:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	4961      	ldr	r1, [pc, #388]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00a      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ffa:	4b5c      	ldr	r3, [pc, #368]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004000:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	4958      	ldr	r1, [pc, #352]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800400a:	4313      	orrs	r3, r2
 800400c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004018:	2b00      	cmp	r3, #0
 800401a:	d015      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800401c:	4b53      	ldr	r3, [pc, #332]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800401e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004022:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402a:	4950      	ldr	r1, [pc, #320]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402c:	4313      	orrs	r3, r2
 800402e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004036:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800403a:	d105      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800403c:	4b4b      	ldr	r3, [pc, #300]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	4a4a      	ldr	r2, [pc, #296]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004042:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004046:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004050:	2b00      	cmp	r3, #0
 8004052:	d015      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004054:	4b45      	ldr	r3, [pc, #276]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	4942      	ldr	r1, [pc, #264]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004072:	d105      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004074:	4b3d      	ldr	r3, [pc, #244]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4a3c      	ldr	r2, [pc, #240]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800407e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d015      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800408c:	4b37      	ldr	r3, [pc, #220]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004092:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409a:	4934      	ldr	r1, [pc, #208]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040aa:	d105      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ac:	4b2f      	ldr	r3, [pc, #188]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4a2e      	ldr	r2, [pc, #184]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d015      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040c4:	4b29      	ldr	r3, [pc, #164]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d2:	4926      	ldr	r1, [pc, #152]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040e2:	d105      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040e4:	4b21      	ldr	r3, [pc, #132]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4a20      	ldr	r2, [pc, #128]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d015      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040fc:	4b1b      	ldr	r3, [pc, #108]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004102:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800410a:	4918      	ldr	r1, [pc, #96]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800410c:	4313      	orrs	r3, r2
 800410e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004116:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800411a:	d105      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800411c:	4b13      	ldr	r3, [pc, #76]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	4a12      	ldr	r2, [pc, #72]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004122:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004126:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d015      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004134:	4b0d      	ldr	r3, [pc, #52]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004142:	490a      	ldr	r1, [pc, #40]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800414e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004152:	d105      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004154:	4b05      	ldr	r3, [pc, #20]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	4a04      	ldr	r2, [pc, #16]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800415a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800415e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004160:	7cbb      	ldrb	r3, [r7, #18]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000

08004170 <LL_TIM_SetPrescaler>:
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <LL_TIM_SetAutoReload>:
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <LL_TIM_SetRepetitionCounter>:
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	f043 0201 	orr.w	r2, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	615a      	str	r2, [r3, #20]
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a39      	ldr	r2, [pc, #228]	; (80042dc <LL_TIM_Init+0xf8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d00f      	beq.n	800421c <LL_TIM_Init+0x38>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004202:	d00b      	beq.n	800421c <LL_TIM_Init+0x38>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a36      	ldr	r2, [pc, #216]	; (80042e0 <LL_TIM_Init+0xfc>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d007      	beq.n	800421c <LL_TIM_Init+0x38>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a35      	ldr	r2, [pc, #212]	; (80042e4 <LL_TIM_Init+0x100>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d003      	beq.n	800421c <LL_TIM_Init+0x38>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a34      	ldr	r2, [pc, #208]	; (80042e8 <LL_TIM_Init+0x104>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d106      	bne.n	800422a <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	4313      	orrs	r3, r2
 8004228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a2b      	ldr	r2, [pc, #172]	; (80042dc <LL_TIM_Init+0xf8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d01b      	beq.n	800426a <LL_TIM_Init+0x86>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004238:	d017      	beq.n	800426a <LL_TIM_Init+0x86>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a28      	ldr	r2, [pc, #160]	; (80042e0 <LL_TIM_Init+0xfc>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d013      	beq.n	800426a <LL_TIM_Init+0x86>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a27      	ldr	r2, [pc, #156]	; (80042e4 <LL_TIM_Init+0x100>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d00f      	beq.n	800426a <LL_TIM_Init+0x86>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a26      	ldr	r2, [pc, #152]	; (80042e8 <LL_TIM_Init+0x104>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d00b      	beq.n	800426a <LL_TIM_Init+0x86>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a25      	ldr	r2, [pc, #148]	; (80042ec <LL_TIM_Init+0x108>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d007      	beq.n	800426a <LL_TIM_Init+0x86>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a24      	ldr	r2, [pc, #144]	; (80042f0 <LL_TIM_Init+0x10c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d003      	beq.n	800426a <LL_TIM_Init+0x86>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a23      	ldr	r2, [pc, #140]	; (80042f4 <LL_TIM_Init+0x110>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d106      	bne.n	8004278 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	4313      	orrs	r3, r2
 8004276:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	4619      	mov	r1, r3
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff81 	bl	800418c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	881b      	ldrh	r3, [r3, #0]
 800428e:	4619      	mov	r1, r3
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f7ff ff6d 	bl	8004170 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a10      	ldr	r2, [pc, #64]	; (80042dc <LL_TIM_Init+0xf8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d00f      	beq.n	80042be <LL_TIM_Init+0xda>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a11      	ldr	r2, [pc, #68]	; (80042e8 <LL_TIM_Init+0x104>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d00b      	beq.n	80042be <LL_TIM_Init+0xda>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a10      	ldr	r2, [pc, #64]	; (80042ec <LL_TIM_Init+0x108>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d007      	beq.n	80042be <LL_TIM_Init+0xda>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a0f      	ldr	r2, [pc, #60]	; (80042f0 <LL_TIM_Init+0x10c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d003      	beq.n	80042be <LL_TIM_Init+0xda>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a0e      	ldr	r2, [pc, #56]	; (80042f4 <LL_TIM_Init+0x110>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d105      	bne.n	80042ca <LL_TIM_Init+0xe6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	4619      	mov	r1, r3
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff ff6f 	bl	80041a8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7ff ff7a 	bl	80041c4 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800
 80042e8:	40013400 	.word	0x40013400
 80042ec:	40014000 	.word	0x40014000
 80042f0:	40014400 	.word	0x40014400
 80042f4:	40014800 	.word	0x40014800

080042f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004300:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004304:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= (uint16_t)winterruptmask;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	b29b      	uxth	r3, r3
 8004312:	4313      	orrs	r3, r2
 8004314:	b29a      	uxth	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800432a:	b480      	push	{r7}
 800432c:	b085      	sub	sp, #20
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004332:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004336:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800433e:	b29a      	uxth	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	b29b      	uxth	r3, r3
 8004344:	43db      	mvns	r3, r3
 8004346:	b29b      	uxth	r3, r3
 8004348:	4013      	ands	r3, r2
 800434a:	b29a      	uxth	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004360:	b084      	sub	sp, #16
 8004362:	b580      	push	{r7, lr}
 8004364:	b082      	sub	sp, #8
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
 800436a:	f107 0014 	add.w	r0, r7, #20
 800436e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7ff ffb0 	bl	80042f8 <USB_EnableGlobalInt>

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043a4:	b004      	add	sp, #16
 80043a6:	4770      	bx	lr

080043a8 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80043a8:	b490      	push	{r4, r7}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80043c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043cc:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	78db      	ldrb	r3, [r3, #3]
 80043d2:	2b03      	cmp	r3, #3
 80043d4:	d819      	bhi.n	800440a <USB_ActivateEndpoint+0x62>
 80043d6:	a201      	add	r2, pc, #4	; (adr r2, 80043dc <USB_ActivateEndpoint+0x34>)
 80043d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043dc:	080043ed 	.word	0x080043ed
 80043e0:	08004401 	.word	0x08004401
 80043e4:	08004411 	.word	0x08004411
 80043e8:	080043f7 	.word	0x080043f7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80043ec:	89bb      	ldrh	r3, [r7, #12]
 80043ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043f2:	81bb      	strh	r3, [r7, #12]
      break;
 80043f4:	e00d      	b.n	8004412 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80043f6:	89bb      	ldrh	r3, [r7, #12]
 80043f8:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80043fc:	81bb      	strh	r3, [r7, #12]
      break;
 80043fe:	e008      	b.n	8004412 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004400:	89bb      	ldrh	r3, [r7, #12]
 8004402:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004406:	81bb      	strh	r3, [r7, #12]
      break;
 8004408:	e003      	b.n	8004412 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	73fb      	strb	r3, [r7, #15]
      break;
 800440e:	e000      	b.n	8004412 <USB_ActivateEndpoint+0x6a>
      break;
 8004410:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	441a      	add	r2, r3
 800441c:	89bb      	ldrh	r3, [r7, #12]
 800441e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004422:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004426:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800442a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800442e:	b29b      	uxth	r3, r3
 8004430:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	881b      	ldrh	r3, [r3, #0]
 800443e:	b29b      	uxth	r3, r3
 8004440:	b21b      	sxth	r3, r3
 8004442:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800444a:	b21a      	sxth	r2, r3
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	b21b      	sxth	r3, r3
 8004452:	4313      	orrs	r3, r2
 8004454:	b21b      	sxth	r3, r3
 8004456:	b29c      	uxth	r4, r3
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	441a      	add	r2, r3
 8004462:	4b8a      	ldr	r3, [pc, #552]	; (800468c <USB_ActivateEndpoint+0x2e4>)
 8004464:	4323      	orrs	r3, r4
 8004466:	b29b      	uxth	r3, r3
 8004468:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	7b1b      	ldrb	r3, [r3, #12]
 800446e:	2b00      	cmp	r3, #0
 8004470:	f040 8112 	bne.w	8004698 <USB_ActivateEndpoint+0x2f0>
  {
    if (ep->is_in != 0U)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	785b      	ldrb	r3, [r3, #1]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d067      	beq.n	800454c <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800447c:	687c      	ldr	r4, [r7, #4]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004484:	b29b      	uxth	r3, r3
 8004486:	441c      	add	r4, r3
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	4423      	add	r3, r4
 8004490:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004494:	461c      	mov	r4, r3
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	88db      	ldrh	r3, [r3, #6]
 800449a:	085b      	lsrs	r3, r3, #1
 800449c:	b29b      	uxth	r3, r3
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	881b      	ldrh	r3, [r3, #0]
 80044b0:	b29c      	uxth	r4, r3
 80044b2:	4623      	mov	r3, r4
 80044b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d014      	beq.n	80044e6 <USB_ActivateEndpoint+0x13e>
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4413      	add	r3, r2
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d2:	b29c      	uxth	r4, r3
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	441a      	add	r2, r3
 80044de:	4b6c      	ldr	r3, [pc, #432]	; (8004690 <USB_ActivateEndpoint+0x2e8>)
 80044e0:	4323      	orrs	r3, r4
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	78db      	ldrb	r3, [r3, #3]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d018      	beq.n	8004520 <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004500:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004504:	b29c      	uxth	r4, r3
 8004506:	f084 0320 	eor.w	r3, r4, #32
 800450a:	b29c      	uxth	r4, r3
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	441a      	add	r2, r3
 8004516:	4b5d      	ldr	r3, [pc, #372]	; (800468c <USB_ActivateEndpoint+0x2e4>)
 8004518:	4323      	orrs	r3, r4
 800451a:	b29b      	uxth	r3, r3
 800451c:	8013      	strh	r3, [r2, #0]
 800451e:	e22b      	b.n	8004978 <USB_ActivateEndpoint+0x5d0>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	b29b      	uxth	r3, r3
 800452e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004532:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004536:	b29c      	uxth	r4, r3
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	441a      	add	r2, r3
 8004542:	4b52      	ldr	r3, [pc, #328]	; (800468c <USB_ActivateEndpoint+0x2e4>)
 8004544:	4323      	orrs	r3, r4
 8004546:	b29b      	uxth	r3, r3
 8004548:	8013      	strh	r3, [r2, #0]
 800454a:	e215      	b.n	8004978 <USB_ActivateEndpoint+0x5d0>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800454c:	687c      	ldr	r4, [r7, #4]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004554:	b29b      	uxth	r3, r3
 8004556:	441c      	add	r4, r3
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4423      	add	r3, r4
 8004560:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004564:	461c      	mov	r4, r3
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	88db      	ldrh	r3, [r3, #6]
 800456a:	085b      	lsrs	r3, r3, #1
 800456c:	b29b      	uxth	r3, r3
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	b29b      	uxth	r3, r3
 8004572:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004574:	687c      	ldr	r4, [r7, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800457c:	b29b      	uxth	r3, r3
 800457e:	441c      	add	r4, r3
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	00db      	lsls	r3, r3, #3
 8004586:	4423      	add	r3, r4
 8004588:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800458c:	461c      	mov	r4, r3
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10e      	bne.n	80045b4 <USB_ActivateEndpoint+0x20c>
 8004596:	8823      	ldrh	r3, [r4, #0]
 8004598:	b29b      	uxth	r3, r3
 800459a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800459e:	b29b      	uxth	r3, r3
 80045a0:	8023      	strh	r3, [r4, #0]
 80045a2:	8823      	ldrh	r3, [r4, #0]
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	8023      	strh	r3, [r4, #0]
 80045b2:	e02d      	b.n	8004610 <USB_ActivateEndpoint+0x268>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	691b      	ldr	r3, [r3, #16]
 80045b8:	2b3e      	cmp	r3, #62	; 0x3e
 80045ba:	d812      	bhi.n	80045e2 <USB_ActivateEndpoint+0x23a>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	085b      	lsrs	r3, r3, #1
 80045c2:	60bb      	str	r3, [r7, #8]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <USB_ActivateEndpoint+0x22e>
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	3301      	adds	r3, #1
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	b29b      	uxth	r3, r3
 80045da:	029b      	lsls	r3, r3, #10
 80045dc:	b29b      	uxth	r3, r3
 80045de:	8023      	strh	r3, [r4, #0]
 80045e0:	e016      	b.n	8004610 <USB_ActivateEndpoint+0x268>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	095b      	lsrs	r3, r3, #5
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	f003 031f 	and.w	r3, r3, #31
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d102      	bne.n	80045fc <USB_ActivateEndpoint+0x254>
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	3b01      	subs	r3, #1
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	b29b      	uxth	r3, r3
 8004600:	029b      	lsls	r3, r3, #10
 8004602:	b29b      	uxth	r3, r3
 8004604:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004608:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800460c:	b29b      	uxth	r3, r3
 800460e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	881b      	ldrh	r3, [r3, #0]
 800461c:	b29c      	uxth	r4, r3
 800461e:	4623      	mov	r3, r4
 8004620:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d014      	beq.n	8004652 <USB_ActivateEndpoint+0x2aa>
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4413      	add	r3, r2
 8004632:	881b      	ldrh	r3, [r3, #0]
 8004634:	b29b      	uxth	r3, r3
 8004636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800463a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463e:	b29c      	uxth	r4, r3
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	441a      	add	r2, r3
 800464a:	4b12      	ldr	r3, [pc, #72]	; (8004694 <USB_ActivateEndpoint+0x2ec>)
 800464c:	4323      	orrs	r3, r4
 800464e:	b29b      	uxth	r3, r3
 8004650:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	b29b      	uxth	r3, r3
 8004660:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004668:	b29c      	uxth	r4, r3
 800466a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800466e:	b29c      	uxth	r4, r3
 8004670:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004674:	b29c      	uxth	r4, r3
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	441a      	add	r2, r3
 8004680:	4b02      	ldr	r3, [pc, #8]	; (800468c <USB_ActivateEndpoint+0x2e4>)
 8004682:	4323      	orrs	r3, r4
 8004684:	b29b      	uxth	r3, r3
 8004686:	8013      	strh	r3, [r2, #0]
 8004688:	e176      	b.n	8004978 <USB_ActivateEndpoint+0x5d0>
 800468a:	bf00      	nop
 800468c:	ffff8080 	.word	0xffff8080
 8004690:	ffff80c0 	.word	0xffff80c0
 8004694:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	881b      	ldrh	r3, [r3, #0]
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ae:	b29c      	uxth	r4, r3
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	441a      	add	r2, r3
 80046ba:	4b96      	ldr	r3, [pc, #600]	; (8004914 <USB_ActivateEndpoint+0x56c>)
 80046bc:	4323      	orrs	r3, r4
 80046be:	b29b      	uxth	r3, r3
 80046c0:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80046c2:	687c      	ldr	r4, [r7, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	441c      	add	r4, r3
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	4423      	add	r3, r4
 80046d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046da:	461c      	mov	r4, r3
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	891b      	ldrh	r3, [r3, #8]
 80046e0:	085b      	lsrs	r3, r3, #1
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	8023      	strh	r3, [r4, #0]
 80046ea:	687c      	ldr	r4, [r7, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	441c      	add	r4, r3
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	4423      	add	r3, r4
 80046fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004702:	461c      	mov	r4, r3
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	895b      	ldrh	r3, [r3, #10]
 8004708:	085b      	lsrs	r3, r3, #1
 800470a:	b29b      	uxth	r3, r3
 800470c:	005b      	lsls	r3, r3, #1
 800470e:	b29b      	uxth	r3, r3
 8004710:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	785b      	ldrb	r3, [r3, #1]
 8004716:	2b00      	cmp	r3, #0
 8004718:	f040 8088 	bne.w	800482c <USB_ActivateEndpoint+0x484>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4413      	add	r3, r2
 8004726:	881b      	ldrh	r3, [r3, #0]
 8004728:	b29c      	uxth	r4, r3
 800472a:	4623      	mov	r3, r4
 800472c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d014      	beq.n	800475e <USB_ActivateEndpoint+0x3b6>
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4413      	add	r3, r2
 800473e:	881b      	ldrh	r3, [r3, #0]
 8004740:	b29b      	uxth	r3, r3
 8004742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800474a:	b29c      	uxth	r4, r3
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	441a      	add	r2, r3
 8004756:	4b70      	ldr	r3, [pc, #448]	; (8004918 <USB_ActivateEndpoint+0x570>)
 8004758:	4323      	orrs	r3, r4
 800475a:	b29b      	uxth	r3, r3
 800475c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	b29c      	uxth	r4, r3
 800476c:	4623      	mov	r3, r4
 800476e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004772:	2b00      	cmp	r3, #0
 8004774:	d014      	beq.n	80047a0 <USB_ActivateEndpoint+0x3f8>
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	b29b      	uxth	r3, r3
 8004784:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478c:	b29c      	uxth	r4, r3
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	441a      	add	r2, r3
 8004798:	4b60      	ldr	r3, [pc, #384]	; (800491c <USB_ActivateEndpoint+0x574>)
 800479a:	4323      	orrs	r3, r4
 800479c:	b29b      	uxth	r3, r3
 800479e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	881b      	ldrh	r3, [r3, #0]
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b6:	b29c      	uxth	r4, r3
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	441a      	add	r2, r3
 80047c2:	4b56      	ldr	r3, [pc, #344]	; (800491c <USB_ActivateEndpoint+0x574>)
 80047c4:	4323      	orrs	r3, r4
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	4413      	add	r3, r2
 80047d4:	881b      	ldrh	r3, [r3, #0]
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e0:	b29c      	uxth	r4, r3
 80047e2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80047e6:	b29c      	uxth	r4, r3
 80047e8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80047ec:	b29c      	uxth	r4, r3
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	441a      	add	r2, r3
 80047f8:	4b49      	ldr	r3, [pc, #292]	; (8004920 <USB_ActivateEndpoint+0x578>)
 80047fa:	4323      	orrs	r3, r4
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	881b      	ldrh	r3, [r3, #0]
 800480c:	b29b      	uxth	r3, r3
 800480e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004816:	b29c      	uxth	r4, r3
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	441a      	add	r2, r3
 8004822:	4b3f      	ldr	r3, [pc, #252]	; (8004920 <USB_ActivateEndpoint+0x578>)
 8004824:	4323      	orrs	r3, r4
 8004826:	b29b      	uxth	r3, r3
 8004828:	8013      	strh	r3, [r2, #0]
 800482a:	e0a5      	b.n	8004978 <USB_ActivateEndpoint+0x5d0>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	4413      	add	r3, r2
 8004836:	881b      	ldrh	r3, [r3, #0]
 8004838:	b29c      	uxth	r4, r3
 800483a:	4623      	mov	r3, r4
 800483c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d014      	beq.n	800486e <USB_ActivateEndpoint+0x4c6>
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	b29b      	uxth	r3, r3
 8004852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800485a:	b29c      	uxth	r4, r3
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	441a      	add	r2, r3
 8004866:	4b2c      	ldr	r3, [pc, #176]	; (8004918 <USB_ActivateEndpoint+0x570>)
 8004868:	4323      	orrs	r3, r4
 800486a:	b29b      	uxth	r3, r3
 800486c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	4413      	add	r3, r2
 8004878:	881b      	ldrh	r3, [r3, #0]
 800487a:	b29c      	uxth	r4, r3
 800487c:	4623      	mov	r3, r4
 800487e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004882:	2b00      	cmp	r3, #0
 8004884:	d014      	beq.n	80048b0 <USB_ActivateEndpoint+0x508>
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4413      	add	r3, r2
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	b29b      	uxth	r3, r3
 8004894:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004898:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800489c:	b29c      	uxth	r4, r3
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	441a      	add	r2, r3
 80048a8:	4b1c      	ldr	r3, [pc, #112]	; (800491c <USB_ActivateEndpoint+0x574>)
 80048aa:	4323      	orrs	r3, r4
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	4413      	add	r3, r2
 80048ba:	881b      	ldrh	r3, [r3, #0]
 80048bc:	b29b      	uxth	r3, r3
 80048be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048c6:	b29c      	uxth	r4, r3
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	441a      	add	r2, r3
 80048d2:	4b11      	ldr	r3, [pc, #68]	; (8004918 <USB_ActivateEndpoint+0x570>)
 80048d4:	4323      	orrs	r3, r4
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	78db      	ldrb	r3, [r3, #3]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d020      	beq.n	8004924 <USB_ActivateEndpoint+0x57c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048f8:	b29c      	uxth	r4, r3
 80048fa:	f084 0320 	eor.w	r3, r4, #32
 80048fe:	b29c      	uxth	r4, r3
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	441a      	add	r2, r3
 800490a:	4b05      	ldr	r3, [pc, #20]	; (8004920 <USB_ActivateEndpoint+0x578>)
 800490c:	4323      	orrs	r3, r4
 800490e:	b29b      	uxth	r3, r3
 8004910:	8013      	strh	r3, [r2, #0]
 8004912:	e01c      	b.n	800494e <USB_ActivateEndpoint+0x5a6>
 8004914:	ffff8180 	.word	0xffff8180
 8004918:	ffffc080 	.word	0xffffc080
 800491c:	ffff80c0 	.word	0xffff80c0
 8004920:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	4413      	add	r3, r2
 800492e:	881b      	ldrh	r3, [r3, #0]
 8004930:	b29b      	uxth	r3, r3
 8004932:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004936:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800493a:	b29c      	uxth	r4, r3
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	441a      	add	r2, r3
 8004946:	4b0f      	ldr	r3, [pc, #60]	; (8004984 <USB_ActivateEndpoint+0x5dc>)
 8004948:	4323      	orrs	r3, r4
 800494a:	b29b      	uxth	r3, r3
 800494c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4413      	add	r3, r2
 8004958:	881b      	ldrh	r3, [r3, #0]
 800495a:	b29b      	uxth	r3, r3
 800495c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004960:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004964:	b29c      	uxth	r4, r3
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	441a      	add	r2, r3
 8004970:	4b04      	ldr	r3, [pc, #16]	; (8004984 <USB_ActivateEndpoint+0x5dc>)
 8004972:	4323      	orrs	r3, r4
 8004974:	b29b      	uxth	r3, r3
 8004976:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bc90      	pop	{r4, r7}
 8004982:	4770      	bx	lr
 8004984:	ffff8080 	.word	0xffff8080

08004988 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004988:	b490      	push	{r4, r7}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	7b1b      	ldrb	r3, [r3, #12]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d171      	bne.n	8004a7e <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	785b      	ldrb	r3, [r3, #1]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d036      	beq.n	8004a10 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	4413      	add	r3, r2
 80049ac:	881b      	ldrh	r3, [r3, #0]
 80049ae:	b29c      	uxth	r4, r3
 80049b0:	4623      	mov	r3, r4
 80049b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d014      	beq.n	80049e4 <USB_DeactivateEndpoint+0x5c>
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049d0:	b29c      	uxth	r4, r3
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	441a      	add	r2, r3
 80049dc:	4b6b      	ldr	r3, [pc, #428]	; (8004b8c <USB_DeactivateEndpoint+0x204>)
 80049de:	4323      	orrs	r3, r4
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	4413      	add	r3, r2
 80049ee:	881b      	ldrh	r3, [r3, #0]
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049fa:	b29c      	uxth	r4, r3
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	441a      	add	r2, r3
 8004a06:	4b62      	ldr	r3, [pc, #392]	; (8004b90 <USB_DeactivateEndpoint+0x208>)
 8004a08:	4323      	orrs	r3, r4
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	8013      	strh	r3, [r2, #0]
 8004a0e:	e144      	b.n	8004c9a <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	881b      	ldrh	r3, [r3, #0]
 8004a1c:	b29c      	uxth	r4, r3
 8004a1e:	4623      	mov	r3, r4
 8004a20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d014      	beq.n	8004a52 <USB_DeactivateEndpoint+0xca>
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	4413      	add	r3, r2
 8004a32:	881b      	ldrh	r3, [r3, #0]
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a3e:	b29c      	uxth	r4, r3
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	441a      	add	r2, r3
 8004a4a:	4b52      	ldr	r3, [pc, #328]	; (8004b94 <USB_DeactivateEndpoint+0x20c>)
 8004a4c:	4323      	orrs	r3, r4
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4413      	add	r3, r2
 8004a5c:	881b      	ldrh	r3, [r3, #0]
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a68:	b29c      	uxth	r4, r3
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	441a      	add	r2, r3
 8004a74:	4b46      	ldr	r3, [pc, #280]	; (8004b90 <USB_DeactivateEndpoint+0x208>)
 8004a76:	4323      	orrs	r3, r4
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	8013      	strh	r3, [r2, #0]
 8004a7c:	e10d      	b.n	8004c9a <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	785b      	ldrb	r3, [r3, #1]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f040 8088 	bne.w	8004b98 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4413      	add	r3, r2
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	b29c      	uxth	r4, r3
 8004a96:	4623      	mov	r3, r4
 8004a98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d014      	beq.n	8004aca <USB_DeactivateEndpoint+0x142>
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	4413      	add	r3, r2
 8004aaa:	881b      	ldrh	r3, [r3, #0]
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ab6:	b29c      	uxth	r4, r3
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	781b      	ldrb	r3, [r3, #0]
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	441a      	add	r2, r3
 8004ac2:	4b34      	ldr	r3, [pc, #208]	; (8004b94 <USB_DeactivateEndpoint+0x20c>)
 8004ac4:	4323      	orrs	r3, r4
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	881b      	ldrh	r3, [r3, #0]
 8004ad6:	b29c      	uxth	r4, r3
 8004ad8:	4623      	mov	r3, r4
 8004ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d014      	beq.n	8004b0c <USB_DeactivateEndpoint+0x184>
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	4413      	add	r3, r2
 8004aec:	881b      	ldrh	r3, [r3, #0]
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004af4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004af8:	b29c      	uxth	r4, r3
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	441a      	add	r2, r3
 8004b04:	4b21      	ldr	r3, [pc, #132]	; (8004b8c <USB_DeactivateEndpoint+0x204>)
 8004b06:	4323      	orrs	r3, r4
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	4413      	add	r3, r2
 8004b16:	881b      	ldrh	r3, [r3, #0]
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b22:	b29c      	uxth	r4, r3
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	441a      	add	r2, r3
 8004b2e:	4b17      	ldr	r3, [pc, #92]	; (8004b8c <USB_DeactivateEndpoint+0x204>)
 8004b30:	4323      	orrs	r3, r4
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	881b      	ldrh	r3, [r3, #0]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b4c:	b29c      	uxth	r4, r3
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	441a      	add	r2, r3
 8004b58:	4b0d      	ldr	r3, [pc, #52]	; (8004b90 <USB_DeactivateEndpoint+0x208>)
 8004b5a:	4323      	orrs	r3, r4
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	4413      	add	r3, r2
 8004b6a:	881b      	ldrh	r3, [r3, #0]
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b76:	b29c      	uxth	r4, r3
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	441a      	add	r2, r3
 8004b82:	4b03      	ldr	r3, [pc, #12]	; (8004b90 <USB_DeactivateEndpoint+0x208>)
 8004b84:	4323      	orrs	r3, r4
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	8013      	strh	r3, [r2, #0]
 8004b8a:	e086      	b.n	8004c9a <USB_DeactivateEndpoint+0x312>
 8004b8c:	ffff80c0 	.word	0xffff80c0
 8004b90:	ffff8080 	.word	0xffff8080
 8004b94:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	4413      	add	r3, r2
 8004ba2:	881b      	ldrh	r3, [r3, #0]
 8004ba4:	b29c      	uxth	r4, r3
 8004ba6:	4623      	mov	r3, r4
 8004ba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d014      	beq.n	8004bda <USB_DeactivateEndpoint+0x252>
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	4413      	add	r3, r2
 8004bba:	881b      	ldrh	r3, [r3, #0]
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc6:	b29c      	uxth	r4, r3
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	441a      	add	r2, r3
 8004bd2:	4b35      	ldr	r3, [pc, #212]	; (8004ca8 <USB_DeactivateEndpoint+0x320>)
 8004bd4:	4323      	orrs	r3, r4
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4413      	add	r3, r2
 8004be4:	881b      	ldrh	r3, [r3, #0]
 8004be6:	b29c      	uxth	r4, r3
 8004be8:	4623      	mov	r3, r4
 8004bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d014      	beq.n	8004c1c <USB_DeactivateEndpoint+0x294>
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4413      	add	r3, r2
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c08:	b29c      	uxth	r4, r3
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	441a      	add	r2, r3
 8004c14:	4b25      	ldr	r3, [pc, #148]	; (8004cac <USB_DeactivateEndpoint+0x324>)
 8004c16:	4323      	orrs	r3, r4
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	881b      	ldrh	r3, [r3, #0]
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c32:	b29c      	uxth	r4, r3
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	441a      	add	r2, r3
 8004c3e:	4b1a      	ldr	r3, [pc, #104]	; (8004ca8 <USB_DeactivateEndpoint+0x320>)
 8004c40:	4323      	orrs	r3, r4
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c5c:	b29c      	uxth	r4, r3
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	441a      	add	r2, r3
 8004c68:	4b11      	ldr	r3, [pc, #68]	; (8004cb0 <USB_DeactivateEndpoint+0x328>)
 8004c6a:	4323      	orrs	r3, r4
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	881b      	ldrh	r3, [r3, #0]
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c86:	b29c      	uxth	r4, r3
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	441a      	add	r2, r3
 8004c92:	4b07      	ldr	r3, [pc, #28]	; (8004cb0 <USB_DeactivateEndpoint+0x328>)
 8004c94:	4323      	orrs	r3, r4
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bc90      	pop	{r4, r7}
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	ffffc080 	.word	0xffffc080
 8004cac:	ffff80c0 	.word	0xffff80c0
 8004cb0:	ffff8080 	.word	0xffff8080

08004cb4 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004cb4:	b590      	push	{r4, r7, lr}
 8004cb6:	b08d      	sub	sp, #52	; 0x34
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	785b      	ldrb	r3, [r3, #1]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	f040 8160 	bne.w	8004f88 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d909      	bls.n	8004ce8 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	1ad2      	subs	r2, r2, r3
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	619a      	str	r2, [r3, #24]
 8004ce6:	e005      	b.n	8004cf4 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	7b1b      	ldrb	r3, [r3, #12]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d119      	bne.n	8004d30 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	6959      	ldr	r1, [r3, #20]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	88da      	ldrh	r2, [r3, #6]
 8004d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fba8 	bl	800545e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004d0e:	687c      	ldr	r4, [r7, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	441c      	add	r4, r3
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4423      	add	r3, r4
 8004d22:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004d26:	461c      	mov	r4, r3
 8004d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	8023      	strh	r3, [r4, #0]
 8004d2e:	e10f      	b.n	8004f50 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4413      	add	r3, r2
 8004d3a:	881b      	ldrh	r3, [r3, #0]
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d065      	beq.n	8004e12 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004d46:	687c      	ldr	r4, [r7, #4]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	785b      	ldrb	r3, [r3, #1]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d148      	bne.n	8004de2 <USB_EPStartXfer+0x12e>
 8004d50:	687c      	ldr	r4, [r7, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	441c      	add	r4, r3
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	00db      	lsls	r3, r3, #3
 8004d62:	4423      	add	r3, r4
 8004d64:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004d68:	461c      	mov	r4, r3
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10e      	bne.n	8004d8e <USB_EPStartXfer+0xda>
 8004d70:	8823      	ldrh	r3, [r4, #0]
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	8023      	strh	r3, [r4, #0]
 8004d7c:	8823      	ldrh	r3, [r4, #0]
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	8023      	strh	r3, [r4, #0]
 8004d8c:	e03d      	b.n	8004e0a <USB_EPStartXfer+0x156>
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	2b3e      	cmp	r3, #62	; 0x3e
 8004d92:	d810      	bhi.n	8004db6 <USB_EPStartXfer+0x102>
 8004d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d96:	085b      	lsrs	r3, r3, #1
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
 8004d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <USB_EPStartXfer+0xf6>
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da6:	3301      	adds	r3, #1
 8004da8:	627b      	str	r3, [r7, #36]	; 0x24
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	029b      	lsls	r3, r3, #10
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	8023      	strh	r3, [r4, #0]
 8004db4:	e029      	b.n	8004e0a <USB_EPStartXfer+0x156>
 8004db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db8:	095b      	lsrs	r3, r3, #5
 8004dba:	627b      	str	r3, [r7, #36]	; 0x24
 8004dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dbe:	f003 031f 	and.w	r3, r3, #31
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d102      	bne.n	8004dcc <USB_EPStartXfer+0x118>
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	627b      	str	r3, [r7, #36]	; 0x24
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	029b      	lsls	r3, r3, #10
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	8023      	strh	r3, [r4, #0]
 8004de0:	e013      	b.n	8004e0a <USB_EPStartXfer+0x156>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	785b      	ldrb	r3, [r3, #1]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d10f      	bne.n	8004e0a <USB_EPStartXfer+0x156>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	441c      	add	r4, r3
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	00db      	lsls	r3, r3, #3
 8004dfa:	4423      	add	r3, r4
 8004dfc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	895b      	ldrh	r3, [r3, #10]
 8004e0e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004e10:	e063      	b.n	8004eda <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	785b      	ldrb	r3, [r3, #1]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d148      	bne.n	8004eac <USB_EPStartXfer+0x1f8>
 8004e1a:	687c      	ldr	r4, [r7, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	441c      	add	r4, r3
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	4423      	add	r3, r4
 8004e2e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004e32:	461c      	mov	r4, r3
 8004e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10e      	bne.n	8004e58 <USB_EPStartXfer+0x1a4>
 8004e3a:	8823      	ldrh	r3, [r4, #0]
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	8023      	strh	r3, [r4, #0]
 8004e46:	8823      	ldrh	r3, [r4, #0]
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	8023      	strh	r3, [r4, #0]
 8004e56:	e03d      	b.n	8004ed4 <USB_EPStartXfer+0x220>
 8004e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5a:	2b3e      	cmp	r3, #62	; 0x3e
 8004e5c:	d810      	bhi.n	8004e80 <USB_EPStartXfer+0x1cc>
 8004e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e60:	085b      	lsrs	r3, r3, #1
 8004e62:	623b      	str	r3, [r7, #32]
 8004e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <USB_EPStartXfer+0x1c0>
 8004e6e:	6a3b      	ldr	r3, [r7, #32]
 8004e70:	3301      	adds	r3, #1
 8004e72:	623b      	str	r3, [r7, #32]
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	029b      	lsls	r3, r3, #10
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	8023      	strh	r3, [r4, #0]
 8004e7e:	e029      	b.n	8004ed4 <USB_EPStartXfer+0x220>
 8004e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	623b      	str	r3, [r7, #32]
 8004e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e88:	f003 031f 	and.w	r3, r3, #31
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d102      	bne.n	8004e96 <USB_EPStartXfer+0x1e2>
 8004e90:	6a3b      	ldr	r3, [r7, #32]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	623b      	str	r3, [r7, #32]
 8004e96:	6a3b      	ldr	r3, [r7, #32]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	029b      	lsls	r3, r3, #10
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ea2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	8023      	strh	r3, [r4, #0]
 8004eaa:	e013      	b.n	8004ed4 <USB_EPStartXfer+0x220>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	785b      	ldrb	r3, [r3, #1]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d10f      	bne.n	8004ed4 <USB_EPStartXfer+0x220>
 8004eb4:	687c      	ldr	r4, [r7, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	441c      	add	r4, r3
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	4423      	add	r3, r4
 8004ec8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004ecc:	461c      	mov	r4, r3
 8004ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	891b      	ldrh	r3, [r3, #8]
 8004ed8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	6959      	ldr	r1, [r3, #20]
 8004ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 faba 	bl	800545e <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	785b      	ldrb	r3, [r3, #1]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d115      	bne.n	8004f1e <USB_EPStartXfer+0x26a>
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	881b      	ldrh	r3, [r3, #0]
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f08:	b29c      	uxth	r4, r3
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	441a      	add	r2, r3
 8004f14:	4b9a      	ldr	r3, [pc, #616]	; (8005180 <USB_EPStartXfer+0x4cc>)
 8004f16:	4323      	orrs	r3, r4
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	8013      	strh	r3, [r2, #0]
 8004f1c:	e018      	b.n	8004f50 <USB_EPStartXfer+0x29c>
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	785b      	ldrb	r3, [r3, #1]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d114      	bne.n	8004f50 <USB_EPStartXfer+0x29c>
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4413      	add	r3, r2
 8004f30:	881b      	ldrh	r3, [r3, #0]
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f3c:	b29c      	uxth	r4, r3
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	441a      	add	r2, r3
 8004f48:	4b8e      	ldr	r3, [pc, #568]	; (8005184 <USB_EPStartXfer+0x4d0>)
 8004f4a:	4323      	orrs	r3, r4
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	4413      	add	r3, r2
 8004f5a:	881b      	ldrh	r3, [r3, #0]
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f66:	b29c      	uxth	r4, r3
 8004f68:	f084 0310 	eor.w	r3, r4, #16
 8004f6c:	b29c      	uxth	r4, r3
 8004f6e:	f084 0320 	eor.w	r3, r4, #32
 8004f72:	b29c      	uxth	r4, r3
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	441a      	add	r2, r3
 8004f7e:	4b82      	ldr	r3, [pc, #520]	; (8005188 <USB_EPStartXfer+0x4d4>)
 8004f80:	4323      	orrs	r3, r4
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	8013      	strh	r3, [r2, #0]
 8004f86:	e146      	b.n	8005216 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	699a      	ldr	r2, [r3, #24]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d909      	bls.n	8004fa8 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	699a      	ldr	r2, [r3, #24]
 8004f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa0:	1ad2      	subs	r2, r2, r3
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	619a      	str	r2, [r3, #24]
 8004fa6:	e005      	b.n	8004fb4 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	7b1b      	ldrb	r3, [r3, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d148      	bne.n	800504e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004fbc:	687c      	ldr	r4, [r7, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	441c      	add	r4, r3
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	00db      	lsls	r3, r3, #3
 8004fce:	4423      	add	r3, r4
 8004fd0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004fd4:	461c      	mov	r4, r3
 8004fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10e      	bne.n	8004ffa <USB_EPStartXfer+0x346>
 8004fdc:	8823      	ldrh	r3, [r4, #0]
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	8023      	strh	r3, [r4, #0]
 8004fe8:	8823      	ldrh	r3, [r4, #0]
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	8023      	strh	r3, [r4, #0]
 8004ff8:	e0f2      	b.n	80051e0 <USB_EPStartXfer+0x52c>
 8004ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffc:	2b3e      	cmp	r3, #62	; 0x3e
 8004ffe:	d810      	bhi.n	8005022 <USB_EPStartXfer+0x36e>
 8005000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005002:	085b      	lsrs	r3, r3, #1
 8005004:	61fb      	str	r3, [r7, #28]
 8005006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <USB_EPStartXfer+0x362>
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	3301      	adds	r3, #1
 8005014:	61fb      	str	r3, [r7, #28]
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	b29b      	uxth	r3, r3
 800501a:	029b      	lsls	r3, r3, #10
 800501c:	b29b      	uxth	r3, r3
 800501e:	8023      	strh	r3, [r4, #0]
 8005020:	e0de      	b.n	80051e0 <USB_EPStartXfer+0x52c>
 8005022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005024:	095b      	lsrs	r3, r3, #5
 8005026:	61fb      	str	r3, [r7, #28]
 8005028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502a:	f003 031f 	and.w	r3, r3, #31
 800502e:	2b00      	cmp	r3, #0
 8005030:	d102      	bne.n	8005038 <USB_EPStartXfer+0x384>
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	3b01      	subs	r3, #1
 8005036:	61fb      	str	r3, [r7, #28]
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	b29b      	uxth	r3, r3
 800503c:	029b      	lsls	r3, r3, #10
 800503e:	b29b      	uxth	r3, r3
 8005040:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005044:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005048:	b29b      	uxth	r3, r3
 800504a:	8023      	strh	r3, [r4, #0]
 800504c:	e0c8      	b.n	80051e0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	785b      	ldrb	r3, [r3, #1]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d148      	bne.n	80050e8 <USB_EPStartXfer+0x434>
 8005056:	687c      	ldr	r4, [r7, #4]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800505e:	b29b      	uxth	r3, r3
 8005060:	441c      	add	r4, r3
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	4423      	add	r3, r4
 800506a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800506e:	461c      	mov	r4, r3
 8005070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005072:	2b00      	cmp	r3, #0
 8005074:	d10e      	bne.n	8005094 <USB_EPStartXfer+0x3e0>
 8005076:	8823      	ldrh	r3, [r4, #0]
 8005078:	b29b      	uxth	r3, r3
 800507a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800507e:	b29b      	uxth	r3, r3
 8005080:	8023      	strh	r3, [r4, #0]
 8005082:	8823      	ldrh	r3, [r4, #0]
 8005084:	b29b      	uxth	r3, r3
 8005086:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800508a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800508e:	b29b      	uxth	r3, r3
 8005090:	8023      	strh	r3, [r4, #0]
 8005092:	e03d      	b.n	8005110 <USB_EPStartXfer+0x45c>
 8005094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005096:	2b3e      	cmp	r3, #62	; 0x3e
 8005098:	d810      	bhi.n	80050bc <USB_EPStartXfer+0x408>
 800509a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509c:	085b      	lsrs	r3, r3, #1
 800509e:	61bb      	str	r3, [r7, #24]
 80050a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <USB_EPStartXfer+0x3fc>
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	3301      	adds	r3, #1
 80050ae:	61bb      	str	r3, [r7, #24]
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	029b      	lsls	r3, r3, #10
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	8023      	strh	r3, [r4, #0]
 80050ba:	e029      	b.n	8005110 <USB_EPStartXfer+0x45c>
 80050bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050be:	095b      	lsrs	r3, r3, #5
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c4:	f003 031f 	and.w	r3, r3, #31
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d102      	bne.n	80050d2 <USB_EPStartXfer+0x41e>
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	61bb      	str	r3, [r7, #24]
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	029b      	lsls	r3, r3, #10
 80050d8:	b29b      	uxth	r3, r3
 80050da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	8023      	strh	r3, [r4, #0]
 80050e6:	e013      	b.n	8005110 <USB_EPStartXfer+0x45c>
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	785b      	ldrb	r3, [r3, #1]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d10f      	bne.n	8005110 <USB_EPStartXfer+0x45c>
 80050f0:	687c      	ldr	r4, [r7, #4]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	441c      	add	r4, r3
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	4423      	add	r3, r4
 8005104:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005108:	461c      	mov	r4, r3
 800510a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510c:	b29b      	uxth	r3, r3
 800510e:	8023      	strh	r3, [r4, #0]
 8005110:	687c      	ldr	r4, [r7, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	785b      	ldrb	r3, [r3, #1]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d14e      	bne.n	80051b8 <USB_EPStartXfer+0x504>
 800511a:	687c      	ldr	r4, [r7, #4]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005122:	b29b      	uxth	r3, r3
 8005124:	441c      	add	r4, r3
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	4423      	add	r3, r4
 800512e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005132:	461c      	mov	r4, r3
 8005134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10e      	bne.n	8005158 <USB_EPStartXfer+0x4a4>
 800513a:	8823      	ldrh	r3, [r4, #0]
 800513c:	b29b      	uxth	r3, r3
 800513e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005142:	b29b      	uxth	r3, r3
 8005144:	8023      	strh	r3, [r4, #0]
 8005146:	8823      	ldrh	r3, [r4, #0]
 8005148:	b29b      	uxth	r3, r3
 800514a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800514e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005152:	b29b      	uxth	r3, r3
 8005154:	8023      	strh	r3, [r4, #0]
 8005156:	e043      	b.n	80051e0 <USB_EPStartXfer+0x52c>
 8005158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800515a:	2b3e      	cmp	r3, #62	; 0x3e
 800515c:	d816      	bhi.n	800518c <USB_EPStartXfer+0x4d8>
 800515e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005160:	085b      	lsrs	r3, r3, #1
 8005162:	617b      	str	r3, [r7, #20]
 8005164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <USB_EPStartXfer+0x4c0>
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	3301      	adds	r3, #1
 8005172:	617b      	str	r3, [r7, #20]
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	b29b      	uxth	r3, r3
 8005178:	029b      	lsls	r3, r3, #10
 800517a:	b29b      	uxth	r3, r3
 800517c:	8023      	strh	r3, [r4, #0]
 800517e:	e02f      	b.n	80051e0 <USB_EPStartXfer+0x52c>
 8005180:	ffff80c0 	.word	0xffff80c0
 8005184:	ffffc080 	.word	0xffffc080
 8005188:	ffff8080 	.word	0xffff8080
 800518c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	617b      	str	r3, [r7, #20]
 8005192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005194:	f003 031f 	and.w	r3, r3, #31
 8005198:	2b00      	cmp	r3, #0
 800519a:	d102      	bne.n	80051a2 <USB_EPStartXfer+0x4ee>
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	3b01      	subs	r3, #1
 80051a0:	617b      	str	r3, [r7, #20]
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	029b      	lsls	r3, r3, #10
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	8023      	strh	r3, [r4, #0]
 80051b6:	e013      	b.n	80051e0 <USB_EPStartXfer+0x52c>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	785b      	ldrb	r3, [r3, #1]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d10f      	bne.n	80051e0 <USB_EPStartXfer+0x52c>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	441c      	add	r4, r3
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	4423      	add	r3, r4
 80051d2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80051d6:	613b      	str	r3, [r7, #16]
 80051d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051da:	b29a      	uxth	r2, r3
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	4413      	add	r3, r2
 80051ea:	881b      	ldrh	r3, [r3, #0]
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f6:	b29c      	uxth	r4, r3
 80051f8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80051fc:	b29c      	uxth	r4, r3
 80051fe:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005202:	b29c      	uxth	r4, r3
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	441a      	add	r2, r3
 800520e:	4b04      	ldr	r3, [pc, #16]	; (8005220 <USB_EPStartXfer+0x56c>)
 8005210:	4323      	orrs	r3, r4
 8005212:	b29b      	uxth	r3, r3
 8005214:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3734      	adds	r7, #52	; 0x34
 800521c:	46bd      	mov	sp, r7
 800521e:	bd90      	pop	{r4, r7, pc}
 8005220:	ffff8080 	.word	0xffff8080

08005224 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005224:	b490      	push	{r4, r7}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	785b      	ldrb	r3, [r3, #1]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d018      	beq.n	8005268 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	4413      	add	r3, r2
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	b29b      	uxth	r3, r3
 8005244:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005248:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800524c:	b29c      	uxth	r4, r3
 800524e:	f084 0310 	eor.w	r3, r4, #16
 8005252:	b29c      	uxth	r4, r3
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	441a      	add	r2, r3
 800525e:	4b11      	ldr	r3, [pc, #68]	; (80052a4 <USB_EPSetStall+0x80>)
 8005260:	4323      	orrs	r3, r4
 8005262:	b29b      	uxth	r3, r3
 8005264:	8013      	strh	r3, [r2, #0]
 8005266:	e017      	b.n	8005298 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	881b      	ldrh	r3, [r3, #0]
 8005274:	b29b      	uxth	r3, r3
 8005276:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800527a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800527e:	b29c      	uxth	r4, r3
 8005280:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005284:	b29c      	uxth	r4, r3
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	441a      	add	r2, r3
 8005290:	4b04      	ldr	r3, [pc, #16]	; (80052a4 <USB_EPSetStall+0x80>)
 8005292:	4323      	orrs	r3, r4
 8005294:	b29b      	uxth	r3, r3
 8005296:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3708      	adds	r7, #8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bc90      	pop	{r4, r7}
 80052a2:	4770      	bx	lr
 80052a4:	ffff8080 	.word	0xffff8080

080052a8 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80052a8:	b490      	push	{r4, r7}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	7b1b      	ldrb	r3, [r3, #12]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d17d      	bne.n	80053b6 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	785b      	ldrb	r3, [r3, #1]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d03d      	beq.n	800533e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	4413      	add	r3, r2
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	b29c      	uxth	r4, r3
 80052d0:	4623      	mov	r3, r4
 80052d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d014      	beq.n	8005304 <USB_EPClearStall+0x5c>
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	4413      	add	r3, r2
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f0:	b29c      	uxth	r4, r3
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	441a      	add	r2, r3
 80052fc:	4b31      	ldr	r3, [pc, #196]	; (80053c4 <USB_EPClearStall+0x11c>)
 80052fe:	4323      	orrs	r3, r4
 8005300:	b29b      	uxth	r3, r3
 8005302:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	78db      	ldrb	r3, [r3, #3]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d054      	beq.n	80053b6 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4413      	add	r3, r2
 8005316:	881b      	ldrh	r3, [r3, #0]
 8005318:	b29b      	uxth	r3, r3
 800531a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005322:	b29c      	uxth	r4, r3
 8005324:	f084 0320 	eor.w	r3, r4, #32
 8005328:	b29c      	uxth	r4, r3
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	441a      	add	r2, r3
 8005334:	4b24      	ldr	r3, [pc, #144]	; (80053c8 <USB_EPClearStall+0x120>)
 8005336:	4323      	orrs	r3, r4
 8005338:	b29b      	uxth	r3, r3
 800533a:	8013      	strh	r3, [r2, #0]
 800533c:	e03b      	b.n	80053b6 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	4413      	add	r3, r2
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	b29c      	uxth	r4, r3
 800534c:	4623      	mov	r3, r4
 800534e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d014      	beq.n	8005380 <USB_EPClearStall+0xd8>
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	4413      	add	r3, r2
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	b29b      	uxth	r3, r3
 8005364:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800536c:	b29c      	uxth	r4, r3
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	441a      	add	r2, r3
 8005378:	4b14      	ldr	r3, [pc, #80]	; (80053cc <USB_EPClearStall+0x124>)
 800537a:	4323      	orrs	r3, r4
 800537c:	b29b      	uxth	r3, r3
 800537e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	881b      	ldrh	r3, [r3, #0]
 800538c:	b29b      	uxth	r3, r3
 800538e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005396:	b29c      	uxth	r4, r3
 8005398:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800539c:	b29c      	uxth	r4, r3
 800539e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80053a2:	b29c      	uxth	r4, r3
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	441a      	add	r2, r3
 80053ae:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <USB_EPClearStall+0x120>)
 80053b0:	4323      	orrs	r3, r4
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3708      	adds	r7, #8
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc90      	pop	{r4, r7}
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	ffff80c0 	.word	0xffff80c0
 80053c8:	ffff8080 	.word	0xffff8080
 80053cc:	ffffc080 	.word	0xffffc080

080053d0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80053dc:	78fb      	ldrb	r3, [r7, #3]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d103      	bne.n	80053ea <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2280      	movs	r2, #128	; 0x80
 80053e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005406:	b29b      	uxth	r3, r3
 8005408:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800540c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005410:	b29a      	uxth	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005426:	b480      	push	{r7}
 8005428:	b085      	sub	sp, #20
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005434:	b29b      	uxth	r3, r3
 8005436:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005438:	68fb      	ldr	r3, [r7, #12]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3714      	adds	r7, #20
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005446:	b480      	push	{r7}
 8005448:	b083      	sub	sp, #12
 800544a:	af00      	add	r7, sp, #0
 800544c:	6078      	str	r0, [r7, #4]
 800544e:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800545e:	b480      	push	{r7}
 8005460:	b08d      	sub	sp, #52	; 0x34
 8005462:	af00      	add	r7, sp, #0
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	4611      	mov	r1, r2
 800546a:	461a      	mov	r2, r3
 800546c:	460b      	mov	r3, r1
 800546e:	80fb      	strh	r3, [r7, #6]
 8005470:	4613      	mov	r3, r2
 8005472:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005474:	88bb      	ldrh	r3, [r7, #4]
 8005476:	3301      	adds	r3, #1
 8005478:	085b      	lsrs	r3, r3, #1
 800547a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005484:	88fa      	ldrh	r2, [r7, #6]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	4413      	add	r3, r2
 800548a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800548e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8005490:	6a3b      	ldr	r3, [r7, #32]
 8005492:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005494:	e01b      	b.n	80054ce <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800549c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549e:	3301      	adds	r3, #1
 80054a0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80054a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	461a      	mov	r2, r3
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80054bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054be:	3302      	adds	r3, #2
 80054c0:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	3301      	adds	r3, #1
 80054c6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80054c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ca:	3b01      	subs	r3, #1
 80054cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1e0      	bne.n	8005496 <USB_WritePMA+0x38>
  }
}
 80054d4:	bf00      	nop
 80054d6:	3734      	adds	r7, #52	; 0x34
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b08b      	sub	sp, #44	; 0x2c
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	4611      	mov	r1, r2
 80054ec:	461a      	mov	r2, r3
 80054ee:	460b      	mov	r3, r1
 80054f0:	80fb      	strh	r3, [r7, #6]
 80054f2:	4613      	mov	r3, r2
 80054f4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80054f6:	88bb      	ldrh	r3, [r7, #4]
 80054f8:	085b      	lsrs	r3, r3, #1
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005506:	88fa      	ldrh	r2, [r7, #6]
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	4413      	add	r3, r2
 800550c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005510:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
 8005516:	e018      	b.n	800554a <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	881b      	ldrh	r3, [r3, #0]
 800551c:	b29b      	uxth	r3, r3
 800551e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	3302      	adds	r3, #2
 8005524:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	b2da      	uxtb	r2, r3
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	3301      	adds	r3, #1
 8005532:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	0a1b      	lsrs	r3, r3, #8
 8005538:	b2da      	uxtb	r2, r3
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	3301      	adds	r3, #1
 8005542:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8005544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005546:	3b01      	subs	r3, #1
 8005548:	627b      	str	r3, [r7, #36]	; 0x24
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e3      	bne.n	8005518 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005550:	88bb      	ldrh	r3, [r7, #4]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	b29b      	uxth	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d007      	beq.n	800556c <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	881b      	ldrh	r3, [r3, #0]
 8005560:	b29b      	uxth	r3, r3
 8005562:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	b2da      	uxtb	r2, r3
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	701a      	strb	r2, [r3, #0]
  }
}
 800556c:	bf00      	nop
 800556e:	372c      	adds	r7, #44	; 0x2c
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	7c1b      	ldrb	r3, [r3, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d115      	bne.n	80055bc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005590:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005594:	2202      	movs	r2, #2
 8005596:	2181      	movs	r1, #129	; 0x81
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f002 f81a 	bl	80075d2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80055a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055a8:	2202      	movs	r2, #2
 80055aa:	2101      	movs	r1, #1
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f002 f810 	bl	80075d2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80055ba:	e012      	b.n	80055e2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80055bc:	2340      	movs	r3, #64	; 0x40
 80055be:	2202      	movs	r2, #2
 80055c0:	2181      	movs	r1, #129	; 0x81
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f002 f805 	bl	80075d2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80055ce:	2340      	movs	r3, #64	; 0x40
 80055d0:	2202      	movs	r2, #2
 80055d2:	2101      	movs	r1, #1
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f001 fffc 	bl	80075d2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80055e2:	2308      	movs	r3, #8
 80055e4:	2203      	movs	r2, #3
 80055e6:	2182      	movs	r1, #130	; 0x82
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f001 fff2 	bl	80075d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80055f4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80055f8:	f002 f942 	bl	8007880 <USBD_static_malloc>
 80055fc:	4602      	mov	r2, r0
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800560a:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800560e:	2100      	movs	r1, #0
 8005610:	4618      	mov	r0, r3
 8005612:	f002 f9b1 	bl	8007978 <memset>
  if (pdev->pClassData == NULL)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <USBD_CDC_Init+0xae>
  {
    ret = 1U;
 8005620:	2301      	movs	r3, #1
 8005622:	73fb      	strb	r3, [r7, #15]
 8005624:	e026      	b.n	8005674 <USBD_CDC_Init+0xfc>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800562c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2200      	movs	r2, #0
 800563c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2200      	movs	r2, #0
 8005644:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	7c1b      	ldrb	r3, [r3, #16]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d109      	bne.n	8005664 <USBD_CDC_Init+0xec>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005656:	f44f 7300 	mov.w	r3, #512	; 0x200
 800565a:	2101      	movs	r1, #1
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f002 f8a3 	bl	80077a8 <USBD_LL_PrepareReceive>
 8005662:	e007      	b.n	8005674 <USBD_CDC_Init+0xfc>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800566a:	2340      	movs	r3, #64	; 0x40
 800566c:	2101      	movs	r1, #1
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f002 f89a 	bl	80077a8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8005674:	7bfb      	ldrb	r3, [r7, #15]
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	460b      	mov	r3, r1
 8005688:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800568e:	2181      	movs	r1, #129	; 0x81
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f001 ffc4 	bl	800761e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800569c:	2101      	movs	r1, #1
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f001 ffbd 	bl	800761e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80056ac:	2182      	movs	r1, #130	; 0x82
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f001 ffb5 	bl	800761e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00e      	beq.n	80056e2 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056d4:	4618      	mov	r0, r3
 80056d6:	f002 f8e1 	bl	800789c <USBD_static_free>
    pdev->pClassData = NULL;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056fc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80056fe:	2300      	movs	r3, #0
 8005700:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005702:	2300      	movs	r3, #0
 8005704:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005712:	2b00      	cmp	r3, #0
 8005714:	d039      	beq.n	800578a <USBD_CDC_Setup+0x9e>
 8005716:	2b20      	cmp	r3, #32
 8005718:	d17c      	bne.n	8005814 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	88db      	ldrh	r3, [r3, #6]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d029      	beq.n	8005776 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	b25b      	sxtb	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	da11      	bge.n	8005750 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005738:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	88d2      	ldrh	r2, [r2, #6]
 800573e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005740:	6939      	ldr	r1, [r7, #16]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	88db      	ldrh	r3, [r3, #6]
 8005746:	461a      	mov	r2, r3
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f001 fa2b 	bl	8006ba4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800574e:	e068      	b.n	8005822 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	785a      	ldrb	r2, [r3, #1]
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	88db      	ldrh	r3, [r3, #6]
 800575e:	b2da      	uxtb	r2, r3
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005766:	6939      	ldr	r1, [r7, #16]
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	88db      	ldrh	r3, [r3, #6]
 800576c:	461a      	mov	r2, r3
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f001 fa46 	bl	8006c00 <USBD_CtlPrepareRx>
      break;
 8005774:	e055      	b.n	8005822 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	7850      	ldrb	r0, [r2, #1]
 8005782:	2200      	movs	r2, #0
 8005784:	6839      	ldr	r1, [r7, #0]
 8005786:	4798      	blx	r3
      break;
 8005788:	e04b      	b.n	8005822 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	785b      	ldrb	r3, [r3, #1]
 800578e:	2b0a      	cmp	r3, #10
 8005790:	d017      	beq.n	80057c2 <USBD_CDC_Setup+0xd6>
 8005792:	2b0b      	cmp	r3, #11
 8005794:	d029      	beq.n	80057ea <USBD_CDC_Setup+0xfe>
 8005796:	2b00      	cmp	r3, #0
 8005798:	d133      	bne.n	8005802 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80057a0:	2b03      	cmp	r3, #3
 80057a2:	d107      	bne.n	80057b4 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80057a4:	f107 030c 	add.w	r3, r7, #12
 80057a8:	2202      	movs	r2, #2
 80057aa:	4619      	mov	r1, r3
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f001 f9f9 	bl	8006ba4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80057b2:	e02e      	b.n	8005812 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80057b4:	6839      	ldr	r1, [r7, #0]
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f001 f989 	bl	8006ace <USBD_CtlError>
            ret = USBD_FAIL;
 80057bc:	2302      	movs	r3, #2
 80057be:	75fb      	strb	r3, [r7, #23]
          break;
 80057c0:	e027      	b.n	8005812 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80057c8:	2b03      	cmp	r3, #3
 80057ca:	d107      	bne.n	80057dc <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80057cc:	f107 030f 	add.w	r3, r7, #15
 80057d0:	2201      	movs	r2, #1
 80057d2:	4619      	mov	r1, r3
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f001 f9e5 	bl	8006ba4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80057da:	e01a      	b.n	8005812 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80057dc:	6839      	ldr	r1, [r7, #0]
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f001 f975 	bl	8006ace <USBD_CtlError>
            ret = USBD_FAIL;
 80057e4:	2302      	movs	r3, #2
 80057e6:	75fb      	strb	r3, [r7, #23]
          break;
 80057e8:	e013      	b.n	8005812 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	d00d      	beq.n	8005810 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 80057f4:	6839      	ldr	r1, [r7, #0]
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f001 f969 	bl	8006ace <USBD_CtlError>
            ret = USBD_FAIL;
 80057fc:	2302      	movs	r3, #2
 80057fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005800:	e006      	b.n	8005810 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005802:	6839      	ldr	r1, [r7, #0]
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f001 f962 	bl	8006ace <USBD_CtlError>
          ret = USBD_FAIL;
 800580a:	2302      	movs	r3, #2
 800580c:	75fb      	strb	r3, [r7, #23]
          break;
 800580e:	e000      	b.n	8005812 <USBD_CDC_Setup+0x126>
          break;
 8005810:	bf00      	nop
      }
      break;
 8005812:	e006      	b.n	8005822 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005814:	6839      	ldr	r1, [r7, #0]
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f001 f959 	bl	8006ace <USBD_CtlError>
      ret = USBD_FAIL;
 800581c:	2302      	movs	r3, #2
 800581e:	75fb      	strb	r3, [r7, #23]
      break;
 8005820:	bf00      	nop
  }

  return ret;
 8005822:	7dfb      	ldrb	r3, [r7, #23]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	460b      	mov	r3, r1
 8005836:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800583e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005846:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d037      	beq.n	80058c2 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005852:	78fa      	ldrb	r2, [r7, #3]
 8005854:	6879      	ldr	r1, [r7, #4]
 8005856:	4613      	mov	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	4413      	add	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	440b      	add	r3, r1
 8005860:	331c      	adds	r3, #28
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d026      	beq.n	80058b6 <USBD_CDC_DataIn+0x8a>
 8005868:	78fa      	ldrb	r2, [r7, #3]
 800586a:	6879      	ldr	r1, [r7, #4]
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	440b      	add	r3, r1
 8005876:	331c      	adds	r3, #28
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	78fa      	ldrb	r2, [r7, #3]
 800587c:	68b9      	ldr	r1, [r7, #8]
 800587e:	0152      	lsls	r2, r2, #5
 8005880:	440a      	add	r2, r1
 8005882:	3238      	adds	r2, #56	; 0x38
 8005884:	6812      	ldr	r2, [r2, #0]
 8005886:	fbb3 f1f2 	udiv	r1, r3, r2
 800588a:	fb02 f201 	mul.w	r2, r2, r1
 800588e:	1a9b      	subs	r3, r3, r2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d110      	bne.n	80058b6 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8005894:	78fa      	ldrb	r2, [r7, #3]
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	4613      	mov	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	331c      	adds	r3, #28
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80058a8:	78f9      	ldrb	r1, [r7, #3]
 80058aa:	2300      	movs	r3, #0
 80058ac:	2200      	movs	r2, #0
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f001 ff57 	bl	8007762 <USBD_LL_Transmit>
 80058b4:	e003      	b.n	80058be <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80058be:	2300      	movs	r3, #0
 80058c0:	e000      	b.n	80058c4 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 80058c2:	2302      	movs	r3, #2
  }
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	460b      	mov	r3, r1
 80058d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058de:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80058e0:	78fb      	ldrb	r3, [r7, #3]
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f001 ff82 	bl	80077ee <USBD_LL_GetRxDataSize>
 80058ea:	4602      	mov	r2, r0
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00d      	beq.n	8005918 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005910:	4611      	mov	r1, r2
 8005912:	4798      	blx	r3

    return USBD_OK;
 8005914:	2300      	movs	r3, #0
 8005916:	e000      	b.n	800591a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8005918:	2302      	movs	r3, #2
  }
}
 800591a:	4618      	mov	r0, r3
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b084      	sub	sp, #16
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005930:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005938:	2b00      	cmp	r3, #0
 800593a:	d015      	beq.n	8005968 <USBD_CDC_EP0_RxReady+0x46>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005942:	2bff      	cmp	r3, #255	; 0xff
 8005944:	d010      	beq.n	8005968 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8005954:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800595c:	b292      	uxth	r2, r2
 800595e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	22ff      	movs	r2, #255	; 0xff
 8005964:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3710      	adds	r7, #16
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
	...

08005974 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2243      	movs	r2, #67	; 0x43
 8005980:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8005982:	4b03      	ldr	r3, [pc, #12]	; (8005990 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005984:	4618      	mov	r0, r3
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr
 8005990:	200000b4 	.word	0x200000b4

08005994 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2243      	movs	r2, #67	; 0x43
 80059a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80059a2:	4b03      	ldr	r3, [pc, #12]	; (80059b0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	20000070 	.word	0x20000070

080059b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2243      	movs	r2, #67	; 0x43
 80059c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80059c2:	4b03      	ldr	r3, [pc, #12]	; (80059d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	200000f8 	.word	0x200000f8

080059d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	220a      	movs	r2, #10
 80059e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80059e2:	4b03      	ldr	r3, [pc, #12]	; (80059f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	2000002c 	.word	0x2000002c

080059f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80059fe:	2302      	movs	r3, #2
 8005a00:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d005      	beq.n	8005a14 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b087      	sub	sp, #28
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	60f8      	str	r0, [r7, #12]
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a36:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005a40:	88fa      	ldrh	r2, [r7, #6]
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	371c      	adds	r7, #28
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b085      	sub	sp, #20
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a66:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b084      	sub	sp, #16
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a8c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01c      	beq.n	8005ad2 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d115      	bne.n	8005ace <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	2181      	movs	r1, #129	; 0x81
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f001 fe4c 	bl	8007762 <USBD_LL_Transmit>

      return USBD_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	e002      	b.n	8005ad4 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e000      	b.n	8005ad4 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8005ad2:	2302      	movs	r3, #2
  }
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d017      	beq.n	8005b26 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	7c1b      	ldrb	r3, [r3, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d109      	bne.n	8005b12 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b08:	2101      	movs	r1, #1
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f001 fe4c 	bl	80077a8 <USBD_LL_PrepareReceive>
 8005b10:	e007      	b.n	8005b22 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b18:	2340      	movs	r3, #64	; 0x40
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f001 fe43 	bl	80077a8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8005b22:	2300      	movs	r3, #0
 8005b24:	e000      	b.n	8005b28 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005b26:	2302      	movs	r3, #2
  }
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005b44:	2302      	movs	r3, #2
 8005b46:	e01a      	b.n	8005b7e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d003      	beq.n	8005b68 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	79fa      	ldrb	r2, [r7, #7]
 8005b74:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f001 fcb0 	bl	80074dc <USBD_LL_Init>

  return USBD_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b085      	sub	sp, #20
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
 8005b8e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d006      	beq.n	8005ba8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	73fb      	strb	r3, [r7, #15]
 8005ba6:	e001      	b.n	8005bac <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8005ba8:	2302      	movs	r3, #2
 8005baa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	b082      	sub	sp, #8
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f001 fcea 	bl	800759c <USBD_LL_Start>

  return USBD_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00c      	beq.n	8005c1c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	78fa      	ldrb	r2, [r7, #3]
 8005c0c:	4611      	mov	r1, r2
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	4798      	blx	r3
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d101      	bne.n	8005c1c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b082      	sub	sp, #8
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
 8005c2e:	460b      	mov	r3, r1
 8005c30:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	78fa      	ldrb	r2, [r7, #3]
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	4798      	blx	r3

  return USBD_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3708      	adds	r7, #8
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005c5c:	6839      	ldr	r1, [r7, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fef8 	bl	8006a54 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005c72:	461a      	mov	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005c80:	f003 031f 	and.w	r3, r3, #31
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d00c      	beq.n	8005ca2 <USBD_LL_SetupStage+0x56>
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d302      	bcc.n	8005c92 <USBD_LL_SetupStage+0x46>
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d010      	beq.n	8005cb2 <USBD_LL_SetupStage+0x66>
 8005c90:	e017      	b.n	8005cc2 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005c98:	4619      	mov	r1, r3
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f9ce 	bl	800603c <USBD_StdDevReq>
      break;
 8005ca0:	e01a      	b.n	8005cd8 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005ca8:	4619      	mov	r1, r3
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 fa30 	bl	8006110 <USBD_StdItfReq>
      break;
 8005cb0:	e012      	b.n	8005cd8 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005cb8:	4619      	mov	r1, r3
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fa6e 	bl	800619c <USBD_StdEPReq>
      break;
 8005cc0:	e00a      	b.n	8005cd8 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005cc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f001 fcc3 	bl	800765c <USBD_LL_StallEP>
      break;
 8005cd6:	bf00      	nop
  }

  return USBD_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b086      	sub	sp, #24
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	60f8      	str	r0, [r7, #12]
 8005cea:	460b      	mov	r3, r1
 8005cec:	607a      	str	r2, [r7, #4]
 8005cee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005cf0:	7afb      	ldrb	r3, [r7, #11]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d14b      	bne.n	8005d8e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005cfc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d134      	bne.n	8005d72 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	68da      	ldr	r2, [r3, #12]
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d919      	bls.n	8005d48 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	68da      	ldr	r2, [r3, #12]
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	1ad2      	subs	r2, r2, r3
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d203      	bcs.n	8005d36 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	e002      	b.n	8005d3c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	6879      	ldr	r1, [r7, #4]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 ff7b 	bl	8006c3c <USBD_CtlContinueRx>
 8005d46:	e038      	b.n	8005dba <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00a      	beq.n	8005d6a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005d5a:	2b03      	cmp	r3, #3
 8005d5c:	d105      	bne.n	8005d6a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 ff78 	bl	8006c60 <USBD_CtlSendStatus>
 8005d70:	e023      	b.n	8005dba <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005d78:	2b05      	cmp	r3, #5
 8005d7a:	d11e      	bne.n	8005dba <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005d84:	2100      	movs	r1, #0
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f001 fc68 	bl	800765c <USBD_LL_StallEP>
 8005d8c:	e015      	b.n	8005dba <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00d      	beq.n	8005db6 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005da0:	2b03      	cmp	r3, #3
 8005da2:	d108      	bne.n	8005db6 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	7afa      	ldrb	r2, [r7, #11]
 8005dae:	4611      	mov	r1, r2
 8005db0:	68f8      	ldr	r0, [r7, #12]
 8005db2:	4798      	blx	r3
 8005db4:	e001      	b.n	8005dba <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005db6:	2302      	movs	r3, #2
 8005db8:	e000      	b.n	8005dbc <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3718      	adds	r7, #24
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	607a      	str	r2, [r7, #4]
 8005dd0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005dd2:	7afb      	ldrb	r3, [r7, #11]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d17f      	bne.n	8005ed8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	3314      	adds	r3, #20
 8005ddc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d15c      	bne.n	8005ea2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	68da      	ldr	r2, [r3, #12]
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d915      	bls.n	8005e20 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	68da      	ldr	r2, [r3, #12]
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	1ad2      	subs	r2, r2, r3
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	461a      	mov	r2, r3
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 fee5 	bl	8006bdc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005e12:	2300      	movs	r3, #0
 8005e14:	2200      	movs	r2, #0
 8005e16:	2100      	movs	r1, #0
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f001 fcc5 	bl	80077a8 <USBD_LL_PrepareReceive>
 8005e1e:	e04e      	b.n	8005ebe <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	6912      	ldr	r2, [r2, #16]
 8005e28:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e2c:	fb02 f201 	mul.w	r2, r2, r1
 8005e30:	1a9b      	subs	r3, r3, r2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d11c      	bne.n	8005e70 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	689a      	ldr	r2, [r3, #8]
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d316      	bcc.n	8005e70 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d20f      	bcs.n	8005e70 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005e50:	2200      	movs	r2, #0
 8005e52:	2100      	movs	r1, #0
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 fec1 	bl	8006bdc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005e62:	2300      	movs	r3, #0
 8005e64:	2200      	movs	r2, #0
 8005e66:	2100      	movs	r1, #0
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f001 fc9d 	bl	80077a8 <USBD_LL_PrepareReceive>
 8005e6e:	e026      	b.n	8005ebe <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00a      	beq.n	8005e92 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005e82:	2b03      	cmp	r3, #3
 8005e84:	d105      	bne.n	8005e92 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005e92:	2180      	movs	r1, #128	; 0x80
 8005e94:	68f8      	ldr	r0, [r7, #12]
 8005e96:	f001 fbe1 	bl	800765c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 fef3 	bl	8006c86 <USBD_CtlReceiveStatus>
 8005ea0:	e00d      	b.n	8005ebe <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005ea8:	2b04      	cmp	r3, #4
 8005eaa:	d004      	beq.n	8005eb6 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d103      	bne.n	8005ebe <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005eb6:	2180      	movs	r1, #128	; 0x80
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f001 fbcf 	bl	800765c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d11d      	bne.n	8005f04 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f7ff fe82 	bl	8005bd2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005ed6:	e015      	b.n	8005f04 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00d      	beq.n	8005f00 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005eea:	2b03      	cmp	r3, #3
 8005eec:	d108      	bne.n	8005f00 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	7afa      	ldrb	r2, [r7, #11]
 8005ef8:	4611      	mov	r1, r2
 8005efa:	68f8      	ldr	r0, [r7, #12]
 8005efc:	4798      	blx	r3
 8005efe:	e001      	b.n	8005f04 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005f00:	2302      	movs	r3, #2
 8005f02:	e000      	b.n	8005f06 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3718      	adds	r7, #24
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b082      	sub	sp, #8
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005f16:	2340      	movs	r3, #64	; 0x40
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2100      	movs	r1, #0
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f001 fb58 	bl	80075d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2240      	movs	r2, #64	; 0x40
 8005f2e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005f32:	2340      	movs	r3, #64	; 0x40
 8005f34:	2200      	movs	r2, #0
 8005f36:	2180      	movs	r1, #128	; 0x80
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f001 fb4a 	bl	80075d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2240      	movs	r2, #64	; 0x40
 8005f48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d009      	beq.n	8005f86 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	6852      	ldr	r2, [r2, #4]
 8005f7e:	b2d2      	uxtb	r2, r2
 8005f80:	4611      	mov	r1, r2
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	4798      	blx	r3
  }

  return USBD_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3708      	adds	r7, #8
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	460b      	mov	r3, r1
 8005f9a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	78fa      	ldrb	r2, [r7, #3]
 8005fa0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2204      	movs	r2, #4
 8005fc8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	370c      	adds	r7, #12
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b083      	sub	sp, #12
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fe8:	2b04      	cmp	r3, #4
 8005fea:	d105      	bne.n	8005ff8 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b082      	sub	sp, #8
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006014:	2b03      	cmp	r3, #3
 8006016:	d10b      	bne.n	8006030 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3708      	adds	r7, #8
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
	...

0800603c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006052:	2b20      	cmp	r3, #32
 8006054:	d004      	beq.n	8006060 <USBD_StdDevReq+0x24>
 8006056:	2b40      	cmp	r3, #64	; 0x40
 8006058:	d002      	beq.n	8006060 <USBD_StdDevReq+0x24>
 800605a:	2b00      	cmp	r3, #0
 800605c:	d008      	beq.n	8006070 <USBD_StdDevReq+0x34>
 800605e:	e04c      	b.n	80060fa <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	6839      	ldr	r1, [r7, #0]
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	4798      	blx	r3
      break;
 800606e:	e049      	b.n	8006104 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	785b      	ldrb	r3, [r3, #1]
 8006074:	2b09      	cmp	r3, #9
 8006076:	d83a      	bhi.n	80060ee <USBD_StdDevReq+0xb2>
 8006078:	a201      	add	r2, pc, #4	; (adr r2, 8006080 <USBD_StdDevReq+0x44>)
 800607a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607e:	bf00      	nop
 8006080:	080060d1 	.word	0x080060d1
 8006084:	080060e5 	.word	0x080060e5
 8006088:	080060ef 	.word	0x080060ef
 800608c:	080060db 	.word	0x080060db
 8006090:	080060ef 	.word	0x080060ef
 8006094:	080060b3 	.word	0x080060b3
 8006098:	080060a9 	.word	0x080060a9
 800609c:	080060ef 	.word	0x080060ef
 80060a0:	080060c7 	.word	0x080060c7
 80060a4:	080060bd 	.word	0x080060bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80060a8:	6839      	ldr	r1, [r7, #0]
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f9d4 	bl	8006458 <USBD_GetDescriptor>
          break;
 80060b0:	e022      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80060b2:	6839      	ldr	r1, [r7, #0]
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 fb61 	bl	800677c <USBD_SetAddress>
          break;
 80060ba:	e01d      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fb9e 	bl	8006800 <USBD_SetConfig>
          break;
 80060c4:	e018      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80060c6:	6839      	ldr	r1, [r7, #0]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fc27 	bl	800691c <USBD_GetConfig>
          break;
 80060ce:	e013      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80060d0:	6839      	ldr	r1, [r7, #0]
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 fc56 	bl	8006984 <USBD_GetStatus>
          break;
 80060d8:	e00e      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80060da:	6839      	ldr	r1, [r7, #0]
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 fc84 	bl	80069ea <USBD_SetFeature>
          break;
 80060e2:	e009      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80060e4:	6839      	ldr	r1, [r7, #0]
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 fc93 	bl	8006a12 <USBD_ClrFeature>
          break;
 80060ec:	e004      	b.n	80060f8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80060ee:	6839      	ldr	r1, [r7, #0]
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 fcec 	bl	8006ace <USBD_CtlError>
          break;
 80060f6:	bf00      	nop
      }
      break;
 80060f8:	e004      	b.n	8006104 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80060fa:	6839      	ldr	r1, [r7, #0]
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 fce6 	bl	8006ace <USBD_CtlError>
      break;
 8006102:	bf00      	nop
  }

  return ret;
 8006104:	7bfb      	ldrb	r3, [r7, #15]
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop

08006110 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800611a:	2300      	movs	r3, #0
 800611c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006126:	2b20      	cmp	r3, #32
 8006128:	d003      	beq.n	8006132 <USBD_StdItfReq+0x22>
 800612a:	2b40      	cmp	r3, #64	; 0x40
 800612c:	d001      	beq.n	8006132 <USBD_StdItfReq+0x22>
 800612e:	2b00      	cmp	r3, #0
 8006130:	d12a      	bne.n	8006188 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006138:	3b01      	subs	r3, #1
 800613a:	2b02      	cmp	r3, #2
 800613c:	d81d      	bhi.n	800617a <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	889b      	ldrh	r3, [r3, #4]
 8006142:	b2db      	uxtb	r3, r3
 8006144:	2b01      	cmp	r3, #1
 8006146:	d813      	bhi.n	8006170 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	6839      	ldr	r1, [r7, #0]
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	4798      	blx	r3
 8006156:	4603      	mov	r3, r0
 8006158:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	88db      	ldrh	r3, [r3, #6]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d110      	bne.n	8006184 <USBD_StdItfReq+0x74>
 8006162:	7bfb      	ldrb	r3, [r7, #15]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d10d      	bne.n	8006184 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 fd79 	bl	8006c60 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800616e:	e009      	b.n	8006184 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8006170:	6839      	ldr	r1, [r7, #0]
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 fcab 	bl	8006ace <USBD_CtlError>
          break;
 8006178:	e004      	b.n	8006184 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800617a:	6839      	ldr	r1, [r7, #0]
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 fca6 	bl	8006ace <USBD_CtlError>
          break;
 8006182:	e000      	b.n	8006186 <USBD_StdItfReq+0x76>
          break;
 8006184:	bf00      	nop
      }
      break;
 8006186:	e004      	b.n	8006192 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8006188:	6839      	ldr	r1, [r7, #0]
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 fc9f 	bl	8006ace <USBD_CtlError>
      break;
 8006190:	bf00      	nop
  }

  return USBD_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80061a6:	2300      	movs	r3, #0
 80061a8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	889b      	ldrh	r3, [r3, #4]
 80061ae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80061b8:	2b20      	cmp	r3, #32
 80061ba:	d004      	beq.n	80061c6 <USBD_StdEPReq+0x2a>
 80061bc:	2b40      	cmp	r3, #64	; 0x40
 80061be:	d002      	beq.n	80061c6 <USBD_StdEPReq+0x2a>
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d008      	beq.n	80061d6 <USBD_StdEPReq+0x3a>
 80061c4:	e13d      	b.n	8006442 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	6839      	ldr	r1, [r7, #0]
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	4798      	blx	r3
      break;
 80061d4:	e13a      	b.n	800644c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d10a      	bne.n	80061f8 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	6839      	ldr	r1, [r7, #0]
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	4798      	blx	r3
 80061f0:	4603      	mov	r3, r0
 80061f2:	73fb      	strb	r3, [r7, #15]

        return ret;
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
 80061f6:	e12a      	b.n	800644e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	785b      	ldrb	r3, [r3, #1]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d03e      	beq.n	800627e <USBD_StdEPReq+0xe2>
 8006200:	2b03      	cmp	r3, #3
 8006202:	d002      	beq.n	800620a <USBD_StdEPReq+0x6e>
 8006204:	2b00      	cmp	r3, #0
 8006206:	d070      	beq.n	80062ea <USBD_StdEPReq+0x14e>
 8006208:	e115      	b.n	8006436 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006210:	2b02      	cmp	r3, #2
 8006212:	d002      	beq.n	800621a <USBD_StdEPReq+0x7e>
 8006214:	2b03      	cmp	r3, #3
 8006216:	d015      	beq.n	8006244 <USBD_StdEPReq+0xa8>
 8006218:	e02b      	b.n	8006272 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800621a:	7bbb      	ldrb	r3, [r7, #14]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00c      	beq.n	800623a <USBD_StdEPReq+0x9e>
 8006220:	7bbb      	ldrb	r3, [r7, #14]
 8006222:	2b80      	cmp	r3, #128	; 0x80
 8006224:	d009      	beq.n	800623a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006226:	7bbb      	ldrb	r3, [r7, #14]
 8006228:	4619      	mov	r1, r3
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f001 fa16 	bl	800765c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006230:	2180      	movs	r1, #128	; 0x80
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f001 fa12 	bl	800765c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006238:	e020      	b.n	800627c <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800623a:	6839      	ldr	r1, [r7, #0]
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 fc46 	bl	8006ace <USBD_CtlError>
              break;
 8006242:	e01b      	b.n	800627c <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	885b      	ldrh	r3, [r3, #2]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10e      	bne.n	800626a <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800624c:	7bbb      	ldrb	r3, [r7, #14]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00b      	beq.n	800626a <USBD_StdEPReq+0xce>
 8006252:	7bbb      	ldrb	r3, [r7, #14]
 8006254:	2b80      	cmp	r3, #128	; 0x80
 8006256:	d008      	beq.n	800626a <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	88db      	ldrh	r3, [r3, #6]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d104      	bne.n	800626a <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006260:	7bbb      	ldrb	r3, [r7, #14]
 8006262:	4619      	mov	r1, r3
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f001 f9f9 	bl	800765c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fcf8 	bl	8006c60 <USBD_CtlSendStatus>

              break;
 8006270:	e004      	b.n	800627c <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8006272:	6839      	ldr	r1, [r7, #0]
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 fc2a 	bl	8006ace <USBD_CtlError>
              break;
 800627a:	bf00      	nop
          }
          break;
 800627c:	e0e0      	b.n	8006440 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006284:	2b02      	cmp	r3, #2
 8006286:	d002      	beq.n	800628e <USBD_StdEPReq+0xf2>
 8006288:	2b03      	cmp	r3, #3
 800628a:	d015      	beq.n	80062b8 <USBD_StdEPReq+0x11c>
 800628c:	e026      	b.n	80062dc <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800628e:	7bbb      	ldrb	r3, [r7, #14]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00c      	beq.n	80062ae <USBD_StdEPReq+0x112>
 8006294:	7bbb      	ldrb	r3, [r7, #14]
 8006296:	2b80      	cmp	r3, #128	; 0x80
 8006298:	d009      	beq.n	80062ae <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800629a:	7bbb      	ldrb	r3, [r7, #14]
 800629c:	4619      	mov	r1, r3
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f001 f9dc 	bl	800765c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80062a4:	2180      	movs	r1, #128	; 0x80
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f001 f9d8 	bl	800765c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80062ac:	e01c      	b.n	80062e8 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80062ae:	6839      	ldr	r1, [r7, #0]
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fc0c 	bl	8006ace <USBD_CtlError>
              break;
 80062b6:	e017      	b.n	80062e8 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	885b      	ldrh	r3, [r3, #2]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d112      	bne.n	80062e6 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80062c0:	7bbb      	ldrb	r3, [r7, #14]
 80062c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d004      	beq.n	80062d4 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80062ca:	7bbb      	ldrb	r3, [r7, #14]
 80062cc:	4619      	mov	r1, r3
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f001 f9e3 	bl	800769a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 fcc3 	bl	8006c60 <USBD_CtlSendStatus>
              }
              break;
 80062da:	e004      	b.n	80062e6 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fbf5 	bl	8006ace <USBD_CtlError>
              break;
 80062e4:	e000      	b.n	80062e8 <USBD_StdEPReq+0x14c>
              break;
 80062e6:	bf00      	nop
          }
          break;
 80062e8:	e0aa      	b.n	8006440 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d002      	beq.n	80062fa <USBD_StdEPReq+0x15e>
 80062f4:	2b03      	cmp	r3, #3
 80062f6:	d032      	beq.n	800635e <USBD_StdEPReq+0x1c2>
 80062f8:	e097      	b.n	800642a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062fa:	7bbb      	ldrb	r3, [r7, #14]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d007      	beq.n	8006310 <USBD_StdEPReq+0x174>
 8006300:	7bbb      	ldrb	r3, [r7, #14]
 8006302:	2b80      	cmp	r3, #128	; 0x80
 8006304:	d004      	beq.n	8006310 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8006306:	6839      	ldr	r1, [r7, #0]
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 fbe0 	bl	8006ace <USBD_CtlError>
                break;
 800630e:	e091      	b.n	8006434 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006310:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006314:	2b00      	cmp	r3, #0
 8006316:	da0b      	bge.n	8006330 <USBD_StdEPReq+0x194>
 8006318:	7bbb      	ldrb	r3, [r7, #14]
 800631a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	3310      	adds	r3, #16
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	4413      	add	r3, r2
 800632c:	3304      	adds	r3, #4
 800632e:	e00b      	b.n	8006348 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006330:	7bbb      	ldrb	r3, [r7, #14]
 8006332:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006336:	4613      	mov	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4413      	add	r3, r2
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	4413      	add	r3, r2
 8006346:	3304      	adds	r3, #4
 8006348:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	2200      	movs	r2, #0
 800634e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2202      	movs	r2, #2
 8006354:	4619      	mov	r1, r3
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fc24 	bl	8006ba4 <USBD_CtlSendData>
              break;
 800635c:	e06a      	b.n	8006434 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800635e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006362:	2b00      	cmp	r3, #0
 8006364:	da11      	bge.n	800638a <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006366:	7bbb      	ldrb	r3, [r7, #14]
 8006368:	f003 020f 	and.w	r2, r3, #15
 800636c:	6879      	ldr	r1, [r7, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	440b      	add	r3, r1
 8006378:	3318      	adds	r3, #24
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d117      	bne.n	80063b0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006380:	6839      	ldr	r1, [r7, #0]
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fba3 	bl	8006ace <USBD_CtlError>
                  break;
 8006388:	e054      	b.n	8006434 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800638a:	7bbb      	ldrb	r3, [r7, #14]
 800638c:	f003 020f 	and.w	r2, r3, #15
 8006390:	6879      	ldr	r1, [r7, #4]
 8006392:	4613      	mov	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	4413      	add	r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	440b      	add	r3, r1
 800639c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d104      	bne.n	80063b0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80063a6:	6839      	ldr	r1, [r7, #0]
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fb90 	bl	8006ace <USBD_CtlError>
                  break;
 80063ae:	e041      	b.n	8006434 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	da0b      	bge.n	80063d0 <USBD_StdEPReq+0x234>
 80063b8:	7bbb      	ldrb	r3, [r7, #14]
 80063ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80063be:	4613      	mov	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4413      	add	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	3310      	adds	r3, #16
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	4413      	add	r3, r2
 80063cc:	3304      	adds	r3, #4
 80063ce:	e00b      	b.n	80063e8 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80063d0:	7bbb      	ldrb	r3, [r7, #14]
 80063d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063d6:	4613      	mov	r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4413      	add	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	4413      	add	r3, r2
 80063e6:	3304      	adds	r3, #4
 80063e8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80063ea:	7bbb      	ldrb	r3, [r7, #14]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d002      	beq.n	80063f6 <USBD_StdEPReq+0x25a>
 80063f0:	7bbb      	ldrb	r3, [r7, #14]
 80063f2:	2b80      	cmp	r3, #128	; 0x80
 80063f4:	d103      	bne.n	80063fe <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	e00e      	b.n	800641c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80063fe:	7bbb      	ldrb	r3, [r7, #14]
 8006400:	4619      	mov	r1, r3
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f001 f968 	bl	80076d8 <USBD_LL_IsStallEP>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	2201      	movs	r2, #1
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e002      	b.n	800641c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	2200      	movs	r2, #0
 800641a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	2202      	movs	r2, #2
 8006420:	4619      	mov	r1, r3
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fbbe 	bl	8006ba4 <USBD_CtlSendData>
              break;
 8006428:	e004      	b.n	8006434 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800642a:	6839      	ldr	r1, [r7, #0]
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 fb4e 	bl	8006ace <USBD_CtlError>
              break;
 8006432:	bf00      	nop
          }
          break;
 8006434:	e004      	b.n	8006440 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8006436:	6839      	ldr	r1, [r7, #0]
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 fb48 	bl	8006ace <USBD_CtlError>
          break;
 800643e:	bf00      	nop
      }
      break;
 8006440:	e004      	b.n	800644c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8006442:	6839      	ldr	r1, [r7, #0]
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 fb42 	bl	8006ace <USBD_CtlError>
      break;
 800644a:	bf00      	nop
  }

  return ret;
 800644c:	7bfb      	ldrb	r3, [r7, #15]
}
 800644e:	4618      	mov	r0, r3
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
	...

08006458 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006462:	2300      	movs	r3, #0
 8006464:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800646a:	2300      	movs	r3, #0
 800646c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	885b      	ldrh	r3, [r3, #2]
 8006472:	0a1b      	lsrs	r3, r3, #8
 8006474:	b29b      	uxth	r3, r3
 8006476:	3b01      	subs	r3, #1
 8006478:	2b0e      	cmp	r3, #14
 800647a:	f200 8152 	bhi.w	8006722 <USBD_GetDescriptor+0x2ca>
 800647e:	a201      	add	r2, pc, #4	; (adr r2, 8006484 <USBD_GetDescriptor+0x2c>)
 8006480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006484:	080064f5 	.word	0x080064f5
 8006488:	0800650d 	.word	0x0800650d
 800648c:	0800654d 	.word	0x0800654d
 8006490:	08006723 	.word	0x08006723
 8006494:	08006723 	.word	0x08006723
 8006498:	080066c3 	.word	0x080066c3
 800649c:	080066ef 	.word	0x080066ef
 80064a0:	08006723 	.word	0x08006723
 80064a4:	08006723 	.word	0x08006723
 80064a8:	08006723 	.word	0x08006723
 80064ac:	08006723 	.word	0x08006723
 80064b0:	08006723 	.word	0x08006723
 80064b4:	08006723 	.word	0x08006723
 80064b8:	08006723 	.word	0x08006723
 80064bc:	080064c1 	.word	0x080064c1
  {
#if (USBD_LPM_ENABLED == 1U)
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80064c6:	69db      	ldr	r3, [r3, #28]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00b      	beq.n	80064e4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80064d2:	69db      	ldr	r3, [r3, #28]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	7c12      	ldrb	r2, [r2, #16]
 80064d8:	f107 0108 	add.w	r1, r7, #8
 80064dc:	4610      	mov	r0, r2
 80064de:	4798      	blx	r3
 80064e0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80064e2:	e126      	b.n	8006732 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80064e4:	6839      	ldr	r1, [r7, #0]
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 faf1 	bl	8006ace <USBD_CtlError>
        err++;
 80064ec:	7afb      	ldrb	r3, [r7, #11]
 80064ee:	3301      	adds	r3, #1
 80064f0:	72fb      	strb	r3, [r7, #11]
      break;
 80064f2:	e11e      	b.n	8006732 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	7c12      	ldrb	r2, [r2, #16]
 8006500:	f107 0108 	add.w	r1, r7, #8
 8006504:	4610      	mov	r0, r2
 8006506:	4798      	blx	r3
 8006508:	60f8      	str	r0, [r7, #12]
      break;
 800650a:	e112      	b.n	8006732 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	7c1b      	ldrb	r3, [r3, #16]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10d      	bne.n	8006530 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800651a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651c:	f107 0208 	add.w	r2, r7, #8
 8006520:	4610      	mov	r0, r2
 8006522:	4798      	blx	r3
 8006524:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3301      	adds	r3, #1
 800652a:	2202      	movs	r2, #2
 800652c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800652e:	e100      	b.n	8006732 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006538:	f107 0208 	add.w	r2, r7, #8
 800653c:	4610      	mov	r0, r2
 800653e:	4798      	blx	r3
 8006540:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	3301      	adds	r3, #1
 8006546:	2202      	movs	r2, #2
 8006548:	701a      	strb	r2, [r3, #0]
      break;
 800654a:	e0f2      	b.n	8006732 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	885b      	ldrh	r3, [r3, #2]
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b05      	cmp	r3, #5
 8006554:	f200 80ac 	bhi.w	80066b0 <USBD_GetDescriptor+0x258>
 8006558:	a201      	add	r2, pc, #4	; (adr r2, 8006560 <USBD_GetDescriptor+0x108>)
 800655a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655e:	bf00      	nop
 8006560:	08006579 	.word	0x08006579
 8006564:	080065ad 	.word	0x080065ad
 8006568:	080065e1 	.word	0x080065e1
 800656c:	08006615 	.word	0x08006615
 8006570:	08006649 	.word	0x08006649
 8006574:	0800667d 	.word	0x0800667d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00b      	beq.n	800659c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	7c12      	ldrb	r2, [r2, #16]
 8006590:	f107 0108 	add.w	r1, r7, #8
 8006594:	4610      	mov	r0, r2
 8006596:	4798      	blx	r3
 8006598:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800659a:	e091      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800659c:	6839      	ldr	r1, [r7, #0]
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fa95 	bl	8006ace <USBD_CtlError>
            err++;
 80065a4:	7afb      	ldrb	r3, [r7, #11]
 80065a6:	3301      	adds	r3, #1
 80065a8:	72fb      	strb	r3, [r7, #11]
          break;
 80065aa:	e089      	b.n	80066c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00b      	beq.n	80065d0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	7c12      	ldrb	r2, [r2, #16]
 80065c4:	f107 0108 	add.w	r1, r7, #8
 80065c8:	4610      	mov	r0, r2
 80065ca:	4798      	blx	r3
 80065cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065ce:	e077      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065d0:	6839      	ldr	r1, [r7, #0]
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fa7b 	bl	8006ace <USBD_CtlError>
            err++;
 80065d8:	7afb      	ldrb	r3, [r7, #11]
 80065da:	3301      	adds	r3, #1
 80065dc:	72fb      	strb	r3, [r7, #11]
          break;
 80065de:	e06f      	b.n	80066c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00b      	beq.n	8006604 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	7c12      	ldrb	r2, [r2, #16]
 80065f8:	f107 0108 	add.w	r1, r7, #8
 80065fc:	4610      	mov	r0, r2
 80065fe:	4798      	blx	r3
 8006600:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006602:	e05d      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006604:	6839      	ldr	r1, [r7, #0]
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 fa61 	bl	8006ace <USBD_CtlError>
            err++;
 800660c:	7afb      	ldrb	r3, [r7, #11]
 800660e:	3301      	adds	r3, #1
 8006610:	72fb      	strb	r3, [r7, #11]
          break;
 8006612:	e055      	b.n	80066c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00b      	beq.n	8006638 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	7c12      	ldrb	r2, [r2, #16]
 800662c:	f107 0108 	add.w	r1, r7, #8
 8006630:	4610      	mov	r0, r2
 8006632:	4798      	blx	r3
 8006634:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006636:	e043      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006638:	6839      	ldr	r1, [r7, #0]
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fa47 	bl	8006ace <USBD_CtlError>
            err++;
 8006640:	7afb      	ldrb	r3, [r7, #11]
 8006642:	3301      	adds	r3, #1
 8006644:	72fb      	strb	r3, [r7, #11]
          break;
 8006646:	e03b      	b.n	80066c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00b      	beq.n	800666c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	7c12      	ldrb	r2, [r2, #16]
 8006660:	f107 0108 	add.w	r1, r7, #8
 8006664:	4610      	mov	r0, r2
 8006666:	4798      	blx	r3
 8006668:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800666a:	e029      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800666c:	6839      	ldr	r1, [r7, #0]
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fa2d 	bl	8006ace <USBD_CtlError>
            err++;
 8006674:	7afb      	ldrb	r3, [r7, #11]
 8006676:	3301      	adds	r3, #1
 8006678:	72fb      	strb	r3, [r7, #11]
          break;
 800667a:	e021      	b.n	80066c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00b      	beq.n	80066a0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	7c12      	ldrb	r2, [r2, #16]
 8006694:	f107 0108 	add.w	r1, r7, #8
 8006698:	4610      	mov	r0, r2
 800669a:	4798      	blx	r3
 800669c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800669e:	e00f      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80066a0:	6839      	ldr	r1, [r7, #0]
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 fa13 	bl	8006ace <USBD_CtlError>
            err++;
 80066a8:	7afb      	ldrb	r3, [r7, #11]
 80066aa:	3301      	adds	r3, #1
 80066ac:	72fb      	strb	r3, [r7, #11]
          break;
 80066ae:	e007      	b.n	80066c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80066b0:	6839      	ldr	r1, [r7, #0]
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 fa0b 	bl	8006ace <USBD_CtlError>
          err++;
 80066b8:	7afb      	ldrb	r3, [r7, #11]
 80066ba:	3301      	adds	r3, #1
 80066bc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80066be:	e038      	b.n	8006732 <USBD_GetDescriptor+0x2da>
 80066c0:	e037      	b.n	8006732 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	7c1b      	ldrb	r3, [r3, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d109      	bne.n	80066de <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066d2:	f107 0208 	add.w	r2, r7, #8
 80066d6:	4610      	mov	r0, r2
 80066d8:	4798      	blx	r3
 80066da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066dc:	e029      	b.n	8006732 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 f9f4 	bl	8006ace <USBD_CtlError>
        err++;
 80066e6:	7afb      	ldrb	r3, [r7, #11]
 80066e8:	3301      	adds	r3, #1
 80066ea:	72fb      	strb	r3, [r7, #11]
      break;
 80066ec:	e021      	b.n	8006732 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	7c1b      	ldrb	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10d      	bne.n	8006712 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fe:	f107 0208 	add.w	r2, r7, #8
 8006702:	4610      	mov	r0, r2
 8006704:	4798      	blx	r3
 8006706:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	3301      	adds	r3, #1
 800670c:	2207      	movs	r2, #7
 800670e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006710:	e00f      	b.n	8006732 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006712:	6839      	ldr	r1, [r7, #0]
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 f9da 	bl	8006ace <USBD_CtlError>
        err++;
 800671a:	7afb      	ldrb	r3, [r7, #11]
 800671c:	3301      	adds	r3, #1
 800671e:	72fb      	strb	r3, [r7, #11]
      break;
 8006720:	e007      	b.n	8006732 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006722:	6839      	ldr	r1, [r7, #0]
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 f9d2 	bl	8006ace <USBD_CtlError>
      err++;
 800672a:	7afb      	ldrb	r3, [r7, #11]
 800672c:	3301      	adds	r3, #1
 800672e:	72fb      	strb	r3, [r7, #11]
      break;
 8006730:	bf00      	nop
  }

  if (err != 0U)
 8006732:	7afb      	ldrb	r3, [r7, #11]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d11c      	bne.n	8006772 <USBD_GetDescriptor+0x31a>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006738:	893b      	ldrh	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d011      	beq.n	8006762 <USBD_GetDescriptor+0x30a>
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	88db      	ldrh	r3, [r3, #6]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00d      	beq.n	8006762 <USBD_GetDescriptor+0x30a>
    {
      len = MIN(len, req->wLength);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	88da      	ldrh	r2, [r3, #6]
 800674a:	893b      	ldrh	r3, [r7, #8]
 800674c:	4293      	cmp	r3, r2
 800674e:	bf28      	it	cs
 8006750:	4613      	movcs	r3, r2
 8006752:	b29b      	uxth	r3, r3
 8006754:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006756:	893b      	ldrh	r3, [r7, #8]
 8006758:	461a      	mov	r2, r3
 800675a:	68f9      	ldr	r1, [r7, #12]
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fa21 	bl	8006ba4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	88db      	ldrh	r3, [r3, #6]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d104      	bne.n	8006774 <USBD_GetDescriptor+0x31c>
    {
      (void)USBD_CtlSendStatus(pdev);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fa78 	bl	8006c60 <USBD_CtlSendStatus>
 8006770:	e000      	b.n	8006774 <USBD_GetDescriptor+0x31c>
    return;
 8006772:	bf00      	nop
    }
  }
}
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop

0800677c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	889b      	ldrh	r3, [r3, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d130      	bne.n	80067f0 <USBD_SetAddress+0x74>
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	88db      	ldrh	r3, [r3, #6]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d12c      	bne.n	80067f0 <USBD_SetAddress+0x74>
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	885b      	ldrh	r3, [r3, #2]
 800679a:	2b7f      	cmp	r3, #127	; 0x7f
 800679c:	d828      	bhi.n	80067f0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	885b      	ldrh	r3, [r3, #2]
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d104      	bne.n	80067be <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80067b4:	6839      	ldr	r1, [r7, #0]
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 f989 	bl	8006ace <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067bc:	e01c      	b.n	80067f8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	7bfa      	ldrb	r2, [r7, #15]
 80067c2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
 80067c8:	4619      	mov	r1, r3
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 ffaa 	bl	8007724 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fa45 	bl	8006c60 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d004      	beq.n	80067e6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067e4:	e008      	b.n	80067f8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ee:	e003      	b.n	80067f8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80067f0:	6839      	ldr	r1, [r7, #0]
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f96b 	bl	8006ace <USBD_CtlError>
  }
}
 80067f8:	bf00      	nop
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	885b      	ldrh	r3, [r3, #2]
 800680e:	b2da      	uxtb	r2, r3
 8006810:	4b41      	ldr	r3, [pc, #260]	; (8006918 <USBD_SetConfig+0x118>)
 8006812:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006814:	4b40      	ldr	r3, [pc, #256]	; (8006918 <USBD_SetConfig+0x118>)
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d904      	bls.n	8006826 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800681c:	6839      	ldr	r1, [r7, #0]
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f955 	bl	8006ace <USBD_CtlError>
 8006824:	e075      	b.n	8006912 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800682c:	2b02      	cmp	r3, #2
 800682e:	d002      	beq.n	8006836 <USBD_SetConfig+0x36>
 8006830:	2b03      	cmp	r3, #3
 8006832:	d023      	beq.n	800687c <USBD_SetConfig+0x7c>
 8006834:	e062      	b.n	80068fc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006836:	4b38      	ldr	r3, [pc, #224]	; (8006918 <USBD_SetConfig+0x118>)
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d01a      	beq.n	8006874 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800683e:	4b36      	ldr	r3, [pc, #216]	; (8006918 <USBD_SetConfig+0x118>)
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	461a      	mov	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2203      	movs	r2, #3
 800684c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006850:	4b31      	ldr	r3, [pc, #196]	; (8006918 <USBD_SetConfig+0x118>)
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	4619      	mov	r1, r3
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7ff f9c6 	bl	8005be8 <USBD_SetClassConfig>
 800685c:	4603      	mov	r3, r0
 800685e:	2b02      	cmp	r3, #2
 8006860:	d104      	bne.n	800686c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006862:	6839      	ldr	r1, [r7, #0]
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 f932 	bl	8006ace <USBD_CtlError>
            return;
 800686a:	e052      	b.n	8006912 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f9f7 	bl	8006c60 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006872:	e04e      	b.n	8006912 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 f9f3 	bl	8006c60 <USBD_CtlSendStatus>
        break;
 800687a:	e04a      	b.n	8006912 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800687c:	4b26      	ldr	r3, [pc, #152]	; (8006918 <USBD_SetConfig+0x118>)
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d112      	bne.n	80068aa <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800688c:	4b22      	ldr	r3, [pc, #136]	; (8006918 <USBD_SetConfig+0x118>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006896:	4b20      	ldr	r3, [pc, #128]	; (8006918 <USBD_SetConfig+0x118>)
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff f9c2 	bl	8005c26 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 f9dc 	bl	8006c60 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80068a8:	e033      	b.n	8006912 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80068aa:	4b1b      	ldr	r3, [pc, #108]	; (8006918 <USBD_SetConfig+0x118>)
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	461a      	mov	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d01d      	beq.n	80068f4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	4619      	mov	r1, r3
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7ff f9b0 	bl	8005c26 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80068c6:	4b14      	ldr	r3, [pc, #80]	; (8006918 <USBD_SetConfig+0x118>)
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80068d0:	4b11      	ldr	r3, [pc, #68]	; (8006918 <USBD_SetConfig+0x118>)
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	4619      	mov	r1, r3
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7ff f986 	bl	8005be8 <USBD_SetClassConfig>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d104      	bne.n	80068ec <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80068e2:	6839      	ldr	r1, [r7, #0]
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f8f2 	bl	8006ace <USBD_CtlError>
            return;
 80068ea:	e012      	b.n	8006912 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f9b7 	bl	8006c60 <USBD_CtlSendStatus>
        break;
 80068f2:	e00e      	b.n	8006912 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f9b3 	bl	8006c60 <USBD_CtlSendStatus>
        break;
 80068fa:	e00a      	b.n	8006912 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80068fc:	6839      	ldr	r1, [r7, #0]
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f8e5 	bl	8006ace <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006904:	4b04      	ldr	r3, [pc, #16]	; (8006918 <USBD_SetConfig+0x118>)
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7ff f98b 	bl	8005c26 <USBD_ClrClassConfig>
        break;
 8006910:	bf00      	nop
    }
  }
}
 8006912:	3708      	adds	r7, #8
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	20000474 	.word	0x20000474

0800691c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b082      	sub	sp, #8
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	88db      	ldrh	r3, [r3, #6]
 800692a:	2b01      	cmp	r3, #1
 800692c:	d004      	beq.n	8006938 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800692e:	6839      	ldr	r1, [r7, #0]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f8cc 	bl	8006ace <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006936:	e021      	b.n	800697c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800693e:	2b01      	cmp	r3, #1
 8006940:	db17      	blt.n	8006972 <USBD_GetConfig+0x56>
 8006942:	2b02      	cmp	r3, #2
 8006944:	dd02      	ble.n	800694c <USBD_GetConfig+0x30>
 8006946:	2b03      	cmp	r3, #3
 8006948:	d00b      	beq.n	8006962 <USBD_GetConfig+0x46>
 800694a:	e012      	b.n	8006972 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	3308      	adds	r3, #8
 8006956:	2201      	movs	r2, #1
 8006958:	4619      	mov	r1, r3
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f922 	bl	8006ba4 <USBD_CtlSendData>
        break;
 8006960:	e00c      	b.n	800697c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3304      	adds	r3, #4
 8006966:	2201      	movs	r2, #1
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f91a 	bl	8006ba4 <USBD_CtlSendData>
        break;
 8006970:	e004      	b.n	800697c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006972:	6839      	ldr	r1, [r7, #0]
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 f8aa 	bl	8006ace <USBD_CtlError>
        break;
 800697a:	bf00      	nop
}
 800697c:	bf00      	nop
 800697e:	3708      	adds	r7, #8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006994:	3b01      	subs	r3, #1
 8006996:	2b02      	cmp	r3, #2
 8006998:	d81e      	bhi.n	80069d8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	88db      	ldrh	r3, [r3, #6]
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d004      	beq.n	80069ac <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80069a2:	6839      	ldr	r1, [r7, #0]
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f892 	bl	8006ace <USBD_CtlError>
        break;
 80069aa:	e01a      	b.n	80069e2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d005      	beq.n	80069c8 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f043 0202 	orr.w	r2, r3, #2
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	330c      	adds	r3, #12
 80069cc:	2202      	movs	r2, #2
 80069ce:	4619      	mov	r1, r3
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 f8e7 	bl	8006ba4 <USBD_CtlSendData>
      break;
 80069d6:	e004      	b.n	80069e2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80069d8:	6839      	ldr	r1, [r7, #0]
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f877 	bl	8006ace <USBD_CtlError>
      break;
 80069e0:	bf00      	nop
  }
}
 80069e2:	bf00      	nop
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b082      	sub	sp, #8
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	885b      	ldrh	r3, [r3, #2]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d106      	bne.n	8006a0a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f92b 	bl	8006c60 <USBD_CtlSendStatus>
  }
}
 8006a0a:	bf00      	nop
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a22:	3b01      	subs	r3, #1
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d80b      	bhi.n	8006a40 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	885b      	ldrh	r3, [r3, #2]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d10c      	bne.n	8006a4a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f911 	bl	8006c60 <USBD_CtlSendStatus>
      }
      break;
 8006a3e:	e004      	b.n	8006a4a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006a40:	6839      	ldr	r1, [r7, #0]
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f843 	bl	8006ace <USBD_CtlError>
      break;
 8006a48:	e000      	b.n	8006a4c <USBD_ClrFeature+0x3a>
      break;
 8006a4a:	bf00      	nop
  }
}
 8006a4c:	bf00      	nop
 8006a4e:	3708      	adds	r7, #8
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	781a      	ldrb	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	785a      	ldrb	r2, [r3, #1]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	3302      	adds	r3, #2
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	3303      	adds	r3, #3
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	021b      	lsls	r3, r3, #8
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	4413      	add	r3, r2
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	3305      	adds	r3, #5
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	4413      	add	r3, r2
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	3306      	adds	r3, #6
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	3307      	adds	r3, #7
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	021b      	lsls	r3, r3, #8
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	4413      	add	r3, r2
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	80da      	strh	r2, [r3, #6]

}
 8006ac2:	bf00      	nop
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b082      	sub	sp, #8
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
 8006ad6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8006ad8:	2180      	movs	r1, #128	; 0x80
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fdbe 	bl	800765c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fdba 	bl	800765c <USBD_LL_StallEP>
}
 8006ae8:	bf00      	nop
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006afc:	2300      	movs	r3, #0
 8006afe:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d032      	beq.n	8006b6c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f000 f834 	bl	8006b74 <USBD_GetLen>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	3301      	adds	r3, #1
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006b1a:	7dfb      	ldrb	r3, [r7, #23]
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	75fa      	strb	r2, [r7, #23]
 8006b20:	461a      	mov	r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	4413      	add	r3, r2
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	7812      	ldrb	r2, [r2, #0]
 8006b2a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006b2c:	7dfb      	ldrb	r3, [r7, #23]
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	75fa      	strb	r2, [r7, #23]
 8006b32:	461a      	mov	r2, r3
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	4413      	add	r3, r2
 8006b38:	2203      	movs	r2, #3
 8006b3a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8006b3c:	e012      	b.n	8006b64 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	1c5a      	adds	r2, r3, #1
 8006b42:	60fa      	str	r2, [r7, #12]
 8006b44:	7dfa      	ldrb	r2, [r7, #23]
 8006b46:	1c51      	adds	r1, r2, #1
 8006b48:	75f9      	strb	r1, [r7, #23]
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	440a      	add	r2, r1
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8006b54:	7dfb      	ldrb	r3, [r7, #23]
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	75fa      	strb	r2, [r7, #23]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	4413      	add	r3, r2
 8006b60:	2200      	movs	r2, #0
 8006b62:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e8      	bne.n	8006b3e <USBD_GetString+0x4e>
    }
  }
}
 8006b6c:	bf00      	nop
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8006b80:	e005      	b.n	8006b8e <USBD_GetLen+0x1a>
  {
    len++;
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
 8006b84:	3301      	adds	r3, #1
 8006b86:	73fb      	strb	r3, [r7, #15]
    buf++;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1f5      	bne.n	8006b82 <USBD_GetLen+0xe>
  }

  return len;
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006bba:	88fa      	ldrh	r2, [r7, #6]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8006bc0:	88fa      	ldrh	r2, [r7, #6]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006bc6:	88fb      	ldrh	r3, [r7, #6]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	2100      	movs	r1, #0
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f000 fdc8 	bl	8007762 <USBD_LL_Transmit>

  return USBD_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	4613      	mov	r3, r2
 8006be8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006bea:	88fb      	ldrh	r3, [r7, #6]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	2100      	movs	r1, #0
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f000 fdb6 	bl	8007762 <USBD_LL_Transmit>

  return USBD_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2203      	movs	r2, #3
 8006c12:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006c16:	88fa      	ldrh	r2, [r7, #6]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8006c1e:	88fa      	ldrh	r2, [r7, #6]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c26:	88fb      	ldrh	r3, [r7, #6]
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 fdbb 	bl	80077a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	4613      	mov	r3, r2
 8006c48:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c4a:	88fb      	ldrh	r3, [r7, #6]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	2100      	movs	r1, #0
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 fda9 	bl	80077a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3710      	adds	r7, #16
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2204      	movs	r2, #4
 8006c6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006c70:	2300      	movs	r3, #0
 8006c72:	2200      	movs	r2, #0
 8006c74:	2100      	movs	r1, #0
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 fd73 	bl	8007762 <USBD_LL_Transmit>

  return USBD_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3708      	adds	r7, #8
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}

08006c86 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006c86:	b580      	push	{r7, lr}
 8006c88:	b082      	sub	sp, #8
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2205      	movs	r2, #5
 8006c92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c96:	2300      	movs	r3, #0
 8006c98:	2200      	movs	r2, #0
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 fd83 	bl	80077a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */
  
  /* USER CODE END USB_Device_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	4912      	ldr	r1, [pc, #72]	; (8006cfc <MX_USB_Device_Init+0x50>)
 8006cb4:	4812      	ldr	r0, [pc, #72]	; (8006d00 <MX_USB_Device_Init+0x54>)
 8006cb6:	f7fe ff3b 	bl	8005b30 <USBD_Init>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d001      	beq.n	8006cc4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8006cc0:	f7fa fb95 	bl	80013ee <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8006cc4:	490f      	ldr	r1, [pc, #60]	; (8006d04 <MX_USB_Device_Init+0x58>)
 8006cc6:	480e      	ldr	r0, [pc, #56]	; (8006d00 <MX_USB_Device_Init+0x54>)
 8006cc8:	f7fe ff5d 	bl	8005b86 <USBD_RegisterClass>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d001      	beq.n	8006cd6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8006cd2:	f7fa fb8c 	bl	80013ee <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8006cd6:	490c      	ldr	r1, [pc, #48]	; (8006d08 <MX_USB_Device_Init+0x5c>)
 8006cd8:	4809      	ldr	r0, [pc, #36]	; (8006d00 <MX_USB_Device_Init+0x54>)
 8006cda:	f7fe fe8b 	bl	80059f4 <USBD_CDC_RegisterInterface>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d001      	beq.n	8006ce8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8006ce4:	f7fa fb83 	bl	80013ee <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8006ce8:	4805      	ldr	r0, [pc, #20]	; (8006d00 <MX_USB_Device_Init+0x54>)
 8006cea:	f7fe ff66 	bl	8005bba <USBD_Start>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8006cf4:	f7fa fb7b 	bl	80013ee <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */
  
  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8006cf8:	bf00      	nop
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	20000224 	.word	0x20000224
 8006d00:	200007d0 	.word	0x200007d0
 8006d04:	20000038 	.word	0x20000038
 8006d08:	20000214 	.word	0x20000214

08006d0c <LL_TIM_EnableCounter>:
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f043 0201 	orr.w	r2, r3, #1
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	601a      	str	r2, [r3, #0]
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <LL_TIM_ClearFlag_UPDATE>:
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f06f 0201 	mvn.w	r2, #1
 8006d3a:	611a      	str	r2, [r3, #16]
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	4905      	ldr	r1, [pc, #20]	; (8006d64 <CDC_Init_FS+0x1c>)
 8006d50:	4805      	ldr	r0, [pc, #20]	; (8006d68 <CDC_Init_FS+0x20>)
 8006d52:	f7fe fe66 	bl	8005a22 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006d56:	4905      	ldr	r1, [pc, #20]	; (8006d6c <CDC_Init_FS+0x24>)
 8006d58:	4803      	ldr	r0, [pc, #12]	; (8006d68 <CDC_Init_FS+0x20>)
 8006d5a:	f7fe fe7c 	bl	8005a56 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8006d5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	20000f48 	.word	0x20000f48
 8006d68:	200007d0 	.word	0x200007d0
 8006d6c:	20000b60 	.word	0x20000b60

08006d70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006d70:	b480      	push	{r7}
 8006d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8006d74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	4603      	mov	r3, r0
 8006d88:	6039      	str	r1, [r7, #0]
 8006d8a:	71fb      	strb	r3, [r7, #7]
 8006d8c:	4613      	mov	r3, r2
 8006d8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8006d90:	79fb      	ldrb	r3, [r7, #7]
 8006d92:	2b23      	cmp	r3, #35	; 0x23
 8006d94:	d84a      	bhi.n	8006e2c <CDC_Control_FS+0xac>
 8006d96:	a201      	add	r2, pc, #4	; (adr r2, 8006d9c <CDC_Control_FS+0x1c>)
 8006d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9c:	08006e2d 	.word	0x08006e2d
 8006da0:	08006e2d 	.word	0x08006e2d
 8006da4:	08006e2d 	.word	0x08006e2d
 8006da8:	08006e2d 	.word	0x08006e2d
 8006dac:	08006e2d 	.word	0x08006e2d
 8006db0:	08006e2d 	.word	0x08006e2d
 8006db4:	08006e2d 	.word	0x08006e2d
 8006db8:	08006e2d 	.word	0x08006e2d
 8006dbc:	08006e2d 	.word	0x08006e2d
 8006dc0:	08006e2d 	.word	0x08006e2d
 8006dc4:	08006e2d 	.word	0x08006e2d
 8006dc8:	08006e2d 	.word	0x08006e2d
 8006dcc:	08006e2d 	.word	0x08006e2d
 8006dd0:	08006e2d 	.word	0x08006e2d
 8006dd4:	08006e2d 	.word	0x08006e2d
 8006dd8:	08006e2d 	.word	0x08006e2d
 8006ddc:	08006e2d 	.word	0x08006e2d
 8006de0:	08006e2d 	.word	0x08006e2d
 8006de4:	08006e2d 	.word	0x08006e2d
 8006de8:	08006e2d 	.word	0x08006e2d
 8006dec:	08006e2d 	.word	0x08006e2d
 8006df0:	08006e2d 	.word	0x08006e2d
 8006df4:	08006e2d 	.word	0x08006e2d
 8006df8:	08006e2d 	.word	0x08006e2d
 8006dfc:	08006e2d 	.word	0x08006e2d
 8006e00:	08006e2d 	.word	0x08006e2d
 8006e04:	08006e2d 	.word	0x08006e2d
 8006e08:	08006e2d 	.word	0x08006e2d
 8006e0c:	08006e2d 	.word	0x08006e2d
 8006e10:	08006e2d 	.word	0x08006e2d
 8006e14:	08006e2d 	.word	0x08006e2d
 8006e18:	08006e2d 	.word	0x08006e2d
 8006e1c:	08006e2d 	.word	0x08006e2d
 8006e20:	08006e2d 	.word	0x08006e2d
 8006e24:	08006e2d 	.word	0x08006e2d
 8006e28:	08006e2d 	.word	0x08006e2d
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8006e2c:	bf00      	nop
	}

	return (USBD_OK);
 8006e2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006e46:	6879      	ldr	r1, [r7, #4]
 8006e48:	4886      	ldr	r0, [pc, #536]	; (8007064 <CDC_Receive_FS+0x228>)
 8006e4a:	f7fe fe04 	bl	8005a56 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006e4e:	4885      	ldr	r0, [pc, #532]	; (8007064 <CDC_Receive_FS+0x228>)
 8006e50:	f7fe fe44 	bl	8005adc <USBD_CDC_ReceivePacket>

	if (xFlag == 0)
 8006e54:	4b84      	ldr	r3, [pc, #528]	; (8007068 <CDC_Receive_FS+0x22c>)
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f040 80be 	bne.w	8006fda <CDC_Receive_FS+0x19e>
	{
		//CDC_Transmit_FS(Buf,*Len);
		switch (Buf[0])
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	3b46      	subs	r3, #70	; 0x46
 8006e64:	2b31      	cmp	r3, #49	; 0x31
 8006e66:	f200 80ae 	bhi.w	8006fc6 <CDC_Receive_FS+0x18a>
 8006e6a:	a201      	add	r2, pc, #4	; (adr r2, 8006e70 <CDC_Receive_FS+0x34>)
 8006e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e70:	08006f73 	.word	0x08006f73
 8006e74:	08006fc7 	.word	0x08006fc7
 8006e78:	08006fc7 	.word	0x08006fc7
 8006e7c:	08006fc7 	.word	0x08006fc7
 8006e80:	08006fc7 	.word	0x08006fc7
 8006e84:	08006fc7 	.word	0x08006fc7
 8006e88:	08006fc7 	.word	0x08006fc7
 8006e8c:	08006fc7 	.word	0x08006fc7
 8006e90:	08006fc7 	.word	0x08006fc7
 8006e94:	08006fc7 	.word	0x08006fc7
 8006e98:	08006fc7 	.word	0x08006fc7
 8006e9c:	08006fc7 	.word	0x08006fc7
 8006ea0:	08006f9b 	.word	0x08006f9b
 8006ea4:	08006f93 	.word	0x08006f93
 8006ea8:	08006fb7 	.word	0x08006fb7
 8006eac:	08006fc7 	.word	0x08006fc7
 8006eb0:	08006fc7 	.word	0x08006fc7
 8006eb4:	08006fc7 	.word	0x08006fc7
 8006eb8:	08006fc7 	.word	0x08006fc7
 8006ebc:	08006fc7 	.word	0x08006fc7
 8006ec0:	08006fc7 	.word	0x08006fc7
 8006ec4:	08006fc7 	.word	0x08006fc7
 8006ec8:	08006fc7 	.word	0x08006fc7
 8006ecc:	08006fc7 	.word	0x08006fc7
 8006ed0:	08006fc7 	.word	0x08006fc7
 8006ed4:	08006fc7 	.word	0x08006fc7
 8006ed8:	08006fc7 	.word	0x08006fc7
 8006edc:	08006fc7 	.word	0x08006fc7
 8006ee0:	08006fc7 	.word	0x08006fc7
 8006ee4:	08006fc7 	.word	0x08006fc7
 8006ee8:	08006f63 	.word	0x08006f63
 8006eec:	08006fc7 	.word	0x08006fc7
 8006ef0:	08006f73 	.word	0x08006f73
 8006ef4:	08006fc7 	.word	0x08006fc7
 8006ef8:	08006f39 	.word	0x08006f39
 8006efc:	08006fc7 	.word	0x08006fc7
 8006f00:	08006fc7 	.word	0x08006fc7
 8006f04:	08006fc7 	.word	0x08006fc7
 8006f08:	08006f5b 	.word	0x08006f5b
 8006f0c:	08006fc7 	.word	0x08006fc7
 8006f10:	08006fc7 	.word	0x08006fc7
 8006f14:	08006fc7 	.word	0x08006fc7
 8006f18:	08006fc7 	.word	0x08006fc7
 8006f1c:	08006fc7 	.word	0x08006fc7
 8006f20:	08006f9b 	.word	0x08006f9b
 8006f24:	08006f93 	.word	0x08006f93
 8006f28:	08006fb7 	.word	0x08006fb7
 8006f2c:	08006f6b 	.word	0x08006f6b
 8006f30:	08006fc7 	.word	0x08006fc7
 8006f34:	08006f53 	.word	0x08006f53
		{
		case 'h':
			CDC_Transmit_FS((uint8_t*)helpStr, strlen(helpStr));
 8006f38:	484c      	ldr	r0, [pc, #304]	; (800706c <CDC_Receive_FS+0x230>)
 8006f3a:	f7f9 f971 	bl	8000220 <strlen>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	4619      	mov	r1, r3
 8006f44:	4849      	ldr	r0, [pc, #292]	; (800706c <CDC_Receive_FS+0x230>)
 8006f46:	f000 f8a9 	bl	800709c <CDC_Transmit_FS>
			bufptr=rxbuf;
 8006f4a:	4b49      	ldr	r3, [pc, #292]	; (8007070 <CDC_Receive_FS+0x234>)
 8006f4c:	4a49      	ldr	r2, [pc, #292]	; (8007074 <CDC_Receive_FS+0x238>)
 8006f4e:	601a      	str	r2, [r3, #0]
			break;
 8006f50:	e083      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'w':
			xFlag = 1;
 8006f52:	4b45      	ldr	r3, [pc, #276]	; (8007068 <CDC_Receive_FS+0x22c>)
 8006f54:	2201      	movs	r2, #1
 8006f56:	701a      	strb	r2, [r3, #0]
			break;
 8006f58:	e07f      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'l':
			xFlag = 2;
 8006f5a:	4b43      	ldr	r3, [pc, #268]	; (8007068 <CDC_Receive_FS+0x22c>)
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	701a      	strb	r2, [r3, #0]
			break;
 8006f60:	e07b      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'd':
			xFlag = 3;
 8006f62:	4b41      	ldr	r3, [pc, #260]	; (8007068 <CDC_Receive_FS+0x22c>)
 8006f64:	2203      	movs	r2, #3
 8006f66:	701a      	strb	r2, [r3, #0]
			break;
 8006f68:	e077      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'u':
			xFlag = 4;
 8006f6a:	4b3f      	ldr	r3, [pc, #252]	; (8007068 <CDC_Receive_FS+0x22c>)
 8006f6c:	2204      	movs	r2, #4
 8006f6e:	701a      	strb	r2, [r3, #0]
			break;
 8006f70:	e073      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'F':
		case 'f':
			//    .
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8006f72:	2201      	movs	r2, #1
 8006f74:	2101      	movs	r1, #1
 8006f76:	4840      	ldr	r0, [pc, #256]	; (8007078 <CDC_Receive_FS+0x23c>)
 8006f78:	f7fb fa0a 	bl	8002390 <HAL_GPIO_WritePin>
			LL_TIM_ClearFlag_UPDATE(TIM3);
 8006f7c:	483f      	ldr	r0, [pc, #252]	; (800707c <CDC_Receive_FS+0x240>)
 8006f7e:	f7ff fed5 	bl	8006d2c <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8006f82:	483e      	ldr	r0, [pc, #248]	; (800707c <CDC_Receive_FS+0x240>)
 8006f84:	f7ff fec2 	bl	8006d0c <LL_TIM_EnableCounter>
			CDC_Transmit_FS((uint8_t*)"Manual shot Triggered!\r\n", 24);
 8006f88:	2118      	movs	r1, #24
 8006f8a:	483d      	ldr	r0, [pc, #244]	; (8007080 <CDC_Receive_FS+0x244>)
 8006f8c:	f000 f886 	bl	800709c <CDC_Transmit_FS>
			break;
 8006f90:	e063      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'S':
		case 's':
			xFlag = 5;
 8006f92:	4b35      	ldr	r3, [pc, #212]	; (8007068 <CDC_Receive_FS+0x22c>)
 8006f94:	2205      	movs	r2, #5
 8006f96:	701a      	strb	r2, [r3, #0]
			break;
 8006f98:	e05f      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'R':
		case 'r':
			A_PLS_CNT=0;
 8006f9a:	4b3a      	ldr	r3, [pc, #232]	; (8007084 <CDC_Receive_FS+0x248>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	601a      	str	r2, [r3, #0]
			B_PLS_CNT=0;
 8006fa0:	4b39      	ldr	r3, [pc, #228]	; (8007088 <CDC_Receive_FS+0x24c>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]
			bFlag=1;
 8006fa6:	4b39      	ldr	r3, [pc, #228]	; (800708c <CDC_Receive_FS+0x250>)
 8006fa8:	2201      	movs	r2, #1
 8006faa:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*)"AutoTrigger started!\r\n", 22);
 8006fac:	2116      	movs	r1, #22
 8006fae:	4838      	ldr	r0, [pc, #224]	; (8007090 <CDC_Receive_FS+0x254>)
 8006fb0:	f000 f874 	bl	800709c <CDC_Transmit_FS>
			break;
 8006fb4:	e051      	b.n	800705a <CDC_Receive_FS+0x21e>
		case 'T':
		case 't':
			bFlag=0;
 8006fb6:	4b35      	ldr	r3, [pc, #212]	; (800708c <CDC_Receive_FS+0x250>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*)"AutoTrigger stopped!\r\n", 22);
 8006fbc:	2116      	movs	r1, #22
 8006fbe:	4835      	ldr	r0, [pc, #212]	; (8007094 <CDC_Receive_FS+0x258>)
 8006fc0:	f000 f86c 	bl	800709c <CDC_Transmit_FS>
			break;
 8006fc4:	e049      	b.n	800705a <CDC_Receive_FS+0x21e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
			LL_TIM_ClearFlag_UPDATE(TIM3);
			LL_TIM_EnableCounter(TIM3);
			break;
		default:
			CDC_Transmit_FS((uint8_t*)helpStr, strlen(helpStr));
 8006fc6:	4829      	ldr	r0, [pc, #164]	; (800706c <CDC_Receive_FS+0x230>)
 8006fc8:	f7f9 f92a 	bl	8000220 <strlen>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	4826      	ldr	r0, [pc, #152]	; (800706c <CDC_Receive_FS+0x230>)
 8006fd4:	f000 f862 	bl	800709c <CDC_Transmit_FS>
 8006fd8:	e03f      	b.n	800705a <CDC_Receive_FS+0x21e>
		}
	}
	else
	{
		for(uint16_t i=0;i<*Len;i++)
 8006fda:	2300      	movs	r3, #0
 8006fdc:	81fb      	strh	r3, [r7, #14]
 8006fde:	e037      	b.n	8007050 <CDC_Receive_FS+0x214>
		{
			*bufptr=Buf[i];
 8006fe0:	89fb      	ldrh	r3, [r7, #14]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	441a      	add	r2, r3
 8006fe6:	4b22      	ldr	r3, [pc, #136]	; (8007070 <CDC_Receive_FS+0x234>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	7812      	ldrb	r2, [r2, #0]
 8006fec:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*)bufptr, 1);
 8006fee:	4b20      	ldr	r3, [pc, #128]	; (8007070 <CDC_Receive_FS+0x234>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2101      	movs	r1, #1
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 f851 	bl	800709c <CDC_Transmit_FS>
			bufptr++;
 8006ffa:	4b1d      	ldr	r3, [pc, #116]	; (8007070 <CDC_Receive_FS+0x234>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3301      	adds	r3, #1
 8007000:	4a1b      	ldr	r2, [pc, #108]	; (8007070 <CDC_Receive_FS+0x234>)
 8007002:	6013      	str	r3, [r2, #0]
			if(Buf[i]=='\r'||Buf[i]=='\n')
 8007004:	89fb      	ldrh	r3, [r7, #14]
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	4413      	add	r3, r2
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	2b0d      	cmp	r3, #13
 800700e:	d005      	beq.n	800701c <CDC_Receive_FS+0x1e0>
 8007010:	89fb      	ldrh	r3, [r7, #14]
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	4413      	add	r3, r2
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	2b0a      	cmp	r3, #10
 800701a:	d106      	bne.n	800702a <CDC_Receive_FS+0x1ee>
			{
				lineFlag=1;
 800701c:	4b1e      	ldr	r3, [pc, #120]	; (8007098 <CDC_Receive_FS+0x25c>)
 800701e:	2201      	movs	r2, #1
 8007020:	701a      	strb	r2, [r3, #0]
				bufptr=rxbuf;
 8007022:	4b13      	ldr	r3, [pc, #76]	; (8007070 <CDC_Receive_FS+0x234>)
 8007024:	4a13      	ldr	r2, [pc, #76]	; (8007074 <CDC_Receive_FS+0x238>)
 8007026:	601a      	str	r2, [r3, #0]
 8007028:	e00f      	b.n	800704a <CDC_Receive_FS+0x20e>
			}
			else if(Buf[i]=='\b')
 800702a:	89fb      	ldrh	r3, [r7, #14]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	4413      	add	r3, r2
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	2b08      	cmp	r3, #8
 8007034:	d109      	bne.n	800704a <CDC_Receive_FS+0x20e>
			{
				if(bufptr!=rxbuf)
 8007036:	4b0e      	ldr	r3, [pc, #56]	; (8007070 <CDC_Receive_FS+0x234>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a0e      	ldr	r2, [pc, #56]	; (8007074 <CDC_Receive_FS+0x238>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d004      	beq.n	800704a <CDC_Receive_FS+0x20e>
				{
					bufptr--;
 8007040:	4b0b      	ldr	r3, [pc, #44]	; (8007070 <CDC_Receive_FS+0x234>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3b01      	subs	r3, #1
 8007046:	4a0a      	ldr	r2, [pc, #40]	; (8007070 <CDC_Receive_FS+0x234>)
 8007048:	6013      	str	r3, [r2, #0]
		for(uint16_t i=0;i<*Len;i++)
 800704a:	89fb      	ldrh	r3, [r7, #14]
 800704c:	3301      	adds	r3, #1
 800704e:	81fb      	strh	r3, [r7, #14]
 8007050:	89fa      	ldrh	r2, [r7, #14]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	429a      	cmp	r2, r3
 8007058:	d3c2      	bcc.n	8006fe0 <CDC_Receive_FS+0x1a4>
				}
			}
		}
	}
	return (USBD_OK);
 800705a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800705c:	4618      	mov	r0, r3
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	200007d0 	.word	0x200007d0
 8007068:	2000046d 	.word	0x2000046d
 800706c:	2000013c 	.word	0x2000013c
 8007070:	20000b5c 	.word	0x20000b5c
 8007074:	20000a94 	.word	0x20000a94
 8007078:	48000400 	.word	0x48000400
 800707c:	40000400 	.word	0x40000400
 8007080:	0800b14c 	.word	0x0800b14c
 8007084:	20000464 	.word	0x20000464
 8007088:	20000468 	.word	0x20000468
 800708c:	2000046c 	.word	0x2000046c
 8007090:	0800b168 	.word	0x0800b168
 8007094:	0800b180 	.word	0x0800b180
 8007098:	2000046e 	.word	0x2000046e

0800709c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	460b      	mov	r3, r1
 80070a6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 80070ac:	4b0d      	ldr	r3, [pc, #52]	; (80070e4 <CDC_Transmit_FS+0x48>)
 80070ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070b2:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d001      	beq.n	80070c2 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 80070be:	2301      	movs	r3, #1
 80070c0:	e00b      	b.n	80070da <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80070c2:	887b      	ldrh	r3, [r7, #2]
 80070c4:	461a      	mov	r2, r3
 80070c6:	6879      	ldr	r1, [r7, #4]
 80070c8:	4806      	ldr	r0, [pc, #24]	; (80070e4 <CDC_Transmit_FS+0x48>)
 80070ca:	f7fe fcaa 	bl	8005a22 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80070ce:	4805      	ldr	r0, [pc, #20]	; (80070e4 <CDC_Transmit_FS+0x48>)
 80070d0:	f7fe fcd5 	bl	8005a7e <USBD_CDC_TransmitPacket>
 80070d4:	4603      	mov	r3, r0
 80070d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	200007d0 	.word	0x200007d0

080070e8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	4603      	mov	r3, r0
 80070f0:	6039      	str	r1, [r7, #0]
 80070f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2212      	movs	r2, #18
 80070f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80070fa:	4b03      	ldr	r3, [pc, #12]	; (8007108 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr
 8007108:	20000244 	.word	0x20000244

0800710c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	4603      	mov	r3, r0
 8007114:	6039      	str	r1, [r7, #0]
 8007116:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	2204      	movs	r2, #4
 800711c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800711e:	4b03      	ldr	r3, [pc, #12]	; (800712c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8007120:	4618      	mov	r0, r3
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	20000258 	.word	0x20000258

08007130 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	4603      	mov	r3, r0
 8007138:	6039      	str	r1, [r7, #0]
 800713a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800713c:	79fb      	ldrb	r3, [r7, #7]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d105      	bne.n	800714e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8007142:	683a      	ldr	r2, [r7, #0]
 8007144:	4907      	ldr	r1, [pc, #28]	; (8007164 <USBD_CDC_ProductStrDescriptor+0x34>)
 8007146:	4808      	ldr	r0, [pc, #32]	; (8007168 <USBD_CDC_ProductStrDescriptor+0x38>)
 8007148:	f7ff fcd2 	bl	8006af0 <USBD_GetString>
 800714c:	e004      	b.n	8007158 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	4904      	ldr	r1, [pc, #16]	; (8007164 <USBD_CDC_ProductStrDescriptor+0x34>)
 8007152:	4805      	ldr	r0, [pc, #20]	; (8007168 <USBD_CDC_ProductStrDescriptor+0x38>)
 8007154:	f7ff fccc 	bl	8006af0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007158:	4b02      	ldr	r3, [pc, #8]	; (8007164 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800715a:	4618      	mov	r0, r3
 800715c:	3708      	adds	r7, #8
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	bf00      	nop
 8007164:	20001330 	.word	0x20001330
 8007168:	0800b198 	.word	0x0800b198

0800716c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	4603      	mov	r3, r0
 8007174:	6039      	str	r1, [r7, #0]
 8007176:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007178:	683a      	ldr	r2, [r7, #0]
 800717a:	4904      	ldr	r1, [pc, #16]	; (800718c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800717c:	4804      	ldr	r0, [pc, #16]	; (8007190 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800717e:	f7ff fcb7 	bl	8006af0 <USBD_GetString>
  return USBD_StrDesc;
 8007182:	4b02      	ldr	r3, [pc, #8]	; (800718c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8007184:	4618      	mov	r0, r3
 8007186:	3708      	adds	r7, #8
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	20001330 	.word	0x20001330
 8007190:	0800b1b0 	.word	0x0800b1b0

08007194 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	4603      	mov	r3, r0
 800719c:	6039      	str	r1, [r7, #0]
 800719e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	221a      	movs	r2, #26
 80071a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80071a6:	f000 f843 	bl	8007230 <Get_SerialNum>
  
  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */
  
  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80071aa:	4b02      	ldr	r3, [pc, #8]	; (80071b4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3708      	adds	r7, #8
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	2000025c 	.word	0x2000025c

080071b8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	4603      	mov	r3, r0
 80071c0:	6039      	str	r1, [r7, #0]
 80071c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80071c4:	79fb      	ldrb	r3, [r7, #7]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d105      	bne.n	80071d6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80071ca:	683a      	ldr	r2, [r7, #0]
 80071cc:	4907      	ldr	r1, [pc, #28]	; (80071ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 80071ce:	4808      	ldr	r0, [pc, #32]	; (80071f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80071d0:	f7ff fc8e 	bl	8006af0 <USBD_GetString>
 80071d4:	e004      	b.n	80071e0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80071d6:	683a      	ldr	r2, [r7, #0]
 80071d8:	4904      	ldr	r1, [pc, #16]	; (80071ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 80071da:	4805      	ldr	r0, [pc, #20]	; (80071f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80071dc:	f7ff fc88 	bl	8006af0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80071e0:	4b02      	ldr	r3, [pc, #8]	; (80071ec <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop
 80071ec:	20001330 	.word	0x20001330
 80071f0:	0800b1c4 	.word	0x0800b1c4

080071f4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	4603      	mov	r3, r0
 80071fc:	6039      	str	r1, [r7, #0]
 80071fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007200:	79fb      	ldrb	r3, [r7, #7]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d105      	bne.n	8007212 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8007206:	683a      	ldr	r2, [r7, #0]
 8007208:	4907      	ldr	r1, [pc, #28]	; (8007228 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800720a:	4808      	ldr	r0, [pc, #32]	; (800722c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800720c:	f7ff fc70 	bl	8006af0 <USBD_GetString>
 8007210:	e004      	b.n	800721c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	4904      	ldr	r1, [pc, #16]	; (8007228 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8007216:	4805      	ldr	r0, [pc, #20]	; (800722c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8007218:	f7ff fc6a 	bl	8006af0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800721c:	4b02      	ldr	r3, [pc, #8]	; (8007228 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800721e:	4618      	mov	r0, r3
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	20001330 	.word	0x20001330
 800722c:	0800b1d0 	.word	0x0800b1d0

08007230 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007236:	4b0f      	ldr	r3, [pc, #60]	; (8007274 <Get_SerialNum+0x44>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800723c:	4b0e      	ldr	r3, [pc, #56]	; (8007278 <Get_SerialNum+0x48>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007242:	4b0e      	ldr	r3, [pc, #56]	; (800727c <Get_SerialNum+0x4c>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4413      	add	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d009      	beq.n	800726a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007256:	2208      	movs	r2, #8
 8007258:	4909      	ldr	r1, [pc, #36]	; (8007280 <Get_SerialNum+0x50>)
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f000 f814 	bl	8007288 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007260:	2204      	movs	r2, #4
 8007262:	4908      	ldr	r1, [pc, #32]	; (8007284 <Get_SerialNum+0x54>)
 8007264:	68b8      	ldr	r0, [r7, #8]
 8007266:	f000 f80f 	bl	8007288 <IntToUnicode>
  }
}
 800726a:	bf00      	nop
 800726c:	3710      	adds	r7, #16
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop
 8007274:	1fff7590 	.word	0x1fff7590
 8007278:	1fff7594 	.word	0x1fff7594
 800727c:	1fff7598 	.word	0x1fff7598
 8007280:	2000025e 	.word	0x2000025e
 8007284:	2000026e 	.word	0x2000026e

08007288 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007288:	b480      	push	{r7}
 800728a:	b087      	sub	sp, #28
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	4613      	mov	r3, r2
 8007294:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007296:	2300      	movs	r3, #0
 8007298:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800729a:	2300      	movs	r3, #0
 800729c:	75fb      	strb	r3, [r7, #23]
 800729e:	e027      	b.n	80072f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	0f1b      	lsrs	r3, r3, #28
 80072a4:	2b09      	cmp	r3, #9
 80072a6:	d80b      	bhi.n	80072c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	0f1b      	lsrs	r3, r3, #28
 80072ac:	b2da      	uxtb	r2, r3
 80072ae:	7dfb      	ldrb	r3, [r7, #23]
 80072b0:	005b      	lsls	r3, r3, #1
 80072b2:	4619      	mov	r1, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	440b      	add	r3, r1
 80072b8:	3230      	adds	r2, #48	; 0x30
 80072ba:	b2d2      	uxtb	r2, r2
 80072bc:	701a      	strb	r2, [r3, #0]
 80072be:	e00a      	b.n	80072d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	0f1b      	lsrs	r3, r3, #28
 80072c4:	b2da      	uxtb	r2, r3
 80072c6:	7dfb      	ldrb	r3, [r7, #23]
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	4619      	mov	r1, r3
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	440b      	add	r3, r1
 80072d0:	3237      	adds	r2, #55	; 0x37
 80072d2:	b2d2      	uxtb	r2, r2
 80072d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	011b      	lsls	r3, r3, #4
 80072da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80072dc:	7dfb      	ldrb	r3, [r7, #23]
 80072de:	005b      	lsls	r3, r3, #1
 80072e0:	3301      	adds	r3, #1
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	4413      	add	r3, r2
 80072e6:	2200      	movs	r2, #0
 80072e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80072ea:	7dfb      	ldrb	r3, [r7, #23]
 80072ec:	3301      	adds	r3, #1
 80072ee:	75fb      	strb	r3, [r7, #23]
 80072f0:	7dfa      	ldrb	r2, [r7, #23]
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d3d3      	bcc.n	80072a0 <IntToUnicode+0x18>
  }
}
 80072f8:	bf00      	nop
 80072fa:	371c      	adds	r7, #28
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACK == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACK */
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08a      	sub	sp, #40	; 0x28
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800730c:	f107 0314 	add.w	r3, r7, #20
 8007310:	2200      	movs	r2, #0
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	605a      	str	r2, [r3, #4]
 8007316:	609a      	str	r2, [r3, #8]
 8007318:	60da      	str	r2, [r3, #12]
 800731a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a1a      	ldr	r2, [pc, #104]	; (800738c <HAL_PCD_MspInit+0x88>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d12d      	bne.n	8007382 <HAL_PCD_MspInit+0x7e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007326:	4b1a      	ldr	r3, [pc, #104]	; (8007390 <HAL_PCD_MspInit+0x8c>)
 8007328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800732a:	4a19      	ldr	r2, [pc, #100]	; (8007390 <HAL_PCD_MspInit+0x8c>)
 800732c:	f043 0301 	orr.w	r3, r3, #1
 8007330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007332:	4b17      	ldr	r3, [pc, #92]	; (8007390 <HAL_PCD_MspInit+0x8c>)
 8007334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	613b      	str	r3, [r7, #16]
 800733c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800733e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007344:	2303      	movs	r3, #3
 8007346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007348:	2300      	movs	r3, #0
 800734a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800734c:	f107 0314 	add.w	r3, r7, #20
 8007350:	4619      	mov	r1, r3
 8007352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007356:	f7fa fe99 	bl	800208c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800735a:	4b0d      	ldr	r3, [pc, #52]	; (8007390 <HAL_PCD_MspInit+0x8c>)
 800735c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800735e:	4a0c      	ldr	r2, [pc, #48]	; (8007390 <HAL_PCD_MspInit+0x8c>)
 8007360:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007364:	6593      	str	r3, [r2, #88]	; 0x58
 8007366:	4b0a      	ldr	r3, [pc, #40]	; (8007390 <HAL_PCD_MspInit+0x8c>)
 8007368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800736a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8007372:	2200      	movs	r2, #0
 8007374:	2100      	movs	r1, #0
 8007376:	2014      	movs	r0, #20
 8007378:	f7fa fbf1 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800737c:	2014      	movs	r0, #20
 800737e:	f7fa fc08 	bl	8001b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007382:	bf00      	nop
 8007384:	3728      	adds	r7, #40	; 0x28
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	40005c00 	.word	0x40005c00
 8007390:	40021000 	.word	0x40021000

08007394 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */
  
  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);  
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80073a8:	4619      	mov	r1, r3
 80073aa:	4610      	mov	r0, r2
 80073ac:	f7fe fc4e 	bl	8005c4c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */
  
  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80073b0:	bf00      	nop
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	460b      	mov	r3, r1
 80073c2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);  
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 80073ca:	78fb      	ldrb	r3, [r7, #3]
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	015b      	lsls	r3, r3, #5
 80073d0:	4413      	add	r3, r2
 80073d2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	4619      	mov	r1, r3
 80073dc:	f7fe fc81 	bl	8005ce2 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80073e0:	bf00      	nop
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */  
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);  
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	015b      	lsls	r3, r3, #5
 8007400:	4413      	add	r3, r2
 8007402:	333c      	adds	r3, #60	; 0x3c
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	78fb      	ldrb	r3, [r7, #3]
 8007408:	4619      	mov	r1, r3
 800740a:	f7fe fcdb 	bl	8005dc4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */
  
  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800740e:	bf00      	nop
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b082      	sub	sp, #8
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */  
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);  
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8007424:	4618      	mov	r0, r3
 8007426:	f7fe fdee 	bl	8006006 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8007432:	b580      	push	{r7, lr}
 8007434:	b084      	sub	sp, #16
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800743a:	2301      	movs	r3, #1
 800743c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	2b02      	cmp	r3, #2
 8007444:	d001      	beq.n	800744a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007446:	f7f9 ffd2 	bl	80013ee <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8007450:	7bfa      	ldrb	r2, [r7, #15]
 8007452:	4611      	mov	r1, r2
 8007454:	4618      	mov	r0, r3
 8007456:	f7fe fd9b 	bl	8005f90 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe fd54 	bl	8005f0e <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8007466:	bf00      	nop
 8007468:	3710      	adds	r7, #16
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
	...

08007470 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800747e:	4618      	mov	r0, r3
 8007480:	f7fe fd96 	bl	8005fb0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800748c:	4b04      	ldr	r3, [pc, #16]	; (80074a0 <HAL_PCD_SuspendCallback+0x30>)
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	4a03      	ldr	r2, [pc, #12]	; (80074a0 <HAL_PCD_SuspendCallback+0x30>)
 8007492:	f043 0306 	orr.w	r3, r3, #6
 8007496:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8007498:	bf00      	nop
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	e000ed00 	.word	0xe000ed00

080074a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	699b      	ldr	r3, [r3, #24]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d007      	beq.n	80074c4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80074b4:	4b08      	ldr	r3, [pc, #32]	; (80074d8 <HAL_PCD_ResumeCallback+0x34>)
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	4a07      	ldr	r2, [pc, #28]	; (80074d8 <HAL_PCD_ResumeCallback+0x34>)
 80074ba:	f023 0306 	bic.w	r3, r3, #6
 80074be:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80074c0:	f000 f9f6 	bl	80078b0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
 
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe fd85 	bl	8005fda <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80074d0:	bf00      	nop
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	e000ed00 	.word	0xe000ed00

080074dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80074e4:	4a2b      	ldr	r2, [pc, #172]	; (8007594 <USBD_LL_Init+0xb8>)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a29      	ldr	r2, [pc, #164]	; (8007594 <USBD_LL_Init+0xb8>)
 80074f0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80074f4:	4b27      	ldr	r3, [pc, #156]	; (8007594 <USBD_LL_Init+0xb8>)
 80074f6:	4a28      	ldr	r2, [pc, #160]	; (8007598 <USBD_LL_Init+0xbc>)
 80074f8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80074fa:	4b26      	ldr	r3, [pc, #152]	; (8007594 <USBD_LL_Init+0xb8>)
 80074fc:	2208      	movs	r2, #8
 80074fe:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007500:	4b24      	ldr	r3, [pc, #144]	; (8007594 <USBD_LL_Init+0xb8>)
 8007502:	2202      	movs	r2, #2
 8007504:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007506:	4b23      	ldr	r3, [pc, #140]	; (8007594 <USBD_LL_Init+0xb8>)
 8007508:	2202      	movs	r2, #2
 800750a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800750c:	4b21      	ldr	r3, [pc, #132]	; (8007594 <USBD_LL_Init+0xb8>)
 800750e:	2200      	movs	r2, #0
 8007510:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007512:	4b20      	ldr	r3, [pc, #128]	; (8007594 <USBD_LL_Init+0xb8>)
 8007514:	2200      	movs	r2, #0
 8007516:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007518:	4b1e      	ldr	r3, [pc, #120]	; (8007594 <USBD_LL_Init+0xb8>)
 800751a:	2200      	movs	r2, #0
 800751c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800751e:	4b1d      	ldr	r3, [pc, #116]	; (8007594 <USBD_LL_Init+0xb8>)
 8007520:	2200      	movs	r2, #0
 8007522:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007524:	481b      	ldr	r0, [pc, #108]	; (8007594 <USBD_LL_Init+0xb8>)
 8007526:	f7fa ff7d 	bl	8002424 <HAL_PCD_Init>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d001      	beq.n	8007534 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8007530:	f7f9 ff5d 	bl	80013ee <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */
  
  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800753a:	2318      	movs	r3, #24
 800753c:	2200      	movs	r2, #0
 800753e:	2100      	movs	r1, #0
 8007540:	f7fb fe1e 	bl	8003180 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800754a:	2358      	movs	r3, #88	; 0x58
 800754c:	2200      	movs	r2, #0
 800754e:	2180      	movs	r1, #128	; 0x80
 8007550:	f7fb fe16 	bl	8003180 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800755a:	23c0      	movs	r3, #192	; 0xc0
 800755c:	2200      	movs	r2, #0
 800755e:	2181      	movs	r1, #129	; 0x81
 8007560:	f7fb fe0e 	bl	8003180 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800756a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800756e:	2200      	movs	r2, #0
 8007570:	2101      	movs	r1, #1
 8007572:	f7fb fe05 	bl	8003180 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800757c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007580:	2200      	movs	r2, #0
 8007582:	2182      	movs	r1, #130	; 0x82
 8007584:	f7fb fdfc 	bl	8003180 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	20001530 	.word	0x20001530
 8007598:	40005c00 	.word	0x40005c00

0800759c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fa fff1 	bl	800259a <HAL_PCD_Start>
 80075b8:	4603      	mov	r3, r0
 80075ba:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 f97c 	bl	80078bc <USBD_Get_USB_Status>
 80075c4:	4603      	mov	r3, r0
 80075c6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80075c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	4608      	mov	r0, r1
 80075dc:	4611      	mov	r1, r2
 80075de:	461a      	mov	r2, r3
 80075e0:	4603      	mov	r3, r0
 80075e2:	70fb      	strb	r3, [r7, #3]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70bb      	strb	r3, [r7, #2]
 80075e8:	4613      	mov	r3, r2
 80075ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075ec:	2300      	movs	r3, #0
 80075ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80075fa:	78bb      	ldrb	r3, [r7, #2]
 80075fc:	883a      	ldrh	r2, [r7, #0]
 80075fe:	78f9      	ldrb	r1, [r7, #3]
 8007600:	f7fb f960 	bl	80028c4 <HAL_PCD_EP_Open>
 8007604:	4603      	mov	r3, r0
 8007606:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007608:	7bfb      	ldrb	r3, [r7, #15]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 f956 	bl	80078bc <USBD_Get_USB_Status>
 8007610:	4603      	mov	r3, r0
 8007612:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007614:	7bbb      	ldrb	r3, [r7, #14]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b084      	sub	sp, #16
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	460b      	mov	r3, r1
 8007628:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800762a:	2300      	movs	r3, #0
 800762c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007638:	78fa      	ldrb	r2, [r7, #3]
 800763a:	4611      	mov	r1, r2
 800763c:	4618      	mov	r0, r3
 800763e:	f7fb f9a1 	bl	8002984 <HAL_PCD_EP_Close>
 8007642:	4603      	mov	r3, r0
 8007644:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	4618      	mov	r0, r3
 800764a:	f000 f937 	bl	80078bc <USBD_Get_USB_Status>
 800764e:	4603      	mov	r3, r0
 8007650:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8007652:	7bbb      	ldrb	r3, [r7, #14]
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	460b      	mov	r3, r1
 8007666:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007668:	2300      	movs	r3, #0
 800766a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800766c:	2300      	movs	r3, #0
 800766e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007676:	78fa      	ldrb	r2, [r7, #3]
 8007678:	4611      	mov	r1, r2
 800767a:	4618      	mov	r0, r3
 800767c:	f7fb fa4c 	bl	8002b18 <HAL_PCD_EP_SetStall>
 8007680:	4603      	mov	r3, r0
 8007682:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007684:	7bfb      	ldrb	r3, [r7, #15]
 8007686:	4618      	mov	r0, r3
 8007688:	f000 f918 	bl	80078bc <USBD_Get_USB_Status>
 800768c:	4603      	mov	r3, r0
 800768e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007690:	7bbb      	ldrb	r3, [r7, #14]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b084      	sub	sp, #16
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	460b      	mov	r3, r1
 80076a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076b4:	78fa      	ldrb	r2, [r7, #3]
 80076b6:	4611      	mov	r1, r2
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7fb fa87 	bl	8002bcc <HAL_PCD_EP_ClrStall>
 80076be:	4603      	mov	r3, r0
 80076c0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80076c2:	7bfb      	ldrb	r3, [r7, #15]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f000 f8f9 	bl	80078bc <USBD_Get_USB_Status>
 80076ca:	4603      	mov	r3, r0
 80076cc:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 80076ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	460b      	mov	r3, r1
 80076e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076ea:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80076ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	da08      	bge.n	8007706 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	015b      	lsls	r3, r3, #5
 80076fe:	4413      	add	r3, r2
 8007700:	332a      	adds	r3, #42	; 0x2a
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	e008      	b.n	8007718 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007706:	78fb      	ldrb	r3, [r7, #3]
 8007708:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800770c:	68fa      	ldr	r2, [r7, #12]
 800770e:	015b      	lsls	r3, r3, #5
 8007710:	4413      	add	r3, r2
 8007712:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8007716:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007734:	2300      	movs	r3, #0
 8007736:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800773e:	78fa      	ldrb	r2, [r7, #3]
 8007740:	4611      	mov	r1, r2
 8007742:	4618      	mov	r0, r3
 8007744:	f7fb f899 	bl	800287a <HAL_PCD_SetAddress>
 8007748:	4603      	mov	r3, r0
 800774a:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800774c:	7bfb      	ldrb	r3, [r7, #15]
 800774e:	4618      	mov	r0, r3
 8007750:	f000 f8b4 	bl	80078bc <USBD_Get_USB_Status>
 8007754:	4603      	mov	r3, r0
 8007756:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007758:	7bbb      	ldrb	r3, [r7, #14]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	b086      	sub	sp, #24
 8007766:	af00      	add	r7, sp, #0
 8007768:	60f8      	str	r0, [r7, #12]
 800776a:	607a      	str	r2, [r7, #4]
 800776c:	461a      	mov	r2, r3
 800776e:	460b      	mov	r3, r1
 8007770:	72fb      	strb	r3, [r7, #11]
 8007772:	4613      	mov	r3, r2
 8007774:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007776:	2300      	movs	r3, #0
 8007778:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007784:	893b      	ldrh	r3, [r7, #8]
 8007786:	7af9      	ldrb	r1, [r7, #11]
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	f7fb f98c 	bl	8002aa6 <HAL_PCD_EP_Transmit>
 800778e:	4603      	mov	r3, r0
 8007790:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007792:	7dfb      	ldrb	r3, [r7, #23]
 8007794:	4618      	mov	r0, r3
 8007796:	f000 f891 	bl	80078bc <USBD_Get_USB_Status>
 800779a:	4603      	mov	r3, r0
 800779c:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800779e:	7dbb      	ldrb	r3, [r7, #22]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b086      	sub	sp, #24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	607a      	str	r2, [r7, #4]
 80077b2:	461a      	mov	r2, r3
 80077b4:	460b      	mov	r3, r1
 80077b6:	72fb      	strb	r3, [r7, #11]
 80077b8:	4613      	mov	r3, r2
 80077ba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077bc:	2300      	movs	r3, #0
 80077be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80077ca:	893b      	ldrh	r3, [r7, #8]
 80077cc:	7af9      	ldrb	r1, [r7, #11]
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	f7fb f91a 	bl	8002a08 <HAL_PCD_EP_Receive>
 80077d4:	4603      	mov	r3, r0
 80077d6:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80077d8:	7dfb      	ldrb	r3, [r7, #23]
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 f86e 	bl	80078bc <USBD_Get_USB_Status>
 80077e0:	4603      	mov	r3, r0
 80077e2:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 80077e4:	7dbb      	ldrb	r3, [r7, #22]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3718      	adds	r7, #24
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b082      	sub	sp, #8
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
 80077f6:	460b      	mov	r3, r1
 80077f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007800:	78fa      	ldrb	r2, [r7, #3]
 8007802:	4611      	mov	r1, r2
 8007804:	4618      	mov	r0, r3
 8007806:	f7fb f939 	bl	8002a7c <HAL_PCD_EP_GetRxCount>
 800780a:	4603      	mov	r3, r0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3708      	adds	r7, #8
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	460b      	mov	r3, r1
 800781e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8007820:	78fb      	ldrb	r3, [r7, #3]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d002      	beq.n	800782c <HAL_PCDEx_LPM_Callback+0x18>
 8007826:	2b01      	cmp	r3, #1
 8007828:	d013      	beq.n	8007852 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
  /* USER CODE END LPM_Callback */
}
 800782a:	e023      	b.n	8007874 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	699b      	ldr	r3, [r3, #24]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d007      	beq.n	8007844 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007834:	f000 f83c 	bl	80078b0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007838:	4b10      	ldr	r3, [pc, #64]	; (800787c <HAL_PCDEx_LPM_Callback+0x68>)
 800783a:	691b      	ldr	r3, [r3, #16]
 800783c:	4a0f      	ldr	r2, [pc, #60]	; (800787c <HAL_PCDEx_LPM_Callback+0x68>)
 800783e:	f023 0306 	bic.w	r3, r3, #6
 8007842:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800784a:	4618      	mov	r0, r3
 800784c:	f7fe fbc5 	bl	8005fda <USBD_LL_Resume>
    break;
 8007850:	e010      	b.n	8007874 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8007858:	4618      	mov	r0, r3
 800785a:	f7fe fba9 	bl	8005fb0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d005      	beq.n	8007872 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007866:	4b05      	ldr	r3, [pc, #20]	; (800787c <HAL_PCDEx_LPM_Callback+0x68>)
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	4a04      	ldr	r2, [pc, #16]	; (800787c <HAL_PCDEx_LPM_Callback+0x68>)
 800786c:	f043 0306 	orr.w	r3, r3, #6
 8007870:	6113      	str	r3, [r2, #16]
    break;   
 8007872:	bf00      	nop
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	e000ed00 	.word	0xe000ed00

08007880 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007888:	4b03      	ldr	r3, [pc, #12]	; (8007898 <USBD_static_malloc+0x18>)
}
 800788a:	4618      	mov	r0, r3
 800788c:	370c      	adds	r7, #12
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	20000478 	.word	0x20000478

0800789c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]

}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80078b4:	f7f9 fd34 	bl	8001320 <SystemClock_Config>
}
 80078b8:	bf00      	nop
 80078ba:	bd80      	pop	{r7, pc}

080078bc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	4603      	mov	r3, r0
 80078c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80078ca:	79fb      	ldrb	r3, [r7, #7]
 80078cc:	2b03      	cmp	r3, #3
 80078ce:	d817      	bhi.n	8007900 <USBD_Get_USB_Status+0x44>
 80078d0:	a201      	add	r2, pc, #4	; (adr r2, 80078d8 <USBD_Get_USB_Status+0x1c>)
 80078d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078d6:	bf00      	nop
 80078d8:	080078e9 	.word	0x080078e9
 80078dc:	080078ef 	.word	0x080078ef
 80078e0:	080078f5 	.word	0x080078f5
 80078e4:	080078fb 	.word	0x080078fb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	73fb      	strb	r3, [r7, #15]
    break;
 80078ec:	e00b      	b.n	8007906 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80078ee:	2302      	movs	r3, #2
 80078f0:	73fb      	strb	r3, [r7, #15]
    break;
 80078f2:	e008      	b.n	8007906 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80078f4:	2301      	movs	r3, #1
 80078f6:	73fb      	strb	r3, [r7, #15]
    break;
 80078f8:	e005      	b.n	8007906 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80078fa:	2302      	movs	r3, #2
 80078fc:	73fb      	strb	r3, [r7, #15]
    break;
 80078fe:	e002      	b.n	8007906 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007900:	2302      	movs	r3, #2
 8007902:	73fb      	strb	r3, [r7, #15]
    break;
 8007904:	bf00      	nop
  }
  return usb_status;
 8007906:	7bfb      	ldrb	r3, [r7, #15]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <atof>:
 8007914:	2100      	movs	r1, #0
 8007916:	f001 bac3 	b.w	8008ea0 <strtod>

0800791a <atoi>:
 800791a:	220a      	movs	r2, #10
 800791c:	2100      	movs	r1, #0
 800791e:	f001 bb4f 	b.w	8008fc0 <strtol>
	...

08007924 <__errno>:
 8007924:	4b01      	ldr	r3, [pc, #4]	; (800792c <__errno+0x8>)
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	20000278 	.word	0x20000278

08007930 <__libc_init_array>:
 8007930:	b570      	push	{r4, r5, r6, lr}
 8007932:	4e0d      	ldr	r6, [pc, #52]	; (8007968 <__libc_init_array+0x38>)
 8007934:	4c0d      	ldr	r4, [pc, #52]	; (800796c <__libc_init_array+0x3c>)
 8007936:	1ba4      	subs	r4, r4, r6
 8007938:	10a4      	asrs	r4, r4, #2
 800793a:	2500      	movs	r5, #0
 800793c:	42a5      	cmp	r5, r4
 800793e:	d109      	bne.n	8007954 <__libc_init_array+0x24>
 8007940:	4e0b      	ldr	r6, [pc, #44]	; (8007970 <__libc_init_array+0x40>)
 8007942:	4c0c      	ldr	r4, [pc, #48]	; (8007974 <__libc_init_array+0x44>)
 8007944:	f003 fb76 	bl	800b034 <_init>
 8007948:	1ba4      	subs	r4, r4, r6
 800794a:	10a4      	asrs	r4, r4, #2
 800794c:	2500      	movs	r5, #0
 800794e:	42a5      	cmp	r5, r4
 8007950:	d105      	bne.n	800795e <__libc_init_array+0x2e>
 8007952:	bd70      	pop	{r4, r5, r6, pc}
 8007954:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007958:	4798      	blx	r3
 800795a:	3501      	adds	r5, #1
 800795c:	e7ee      	b.n	800793c <__libc_init_array+0xc>
 800795e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007962:	4798      	blx	r3
 8007964:	3501      	adds	r5, #1
 8007966:	e7f2      	b.n	800794e <__libc_init_array+0x1e>
 8007968:	0800b4a0 	.word	0x0800b4a0
 800796c:	0800b4a0 	.word	0x0800b4a0
 8007970:	0800b4a0 	.word	0x0800b4a0
 8007974:	0800b4a4 	.word	0x0800b4a4

08007978 <memset>:
 8007978:	4402      	add	r2, r0
 800797a:	4603      	mov	r3, r0
 800797c:	4293      	cmp	r3, r2
 800797e:	d100      	bne.n	8007982 <memset+0xa>
 8007980:	4770      	bx	lr
 8007982:	f803 1b01 	strb.w	r1, [r3], #1
 8007986:	e7f9      	b.n	800797c <memset+0x4>

08007988 <__cvt>:
 8007988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800798c:	ec55 4b10 	vmov	r4, r5, d0
 8007990:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007992:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007996:	2d00      	cmp	r5, #0
 8007998:	460e      	mov	r6, r1
 800799a:	4691      	mov	r9, r2
 800799c:	4619      	mov	r1, r3
 800799e:	bfb8      	it	lt
 80079a0:	4622      	movlt	r2, r4
 80079a2:	462b      	mov	r3, r5
 80079a4:	f027 0720 	bic.w	r7, r7, #32
 80079a8:	bfbb      	ittet	lt
 80079aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80079ae:	461d      	movlt	r5, r3
 80079b0:	2300      	movge	r3, #0
 80079b2:	232d      	movlt	r3, #45	; 0x2d
 80079b4:	bfb8      	it	lt
 80079b6:	4614      	movlt	r4, r2
 80079b8:	2f46      	cmp	r7, #70	; 0x46
 80079ba:	700b      	strb	r3, [r1, #0]
 80079bc:	d004      	beq.n	80079c8 <__cvt+0x40>
 80079be:	2f45      	cmp	r7, #69	; 0x45
 80079c0:	d100      	bne.n	80079c4 <__cvt+0x3c>
 80079c2:	3601      	adds	r6, #1
 80079c4:	2102      	movs	r1, #2
 80079c6:	e000      	b.n	80079ca <__cvt+0x42>
 80079c8:	2103      	movs	r1, #3
 80079ca:	ab03      	add	r3, sp, #12
 80079cc:	9301      	str	r3, [sp, #4]
 80079ce:	ab02      	add	r3, sp, #8
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	4632      	mov	r2, r6
 80079d4:	4653      	mov	r3, sl
 80079d6:	ec45 4b10 	vmov	d0, r4, r5
 80079da:	f001 fb95 	bl	8009108 <_dtoa_r>
 80079de:	2f47      	cmp	r7, #71	; 0x47
 80079e0:	4680      	mov	r8, r0
 80079e2:	d102      	bne.n	80079ea <__cvt+0x62>
 80079e4:	f019 0f01 	tst.w	r9, #1
 80079e8:	d026      	beq.n	8007a38 <__cvt+0xb0>
 80079ea:	2f46      	cmp	r7, #70	; 0x46
 80079ec:	eb08 0906 	add.w	r9, r8, r6
 80079f0:	d111      	bne.n	8007a16 <__cvt+0x8e>
 80079f2:	f898 3000 	ldrb.w	r3, [r8]
 80079f6:	2b30      	cmp	r3, #48	; 0x30
 80079f8:	d10a      	bne.n	8007a10 <__cvt+0x88>
 80079fa:	2200      	movs	r2, #0
 80079fc:	2300      	movs	r3, #0
 80079fe:	4620      	mov	r0, r4
 8007a00:	4629      	mov	r1, r5
 8007a02:	f7f9 f889 	bl	8000b18 <__aeabi_dcmpeq>
 8007a06:	b918      	cbnz	r0, 8007a10 <__cvt+0x88>
 8007a08:	f1c6 0601 	rsb	r6, r6, #1
 8007a0c:	f8ca 6000 	str.w	r6, [sl]
 8007a10:	f8da 3000 	ldr.w	r3, [sl]
 8007a14:	4499      	add	r9, r3
 8007a16:	2200      	movs	r2, #0
 8007a18:	2300      	movs	r3, #0
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	f7f9 f87b 	bl	8000b18 <__aeabi_dcmpeq>
 8007a22:	b938      	cbnz	r0, 8007a34 <__cvt+0xac>
 8007a24:	2230      	movs	r2, #48	; 0x30
 8007a26:	9b03      	ldr	r3, [sp, #12]
 8007a28:	454b      	cmp	r3, r9
 8007a2a:	d205      	bcs.n	8007a38 <__cvt+0xb0>
 8007a2c:	1c59      	adds	r1, r3, #1
 8007a2e:	9103      	str	r1, [sp, #12]
 8007a30:	701a      	strb	r2, [r3, #0]
 8007a32:	e7f8      	b.n	8007a26 <__cvt+0x9e>
 8007a34:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a38:	9b03      	ldr	r3, [sp, #12]
 8007a3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a3c:	eba3 0308 	sub.w	r3, r3, r8
 8007a40:	4640      	mov	r0, r8
 8007a42:	6013      	str	r3, [r2, #0]
 8007a44:	b004      	add	sp, #16
 8007a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007a4a <__exponent>:
 8007a4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a4c:	2900      	cmp	r1, #0
 8007a4e:	4604      	mov	r4, r0
 8007a50:	bfba      	itte	lt
 8007a52:	4249      	neglt	r1, r1
 8007a54:	232d      	movlt	r3, #45	; 0x2d
 8007a56:	232b      	movge	r3, #43	; 0x2b
 8007a58:	2909      	cmp	r1, #9
 8007a5a:	f804 2b02 	strb.w	r2, [r4], #2
 8007a5e:	7043      	strb	r3, [r0, #1]
 8007a60:	dd20      	ble.n	8007aa4 <__exponent+0x5a>
 8007a62:	f10d 0307 	add.w	r3, sp, #7
 8007a66:	461f      	mov	r7, r3
 8007a68:	260a      	movs	r6, #10
 8007a6a:	fb91 f5f6 	sdiv	r5, r1, r6
 8007a6e:	fb06 1115 	mls	r1, r6, r5, r1
 8007a72:	3130      	adds	r1, #48	; 0x30
 8007a74:	2d09      	cmp	r5, #9
 8007a76:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007a7a:	f103 32ff 	add.w	r2, r3, #4294967295
 8007a7e:	4629      	mov	r1, r5
 8007a80:	dc09      	bgt.n	8007a96 <__exponent+0x4c>
 8007a82:	3130      	adds	r1, #48	; 0x30
 8007a84:	3b02      	subs	r3, #2
 8007a86:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007a8a:	42bb      	cmp	r3, r7
 8007a8c:	4622      	mov	r2, r4
 8007a8e:	d304      	bcc.n	8007a9a <__exponent+0x50>
 8007a90:	1a10      	subs	r0, r2, r0
 8007a92:	b003      	add	sp, #12
 8007a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a96:	4613      	mov	r3, r2
 8007a98:	e7e7      	b.n	8007a6a <__exponent+0x20>
 8007a9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a9e:	f804 2b01 	strb.w	r2, [r4], #1
 8007aa2:	e7f2      	b.n	8007a8a <__exponent+0x40>
 8007aa4:	2330      	movs	r3, #48	; 0x30
 8007aa6:	4419      	add	r1, r3
 8007aa8:	7083      	strb	r3, [r0, #2]
 8007aaa:	1d02      	adds	r2, r0, #4
 8007aac:	70c1      	strb	r1, [r0, #3]
 8007aae:	e7ef      	b.n	8007a90 <__exponent+0x46>

08007ab0 <_printf_float>:
 8007ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	b08d      	sub	sp, #52	; 0x34
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007abc:	4616      	mov	r6, r2
 8007abe:	461f      	mov	r7, r3
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	f002 fc05 	bl	800a2d0 <_localeconv_r>
 8007ac6:	6803      	ldr	r3, [r0, #0]
 8007ac8:	9304      	str	r3, [sp, #16]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7f8 fba8 	bl	8000220 <strlen>
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ad4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ad8:	9005      	str	r0, [sp, #20]
 8007ada:	3307      	adds	r3, #7
 8007adc:	f023 0307 	bic.w	r3, r3, #7
 8007ae0:	f103 0208 	add.w	r2, r3, #8
 8007ae4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ae8:	f8d4 b000 	ldr.w	fp, [r4]
 8007aec:	f8c8 2000 	str.w	r2, [r8]
 8007af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007af8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007afc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b00:	9307      	str	r3, [sp, #28]
 8007b02:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b06:	f04f 32ff 	mov.w	r2, #4294967295
 8007b0a:	4ba7      	ldr	r3, [pc, #668]	; (8007da8 <_printf_float+0x2f8>)
 8007b0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b10:	f7f9 f834 	bl	8000b7c <__aeabi_dcmpun>
 8007b14:	bb70      	cbnz	r0, 8007b74 <_printf_float+0xc4>
 8007b16:	f04f 32ff 	mov.w	r2, #4294967295
 8007b1a:	4ba3      	ldr	r3, [pc, #652]	; (8007da8 <_printf_float+0x2f8>)
 8007b1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b20:	f7f9 f80e 	bl	8000b40 <__aeabi_dcmple>
 8007b24:	bb30      	cbnz	r0, 8007b74 <_printf_float+0xc4>
 8007b26:	2200      	movs	r2, #0
 8007b28:	2300      	movs	r3, #0
 8007b2a:	4640      	mov	r0, r8
 8007b2c:	4649      	mov	r1, r9
 8007b2e:	f7f8 fffd 	bl	8000b2c <__aeabi_dcmplt>
 8007b32:	b110      	cbz	r0, 8007b3a <_printf_float+0x8a>
 8007b34:	232d      	movs	r3, #45	; 0x2d
 8007b36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b3a:	4a9c      	ldr	r2, [pc, #624]	; (8007dac <_printf_float+0x2fc>)
 8007b3c:	4b9c      	ldr	r3, [pc, #624]	; (8007db0 <_printf_float+0x300>)
 8007b3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007b42:	bf8c      	ite	hi
 8007b44:	4690      	movhi	r8, r2
 8007b46:	4698      	movls	r8, r3
 8007b48:	2303      	movs	r3, #3
 8007b4a:	f02b 0204 	bic.w	r2, fp, #4
 8007b4e:	6123      	str	r3, [r4, #16]
 8007b50:	6022      	str	r2, [r4, #0]
 8007b52:	f04f 0900 	mov.w	r9, #0
 8007b56:	9700      	str	r7, [sp, #0]
 8007b58:	4633      	mov	r3, r6
 8007b5a:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	4628      	mov	r0, r5
 8007b60:	f000 f9e6 	bl	8007f30 <_printf_common>
 8007b64:	3001      	adds	r0, #1
 8007b66:	f040 808d 	bne.w	8007c84 <_printf_float+0x1d4>
 8007b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6e:	b00d      	add	sp, #52	; 0x34
 8007b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b74:	4642      	mov	r2, r8
 8007b76:	464b      	mov	r3, r9
 8007b78:	4640      	mov	r0, r8
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	f7f8 fffe 	bl	8000b7c <__aeabi_dcmpun>
 8007b80:	b110      	cbz	r0, 8007b88 <_printf_float+0xd8>
 8007b82:	4a8c      	ldr	r2, [pc, #560]	; (8007db4 <_printf_float+0x304>)
 8007b84:	4b8c      	ldr	r3, [pc, #560]	; (8007db8 <_printf_float+0x308>)
 8007b86:	e7da      	b.n	8007b3e <_printf_float+0x8e>
 8007b88:	6861      	ldr	r1, [r4, #4]
 8007b8a:	1c4b      	adds	r3, r1, #1
 8007b8c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007b90:	a80a      	add	r0, sp, #40	; 0x28
 8007b92:	d13e      	bne.n	8007c12 <_printf_float+0x162>
 8007b94:	2306      	movs	r3, #6
 8007b96:	6063      	str	r3, [r4, #4]
 8007b98:	2300      	movs	r3, #0
 8007b9a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007b9e:	ab09      	add	r3, sp, #36	; 0x24
 8007ba0:	9300      	str	r3, [sp, #0]
 8007ba2:	ec49 8b10 	vmov	d0, r8, r9
 8007ba6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007baa:	6022      	str	r2, [r4, #0]
 8007bac:	f8cd a004 	str.w	sl, [sp, #4]
 8007bb0:	6861      	ldr	r1, [r4, #4]
 8007bb2:	4628      	mov	r0, r5
 8007bb4:	f7ff fee8 	bl	8007988 <__cvt>
 8007bb8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007bbc:	2b47      	cmp	r3, #71	; 0x47
 8007bbe:	4680      	mov	r8, r0
 8007bc0:	d109      	bne.n	8007bd6 <_printf_float+0x126>
 8007bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc4:	1cd8      	adds	r0, r3, #3
 8007bc6:	db02      	blt.n	8007bce <_printf_float+0x11e>
 8007bc8:	6862      	ldr	r2, [r4, #4]
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	dd47      	ble.n	8007c5e <_printf_float+0x1ae>
 8007bce:	f1aa 0a02 	sub.w	sl, sl, #2
 8007bd2:	fa5f fa8a 	uxtb.w	sl, sl
 8007bd6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007bda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bdc:	d824      	bhi.n	8007c28 <_printf_float+0x178>
 8007bde:	3901      	subs	r1, #1
 8007be0:	4652      	mov	r2, sl
 8007be2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007be6:	9109      	str	r1, [sp, #36]	; 0x24
 8007be8:	f7ff ff2f 	bl	8007a4a <__exponent>
 8007bec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bee:	1813      	adds	r3, r2, r0
 8007bf0:	2a01      	cmp	r2, #1
 8007bf2:	4681      	mov	r9, r0
 8007bf4:	6123      	str	r3, [r4, #16]
 8007bf6:	dc02      	bgt.n	8007bfe <_printf_float+0x14e>
 8007bf8:	6822      	ldr	r2, [r4, #0]
 8007bfa:	07d1      	lsls	r1, r2, #31
 8007bfc:	d501      	bpl.n	8007c02 <_printf_float+0x152>
 8007bfe:	3301      	adds	r3, #1
 8007c00:	6123      	str	r3, [r4, #16]
 8007c02:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d0a5      	beq.n	8007b56 <_printf_float+0xa6>
 8007c0a:	232d      	movs	r3, #45	; 0x2d
 8007c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c10:	e7a1      	b.n	8007b56 <_printf_float+0xa6>
 8007c12:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007c16:	f000 8177 	beq.w	8007f08 <_printf_float+0x458>
 8007c1a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007c1e:	d1bb      	bne.n	8007b98 <_printf_float+0xe8>
 8007c20:	2900      	cmp	r1, #0
 8007c22:	d1b9      	bne.n	8007b98 <_printf_float+0xe8>
 8007c24:	2301      	movs	r3, #1
 8007c26:	e7b6      	b.n	8007b96 <_printf_float+0xe6>
 8007c28:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007c2c:	d119      	bne.n	8007c62 <_printf_float+0x1b2>
 8007c2e:	2900      	cmp	r1, #0
 8007c30:	6863      	ldr	r3, [r4, #4]
 8007c32:	dd0c      	ble.n	8007c4e <_printf_float+0x19e>
 8007c34:	6121      	str	r1, [r4, #16]
 8007c36:	b913      	cbnz	r3, 8007c3e <_printf_float+0x18e>
 8007c38:	6822      	ldr	r2, [r4, #0]
 8007c3a:	07d2      	lsls	r2, r2, #31
 8007c3c:	d502      	bpl.n	8007c44 <_printf_float+0x194>
 8007c3e:	3301      	adds	r3, #1
 8007c40:	440b      	add	r3, r1
 8007c42:	6123      	str	r3, [r4, #16]
 8007c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c46:	65a3      	str	r3, [r4, #88]	; 0x58
 8007c48:	f04f 0900 	mov.w	r9, #0
 8007c4c:	e7d9      	b.n	8007c02 <_printf_float+0x152>
 8007c4e:	b913      	cbnz	r3, 8007c56 <_printf_float+0x1a6>
 8007c50:	6822      	ldr	r2, [r4, #0]
 8007c52:	07d0      	lsls	r0, r2, #31
 8007c54:	d501      	bpl.n	8007c5a <_printf_float+0x1aa>
 8007c56:	3302      	adds	r3, #2
 8007c58:	e7f3      	b.n	8007c42 <_printf_float+0x192>
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e7f1      	b.n	8007c42 <_printf_float+0x192>
 8007c5e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007c62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007c66:	4293      	cmp	r3, r2
 8007c68:	db05      	blt.n	8007c76 <_printf_float+0x1c6>
 8007c6a:	6822      	ldr	r2, [r4, #0]
 8007c6c:	6123      	str	r3, [r4, #16]
 8007c6e:	07d1      	lsls	r1, r2, #31
 8007c70:	d5e8      	bpl.n	8007c44 <_printf_float+0x194>
 8007c72:	3301      	adds	r3, #1
 8007c74:	e7e5      	b.n	8007c42 <_printf_float+0x192>
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	bfd4      	ite	le
 8007c7a:	f1c3 0302 	rsble	r3, r3, #2
 8007c7e:	2301      	movgt	r3, #1
 8007c80:	4413      	add	r3, r2
 8007c82:	e7de      	b.n	8007c42 <_printf_float+0x192>
 8007c84:	6823      	ldr	r3, [r4, #0]
 8007c86:	055a      	lsls	r2, r3, #21
 8007c88:	d407      	bmi.n	8007c9a <_printf_float+0x1ea>
 8007c8a:	6923      	ldr	r3, [r4, #16]
 8007c8c:	4642      	mov	r2, r8
 8007c8e:	4631      	mov	r1, r6
 8007c90:	4628      	mov	r0, r5
 8007c92:	47b8      	blx	r7
 8007c94:	3001      	adds	r0, #1
 8007c96:	d12b      	bne.n	8007cf0 <_printf_float+0x240>
 8007c98:	e767      	b.n	8007b6a <_printf_float+0xba>
 8007c9a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007c9e:	f240 80dc 	bls.w	8007e5a <_printf_float+0x3aa>
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007caa:	f7f8 ff35 	bl	8000b18 <__aeabi_dcmpeq>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d033      	beq.n	8007d1a <_printf_float+0x26a>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4a41      	ldr	r2, [pc, #260]	; (8007dbc <_printf_float+0x30c>)
 8007cb6:	4631      	mov	r1, r6
 8007cb8:	4628      	mov	r0, r5
 8007cba:	47b8      	blx	r7
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	f43f af54 	beq.w	8007b6a <_printf_float+0xba>
 8007cc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	db02      	blt.n	8007cd0 <_printf_float+0x220>
 8007cca:	6823      	ldr	r3, [r4, #0]
 8007ccc:	07d8      	lsls	r0, r3, #31
 8007cce:	d50f      	bpl.n	8007cf0 <_printf_float+0x240>
 8007cd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cd4:	4631      	mov	r1, r6
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	47b8      	blx	r7
 8007cda:	3001      	adds	r0, #1
 8007cdc:	f43f af45 	beq.w	8007b6a <_printf_float+0xba>
 8007ce0:	f04f 0800 	mov.w	r8, #0
 8007ce4:	f104 091a 	add.w	r9, r4, #26
 8007ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cea:	3b01      	subs	r3, #1
 8007cec:	4543      	cmp	r3, r8
 8007cee:	dc09      	bgt.n	8007d04 <_printf_float+0x254>
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	079b      	lsls	r3, r3, #30
 8007cf4:	f100 8103 	bmi.w	8007efe <_printf_float+0x44e>
 8007cf8:	68e0      	ldr	r0, [r4, #12]
 8007cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cfc:	4298      	cmp	r0, r3
 8007cfe:	bfb8      	it	lt
 8007d00:	4618      	movlt	r0, r3
 8007d02:	e734      	b.n	8007b6e <_printf_float+0xbe>
 8007d04:	2301      	movs	r3, #1
 8007d06:	464a      	mov	r2, r9
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b8      	blx	r7
 8007d0e:	3001      	adds	r0, #1
 8007d10:	f43f af2b 	beq.w	8007b6a <_printf_float+0xba>
 8007d14:	f108 0801 	add.w	r8, r8, #1
 8007d18:	e7e6      	b.n	8007ce8 <_printf_float+0x238>
 8007d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	dc2b      	bgt.n	8007d78 <_printf_float+0x2c8>
 8007d20:	2301      	movs	r3, #1
 8007d22:	4a26      	ldr	r2, [pc, #152]	; (8007dbc <_printf_float+0x30c>)
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b8      	blx	r7
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	f43f af1d 	beq.w	8007b6a <_printf_float+0xba>
 8007d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d32:	b923      	cbnz	r3, 8007d3e <_printf_float+0x28e>
 8007d34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d36:	b913      	cbnz	r3, 8007d3e <_printf_float+0x28e>
 8007d38:	6823      	ldr	r3, [r4, #0]
 8007d3a:	07d9      	lsls	r1, r3, #31
 8007d3c:	d5d8      	bpl.n	8007cf0 <_printf_float+0x240>
 8007d3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d42:	4631      	mov	r1, r6
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b8      	blx	r7
 8007d48:	3001      	adds	r0, #1
 8007d4a:	f43f af0e 	beq.w	8007b6a <_printf_float+0xba>
 8007d4e:	f04f 0900 	mov.w	r9, #0
 8007d52:	f104 0a1a 	add.w	sl, r4, #26
 8007d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d58:	425b      	negs	r3, r3
 8007d5a:	454b      	cmp	r3, r9
 8007d5c:	dc01      	bgt.n	8007d62 <_printf_float+0x2b2>
 8007d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d60:	e794      	b.n	8007c8c <_printf_float+0x1dc>
 8007d62:	2301      	movs	r3, #1
 8007d64:	4652      	mov	r2, sl
 8007d66:	4631      	mov	r1, r6
 8007d68:	4628      	mov	r0, r5
 8007d6a:	47b8      	blx	r7
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	f43f aefc 	beq.w	8007b6a <_printf_float+0xba>
 8007d72:	f109 0901 	add.w	r9, r9, #1
 8007d76:	e7ee      	b.n	8007d56 <_printf_float+0x2a6>
 8007d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	bfa8      	it	ge
 8007d80:	461a      	movge	r2, r3
 8007d82:	2a00      	cmp	r2, #0
 8007d84:	4691      	mov	r9, r2
 8007d86:	dd07      	ble.n	8007d98 <_printf_float+0x2e8>
 8007d88:	4613      	mov	r3, r2
 8007d8a:	4631      	mov	r1, r6
 8007d8c:	4642      	mov	r2, r8
 8007d8e:	4628      	mov	r0, r5
 8007d90:	47b8      	blx	r7
 8007d92:	3001      	adds	r0, #1
 8007d94:	f43f aee9 	beq.w	8007b6a <_printf_float+0xba>
 8007d98:	f104 031a 	add.w	r3, r4, #26
 8007d9c:	f04f 0b00 	mov.w	fp, #0
 8007da0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007da4:	9306      	str	r3, [sp, #24]
 8007da6:	e015      	b.n	8007dd4 <_printf_float+0x324>
 8007da8:	7fefffff 	.word	0x7fefffff
 8007dac:	0800b1f4 	.word	0x0800b1f4
 8007db0:	0800b1f0 	.word	0x0800b1f0
 8007db4:	0800b1fc 	.word	0x0800b1fc
 8007db8:	0800b1f8 	.word	0x0800b1f8
 8007dbc:	0800b200 	.word	0x0800b200
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	9a06      	ldr	r2, [sp, #24]
 8007dc4:	4631      	mov	r1, r6
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	47b8      	blx	r7
 8007dca:	3001      	adds	r0, #1
 8007dcc:	f43f aecd 	beq.w	8007b6a <_printf_float+0xba>
 8007dd0:	f10b 0b01 	add.w	fp, fp, #1
 8007dd4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007dd8:	ebaa 0309 	sub.w	r3, sl, r9
 8007ddc:	455b      	cmp	r3, fp
 8007dde:	dcef      	bgt.n	8007dc0 <_printf_float+0x310>
 8007de0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007de4:	429a      	cmp	r2, r3
 8007de6:	44d0      	add	r8, sl
 8007de8:	db15      	blt.n	8007e16 <_printf_float+0x366>
 8007dea:	6823      	ldr	r3, [r4, #0]
 8007dec:	07da      	lsls	r2, r3, #31
 8007dee:	d412      	bmi.n	8007e16 <_printf_float+0x366>
 8007df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007df2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007df4:	eba3 020a 	sub.w	r2, r3, sl
 8007df8:	eba3 0a01 	sub.w	sl, r3, r1
 8007dfc:	4592      	cmp	sl, r2
 8007dfe:	bfa8      	it	ge
 8007e00:	4692      	movge	sl, r2
 8007e02:	f1ba 0f00 	cmp.w	sl, #0
 8007e06:	dc0e      	bgt.n	8007e26 <_printf_float+0x376>
 8007e08:	f04f 0800 	mov.w	r8, #0
 8007e0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e10:	f104 091a 	add.w	r9, r4, #26
 8007e14:	e019      	b.n	8007e4a <_printf_float+0x39a>
 8007e16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e1a:	4631      	mov	r1, r6
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	47b8      	blx	r7
 8007e20:	3001      	adds	r0, #1
 8007e22:	d1e5      	bne.n	8007df0 <_printf_float+0x340>
 8007e24:	e6a1      	b.n	8007b6a <_printf_float+0xba>
 8007e26:	4653      	mov	r3, sl
 8007e28:	4642      	mov	r2, r8
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	47b8      	blx	r7
 8007e30:	3001      	adds	r0, #1
 8007e32:	d1e9      	bne.n	8007e08 <_printf_float+0x358>
 8007e34:	e699      	b.n	8007b6a <_printf_float+0xba>
 8007e36:	2301      	movs	r3, #1
 8007e38:	464a      	mov	r2, r9
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	47b8      	blx	r7
 8007e40:	3001      	adds	r0, #1
 8007e42:	f43f ae92 	beq.w	8007b6a <_printf_float+0xba>
 8007e46:	f108 0801 	add.w	r8, r8, #1
 8007e4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e4e:	1a9b      	subs	r3, r3, r2
 8007e50:	eba3 030a 	sub.w	r3, r3, sl
 8007e54:	4543      	cmp	r3, r8
 8007e56:	dcee      	bgt.n	8007e36 <_printf_float+0x386>
 8007e58:	e74a      	b.n	8007cf0 <_printf_float+0x240>
 8007e5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e5c:	2a01      	cmp	r2, #1
 8007e5e:	dc01      	bgt.n	8007e64 <_printf_float+0x3b4>
 8007e60:	07db      	lsls	r3, r3, #31
 8007e62:	d53a      	bpl.n	8007eda <_printf_float+0x42a>
 8007e64:	2301      	movs	r3, #1
 8007e66:	4642      	mov	r2, r8
 8007e68:	4631      	mov	r1, r6
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	47b8      	blx	r7
 8007e6e:	3001      	adds	r0, #1
 8007e70:	f43f ae7b 	beq.w	8007b6a <_printf_float+0xba>
 8007e74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e78:	4631      	mov	r1, r6
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	47b8      	blx	r7
 8007e7e:	3001      	adds	r0, #1
 8007e80:	f108 0801 	add.w	r8, r8, #1
 8007e84:	f43f ae71 	beq.w	8007b6a <_printf_float+0xba>
 8007e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f103 3aff 	add.w	sl, r3, #4294967295
 8007e90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e94:	2300      	movs	r3, #0
 8007e96:	f7f8 fe3f 	bl	8000b18 <__aeabi_dcmpeq>
 8007e9a:	b9c8      	cbnz	r0, 8007ed0 <_printf_float+0x420>
 8007e9c:	4653      	mov	r3, sl
 8007e9e:	4642      	mov	r2, r8
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d10e      	bne.n	8007ec8 <_printf_float+0x418>
 8007eaa:	e65e      	b.n	8007b6a <_printf_float+0xba>
 8007eac:	2301      	movs	r3, #1
 8007eae:	4652      	mov	r2, sl
 8007eb0:	4631      	mov	r1, r6
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	47b8      	blx	r7
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	f43f ae57 	beq.w	8007b6a <_printf_float+0xba>
 8007ebc:	f108 0801 	add.w	r8, r8, #1
 8007ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	4543      	cmp	r3, r8
 8007ec6:	dcf1      	bgt.n	8007eac <_printf_float+0x3fc>
 8007ec8:	464b      	mov	r3, r9
 8007eca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007ece:	e6de      	b.n	8007c8e <_printf_float+0x1de>
 8007ed0:	f04f 0800 	mov.w	r8, #0
 8007ed4:	f104 0a1a 	add.w	sl, r4, #26
 8007ed8:	e7f2      	b.n	8007ec0 <_printf_float+0x410>
 8007eda:	2301      	movs	r3, #1
 8007edc:	e7df      	b.n	8007e9e <_printf_float+0x3ee>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	464a      	mov	r2, r9
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	47b8      	blx	r7
 8007ee8:	3001      	adds	r0, #1
 8007eea:	f43f ae3e 	beq.w	8007b6a <_printf_float+0xba>
 8007eee:	f108 0801 	add.w	r8, r8, #1
 8007ef2:	68e3      	ldr	r3, [r4, #12]
 8007ef4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ef6:	1a9b      	subs	r3, r3, r2
 8007ef8:	4543      	cmp	r3, r8
 8007efa:	dcf0      	bgt.n	8007ede <_printf_float+0x42e>
 8007efc:	e6fc      	b.n	8007cf8 <_printf_float+0x248>
 8007efe:	f04f 0800 	mov.w	r8, #0
 8007f02:	f104 0919 	add.w	r9, r4, #25
 8007f06:	e7f4      	b.n	8007ef2 <_printf_float+0x442>
 8007f08:	2900      	cmp	r1, #0
 8007f0a:	f43f ae8b 	beq.w	8007c24 <_printf_float+0x174>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007f14:	ab09      	add	r3, sp, #36	; 0x24
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	ec49 8b10 	vmov	d0, r8, r9
 8007f1c:	6022      	str	r2, [r4, #0]
 8007f1e:	f8cd a004 	str.w	sl, [sp, #4]
 8007f22:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f26:	4628      	mov	r0, r5
 8007f28:	f7ff fd2e 	bl	8007988 <__cvt>
 8007f2c:	4680      	mov	r8, r0
 8007f2e:	e648      	b.n	8007bc2 <_printf_float+0x112>

08007f30 <_printf_common>:
 8007f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f34:	4691      	mov	r9, r2
 8007f36:	461f      	mov	r7, r3
 8007f38:	688a      	ldr	r2, [r1, #8]
 8007f3a:	690b      	ldr	r3, [r1, #16]
 8007f3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f40:	4293      	cmp	r3, r2
 8007f42:	bfb8      	it	lt
 8007f44:	4613      	movlt	r3, r2
 8007f46:	f8c9 3000 	str.w	r3, [r9]
 8007f4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f4e:	4606      	mov	r6, r0
 8007f50:	460c      	mov	r4, r1
 8007f52:	b112      	cbz	r2, 8007f5a <_printf_common+0x2a>
 8007f54:	3301      	adds	r3, #1
 8007f56:	f8c9 3000 	str.w	r3, [r9]
 8007f5a:	6823      	ldr	r3, [r4, #0]
 8007f5c:	0699      	lsls	r1, r3, #26
 8007f5e:	bf42      	ittt	mi
 8007f60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007f64:	3302      	addmi	r3, #2
 8007f66:	f8c9 3000 	strmi.w	r3, [r9]
 8007f6a:	6825      	ldr	r5, [r4, #0]
 8007f6c:	f015 0506 	ands.w	r5, r5, #6
 8007f70:	d107      	bne.n	8007f82 <_printf_common+0x52>
 8007f72:	f104 0a19 	add.w	sl, r4, #25
 8007f76:	68e3      	ldr	r3, [r4, #12]
 8007f78:	f8d9 2000 	ldr.w	r2, [r9]
 8007f7c:	1a9b      	subs	r3, r3, r2
 8007f7e:	42ab      	cmp	r3, r5
 8007f80:	dc28      	bgt.n	8007fd4 <_printf_common+0xa4>
 8007f82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007f86:	6822      	ldr	r2, [r4, #0]
 8007f88:	3300      	adds	r3, #0
 8007f8a:	bf18      	it	ne
 8007f8c:	2301      	movne	r3, #1
 8007f8e:	0692      	lsls	r2, r2, #26
 8007f90:	d42d      	bmi.n	8007fee <_printf_common+0xbe>
 8007f92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f96:	4639      	mov	r1, r7
 8007f98:	4630      	mov	r0, r6
 8007f9a:	47c0      	blx	r8
 8007f9c:	3001      	adds	r0, #1
 8007f9e:	d020      	beq.n	8007fe2 <_printf_common+0xb2>
 8007fa0:	6823      	ldr	r3, [r4, #0]
 8007fa2:	68e5      	ldr	r5, [r4, #12]
 8007fa4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fa8:	f003 0306 	and.w	r3, r3, #6
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	bf08      	it	eq
 8007fb0:	1aad      	subeq	r5, r5, r2
 8007fb2:	68a3      	ldr	r3, [r4, #8]
 8007fb4:	6922      	ldr	r2, [r4, #16]
 8007fb6:	bf0c      	ite	eq
 8007fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fbc:	2500      	movne	r5, #0
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	bfc4      	itt	gt
 8007fc2:	1a9b      	subgt	r3, r3, r2
 8007fc4:	18ed      	addgt	r5, r5, r3
 8007fc6:	f04f 0900 	mov.w	r9, #0
 8007fca:	341a      	adds	r4, #26
 8007fcc:	454d      	cmp	r5, r9
 8007fce:	d11a      	bne.n	8008006 <_printf_common+0xd6>
 8007fd0:	2000      	movs	r0, #0
 8007fd2:	e008      	b.n	8007fe6 <_printf_common+0xb6>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	4652      	mov	r2, sl
 8007fd8:	4639      	mov	r1, r7
 8007fda:	4630      	mov	r0, r6
 8007fdc:	47c0      	blx	r8
 8007fde:	3001      	adds	r0, #1
 8007fe0:	d103      	bne.n	8007fea <_printf_common+0xba>
 8007fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fea:	3501      	adds	r5, #1
 8007fec:	e7c3      	b.n	8007f76 <_printf_common+0x46>
 8007fee:	18e1      	adds	r1, r4, r3
 8007ff0:	1c5a      	adds	r2, r3, #1
 8007ff2:	2030      	movs	r0, #48	; 0x30
 8007ff4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ff8:	4422      	add	r2, r4
 8007ffa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ffe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008002:	3302      	adds	r3, #2
 8008004:	e7c5      	b.n	8007f92 <_printf_common+0x62>
 8008006:	2301      	movs	r3, #1
 8008008:	4622      	mov	r2, r4
 800800a:	4639      	mov	r1, r7
 800800c:	4630      	mov	r0, r6
 800800e:	47c0      	blx	r8
 8008010:	3001      	adds	r0, #1
 8008012:	d0e6      	beq.n	8007fe2 <_printf_common+0xb2>
 8008014:	f109 0901 	add.w	r9, r9, #1
 8008018:	e7d8      	b.n	8007fcc <_printf_common+0x9c>
	...

0800801c <_printf_i>:
 800801c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008020:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008024:	460c      	mov	r4, r1
 8008026:	7e09      	ldrb	r1, [r1, #24]
 8008028:	b085      	sub	sp, #20
 800802a:	296e      	cmp	r1, #110	; 0x6e
 800802c:	4617      	mov	r7, r2
 800802e:	4606      	mov	r6, r0
 8008030:	4698      	mov	r8, r3
 8008032:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008034:	f000 80b3 	beq.w	800819e <_printf_i+0x182>
 8008038:	d822      	bhi.n	8008080 <_printf_i+0x64>
 800803a:	2963      	cmp	r1, #99	; 0x63
 800803c:	d036      	beq.n	80080ac <_printf_i+0x90>
 800803e:	d80a      	bhi.n	8008056 <_printf_i+0x3a>
 8008040:	2900      	cmp	r1, #0
 8008042:	f000 80b9 	beq.w	80081b8 <_printf_i+0x19c>
 8008046:	2958      	cmp	r1, #88	; 0x58
 8008048:	f000 8083 	beq.w	8008152 <_printf_i+0x136>
 800804c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008050:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008054:	e032      	b.n	80080bc <_printf_i+0xa0>
 8008056:	2964      	cmp	r1, #100	; 0x64
 8008058:	d001      	beq.n	800805e <_printf_i+0x42>
 800805a:	2969      	cmp	r1, #105	; 0x69
 800805c:	d1f6      	bne.n	800804c <_printf_i+0x30>
 800805e:	6820      	ldr	r0, [r4, #0]
 8008060:	6813      	ldr	r3, [r2, #0]
 8008062:	0605      	lsls	r5, r0, #24
 8008064:	f103 0104 	add.w	r1, r3, #4
 8008068:	d52a      	bpl.n	80080c0 <_printf_i+0xa4>
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	6011      	str	r1, [r2, #0]
 800806e:	2b00      	cmp	r3, #0
 8008070:	da03      	bge.n	800807a <_printf_i+0x5e>
 8008072:	222d      	movs	r2, #45	; 0x2d
 8008074:	425b      	negs	r3, r3
 8008076:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800807a:	486f      	ldr	r0, [pc, #444]	; (8008238 <_printf_i+0x21c>)
 800807c:	220a      	movs	r2, #10
 800807e:	e039      	b.n	80080f4 <_printf_i+0xd8>
 8008080:	2973      	cmp	r1, #115	; 0x73
 8008082:	f000 809d 	beq.w	80081c0 <_printf_i+0x1a4>
 8008086:	d808      	bhi.n	800809a <_printf_i+0x7e>
 8008088:	296f      	cmp	r1, #111	; 0x6f
 800808a:	d020      	beq.n	80080ce <_printf_i+0xb2>
 800808c:	2970      	cmp	r1, #112	; 0x70
 800808e:	d1dd      	bne.n	800804c <_printf_i+0x30>
 8008090:	6823      	ldr	r3, [r4, #0]
 8008092:	f043 0320 	orr.w	r3, r3, #32
 8008096:	6023      	str	r3, [r4, #0]
 8008098:	e003      	b.n	80080a2 <_printf_i+0x86>
 800809a:	2975      	cmp	r1, #117	; 0x75
 800809c:	d017      	beq.n	80080ce <_printf_i+0xb2>
 800809e:	2978      	cmp	r1, #120	; 0x78
 80080a0:	d1d4      	bne.n	800804c <_printf_i+0x30>
 80080a2:	2378      	movs	r3, #120	; 0x78
 80080a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080a8:	4864      	ldr	r0, [pc, #400]	; (800823c <_printf_i+0x220>)
 80080aa:	e055      	b.n	8008158 <_printf_i+0x13c>
 80080ac:	6813      	ldr	r3, [r2, #0]
 80080ae:	1d19      	adds	r1, r3, #4
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	6011      	str	r1, [r2, #0]
 80080b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080bc:	2301      	movs	r3, #1
 80080be:	e08c      	b.n	80081da <_printf_i+0x1be>
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	6011      	str	r1, [r2, #0]
 80080c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080c8:	bf18      	it	ne
 80080ca:	b21b      	sxthne	r3, r3
 80080cc:	e7cf      	b.n	800806e <_printf_i+0x52>
 80080ce:	6813      	ldr	r3, [r2, #0]
 80080d0:	6825      	ldr	r5, [r4, #0]
 80080d2:	1d18      	adds	r0, r3, #4
 80080d4:	6010      	str	r0, [r2, #0]
 80080d6:	0628      	lsls	r0, r5, #24
 80080d8:	d501      	bpl.n	80080de <_printf_i+0xc2>
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	e002      	b.n	80080e4 <_printf_i+0xc8>
 80080de:	0668      	lsls	r0, r5, #25
 80080e0:	d5fb      	bpl.n	80080da <_printf_i+0xbe>
 80080e2:	881b      	ldrh	r3, [r3, #0]
 80080e4:	4854      	ldr	r0, [pc, #336]	; (8008238 <_printf_i+0x21c>)
 80080e6:	296f      	cmp	r1, #111	; 0x6f
 80080e8:	bf14      	ite	ne
 80080ea:	220a      	movne	r2, #10
 80080ec:	2208      	moveq	r2, #8
 80080ee:	2100      	movs	r1, #0
 80080f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080f4:	6865      	ldr	r5, [r4, #4]
 80080f6:	60a5      	str	r5, [r4, #8]
 80080f8:	2d00      	cmp	r5, #0
 80080fa:	f2c0 8095 	blt.w	8008228 <_printf_i+0x20c>
 80080fe:	6821      	ldr	r1, [r4, #0]
 8008100:	f021 0104 	bic.w	r1, r1, #4
 8008104:	6021      	str	r1, [r4, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d13d      	bne.n	8008186 <_printf_i+0x16a>
 800810a:	2d00      	cmp	r5, #0
 800810c:	f040 808e 	bne.w	800822c <_printf_i+0x210>
 8008110:	4665      	mov	r5, ip
 8008112:	2a08      	cmp	r2, #8
 8008114:	d10b      	bne.n	800812e <_printf_i+0x112>
 8008116:	6823      	ldr	r3, [r4, #0]
 8008118:	07db      	lsls	r3, r3, #31
 800811a:	d508      	bpl.n	800812e <_printf_i+0x112>
 800811c:	6923      	ldr	r3, [r4, #16]
 800811e:	6862      	ldr	r2, [r4, #4]
 8008120:	429a      	cmp	r2, r3
 8008122:	bfde      	ittt	le
 8008124:	2330      	movle	r3, #48	; 0x30
 8008126:	f805 3c01 	strble.w	r3, [r5, #-1]
 800812a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800812e:	ebac 0305 	sub.w	r3, ip, r5
 8008132:	6123      	str	r3, [r4, #16]
 8008134:	f8cd 8000 	str.w	r8, [sp]
 8008138:	463b      	mov	r3, r7
 800813a:	aa03      	add	r2, sp, #12
 800813c:	4621      	mov	r1, r4
 800813e:	4630      	mov	r0, r6
 8008140:	f7ff fef6 	bl	8007f30 <_printf_common>
 8008144:	3001      	adds	r0, #1
 8008146:	d14d      	bne.n	80081e4 <_printf_i+0x1c8>
 8008148:	f04f 30ff 	mov.w	r0, #4294967295
 800814c:	b005      	add	sp, #20
 800814e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008152:	4839      	ldr	r0, [pc, #228]	; (8008238 <_printf_i+0x21c>)
 8008154:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008158:	6813      	ldr	r3, [r2, #0]
 800815a:	6821      	ldr	r1, [r4, #0]
 800815c:	1d1d      	adds	r5, r3, #4
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6015      	str	r5, [r2, #0]
 8008162:	060a      	lsls	r2, r1, #24
 8008164:	d50b      	bpl.n	800817e <_printf_i+0x162>
 8008166:	07ca      	lsls	r2, r1, #31
 8008168:	bf44      	itt	mi
 800816a:	f041 0120 	orrmi.w	r1, r1, #32
 800816e:	6021      	strmi	r1, [r4, #0]
 8008170:	b91b      	cbnz	r3, 800817a <_printf_i+0x15e>
 8008172:	6822      	ldr	r2, [r4, #0]
 8008174:	f022 0220 	bic.w	r2, r2, #32
 8008178:	6022      	str	r2, [r4, #0]
 800817a:	2210      	movs	r2, #16
 800817c:	e7b7      	b.n	80080ee <_printf_i+0xd2>
 800817e:	064d      	lsls	r5, r1, #25
 8008180:	bf48      	it	mi
 8008182:	b29b      	uxthmi	r3, r3
 8008184:	e7ef      	b.n	8008166 <_printf_i+0x14a>
 8008186:	4665      	mov	r5, ip
 8008188:	fbb3 f1f2 	udiv	r1, r3, r2
 800818c:	fb02 3311 	mls	r3, r2, r1, r3
 8008190:	5cc3      	ldrb	r3, [r0, r3]
 8008192:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008196:	460b      	mov	r3, r1
 8008198:	2900      	cmp	r1, #0
 800819a:	d1f5      	bne.n	8008188 <_printf_i+0x16c>
 800819c:	e7b9      	b.n	8008112 <_printf_i+0xf6>
 800819e:	6813      	ldr	r3, [r2, #0]
 80081a0:	6825      	ldr	r5, [r4, #0]
 80081a2:	6961      	ldr	r1, [r4, #20]
 80081a4:	1d18      	adds	r0, r3, #4
 80081a6:	6010      	str	r0, [r2, #0]
 80081a8:	0628      	lsls	r0, r5, #24
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	d501      	bpl.n	80081b2 <_printf_i+0x196>
 80081ae:	6019      	str	r1, [r3, #0]
 80081b0:	e002      	b.n	80081b8 <_printf_i+0x19c>
 80081b2:	066a      	lsls	r2, r5, #25
 80081b4:	d5fb      	bpl.n	80081ae <_printf_i+0x192>
 80081b6:	8019      	strh	r1, [r3, #0]
 80081b8:	2300      	movs	r3, #0
 80081ba:	6123      	str	r3, [r4, #16]
 80081bc:	4665      	mov	r5, ip
 80081be:	e7b9      	b.n	8008134 <_printf_i+0x118>
 80081c0:	6813      	ldr	r3, [r2, #0]
 80081c2:	1d19      	adds	r1, r3, #4
 80081c4:	6011      	str	r1, [r2, #0]
 80081c6:	681d      	ldr	r5, [r3, #0]
 80081c8:	6862      	ldr	r2, [r4, #4]
 80081ca:	2100      	movs	r1, #0
 80081cc:	4628      	mov	r0, r5
 80081ce:	f7f8 f82f 	bl	8000230 <memchr>
 80081d2:	b108      	cbz	r0, 80081d8 <_printf_i+0x1bc>
 80081d4:	1b40      	subs	r0, r0, r5
 80081d6:	6060      	str	r0, [r4, #4]
 80081d8:	6863      	ldr	r3, [r4, #4]
 80081da:	6123      	str	r3, [r4, #16]
 80081dc:	2300      	movs	r3, #0
 80081de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081e2:	e7a7      	b.n	8008134 <_printf_i+0x118>
 80081e4:	6923      	ldr	r3, [r4, #16]
 80081e6:	462a      	mov	r2, r5
 80081e8:	4639      	mov	r1, r7
 80081ea:	4630      	mov	r0, r6
 80081ec:	47c0      	blx	r8
 80081ee:	3001      	adds	r0, #1
 80081f0:	d0aa      	beq.n	8008148 <_printf_i+0x12c>
 80081f2:	6823      	ldr	r3, [r4, #0]
 80081f4:	079b      	lsls	r3, r3, #30
 80081f6:	d413      	bmi.n	8008220 <_printf_i+0x204>
 80081f8:	68e0      	ldr	r0, [r4, #12]
 80081fa:	9b03      	ldr	r3, [sp, #12]
 80081fc:	4298      	cmp	r0, r3
 80081fe:	bfb8      	it	lt
 8008200:	4618      	movlt	r0, r3
 8008202:	e7a3      	b.n	800814c <_printf_i+0x130>
 8008204:	2301      	movs	r3, #1
 8008206:	464a      	mov	r2, r9
 8008208:	4639      	mov	r1, r7
 800820a:	4630      	mov	r0, r6
 800820c:	47c0      	blx	r8
 800820e:	3001      	adds	r0, #1
 8008210:	d09a      	beq.n	8008148 <_printf_i+0x12c>
 8008212:	3501      	adds	r5, #1
 8008214:	68e3      	ldr	r3, [r4, #12]
 8008216:	9a03      	ldr	r2, [sp, #12]
 8008218:	1a9b      	subs	r3, r3, r2
 800821a:	42ab      	cmp	r3, r5
 800821c:	dcf2      	bgt.n	8008204 <_printf_i+0x1e8>
 800821e:	e7eb      	b.n	80081f8 <_printf_i+0x1dc>
 8008220:	2500      	movs	r5, #0
 8008222:	f104 0919 	add.w	r9, r4, #25
 8008226:	e7f5      	b.n	8008214 <_printf_i+0x1f8>
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1ac      	bne.n	8008186 <_printf_i+0x16a>
 800822c:	7803      	ldrb	r3, [r0, #0]
 800822e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008232:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008236:	e76c      	b.n	8008112 <_printf_i+0xf6>
 8008238:	0800b202 	.word	0x0800b202
 800823c:	0800b213 	.word	0x0800b213

08008240 <siprintf>:
 8008240:	b40e      	push	{r1, r2, r3}
 8008242:	b500      	push	{lr}
 8008244:	b09c      	sub	sp, #112	; 0x70
 8008246:	ab1d      	add	r3, sp, #116	; 0x74
 8008248:	9002      	str	r0, [sp, #8]
 800824a:	9006      	str	r0, [sp, #24]
 800824c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008250:	4809      	ldr	r0, [pc, #36]	; (8008278 <siprintf+0x38>)
 8008252:	9107      	str	r1, [sp, #28]
 8008254:	9104      	str	r1, [sp, #16]
 8008256:	4909      	ldr	r1, [pc, #36]	; (800827c <siprintf+0x3c>)
 8008258:	f853 2b04 	ldr.w	r2, [r3], #4
 800825c:	9105      	str	r1, [sp, #20]
 800825e:	6800      	ldr	r0, [r0, #0]
 8008260:	9301      	str	r3, [sp, #4]
 8008262:	a902      	add	r1, sp, #8
 8008264:	f002 fd76 	bl	800ad54 <_svfiprintf_r>
 8008268:	9b02      	ldr	r3, [sp, #8]
 800826a:	2200      	movs	r2, #0
 800826c:	701a      	strb	r2, [r3, #0]
 800826e:	b01c      	add	sp, #112	; 0x70
 8008270:	f85d eb04 	ldr.w	lr, [sp], #4
 8008274:	b003      	add	sp, #12
 8008276:	4770      	bx	lr
 8008278:	20000278 	.word	0x20000278
 800827c:	ffff0208 	.word	0xffff0208

08008280 <sulp>:
 8008280:	b570      	push	{r4, r5, r6, lr}
 8008282:	4604      	mov	r4, r0
 8008284:	460d      	mov	r5, r1
 8008286:	ec45 4b10 	vmov	d0, r4, r5
 800828a:	4616      	mov	r6, r2
 800828c:	f002 fb1e 	bl	800a8cc <__ulp>
 8008290:	ec51 0b10 	vmov	r0, r1, d0
 8008294:	b17e      	cbz	r6, 80082b6 <sulp+0x36>
 8008296:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800829a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800829e:	2b00      	cmp	r3, #0
 80082a0:	dd09      	ble.n	80082b6 <sulp+0x36>
 80082a2:	051b      	lsls	r3, r3, #20
 80082a4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80082a8:	2400      	movs	r4, #0
 80082aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80082ae:	4622      	mov	r2, r4
 80082b0:	462b      	mov	r3, r5
 80082b2:	f7f8 f9c9 	bl	8000648 <__aeabi_dmul>
 80082b6:	bd70      	pop	{r4, r5, r6, pc}

080082b8 <_strtod_l>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	461f      	mov	r7, r3
 80082be:	b0a1      	sub	sp, #132	; 0x84
 80082c0:	2300      	movs	r3, #0
 80082c2:	4681      	mov	r9, r0
 80082c4:	4638      	mov	r0, r7
 80082c6:	460e      	mov	r6, r1
 80082c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80082ca:	931c      	str	r3, [sp, #112]	; 0x70
 80082cc:	f001 fffd 	bl	800a2ca <__localeconv_l>
 80082d0:	4680      	mov	r8, r0
 80082d2:	6800      	ldr	r0, [r0, #0]
 80082d4:	f7f7 ffa4 	bl	8000220 <strlen>
 80082d8:	f04f 0a00 	mov.w	sl, #0
 80082dc:	4604      	mov	r4, r0
 80082de:	f04f 0b00 	mov.w	fp, #0
 80082e2:	961b      	str	r6, [sp, #108]	; 0x6c
 80082e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082e6:	781a      	ldrb	r2, [r3, #0]
 80082e8:	2a0d      	cmp	r2, #13
 80082ea:	d832      	bhi.n	8008352 <_strtod_l+0x9a>
 80082ec:	2a09      	cmp	r2, #9
 80082ee:	d236      	bcs.n	800835e <_strtod_l+0xa6>
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	d03e      	beq.n	8008372 <_strtod_l+0xba>
 80082f4:	2300      	movs	r3, #0
 80082f6:	930d      	str	r3, [sp, #52]	; 0x34
 80082f8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80082fa:	782b      	ldrb	r3, [r5, #0]
 80082fc:	2b30      	cmp	r3, #48	; 0x30
 80082fe:	f040 80ac 	bne.w	800845a <_strtod_l+0x1a2>
 8008302:	786b      	ldrb	r3, [r5, #1]
 8008304:	2b58      	cmp	r3, #88	; 0x58
 8008306:	d001      	beq.n	800830c <_strtod_l+0x54>
 8008308:	2b78      	cmp	r3, #120	; 0x78
 800830a:	d167      	bne.n	80083dc <_strtod_l+0x124>
 800830c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800830e:	9301      	str	r3, [sp, #4]
 8008310:	ab1c      	add	r3, sp, #112	; 0x70
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	9702      	str	r7, [sp, #8]
 8008316:	ab1d      	add	r3, sp, #116	; 0x74
 8008318:	4a88      	ldr	r2, [pc, #544]	; (800853c <_strtod_l+0x284>)
 800831a:	a91b      	add	r1, sp, #108	; 0x6c
 800831c:	4648      	mov	r0, r9
 800831e:	f001 fcfa 	bl	8009d16 <__gethex>
 8008322:	f010 0407 	ands.w	r4, r0, #7
 8008326:	4606      	mov	r6, r0
 8008328:	d005      	beq.n	8008336 <_strtod_l+0x7e>
 800832a:	2c06      	cmp	r4, #6
 800832c:	d12b      	bne.n	8008386 <_strtod_l+0xce>
 800832e:	3501      	adds	r5, #1
 8008330:	2300      	movs	r3, #0
 8008332:	951b      	str	r5, [sp, #108]	; 0x6c
 8008334:	930d      	str	r3, [sp, #52]	; 0x34
 8008336:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008338:	2b00      	cmp	r3, #0
 800833a:	f040 859a 	bne.w	8008e72 <_strtod_l+0xbba>
 800833e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008340:	b1e3      	cbz	r3, 800837c <_strtod_l+0xc4>
 8008342:	4652      	mov	r2, sl
 8008344:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008348:	ec43 2b10 	vmov	d0, r2, r3
 800834c:	b021      	add	sp, #132	; 0x84
 800834e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008352:	2a2b      	cmp	r2, #43	; 0x2b
 8008354:	d015      	beq.n	8008382 <_strtod_l+0xca>
 8008356:	2a2d      	cmp	r2, #45	; 0x2d
 8008358:	d004      	beq.n	8008364 <_strtod_l+0xac>
 800835a:	2a20      	cmp	r2, #32
 800835c:	d1ca      	bne.n	80082f4 <_strtod_l+0x3c>
 800835e:	3301      	adds	r3, #1
 8008360:	931b      	str	r3, [sp, #108]	; 0x6c
 8008362:	e7bf      	b.n	80082e4 <_strtod_l+0x2c>
 8008364:	2201      	movs	r2, #1
 8008366:	920d      	str	r2, [sp, #52]	; 0x34
 8008368:	1c5a      	adds	r2, r3, #1
 800836a:	921b      	str	r2, [sp, #108]	; 0x6c
 800836c:	785b      	ldrb	r3, [r3, #1]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1c2      	bne.n	80082f8 <_strtod_l+0x40>
 8008372:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008374:	961b      	str	r6, [sp, #108]	; 0x6c
 8008376:	2b00      	cmp	r3, #0
 8008378:	f040 8579 	bne.w	8008e6e <_strtod_l+0xbb6>
 800837c:	4652      	mov	r2, sl
 800837e:	465b      	mov	r3, fp
 8008380:	e7e2      	b.n	8008348 <_strtod_l+0x90>
 8008382:	2200      	movs	r2, #0
 8008384:	e7ef      	b.n	8008366 <_strtod_l+0xae>
 8008386:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008388:	b13a      	cbz	r2, 800839a <_strtod_l+0xe2>
 800838a:	2135      	movs	r1, #53	; 0x35
 800838c:	a81e      	add	r0, sp, #120	; 0x78
 800838e:	f002 fb95 	bl	800aabc <__copybits>
 8008392:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008394:	4648      	mov	r0, r9
 8008396:	f002 f802 	bl	800a39e <_Bfree>
 800839a:	3c01      	subs	r4, #1
 800839c:	2c04      	cmp	r4, #4
 800839e:	d806      	bhi.n	80083ae <_strtod_l+0xf6>
 80083a0:	e8df f004 	tbb	[pc, r4]
 80083a4:	1714030a 	.word	0x1714030a
 80083a8:	0a          	.byte	0x0a
 80083a9:	00          	.byte	0x00
 80083aa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80083ae:	0730      	lsls	r0, r6, #28
 80083b0:	d5c1      	bpl.n	8008336 <_strtod_l+0x7e>
 80083b2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80083b6:	e7be      	b.n	8008336 <_strtod_l+0x7e>
 80083b8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80083bc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80083be:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80083c2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80083c6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80083ca:	e7f0      	b.n	80083ae <_strtod_l+0xf6>
 80083cc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8008540 <_strtod_l+0x288>
 80083d0:	e7ed      	b.n	80083ae <_strtod_l+0xf6>
 80083d2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80083d6:	f04f 3aff 	mov.w	sl, #4294967295
 80083da:	e7e8      	b.n	80083ae <_strtod_l+0xf6>
 80083dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083de:	1c5a      	adds	r2, r3, #1
 80083e0:	921b      	str	r2, [sp, #108]	; 0x6c
 80083e2:	785b      	ldrb	r3, [r3, #1]
 80083e4:	2b30      	cmp	r3, #48	; 0x30
 80083e6:	d0f9      	beq.n	80083dc <_strtod_l+0x124>
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d0a4      	beq.n	8008336 <_strtod_l+0x7e>
 80083ec:	2301      	movs	r3, #1
 80083ee:	2500      	movs	r5, #0
 80083f0:	9306      	str	r3, [sp, #24]
 80083f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083f4:	9308      	str	r3, [sp, #32]
 80083f6:	9507      	str	r5, [sp, #28]
 80083f8:	9505      	str	r5, [sp, #20]
 80083fa:	220a      	movs	r2, #10
 80083fc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80083fe:	7807      	ldrb	r7, [r0, #0]
 8008400:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008404:	b2d9      	uxtb	r1, r3
 8008406:	2909      	cmp	r1, #9
 8008408:	d929      	bls.n	800845e <_strtod_l+0x1a6>
 800840a:	4622      	mov	r2, r4
 800840c:	f8d8 1000 	ldr.w	r1, [r8]
 8008410:	f002 fda8 	bl	800af64 <strncmp>
 8008414:	2800      	cmp	r0, #0
 8008416:	d031      	beq.n	800847c <_strtod_l+0x1c4>
 8008418:	2000      	movs	r0, #0
 800841a:	9c05      	ldr	r4, [sp, #20]
 800841c:	9004      	str	r0, [sp, #16]
 800841e:	463b      	mov	r3, r7
 8008420:	4602      	mov	r2, r0
 8008422:	2b65      	cmp	r3, #101	; 0x65
 8008424:	d001      	beq.n	800842a <_strtod_l+0x172>
 8008426:	2b45      	cmp	r3, #69	; 0x45
 8008428:	d114      	bne.n	8008454 <_strtod_l+0x19c>
 800842a:	b924      	cbnz	r4, 8008436 <_strtod_l+0x17e>
 800842c:	b910      	cbnz	r0, 8008434 <_strtod_l+0x17c>
 800842e:	9b06      	ldr	r3, [sp, #24]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d09e      	beq.n	8008372 <_strtod_l+0xba>
 8008434:	2400      	movs	r4, #0
 8008436:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008438:	1c73      	adds	r3, r6, #1
 800843a:	931b      	str	r3, [sp, #108]	; 0x6c
 800843c:	7873      	ldrb	r3, [r6, #1]
 800843e:	2b2b      	cmp	r3, #43	; 0x2b
 8008440:	d078      	beq.n	8008534 <_strtod_l+0x27c>
 8008442:	2b2d      	cmp	r3, #45	; 0x2d
 8008444:	d070      	beq.n	8008528 <_strtod_l+0x270>
 8008446:	f04f 0c00 	mov.w	ip, #0
 800844a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800844e:	2f09      	cmp	r7, #9
 8008450:	d97c      	bls.n	800854c <_strtod_l+0x294>
 8008452:	961b      	str	r6, [sp, #108]	; 0x6c
 8008454:	f04f 0e00 	mov.w	lr, #0
 8008458:	e09a      	b.n	8008590 <_strtod_l+0x2d8>
 800845a:	2300      	movs	r3, #0
 800845c:	e7c7      	b.n	80083ee <_strtod_l+0x136>
 800845e:	9905      	ldr	r1, [sp, #20]
 8008460:	2908      	cmp	r1, #8
 8008462:	bfdd      	ittte	le
 8008464:	9907      	ldrle	r1, [sp, #28]
 8008466:	fb02 3301 	mlale	r3, r2, r1, r3
 800846a:	9307      	strle	r3, [sp, #28]
 800846c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8008470:	9b05      	ldr	r3, [sp, #20]
 8008472:	3001      	adds	r0, #1
 8008474:	3301      	adds	r3, #1
 8008476:	9305      	str	r3, [sp, #20]
 8008478:	901b      	str	r0, [sp, #108]	; 0x6c
 800847a:	e7bf      	b.n	80083fc <_strtod_l+0x144>
 800847c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800847e:	191a      	adds	r2, r3, r4
 8008480:	921b      	str	r2, [sp, #108]	; 0x6c
 8008482:	9a05      	ldr	r2, [sp, #20]
 8008484:	5d1b      	ldrb	r3, [r3, r4]
 8008486:	2a00      	cmp	r2, #0
 8008488:	d037      	beq.n	80084fa <_strtod_l+0x242>
 800848a:	9c05      	ldr	r4, [sp, #20]
 800848c:	4602      	mov	r2, r0
 800848e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008492:	2909      	cmp	r1, #9
 8008494:	d913      	bls.n	80084be <_strtod_l+0x206>
 8008496:	2101      	movs	r1, #1
 8008498:	9104      	str	r1, [sp, #16]
 800849a:	e7c2      	b.n	8008422 <_strtod_l+0x16a>
 800849c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	921b      	str	r2, [sp, #108]	; 0x6c
 80084a2:	785b      	ldrb	r3, [r3, #1]
 80084a4:	3001      	adds	r0, #1
 80084a6:	2b30      	cmp	r3, #48	; 0x30
 80084a8:	d0f8      	beq.n	800849c <_strtod_l+0x1e4>
 80084aa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80084ae:	2a08      	cmp	r2, #8
 80084b0:	f200 84e4 	bhi.w	8008e7c <_strtod_l+0xbc4>
 80084b4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80084b6:	9208      	str	r2, [sp, #32]
 80084b8:	4602      	mov	r2, r0
 80084ba:	2000      	movs	r0, #0
 80084bc:	4604      	mov	r4, r0
 80084be:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80084c2:	f100 0101 	add.w	r1, r0, #1
 80084c6:	d012      	beq.n	80084ee <_strtod_l+0x236>
 80084c8:	440a      	add	r2, r1
 80084ca:	eb00 0c04 	add.w	ip, r0, r4
 80084ce:	4621      	mov	r1, r4
 80084d0:	270a      	movs	r7, #10
 80084d2:	458c      	cmp	ip, r1
 80084d4:	d113      	bne.n	80084fe <_strtod_l+0x246>
 80084d6:	1821      	adds	r1, r4, r0
 80084d8:	2908      	cmp	r1, #8
 80084da:	f104 0401 	add.w	r4, r4, #1
 80084de:	4404      	add	r4, r0
 80084e0:	dc19      	bgt.n	8008516 <_strtod_l+0x25e>
 80084e2:	9b07      	ldr	r3, [sp, #28]
 80084e4:	210a      	movs	r1, #10
 80084e6:	fb01 e303 	mla	r3, r1, r3, lr
 80084ea:	9307      	str	r3, [sp, #28]
 80084ec:	2100      	movs	r1, #0
 80084ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80084f0:	1c58      	adds	r0, r3, #1
 80084f2:	901b      	str	r0, [sp, #108]	; 0x6c
 80084f4:	785b      	ldrb	r3, [r3, #1]
 80084f6:	4608      	mov	r0, r1
 80084f8:	e7c9      	b.n	800848e <_strtod_l+0x1d6>
 80084fa:	9805      	ldr	r0, [sp, #20]
 80084fc:	e7d3      	b.n	80084a6 <_strtod_l+0x1ee>
 80084fe:	2908      	cmp	r1, #8
 8008500:	f101 0101 	add.w	r1, r1, #1
 8008504:	dc03      	bgt.n	800850e <_strtod_l+0x256>
 8008506:	9b07      	ldr	r3, [sp, #28]
 8008508:	437b      	muls	r3, r7
 800850a:	9307      	str	r3, [sp, #28]
 800850c:	e7e1      	b.n	80084d2 <_strtod_l+0x21a>
 800850e:	2910      	cmp	r1, #16
 8008510:	bfd8      	it	le
 8008512:	437d      	mulle	r5, r7
 8008514:	e7dd      	b.n	80084d2 <_strtod_l+0x21a>
 8008516:	2c10      	cmp	r4, #16
 8008518:	bfdc      	itt	le
 800851a:	210a      	movle	r1, #10
 800851c:	fb01 e505 	mlale	r5, r1, r5, lr
 8008520:	e7e4      	b.n	80084ec <_strtod_l+0x234>
 8008522:	2301      	movs	r3, #1
 8008524:	9304      	str	r3, [sp, #16]
 8008526:	e781      	b.n	800842c <_strtod_l+0x174>
 8008528:	f04f 0c01 	mov.w	ip, #1
 800852c:	1cb3      	adds	r3, r6, #2
 800852e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008530:	78b3      	ldrb	r3, [r6, #2]
 8008532:	e78a      	b.n	800844a <_strtod_l+0x192>
 8008534:	f04f 0c00 	mov.w	ip, #0
 8008538:	e7f8      	b.n	800852c <_strtod_l+0x274>
 800853a:	bf00      	nop
 800853c:	0800b224 	.word	0x0800b224
 8008540:	7ff00000 	.word	0x7ff00000
 8008544:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008546:	1c5f      	adds	r7, r3, #1
 8008548:	971b      	str	r7, [sp, #108]	; 0x6c
 800854a:	785b      	ldrb	r3, [r3, #1]
 800854c:	2b30      	cmp	r3, #48	; 0x30
 800854e:	d0f9      	beq.n	8008544 <_strtod_l+0x28c>
 8008550:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8008554:	2f08      	cmp	r7, #8
 8008556:	f63f af7d 	bhi.w	8008454 <_strtod_l+0x19c>
 800855a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800855e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008560:	930a      	str	r3, [sp, #40]	; 0x28
 8008562:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008564:	1c5f      	adds	r7, r3, #1
 8008566:	971b      	str	r7, [sp, #108]	; 0x6c
 8008568:	785b      	ldrb	r3, [r3, #1]
 800856a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800856e:	f1b8 0f09 	cmp.w	r8, #9
 8008572:	d937      	bls.n	80085e4 <_strtod_l+0x32c>
 8008574:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008576:	1a7f      	subs	r7, r7, r1
 8008578:	2f08      	cmp	r7, #8
 800857a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800857e:	dc37      	bgt.n	80085f0 <_strtod_l+0x338>
 8008580:	45be      	cmp	lr, r7
 8008582:	bfa8      	it	ge
 8008584:	46be      	movge	lr, r7
 8008586:	f1bc 0f00 	cmp.w	ip, #0
 800858a:	d001      	beq.n	8008590 <_strtod_l+0x2d8>
 800858c:	f1ce 0e00 	rsb	lr, lr, #0
 8008590:	2c00      	cmp	r4, #0
 8008592:	d151      	bne.n	8008638 <_strtod_l+0x380>
 8008594:	2800      	cmp	r0, #0
 8008596:	f47f aece 	bne.w	8008336 <_strtod_l+0x7e>
 800859a:	9a06      	ldr	r2, [sp, #24]
 800859c:	2a00      	cmp	r2, #0
 800859e:	f47f aeca 	bne.w	8008336 <_strtod_l+0x7e>
 80085a2:	9a04      	ldr	r2, [sp, #16]
 80085a4:	2a00      	cmp	r2, #0
 80085a6:	f47f aee4 	bne.w	8008372 <_strtod_l+0xba>
 80085aa:	2b4e      	cmp	r3, #78	; 0x4e
 80085ac:	d027      	beq.n	80085fe <_strtod_l+0x346>
 80085ae:	dc21      	bgt.n	80085f4 <_strtod_l+0x33c>
 80085b0:	2b49      	cmp	r3, #73	; 0x49
 80085b2:	f47f aede 	bne.w	8008372 <_strtod_l+0xba>
 80085b6:	49a0      	ldr	r1, [pc, #640]	; (8008838 <_strtod_l+0x580>)
 80085b8:	a81b      	add	r0, sp, #108	; 0x6c
 80085ba:	f001 fddf 	bl	800a17c <__match>
 80085be:	2800      	cmp	r0, #0
 80085c0:	f43f aed7 	beq.w	8008372 <_strtod_l+0xba>
 80085c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085c6:	499d      	ldr	r1, [pc, #628]	; (800883c <_strtod_l+0x584>)
 80085c8:	3b01      	subs	r3, #1
 80085ca:	a81b      	add	r0, sp, #108	; 0x6c
 80085cc:	931b      	str	r3, [sp, #108]	; 0x6c
 80085ce:	f001 fdd5 	bl	800a17c <__match>
 80085d2:	b910      	cbnz	r0, 80085da <_strtod_l+0x322>
 80085d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085d6:	3301      	adds	r3, #1
 80085d8:	931b      	str	r3, [sp, #108]	; 0x6c
 80085da:	f8df b274 	ldr.w	fp, [pc, #628]	; 8008850 <_strtod_l+0x598>
 80085de:	f04f 0a00 	mov.w	sl, #0
 80085e2:	e6a8      	b.n	8008336 <_strtod_l+0x7e>
 80085e4:	210a      	movs	r1, #10
 80085e6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80085ea:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80085ee:	e7b8      	b.n	8008562 <_strtod_l+0x2aa>
 80085f0:	46be      	mov	lr, r7
 80085f2:	e7c8      	b.n	8008586 <_strtod_l+0x2ce>
 80085f4:	2b69      	cmp	r3, #105	; 0x69
 80085f6:	d0de      	beq.n	80085b6 <_strtod_l+0x2fe>
 80085f8:	2b6e      	cmp	r3, #110	; 0x6e
 80085fa:	f47f aeba 	bne.w	8008372 <_strtod_l+0xba>
 80085fe:	4990      	ldr	r1, [pc, #576]	; (8008840 <_strtod_l+0x588>)
 8008600:	a81b      	add	r0, sp, #108	; 0x6c
 8008602:	f001 fdbb 	bl	800a17c <__match>
 8008606:	2800      	cmp	r0, #0
 8008608:	f43f aeb3 	beq.w	8008372 <_strtod_l+0xba>
 800860c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	2b28      	cmp	r3, #40	; 0x28
 8008612:	d10e      	bne.n	8008632 <_strtod_l+0x37a>
 8008614:	aa1e      	add	r2, sp, #120	; 0x78
 8008616:	498b      	ldr	r1, [pc, #556]	; (8008844 <_strtod_l+0x58c>)
 8008618:	a81b      	add	r0, sp, #108	; 0x6c
 800861a:	f001 fdc3 	bl	800a1a4 <__hexnan>
 800861e:	2805      	cmp	r0, #5
 8008620:	d107      	bne.n	8008632 <_strtod_l+0x37a>
 8008622:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008624:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8008628:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800862c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008630:	e681      	b.n	8008336 <_strtod_l+0x7e>
 8008632:	f8df b224 	ldr.w	fp, [pc, #548]	; 8008858 <_strtod_l+0x5a0>
 8008636:	e7d2      	b.n	80085de <_strtod_l+0x326>
 8008638:	ebae 0302 	sub.w	r3, lr, r2
 800863c:	9306      	str	r3, [sp, #24]
 800863e:	9b05      	ldr	r3, [sp, #20]
 8008640:	9807      	ldr	r0, [sp, #28]
 8008642:	2b00      	cmp	r3, #0
 8008644:	bf08      	it	eq
 8008646:	4623      	moveq	r3, r4
 8008648:	2c10      	cmp	r4, #16
 800864a:	9305      	str	r3, [sp, #20]
 800864c:	46a0      	mov	r8, r4
 800864e:	bfa8      	it	ge
 8008650:	f04f 0810 	movge.w	r8, #16
 8008654:	f7f7 ff7e 	bl	8000554 <__aeabi_ui2d>
 8008658:	2c09      	cmp	r4, #9
 800865a:	4682      	mov	sl, r0
 800865c:	468b      	mov	fp, r1
 800865e:	dc13      	bgt.n	8008688 <_strtod_l+0x3d0>
 8008660:	9b06      	ldr	r3, [sp, #24]
 8008662:	2b00      	cmp	r3, #0
 8008664:	f43f ae67 	beq.w	8008336 <_strtod_l+0x7e>
 8008668:	9b06      	ldr	r3, [sp, #24]
 800866a:	dd7a      	ble.n	8008762 <_strtod_l+0x4aa>
 800866c:	2b16      	cmp	r3, #22
 800866e:	dc61      	bgt.n	8008734 <_strtod_l+0x47c>
 8008670:	4a75      	ldr	r2, [pc, #468]	; (8008848 <_strtod_l+0x590>)
 8008672:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8008676:	e9de 0100 	ldrd	r0, r1, [lr]
 800867a:	4652      	mov	r2, sl
 800867c:	465b      	mov	r3, fp
 800867e:	f7f7 ffe3 	bl	8000648 <__aeabi_dmul>
 8008682:	4682      	mov	sl, r0
 8008684:	468b      	mov	fp, r1
 8008686:	e656      	b.n	8008336 <_strtod_l+0x7e>
 8008688:	4b6f      	ldr	r3, [pc, #444]	; (8008848 <_strtod_l+0x590>)
 800868a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800868e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008692:	f7f7 ffd9 	bl	8000648 <__aeabi_dmul>
 8008696:	4606      	mov	r6, r0
 8008698:	4628      	mov	r0, r5
 800869a:	460f      	mov	r7, r1
 800869c:	f7f7 ff5a 	bl	8000554 <__aeabi_ui2d>
 80086a0:	4602      	mov	r2, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	4630      	mov	r0, r6
 80086a6:	4639      	mov	r1, r7
 80086a8:	f7f7 fe18 	bl	80002dc <__adddf3>
 80086ac:	2c0f      	cmp	r4, #15
 80086ae:	4682      	mov	sl, r0
 80086b0:	468b      	mov	fp, r1
 80086b2:	ddd5      	ble.n	8008660 <_strtod_l+0x3a8>
 80086b4:	9b06      	ldr	r3, [sp, #24]
 80086b6:	eba4 0808 	sub.w	r8, r4, r8
 80086ba:	4498      	add	r8, r3
 80086bc:	f1b8 0f00 	cmp.w	r8, #0
 80086c0:	f340 8096 	ble.w	80087f0 <_strtod_l+0x538>
 80086c4:	f018 030f 	ands.w	r3, r8, #15
 80086c8:	d00a      	beq.n	80086e0 <_strtod_l+0x428>
 80086ca:	495f      	ldr	r1, [pc, #380]	; (8008848 <_strtod_l+0x590>)
 80086cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80086d0:	4652      	mov	r2, sl
 80086d2:	465b      	mov	r3, fp
 80086d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086d8:	f7f7 ffb6 	bl	8000648 <__aeabi_dmul>
 80086dc:	4682      	mov	sl, r0
 80086de:	468b      	mov	fp, r1
 80086e0:	f038 080f 	bics.w	r8, r8, #15
 80086e4:	d073      	beq.n	80087ce <_strtod_l+0x516>
 80086e6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80086ea:	dd47      	ble.n	800877c <_strtod_l+0x4c4>
 80086ec:	2400      	movs	r4, #0
 80086ee:	46a0      	mov	r8, r4
 80086f0:	9407      	str	r4, [sp, #28]
 80086f2:	9405      	str	r4, [sp, #20]
 80086f4:	2322      	movs	r3, #34	; 0x22
 80086f6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8008850 <_strtod_l+0x598>
 80086fa:	f8c9 3000 	str.w	r3, [r9]
 80086fe:	f04f 0a00 	mov.w	sl, #0
 8008702:	9b07      	ldr	r3, [sp, #28]
 8008704:	2b00      	cmp	r3, #0
 8008706:	f43f ae16 	beq.w	8008336 <_strtod_l+0x7e>
 800870a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800870c:	4648      	mov	r0, r9
 800870e:	f001 fe46 	bl	800a39e <_Bfree>
 8008712:	9905      	ldr	r1, [sp, #20]
 8008714:	4648      	mov	r0, r9
 8008716:	f001 fe42 	bl	800a39e <_Bfree>
 800871a:	4641      	mov	r1, r8
 800871c:	4648      	mov	r0, r9
 800871e:	f001 fe3e 	bl	800a39e <_Bfree>
 8008722:	9907      	ldr	r1, [sp, #28]
 8008724:	4648      	mov	r0, r9
 8008726:	f001 fe3a 	bl	800a39e <_Bfree>
 800872a:	4621      	mov	r1, r4
 800872c:	4648      	mov	r0, r9
 800872e:	f001 fe36 	bl	800a39e <_Bfree>
 8008732:	e600      	b.n	8008336 <_strtod_l+0x7e>
 8008734:	9a06      	ldr	r2, [sp, #24]
 8008736:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800873a:	4293      	cmp	r3, r2
 800873c:	dbba      	blt.n	80086b4 <_strtod_l+0x3fc>
 800873e:	4d42      	ldr	r5, [pc, #264]	; (8008848 <_strtod_l+0x590>)
 8008740:	f1c4 040f 	rsb	r4, r4, #15
 8008744:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008748:	4652      	mov	r2, sl
 800874a:	465b      	mov	r3, fp
 800874c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008750:	f7f7 ff7a 	bl	8000648 <__aeabi_dmul>
 8008754:	9b06      	ldr	r3, [sp, #24]
 8008756:	1b1c      	subs	r4, r3, r4
 8008758:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800875c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008760:	e78d      	b.n	800867e <_strtod_l+0x3c6>
 8008762:	f113 0f16 	cmn.w	r3, #22
 8008766:	dba5      	blt.n	80086b4 <_strtod_l+0x3fc>
 8008768:	4a37      	ldr	r2, [pc, #220]	; (8008848 <_strtod_l+0x590>)
 800876a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800876e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8008772:	4650      	mov	r0, sl
 8008774:	4659      	mov	r1, fp
 8008776:	f7f8 f891 	bl	800089c <__aeabi_ddiv>
 800877a:	e782      	b.n	8008682 <_strtod_l+0x3ca>
 800877c:	2300      	movs	r3, #0
 800877e:	4e33      	ldr	r6, [pc, #204]	; (800884c <_strtod_l+0x594>)
 8008780:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008784:	4650      	mov	r0, sl
 8008786:	4659      	mov	r1, fp
 8008788:	461d      	mov	r5, r3
 800878a:	f1b8 0f01 	cmp.w	r8, #1
 800878e:	dc21      	bgt.n	80087d4 <_strtod_l+0x51c>
 8008790:	b10b      	cbz	r3, 8008796 <_strtod_l+0x4de>
 8008792:	4682      	mov	sl, r0
 8008794:	468b      	mov	fp, r1
 8008796:	4b2d      	ldr	r3, [pc, #180]	; (800884c <_strtod_l+0x594>)
 8008798:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800879c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80087a0:	4652      	mov	r2, sl
 80087a2:	465b      	mov	r3, fp
 80087a4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80087a8:	f7f7 ff4e 	bl	8000648 <__aeabi_dmul>
 80087ac:	4b28      	ldr	r3, [pc, #160]	; (8008850 <_strtod_l+0x598>)
 80087ae:	460a      	mov	r2, r1
 80087b0:	400b      	ands	r3, r1
 80087b2:	4928      	ldr	r1, [pc, #160]	; (8008854 <_strtod_l+0x59c>)
 80087b4:	428b      	cmp	r3, r1
 80087b6:	4682      	mov	sl, r0
 80087b8:	d898      	bhi.n	80086ec <_strtod_l+0x434>
 80087ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80087be:	428b      	cmp	r3, r1
 80087c0:	bf86      	itte	hi
 80087c2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800885c <_strtod_l+0x5a4>
 80087c6:	f04f 3aff 	movhi.w	sl, #4294967295
 80087ca:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80087ce:	2300      	movs	r3, #0
 80087d0:	9304      	str	r3, [sp, #16]
 80087d2:	e077      	b.n	80088c4 <_strtod_l+0x60c>
 80087d4:	f018 0f01 	tst.w	r8, #1
 80087d8:	d006      	beq.n	80087e8 <_strtod_l+0x530>
 80087da:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80087de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e2:	f7f7 ff31 	bl	8000648 <__aeabi_dmul>
 80087e6:	2301      	movs	r3, #1
 80087e8:	3501      	adds	r5, #1
 80087ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80087ee:	e7cc      	b.n	800878a <_strtod_l+0x4d2>
 80087f0:	d0ed      	beq.n	80087ce <_strtod_l+0x516>
 80087f2:	f1c8 0800 	rsb	r8, r8, #0
 80087f6:	f018 020f 	ands.w	r2, r8, #15
 80087fa:	d00a      	beq.n	8008812 <_strtod_l+0x55a>
 80087fc:	4b12      	ldr	r3, [pc, #72]	; (8008848 <_strtod_l+0x590>)
 80087fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008802:	4650      	mov	r0, sl
 8008804:	4659      	mov	r1, fp
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	f7f8 f847 	bl	800089c <__aeabi_ddiv>
 800880e:	4682      	mov	sl, r0
 8008810:	468b      	mov	fp, r1
 8008812:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008816:	d0da      	beq.n	80087ce <_strtod_l+0x516>
 8008818:	f1b8 0f1f 	cmp.w	r8, #31
 800881c:	dd20      	ble.n	8008860 <_strtod_l+0x5a8>
 800881e:	2400      	movs	r4, #0
 8008820:	46a0      	mov	r8, r4
 8008822:	9407      	str	r4, [sp, #28]
 8008824:	9405      	str	r4, [sp, #20]
 8008826:	2322      	movs	r3, #34	; 0x22
 8008828:	f04f 0a00 	mov.w	sl, #0
 800882c:	f04f 0b00 	mov.w	fp, #0
 8008830:	f8c9 3000 	str.w	r3, [r9]
 8008834:	e765      	b.n	8008702 <_strtod_l+0x44a>
 8008836:	bf00      	nop
 8008838:	0800b1f5 	.word	0x0800b1f5
 800883c:	0800b27b 	.word	0x0800b27b
 8008840:	0800b1fd 	.word	0x0800b1fd
 8008844:	0800b238 	.word	0x0800b238
 8008848:	0800b2b8 	.word	0x0800b2b8
 800884c:	0800b290 	.word	0x0800b290
 8008850:	7ff00000 	.word	0x7ff00000
 8008854:	7ca00000 	.word	0x7ca00000
 8008858:	fff80000 	.word	0xfff80000
 800885c:	7fefffff 	.word	0x7fefffff
 8008860:	f018 0310 	ands.w	r3, r8, #16
 8008864:	bf18      	it	ne
 8008866:	236a      	movne	r3, #106	; 0x6a
 8008868:	4da0      	ldr	r5, [pc, #640]	; (8008aec <_strtod_l+0x834>)
 800886a:	9304      	str	r3, [sp, #16]
 800886c:	4650      	mov	r0, sl
 800886e:	4659      	mov	r1, fp
 8008870:	2300      	movs	r3, #0
 8008872:	f1b8 0f00 	cmp.w	r8, #0
 8008876:	f300 810a 	bgt.w	8008a8e <_strtod_l+0x7d6>
 800887a:	b10b      	cbz	r3, 8008880 <_strtod_l+0x5c8>
 800887c:	4682      	mov	sl, r0
 800887e:	468b      	mov	fp, r1
 8008880:	9b04      	ldr	r3, [sp, #16]
 8008882:	b1bb      	cbz	r3, 80088b4 <_strtod_l+0x5fc>
 8008884:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008888:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800888c:	2b00      	cmp	r3, #0
 800888e:	4659      	mov	r1, fp
 8008890:	dd10      	ble.n	80088b4 <_strtod_l+0x5fc>
 8008892:	2b1f      	cmp	r3, #31
 8008894:	f340 8107 	ble.w	8008aa6 <_strtod_l+0x7ee>
 8008898:	2b34      	cmp	r3, #52	; 0x34
 800889a:	bfde      	ittt	le
 800889c:	3b20      	suble	r3, #32
 800889e:	f04f 32ff 	movle.w	r2, #4294967295
 80088a2:	fa02 f303 	lslle.w	r3, r2, r3
 80088a6:	f04f 0a00 	mov.w	sl, #0
 80088aa:	bfcc      	ite	gt
 80088ac:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80088b0:	ea03 0b01 	andle.w	fp, r3, r1
 80088b4:	2200      	movs	r2, #0
 80088b6:	2300      	movs	r3, #0
 80088b8:	4650      	mov	r0, sl
 80088ba:	4659      	mov	r1, fp
 80088bc:	f7f8 f92c 	bl	8000b18 <__aeabi_dcmpeq>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1ac      	bne.n	800881e <_strtod_l+0x566>
 80088c4:	9b07      	ldr	r3, [sp, #28]
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	9a05      	ldr	r2, [sp, #20]
 80088ca:	9908      	ldr	r1, [sp, #32]
 80088cc:	4623      	mov	r3, r4
 80088ce:	4648      	mov	r0, r9
 80088d0:	f001 fdb7 	bl	800a442 <__s2b>
 80088d4:	9007      	str	r0, [sp, #28]
 80088d6:	2800      	cmp	r0, #0
 80088d8:	f43f af08 	beq.w	80086ec <_strtod_l+0x434>
 80088dc:	9a06      	ldr	r2, [sp, #24]
 80088de:	9b06      	ldr	r3, [sp, #24]
 80088e0:	2a00      	cmp	r2, #0
 80088e2:	f1c3 0300 	rsb	r3, r3, #0
 80088e6:	bfa8      	it	ge
 80088e8:	2300      	movge	r3, #0
 80088ea:	930e      	str	r3, [sp, #56]	; 0x38
 80088ec:	2400      	movs	r4, #0
 80088ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80088f2:	9316      	str	r3, [sp, #88]	; 0x58
 80088f4:	46a0      	mov	r8, r4
 80088f6:	9b07      	ldr	r3, [sp, #28]
 80088f8:	4648      	mov	r0, r9
 80088fa:	6859      	ldr	r1, [r3, #4]
 80088fc:	f001 fd1b 	bl	800a336 <_Balloc>
 8008900:	9005      	str	r0, [sp, #20]
 8008902:	2800      	cmp	r0, #0
 8008904:	f43f aef6 	beq.w	80086f4 <_strtod_l+0x43c>
 8008908:	9b07      	ldr	r3, [sp, #28]
 800890a:	691a      	ldr	r2, [r3, #16]
 800890c:	3202      	adds	r2, #2
 800890e:	f103 010c 	add.w	r1, r3, #12
 8008912:	0092      	lsls	r2, r2, #2
 8008914:	300c      	adds	r0, #12
 8008916:	f001 fd03 	bl	800a320 <memcpy>
 800891a:	aa1e      	add	r2, sp, #120	; 0x78
 800891c:	a91d      	add	r1, sp, #116	; 0x74
 800891e:	ec4b ab10 	vmov	d0, sl, fp
 8008922:	4648      	mov	r0, r9
 8008924:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008928:	f002 f846 	bl	800a9b8 <__d2b>
 800892c:	901c      	str	r0, [sp, #112]	; 0x70
 800892e:	2800      	cmp	r0, #0
 8008930:	f43f aee0 	beq.w	80086f4 <_strtod_l+0x43c>
 8008934:	2101      	movs	r1, #1
 8008936:	4648      	mov	r0, r9
 8008938:	f001 fe0f 	bl	800a55a <__i2b>
 800893c:	4680      	mov	r8, r0
 800893e:	2800      	cmp	r0, #0
 8008940:	f43f aed8 	beq.w	80086f4 <_strtod_l+0x43c>
 8008944:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008946:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008948:	2e00      	cmp	r6, #0
 800894a:	bfab      	itete	ge
 800894c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800894e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008950:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008952:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8008954:	bfac      	ite	ge
 8008956:	18f7      	addge	r7, r6, r3
 8008958:	1b9d      	sublt	r5, r3, r6
 800895a:	9b04      	ldr	r3, [sp, #16]
 800895c:	1af6      	subs	r6, r6, r3
 800895e:	4416      	add	r6, r2
 8008960:	4b63      	ldr	r3, [pc, #396]	; (8008af0 <_strtod_l+0x838>)
 8008962:	3e01      	subs	r6, #1
 8008964:	429e      	cmp	r6, r3
 8008966:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800896a:	f280 80af 	bge.w	8008acc <_strtod_l+0x814>
 800896e:	1b9b      	subs	r3, r3, r6
 8008970:	2b1f      	cmp	r3, #31
 8008972:	eba2 0203 	sub.w	r2, r2, r3
 8008976:	f04f 0101 	mov.w	r1, #1
 800897a:	f300 809b 	bgt.w	8008ab4 <_strtod_l+0x7fc>
 800897e:	fa01 f303 	lsl.w	r3, r1, r3
 8008982:	930f      	str	r3, [sp, #60]	; 0x3c
 8008984:	2300      	movs	r3, #0
 8008986:	930a      	str	r3, [sp, #40]	; 0x28
 8008988:	18be      	adds	r6, r7, r2
 800898a:	9b04      	ldr	r3, [sp, #16]
 800898c:	42b7      	cmp	r7, r6
 800898e:	4415      	add	r5, r2
 8008990:	441d      	add	r5, r3
 8008992:	463b      	mov	r3, r7
 8008994:	bfa8      	it	ge
 8008996:	4633      	movge	r3, r6
 8008998:	42ab      	cmp	r3, r5
 800899a:	bfa8      	it	ge
 800899c:	462b      	movge	r3, r5
 800899e:	2b00      	cmp	r3, #0
 80089a0:	bfc2      	ittt	gt
 80089a2:	1af6      	subgt	r6, r6, r3
 80089a4:	1aed      	subgt	r5, r5, r3
 80089a6:	1aff      	subgt	r7, r7, r3
 80089a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089aa:	b1bb      	cbz	r3, 80089dc <_strtod_l+0x724>
 80089ac:	4641      	mov	r1, r8
 80089ae:	461a      	mov	r2, r3
 80089b0:	4648      	mov	r0, r9
 80089b2:	f001 fe71 	bl	800a698 <__pow5mult>
 80089b6:	4680      	mov	r8, r0
 80089b8:	2800      	cmp	r0, #0
 80089ba:	f43f ae9b 	beq.w	80086f4 <_strtod_l+0x43c>
 80089be:	4601      	mov	r1, r0
 80089c0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80089c2:	4648      	mov	r0, r9
 80089c4:	f001 fdd2 	bl	800a56c <__multiply>
 80089c8:	900c      	str	r0, [sp, #48]	; 0x30
 80089ca:	2800      	cmp	r0, #0
 80089cc:	f43f ae92 	beq.w	80086f4 <_strtod_l+0x43c>
 80089d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80089d2:	4648      	mov	r0, r9
 80089d4:	f001 fce3 	bl	800a39e <_Bfree>
 80089d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089da:	931c      	str	r3, [sp, #112]	; 0x70
 80089dc:	2e00      	cmp	r6, #0
 80089de:	dc7a      	bgt.n	8008ad6 <_strtod_l+0x81e>
 80089e0:	9b06      	ldr	r3, [sp, #24]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	dd08      	ble.n	80089f8 <_strtod_l+0x740>
 80089e6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80089e8:	9905      	ldr	r1, [sp, #20]
 80089ea:	4648      	mov	r0, r9
 80089ec:	f001 fe54 	bl	800a698 <__pow5mult>
 80089f0:	9005      	str	r0, [sp, #20]
 80089f2:	2800      	cmp	r0, #0
 80089f4:	f43f ae7e 	beq.w	80086f4 <_strtod_l+0x43c>
 80089f8:	2d00      	cmp	r5, #0
 80089fa:	dd08      	ble.n	8008a0e <_strtod_l+0x756>
 80089fc:	462a      	mov	r2, r5
 80089fe:	9905      	ldr	r1, [sp, #20]
 8008a00:	4648      	mov	r0, r9
 8008a02:	f001 fe97 	bl	800a734 <__lshift>
 8008a06:	9005      	str	r0, [sp, #20]
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	f43f ae73 	beq.w	80086f4 <_strtod_l+0x43c>
 8008a0e:	2f00      	cmp	r7, #0
 8008a10:	dd08      	ble.n	8008a24 <_strtod_l+0x76c>
 8008a12:	4641      	mov	r1, r8
 8008a14:	463a      	mov	r2, r7
 8008a16:	4648      	mov	r0, r9
 8008a18:	f001 fe8c 	bl	800a734 <__lshift>
 8008a1c:	4680      	mov	r8, r0
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	f43f ae68 	beq.w	80086f4 <_strtod_l+0x43c>
 8008a24:	9a05      	ldr	r2, [sp, #20]
 8008a26:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008a28:	4648      	mov	r0, r9
 8008a2a:	f001 fef1 	bl	800a810 <__mdiff>
 8008a2e:	4604      	mov	r4, r0
 8008a30:	2800      	cmp	r0, #0
 8008a32:	f43f ae5f 	beq.w	80086f4 <_strtod_l+0x43c>
 8008a36:	68c3      	ldr	r3, [r0, #12]
 8008a38:	930c      	str	r3, [sp, #48]	; 0x30
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	60c3      	str	r3, [r0, #12]
 8008a3e:	4641      	mov	r1, r8
 8008a40:	f001 fecc 	bl	800a7dc <__mcmp>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	da55      	bge.n	8008af4 <_strtod_l+0x83c>
 8008a48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a4a:	b9e3      	cbnz	r3, 8008a86 <_strtod_l+0x7ce>
 8008a4c:	f1ba 0f00 	cmp.w	sl, #0
 8008a50:	d119      	bne.n	8008a86 <_strtod_l+0x7ce>
 8008a52:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a56:	b9b3      	cbnz	r3, 8008a86 <_strtod_l+0x7ce>
 8008a58:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a5c:	0d1b      	lsrs	r3, r3, #20
 8008a5e:	051b      	lsls	r3, r3, #20
 8008a60:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008a64:	d90f      	bls.n	8008a86 <_strtod_l+0x7ce>
 8008a66:	6963      	ldr	r3, [r4, #20]
 8008a68:	b913      	cbnz	r3, 8008a70 <_strtod_l+0x7b8>
 8008a6a:	6923      	ldr	r3, [r4, #16]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	dd0a      	ble.n	8008a86 <_strtod_l+0x7ce>
 8008a70:	4621      	mov	r1, r4
 8008a72:	2201      	movs	r2, #1
 8008a74:	4648      	mov	r0, r9
 8008a76:	f001 fe5d 	bl	800a734 <__lshift>
 8008a7a:	4641      	mov	r1, r8
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	f001 fead 	bl	800a7dc <__mcmp>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	dc67      	bgt.n	8008b56 <_strtod_l+0x89e>
 8008a86:	9b04      	ldr	r3, [sp, #16]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d171      	bne.n	8008b70 <_strtod_l+0x8b8>
 8008a8c:	e63d      	b.n	800870a <_strtod_l+0x452>
 8008a8e:	f018 0f01 	tst.w	r8, #1
 8008a92:	d004      	beq.n	8008a9e <_strtod_l+0x7e6>
 8008a94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a98:	f7f7 fdd6 	bl	8000648 <__aeabi_dmul>
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008aa2:	3508      	adds	r5, #8
 8008aa4:	e6e5      	b.n	8008872 <_strtod_l+0x5ba>
 8008aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8008aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8008aae:	ea03 0a0a 	and.w	sl, r3, sl
 8008ab2:	e6ff      	b.n	80088b4 <_strtod_l+0x5fc>
 8008ab4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008ab8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008abc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008ac0:	36e2      	adds	r6, #226	; 0xe2
 8008ac2:	fa01 f306 	lsl.w	r3, r1, r6
 8008ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ac8:	910f      	str	r1, [sp, #60]	; 0x3c
 8008aca:	e75d      	b.n	8008988 <_strtod_l+0x6d0>
 8008acc:	2300      	movs	r3, #0
 8008ace:	930a      	str	r3, [sp, #40]	; 0x28
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ad4:	e758      	b.n	8008988 <_strtod_l+0x6d0>
 8008ad6:	4632      	mov	r2, r6
 8008ad8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008ada:	4648      	mov	r0, r9
 8008adc:	f001 fe2a 	bl	800a734 <__lshift>
 8008ae0:	901c      	str	r0, [sp, #112]	; 0x70
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	f47f af7c 	bne.w	80089e0 <_strtod_l+0x728>
 8008ae8:	e604      	b.n	80086f4 <_strtod_l+0x43c>
 8008aea:	bf00      	nop
 8008aec:	0800b250 	.word	0x0800b250
 8008af0:	fffffc02 	.word	0xfffffc02
 8008af4:	465d      	mov	r5, fp
 8008af6:	f040 8086 	bne.w	8008c06 <_strtod_l+0x94e>
 8008afa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008afc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b00:	b32a      	cbz	r2, 8008b4e <_strtod_l+0x896>
 8008b02:	4aaf      	ldr	r2, [pc, #700]	; (8008dc0 <_strtod_l+0xb08>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d153      	bne.n	8008bb0 <_strtod_l+0x8f8>
 8008b08:	9b04      	ldr	r3, [sp, #16]
 8008b0a:	4650      	mov	r0, sl
 8008b0c:	b1d3      	cbz	r3, 8008b44 <_strtod_l+0x88c>
 8008b0e:	4aad      	ldr	r2, [pc, #692]	; (8008dc4 <_strtod_l+0xb0c>)
 8008b10:	402a      	ands	r2, r5
 8008b12:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008b16:	f04f 31ff 	mov.w	r1, #4294967295
 8008b1a:	d816      	bhi.n	8008b4a <_strtod_l+0x892>
 8008b1c:	0d12      	lsrs	r2, r2, #20
 8008b1e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008b22:	fa01 f303 	lsl.w	r3, r1, r3
 8008b26:	4298      	cmp	r0, r3
 8008b28:	d142      	bne.n	8008bb0 <_strtod_l+0x8f8>
 8008b2a:	4ba7      	ldr	r3, [pc, #668]	; (8008dc8 <_strtod_l+0xb10>)
 8008b2c:	429d      	cmp	r5, r3
 8008b2e:	d102      	bne.n	8008b36 <_strtod_l+0x87e>
 8008b30:	3001      	adds	r0, #1
 8008b32:	f43f addf 	beq.w	80086f4 <_strtod_l+0x43c>
 8008b36:	4ba3      	ldr	r3, [pc, #652]	; (8008dc4 <_strtod_l+0xb0c>)
 8008b38:	402b      	ands	r3, r5
 8008b3a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008b3e:	f04f 0a00 	mov.w	sl, #0
 8008b42:	e7a0      	b.n	8008a86 <_strtod_l+0x7ce>
 8008b44:	f04f 33ff 	mov.w	r3, #4294967295
 8008b48:	e7ed      	b.n	8008b26 <_strtod_l+0x86e>
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	e7eb      	b.n	8008b26 <_strtod_l+0x86e>
 8008b4e:	bb7b      	cbnz	r3, 8008bb0 <_strtod_l+0x8f8>
 8008b50:	f1ba 0f00 	cmp.w	sl, #0
 8008b54:	d12c      	bne.n	8008bb0 <_strtod_l+0x8f8>
 8008b56:	9904      	ldr	r1, [sp, #16]
 8008b58:	4a9a      	ldr	r2, [pc, #616]	; (8008dc4 <_strtod_l+0xb0c>)
 8008b5a:	465b      	mov	r3, fp
 8008b5c:	b1f1      	cbz	r1, 8008b9c <_strtod_l+0x8e4>
 8008b5e:	ea02 010b 	and.w	r1, r2, fp
 8008b62:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008b66:	dc19      	bgt.n	8008b9c <_strtod_l+0x8e4>
 8008b68:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008b6c:	f77f ae5b 	ble.w	8008826 <_strtod_l+0x56e>
 8008b70:	4a96      	ldr	r2, [pc, #600]	; (8008dcc <_strtod_l+0xb14>)
 8008b72:	2300      	movs	r3, #0
 8008b74:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8008b78:	4650      	mov	r0, sl
 8008b7a:	4659      	mov	r1, fp
 8008b7c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008b80:	f7f7 fd62 	bl	8000648 <__aeabi_dmul>
 8008b84:	4682      	mov	sl, r0
 8008b86:	468b      	mov	fp, r1
 8008b88:	2900      	cmp	r1, #0
 8008b8a:	f47f adbe 	bne.w	800870a <_strtod_l+0x452>
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	f47f adbb 	bne.w	800870a <_strtod_l+0x452>
 8008b94:	2322      	movs	r3, #34	; 0x22
 8008b96:	f8c9 3000 	str.w	r3, [r9]
 8008b9a:	e5b6      	b.n	800870a <_strtod_l+0x452>
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ba2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008ba6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008baa:	f04f 3aff 	mov.w	sl, #4294967295
 8008bae:	e76a      	b.n	8008a86 <_strtod_l+0x7ce>
 8008bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bb2:	b193      	cbz	r3, 8008bda <_strtod_l+0x922>
 8008bb4:	422b      	tst	r3, r5
 8008bb6:	f43f af66 	beq.w	8008a86 <_strtod_l+0x7ce>
 8008bba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bbc:	9a04      	ldr	r2, [sp, #16]
 8008bbe:	4650      	mov	r0, sl
 8008bc0:	4659      	mov	r1, fp
 8008bc2:	b173      	cbz	r3, 8008be2 <_strtod_l+0x92a>
 8008bc4:	f7ff fb5c 	bl	8008280 <sulp>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	460b      	mov	r3, r1
 8008bcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008bd0:	f7f7 fb84 	bl	80002dc <__adddf3>
 8008bd4:	4682      	mov	sl, r0
 8008bd6:	468b      	mov	fp, r1
 8008bd8:	e755      	b.n	8008a86 <_strtod_l+0x7ce>
 8008bda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bdc:	ea13 0f0a 	tst.w	r3, sl
 8008be0:	e7e9      	b.n	8008bb6 <_strtod_l+0x8fe>
 8008be2:	f7ff fb4d 	bl	8008280 <sulp>
 8008be6:	4602      	mov	r2, r0
 8008be8:	460b      	mov	r3, r1
 8008bea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008bee:	f7f7 fb73 	bl	80002d8 <__aeabi_dsub>
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	4682      	mov	sl, r0
 8008bf8:	468b      	mov	fp, r1
 8008bfa:	f7f7 ff8d 	bl	8000b18 <__aeabi_dcmpeq>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f47f ae11 	bne.w	8008826 <_strtod_l+0x56e>
 8008c04:	e73f      	b.n	8008a86 <_strtod_l+0x7ce>
 8008c06:	4641      	mov	r1, r8
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f001 ff24 	bl	800aa56 <__ratio>
 8008c0e:	ec57 6b10 	vmov	r6, r7, d0
 8008c12:	2200      	movs	r2, #0
 8008c14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008c18:	ee10 0a10 	vmov	r0, s0
 8008c1c:	4639      	mov	r1, r7
 8008c1e:	f7f7 ff8f 	bl	8000b40 <__aeabi_dcmple>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	d077      	beq.n	8008d16 <_strtod_l+0xa5e>
 8008c26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d04a      	beq.n	8008cc2 <_strtod_l+0xa0a>
 8008c2c:	4b68      	ldr	r3, [pc, #416]	; (8008dd0 <_strtod_l+0xb18>)
 8008c2e:	2200      	movs	r2, #0
 8008c30:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008c34:	4f66      	ldr	r7, [pc, #408]	; (8008dd0 <_strtod_l+0xb18>)
 8008c36:	2600      	movs	r6, #0
 8008c38:	4b62      	ldr	r3, [pc, #392]	; (8008dc4 <_strtod_l+0xb0c>)
 8008c3a:	402b      	ands	r3, r5
 8008c3c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c40:	4b64      	ldr	r3, [pc, #400]	; (8008dd4 <_strtod_l+0xb1c>)
 8008c42:	429a      	cmp	r2, r3
 8008c44:	f040 80ce 	bne.w	8008de4 <_strtod_l+0xb2c>
 8008c48:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008c4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008c50:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8008c54:	ec4b ab10 	vmov	d0, sl, fp
 8008c58:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008c5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008c60:	f001 fe34 	bl	800a8cc <__ulp>
 8008c64:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008c68:	ec53 2b10 	vmov	r2, r3, d0
 8008c6c:	f7f7 fcec 	bl	8000648 <__aeabi_dmul>
 8008c70:	4652      	mov	r2, sl
 8008c72:	465b      	mov	r3, fp
 8008c74:	f7f7 fb32 	bl	80002dc <__adddf3>
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4952      	ldr	r1, [pc, #328]	; (8008dc4 <_strtod_l+0xb0c>)
 8008c7c:	4a56      	ldr	r2, [pc, #344]	; (8008dd8 <_strtod_l+0xb20>)
 8008c7e:	4019      	ands	r1, r3
 8008c80:	4291      	cmp	r1, r2
 8008c82:	4682      	mov	sl, r0
 8008c84:	d95b      	bls.n	8008d3e <_strtod_l+0xa86>
 8008c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c88:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d103      	bne.n	8008c98 <_strtod_l+0x9e0>
 8008c90:	9b08      	ldr	r3, [sp, #32]
 8008c92:	3301      	adds	r3, #1
 8008c94:	f43f ad2e 	beq.w	80086f4 <_strtod_l+0x43c>
 8008c98:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8008dc8 <_strtod_l+0xb10>
 8008c9c:	f04f 3aff 	mov.w	sl, #4294967295
 8008ca0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008ca2:	4648      	mov	r0, r9
 8008ca4:	f001 fb7b 	bl	800a39e <_Bfree>
 8008ca8:	9905      	ldr	r1, [sp, #20]
 8008caa:	4648      	mov	r0, r9
 8008cac:	f001 fb77 	bl	800a39e <_Bfree>
 8008cb0:	4641      	mov	r1, r8
 8008cb2:	4648      	mov	r0, r9
 8008cb4:	f001 fb73 	bl	800a39e <_Bfree>
 8008cb8:	4621      	mov	r1, r4
 8008cba:	4648      	mov	r0, r9
 8008cbc:	f001 fb6f 	bl	800a39e <_Bfree>
 8008cc0:	e619      	b.n	80088f6 <_strtod_l+0x63e>
 8008cc2:	f1ba 0f00 	cmp.w	sl, #0
 8008cc6:	d11a      	bne.n	8008cfe <_strtod_l+0xa46>
 8008cc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ccc:	b9eb      	cbnz	r3, 8008d0a <_strtod_l+0xa52>
 8008cce:	2200      	movs	r2, #0
 8008cd0:	4b3f      	ldr	r3, [pc, #252]	; (8008dd0 <_strtod_l+0xb18>)
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	4639      	mov	r1, r7
 8008cd6:	f7f7 ff29 	bl	8000b2c <__aeabi_dcmplt>
 8008cda:	b9c8      	cbnz	r0, 8008d10 <_strtod_l+0xa58>
 8008cdc:	4630      	mov	r0, r6
 8008cde:	4639      	mov	r1, r7
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	4b3e      	ldr	r3, [pc, #248]	; (8008ddc <_strtod_l+0xb24>)
 8008ce4:	f7f7 fcb0 	bl	8000648 <__aeabi_dmul>
 8008ce8:	4606      	mov	r6, r0
 8008cea:	460f      	mov	r7, r1
 8008cec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008cf0:	9618      	str	r6, [sp, #96]	; 0x60
 8008cf2:	9319      	str	r3, [sp, #100]	; 0x64
 8008cf4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008cf8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008cfc:	e79c      	b.n	8008c38 <_strtod_l+0x980>
 8008cfe:	f1ba 0f01 	cmp.w	sl, #1
 8008d02:	d102      	bne.n	8008d0a <_strtod_l+0xa52>
 8008d04:	2d00      	cmp	r5, #0
 8008d06:	f43f ad8e 	beq.w	8008826 <_strtod_l+0x56e>
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	4b34      	ldr	r3, [pc, #208]	; (8008de0 <_strtod_l+0xb28>)
 8008d0e:	e78f      	b.n	8008c30 <_strtod_l+0x978>
 8008d10:	2600      	movs	r6, #0
 8008d12:	4f32      	ldr	r7, [pc, #200]	; (8008ddc <_strtod_l+0xb24>)
 8008d14:	e7ea      	b.n	8008cec <_strtod_l+0xa34>
 8008d16:	4b31      	ldr	r3, [pc, #196]	; (8008ddc <_strtod_l+0xb24>)
 8008d18:	4630      	mov	r0, r6
 8008d1a:	4639      	mov	r1, r7
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	f7f7 fc93 	bl	8000648 <__aeabi_dmul>
 8008d22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d24:	4606      	mov	r6, r0
 8008d26:	460f      	mov	r7, r1
 8008d28:	b933      	cbnz	r3, 8008d38 <_strtod_l+0xa80>
 8008d2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d2e:	9010      	str	r0, [sp, #64]	; 0x40
 8008d30:	9311      	str	r3, [sp, #68]	; 0x44
 8008d32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d36:	e7df      	b.n	8008cf8 <_strtod_l+0xa40>
 8008d38:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008d3c:	e7f9      	b.n	8008d32 <_strtod_l+0xa7a>
 8008d3e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008d42:	9b04      	ldr	r3, [sp, #16]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1ab      	bne.n	8008ca0 <_strtod_l+0x9e8>
 8008d48:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008d4c:	0d1b      	lsrs	r3, r3, #20
 8008d4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d50:	051b      	lsls	r3, r3, #20
 8008d52:	429a      	cmp	r2, r3
 8008d54:	465d      	mov	r5, fp
 8008d56:	d1a3      	bne.n	8008ca0 <_strtod_l+0x9e8>
 8008d58:	4639      	mov	r1, r7
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f7f7 ff24 	bl	8000ba8 <__aeabi_d2iz>
 8008d60:	f7f7 fc08 	bl	8000574 <__aeabi_i2d>
 8008d64:	460b      	mov	r3, r1
 8008d66:	4602      	mov	r2, r0
 8008d68:	4639      	mov	r1, r7
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	f7f7 fab4 	bl	80002d8 <__aeabi_dsub>
 8008d70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d72:	4606      	mov	r6, r0
 8008d74:	460f      	mov	r7, r1
 8008d76:	b933      	cbnz	r3, 8008d86 <_strtod_l+0xace>
 8008d78:	f1ba 0f00 	cmp.w	sl, #0
 8008d7c:	d103      	bne.n	8008d86 <_strtod_l+0xace>
 8008d7e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8008d82:	2d00      	cmp	r5, #0
 8008d84:	d06d      	beq.n	8008e62 <_strtod_l+0xbaa>
 8008d86:	a30a      	add	r3, pc, #40	; (adr r3, 8008db0 <_strtod_l+0xaf8>)
 8008d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8c:	4630      	mov	r0, r6
 8008d8e:	4639      	mov	r1, r7
 8008d90:	f7f7 fecc 	bl	8000b2c <__aeabi_dcmplt>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	f47f acb8 	bne.w	800870a <_strtod_l+0x452>
 8008d9a:	a307      	add	r3, pc, #28	; (adr r3, 8008db8 <_strtod_l+0xb00>)
 8008d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da0:	4630      	mov	r0, r6
 8008da2:	4639      	mov	r1, r7
 8008da4:	f7f7 fee0 	bl	8000b68 <__aeabi_dcmpgt>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	f43f af79 	beq.w	8008ca0 <_strtod_l+0x9e8>
 8008dae:	e4ac      	b.n	800870a <_strtod_l+0x452>
 8008db0:	94a03595 	.word	0x94a03595
 8008db4:	3fdfffff 	.word	0x3fdfffff
 8008db8:	35afe535 	.word	0x35afe535
 8008dbc:	3fe00000 	.word	0x3fe00000
 8008dc0:	000fffff 	.word	0x000fffff
 8008dc4:	7ff00000 	.word	0x7ff00000
 8008dc8:	7fefffff 	.word	0x7fefffff
 8008dcc:	39500000 	.word	0x39500000
 8008dd0:	3ff00000 	.word	0x3ff00000
 8008dd4:	7fe00000 	.word	0x7fe00000
 8008dd8:	7c9fffff 	.word	0x7c9fffff
 8008ddc:	3fe00000 	.word	0x3fe00000
 8008de0:	bff00000 	.word	0xbff00000
 8008de4:	9b04      	ldr	r3, [sp, #16]
 8008de6:	b333      	cbz	r3, 8008e36 <_strtod_l+0xb7e>
 8008de8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dea:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008dee:	d822      	bhi.n	8008e36 <_strtod_l+0xb7e>
 8008df0:	a327      	add	r3, pc, #156	; (adr r3, 8008e90 <_strtod_l+0xbd8>)
 8008df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df6:	4630      	mov	r0, r6
 8008df8:	4639      	mov	r1, r7
 8008dfa:	f7f7 fea1 	bl	8000b40 <__aeabi_dcmple>
 8008dfe:	b1a0      	cbz	r0, 8008e2a <_strtod_l+0xb72>
 8008e00:	4639      	mov	r1, r7
 8008e02:	4630      	mov	r0, r6
 8008e04:	f7f7 fef8 	bl	8000bf8 <__aeabi_d2uiz>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	bf08      	it	eq
 8008e0c:	2001      	moveq	r0, #1
 8008e0e:	f7f7 fba1 	bl	8000554 <__aeabi_ui2d>
 8008e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e14:	4606      	mov	r6, r0
 8008e16:	460f      	mov	r7, r1
 8008e18:	bb03      	cbnz	r3, 8008e5c <_strtod_l+0xba4>
 8008e1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e1e:	9012      	str	r0, [sp, #72]	; 0x48
 8008e20:	9313      	str	r3, [sp, #76]	; 0x4c
 8008e22:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008e26:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e2e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008e32:	1a9b      	subs	r3, r3, r2
 8008e34:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e36:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008e3a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008e3e:	f001 fd45 	bl	800a8cc <__ulp>
 8008e42:	4650      	mov	r0, sl
 8008e44:	ec53 2b10 	vmov	r2, r3, d0
 8008e48:	4659      	mov	r1, fp
 8008e4a:	f7f7 fbfd 	bl	8000648 <__aeabi_dmul>
 8008e4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008e52:	f7f7 fa43 	bl	80002dc <__adddf3>
 8008e56:	4682      	mov	sl, r0
 8008e58:	468b      	mov	fp, r1
 8008e5a:	e772      	b.n	8008d42 <_strtod_l+0xa8a>
 8008e5c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8008e60:	e7df      	b.n	8008e22 <_strtod_l+0xb6a>
 8008e62:	a30d      	add	r3, pc, #52	; (adr r3, 8008e98 <_strtod_l+0xbe0>)
 8008e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e68:	f7f7 fe60 	bl	8000b2c <__aeabi_dcmplt>
 8008e6c:	e79c      	b.n	8008da8 <_strtod_l+0xaf0>
 8008e6e:	2300      	movs	r3, #0
 8008e70:	930d      	str	r3, [sp, #52]	; 0x34
 8008e72:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008e76:	6013      	str	r3, [r2, #0]
 8008e78:	f7ff ba61 	b.w	800833e <_strtod_l+0x86>
 8008e7c:	2b65      	cmp	r3, #101	; 0x65
 8008e7e:	f04f 0200 	mov.w	r2, #0
 8008e82:	f43f ab4e 	beq.w	8008522 <_strtod_l+0x26a>
 8008e86:	2101      	movs	r1, #1
 8008e88:	4614      	mov	r4, r2
 8008e8a:	9104      	str	r1, [sp, #16]
 8008e8c:	f7ff bacb 	b.w	8008426 <_strtod_l+0x16e>
 8008e90:	ffc00000 	.word	0xffc00000
 8008e94:	41dfffff 	.word	0x41dfffff
 8008e98:	94a03595 	.word	0x94a03595
 8008e9c:	3fcfffff 	.word	0x3fcfffff

08008ea0 <strtod>:
 8008ea0:	4b07      	ldr	r3, [pc, #28]	; (8008ec0 <strtod+0x20>)
 8008ea2:	4a08      	ldr	r2, [pc, #32]	; (8008ec4 <strtod+0x24>)
 8008ea4:	b410      	push	{r4}
 8008ea6:	681c      	ldr	r4, [r3, #0]
 8008ea8:	6a23      	ldr	r3, [r4, #32]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	bf08      	it	eq
 8008eae:	4613      	moveq	r3, r2
 8008eb0:	460a      	mov	r2, r1
 8008eb2:	4601      	mov	r1, r0
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eba:	f7ff b9fd 	b.w	80082b8 <_strtod_l>
 8008ebe:	bf00      	nop
 8008ec0:	20000278 	.word	0x20000278
 8008ec4:	200002dc 	.word	0x200002dc

08008ec8 <_strtol_l.isra.0>:
 8008ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ecc:	4680      	mov	r8, r0
 8008ece:	4689      	mov	r9, r1
 8008ed0:	4692      	mov	sl, r2
 8008ed2:	461e      	mov	r6, r3
 8008ed4:	460f      	mov	r7, r1
 8008ed6:	463d      	mov	r5, r7
 8008ed8:	9808      	ldr	r0, [sp, #32]
 8008eda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ede:	f001 f9f1 	bl	800a2c4 <__locale_ctype_ptr_l>
 8008ee2:	4420      	add	r0, r4
 8008ee4:	7843      	ldrb	r3, [r0, #1]
 8008ee6:	f013 0308 	ands.w	r3, r3, #8
 8008eea:	d132      	bne.n	8008f52 <_strtol_l.isra.0+0x8a>
 8008eec:	2c2d      	cmp	r4, #45	; 0x2d
 8008eee:	d132      	bne.n	8008f56 <_strtol_l.isra.0+0x8e>
 8008ef0:	787c      	ldrb	r4, [r7, #1]
 8008ef2:	1cbd      	adds	r5, r7, #2
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	2e00      	cmp	r6, #0
 8008ef8:	d05d      	beq.n	8008fb6 <_strtol_l.isra.0+0xee>
 8008efa:	2e10      	cmp	r6, #16
 8008efc:	d109      	bne.n	8008f12 <_strtol_l.isra.0+0x4a>
 8008efe:	2c30      	cmp	r4, #48	; 0x30
 8008f00:	d107      	bne.n	8008f12 <_strtol_l.isra.0+0x4a>
 8008f02:	782b      	ldrb	r3, [r5, #0]
 8008f04:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f08:	2b58      	cmp	r3, #88	; 0x58
 8008f0a:	d14f      	bne.n	8008fac <_strtol_l.isra.0+0xe4>
 8008f0c:	786c      	ldrb	r4, [r5, #1]
 8008f0e:	2610      	movs	r6, #16
 8008f10:	3502      	adds	r5, #2
 8008f12:	2a00      	cmp	r2, #0
 8008f14:	bf14      	ite	ne
 8008f16:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008f1a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008f1e:	2700      	movs	r7, #0
 8008f20:	fbb1 fcf6 	udiv	ip, r1, r6
 8008f24:	4638      	mov	r0, r7
 8008f26:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008f2a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008f2e:	2b09      	cmp	r3, #9
 8008f30:	d817      	bhi.n	8008f62 <_strtol_l.isra.0+0x9a>
 8008f32:	461c      	mov	r4, r3
 8008f34:	42a6      	cmp	r6, r4
 8008f36:	dd23      	ble.n	8008f80 <_strtol_l.isra.0+0xb8>
 8008f38:	1c7b      	adds	r3, r7, #1
 8008f3a:	d007      	beq.n	8008f4c <_strtol_l.isra.0+0x84>
 8008f3c:	4584      	cmp	ip, r0
 8008f3e:	d31c      	bcc.n	8008f7a <_strtol_l.isra.0+0xb2>
 8008f40:	d101      	bne.n	8008f46 <_strtol_l.isra.0+0x7e>
 8008f42:	45a6      	cmp	lr, r4
 8008f44:	db19      	blt.n	8008f7a <_strtol_l.isra.0+0xb2>
 8008f46:	fb00 4006 	mla	r0, r0, r6, r4
 8008f4a:	2701      	movs	r7, #1
 8008f4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f50:	e7eb      	b.n	8008f2a <_strtol_l.isra.0+0x62>
 8008f52:	462f      	mov	r7, r5
 8008f54:	e7bf      	b.n	8008ed6 <_strtol_l.isra.0+0xe>
 8008f56:	2c2b      	cmp	r4, #43	; 0x2b
 8008f58:	bf04      	itt	eq
 8008f5a:	1cbd      	addeq	r5, r7, #2
 8008f5c:	787c      	ldrbeq	r4, [r7, #1]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	e7c9      	b.n	8008ef6 <_strtol_l.isra.0+0x2e>
 8008f62:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008f66:	2b19      	cmp	r3, #25
 8008f68:	d801      	bhi.n	8008f6e <_strtol_l.isra.0+0xa6>
 8008f6a:	3c37      	subs	r4, #55	; 0x37
 8008f6c:	e7e2      	b.n	8008f34 <_strtol_l.isra.0+0x6c>
 8008f6e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008f72:	2b19      	cmp	r3, #25
 8008f74:	d804      	bhi.n	8008f80 <_strtol_l.isra.0+0xb8>
 8008f76:	3c57      	subs	r4, #87	; 0x57
 8008f78:	e7dc      	b.n	8008f34 <_strtol_l.isra.0+0x6c>
 8008f7a:	f04f 37ff 	mov.w	r7, #4294967295
 8008f7e:	e7e5      	b.n	8008f4c <_strtol_l.isra.0+0x84>
 8008f80:	1c7b      	adds	r3, r7, #1
 8008f82:	d108      	bne.n	8008f96 <_strtol_l.isra.0+0xce>
 8008f84:	2322      	movs	r3, #34	; 0x22
 8008f86:	f8c8 3000 	str.w	r3, [r8]
 8008f8a:	4608      	mov	r0, r1
 8008f8c:	f1ba 0f00 	cmp.w	sl, #0
 8008f90:	d107      	bne.n	8008fa2 <_strtol_l.isra.0+0xda>
 8008f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f96:	b102      	cbz	r2, 8008f9a <_strtol_l.isra.0+0xd2>
 8008f98:	4240      	negs	r0, r0
 8008f9a:	f1ba 0f00 	cmp.w	sl, #0
 8008f9e:	d0f8      	beq.n	8008f92 <_strtol_l.isra.0+0xca>
 8008fa0:	b10f      	cbz	r7, 8008fa6 <_strtol_l.isra.0+0xde>
 8008fa2:	f105 39ff 	add.w	r9, r5, #4294967295
 8008fa6:	f8ca 9000 	str.w	r9, [sl]
 8008faa:	e7f2      	b.n	8008f92 <_strtol_l.isra.0+0xca>
 8008fac:	2430      	movs	r4, #48	; 0x30
 8008fae:	2e00      	cmp	r6, #0
 8008fb0:	d1af      	bne.n	8008f12 <_strtol_l.isra.0+0x4a>
 8008fb2:	2608      	movs	r6, #8
 8008fb4:	e7ad      	b.n	8008f12 <_strtol_l.isra.0+0x4a>
 8008fb6:	2c30      	cmp	r4, #48	; 0x30
 8008fb8:	d0a3      	beq.n	8008f02 <_strtol_l.isra.0+0x3a>
 8008fba:	260a      	movs	r6, #10
 8008fbc:	e7a9      	b.n	8008f12 <_strtol_l.isra.0+0x4a>
	...

08008fc0 <strtol>:
 8008fc0:	4b08      	ldr	r3, [pc, #32]	; (8008fe4 <strtol+0x24>)
 8008fc2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008fc4:	681c      	ldr	r4, [r3, #0]
 8008fc6:	4d08      	ldr	r5, [pc, #32]	; (8008fe8 <strtol+0x28>)
 8008fc8:	6a23      	ldr	r3, [r4, #32]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	bf08      	it	eq
 8008fce:	462b      	moveq	r3, r5
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	4613      	mov	r3, r2
 8008fd4:	460a      	mov	r2, r1
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f7ff ff75 	bl	8008ec8 <_strtol_l.isra.0>
 8008fde:	b003      	add	sp, #12
 8008fe0:	bd30      	pop	{r4, r5, pc}
 8008fe2:	bf00      	nop
 8008fe4:	20000278 	.word	0x20000278
 8008fe8:	200002dc 	.word	0x200002dc

08008fec <quorem>:
 8008fec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff0:	6903      	ldr	r3, [r0, #16]
 8008ff2:	690c      	ldr	r4, [r1, #16]
 8008ff4:	42a3      	cmp	r3, r4
 8008ff6:	4680      	mov	r8, r0
 8008ff8:	f2c0 8082 	blt.w	8009100 <quorem+0x114>
 8008ffc:	3c01      	subs	r4, #1
 8008ffe:	f101 0714 	add.w	r7, r1, #20
 8009002:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009006:	f100 0614 	add.w	r6, r0, #20
 800900a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800900e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009012:	eb06 030c 	add.w	r3, r6, ip
 8009016:	3501      	adds	r5, #1
 8009018:	eb07 090c 	add.w	r9, r7, ip
 800901c:	9301      	str	r3, [sp, #4]
 800901e:	fbb0 f5f5 	udiv	r5, r0, r5
 8009022:	b395      	cbz	r5, 800908a <quorem+0x9e>
 8009024:	f04f 0a00 	mov.w	sl, #0
 8009028:	4638      	mov	r0, r7
 800902a:	46b6      	mov	lr, r6
 800902c:	46d3      	mov	fp, sl
 800902e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009032:	b293      	uxth	r3, r2
 8009034:	fb05 a303 	mla	r3, r5, r3, sl
 8009038:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800903c:	b29b      	uxth	r3, r3
 800903e:	ebab 0303 	sub.w	r3, fp, r3
 8009042:	0c12      	lsrs	r2, r2, #16
 8009044:	f8de b000 	ldr.w	fp, [lr]
 8009048:	fb05 a202 	mla	r2, r5, r2, sl
 800904c:	fa13 f38b 	uxtah	r3, r3, fp
 8009050:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009054:	fa1f fb82 	uxth.w	fp, r2
 8009058:	f8de 2000 	ldr.w	r2, [lr]
 800905c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009060:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009064:	b29b      	uxth	r3, r3
 8009066:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800906a:	4581      	cmp	r9, r0
 800906c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009070:	f84e 3b04 	str.w	r3, [lr], #4
 8009074:	d2db      	bcs.n	800902e <quorem+0x42>
 8009076:	f856 300c 	ldr.w	r3, [r6, ip]
 800907a:	b933      	cbnz	r3, 800908a <quorem+0x9e>
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	3b04      	subs	r3, #4
 8009080:	429e      	cmp	r6, r3
 8009082:	461a      	mov	r2, r3
 8009084:	d330      	bcc.n	80090e8 <quorem+0xfc>
 8009086:	f8c8 4010 	str.w	r4, [r8, #16]
 800908a:	4640      	mov	r0, r8
 800908c:	f001 fba6 	bl	800a7dc <__mcmp>
 8009090:	2800      	cmp	r0, #0
 8009092:	db25      	blt.n	80090e0 <quorem+0xf4>
 8009094:	3501      	adds	r5, #1
 8009096:	4630      	mov	r0, r6
 8009098:	f04f 0c00 	mov.w	ip, #0
 800909c:	f857 2b04 	ldr.w	r2, [r7], #4
 80090a0:	f8d0 e000 	ldr.w	lr, [r0]
 80090a4:	b293      	uxth	r3, r2
 80090a6:	ebac 0303 	sub.w	r3, ip, r3
 80090aa:	0c12      	lsrs	r2, r2, #16
 80090ac:	fa13 f38e 	uxtah	r3, r3, lr
 80090b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80090b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090be:	45b9      	cmp	r9, r7
 80090c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80090c4:	f840 3b04 	str.w	r3, [r0], #4
 80090c8:	d2e8      	bcs.n	800909c <quorem+0xb0>
 80090ca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80090ce:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80090d2:	b92a      	cbnz	r2, 80090e0 <quorem+0xf4>
 80090d4:	3b04      	subs	r3, #4
 80090d6:	429e      	cmp	r6, r3
 80090d8:	461a      	mov	r2, r3
 80090da:	d30b      	bcc.n	80090f4 <quorem+0x108>
 80090dc:	f8c8 4010 	str.w	r4, [r8, #16]
 80090e0:	4628      	mov	r0, r5
 80090e2:	b003      	add	sp, #12
 80090e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e8:	6812      	ldr	r2, [r2, #0]
 80090ea:	3b04      	subs	r3, #4
 80090ec:	2a00      	cmp	r2, #0
 80090ee:	d1ca      	bne.n	8009086 <quorem+0x9a>
 80090f0:	3c01      	subs	r4, #1
 80090f2:	e7c5      	b.n	8009080 <quorem+0x94>
 80090f4:	6812      	ldr	r2, [r2, #0]
 80090f6:	3b04      	subs	r3, #4
 80090f8:	2a00      	cmp	r2, #0
 80090fa:	d1ef      	bne.n	80090dc <quorem+0xf0>
 80090fc:	3c01      	subs	r4, #1
 80090fe:	e7ea      	b.n	80090d6 <quorem+0xea>
 8009100:	2000      	movs	r0, #0
 8009102:	e7ee      	b.n	80090e2 <quorem+0xf6>
 8009104:	0000      	movs	r0, r0
	...

08009108 <_dtoa_r>:
 8009108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	ec57 6b10 	vmov	r6, r7, d0
 8009110:	b097      	sub	sp, #92	; 0x5c
 8009112:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009114:	9106      	str	r1, [sp, #24]
 8009116:	4604      	mov	r4, r0
 8009118:	920b      	str	r2, [sp, #44]	; 0x2c
 800911a:	9312      	str	r3, [sp, #72]	; 0x48
 800911c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009120:	e9cd 6700 	strd	r6, r7, [sp]
 8009124:	b93d      	cbnz	r5, 8009136 <_dtoa_r+0x2e>
 8009126:	2010      	movs	r0, #16
 8009128:	f001 f8e0 	bl	800a2ec <malloc>
 800912c:	6260      	str	r0, [r4, #36]	; 0x24
 800912e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009132:	6005      	str	r5, [r0, #0]
 8009134:	60c5      	str	r5, [r0, #12]
 8009136:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009138:	6819      	ldr	r1, [r3, #0]
 800913a:	b151      	cbz	r1, 8009152 <_dtoa_r+0x4a>
 800913c:	685a      	ldr	r2, [r3, #4]
 800913e:	604a      	str	r2, [r1, #4]
 8009140:	2301      	movs	r3, #1
 8009142:	4093      	lsls	r3, r2
 8009144:	608b      	str	r3, [r1, #8]
 8009146:	4620      	mov	r0, r4
 8009148:	f001 f929 	bl	800a39e <_Bfree>
 800914c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800914e:	2200      	movs	r2, #0
 8009150:	601a      	str	r2, [r3, #0]
 8009152:	1e3b      	subs	r3, r7, #0
 8009154:	bfbb      	ittet	lt
 8009156:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800915a:	9301      	strlt	r3, [sp, #4]
 800915c:	2300      	movge	r3, #0
 800915e:	2201      	movlt	r2, #1
 8009160:	bfac      	ite	ge
 8009162:	f8c8 3000 	strge.w	r3, [r8]
 8009166:	f8c8 2000 	strlt.w	r2, [r8]
 800916a:	4baf      	ldr	r3, [pc, #700]	; (8009428 <_dtoa_r+0x320>)
 800916c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009170:	ea33 0308 	bics.w	r3, r3, r8
 8009174:	d114      	bne.n	80091a0 <_dtoa_r+0x98>
 8009176:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009178:	f242 730f 	movw	r3, #9999	; 0x270f
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	9b00      	ldr	r3, [sp, #0]
 8009180:	b923      	cbnz	r3, 800918c <_dtoa_r+0x84>
 8009182:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009186:	2800      	cmp	r0, #0
 8009188:	f000 8542 	beq.w	8009c10 <_dtoa_r+0xb08>
 800918c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800918e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800943c <_dtoa_r+0x334>
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 8544 	beq.w	8009c20 <_dtoa_r+0xb18>
 8009198:	f10b 0303 	add.w	r3, fp, #3
 800919c:	f000 bd3e 	b.w	8009c1c <_dtoa_r+0xb14>
 80091a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80091a4:	2200      	movs	r2, #0
 80091a6:	2300      	movs	r3, #0
 80091a8:	4630      	mov	r0, r6
 80091aa:	4639      	mov	r1, r7
 80091ac:	f7f7 fcb4 	bl	8000b18 <__aeabi_dcmpeq>
 80091b0:	4681      	mov	r9, r0
 80091b2:	b168      	cbz	r0, 80091d0 <_dtoa_r+0xc8>
 80091b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80091b6:	2301      	movs	r3, #1
 80091b8:	6013      	str	r3, [r2, #0]
 80091ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f000 8524 	beq.w	8009c0a <_dtoa_r+0xb02>
 80091c2:	4b9a      	ldr	r3, [pc, #616]	; (800942c <_dtoa_r+0x324>)
 80091c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80091c6:	f103 3bff 	add.w	fp, r3, #4294967295
 80091ca:	6013      	str	r3, [r2, #0]
 80091cc:	f000 bd28 	b.w	8009c20 <_dtoa_r+0xb18>
 80091d0:	aa14      	add	r2, sp, #80	; 0x50
 80091d2:	a915      	add	r1, sp, #84	; 0x54
 80091d4:	ec47 6b10 	vmov	d0, r6, r7
 80091d8:	4620      	mov	r0, r4
 80091da:	f001 fbed 	bl	800a9b8 <__d2b>
 80091de:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80091e2:	9004      	str	r0, [sp, #16]
 80091e4:	2d00      	cmp	r5, #0
 80091e6:	d07c      	beq.n	80092e2 <_dtoa_r+0x1da>
 80091e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091ec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80091f0:	46b2      	mov	sl, r6
 80091f2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80091f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80091fa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80091fe:	2200      	movs	r2, #0
 8009200:	4b8b      	ldr	r3, [pc, #556]	; (8009430 <_dtoa_r+0x328>)
 8009202:	4650      	mov	r0, sl
 8009204:	4659      	mov	r1, fp
 8009206:	f7f7 f867 	bl	80002d8 <__aeabi_dsub>
 800920a:	a381      	add	r3, pc, #516	; (adr r3, 8009410 <_dtoa_r+0x308>)
 800920c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009210:	f7f7 fa1a 	bl	8000648 <__aeabi_dmul>
 8009214:	a380      	add	r3, pc, #512	; (adr r3, 8009418 <_dtoa_r+0x310>)
 8009216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921a:	f7f7 f85f 	bl	80002dc <__adddf3>
 800921e:	4606      	mov	r6, r0
 8009220:	4628      	mov	r0, r5
 8009222:	460f      	mov	r7, r1
 8009224:	f7f7 f9a6 	bl	8000574 <__aeabi_i2d>
 8009228:	a37d      	add	r3, pc, #500	; (adr r3, 8009420 <_dtoa_r+0x318>)
 800922a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922e:	f7f7 fa0b 	bl	8000648 <__aeabi_dmul>
 8009232:	4602      	mov	r2, r0
 8009234:	460b      	mov	r3, r1
 8009236:	4630      	mov	r0, r6
 8009238:	4639      	mov	r1, r7
 800923a:	f7f7 f84f 	bl	80002dc <__adddf3>
 800923e:	4606      	mov	r6, r0
 8009240:	460f      	mov	r7, r1
 8009242:	f7f7 fcb1 	bl	8000ba8 <__aeabi_d2iz>
 8009246:	2200      	movs	r2, #0
 8009248:	4682      	mov	sl, r0
 800924a:	2300      	movs	r3, #0
 800924c:	4630      	mov	r0, r6
 800924e:	4639      	mov	r1, r7
 8009250:	f7f7 fc6c 	bl	8000b2c <__aeabi_dcmplt>
 8009254:	b148      	cbz	r0, 800926a <_dtoa_r+0x162>
 8009256:	4650      	mov	r0, sl
 8009258:	f7f7 f98c 	bl	8000574 <__aeabi_i2d>
 800925c:	4632      	mov	r2, r6
 800925e:	463b      	mov	r3, r7
 8009260:	f7f7 fc5a 	bl	8000b18 <__aeabi_dcmpeq>
 8009264:	b908      	cbnz	r0, 800926a <_dtoa_r+0x162>
 8009266:	f10a 3aff 	add.w	sl, sl, #4294967295
 800926a:	f1ba 0f16 	cmp.w	sl, #22
 800926e:	d859      	bhi.n	8009324 <_dtoa_r+0x21c>
 8009270:	4970      	ldr	r1, [pc, #448]	; (8009434 <_dtoa_r+0x32c>)
 8009272:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009276:	e9dd 2300 	ldrd	r2, r3, [sp]
 800927a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800927e:	f7f7 fc73 	bl	8000b68 <__aeabi_dcmpgt>
 8009282:	2800      	cmp	r0, #0
 8009284:	d050      	beq.n	8009328 <_dtoa_r+0x220>
 8009286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800928a:	2300      	movs	r3, #0
 800928c:	930f      	str	r3, [sp, #60]	; 0x3c
 800928e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009290:	1b5d      	subs	r5, r3, r5
 8009292:	f1b5 0801 	subs.w	r8, r5, #1
 8009296:	bf49      	itett	mi
 8009298:	f1c5 0301 	rsbmi	r3, r5, #1
 800929c:	2300      	movpl	r3, #0
 800929e:	9305      	strmi	r3, [sp, #20]
 80092a0:	f04f 0800 	movmi.w	r8, #0
 80092a4:	bf58      	it	pl
 80092a6:	9305      	strpl	r3, [sp, #20]
 80092a8:	f1ba 0f00 	cmp.w	sl, #0
 80092ac:	db3e      	blt.n	800932c <_dtoa_r+0x224>
 80092ae:	2300      	movs	r3, #0
 80092b0:	44d0      	add	r8, sl
 80092b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80092b6:	9307      	str	r3, [sp, #28]
 80092b8:	9b06      	ldr	r3, [sp, #24]
 80092ba:	2b09      	cmp	r3, #9
 80092bc:	f200 8090 	bhi.w	80093e0 <_dtoa_r+0x2d8>
 80092c0:	2b05      	cmp	r3, #5
 80092c2:	bfc4      	itt	gt
 80092c4:	3b04      	subgt	r3, #4
 80092c6:	9306      	strgt	r3, [sp, #24]
 80092c8:	9b06      	ldr	r3, [sp, #24]
 80092ca:	f1a3 0302 	sub.w	r3, r3, #2
 80092ce:	bfcc      	ite	gt
 80092d0:	2500      	movgt	r5, #0
 80092d2:	2501      	movle	r5, #1
 80092d4:	2b03      	cmp	r3, #3
 80092d6:	f200 808f 	bhi.w	80093f8 <_dtoa_r+0x2f0>
 80092da:	e8df f003 	tbb	[pc, r3]
 80092de:	7f7d      	.short	0x7f7d
 80092e0:	7131      	.short	0x7131
 80092e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80092e6:	441d      	add	r5, r3
 80092e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80092ec:	2820      	cmp	r0, #32
 80092ee:	dd13      	ble.n	8009318 <_dtoa_r+0x210>
 80092f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80092f4:	9b00      	ldr	r3, [sp, #0]
 80092f6:	fa08 f800 	lsl.w	r8, r8, r0
 80092fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80092fe:	fa23 f000 	lsr.w	r0, r3, r0
 8009302:	ea48 0000 	orr.w	r0, r8, r0
 8009306:	f7f7 f925 	bl	8000554 <__aeabi_ui2d>
 800930a:	2301      	movs	r3, #1
 800930c:	4682      	mov	sl, r0
 800930e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009312:	3d01      	subs	r5, #1
 8009314:	9313      	str	r3, [sp, #76]	; 0x4c
 8009316:	e772      	b.n	80091fe <_dtoa_r+0xf6>
 8009318:	9b00      	ldr	r3, [sp, #0]
 800931a:	f1c0 0020 	rsb	r0, r0, #32
 800931e:	fa03 f000 	lsl.w	r0, r3, r0
 8009322:	e7f0      	b.n	8009306 <_dtoa_r+0x1fe>
 8009324:	2301      	movs	r3, #1
 8009326:	e7b1      	b.n	800928c <_dtoa_r+0x184>
 8009328:	900f      	str	r0, [sp, #60]	; 0x3c
 800932a:	e7b0      	b.n	800928e <_dtoa_r+0x186>
 800932c:	9b05      	ldr	r3, [sp, #20]
 800932e:	eba3 030a 	sub.w	r3, r3, sl
 8009332:	9305      	str	r3, [sp, #20]
 8009334:	f1ca 0300 	rsb	r3, sl, #0
 8009338:	9307      	str	r3, [sp, #28]
 800933a:	2300      	movs	r3, #0
 800933c:	930e      	str	r3, [sp, #56]	; 0x38
 800933e:	e7bb      	b.n	80092b8 <_dtoa_r+0x1b0>
 8009340:	2301      	movs	r3, #1
 8009342:	930a      	str	r3, [sp, #40]	; 0x28
 8009344:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009346:	2b00      	cmp	r3, #0
 8009348:	dd59      	ble.n	80093fe <_dtoa_r+0x2f6>
 800934a:	9302      	str	r3, [sp, #8]
 800934c:	4699      	mov	r9, r3
 800934e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009350:	2200      	movs	r2, #0
 8009352:	6072      	str	r2, [r6, #4]
 8009354:	2204      	movs	r2, #4
 8009356:	f102 0014 	add.w	r0, r2, #20
 800935a:	4298      	cmp	r0, r3
 800935c:	6871      	ldr	r1, [r6, #4]
 800935e:	d953      	bls.n	8009408 <_dtoa_r+0x300>
 8009360:	4620      	mov	r0, r4
 8009362:	f000 ffe8 	bl	800a336 <_Balloc>
 8009366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009368:	6030      	str	r0, [r6, #0]
 800936a:	f1b9 0f0e 	cmp.w	r9, #14
 800936e:	f8d3 b000 	ldr.w	fp, [r3]
 8009372:	f200 80e6 	bhi.w	8009542 <_dtoa_r+0x43a>
 8009376:	2d00      	cmp	r5, #0
 8009378:	f000 80e3 	beq.w	8009542 <_dtoa_r+0x43a>
 800937c:	ed9d 7b00 	vldr	d7, [sp]
 8009380:	f1ba 0f00 	cmp.w	sl, #0
 8009384:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009388:	dd74      	ble.n	8009474 <_dtoa_r+0x36c>
 800938a:	4a2a      	ldr	r2, [pc, #168]	; (8009434 <_dtoa_r+0x32c>)
 800938c:	f00a 030f 	and.w	r3, sl, #15
 8009390:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009394:	ed93 7b00 	vldr	d7, [r3]
 8009398:	ea4f 162a 	mov.w	r6, sl, asr #4
 800939c:	06f0      	lsls	r0, r6, #27
 800939e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80093a2:	d565      	bpl.n	8009470 <_dtoa_r+0x368>
 80093a4:	4b24      	ldr	r3, [pc, #144]	; (8009438 <_dtoa_r+0x330>)
 80093a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80093aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80093ae:	f7f7 fa75 	bl	800089c <__aeabi_ddiv>
 80093b2:	e9cd 0100 	strd	r0, r1, [sp]
 80093b6:	f006 060f 	and.w	r6, r6, #15
 80093ba:	2503      	movs	r5, #3
 80093bc:	4f1e      	ldr	r7, [pc, #120]	; (8009438 <_dtoa_r+0x330>)
 80093be:	e04c      	b.n	800945a <_dtoa_r+0x352>
 80093c0:	2301      	movs	r3, #1
 80093c2:	930a      	str	r3, [sp, #40]	; 0x28
 80093c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c6:	4453      	add	r3, sl
 80093c8:	f103 0901 	add.w	r9, r3, #1
 80093cc:	9302      	str	r3, [sp, #8]
 80093ce:	464b      	mov	r3, r9
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	bfb8      	it	lt
 80093d4:	2301      	movlt	r3, #1
 80093d6:	e7ba      	b.n	800934e <_dtoa_r+0x246>
 80093d8:	2300      	movs	r3, #0
 80093da:	e7b2      	b.n	8009342 <_dtoa_r+0x23a>
 80093dc:	2300      	movs	r3, #0
 80093de:	e7f0      	b.n	80093c2 <_dtoa_r+0x2ba>
 80093e0:	2501      	movs	r5, #1
 80093e2:	2300      	movs	r3, #0
 80093e4:	9306      	str	r3, [sp, #24]
 80093e6:	950a      	str	r5, [sp, #40]	; 0x28
 80093e8:	f04f 33ff 	mov.w	r3, #4294967295
 80093ec:	9302      	str	r3, [sp, #8]
 80093ee:	4699      	mov	r9, r3
 80093f0:	2200      	movs	r2, #0
 80093f2:	2312      	movs	r3, #18
 80093f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80093f6:	e7aa      	b.n	800934e <_dtoa_r+0x246>
 80093f8:	2301      	movs	r3, #1
 80093fa:	930a      	str	r3, [sp, #40]	; 0x28
 80093fc:	e7f4      	b.n	80093e8 <_dtoa_r+0x2e0>
 80093fe:	2301      	movs	r3, #1
 8009400:	9302      	str	r3, [sp, #8]
 8009402:	4699      	mov	r9, r3
 8009404:	461a      	mov	r2, r3
 8009406:	e7f5      	b.n	80093f4 <_dtoa_r+0x2ec>
 8009408:	3101      	adds	r1, #1
 800940a:	6071      	str	r1, [r6, #4]
 800940c:	0052      	lsls	r2, r2, #1
 800940e:	e7a2      	b.n	8009356 <_dtoa_r+0x24e>
 8009410:	636f4361 	.word	0x636f4361
 8009414:	3fd287a7 	.word	0x3fd287a7
 8009418:	8b60c8b3 	.word	0x8b60c8b3
 800941c:	3fc68a28 	.word	0x3fc68a28
 8009420:	509f79fb 	.word	0x509f79fb
 8009424:	3fd34413 	.word	0x3fd34413
 8009428:	7ff00000 	.word	0x7ff00000
 800942c:	0800b201 	.word	0x0800b201
 8009430:	3ff80000 	.word	0x3ff80000
 8009434:	0800b2b8 	.word	0x0800b2b8
 8009438:	0800b290 	.word	0x0800b290
 800943c:	0800b281 	.word	0x0800b281
 8009440:	07f1      	lsls	r1, r6, #31
 8009442:	d508      	bpl.n	8009456 <_dtoa_r+0x34e>
 8009444:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009448:	e9d7 2300 	ldrd	r2, r3, [r7]
 800944c:	f7f7 f8fc 	bl	8000648 <__aeabi_dmul>
 8009450:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009454:	3501      	adds	r5, #1
 8009456:	1076      	asrs	r6, r6, #1
 8009458:	3708      	adds	r7, #8
 800945a:	2e00      	cmp	r6, #0
 800945c:	d1f0      	bne.n	8009440 <_dtoa_r+0x338>
 800945e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009462:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009466:	f7f7 fa19 	bl	800089c <__aeabi_ddiv>
 800946a:	e9cd 0100 	strd	r0, r1, [sp]
 800946e:	e01a      	b.n	80094a6 <_dtoa_r+0x39e>
 8009470:	2502      	movs	r5, #2
 8009472:	e7a3      	b.n	80093bc <_dtoa_r+0x2b4>
 8009474:	f000 80a0 	beq.w	80095b8 <_dtoa_r+0x4b0>
 8009478:	f1ca 0600 	rsb	r6, sl, #0
 800947c:	4b9f      	ldr	r3, [pc, #636]	; (80096fc <_dtoa_r+0x5f4>)
 800947e:	4fa0      	ldr	r7, [pc, #640]	; (8009700 <_dtoa_r+0x5f8>)
 8009480:	f006 020f 	and.w	r2, r6, #15
 8009484:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009490:	f7f7 f8da 	bl	8000648 <__aeabi_dmul>
 8009494:	e9cd 0100 	strd	r0, r1, [sp]
 8009498:	1136      	asrs	r6, r6, #4
 800949a:	2300      	movs	r3, #0
 800949c:	2502      	movs	r5, #2
 800949e:	2e00      	cmp	r6, #0
 80094a0:	d17f      	bne.n	80095a2 <_dtoa_r+0x49a>
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d1e1      	bne.n	800946a <_dtoa_r+0x362>
 80094a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f000 8087 	beq.w	80095bc <_dtoa_r+0x4b4>
 80094ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80094b2:	2200      	movs	r2, #0
 80094b4:	4b93      	ldr	r3, [pc, #588]	; (8009704 <_dtoa_r+0x5fc>)
 80094b6:	4630      	mov	r0, r6
 80094b8:	4639      	mov	r1, r7
 80094ba:	f7f7 fb37 	bl	8000b2c <__aeabi_dcmplt>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d07c      	beq.n	80095bc <_dtoa_r+0x4b4>
 80094c2:	f1b9 0f00 	cmp.w	r9, #0
 80094c6:	d079      	beq.n	80095bc <_dtoa_r+0x4b4>
 80094c8:	9b02      	ldr	r3, [sp, #8]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	dd35      	ble.n	800953a <_dtoa_r+0x432>
 80094ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80094d2:	9308      	str	r3, [sp, #32]
 80094d4:	4639      	mov	r1, r7
 80094d6:	2200      	movs	r2, #0
 80094d8:	4b8b      	ldr	r3, [pc, #556]	; (8009708 <_dtoa_r+0x600>)
 80094da:	4630      	mov	r0, r6
 80094dc:	f7f7 f8b4 	bl	8000648 <__aeabi_dmul>
 80094e0:	e9cd 0100 	strd	r0, r1, [sp]
 80094e4:	9f02      	ldr	r7, [sp, #8]
 80094e6:	3501      	adds	r5, #1
 80094e8:	4628      	mov	r0, r5
 80094ea:	f7f7 f843 	bl	8000574 <__aeabi_i2d>
 80094ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094f2:	f7f7 f8a9 	bl	8000648 <__aeabi_dmul>
 80094f6:	2200      	movs	r2, #0
 80094f8:	4b84      	ldr	r3, [pc, #528]	; (800970c <_dtoa_r+0x604>)
 80094fa:	f7f6 feef 	bl	80002dc <__adddf3>
 80094fe:	4605      	mov	r5, r0
 8009500:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009504:	2f00      	cmp	r7, #0
 8009506:	d15d      	bne.n	80095c4 <_dtoa_r+0x4bc>
 8009508:	2200      	movs	r2, #0
 800950a:	4b81      	ldr	r3, [pc, #516]	; (8009710 <_dtoa_r+0x608>)
 800950c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009510:	f7f6 fee2 	bl	80002d8 <__aeabi_dsub>
 8009514:	462a      	mov	r2, r5
 8009516:	4633      	mov	r3, r6
 8009518:	e9cd 0100 	strd	r0, r1, [sp]
 800951c:	f7f7 fb24 	bl	8000b68 <__aeabi_dcmpgt>
 8009520:	2800      	cmp	r0, #0
 8009522:	f040 8288 	bne.w	8009a36 <_dtoa_r+0x92e>
 8009526:	462a      	mov	r2, r5
 8009528:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800952c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009530:	f7f7 fafc 	bl	8000b2c <__aeabi_dcmplt>
 8009534:	2800      	cmp	r0, #0
 8009536:	f040 827c 	bne.w	8009a32 <_dtoa_r+0x92a>
 800953a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800953e:	e9cd 2300 	strd	r2, r3, [sp]
 8009542:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009544:	2b00      	cmp	r3, #0
 8009546:	f2c0 8150 	blt.w	80097ea <_dtoa_r+0x6e2>
 800954a:	f1ba 0f0e 	cmp.w	sl, #14
 800954e:	f300 814c 	bgt.w	80097ea <_dtoa_r+0x6e2>
 8009552:	4b6a      	ldr	r3, [pc, #424]	; (80096fc <_dtoa_r+0x5f4>)
 8009554:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009558:	ed93 7b00 	vldr	d7, [r3]
 800955c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800955e:	2b00      	cmp	r3, #0
 8009560:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009564:	f280 80d8 	bge.w	8009718 <_dtoa_r+0x610>
 8009568:	f1b9 0f00 	cmp.w	r9, #0
 800956c:	f300 80d4 	bgt.w	8009718 <_dtoa_r+0x610>
 8009570:	f040 825e 	bne.w	8009a30 <_dtoa_r+0x928>
 8009574:	2200      	movs	r2, #0
 8009576:	4b66      	ldr	r3, [pc, #408]	; (8009710 <_dtoa_r+0x608>)
 8009578:	ec51 0b17 	vmov	r0, r1, d7
 800957c:	f7f7 f864 	bl	8000648 <__aeabi_dmul>
 8009580:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009584:	f7f7 fae6 	bl	8000b54 <__aeabi_dcmpge>
 8009588:	464f      	mov	r7, r9
 800958a:	464e      	mov	r6, r9
 800958c:	2800      	cmp	r0, #0
 800958e:	f040 8234 	bne.w	80099fa <_dtoa_r+0x8f2>
 8009592:	2331      	movs	r3, #49	; 0x31
 8009594:	f10b 0501 	add.w	r5, fp, #1
 8009598:	f88b 3000 	strb.w	r3, [fp]
 800959c:	f10a 0a01 	add.w	sl, sl, #1
 80095a0:	e22f      	b.n	8009a02 <_dtoa_r+0x8fa>
 80095a2:	07f2      	lsls	r2, r6, #31
 80095a4:	d505      	bpl.n	80095b2 <_dtoa_r+0x4aa>
 80095a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095aa:	f7f7 f84d 	bl	8000648 <__aeabi_dmul>
 80095ae:	3501      	adds	r5, #1
 80095b0:	2301      	movs	r3, #1
 80095b2:	1076      	asrs	r6, r6, #1
 80095b4:	3708      	adds	r7, #8
 80095b6:	e772      	b.n	800949e <_dtoa_r+0x396>
 80095b8:	2502      	movs	r5, #2
 80095ba:	e774      	b.n	80094a6 <_dtoa_r+0x39e>
 80095bc:	f8cd a020 	str.w	sl, [sp, #32]
 80095c0:	464f      	mov	r7, r9
 80095c2:	e791      	b.n	80094e8 <_dtoa_r+0x3e0>
 80095c4:	4b4d      	ldr	r3, [pc, #308]	; (80096fc <_dtoa_r+0x5f4>)
 80095c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095ca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80095ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d047      	beq.n	8009664 <_dtoa_r+0x55c>
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	2000      	movs	r0, #0
 80095da:	494e      	ldr	r1, [pc, #312]	; (8009714 <_dtoa_r+0x60c>)
 80095dc:	f7f7 f95e 	bl	800089c <__aeabi_ddiv>
 80095e0:	462a      	mov	r2, r5
 80095e2:	4633      	mov	r3, r6
 80095e4:	f7f6 fe78 	bl	80002d8 <__aeabi_dsub>
 80095e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80095ec:	465d      	mov	r5, fp
 80095ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095f2:	f7f7 fad9 	bl	8000ba8 <__aeabi_d2iz>
 80095f6:	4606      	mov	r6, r0
 80095f8:	f7f6 ffbc 	bl	8000574 <__aeabi_i2d>
 80095fc:	4602      	mov	r2, r0
 80095fe:	460b      	mov	r3, r1
 8009600:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009604:	f7f6 fe68 	bl	80002d8 <__aeabi_dsub>
 8009608:	3630      	adds	r6, #48	; 0x30
 800960a:	f805 6b01 	strb.w	r6, [r5], #1
 800960e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009612:	e9cd 0100 	strd	r0, r1, [sp]
 8009616:	f7f7 fa89 	bl	8000b2c <__aeabi_dcmplt>
 800961a:	2800      	cmp	r0, #0
 800961c:	d163      	bne.n	80096e6 <_dtoa_r+0x5de>
 800961e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009622:	2000      	movs	r0, #0
 8009624:	4937      	ldr	r1, [pc, #220]	; (8009704 <_dtoa_r+0x5fc>)
 8009626:	f7f6 fe57 	bl	80002d8 <__aeabi_dsub>
 800962a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800962e:	f7f7 fa7d 	bl	8000b2c <__aeabi_dcmplt>
 8009632:	2800      	cmp	r0, #0
 8009634:	f040 80b7 	bne.w	80097a6 <_dtoa_r+0x69e>
 8009638:	eba5 030b 	sub.w	r3, r5, fp
 800963c:	429f      	cmp	r7, r3
 800963e:	f77f af7c 	ble.w	800953a <_dtoa_r+0x432>
 8009642:	2200      	movs	r2, #0
 8009644:	4b30      	ldr	r3, [pc, #192]	; (8009708 <_dtoa_r+0x600>)
 8009646:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800964a:	f7f6 fffd 	bl	8000648 <__aeabi_dmul>
 800964e:	2200      	movs	r2, #0
 8009650:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009654:	4b2c      	ldr	r3, [pc, #176]	; (8009708 <_dtoa_r+0x600>)
 8009656:	e9dd 0100 	ldrd	r0, r1, [sp]
 800965a:	f7f6 fff5 	bl	8000648 <__aeabi_dmul>
 800965e:	e9cd 0100 	strd	r0, r1, [sp]
 8009662:	e7c4      	b.n	80095ee <_dtoa_r+0x4e6>
 8009664:	462a      	mov	r2, r5
 8009666:	4633      	mov	r3, r6
 8009668:	f7f6 ffee 	bl	8000648 <__aeabi_dmul>
 800966c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009670:	eb0b 0507 	add.w	r5, fp, r7
 8009674:	465e      	mov	r6, fp
 8009676:	e9dd 0100 	ldrd	r0, r1, [sp]
 800967a:	f7f7 fa95 	bl	8000ba8 <__aeabi_d2iz>
 800967e:	4607      	mov	r7, r0
 8009680:	f7f6 ff78 	bl	8000574 <__aeabi_i2d>
 8009684:	3730      	adds	r7, #48	; 0x30
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800968e:	f7f6 fe23 	bl	80002d8 <__aeabi_dsub>
 8009692:	f806 7b01 	strb.w	r7, [r6], #1
 8009696:	42ae      	cmp	r6, r5
 8009698:	e9cd 0100 	strd	r0, r1, [sp]
 800969c:	f04f 0200 	mov.w	r2, #0
 80096a0:	d126      	bne.n	80096f0 <_dtoa_r+0x5e8>
 80096a2:	4b1c      	ldr	r3, [pc, #112]	; (8009714 <_dtoa_r+0x60c>)
 80096a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096a8:	f7f6 fe18 	bl	80002dc <__adddf3>
 80096ac:	4602      	mov	r2, r0
 80096ae:	460b      	mov	r3, r1
 80096b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096b4:	f7f7 fa58 	bl	8000b68 <__aeabi_dcmpgt>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d174      	bne.n	80097a6 <_dtoa_r+0x69e>
 80096bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80096c0:	2000      	movs	r0, #0
 80096c2:	4914      	ldr	r1, [pc, #80]	; (8009714 <_dtoa_r+0x60c>)
 80096c4:	f7f6 fe08 	bl	80002d8 <__aeabi_dsub>
 80096c8:	4602      	mov	r2, r0
 80096ca:	460b      	mov	r3, r1
 80096cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096d0:	f7f7 fa2c 	bl	8000b2c <__aeabi_dcmplt>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	f43f af30 	beq.w	800953a <_dtoa_r+0x432>
 80096da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80096de:	2b30      	cmp	r3, #48	; 0x30
 80096e0:	f105 32ff 	add.w	r2, r5, #4294967295
 80096e4:	d002      	beq.n	80096ec <_dtoa_r+0x5e4>
 80096e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80096ea:	e04a      	b.n	8009782 <_dtoa_r+0x67a>
 80096ec:	4615      	mov	r5, r2
 80096ee:	e7f4      	b.n	80096da <_dtoa_r+0x5d2>
 80096f0:	4b05      	ldr	r3, [pc, #20]	; (8009708 <_dtoa_r+0x600>)
 80096f2:	f7f6 ffa9 	bl	8000648 <__aeabi_dmul>
 80096f6:	e9cd 0100 	strd	r0, r1, [sp]
 80096fa:	e7bc      	b.n	8009676 <_dtoa_r+0x56e>
 80096fc:	0800b2b8 	.word	0x0800b2b8
 8009700:	0800b290 	.word	0x0800b290
 8009704:	3ff00000 	.word	0x3ff00000
 8009708:	40240000 	.word	0x40240000
 800970c:	401c0000 	.word	0x401c0000
 8009710:	40140000 	.word	0x40140000
 8009714:	3fe00000 	.word	0x3fe00000
 8009718:	e9dd 6700 	ldrd	r6, r7, [sp]
 800971c:	465d      	mov	r5, fp
 800971e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009722:	4630      	mov	r0, r6
 8009724:	4639      	mov	r1, r7
 8009726:	f7f7 f8b9 	bl	800089c <__aeabi_ddiv>
 800972a:	f7f7 fa3d 	bl	8000ba8 <__aeabi_d2iz>
 800972e:	4680      	mov	r8, r0
 8009730:	f7f6 ff20 	bl	8000574 <__aeabi_i2d>
 8009734:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009738:	f7f6 ff86 	bl	8000648 <__aeabi_dmul>
 800973c:	4602      	mov	r2, r0
 800973e:	460b      	mov	r3, r1
 8009740:	4630      	mov	r0, r6
 8009742:	4639      	mov	r1, r7
 8009744:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009748:	f7f6 fdc6 	bl	80002d8 <__aeabi_dsub>
 800974c:	f805 6b01 	strb.w	r6, [r5], #1
 8009750:	eba5 060b 	sub.w	r6, r5, fp
 8009754:	45b1      	cmp	r9, r6
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	d139      	bne.n	80097d0 <_dtoa_r+0x6c8>
 800975c:	f7f6 fdbe 	bl	80002dc <__adddf3>
 8009760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009764:	4606      	mov	r6, r0
 8009766:	460f      	mov	r7, r1
 8009768:	f7f7 f9fe 	bl	8000b68 <__aeabi_dcmpgt>
 800976c:	b9c8      	cbnz	r0, 80097a2 <_dtoa_r+0x69a>
 800976e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009772:	4630      	mov	r0, r6
 8009774:	4639      	mov	r1, r7
 8009776:	f7f7 f9cf 	bl	8000b18 <__aeabi_dcmpeq>
 800977a:	b110      	cbz	r0, 8009782 <_dtoa_r+0x67a>
 800977c:	f018 0f01 	tst.w	r8, #1
 8009780:	d10f      	bne.n	80097a2 <_dtoa_r+0x69a>
 8009782:	9904      	ldr	r1, [sp, #16]
 8009784:	4620      	mov	r0, r4
 8009786:	f000 fe0a 	bl	800a39e <_Bfree>
 800978a:	2300      	movs	r3, #0
 800978c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800978e:	702b      	strb	r3, [r5, #0]
 8009790:	f10a 0301 	add.w	r3, sl, #1
 8009794:	6013      	str	r3, [r2, #0]
 8009796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009798:	2b00      	cmp	r3, #0
 800979a:	f000 8241 	beq.w	8009c20 <_dtoa_r+0xb18>
 800979e:	601d      	str	r5, [r3, #0]
 80097a0:	e23e      	b.n	8009c20 <_dtoa_r+0xb18>
 80097a2:	f8cd a020 	str.w	sl, [sp, #32]
 80097a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80097aa:	2a39      	cmp	r2, #57	; 0x39
 80097ac:	f105 33ff 	add.w	r3, r5, #4294967295
 80097b0:	d108      	bne.n	80097c4 <_dtoa_r+0x6bc>
 80097b2:	459b      	cmp	fp, r3
 80097b4:	d10a      	bne.n	80097cc <_dtoa_r+0x6c4>
 80097b6:	9b08      	ldr	r3, [sp, #32]
 80097b8:	3301      	adds	r3, #1
 80097ba:	9308      	str	r3, [sp, #32]
 80097bc:	2330      	movs	r3, #48	; 0x30
 80097be:	f88b 3000 	strb.w	r3, [fp]
 80097c2:	465b      	mov	r3, fp
 80097c4:	781a      	ldrb	r2, [r3, #0]
 80097c6:	3201      	adds	r2, #1
 80097c8:	701a      	strb	r2, [r3, #0]
 80097ca:	e78c      	b.n	80096e6 <_dtoa_r+0x5de>
 80097cc:	461d      	mov	r5, r3
 80097ce:	e7ea      	b.n	80097a6 <_dtoa_r+0x69e>
 80097d0:	2200      	movs	r2, #0
 80097d2:	4b9b      	ldr	r3, [pc, #620]	; (8009a40 <_dtoa_r+0x938>)
 80097d4:	f7f6 ff38 	bl	8000648 <__aeabi_dmul>
 80097d8:	2200      	movs	r2, #0
 80097da:	2300      	movs	r3, #0
 80097dc:	4606      	mov	r6, r0
 80097de:	460f      	mov	r7, r1
 80097e0:	f7f7 f99a 	bl	8000b18 <__aeabi_dcmpeq>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	d09a      	beq.n	800971e <_dtoa_r+0x616>
 80097e8:	e7cb      	b.n	8009782 <_dtoa_r+0x67a>
 80097ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097ec:	2a00      	cmp	r2, #0
 80097ee:	f000 808b 	beq.w	8009908 <_dtoa_r+0x800>
 80097f2:	9a06      	ldr	r2, [sp, #24]
 80097f4:	2a01      	cmp	r2, #1
 80097f6:	dc6e      	bgt.n	80098d6 <_dtoa_r+0x7ce>
 80097f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80097fa:	2a00      	cmp	r2, #0
 80097fc:	d067      	beq.n	80098ce <_dtoa_r+0x7c6>
 80097fe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009802:	9f07      	ldr	r7, [sp, #28]
 8009804:	9d05      	ldr	r5, [sp, #20]
 8009806:	9a05      	ldr	r2, [sp, #20]
 8009808:	2101      	movs	r1, #1
 800980a:	441a      	add	r2, r3
 800980c:	4620      	mov	r0, r4
 800980e:	9205      	str	r2, [sp, #20]
 8009810:	4498      	add	r8, r3
 8009812:	f000 fea2 	bl	800a55a <__i2b>
 8009816:	4606      	mov	r6, r0
 8009818:	2d00      	cmp	r5, #0
 800981a:	dd0c      	ble.n	8009836 <_dtoa_r+0x72e>
 800981c:	f1b8 0f00 	cmp.w	r8, #0
 8009820:	dd09      	ble.n	8009836 <_dtoa_r+0x72e>
 8009822:	4545      	cmp	r5, r8
 8009824:	9a05      	ldr	r2, [sp, #20]
 8009826:	462b      	mov	r3, r5
 8009828:	bfa8      	it	ge
 800982a:	4643      	movge	r3, r8
 800982c:	1ad2      	subs	r2, r2, r3
 800982e:	9205      	str	r2, [sp, #20]
 8009830:	1aed      	subs	r5, r5, r3
 8009832:	eba8 0803 	sub.w	r8, r8, r3
 8009836:	9b07      	ldr	r3, [sp, #28]
 8009838:	b1eb      	cbz	r3, 8009876 <_dtoa_r+0x76e>
 800983a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800983c:	2b00      	cmp	r3, #0
 800983e:	d067      	beq.n	8009910 <_dtoa_r+0x808>
 8009840:	b18f      	cbz	r7, 8009866 <_dtoa_r+0x75e>
 8009842:	4631      	mov	r1, r6
 8009844:	463a      	mov	r2, r7
 8009846:	4620      	mov	r0, r4
 8009848:	f000 ff26 	bl	800a698 <__pow5mult>
 800984c:	9a04      	ldr	r2, [sp, #16]
 800984e:	4601      	mov	r1, r0
 8009850:	4606      	mov	r6, r0
 8009852:	4620      	mov	r0, r4
 8009854:	f000 fe8a 	bl	800a56c <__multiply>
 8009858:	9904      	ldr	r1, [sp, #16]
 800985a:	9008      	str	r0, [sp, #32]
 800985c:	4620      	mov	r0, r4
 800985e:	f000 fd9e 	bl	800a39e <_Bfree>
 8009862:	9b08      	ldr	r3, [sp, #32]
 8009864:	9304      	str	r3, [sp, #16]
 8009866:	9b07      	ldr	r3, [sp, #28]
 8009868:	1bda      	subs	r2, r3, r7
 800986a:	d004      	beq.n	8009876 <_dtoa_r+0x76e>
 800986c:	9904      	ldr	r1, [sp, #16]
 800986e:	4620      	mov	r0, r4
 8009870:	f000 ff12 	bl	800a698 <__pow5mult>
 8009874:	9004      	str	r0, [sp, #16]
 8009876:	2101      	movs	r1, #1
 8009878:	4620      	mov	r0, r4
 800987a:	f000 fe6e 	bl	800a55a <__i2b>
 800987e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009880:	4607      	mov	r7, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	f000 81d0 	beq.w	8009c28 <_dtoa_r+0xb20>
 8009888:	461a      	mov	r2, r3
 800988a:	4601      	mov	r1, r0
 800988c:	4620      	mov	r0, r4
 800988e:	f000 ff03 	bl	800a698 <__pow5mult>
 8009892:	9b06      	ldr	r3, [sp, #24]
 8009894:	2b01      	cmp	r3, #1
 8009896:	4607      	mov	r7, r0
 8009898:	dc40      	bgt.n	800991c <_dtoa_r+0x814>
 800989a:	9b00      	ldr	r3, [sp, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d139      	bne.n	8009914 <_dtoa_r+0x80c>
 80098a0:	9b01      	ldr	r3, [sp, #4]
 80098a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d136      	bne.n	8009918 <_dtoa_r+0x810>
 80098aa:	9b01      	ldr	r3, [sp, #4]
 80098ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80098b0:	0d1b      	lsrs	r3, r3, #20
 80098b2:	051b      	lsls	r3, r3, #20
 80098b4:	b12b      	cbz	r3, 80098c2 <_dtoa_r+0x7ba>
 80098b6:	9b05      	ldr	r3, [sp, #20]
 80098b8:	3301      	adds	r3, #1
 80098ba:	9305      	str	r3, [sp, #20]
 80098bc:	f108 0801 	add.w	r8, r8, #1
 80098c0:	2301      	movs	r3, #1
 80098c2:	9307      	str	r3, [sp, #28]
 80098c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d12a      	bne.n	8009920 <_dtoa_r+0x818>
 80098ca:	2001      	movs	r0, #1
 80098cc:	e030      	b.n	8009930 <_dtoa_r+0x828>
 80098ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80098d0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80098d4:	e795      	b.n	8009802 <_dtoa_r+0x6fa>
 80098d6:	9b07      	ldr	r3, [sp, #28]
 80098d8:	f109 37ff 	add.w	r7, r9, #4294967295
 80098dc:	42bb      	cmp	r3, r7
 80098de:	bfbf      	itttt	lt
 80098e0:	9b07      	ldrlt	r3, [sp, #28]
 80098e2:	9707      	strlt	r7, [sp, #28]
 80098e4:	1afa      	sublt	r2, r7, r3
 80098e6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80098e8:	bfbb      	ittet	lt
 80098ea:	189b      	addlt	r3, r3, r2
 80098ec:	930e      	strlt	r3, [sp, #56]	; 0x38
 80098ee:	1bdf      	subge	r7, r3, r7
 80098f0:	2700      	movlt	r7, #0
 80098f2:	f1b9 0f00 	cmp.w	r9, #0
 80098f6:	bfb5      	itete	lt
 80098f8:	9b05      	ldrlt	r3, [sp, #20]
 80098fa:	9d05      	ldrge	r5, [sp, #20]
 80098fc:	eba3 0509 	sublt.w	r5, r3, r9
 8009900:	464b      	movge	r3, r9
 8009902:	bfb8      	it	lt
 8009904:	2300      	movlt	r3, #0
 8009906:	e77e      	b.n	8009806 <_dtoa_r+0x6fe>
 8009908:	9f07      	ldr	r7, [sp, #28]
 800990a:	9d05      	ldr	r5, [sp, #20]
 800990c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800990e:	e783      	b.n	8009818 <_dtoa_r+0x710>
 8009910:	9a07      	ldr	r2, [sp, #28]
 8009912:	e7ab      	b.n	800986c <_dtoa_r+0x764>
 8009914:	2300      	movs	r3, #0
 8009916:	e7d4      	b.n	80098c2 <_dtoa_r+0x7ba>
 8009918:	9b00      	ldr	r3, [sp, #0]
 800991a:	e7d2      	b.n	80098c2 <_dtoa_r+0x7ba>
 800991c:	2300      	movs	r3, #0
 800991e:	9307      	str	r3, [sp, #28]
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009926:	6918      	ldr	r0, [r3, #16]
 8009928:	f000 fdc9 	bl	800a4be <__hi0bits>
 800992c:	f1c0 0020 	rsb	r0, r0, #32
 8009930:	4440      	add	r0, r8
 8009932:	f010 001f 	ands.w	r0, r0, #31
 8009936:	d047      	beq.n	80099c8 <_dtoa_r+0x8c0>
 8009938:	f1c0 0320 	rsb	r3, r0, #32
 800993c:	2b04      	cmp	r3, #4
 800993e:	dd3b      	ble.n	80099b8 <_dtoa_r+0x8b0>
 8009940:	9b05      	ldr	r3, [sp, #20]
 8009942:	f1c0 001c 	rsb	r0, r0, #28
 8009946:	4403      	add	r3, r0
 8009948:	9305      	str	r3, [sp, #20]
 800994a:	4405      	add	r5, r0
 800994c:	4480      	add	r8, r0
 800994e:	9b05      	ldr	r3, [sp, #20]
 8009950:	2b00      	cmp	r3, #0
 8009952:	dd05      	ble.n	8009960 <_dtoa_r+0x858>
 8009954:	461a      	mov	r2, r3
 8009956:	9904      	ldr	r1, [sp, #16]
 8009958:	4620      	mov	r0, r4
 800995a:	f000 feeb 	bl	800a734 <__lshift>
 800995e:	9004      	str	r0, [sp, #16]
 8009960:	f1b8 0f00 	cmp.w	r8, #0
 8009964:	dd05      	ble.n	8009972 <_dtoa_r+0x86a>
 8009966:	4639      	mov	r1, r7
 8009968:	4642      	mov	r2, r8
 800996a:	4620      	mov	r0, r4
 800996c:	f000 fee2 	bl	800a734 <__lshift>
 8009970:	4607      	mov	r7, r0
 8009972:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009974:	b353      	cbz	r3, 80099cc <_dtoa_r+0x8c4>
 8009976:	4639      	mov	r1, r7
 8009978:	9804      	ldr	r0, [sp, #16]
 800997a:	f000 ff2f 	bl	800a7dc <__mcmp>
 800997e:	2800      	cmp	r0, #0
 8009980:	da24      	bge.n	80099cc <_dtoa_r+0x8c4>
 8009982:	2300      	movs	r3, #0
 8009984:	220a      	movs	r2, #10
 8009986:	9904      	ldr	r1, [sp, #16]
 8009988:	4620      	mov	r0, r4
 800998a:	f000 fd1f 	bl	800a3cc <__multadd>
 800998e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009990:	9004      	str	r0, [sp, #16]
 8009992:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009996:	2b00      	cmp	r3, #0
 8009998:	f000 814d 	beq.w	8009c36 <_dtoa_r+0xb2e>
 800999c:	2300      	movs	r3, #0
 800999e:	4631      	mov	r1, r6
 80099a0:	220a      	movs	r2, #10
 80099a2:	4620      	mov	r0, r4
 80099a4:	f000 fd12 	bl	800a3cc <__multadd>
 80099a8:	9b02      	ldr	r3, [sp, #8]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	4606      	mov	r6, r0
 80099ae:	dc4f      	bgt.n	8009a50 <_dtoa_r+0x948>
 80099b0:	9b06      	ldr	r3, [sp, #24]
 80099b2:	2b02      	cmp	r3, #2
 80099b4:	dd4c      	ble.n	8009a50 <_dtoa_r+0x948>
 80099b6:	e011      	b.n	80099dc <_dtoa_r+0x8d4>
 80099b8:	d0c9      	beq.n	800994e <_dtoa_r+0x846>
 80099ba:	9a05      	ldr	r2, [sp, #20]
 80099bc:	331c      	adds	r3, #28
 80099be:	441a      	add	r2, r3
 80099c0:	9205      	str	r2, [sp, #20]
 80099c2:	441d      	add	r5, r3
 80099c4:	4498      	add	r8, r3
 80099c6:	e7c2      	b.n	800994e <_dtoa_r+0x846>
 80099c8:	4603      	mov	r3, r0
 80099ca:	e7f6      	b.n	80099ba <_dtoa_r+0x8b2>
 80099cc:	f1b9 0f00 	cmp.w	r9, #0
 80099d0:	dc38      	bgt.n	8009a44 <_dtoa_r+0x93c>
 80099d2:	9b06      	ldr	r3, [sp, #24]
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	dd35      	ble.n	8009a44 <_dtoa_r+0x93c>
 80099d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80099dc:	9b02      	ldr	r3, [sp, #8]
 80099de:	b963      	cbnz	r3, 80099fa <_dtoa_r+0x8f2>
 80099e0:	4639      	mov	r1, r7
 80099e2:	2205      	movs	r2, #5
 80099e4:	4620      	mov	r0, r4
 80099e6:	f000 fcf1 	bl	800a3cc <__multadd>
 80099ea:	4601      	mov	r1, r0
 80099ec:	4607      	mov	r7, r0
 80099ee:	9804      	ldr	r0, [sp, #16]
 80099f0:	f000 fef4 	bl	800a7dc <__mcmp>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	f73f adcc 	bgt.w	8009592 <_dtoa_r+0x48a>
 80099fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099fc:	465d      	mov	r5, fp
 80099fe:	ea6f 0a03 	mvn.w	sl, r3
 8009a02:	f04f 0900 	mov.w	r9, #0
 8009a06:	4639      	mov	r1, r7
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f000 fcc8 	bl	800a39e <_Bfree>
 8009a0e:	2e00      	cmp	r6, #0
 8009a10:	f43f aeb7 	beq.w	8009782 <_dtoa_r+0x67a>
 8009a14:	f1b9 0f00 	cmp.w	r9, #0
 8009a18:	d005      	beq.n	8009a26 <_dtoa_r+0x91e>
 8009a1a:	45b1      	cmp	r9, r6
 8009a1c:	d003      	beq.n	8009a26 <_dtoa_r+0x91e>
 8009a1e:	4649      	mov	r1, r9
 8009a20:	4620      	mov	r0, r4
 8009a22:	f000 fcbc 	bl	800a39e <_Bfree>
 8009a26:	4631      	mov	r1, r6
 8009a28:	4620      	mov	r0, r4
 8009a2a:	f000 fcb8 	bl	800a39e <_Bfree>
 8009a2e:	e6a8      	b.n	8009782 <_dtoa_r+0x67a>
 8009a30:	2700      	movs	r7, #0
 8009a32:	463e      	mov	r6, r7
 8009a34:	e7e1      	b.n	80099fa <_dtoa_r+0x8f2>
 8009a36:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009a3a:	463e      	mov	r6, r7
 8009a3c:	e5a9      	b.n	8009592 <_dtoa_r+0x48a>
 8009a3e:	bf00      	nop
 8009a40:	40240000 	.word	0x40240000
 8009a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a46:	f8cd 9008 	str.w	r9, [sp, #8]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	f000 80fa 	beq.w	8009c44 <_dtoa_r+0xb3c>
 8009a50:	2d00      	cmp	r5, #0
 8009a52:	dd05      	ble.n	8009a60 <_dtoa_r+0x958>
 8009a54:	4631      	mov	r1, r6
 8009a56:	462a      	mov	r2, r5
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f000 fe6b 	bl	800a734 <__lshift>
 8009a5e:	4606      	mov	r6, r0
 8009a60:	9b07      	ldr	r3, [sp, #28]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d04c      	beq.n	8009b00 <_dtoa_r+0x9f8>
 8009a66:	6871      	ldr	r1, [r6, #4]
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 fc64 	bl	800a336 <_Balloc>
 8009a6e:	6932      	ldr	r2, [r6, #16]
 8009a70:	3202      	adds	r2, #2
 8009a72:	4605      	mov	r5, r0
 8009a74:	0092      	lsls	r2, r2, #2
 8009a76:	f106 010c 	add.w	r1, r6, #12
 8009a7a:	300c      	adds	r0, #12
 8009a7c:	f000 fc50 	bl	800a320 <memcpy>
 8009a80:	2201      	movs	r2, #1
 8009a82:	4629      	mov	r1, r5
 8009a84:	4620      	mov	r0, r4
 8009a86:	f000 fe55 	bl	800a734 <__lshift>
 8009a8a:	9b00      	ldr	r3, [sp, #0]
 8009a8c:	f8cd b014 	str.w	fp, [sp, #20]
 8009a90:	f003 0301 	and.w	r3, r3, #1
 8009a94:	46b1      	mov	r9, r6
 8009a96:	9307      	str	r3, [sp, #28]
 8009a98:	4606      	mov	r6, r0
 8009a9a:	4639      	mov	r1, r7
 8009a9c:	9804      	ldr	r0, [sp, #16]
 8009a9e:	f7ff faa5 	bl	8008fec <quorem>
 8009aa2:	4649      	mov	r1, r9
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009aaa:	9804      	ldr	r0, [sp, #16]
 8009aac:	f000 fe96 	bl	800a7dc <__mcmp>
 8009ab0:	4632      	mov	r2, r6
 8009ab2:	9000      	str	r0, [sp, #0]
 8009ab4:	4639      	mov	r1, r7
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	f000 feaa 	bl	800a810 <__mdiff>
 8009abc:	68c3      	ldr	r3, [r0, #12]
 8009abe:	4602      	mov	r2, r0
 8009ac0:	bb03      	cbnz	r3, 8009b04 <_dtoa_r+0x9fc>
 8009ac2:	4601      	mov	r1, r0
 8009ac4:	9008      	str	r0, [sp, #32]
 8009ac6:	9804      	ldr	r0, [sp, #16]
 8009ac8:	f000 fe88 	bl	800a7dc <__mcmp>
 8009acc:	9a08      	ldr	r2, [sp, #32]
 8009ace:	4603      	mov	r3, r0
 8009ad0:	4611      	mov	r1, r2
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	9308      	str	r3, [sp, #32]
 8009ad6:	f000 fc62 	bl	800a39e <_Bfree>
 8009ada:	9b08      	ldr	r3, [sp, #32]
 8009adc:	b9a3      	cbnz	r3, 8009b08 <_dtoa_r+0xa00>
 8009ade:	9a06      	ldr	r2, [sp, #24]
 8009ae0:	b992      	cbnz	r2, 8009b08 <_dtoa_r+0xa00>
 8009ae2:	9a07      	ldr	r2, [sp, #28]
 8009ae4:	b982      	cbnz	r2, 8009b08 <_dtoa_r+0xa00>
 8009ae6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009aea:	d029      	beq.n	8009b40 <_dtoa_r+0xa38>
 8009aec:	9b00      	ldr	r3, [sp, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	dd01      	ble.n	8009af6 <_dtoa_r+0x9ee>
 8009af2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009af6:	9b05      	ldr	r3, [sp, #20]
 8009af8:	1c5d      	adds	r5, r3, #1
 8009afa:	f883 8000 	strb.w	r8, [r3]
 8009afe:	e782      	b.n	8009a06 <_dtoa_r+0x8fe>
 8009b00:	4630      	mov	r0, r6
 8009b02:	e7c2      	b.n	8009a8a <_dtoa_r+0x982>
 8009b04:	2301      	movs	r3, #1
 8009b06:	e7e3      	b.n	8009ad0 <_dtoa_r+0x9c8>
 8009b08:	9a00      	ldr	r2, [sp, #0]
 8009b0a:	2a00      	cmp	r2, #0
 8009b0c:	db04      	blt.n	8009b18 <_dtoa_r+0xa10>
 8009b0e:	d125      	bne.n	8009b5c <_dtoa_r+0xa54>
 8009b10:	9a06      	ldr	r2, [sp, #24]
 8009b12:	bb1a      	cbnz	r2, 8009b5c <_dtoa_r+0xa54>
 8009b14:	9a07      	ldr	r2, [sp, #28]
 8009b16:	bb0a      	cbnz	r2, 8009b5c <_dtoa_r+0xa54>
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	ddec      	ble.n	8009af6 <_dtoa_r+0x9ee>
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	9904      	ldr	r1, [sp, #16]
 8009b20:	4620      	mov	r0, r4
 8009b22:	f000 fe07 	bl	800a734 <__lshift>
 8009b26:	4639      	mov	r1, r7
 8009b28:	9004      	str	r0, [sp, #16]
 8009b2a:	f000 fe57 	bl	800a7dc <__mcmp>
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	dc03      	bgt.n	8009b3a <_dtoa_r+0xa32>
 8009b32:	d1e0      	bne.n	8009af6 <_dtoa_r+0x9ee>
 8009b34:	f018 0f01 	tst.w	r8, #1
 8009b38:	d0dd      	beq.n	8009af6 <_dtoa_r+0x9ee>
 8009b3a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009b3e:	d1d8      	bne.n	8009af2 <_dtoa_r+0x9ea>
 8009b40:	9b05      	ldr	r3, [sp, #20]
 8009b42:	9a05      	ldr	r2, [sp, #20]
 8009b44:	1c5d      	adds	r5, r3, #1
 8009b46:	2339      	movs	r3, #57	; 0x39
 8009b48:	7013      	strb	r3, [r2, #0]
 8009b4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b4e:	2b39      	cmp	r3, #57	; 0x39
 8009b50:	f105 32ff 	add.w	r2, r5, #4294967295
 8009b54:	d04f      	beq.n	8009bf6 <_dtoa_r+0xaee>
 8009b56:	3301      	adds	r3, #1
 8009b58:	7013      	strb	r3, [r2, #0]
 8009b5a:	e754      	b.n	8009a06 <_dtoa_r+0x8fe>
 8009b5c:	9a05      	ldr	r2, [sp, #20]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f102 0501 	add.w	r5, r2, #1
 8009b64:	dd06      	ble.n	8009b74 <_dtoa_r+0xa6c>
 8009b66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009b6a:	d0e9      	beq.n	8009b40 <_dtoa_r+0xa38>
 8009b6c:	f108 0801 	add.w	r8, r8, #1
 8009b70:	9b05      	ldr	r3, [sp, #20]
 8009b72:	e7c2      	b.n	8009afa <_dtoa_r+0x9f2>
 8009b74:	9a02      	ldr	r2, [sp, #8]
 8009b76:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009b7a:	eba5 030b 	sub.w	r3, r5, fp
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d021      	beq.n	8009bc6 <_dtoa_r+0xabe>
 8009b82:	2300      	movs	r3, #0
 8009b84:	220a      	movs	r2, #10
 8009b86:	9904      	ldr	r1, [sp, #16]
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f000 fc1f 	bl	800a3cc <__multadd>
 8009b8e:	45b1      	cmp	r9, r6
 8009b90:	9004      	str	r0, [sp, #16]
 8009b92:	f04f 0300 	mov.w	r3, #0
 8009b96:	f04f 020a 	mov.w	r2, #10
 8009b9a:	4649      	mov	r1, r9
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	d105      	bne.n	8009bac <_dtoa_r+0xaa4>
 8009ba0:	f000 fc14 	bl	800a3cc <__multadd>
 8009ba4:	4681      	mov	r9, r0
 8009ba6:	4606      	mov	r6, r0
 8009ba8:	9505      	str	r5, [sp, #20]
 8009baa:	e776      	b.n	8009a9a <_dtoa_r+0x992>
 8009bac:	f000 fc0e 	bl	800a3cc <__multadd>
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	4681      	mov	r9, r0
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	220a      	movs	r2, #10
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f000 fc07 	bl	800a3cc <__multadd>
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	e7f2      	b.n	8009ba8 <_dtoa_r+0xaa0>
 8009bc2:	f04f 0900 	mov.w	r9, #0
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	9904      	ldr	r1, [sp, #16]
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f000 fdb2 	bl	800a734 <__lshift>
 8009bd0:	4639      	mov	r1, r7
 8009bd2:	9004      	str	r0, [sp, #16]
 8009bd4:	f000 fe02 	bl	800a7dc <__mcmp>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	dcb6      	bgt.n	8009b4a <_dtoa_r+0xa42>
 8009bdc:	d102      	bne.n	8009be4 <_dtoa_r+0xadc>
 8009bde:	f018 0f01 	tst.w	r8, #1
 8009be2:	d1b2      	bne.n	8009b4a <_dtoa_r+0xa42>
 8009be4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009be8:	2b30      	cmp	r3, #48	; 0x30
 8009bea:	f105 32ff 	add.w	r2, r5, #4294967295
 8009bee:	f47f af0a 	bne.w	8009a06 <_dtoa_r+0x8fe>
 8009bf2:	4615      	mov	r5, r2
 8009bf4:	e7f6      	b.n	8009be4 <_dtoa_r+0xadc>
 8009bf6:	4593      	cmp	fp, r2
 8009bf8:	d105      	bne.n	8009c06 <_dtoa_r+0xafe>
 8009bfa:	2331      	movs	r3, #49	; 0x31
 8009bfc:	f10a 0a01 	add.w	sl, sl, #1
 8009c00:	f88b 3000 	strb.w	r3, [fp]
 8009c04:	e6ff      	b.n	8009a06 <_dtoa_r+0x8fe>
 8009c06:	4615      	mov	r5, r2
 8009c08:	e79f      	b.n	8009b4a <_dtoa_r+0xa42>
 8009c0a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009c70 <_dtoa_r+0xb68>
 8009c0e:	e007      	b.n	8009c20 <_dtoa_r+0xb18>
 8009c10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c12:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009c74 <_dtoa_r+0xb6c>
 8009c16:	b11b      	cbz	r3, 8009c20 <_dtoa_r+0xb18>
 8009c18:	f10b 0308 	add.w	r3, fp, #8
 8009c1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009c1e:	6013      	str	r3, [r2, #0]
 8009c20:	4658      	mov	r0, fp
 8009c22:	b017      	add	sp, #92	; 0x5c
 8009c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c28:	9b06      	ldr	r3, [sp, #24]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	f77f ae35 	ble.w	800989a <_dtoa_r+0x792>
 8009c30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c32:	9307      	str	r3, [sp, #28]
 8009c34:	e649      	b.n	80098ca <_dtoa_r+0x7c2>
 8009c36:	9b02      	ldr	r3, [sp, #8]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	dc03      	bgt.n	8009c44 <_dtoa_r+0xb3c>
 8009c3c:	9b06      	ldr	r3, [sp, #24]
 8009c3e:	2b02      	cmp	r3, #2
 8009c40:	f73f aecc 	bgt.w	80099dc <_dtoa_r+0x8d4>
 8009c44:	465d      	mov	r5, fp
 8009c46:	4639      	mov	r1, r7
 8009c48:	9804      	ldr	r0, [sp, #16]
 8009c4a:	f7ff f9cf 	bl	8008fec <quorem>
 8009c4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009c52:	f805 8b01 	strb.w	r8, [r5], #1
 8009c56:	9a02      	ldr	r2, [sp, #8]
 8009c58:	eba5 030b 	sub.w	r3, r5, fp
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	ddb0      	ble.n	8009bc2 <_dtoa_r+0xaba>
 8009c60:	2300      	movs	r3, #0
 8009c62:	220a      	movs	r2, #10
 8009c64:	9904      	ldr	r1, [sp, #16]
 8009c66:	4620      	mov	r0, r4
 8009c68:	f000 fbb0 	bl	800a3cc <__multadd>
 8009c6c:	9004      	str	r0, [sp, #16]
 8009c6e:	e7ea      	b.n	8009c46 <_dtoa_r+0xb3e>
 8009c70:	0800b200 	.word	0x0800b200
 8009c74:	0800b278 	.word	0x0800b278

08009c78 <rshift>:
 8009c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c7a:	6906      	ldr	r6, [r0, #16]
 8009c7c:	114b      	asrs	r3, r1, #5
 8009c7e:	429e      	cmp	r6, r3
 8009c80:	f100 0414 	add.w	r4, r0, #20
 8009c84:	dd30      	ble.n	8009ce8 <rshift+0x70>
 8009c86:	f011 011f 	ands.w	r1, r1, #31
 8009c8a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009c8e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009c92:	d108      	bne.n	8009ca6 <rshift+0x2e>
 8009c94:	4621      	mov	r1, r4
 8009c96:	42b2      	cmp	r2, r6
 8009c98:	460b      	mov	r3, r1
 8009c9a:	d211      	bcs.n	8009cc0 <rshift+0x48>
 8009c9c:	f852 3b04 	ldr.w	r3, [r2], #4
 8009ca0:	f841 3b04 	str.w	r3, [r1], #4
 8009ca4:	e7f7      	b.n	8009c96 <rshift+0x1e>
 8009ca6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8009caa:	f1c1 0c20 	rsb	ip, r1, #32
 8009cae:	40cd      	lsrs	r5, r1
 8009cb0:	3204      	adds	r2, #4
 8009cb2:	4623      	mov	r3, r4
 8009cb4:	42b2      	cmp	r2, r6
 8009cb6:	4617      	mov	r7, r2
 8009cb8:	d30c      	bcc.n	8009cd4 <rshift+0x5c>
 8009cba:	601d      	str	r5, [r3, #0]
 8009cbc:	b105      	cbz	r5, 8009cc0 <rshift+0x48>
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	1b1a      	subs	r2, r3, r4
 8009cc2:	42a3      	cmp	r3, r4
 8009cc4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009cc8:	bf08      	it	eq
 8009cca:	2300      	moveq	r3, #0
 8009ccc:	6102      	str	r2, [r0, #16]
 8009cce:	bf08      	it	eq
 8009cd0:	6143      	streq	r3, [r0, #20]
 8009cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cd4:	683f      	ldr	r7, [r7, #0]
 8009cd6:	fa07 f70c 	lsl.w	r7, r7, ip
 8009cda:	433d      	orrs	r5, r7
 8009cdc:	f843 5b04 	str.w	r5, [r3], #4
 8009ce0:	f852 5b04 	ldr.w	r5, [r2], #4
 8009ce4:	40cd      	lsrs	r5, r1
 8009ce6:	e7e5      	b.n	8009cb4 <rshift+0x3c>
 8009ce8:	4623      	mov	r3, r4
 8009cea:	e7e9      	b.n	8009cc0 <rshift+0x48>

08009cec <__hexdig_fun>:
 8009cec:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009cf0:	2b09      	cmp	r3, #9
 8009cf2:	d802      	bhi.n	8009cfa <__hexdig_fun+0xe>
 8009cf4:	3820      	subs	r0, #32
 8009cf6:	b2c0      	uxtb	r0, r0
 8009cf8:	4770      	bx	lr
 8009cfa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009cfe:	2b05      	cmp	r3, #5
 8009d00:	d801      	bhi.n	8009d06 <__hexdig_fun+0x1a>
 8009d02:	3847      	subs	r0, #71	; 0x47
 8009d04:	e7f7      	b.n	8009cf6 <__hexdig_fun+0xa>
 8009d06:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009d0a:	2b05      	cmp	r3, #5
 8009d0c:	d801      	bhi.n	8009d12 <__hexdig_fun+0x26>
 8009d0e:	3827      	subs	r0, #39	; 0x27
 8009d10:	e7f1      	b.n	8009cf6 <__hexdig_fun+0xa>
 8009d12:	2000      	movs	r0, #0
 8009d14:	4770      	bx	lr

08009d16 <__gethex>:
 8009d16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1a:	b08b      	sub	sp, #44	; 0x2c
 8009d1c:	468a      	mov	sl, r1
 8009d1e:	9002      	str	r0, [sp, #8]
 8009d20:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009d22:	9306      	str	r3, [sp, #24]
 8009d24:	4690      	mov	r8, r2
 8009d26:	f000 fad0 	bl	800a2ca <__localeconv_l>
 8009d2a:	6803      	ldr	r3, [r0, #0]
 8009d2c:	9303      	str	r3, [sp, #12]
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7f6 fa76 	bl	8000220 <strlen>
 8009d34:	9b03      	ldr	r3, [sp, #12]
 8009d36:	9001      	str	r0, [sp, #4]
 8009d38:	4403      	add	r3, r0
 8009d3a:	f04f 0b00 	mov.w	fp, #0
 8009d3e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009d42:	9307      	str	r3, [sp, #28]
 8009d44:	f8da 3000 	ldr.w	r3, [sl]
 8009d48:	3302      	adds	r3, #2
 8009d4a:	461f      	mov	r7, r3
 8009d4c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009d50:	2830      	cmp	r0, #48	; 0x30
 8009d52:	d06c      	beq.n	8009e2e <__gethex+0x118>
 8009d54:	f7ff ffca 	bl	8009cec <__hexdig_fun>
 8009d58:	4604      	mov	r4, r0
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	d16a      	bne.n	8009e34 <__gethex+0x11e>
 8009d5e:	9a01      	ldr	r2, [sp, #4]
 8009d60:	9903      	ldr	r1, [sp, #12]
 8009d62:	4638      	mov	r0, r7
 8009d64:	f001 f8fe 	bl	800af64 <strncmp>
 8009d68:	2800      	cmp	r0, #0
 8009d6a:	d166      	bne.n	8009e3a <__gethex+0x124>
 8009d6c:	9b01      	ldr	r3, [sp, #4]
 8009d6e:	5cf8      	ldrb	r0, [r7, r3]
 8009d70:	18fe      	adds	r6, r7, r3
 8009d72:	f7ff ffbb 	bl	8009cec <__hexdig_fun>
 8009d76:	2800      	cmp	r0, #0
 8009d78:	d062      	beq.n	8009e40 <__gethex+0x12a>
 8009d7a:	4633      	mov	r3, r6
 8009d7c:	7818      	ldrb	r0, [r3, #0]
 8009d7e:	2830      	cmp	r0, #48	; 0x30
 8009d80:	461f      	mov	r7, r3
 8009d82:	f103 0301 	add.w	r3, r3, #1
 8009d86:	d0f9      	beq.n	8009d7c <__gethex+0x66>
 8009d88:	f7ff ffb0 	bl	8009cec <__hexdig_fun>
 8009d8c:	fab0 f580 	clz	r5, r0
 8009d90:	096d      	lsrs	r5, r5, #5
 8009d92:	4634      	mov	r4, r6
 8009d94:	f04f 0b01 	mov.w	fp, #1
 8009d98:	463a      	mov	r2, r7
 8009d9a:	4616      	mov	r6, r2
 8009d9c:	3201      	adds	r2, #1
 8009d9e:	7830      	ldrb	r0, [r6, #0]
 8009da0:	f7ff ffa4 	bl	8009cec <__hexdig_fun>
 8009da4:	2800      	cmp	r0, #0
 8009da6:	d1f8      	bne.n	8009d9a <__gethex+0x84>
 8009da8:	9a01      	ldr	r2, [sp, #4]
 8009daa:	9903      	ldr	r1, [sp, #12]
 8009dac:	4630      	mov	r0, r6
 8009dae:	f001 f8d9 	bl	800af64 <strncmp>
 8009db2:	b950      	cbnz	r0, 8009dca <__gethex+0xb4>
 8009db4:	b954      	cbnz	r4, 8009dcc <__gethex+0xb6>
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	18f4      	adds	r4, r6, r3
 8009dba:	4622      	mov	r2, r4
 8009dbc:	4616      	mov	r6, r2
 8009dbe:	3201      	adds	r2, #1
 8009dc0:	7830      	ldrb	r0, [r6, #0]
 8009dc2:	f7ff ff93 	bl	8009cec <__hexdig_fun>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d1f8      	bne.n	8009dbc <__gethex+0xa6>
 8009dca:	b10c      	cbz	r4, 8009dd0 <__gethex+0xba>
 8009dcc:	1ba4      	subs	r4, r4, r6
 8009dce:	00a4      	lsls	r4, r4, #2
 8009dd0:	7833      	ldrb	r3, [r6, #0]
 8009dd2:	2b50      	cmp	r3, #80	; 0x50
 8009dd4:	d001      	beq.n	8009dda <__gethex+0xc4>
 8009dd6:	2b70      	cmp	r3, #112	; 0x70
 8009dd8:	d140      	bne.n	8009e5c <__gethex+0x146>
 8009dda:	7873      	ldrb	r3, [r6, #1]
 8009ddc:	2b2b      	cmp	r3, #43	; 0x2b
 8009dde:	d031      	beq.n	8009e44 <__gethex+0x12e>
 8009de0:	2b2d      	cmp	r3, #45	; 0x2d
 8009de2:	d033      	beq.n	8009e4c <__gethex+0x136>
 8009de4:	1c71      	adds	r1, r6, #1
 8009de6:	f04f 0900 	mov.w	r9, #0
 8009dea:	7808      	ldrb	r0, [r1, #0]
 8009dec:	f7ff ff7e 	bl	8009cec <__hexdig_fun>
 8009df0:	1e43      	subs	r3, r0, #1
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	2b18      	cmp	r3, #24
 8009df6:	d831      	bhi.n	8009e5c <__gethex+0x146>
 8009df8:	f1a0 0210 	sub.w	r2, r0, #16
 8009dfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e00:	f7ff ff74 	bl	8009cec <__hexdig_fun>
 8009e04:	1e43      	subs	r3, r0, #1
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	2b18      	cmp	r3, #24
 8009e0a:	d922      	bls.n	8009e52 <__gethex+0x13c>
 8009e0c:	f1b9 0f00 	cmp.w	r9, #0
 8009e10:	d000      	beq.n	8009e14 <__gethex+0xfe>
 8009e12:	4252      	negs	r2, r2
 8009e14:	4414      	add	r4, r2
 8009e16:	f8ca 1000 	str.w	r1, [sl]
 8009e1a:	b30d      	cbz	r5, 8009e60 <__gethex+0x14a>
 8009e1c:	f1bb 0f00 	cmp.w	fp, #0
 8009e20:	bf0c      	ite	eq
 8009e22:	2706      	moveq	r7, #6
 8009e24:	2700      	movne	r7, #0
 8009e26:	4638      	mov	r0, r7
 8009e28:	b00b      	add	sp, #44	; 0x2c
 8009e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2e:	f10b 0b01 	add.w	fp, fp, #1
 8009e32:	e78a      	b.n	8009d4a <__gethex+0x34>
 8009e34:	2500      	movs	r5, #0
 8009e36:	462c      	mov	r4, r5
 8009e38:	e7ae      	b.n	8009d98 <__gethex+0x82>
 8009e3a:	463e      	mov	r6, r7
 8009e3c:	2501      	movs	r5, #1
 8009e3e:	e7c7      	b.n	8009dd0 <__gethex+0xba>
 8009e40:	4604      	mov	r4, r0
 8009e42:	e7fb      	b.n	8009e3c <__gethex+0x126>
 8009e44:	f04f 0900 	mov.w	r9, #0
 8009e48:	1cb1      	adds	r1, r6, #2
 8009e4a:	e7ce      	b.n	8009dea <__gethex+0xd4>
 8009e4c:	f04f 0901 	mov.w	r9, #1
 8009e50:	e7fa      	b.n	8009e48 <__gethex+0x132>
 8009e52:	230a      	movs	r3, #10
 8009e54:	fb03 0202 	mla	r2, r3, r2, r0
 8009e58:	3a10      	subs	r2, #16
 8009e5a:	e7cf      	b.n	8009dfc <__gethex+0xe6>
 8009e5c:	4631      	mov	r1, r6
 8009e5e:	e7da      	b.n	8009e16 <__gethex+0x100>
 8009e60:	1bf3      	subs	r3, r6, r7
 8009e62:	3b01      	subs	r3, #1
 8009e64:	4629      	mov	r1, r5
 8009e66:	2b07      	cmp	r3, #7
 8009e68:	dc49      	bgt.n	8009efe <__gethex+0x1e8>
 8009e6a:	9802      	ldr	r0, [sp, #8]
 8009e6c:	f000 fa63 	bl	800a336 <_Balloc>
 8009e70:	9b01      	ldr	r3, [sp, #4]
 8009e72:	f100 0914 	add.w	r9, r0, #20
 8009e76:	f04f 0b00 	mov.w	fp, #0
 8009e7a:	f1c3 0301 	rsb	r3, r3, #1
 8009e7e:	4605      	mov	r5, r0
 8009e80:	f8cd 9010 	str.w	r9, [sp, #16]
 8009e84:	46da      	mov	sl, fp
 8009e86:	9308      	str	r3, [sp, #32]
 8009e88:	42b7      	cmp	r7, r6
 8009e8a:	d33b      	bcc.n	8009f04 <__gethex+0x1ee>
 8009e8c:	9804      	ldr	r0, [sp, #16]
 8009e8e:	f840 ab04 	str.w	sl, [r0], #4
 8009e92:	eba0 0009 	sub.w	r0, r0, r9
 8009e96:	1080      	asrs	r0, r0, #2
 8009e98:	6128      	str	r0, [r5, #16]
 8009e9a:	0147      	lsls	r7, r0, #5
 8009e9c:	4650      	mov	r0, sl
 8009e9e:	f000 fb0e 	bl	800a4be <__hi0bits>
 8009ea2:	f8d8 6000 	ldr.w	r6, [r8]
 8009ea6:	1a3f      	subs	r7, r7, r0
 8009ea8:	42b7      	cmp	r7, r6
 8009eaa:	dd64      	ble.n	8009f76 <__gethex+0x260>
 8009eac:	1bbf      	subs	r7, r7, r6
 8009eae:	4639      	mov	r1, r7
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	f000 fe1d 	bl	800aaf0 <__any_on>
 8009eb6:	4682      	mov	sl, r0
 8009eb8:	b178      	cbz	r0, 8009eda <__gethex+0x1c4>
 8009eba:	1e7b      	subs	r3, r7, #1
 8009ebc:	1159      	asrs	r1, r3, #5
 8009ebe:	f003 021f 	and.w	r2, r3, #31
 8009ec2:	f04f 0a01 	mov.w	sl, #1
 8009ec6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009eca:	fa0a f202 	lsl.w	r2, sl, r2
 8009ece:	420a      	tst	r2, r1
 8009ed0:	d003      	beq.n	8009eda <__gethex+0x1c4>
 8009ed2:	4553      	cmp	r3, sl
 8009ed4:	dc46      	bgt.n	8009f64 <__gethex+0x24e>
 8009ed6:	f04f 0a02 	mov.w	sl, #2
 8009eda:	4639      	mov	r1, r7
 8009edc:	4628      	mov	r0, r5
 8009ede:	f7ff fecb 	bl	8009c78 <rshift>
 8009ee2:	443c      	add	r4, r7
 8009ee4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ee8:	42a3      	cmp	r3, r4
 8009eea:	da52      	bge.n	8009f92 <__gethex+0x27c>
 8009eec:	4629      	mov	r1, r5
 8009eee:	9802      	ldr	r0, [sp, #8]
 8009ef0:	f000 fa55 	bl	800a39e <_Bfree>
 8009ef4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	6013      	str	r3, [r2, #0]
 8009efa:	27a3      	movs	r7, #163	; 0xa3
 8009efc:	e793      	b.n	8009e26 <__gethex+0x110>
 8009efe:	3101      	adds	r1, #1
 8009f00:	105b      	asrs	r3, r3, #1
 8009f02:	e7b0      	b.n	8009e66 <__gethex+0x150>
 8009f04:	1e73      	subs	r3, r6, #1
 8009f06:	9305      	str	r3, [sp, #20]
 8009f08:	9a07      	ldr	r2, [sp, #28]
 8009f0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d018      	beq.n	8009f44 <__gethex+0x22e>
 8009f12:	f1bb 0f20 	cmp.w	fp, #32
 8009f16:	d107      	bne.n	8009f28 <__gethex+0x212>
 8009f18:	9b04      	ldr	r3, [sp, #16]
 8009f1a:	f8c3 a000 	str.w	sl, [r3]
 8009f1e:	3304      	adds	r3, #4
 8009f20:	f04f 0a00 	mov.w	sl, #0
 8009f24:	9304      	str	r3, [sp, #16]
 8009f26:	46d3      	mov	fp, sl
 8009f28:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009f2c:	f7ff fede 	bl	8009cec <__hexdig_fun>
 8009f30:	f000 000f 	and.w	r0, r0, #15
 8009f34:	fa00 f00b 	lsl.w	r0, r0, fp
 8009f38:	ea4a 0a00 	orr.w	sl, sl, r0
 8009f3c:	f10b 0b04 	add.w	fp, fp, #4
 8009f40:	9b05      	ldr	r3, [sp, #20]
 8009f42:	e00d      	b.n	8009f60 <__gethex+0x24a>
 8009f44:	9b05      	ldr	r3, [sp, #20]
 8009f46:	9a08      	ldr	r2, [sp, #32]
 8009f48:	4413      	add	r3, r2
 8009f4a:	42bb      	cmp	r3, r7
 8009f4c:	d3e1      	bcc.n	8009f12 <__gethex+0x1fc>
 8009f4e:	4618      	mov	r0, r3
 8009f50:	9a01      	ldr	r2, [sp, #4]
 8009f52:	9903      	ldr	r1, [sp, #12]
 8009f54:	9309      	str	r3, [sp, #36]	; 0x24
 8009f56:	f001 f805 	bl	800af64 <strncmp>
 8009f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d1d8      	bne.n	8009f12 <__gethex+0x1fc>
 8009f60:	461e      	mov	r6, r3
 8009f62:	e791      	b.n	8009e88 <__gethex+0x172>
 8009f64:	1eb9      	subs	r1, r7, #2
 8009f66:	4628      	mov	r0, r5
 8009f68:	f000 fdc2 	bl	800aaf0 <__any_on>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d0b2      	beq.n	8009ed6 <__gethex+0x1c0>
 8009f70:	f04f 0a03 	mov.w	sl, #3
 8009f74:	e7b1      	b.n	8009eda <__gethex+0x1c4>
 8009f76:	da09      	bge.n	8009f8c <__gethex+0x276>
 8009f78:	1bf7      	subs	r7, r6, r7
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	463a      	mov	r2, r7
 8009f7e:	9802      	ldr	r0, [sp, #8]
 8009f80:	f000 fbd8 	bl	800a734 <__lshift>
 8009f84:	1be4      	subs	r4, r4, r7
 8009f86:	4605      	mov	r5, r0
 8009f88:	f100 0914 	add.w	r9, r0, #20
 8009f8c:	f04f 0a00 	mov.w	sl, #0
 8009f90:	e7a8      	b.n	8009ee4 <__gethex+0x1ce>
 8009f92:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009f96:	42a0      	cmp	r0, r4
 8009f98:	dd6a      	ble.n	800a070 <__gethex+0x35a>
 8009f9a:	1b04      	subs	r4, r0, r4
 8009f9c:	42a6      	cmp	r6, r4
 8009f9e:	dc2e      	bgt.n	8009ffe <__gethex+0x2e8>
 8009fa0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	d022      	beq.n	8009fee <__gethex+0x2d8>
 8009fa8:	2b03      	cmp	r3, #3
 8009faa:	d024      	beq.n	8009ff6 <__gethex+0x2e0>
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d115      	bne.n	8009fdc <__gethex+0x2c6>
 8009fb0:	42a6      	cmp	r6, r4
 8009fb2:	d113      	bne.n	8009fdc <__gethex+0x2c6>
 8009fb4:	2e01      	cmp	r6, #1
 8009fb6:	dc0b      	bgt.n	8009fd0 <__gethex+0x2ba>
 8009fb8:	9a06      	ldr	r2, [sp, #24]
 8009fba:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009fbe:	6013      	str	r3, [r2, #0]
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	612b      	str	r3, [r5, #16]
 8009fc4:	f8c9 3000 	str.w	r3, [r9]
 8009fc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009fca:	2762      	movs	r7, #98	; 0x62
 8009fcc:	601d      	str	r5, [r3, #0]
 8009fce:	e72a      	b.n	8009e26 <__gethex+0x110>
 8009fd0:	1e71      	subs	r1, r6, #1
 8009fd2:	4628      	mov	r0, r5
 8009fd4:	f000 fd8c 	bl	800aaf0 <__any_on>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d1ed      	bne.n	8009fb8 <__gethex+0x2a2>
 8009fdc:	4629      	mov	r1, r5
 8009fde:	9802      	ldr	r0, [sp, #8]
 8009fe0:	f000 f9dd 	bl	800a39e <_Bfree>
 8009fe4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	6013      	str	r3, [r2, #0]
 8009fea:	2750      	movs	r7, #80	; 0x50
 8009fec:	e71b      	b.n	8009e26 <__gethex+0x110>
 8009fee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d0e1      	beq.n	8009fb8 <__gethex+0x2a2>
 8009ff4:	e7f2      	b.n	8009fdc <__gethex+0x2c6>
 8009ff6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d1dd      	bne.n	8009fb8 <__gethex+0x2a2>
 8009ffc:	e7ee      	b.n	8009fdc <__gethex+0x2c6>
 8009ffe:	1e67      	subs	r7, r4, #1
 800a000:	f1ba 0f00 	cmp.w	sl, #0
 800a004:	d131      	bne.n	800a06a <__gethex+0x354>
 800a006:	b127      	cbz	r7, 800a012 <__gethex+0x2fc>
 800a008:	4639      	mov	r1, r7
 800a00a:	4628      	mov	r0, r5
 800a00c:	f000 fd70 	bl	800aaf0 <__any_on>
 800a010:	4682      	mov	sl, r0
 800a012:	117a      	asrs	r2, r7, #5
 800a014:	2301      	movs	r3, #1
 800a016:	f007 071f 	and.w	r7, r7, #31
 800a01a:	fa03 f707 	lsl.w	r7, r3, r7
 800a01e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a022:	4621      	mov	r1, r4
 800a024:	421f      	tst	r7, r3
 800a026:	4628      	mov	r0, r5
 800a028:	bf18      	it	ne
 800a02a:	f04a 0a02 	orrne.w	sl, sl, #2
 800a02e:	1b36      	subs	r6, r6, r4
 800a030:	f7ff fe22 	bl	8009c78 <rshift>
 800a034:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a038:	2702      	movs	r7, #2
 800a03a:	f1ba 0f00 	cmp.w	sl, #0
 800a03e:	d048      	beq.n	800a0d2 <__gethex+0x3bc>
 800a040:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a044:	2b02      	cmp	r3, #2
 800a046:	d015      	beq.n	800a074 <__gethex+0x35e>
 800a048:	2b03      	cmp	r3, #3
 800a04a:	d017      	beq.n	800a07c <__gethex+0x366>
 800a04c:	2b01      	cmp	r3, #1
 800a04e:	d109      	bne.n	800a064 <__gethex+0x34e>
 800a050:	f01a 0f02 	tst.w	sl, #2
 800a054:	d006      	beq.n	800a064 <__gethex+0x34e>
 800a056:	f8d9 3000 	ldr.w	r3, [r9]
 800a05a:	ea4a 0a03 	orr.w	sl, sl, r3
 800a05e:	f01a 0f01 	tst.w	sl, #1
 800a062:	d10e      	bne.n	800a082 <__gethex+0x36c>
 800a064:	f047 0710 	orr.w	r7, r7, #16
 800a068:	e033      	b.n	800a0d2 <__gethex+0x3bc>
 800a06a:	f04f 0a01 	mov.w	sl, #1
 800a06e:	e7d0      	b.n	800a012 <__gethex+0x2fc>
 800a070:	2701      	movs	r7, #1
 800a072:	e7e2      	b.n	800a03a <__gethex+0x324>
 800a074:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a076:	f1c3 0301 	rsb	r3, r3, #1
 800a07a:	9315      	str	r3, [sp, #84]	; 0x54
 800a07c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d0f0      	beq.n	800a064 <__gethex+0x34e>
 800a082:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a086:	f105 0314 	add.w	r3, r5, #20
 800a08a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a08e:	eb03 010a 	add.w	r1, r3, sl
 800a092:	f04f 0c00 	mov.w	ip, #0
 800a096:	4618      	mov	r0, r3
 800a098:	f853 2b04 	ldr.w	r2, [r3], #4
 800a09c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a0a0:	d01c      	beq.n	800a0dc <__gethex+0x3c6>
 800a0a2:	3201      	adds	r2, #1
 800a0a4:	6002      	str	r2, [r0, #0]
 800a0a6:	2f02      	cmp	r7, #2
 800a0a8:	f105 0314 	add.w	r3, r5, #20
 800a0ac:	d138      	bne.n	800a120 <__gethex+0x40a>
 800a0ae:	f8d8 2000 	ldr.w	r2, [r8]
 800a0b2:	3a01      	subs	r2, #1
 800a0b4:	42b2      	cmp	r2, r6
 800a0b6:	d10a      	bne.n	800a0ce <__gethex+0x3b8>
 800a0b8:	1171      	asrs	r1, r6, #5
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f006 061f 	and.w	r6, r6, #31
 800a0c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a0c4:	fa02 f606 	lsl.w	r6, r2, r6
 800a0c8:	421e      	tst	r6, r3
 800a0ca:	bf18      	it	ne
 800a0cc:	4617      	movne	r7, r2
 800a0ce:	f047 0720 	orr.w	r7, r7, #32
 800a0d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a0d4:	601d      	str	r5, [r3, #0]
 800a0d6:	9b06      	ldr	r3, [sp, #24]
 800a0d8:	601c      	str	r4, [r3, #0]
 800a0da:	e6a4      	b.n	8009e26 <__gethex+0x110>
 800a0dc:	4299      	cmp	r1, r3
 800a0de:	f843 cc04 	str.w	ip, [r3, #-4]
 800a0e2:	d8d8      	bhi.n	800a096 <__gethex+0x380>
 800a0e4:	68ab      	ldr	r3, [r5, #8]
 800a0e6:	4599      	cmp	r9, r3
 800a0e8:	db12      	blt.n	800a110 <__gethex+0x3fa>
 800a0ea:	6869      	ldr	r1, [r5, #4]
 800a0ec:	9802      	ldr	r0, [sp, #8]
 800a0ee:	3101      	adds	r1, #1
 800a0f0:	f000 f921 	bl	800a336 <_Balloc>
 800a0f4:	692a      	ldr	r2, [r5, #16]
 800a0f6:	3202      	adds	r2, #2
 800a0f8:	f105 010c 	add.w	r1, r5, #12
 800a0fc:	4683      	mov	fp, r0
 800a0fe:	0092      	lsls	r2, r2, #2
 800a100:	300c      	adds	r0, #12
 800a102:	f000 f90d 	bl	800a320 <memcpy>
 800a106:	4629      	mov	r1, r5
 800a108:	9802      	ldr	r0, [sp, #8]
 800a10a:	f000 f948 	bl	800a39e <_Bfree>
 800a10e:	465d      	mov	r5, fp
 800a110:	692b      	ldr	r3, [r5, #16]
 800a112:	1c5a      	adds	r2, r3, #1
 800a114:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a118:	612a      	str	r2, [r5, #16]
 800a11a:	2201      	movs	r2, #1
 800a11c:	615a      	str	r2, [r3, #20]
 800a11e:	e7c2      	b.n	800a0a6 <__gethex+0x390>
 800a120:	692a      	ldr	r2, [r5, #16]
 800a122:	454a      	cmp	r2, r9
 800a124:	dd0b      	ble.n	800a13e <__gethex+0x428>
 800a126:	2101      	movs	r1, #1
 800a128:	4628      	mov	r0, r5
 800a12a:	f7ff fda5 	bl	8009c78 <rshift>
 800a12e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a132:	3401      	adds	r4, #1
 800a134:	42a3      	cmp	r3, r4
 800a136:	f6ff aed9 	blt.w	8009eec <__gethex+0x1d6>
 800a13a:	2701      	movs	r7, #1
 800a13c:	e7c7      	b.n	800a0ce <__gethex+0x3b8>
 800a13e:	f016 061f 	ands.w	r6, r6, #31
 800a142:	d0fa      	beq.n	800a13a <__gethex+0x424>
 800a144:	449a      	add	sl, r3
 800a146:	f1c6 0620 	rsb	r6, r6, #32
 800a14a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a14e:	f000 f9b6 	bl	800a4be <__hi0bits>
 800a152:	42b0      	cmp	r0, r6
 800a154:	dbe7      	blt.n	800a126 <__gethex+0x410>
 800a156:	e7f0      	b.n	800a13a <__gethex+0x424>

0800a158 <L_shift>:
 800a158:	f1c2 0208 	rsb	r2, r2, #8
 800a15c:	0092      	lsls	r2, r2, #2
 800a15e:	b570      	push	{r4, r5, r6, lr}
 800a160:	f1c2 0620 	rsb	r6, r2, #32
 800a164:	6843      	ldr	r3, [r0, #4]
 800a166:	6804      	ldr	r4, [r0, #0]
 800a168:	fa03 f506 	lsl.w	r5, r3, r6
 800a16c:	432c      	orrs	r4, r5
 800a16e:	40d3      	lsrs	r3, r2
 800a170:	6004      	str	r4, [r0, #0]
 800a172:	f840 3f04 	str.w	r3, [r0, #4]!
 800a176:	4288      	cmp	r0, r1
 800a178:	d3f4      	bcc.n	800a164 <L_shift+0xc>
 800a17a:	bd70      	pop	{r4, r5, r6, pc}

0800a17c <__match>:
 800a17c:	b530      	push	{r4, r5, lr}
 800a17e:	6803      	ldr	r3, [r0, #0]
 800a180:	3301      	adds	r3, #1
 800a182:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a186:	b914      	cbnz	r4, 800a18e <__match+0x12>
 800a188:	6003      	str	r3, [r0, #0]
 800a18a:	2001      	movs	r0, #1
 800a18c:	bd30      	pop	{r4, r5, pc}
 800a18e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a192:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a196:	2d19      	cmp	r5, #25
 800a198:	bf98      	it	ls
 800a19a:	3220      	addls	r2, #32
 800a19c:	42a2      	cmp	r2, r4
 800a19e:	d0f0      	beq.n	800a182 <__match+0x6>
 800a1a0:	2000      	movs	r0, #0
 800a1a2:	e7f3      	b.n	800a18c <__match+0x10>

0800a1a4 <__hexnan>:
 800a1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a8:	680b      	ldr	r3, [r1, #0]
 800a1aa:	6801      	ldr	r1, [r0, #0]
 800a1ac:	115f      	asrs	r7, r3, #5
 800a1ae:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a1b2:	f013 031f 	ands.w	r3, r3, #31
 800a1b6:	b087      	sub	sp, #28
 800a1b8:	bf18      	it	ne
 800a1ba:	3704      	addne	r7, #4
 800a1bc:	2500      	movs	r5, #0
 800a1be:	1f3e      	subs	r6, r7, #4
 800a1c0:	4682      	mov	sl, r0
 800a1c2:	4690      	mov	r8, r2
 800a1c4:	9301      	str	r3, [sp, #4]
 800a1c6:	f847 5c04 	str.w	r5, [r7, #-4]
 800a1ca:	46b1      	mov	r9, r6
 800a1cc:	4634      	mov	r4, r6
 800a1ce:	9502      	str	r5, [sp, #8]
 800a1d0:	46ab      	mov	fp, r5
 800a1d2:	784a      	ldrb	r2, [r1, #1]
 800a1d4:	1c4b      	adds	r3, r1, #1
 800a1d6:	9303      	str	r3, [sp, #12]
 800a1d8:	b342      	cbz	r2, 800a22c <__hexnan+0x88>
 800a1da:	4610      	mov	r0, r2
 800a1dc:	9105      	str	r1, [sp, #20]
 800a1de:	9204      	str	r2, [sp, #16]
 800a1e0:	f7ff fd84 	bl	8009cec <__hexdig_fun>
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	d143      	bne.n	800a270 <__hexnan+0xcc>
 800a1e8:	9a04      	ldr	r2, [sp, #16]
 800a1ea:	9905      	ldr	r1, [sp, #20]
 800a1ec:	2a20      	cmp	r2, #32
 800a1ee:	d818      	bhi.n	800a222 <__hexnan+0x7e>
 800a1f0:	9b02      	ldr	r3, [sp, #8]
 800a1f2:	459b      	cmp	fp, r3
 800a1f4:	dd13      	ble.n	800a21e <__hexnan+0x7a>
 800a1f6:	454c      	cmp	r4, r9
 800a1f8:	d206      	bcs.n	800a208 <__hexnan+0x64>
 800a1fa:	2d07      	cmp	r5, #7
 800a1fc:	dc04      	bgt.n	800a208 <__hexnan+0x64>
 800a1fe:	462a      	mov	r2, r5
 800a200:	4649      	mov	r1, r9
 800a202:	4620      	mov	r0, r4
 800a204:	f7ff ffa8 	bl	800a158 <L_shift>
 800a208:	4544      	cmp	r4, r8
 800a20a:	d944      	bls.n	800a296 <__hexnan+0xf2>
 800a20c:	2300      	movs	r3, #0
 800a20e:	f1a4 0904 	sub.w	r9, r4, #4
 800a212:	f844 3c04 	str.w	r3, [r4, #-4]
 800a216:	f8cd b008 	str.w	fp, [sp, #8]
 800a21a:	464c      	mov	r4, r9
 800a21c:	461d      	mov	r5, r3
 800a21e:	9903      	ldr	r1, [sp, #12]
 800a220:	e7d7      	b.n	800a1d2 <__hexnan+0x2e>
 800a222:	2a29      	cmp	r2, #41	; 0x29
 800a224:	d14a      	bne.n	800a2bc <__hexnan+0x118>
 800a226:	3102      	adds	r1, #2
 800a228:	f8ca 1000 	str.w	r1, [sl]
 800a22c:	f1bb 0f00 	cmp.w	fp, #0
 800a230:	d044      	beq.n	800a2bc <__hexnan+0x118>
 800a232:	454c      	cmp	r4, r9
 800a234:	d206      	bcs.n	800a244 <__hexnan+0xa0>
 800a236:	2d07      	cmp	r5, #7
 800a238:	dc04      	bgt.n	800a244 <__hexnan+0xa0>
 800a23a:	462a      	mov	r2, r5
 800a23c:	4649      	mov	r1, r9
 800a23e:	4620      	mov	r0, r4
 800a240:	f7ff ff8a 	bl	800a158 <L_shift>
 800a244:	4544      	cmp	r4, r8
 800a246:	d928      	bls.n	800a29a <__hexnan+0xf6>
 800a248:	4643      	mov	r3, r8
 800a24a:	f854 2b04 	ldr.w	r2, [r4], #4
 800a24e:	f843 2b04 	str.w	r2, [r3], #4
 800a252:	42a6      	cmp	r6, r4
 800a254:	d2f9      	bcs.n	800a24a <__hexnan+0xa6>
 800a256:	2200      	movs	r2, #0
 800a258:	f843 2b04 	str.w	r2, [r3], #4
 800a25c:	429e      	cmp	r6, r3
 800a25e:	d2fb      	bcs.n	800a258 <__hexnan+0xb4>
 800a260:	6833      	ldr	r3, [r6, #0]
 800a262:	b91b      	cbnz	r3, 800a26c <__hexnan+0xc8>
 800a264:	4546      	cmp	r6, r8
 800a266:	d127      	bne.n	800a2b8 <__hexnan+0x114>
 800a268:	2301      	movs	r3, #1
 800a26a:	6033      	str	r3, [r6, #0]
 800a26c:	2005      	movs	r0, #5
 800a26e:	e026      	b.n	800a2be <__hexnan+0x11a>
 800a270:	3501      	adds	r5, #1
 800a272:	2d08      	cmp	r5, #8
 800a274:	f10b 0b01 	add.w	fp, fp, #1
 800a278:	dd06      	ble.n	800a288 <__hexnan+0xe4>
 800a27a:	4544      	cmp	r4, r8
 800a27c:	d9cf      	bls.n	800a21e <__hexnan+0x7a>
 800a27e:	2300      	movs	r3, #0
 800a280:	f844 3c04 	str.w	r3, [r4, #-4]
 800a284:	2501      	movs	r5, #1
 800a286:	3c04      	subs	r4, #4
 800a288:	6822      	ldr	r2, [r4, #0]
 800a28a:	f000 000f 	and.w	r0, r0, #15
 800a28e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a292:	6020      	str	r0, [r4, #0]
 800a294:	e7c3      	b.n	800a21e <__hexnan+0x7a>
 800a296:	2508      	movs	r5, #8
 800a298:	e7c1      	b.n	800a21e <__hexnan+0x7a>
 800a29a:	9b01      	ldr	r3, [sp, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d0df      	beq.n	800a260 <__hexnan+0xbc>
 800a2a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a4:	f1c3 0320 	rsb	r3, r3, #32
 800a2a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ac:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a2b0:	401a      	ands	r2, r3
 800a2b2:	f847 2c04 	str.w	r2, [r7, #-4]
 800a2b6:	e7d3      	b.n	800a260 <__hexnan+0xbc>
 800a2b8:	3e04      	subs	r6, #4
 800a2ba:	e7d1      	b.n	800a260 <__hexnan+0xbc>
 800a2bc:	2004      	movs	r0, #4
 800a2be:	b007      	add	sp, #28
 800a2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a2c4 <__locale_ctype_ptr_l>:
 800a2c4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a2c8:	4770      	bx	lr

0800a2ca <__localeconv_l>:
 800a2ca:	30f0      	adds	r0, #240	; 0xf0
 800a2cc:	4770      	bx	lr
	...

0800a2d0 <_localeconv_r>:
 800a2d0:	4b04      	ldr	r3, [pc, #16]	; (800a2e4 <_localeconv_r+0x14>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	6a18      	ldr	r0, [r3, #32]
 800a2d6:	4b04      	ldr	r3, [pc, #16]	; (800a2e8 <_localeconv_r+0x18>)
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	bf08      	it	eq
 800a2dc:	4618      	moveq	r0, r3
 800a2de:	30f0      	adds	r0, #240	; 0xf0
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	20000278 	.word	0x20000278
 800a2e8:	200002dc 	.word	0x200002dc

0800a2ec <malloc>:
 800a2ec:	4b02      	ldr	r3, [pc, #8]	; (800a2f8 <malloc+0xc>)
 800a2ee:	4601      	mov	r1, r0
 800a2f0:	6818      	ldr	r0, [r3, #0]
 800a2f2:	f000 bc7b 	b.w	800abec <_malloc_r>
 800a2f6:	bf00      	nop
 800a2f8:	20000278 	.word	0x20000278

0800a2fc <__ascii_mbtowc>:
 800a2fc:	b082      	sub	sp, #8
 800a2fe:	b901      	cbnz	r1, 800a302 <__ascii_mbtowc+0x6>
 800a300:	a901      	add	r1, sp, #4
 800a302:	b142      	cbz	r2, 800a316 <__ascii_mbtowc+0x1a>
 800a304:	b14b      	cbz	r3, 800a31a <__ascii_mbtowc+0x1e>
 800a306:	7813      	ldrb	r3, [r2, #0]
 800a308:	600b      	str	r3, [r1, #0]
 800a30a:	7812      	ldrb	r2, [r2, #0]
 800a30c:	1c10      	adds	r0, r2, #0
 800a30e:	bf18      	it	ne
 800a310:	2001      	movne	r0, #1
 800a312:	b002      	add	sp, #8
 800a314:	4770      	bx	lr
 800a316:	4610      	mov	r0, r2
 800a318:	e7fb      	b.n	800a312 <__ascii_mbtowc+0x16>
 800a31a:	f06f 0001 	mvn.w	r0, #1
 800a31e:	e7f8      	b.n	800a312 <__ascii_mbtowc+0x16>

0800a320 <memcpy>:
 800a320:	b510      	push	{r4, lr}
 800a322:	1e43      	subs	r3, r0, #1
 800a324:	440a      	add	r2, r1
 800a326:	4291      	cmp	r1, r2
 800a328:	d100      	bne.n	800a32c <memcpy+0xc>
 800a32a:	bd10      	pop	{r4, pc}
 800a32c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a330:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a334:	e7f7      	b.n	800a326 <memcpy+0x6>

0800a336 <_Balloc>:
 800a336:	b570      	push	{r4, r5, r6, lr}
 800a338:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a33a:	4604      	mov	r4, r0
 800a33c:	460e      	mov	r6, r1
 800a33e:	b93d      	cbnz	r5, 800a350 <_Balloc+0x1a>
 800a340:	2010      	movs	r0, #16
 800a342:	f7ff ffd3 	bl	800a2ec <malloc>
 800a346:	6260      	str	r0, [r4, #36]	; 0x24
 800a348:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a34c:	6005      	str	r5, [r0, #0]
 800a34e:	60c5      	str	r5, [r0, #12]
 800a350:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a352:	68eb      	ldr	r3, [r5, #12]
 800a354:	b183      	cbz	r3, 800a378 <_Balloc+0x42>
 800a356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a35e:	b9b8      	cbnz	r0, 800a390 <_Balloc+0x5a>
 800a360:	2101      	movs	r1, #1
 800a362:	fa01 f506 	lsl.w	r5, r1, r6
 800a366:	1d6a      	adds	r2, r5, #5
 800a368:	0092      	lsls	r2, r2, #2
 800a36a:	4620      	mov	r0, r4
 800a36c:	f000 fbe1 	bl	800ab32 <_calloc_r>
 800a370:	b160      	cbz	r0, 800a38c <_Balloc+0x56>
 800a372:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a376:	e00e      	b.n	800a396 <_Balloc+0x60>
 800a378:	2221      	movs	r2, #33	; 0x21
 800a37a:	2104      	movs	r1, #4
 800a37c:	4620      	mov	r0, r4
 800a37e:	f000 fbd8 	bl	800ab32 <_calloc_r>
 800a382:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a384:	60e8      	str	r0, [r5, #12]
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d1e4      	bne.n	800a356 <_Balloc+0x20>
 800a38c:	2000      	movs	r0, #0
 800a38e:	bd70      	pop	{r4, r5, r6, pc}
 800a390:	6802      	ldr	r2, [r0, #0]
 800a392:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a396:	2300      	movs	r3, #0
 800a398:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a39c:	e7f7      	b.n	800a38e <_Balloc+0x58>

0800a39e <_Bfree>:
 800a39e:	b570      	push	{r4, r5, r6, lr}
 800a3a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a3a2:	4606      	mov	r6, r0
 800a3a4:	460d      	mov	r5, r1
 800a3a6:	b93c      	cbnz	r4, 800a3b8 <_Bfree+0x1a>
 800a3a8:	2010      	movs	r0, #16
 800a3aa:	f7ff ff9f 	bl	800a2ec <malloc>
 800a3ae:	6270      	str	r0, [r6, #36]	; 0x24
 800a3b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a3b4:	6004      	str	r4, [r0, #0]
 800a3b6:	60c4      	str	r4, [r0, #12]
 800a3b8:	b13d      	cbz	r5, 800a3ca <_Bfree+0x2c>
 800a3ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a3bc:	686a      	ldr	r2, [r5, #4]
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3c4:	6029      	str	r1, [r5, #0]
 800a3c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a3ca:	bd70      	pop	{r4, r5, r6, pc}

0800a3cc <__multadd>:
 800a3cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d0:	690d      	ldr	r5, [r1, #16]
 800a3d2:	461f      	mov	r7, r3
 800a3d4:	4606      	mov	r6, r0
 800a3d6:	460c      	mov	r4, r1
 800a3d8:	f101 0c14 	add.w	ip, r1, #20
 800a3dc:	2300      	movs	r3, #0
 800a3de:	f8dc 0000 	ldr.w	r0, [ip]
 800a3e2:	b281      	uxth	r1, r0
 800a3e4:	fb02 7101 	mla	r1, r2, r1, r7
 800a3e8:	0c0f      	lsrs	r7, r1, #16
 800a3ea:	0c00      	lsrs	r0, r0, #16
 800a3ec:	fb02 7000 	mla	r0, r2, r0, r7
 800a3f0:	b289      	uxth	r1, r1
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a3f8:	429d      	cmp	r5, r3
 800a3fa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a3fe:	f84c 1b04 	str.w	r1, [ip], #4
 800a402:	dcec      	bgt.n	800a3de <__multadd+0x12>
 800a404:	b1d7      	cbz	r7, 800a43c <__multadd+0x70>
 800a406:	68a3      	ldr	r3, [r4, #8]
 800a408:	42ab      	cmp	r3, r5
 800a40a:	dc12      	bgt.n	800a432 <__multadd+0x66>
 800a40c:	6861      	ldr	r1, [r4, #4]
 800a40e:	4630      	mov	r0, r6
 800a410:	3101      	adds	r1, #1
 800a412:	f7ff ff90 	bl	800a336 <_Balloc>
 800a416:	6922      	ldr	r2, [r4, #16]
 800a418:	3202      	adds	r2, #2
 800a41a:	f104 010c 	add.w	r1, r4, #12
 800a41e:	4680      	mov	r8, r0
 800a420:	0092      	lsls	r2, r2, #2
 800a422:	300c      	adds	r0, #12
 800a424:	f7ff ff7c 	bl	800a320 <memcpy>
 800a428:	4621      	mov	r1, r4
 800a42a:	4630      	mov	r0, r6
 800a42c:	f7ff ffb7 	bl	800a39e <_Bfree>
 800a430:	4644      	mov	r4, r8
 800a432:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a436:	3501      	adds	r5, #1
 800a438:	615f      	str	r7, [r3, #20]
 800a43a:	6125      	str	r5, [r4, #16]
 800a43c:	4620      	mov	r0, r4
 800a43e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a442 <__s2b>:
 800a442:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a446:	460c      	mov	r4, r1
 800a448:	4615      	mov	r5, r2
 800a44a:	461f      	mov	r7, r3
 800a44c:	2209      	movs	r2, #9
 800a44e:	3308      	adds	r3, #8
 800a450:	4606      	mov	r6, r0
 800a452:	fb93 f3f2 	sdiv	r3, r3, r2
 800a456:	2100      	movs	r1, #0
 800a458:	2201      	movs	r2, #1
 800a45a:	429a      	cmp	r2, r3
 800a45c:	db20      	blt.n	800a4a0 <__s2b+0x5e>
 800a45e:	4630      	mov	r0, r6
 800a460:	f7ff ff69 	bl	800a336 <_Balloc>
 800a464:	9b08      	ldr	r3, [sp, #32]
 800a466:	6143      	str	r3, [r0, #20]
 800a468:	2d09      	cmp	r5, #9
 800a46a:	f04f 0301 	mov.w	r3, #1
 800a46e:	6103      	str	r3, [r0, #16]
 800a470:	dd19      	ble.n	800a4a6 <__s2b+0x64>
 800a472:	f104 0809 	add.w	r8, r4, #9
 800a476:	46c1      	mov	r9, r8
 800a478:	442c      	add	r4, r5
 800a47a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800a47e:	4601      	mov	r1, r0
 800a480:	3b30      	subs	r3, #48	; 0x30
 800a482:	220a      	movs	r2, #10
 800a484:	4630      	mov	r0, r6
 800a486:	f7ff ffa1 	bl	800a3cc <__multadd>
 800a48a:	45a1      	cmp	r9, r4
 800a48c:	d1f5      	bne.n	800a47a <__s2b+0x38>
 800a48e:	eb08 0405 	add.w	r4, r8, r5
 800a492:	3c08      	subs	r4, #8
 800a494:	1b2d      	subs	r5, r5, r4
 800a496:	1963      	adds	r3, r4, r5
 800a498:	42bb      	cmp	r3, r7
 800a49a:	db07      	blt.n	800a4ac <__s2b+0x6a>
 800a49c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4a0:	0052      	lsls	r2, r2, #1
 800a4a2:	3101      	adds	r1, #1
 800a4a4:	e7d9      	b.n	800a45a <__s2b+0x18>
 800a4a6:	340a      	adds	r4, #10
 800a4a8:	2509      	movs	r5, #9
 800a4aa:	e7f3      	b.n	800a494 <__s2b+0x52>
 800a4ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a4b0:	4601      	mov	r1, r0
 800a4b2:	3b30      	subs	r3, #48	; 0x30
 800a4b4:	220a      	movs	r2, #10
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	f7ff ff88 	bl	800a3cc <__multadd>
 800a4bc:	e7eb      	b.n	800a496 <__s2b+0x54>

0800a4be <__hi0bits>:
 800a4be:	0c02      	lsrs	r2, r0, #16
 800a4c0:	0412      	lsls	r2, r2, #16
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	b9b2      	cbnz	r2, 800a4f4 <__hi0bits+0x36>
 800a4c6:	0403      	lsls	r3, r0, #16
 800a4c8:	2010      	movs	r0, #16
 800a4ca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a4ce:	bf04      	itt	eq
 800a4d0:	021b      	lsleq	r3, r3, #8
 800a4d2:	3008      	addeq	r0, #8
 800a4d4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a4d8:	bf04      	itt	eq
 800a4da:	011b      	lsleq	r3, r3, #4
 800a4dc:	3004      	addeq	r0, #4
 800a4de:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a4e2:	bf04      	itt	eq
 800a4e4:	009b      	lsleq	r3, r3, #2
 800a4e6:	3002      	addeq	r0, #2
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	db06      	blt.n	800a4fa <__hi0bits+0x3c>
 800a4ec:	005b      	lsls	r3, r3, #1
 800a4ee:	d503      	bpl.n	800a4f8 <__hi0bits+0x3a>
 800a4f0:	3001      	adds	r0, #1
 800a4f2:	4770      	bx	lr
 800a4f4:	2000      	movs	r0, #0
 800a4f6:	e7e8      	b.n	800a4ca <__hi0bits+0xc>
 800a4f8:	2020      	movs	r0, #32
 800a4fa:	4770      	bx	lr

0800a4fc <__lo0bits>:
 800a4fc:	6803      	ldr	r3, [r0, #0]
 800a4fe:	f013 0207 	ands.w	r2, r3, #7
 800a502:	4601      	mov	r1, r0
 800a504:	d00b      	beq.n	800a51e <__lo0bits+0x22>
 800a506:	07da      	lsls	r2, r3, #31
 800a508:	d423      	bmi.n	800a552 <__lo0bits+0x56>
 800a50a:	0798      	lsls	r0, r3, #30
 800a50c:	bf49      	itett	mi
 800a50e:	085b      	lsrmi	r3, r3, #1
 800a510:	089b      	lsrpl	r3, r3, #2
 800a512:	2001      	movmi	r0, #1
 800a514:	600b      	strmi	r3, [r1, #0]
 800a516:	bf5c      	itt	pl
 800a518:	600b      	strpl	r3, [r1, #0]
 800a51a:	2002      	movpl	r0, #2
 800a51c:	4770      	bx	lr
 800a51e:	b298      	uxth	r0, r3
 800a520:	b9a8      	cbnz	r0, 800a54e <__lo0bits+0x52>
 800a522:	0c1b      	lsrs	r3, r3, #16
 800a524:	2010      	movs	r0, #16
 800a526:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a52a:	bf04      	itt	eq
 800a52c:	0a1b      	lsreq	r3, r3, #8
 800a52e:	3008      	addeq	r0, #8
 800a530:	071a      	lsls	r2, r3, #28
 800a532:	bf04      	itt	eq
 800a534:	091b      	lsreq	r3, r3, #4
 800a536:	3004      	addeq	r0, #4
 800a538:	079a      	lsls	r2, r3, #30
 800a53a:	bf04      	itt	eq
 800a53c:	089b      	lsreq	r3, r3, #2
 800a53e:	3002      	addeq	r0, #2
 800a540:	07da      	lsls	r2, r3, #31
 800a542:	d402      	bmi.n	800a54a <__lo0bits+0x4e>
 800a544:	085b      	lsrs	r3, r3, #1
 800a546:	d006      	beq.n	800a556 <__lo0bits+0x5a>
 800a548:	3001      	adds	r0, #1
 800a54a:	600b      	str	r3, [r1, #0]
 800a54c:	4770      	bx	lr
 800a54e:	4610      	mov	r0, r2
 800a550:	e7e9      	b.n	800a526 <__lo0bits+0x2a>
 800a552:	2000      	movs	r0, #0
 800a554:	4770      	bx	lr
 800a556:	2020      	movs	r0, #32
 800a558:	4770      	bx	lr

0800a55a <__i2b>:
 800a55a:	b510      	push	{r4, lr}
 800a55c:	460c      	mov	r4, r1
 800a55e:	2101      	movs	r1, #1
 800a560:	f7ff fee9 	bl	800a336 <_Balloc>
 800a564:	2201      	movs	r2, #1
 800a566:	6144      	str	r4, [r0, #20]
 800a568:	6102      	str	r2, [r0, #16]
 800a56a:	bd10      	pop	{r4, pc}

0800a56c <__multiply>:
 800a56c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a570:	4614      	mov	r4, r2
 800a572:	690a      	ldr	r2, [r1, #16]
 800a574:	6923      	ldr	r3, [r4, #16]
 800a576:	429a      	cmp	r2, r3
 800a578:	bfb8      	it	lt
 800a57a:	460b      	movlt	r3, r1
 800a57c:	4688      	mov	r8, r1
 800a57e:	bfbc      	itt	lt
 800a580:	46a0      	movlt	r8, r4
 800a582:	461c      	movlt	r4, r3
 800a584:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a588:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a58c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a590:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a594:	eb07 0609 	add.w	r6, r7, r9
 800a598:	42b3      	cmp	r3, r6
 800a59a:	bfb8      	it	lt
 800a59c:	3101      	addlt	r1, #1
 800a59e:	f7ff feca 	bl	800a336 <_Balloc>
 800a5a2:	f100 0514 	add.w	r5, r0, #20
 800a5a6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a5aa:	462b      	mov	r3, r5
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	4573      	cmp	r3, lr
 800a5b0:	d316      	bcc.n	800a5e0 <__multiply+0x74>
 800a5b2:	f104 0214 	add.w	r2, r4, #20
 800a5b6:	f108 0114 	add.w	r1, r8, #20
 800a5ba:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a5be:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a5c2:	9300      	str	r3, [sp, #0]
 800a5c4:	9b00      	ldr	r3, [sp, #0]
 800a5c6:	9201      	str	r2, [sp, #4]
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d80c      	bhi.n	800a5e6 <__multiply+0x7a>
 800a5cc:	2e00      	cmp	r6, #0
 800a5ce:	dd03      	ble.n	800a5d8 <__multiply+0x6c>
 800a5d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d05d      	beq.n	800a694 <__multiply+0x128>
 800a5d8:	6106      	str	r6, [r0, #16]
 800a5da:	b003      	add	sp, #12
 800a5dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e0:	f843 2b04 	str.w	r2, [r3], #4
 800a5e4:	e7e3      	b.n	800a5ae <__multiply+0x42>
 800a5e6:	f8b2 b000 	ldrh.w	fp, [r2]
 800a5ea:	f1bb 0f00 	cmp.w	fp, #0
 800a5ee:	d023      	beq.n	800a638 <__multiply+0xcc>
 800a5f0:	4689      	mov	r9, r1
 800a5f2:	46ac      	mov	ip, r5
 800a5f4:	f04f 0800 	mov.w	r8, #0
 800a5f8:	f859 4b04 	ldr.w	r4, [r9], #4
 800a5fc:	f8dc a000 	ldr.w	sl, [ip]
 800a600:	b2a3      	uxth	r3, r4
 800a602:	fa1f fa8a 	uxth.w	sl, sl
 800a606:	fb0b a303 	mla	r3, fp, r3, sl
 800a60a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a60e:	f8dc 4000 	ldr.w	r4, [ip]
 800a612:	4443      	add	r3, r8
 800a614:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a618:	fb0b 840a 	mla	r4, fp, sl, r8
 800a61c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a620:	46e2      	mov	sl, ip
 800a622:	b29b      	uxth	r3, r3
 800a624:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a628:	454f      	cmp	r7, r9
 800a62a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a62e:	f84a 3b04 	str.w	r3, [sl], #4
 800a632:	d82b      	bhi.n	800a68c <__multiply+0x120>
 800a634:	f8cc 8004 	str.w	r8, [ip, #4]
 800a638:	9b01      	ldr	r3, [sp, #4]
 800a63a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a63e:	3204      	adds	r2, #4
 800a640:	f1ba 0f00 	cmp.w	sl, #0
 800a644:	d020      	beq.n	800a688 <__multiply+0x11c>
 800a646:	682b      	ldr	r3, [r5, #0]
 800a648:	4689      	mov	r9, r1
 800a64a:	46a8      	mov	r8, r5
 800a64c:	f04f 0b00 	mov.w	fp, #0
 800a650:	f8b9 c000 	ldrh.w	ip, [r9]
 800a654:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a658:	fb0a 440c 	mla	r4, sl, ip, r4
 800a65c:	445c      	add	r4, fp
 800a65e:	46c4      	mov	ip, r8
 800a660:	b29b      	uxth	r3, r3
 800a662:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a666:	f84c 3b04 	str.w	r3, [ip], #4
 800a66a:	f859 3b04 	ldr.w	r3, [r9], #4
 800a66e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a672:	0c1b      	lsrs	r3, r3, #16
 800a674:	fb0a b303 	mla	r3, sl, r3, fp
 800a678:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a67c:	454f      	cmp	r7, r9
 800a67e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a682:	d805      	bhi.n	800a690 <__multiply+0x124>
 800a684:	f8c8 3004 	str.w	r3, [r8, #4]
 800a688:	3504      	adds	r5, #4
 800a68a:	e79b      	b.n	800a5c4 <__multiply+0x58>
 800a68c:	46d4      	mov	ip, sl
 800a68e:	e7b3      	b.n	800a5f8 <__multiply+0x8c>
 800a690:	46e0      	mov	r8, ip
 800a692:	e7dd      	b.n	800a650 <__multiply+0xe4>
 800a694:	3e01      	subs	r6, #1
 800a696:	e799      	b.n	800a5cc <__multiply+0x60>

0800a698 <__pow5mult>:
 800a698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a69c:	4615      	mov	r5, r2
 800a69e:	f012 0203 	ands.w	r2, r2, #3
 800a6a2:	4606      	mov	r6, r0
 800a6a4:	460f      	mov	r7, r1
 800a6a6:	d007      	beq.n	800a6b8 <__pow5mult+0x20>
 800a6a8:	3a01      	subs	r2, #1
 800a6aa:	4c21      	ldr	r4, [pc, #132]	; (800a730 <__pow5mult+0x98>)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6b2:	f7ff fe8b 	bl	800a3cc <__multadd>
 800a6b6:	4607      	mov	r7, r0
 800a6b8:	10ad      	asrs	r5, r5, #2
 800a6ba:	d035      	beq.n	800a728 <__pow5mult+0x90>
 800a6bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6be:	b93c      	cbnz	r4, 800a6d0 <__pow5mult+0x38>
 800a6c0:	2010      	movs	r0, #16
 800a6c2:	f7ff fe13 	bl	800a2ec <malloc>
 800a6c6:	6270      	str	r0, [r6, #36]	; 0x24
 800a6c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6cc:	6004      	str	r4, [r0, #0]
 800a6ce:	60c4      	str	r4, [r0, #12]
 800a6d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6d8:	b94c      	cbnz	r4, 800a6ee <__pow5mult+0x56>
 800a6da:	f240 2171 	movw	r1, #625	; 0x271
 800a6de:	4630      	mov	r0, r6
 800a6e0:	f7ff ff3b 	bl	800a55a <__i2b>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	6003      	str	r3, [r0, #0]
 800a6ee:	f04f 0800 	mov.w	r8, #0
 800a6f2:	07eb      	lsls	r3, r5, #31
 800a6f4:	d50a      	bpl.n	800a70c <__pow5mult+0x74>
 800a6f6:	4639      	mov	r1, r7
 800a6f8:	4622      	mov	r2, r4
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f7ff ff36 	bl	800a56c <__multiply>
 800a700:	4639      	mov	r1, r7
 800a702:	4681      	mov	r9, r0
 800a704:	4630      	mov	r0, r6
 800a706:	f7ff fe4a 	bl	800a39e <_Bfree>
 800a70a:	464f      	mov	r7, r9
 800a70c:	106d      	asrs	r5, r5, #1
 800a70e:	d00b      	beq.n	800a728 <__pow5mult+0x90>
 800a710:	6820      	ldr	r0, [r4, #0]
 800a712:	b938      	cbnz	r0, 800a724 <__pow5mult+0x8c>
 800a714:	4622      	mov	r2, r4
 800a716:	4621      	mov	r1, r4
 800a718:	4630      	mov	r0, r6
 800a71a:	f7ff ff27 	bl	800a56c <__multiply>
 800a71e:	6020      	str	r0, [r4, #0]
 800a720:	f8c0 8000 	str.w	r8, [r0]
 800a724:	4604      	mov	r4, r0
 800a726:	e7e4      	b.n	800a6f2 <__pow5mult+0x5a>
 800a728:	4638      	mov	r0, r7
 800a72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a72e:	bf00      	nop
 800a730:	0800b380 	.word	0x0800b380

0800a734 <__lshift>:
 800a734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a738:	460c      	mov	r4, r1
 800a73a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a73e:	6923      	ldr	r3, [r4, #16]
 800a740:	6849      	ldr	r1, [r1, #4]
 800a742:	eb0a 0903 	add.w	r9, sl, r3
 800a746:	68a3      	ldr	r3, [r4, #8]
 800a748:	4607      	mov	r7, r0
 800a74a:	4616      	mov	r6, r2
 800a74c:	f109 0501 	add.w	r5, r9, #1
 800a750:	42ab      	cmp	r3, r5
 800a752:	db32      	blt.n	800a7ba <__lshift+0x86>
 800a754:	4638      	mov	r0, r7
 800a756:	f7ff fdee 	bl	800a336 <_Balloc>
 800a75a:	2300      	movs	r3, #0
 800a75c:	4680      	mov	r8, r0
 800a75e:	f100 0114 	add.w	r1, r0, #20
 800a762:	461a      	mov	r2, r3
 800a764:	4553      	cmp	r3, sl
 800a766:	db2b      	blt.n	800a7c0 <__lshift+0x8c>
 800a768:	6920      	ldr	r0, [r4, #16]
 800a76a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a76e:	f104 0314 	add.w	r3, r4, #20
 800a772:	f016 021f 	ands.w	r2, r6, #31
 800a776:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a77a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a77e:	d025      	beq.n	800a7cc <__lshift+0x98>
 800a780:	f1c2 0e20 	rsb	lr, r2, #32
 800a784:	2000      	movs	r0, #0
 800a786:	681e      	ldr	r6, [r3, #0]
 800a788:	468a      	mov	sl, r1
 800a78a:	4096      	lsls	r6, r2
 800a78c:	4330      	orrs	r0, r6
 800a78e:	f84a 0b04 	str.w	r0, [sl], #4
 800a792:	f853 0b04 	ldr.w	r0, [r3], #4
 800a796:	459c      	cmp	ip, r3
 800a798:	fa20 f00e 	lsr.w	r0, r0, lr
 800a79c:	d814      	bhi.n	800a7c8 <__lshift+0x94>
 800a79e:	6048      	str	r0, [r1, #4]
 800a7a0:	b108      	cbz	r0, 800a7a6 <__lshift+0x72>
 800a7a2:	f109 0502 	add.w	r5, r9, #2
 800a7a6:	3d01      	subs	r5, #1
 800a7a8:	4638      	mov	r0, r7
 800a7aa:	f8c8 5010 	str.w	r5, [r8, #16]
 800a7ae:	4621      	mov	r1, r4
 800a7b0:	f7ff fdf5 	bl	800a39e <_Bfree>
 800a7b4:	4640      	mov	r0, r8
 800a7b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7ba:	3101      	adds	r1, #1
 800a7bc:	005b      	lsls	r3, r3, #1
 800a7be:	e7c7      	b.n	800a750 <__lshift+0x1c>
 800a7c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	e7cd      	b.n	800a764 <__lshift+0x30>
 800a7c8:	4651      	mov	r1, sl
 800a7ca:	e7dc      	b.n	800a786 <__lshift+0x52>
 800a7cc:	3904      	subs	r1, #4
 800a7ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7d2:	f841 2f04 	str.w	r2, [r1, #4]!
 800a7d6:	459c      	cmp	ip, r3
 800a7d8:	d8f9      	bhi.n	800a7ce <__lshift+0x9a>
 800a7da:	e7e4      	b.n	800a7a6 <__lshift+0x72>

0800a7dc <__mcmp>:
 800a7dc:	6903      	ldr	r3, [r0, #16]
 800a7de:	690a      	ldr	r2, [r1, #16]
 800a7e0:	1a9b      	subs	r3, r3, r2
 800a7e2:	b530      	push	{r4, r5, lr}
 800a7e4:	d10c      	bne.n	800a800 <__mcmp+0x24>
 800a7e6:	0092      	lsls	r2, r2, #2
 800a7e8:	3014      	adds	r0, #20
 800a7ea:	3114      	adds	r1, #20
 800a7ec:	1884      	adds	r4, r0, r2
 800a7ee:	4411      	add	r1, r2
 800a7f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a7f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a7f8:	4295      	cmp	r5, r2
 800a7fa:	d003      	beq.n	800a804 <__mcmp+0x28>
 800a7fc:	d305      	bcc.n	800a80a <__mcmp+0x2e>
 800a7fe:	2301      	movs	r3, #1
 800a800:	4618      	mov	r0, r3
 800a802:	bd30      	pop	{r4, r5, pc}
 800a804:	42a0      	cmp	r0, r4
 800a806:	d3f3      	bcc.n	800a7f0 <__mcmp+0x14>
 800a808:	e7fa      	b.n	800a800 <__mcmp+0x24>
 800a80a:	f04f 33ff 	mov.w	r3, #4294967295
 800a80e:	e7f7      	b.n	800a800 <__mcmp+0x24>

0800a810 <__mdiff>:
 800a810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a814:	460d      	mov	r5, r1
 800a816:	4607      	mov	r7, r0
 800a818:	4611      	mov	r1, r2
 800a81a:	4628      	mov	r0, r5
 800a81c:	4614      	mov	r4, r2
 800a81e:	f7ff ffdd 	bl	800a7dc <__mcmp>
 800a822:	1e06      	subs	r6, r0, #0
 800a824:	d108      	bne.n	800a838 <__mdiff+0x28>
 800a826:	4631      	mov	r1, r6
 800a828:	4638      	mov	r0, r7
 800a82a:	f7ff fd84 	bl	800a336 <_Balloc>
 800a82e:	2301      	movs	r3, #1
 800a830:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a838:	bfa4      	itt	ge
 800a83a:	4623      	movge	r3, r4
 800a83c:	462c      	movge	r4, r5
 800a83e:	4638      	mov	r0, r7
 800a840:	6861      	ldr	r1, [r4, #4]
 800a842:	bfa6      	itte	ge
 800a844:	461d      	movge	r5, r3
 800a846:	2600      	movge	r6, #0
 800a848:	2601      	movlt	r6, #1
 800a84a:	f7ff fd74 	bl	800a336 <_Balloc>
 800a84e:	692b      	ldr	r3, [r5, #16]
 800a850:	60c6      	str	r6, [r0, #12]
 800a852:	6926      	ldr	r6, [r4, #16]
 800a854:	f105 0914 	add.w	r9, r5, #20
 800a858:	f104 0214 	add.w	r2, r4, #20
 800a85c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a860:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a864:	f100 0514 	add.w	r5, r0, #20
 800a868:	f04f 0e00 	mov.w	lr, #0
 800a86c:	f852 ab04 	ldr.w	sl, [r2], #4
 800a870:	f859 4b04 	ldr.w	r4, [r9], #4
 800a874:	fa1e f18a 	uxtah	r1, lr, sl
 800a878:	b2a3      	uxth	r3, r4
 800a87a:	1ac9      	subs	r1, r1, r3
 800a87c:	0c23      	lsrs	r3, r4, #16
 800a87e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a882:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a886:	b289      	uxth	r1, r1
 800a888:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a88c:	45c8      	cmp	r8, r9
 800a88e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a892:	4694      	mov	ip, r2
 800a894:	f845 3b04 	str.w	r3, [r5], #4
 800a898:	d8e8      	bhi.n	800a86c <__mdiff+0x5c>
 800a89a:	45bc      	cmp	ip, r7
 800a89c:	d304      	bcc.n	800a8a8 <__mdiff+0x98>
 800a89e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a8a2:	b183      	cbz	r3, 800a8c6 <__mdiff+0xb6>
 800a8a4:	6106      	str	r6, [r0, #16]
 800a8a6:	e7c5      	b.n	800a834 <__mdiff+0x24>
 800a8a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a8ac:	fa1e f381 	uxtah	r3, lr, r1
 800a8b0:	141a      	asrs	r2, r3, #16
 800a8b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a8c0:	f845 3b04 	str.w	r3, [r5], #4
 800a8c4:	e7e9      	b.n	800a89a <__mdiff+0x8a>
 800a8c6:	3e01      	subs	r6, #1
 800a8c8:	e7e9      	b.n	800a89e <__mdiff+0x8e>
	...

0800a8cc <__ulp>:
 800a8cc:	4b12      	ldr	r3, [pc, #72]	; (800a918 <__ulp+0x4c>)
 800a8ce:	ee10 2a90 	vmov	r2, s1
 800a8d2:	401a      	ands	r2, r3
 800a8d4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	dd04      	ble.n	800a8e6 <__ulp+0x1a>
 800a8dc:	2000      	movs	r0, #0
 800a8de:	4619      	mov	r1, r3
 800a8e0:	ec41 0b10 	vmov	d0, r0, r1
 800a8e4:	4770      	bx	lr
 800a8e6:	425b      	negs	r3, r3
 800a8e8:	151b      	asrs	r3, r3, #20
 800a8ea:	2b13      	cmp	r3, #19
 800a8ec:	f04f 0000 	mov.w	r0, #0
 800a8f0:	f04f 0100 	mov.w	r1, #0
 800a8f4:	dc04      	bgt.n	800a900 <__ulp+0x34>
 800a8f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a8fa:	fa42 f103 	asr.w	r1, r2, r3
 800a8fe:	e7ef      	b.n	800a8e0 <__ulp+0x14>
 800a900:	3b14      	subs	r3, #20
 800a902:	2b1e      	cmp	r3, #30
 800a904:	f04f 0201 	mov.w	r2, #1
 800a908:	bfda      	itte	le
 800a90a:	f1c3 031f 	rsble	r3, r3, #31
 800a90e:	fa02 f303 	lslle.w	r3, r2, r3
 800a912:	4613      	movgt	r3, r2
 800a914:	4618      	mov	r0, r3
 800a916:	e7e3      	b.n	800a8e0 <__ulp+0x14>
 800a918:	7ff00000 	.word	0x7ff00000

0800a91c <__b2d>:
 800a91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a91e:	6905      	ldr	r5, [r0, #16]
 800a920:	f100 0714 	add.w	r7, r0, #20
 800a924:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a928:	1f2e      	subs	r6, r5, #4
 800a92a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a92e:	4620      	mov	r0, r4
 800a930:	f7ff fdc5 	bl	800a4be <__hi0bits>
 800a934:	f1c0 0320 	rsb	r3, r0, #32
 800a938:	280a      	cmp	r0, #10
 800a93a:	600b      	str	r3, [r1, #0]
 800a93c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a9b4 <__b2d+0x98>
 800a940:	dc14      	bgt.n	800a96c <__b2d+0x50>
 800a942:	f1c0 0e0b 	rsb	lr, r0, #11
 800a946:	fa24 f10e 	lsr.w	r1, r4, lr
 800a94a:	42b7      	cmp	r7, r6
 800a94c:	ea41 030c 	orr.w	r3, r1, ip
 800a950:	bf34      	ite	cc
 800a952:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a956:	2100      	movcs	r1, #0
 800a958:	3015      	adds	r0, #21
 800a95a:	fa04 f000 	lsl.w	r0, r4, r0
 800a95e:	fa21 f10e 	lsr.w	r1, r1, lr
 800a962:	ea40 0201 	orr.w	r2, r0, r1
 800a966:	ec43 2b10 	vmov	d0, r2, r3
 800a96a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a96c:	42b7      	cmp	r7, r6
 800a96e:	bf3a      	itte	cc
 800a970:	f1a5 0608 	subcc.w	r6, r5, #8
 800a974:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a978:	2100      	movcs	r1, #0
 800a97a:	380b      	subs	r0, #11
 800a97c:	d015      	beq.n	800a9aa <__b2d+0x8e>
 800a97e:	4084      	lsls	r4, r0
 800a980:	f1c0 0520 	rsb	r5, r0, #32
 800a984:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a988:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a98c:	42be      	cmp	r6, r7
 800a98e:	fa21 fc05 	lsr.w	ip, r1, r5
 800a992:	ea44 030c 	orr.w	r3, r4, ip
 800a996:	bf8c      	ite	hi
 800a998:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a99c:	2400      	movls	r4, #0
 800a99e:	fa01 f000 	lsl.w	r0, r1, r0
 800a9a2:	40ec      	lsrs	r4, r5
 800a9a4:	ea40 0204 	orr.w	r2, r0, r4
 800a9a8:	e7dd      	b.n	800a966 <__b2d+0x4a>
 800a9aa:	ea44 030c 	orr.w	r3, r4, ip
 800a9ae:	460a      	mov	r2, r1
 800a9b0:	e7d9      	b.n	800a966 <__b2d+0x4a>
 800a9b2:	bf00      	nop
 800a9b4:	3ff00000 	.word	0x3ff00000

0800a9b8 <__d2b>:
 800a9b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a9bc:	460e      	mov	r6, r1
 800a9be:	2101      	movs	r1, #1
 800a9c0:	ec59 8b10 	vmov	r8, r9, d0
 800a9c4:	4615      	mov	r5, r2
 800a9c6:	f7ff fcb6 	bl	800a336 <_Balloc>
 800a9ca:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a9ce:	4607      	mov	r7, r0
 800a9d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9d4:	bb34      	cbnz	r4, 800aa24 <__d2b+0x6c>
 800a9d6:	9301      	str	r3, [sp, #4]
 800a9d8:	f1b8 0300 	subs.w	r3, r8, #0
 800a9dc:	d027      	beq.n	800aa2e <__d2b+0x76>
 800a9de:	a802      	add	r0, sp, #8
 800a9e0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a9e4:	f7ff fd8a 	bl	800a4fc <__lo0bits>
 800a9e8:	9900      	ldr	r1, [sp, #0]
 800a9ea:	b1f0      	cbz	r0, 800aa2a <__d2b+0x72>
 800a9ec:	9a01      	ldr	r2, [sp, #4]
 800a9ee:	f1c0 0320 	rsb	r3, r0, #32
 800a9f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9f6:	430b      	orrs	r3, r1
 800a9f8:	40c2      	lsrs	r2, r0
 800a9fa:	617b      	str	r3, [r7, #20]
 800a9fc:	9201      	str	r2, [sp, #4]
 800a9fe:	9b01      	ldr	r3, [sp, #4]
 800aa00:	61bb      	str	r3, [r7, #24]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	bf14      	ite	ne
 800aa06:	2102      	movne	r1, #2
 800aa08:	2101      	moveq	r1, #1
 800aa0a:	6139      	str	r1, [r7, #16]
 800aa0c:	b1c4      	cbz	r4, 800aa40 <__d2b+0x88>
 800aa0e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800aa12:	4404      	add	r4, r0
 800aa14:	6034      	str	r4, [r6, #0]
 800aa16:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aa1a:	6028      	str	r0, [r5, #0]
 800aa1c:	4638      	mov	r0, r7
 800aa1e:	b003      	add	sp, #12
 800aa20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa28:	e7d5      	b.n	800a9d6 <__d2b+0x1e>
 800aa2a:	6179      	str	r1, [r7, #20]
 800aa2c:	e7e7      	b.n	800a9fe <__d2b+0x46>
 800aa2e:	a801      	add	r0, sp, #4
 800aa30:	f7ff fd64 	bl	800a4fc <__lo0bits>
 800aa34:	9b01      	ldr	r3, [sp, #4]
 800aa36:	617b      	str	r3, [r7, #20]
 800aa38:	2101      	movs	r1, #1
 800aa3a:	6139      	str	r1, [r7, #16]
 800aa3c:	3020      	adds	r0, #32
 800aa3e:	e7e5      	b.n	800aa0c <__d2b+0x54>
 800aa40:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800aa44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa48:	6030      	str	r0, [r6, #0]
 800aa4a:	6918      	ldr	r0, [r3, #16]
 800aa4c:	f7ff fd37 	bl	800a4be <__hi0bits>
 800aa50:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800aa54:	e7e1      	b.n	800aa1a <__d2b+0x62>

0800aa56 <__ratio>:
 800aa56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa5a:	4688      	mov	r8, r1
 800aa5c:	4669      	mov	r1, sp
 800aa5e:	4681      	mov	r9, r0
 800aa60:	f7ff ff5c 	bl	800a91c <__b2d>
 800aa64:	a901      	add	r1, sp, #4
 800aa66:	4640      	mov	r0, r8
 800aa68:	ec57 6b10 	vmov	r6, r7, d0
 800aa6c:	f7ff ff56 	bl	800a91c <__b2d>
 800aa70:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa74:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800aa78:	eba3 0c02 	sub.w	ip, r3, r2
 800aa7c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aa80:	1a9b      	subs	r3, r3, r2
 800aa82:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800aa86:	ec5b ab10 	vmov	sl, fp, d0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	bfce      	itee	gt
 800aa8e:	463a      	movgt	r2, r7
 800aa90:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa94:	465a      	movle	r2, fp
 800aa96:	4659      	mov	r1, fp
 800aa98:	463d      	mov	r5, r7
 800aa9a:	bfd4      	ite	le
 800aa9c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800aaa0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	ee10 2a10 	vmov	r2, s0
 800aaaa:	460b      	mov	r3, r1
 800aaac:	4629      	mov	r1, r5
 800aaae:	f7f5 fef5 	bl	800089c <__aeabi_ddiv>
 800aab2:	ec41 0b10 	vmov	d0, r0, r1
 800aab6:	b003      	add	sp, #12
 800aab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aabc <__copybits>:
 800aabc:	3901      	subs	r1, #1
 800aabe:	b510      	push	{r4, lr}
 800aac0:	1149      	asrs	r1, r1, #5
 800aac2:	6914      	ldr	r4, [r2, #16]
 800aac4:	3101      	adds	r1, #1
 800aac6:	f102 0314 	add.w	r3, r2, #20
 800aaca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aace:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aad2:	42a3      	cmp	r3, r4
 800aad4:	4602      	mov	r2, r0
 800aad6:	d303      	bcc.n	800aae0 <__copybits+0x24>
 800aad8:	2300      	movs	r3, #0
 800aada:	428a      	cmp	r2, r1
 800aadc:	d305      	bcc.n	800aaea <__copybits+0x2e>
 800aade:	bd10      	pop	{r4, pc}
 800aae0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aae4:	f840 2b04 	str.w	r2, [r0], #4
 800aae8:	e7f3      	b.n	800aad2 <__copybits+0x16>
 800aaea:	f842 3b04 	str.w	r3, [r2], #4
 800aaee:	e7f4      	b.n	800aada <__copybits+0x1e>

0800aaf0 <__any_on>:
 800aaf0:	f100 0214 	add.w	r2, r0, #20
 800aaf4:	6900      	ldr	r0, [r0, #16]
 800aaf6:	114b      	asrs	r3, r1, #5
 800aaf8:	4298      	cmp	r0, r3
 800aafa:	b510      	push	{r4, lr}
 800aafc:	db11      	blt.n	800ab22 <__any_on+0x32>
 800aafe:	dd0a      	ble.n	800ab16 <__any_on+0x26>
 800ab00:	f011 011f 	ands.w	r1, r1, #31
 800ab04:	d007      	beq.n	800ab16 <__any_on+0x26>
 800ab06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ab0a:	fa24 f001 	lsr.w	r0, r4, r1
 800ab0e:	fa00 f101 	lsl.w	r1, r0, r1
 800ab12:	428c      	cmp	r4, r1
 800ab14:	d10b      	bne.n	800ab2e <__any_on+0x3e>
 800ab16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d803      	bhi.n	800ab26 <__any_on+0x36>
 800ab1e:	2000      	movs	r0, #0
 800ab20:	bd10      	pop	{r4, pc}
 800ab22:	4603      	mov	r3, r0
 800ab24:	e7f7      	b.n	800ab16 <__any_on+0x26>
 800ab26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab2a:	2900      	cmp	r1, #0
 800ab2c:	d0f5      	beq.n	800ab1a <__any_on+0x2a>
 800ab2e:	2001      	movs	r0, #1
 800ab30:	e7f6      	b.n	800ab20 <__any_on+0x30>

0800ab32 <_calloc_r>:
 800ab32:	b538      	push	{r3, r4, r5, lr}
 800ab34:	fb02 f401 	mul.w	r4, r2, r1
 800ab38:	4621      	mov	r1, r4
 800ab3a:	f000 f857 	bl	800abec <_malloc_r>
 800ab3e:	4605      	mov	r5, r0
 800ab40:	b118      	cbz	r0, 800ab4a <_calloc_r+0x18>
 800ab42:	4622      	mov	r2, r4
 800ab44:	2100      	movs	r1, #0
 800ab46:	f7fc ff17 	bl	8007978 <memset>
 800ab4a:	4628      	mov	r0, r5
 800ab4c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ab50 <_free_r>:
 800ab50:	b538      	push	{r3, r4, r5, lr}
 800ab52:	4605      	mov	r5, r0
 800ab54:	2900      	cmp	r1, #0
 800ab56:	d045      	beq.n	800abe4 <_free_r+0x94>
 800ab58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab5c:	1f0c      	subs	r4, r1, #4
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	bfb8      	it	lt
 800ab62:	18e4      	addlt	r4, r4, r3
 800ab64:	f000 fa36 	bl	800afd4 <__malloc_lock>
 800ab68:	4a1f      	ldr	r2, [pc, #124]	; (800abe8 <_free_r+0x98>)
 800ab6a:	6813      	ldr	r3, [r2, #0]
 800ab6c:	4610      	mov	r0, r2
 800ab6e:	b933      	cbnz	r3, 800ab7e <_free_r+0x2e>
 800ab70:	6063      	str	r3, [r4, #4]
 800ab72:	6014      	str	r4, [r2, #0]
 800ab74:	4628      	mov	r0, r5
 800ab76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab7a:	f000 ba2c 	b.w	800afd6 <__malloc_unlock>
 800ab7e:	42a3      	cmp	r3, r4
 800ab80:	d90c      	bls.n	800ab9c <_free_r+0x4c>
 800ab82:	6821      	ldr	r1, [r4, #0]
 800ab84:	1862      	adds	r2, r4, r1
 800ab86:	4293      	cmp	r3, r2
 800ab88:	bf04      	itt	eq
 800ab8a:	681a      	ldreq	r2, [r3, #0]
 800ab8c:	685b      	ldreq	r3, [r3, #4]
 800ab8e:	6063      	str	r3, [r4, #4]
 800ab90:	bf04      	itt	eq
 800ab92:	1852      	addeq	r2, r2, r1
 800ab94:	6022      	streq	r2, [r4, #0]
 800ab96:	6004      	str	r4, [r0, #0]
 800ab98:	e7ec      	b.n	800ab74 <_free_r+0x24>
 800ab9a:	4613      	mov	r3, r2
 800ab9c:	685a      	ldr	r2, [r3, #4]
 800ab9e:	b10a      	cbz	r2, 800aba4 <_free_r+0x54>
 800aba0:	42a2      	cmp	r2, r4
 800aba2:	d9fa      	bls.n	800ab9a <_free_r+0x4a>
 800aba4:	6819      	ldr	r1, [r3, #0]
 800aba6:	1858      	adds	r0, r3, r1
 800aba8:	42a0      	cmp	r0, r4
 800abaa:	d10b      	bne.n	800abc4 <_free_r+0x74>
 800abac:	6820      	ldr	r0, [r4, #0]
 800abae:	4401      	add	r1, r0
 800abb0:	1858      	adds	r0, r3, r1
 800abb2:	4282      	cmp	r2, r0
 800abb4:	6019      	str	r1, [r3, #0]
 800abb6:	d1dd      	bne.n	800ab74 <_free_r+0x24>
 800abb8:	6810      	ldr	r0, [r2, #0]
 800abba:	6852      	ldr	r2, [r2, #4]
 800abbc:	605a      	str	r2, [r3, #4]
 800abbe:	4401      	add	r1, r0
 800abc0:	6019      	str	r1, [r3, #0]
 800abc2:	e7d7      	b.n	800ab74 <_free_r+0x24>
 800abc4:	d902      	bls.n	800abcc <_free_r+0x7c>
 800abc6:	230c      	movs	r3, #12
 800abc8:	602b      	str	r3, [r5, #0]
 800abca:	e7d3      	b.n	800ab74 <_free_r+0x24>
 800abcc:	6820      	ldr	r0, [r4, #0]
 800abce:	1821      	adds	r1, r4, r0
 800abd0:	428a      	cmp	r2, r1
 800abd2:	bf04      	itt	eq
 800abd4:	6811      	ldreq	r1, [r2, #0]
 800abd6:	6852      	ldreq	r2, [r2, #4]
 800abd8:	6062      	str	r2, [r4, #4]
 800abda:	bf04      	itt	eq
 800abdc:	1809      	addeq	r1, r1, r0
 800abde:	6021      	streq	r1, [r4, #0]
 800abe0:	605c      	str	r4, [r3, #4]
 800abe2:	e7c7      	b.n	800ab74 <_free_r+0x24>
 800abe4:	bd38      	pop	{r3, r4, r5, pc}
 800abe6:	bf00      	nop
 800abe8:	20000698 	.word	0x20000698

0800abec <_malloc_r>:
 800abec:	b570      	push	{r4, r5, r6, lr}
 800abee:	1ccd      	adds	r5, r1, #3
 800abf0:	f025 0503 	bic.w	r5, r5, #3
 800abf4:	3508      	adds	r5, #8
 800abf6:	2d0c      	cmp	r5, #12
 800abf8:	bf38      	it	cc
 800abfa:	250c      	movcc	r5, #12
 800abfc:	2d00      	cmp	r5, #0
 800abfe:	4606      	mov	r6, r0
 800ac00:	db01      	blt.n	800ac06 <_malloc_r+0x1a>
 800ac02:	42a9      	cmp	r1, r5
 800ac04:	d903      	bls.n	800ac0e <_malloc_r+0x22>
 800ac06:	230c      	movs	r3, #12
 800ac08:	6033      	str	r3, [r6, #0]
 800ac0a:	2000      	movs	r0, #0
 800ac0c:	bd70      	pop	{r4, r5, r6, pc}
 800ac0e:	f000 f9e1 	bl	800afd4 <__malloc_lock>
 800ac12:	4a21      	ldr	r2, [pc, #132]	; (800ac98 <_malloc_r+0xac>)
 800ac14:	6814      	ldr	r4, [r2, #0]
 800ac16:	4621      	mov	r1, r4
 800ac18:	b991      	cbnz	r1, 800ac40 <_malloc_r+0x54>
 800ac1a:	4c20      	ldr	r4, [pc, #128]	; (800ac9c <_malloc_r+0xb0>)
 800ac1c:	6823      	ldr	r3, [r4, #0]
 800ac1e:	b91b      	cbnz	r3, 800ac28 <_malloc_r+0x3c>
 800ac20:	4630      	mov	r0, r6
 800ac22:	f000 f98f 	bl	800af44 <_sbrk_r>
 800ac26:	6020      	str	r0, [r4, #0]
 800ac28:	4629      	mov	r1, r5
 800ac2a:	4630      	mov	r0, r6
 800ac2c:	f000 f98a 	bl	800af44 <_sbrk_r>
 800ac30:	1c43      	adds	r3, r0, #1
 800ac32:	d124      	bne.n	800ac7e <_malloc_r+0x92>
 800ac34:	230c      	movs	r3, #12
 800ac36:	6033      	str	r3, [r6, #0]
 800ac38:	4630      	mov	r0, r6
 800ac3a:	f000 f9cc 	bl	800afd6 <__malloc_unlock>
 800ac3e:	e7e4      	b.n	800ac0a <_malloc_r+0x1e>
 800ac40:	680b      	ldr	r3, [r1, #0]
 800ac42:	1b5b      	subs	r3, r3, r5
 800ac44:	d418      	bmi.n	800ac78 <_malloc_r+0x8c>
 800ac46:	2b0b      	cmp	r3, #11
 800ac48:	d90f      	bls.n	800ac6a <_malloc_r+0x7e>
 800ac4a:	600b      	str	r3, [r1, #0]
 800ac4c:	50cd      	str	r5, [r1, r3]
 800ac4e:	18cc      	adds	r4, r1, r3
 800ac50:	4630      	mov	r0, r6
 800ac52:	f000 f9c0 	bl	800afd6 <__malloc_unlock>
 800ac56:	f104 000b 	add.w	r0, r4, #11
 800ac5a:	1d23      	adds	r3, r4, #4
 800ac5c:	f020 0007 	bic.w	r0, r0, #7
 800ac60:	1ac3      	subs	r3, r0, r3
 800ac62:	d0d3      	beq.n	800ac0c <_malloc_r+0x20>
 800ac64:	425a      	negs	r2, r3
 800ac66:	50e2      	str	r2, [r4, r3]
 800ac68:	e7d0      	b.n	800ac0c <_malloc_r+0x20>
 800ac6a:	428c      	cmp	r4, r1
 800ac6c:	684b      	ldr	r3, [r1, #4]
 800ac6e:	bf16      	itet	ne
 800ac70:	6063      	strne	r3, [r4, #4]
 800ac72:	6013      	streq	r3, [r2, #0]
 800ac74:	460c      	movne	r4, r1
 800ac76:	e7eb      	b.n	800ac50 <_malloc_r+0x64>
 800ac78:	460c      	mov	r4, r1
 800ac7a:	6849      	ldr	r1, [r1, #4]
 800ac7c:	e7cc      	b.n	800ac18 <_malloc_r+0x2c>
 800ac7e:	1cc4      	adds	r4, r0, #3
 800ac80:	f024 0403 	bic.w	r4, r4, #3
 800ac84:	42a0      	cmp	r0, r4
 800ac86:	d005      	beq.n	800ac94 <_malloc_r+0xa8>
 800ac88:	1a21      	subs	r1, r4, r0
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	f000 f95a 	bl	800af44 <_sbrk_r>
 800ac90:	3001      	adds	r0, #1
 800ac92:	d0cf      	beq.n	800ac34 <_malloc_r+0x48>
 800ac94:	6025      	str	r5, [r4, #0]
 800ac96:	e7db      	b.n	800ac50 <_malloc_r+0x64>
 800ac98:	20000698 	.word	0x20000698
 800ac9c:	2000069c 	.word	0x2000069c

0800aca0 <__ssputs_r>:
 800aca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aca4:	688e      	ldr	r6, [r1, #8]
 800aca6:	429e      	cmp	r6, r3
 800aca8:	4682      	mov	sl, r0
 800acaa:	460c      	mov	r4, r1
 800acac:	4690      	mov	r8, r2
 800acae:	4699      	mov	r9, r3
 800acb0:	d837      	bhi.n	800ad22 <__ssputs_r+0x82>
 800acb2:	898a      	ldrh	r2, [r1, #12]
 800acb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800acb8:	d031      	beq.n	800ad1e <__ssputs_r+0x7e>
 800acba:	6825      	ldr	r5, [r4, #0]
 800acbc:	6909      	ldr	r1, [r1, #16]
 800acbe:	1a6f      	subs	r7, r5, r1
 800acc0:	6965      	ldr	r5, [r4, #20]
 800acc2:	2302      	movs	r3, #2
 800acc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800acc8:	fb95 f5f3 	sdiv	r5, r5, r3
 800accc:	f109 0301 	add.w	r3, r9, #1
 800acd0:	443b      	add	r3, r7
 800acd2:	429d      	cmp	r5, r3
 800acd4:	bf38      	it	cc
 800acd6:	461d      	movcc	r5, r3
 800acd8:	0553      	lsls	r3, r2, #21
 800acda:	d530      	bpl.n	800ad3e <__ssputs_r+0x9e>
 800acdc:	4629      	mov	r1, r5
 800acde:	f7ff ff85 	bl	800abec <_malloc_r>
 800ace2:	4606      	mov	r6, r0
 800ace4:	b950      	cbnz	r0, 800acfc <__ssputs_r+0x5c>
 800ace6:	230c      	movs	r3, #12
 800ace8:	f8ca 3000 	str.w	r3, [sl]
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	f04f 30ff 	mov.w	r0, #4294967295
 800acf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acfc:	463a      	mov	r2, r7
 800acfe:	6921      	ldr	r1, [r4, #16]
 800ad00:	f7ff fb0e 	bl	800a320 <memcpy>
 800ad04:	89a3      	ldrh	r3, [r4, #12]
 800ad06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ad0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad0e:	81a3      	strh	r3, [r4, #12]
 800ad10:	6126      	str	r6, [r4, #16]
 800ad12:	6165      	str	r5, [r4, #20]
 800ad14:	443e      	add	r6, r7
 800ad16:	1bed      	subs	r5, r5, r7
 800ad18:	6026      	str	r6, [r4, #0]
 800ad1a:	60a5      	str	r5, [r4, #8]
 800ad1c:	464e      	mov	r6, r9
 800ad1e:	454e      	cmp	r6, r9
 800ad20:	d900      	bls.n	800ad24 <__ssputs_r+0x84>
 800ad22:	464e      	mov	r6, r9
 800ad24:	4632      	mov	r2, r6
 800ad26:	4641      	mov	r1, r8
 800ad28:	6820      	ldr	r0, [r4, #0]
 800ad2a:	f000 f93a 	bl	800afa2 <memmove>
 800ad2e:	68a3      	ldr	r3, [r4, #8]
 800ad30:	1b9b      	subs	r3, r3, r6
 800ad32:	60a3      	str	r3, [r4, #8]
 800ad34:	6823      	ldr	r3, [r4, #0]
 800ad36:	441e      	add	r6, r3
 800ad38:	6026      	str	r6, [r4, #0]
 800ad3a:	2000      	movs	r0, #0
 800ad3c:	e7dc      	b.n	800acf8 <__ssputs_r+0x58>
 800ad3e:	462a      	mov	r2, r5
 800ad40:	f000 f94a 	bl	800afd8 <_realloc_r>
 800ad44:	4606      	mov	r6, r0
 800ad46:	2800      	cmp	r0, #0
 800ad48:	d1e2      	bne.n	800ad10 <__ssputs_r+0x70>
 800ad4a:	6921      	ldr	r1, [r4, #16]
 800ad4c:	4650      	mov	r0, sl
 800ad4e:	f7ff feff 	bl	800ab50 <_free_r>
 800ad52:	e7c8      	b.n	800ace6 <__ssputs_r+0x46>

0800ad54 <_svfiprintf_r>:
 800ad54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad58:	461d      	mov	r5, r3
 800ad5a:	898b      	ldrh	r3, [r1, #12]
 800ad5c:	061f      	lsls	r7, r3, #24
 800ad5e:	b09d      	sub	sp, #116	; 0x74
 800ad60:	4680      	mov	r8, r0
 800ad62:	460c      	mov	r4, r1
 800ad64:	4616      	mov	r6, r2
 800ad66:	d50f      	bpl.n	800ad88 <_svfiprintf_r+0x34>
 800ad68:	690b      	ldr	r3, [r1, #16]
 800ad6a:	b96b      	cbnz	r3, 800ad88 <_svfiprintf_r+0x34>
 800ad6c:	2140      	movs	r1, #64	; 0x40
 800ad6e:	f7ff ff3d 	bl	800abec <_malloc_r>
 800ad72:	6020      	str	r0, [r4, #0]
 800ad74:	6120      	str	r0, [r4, #16]
 800ad76:	b928      	cbnz	r0, 800ad84 <_svfiprintf_r+0x30>
 800ad78:	230c      	movs	r3, #12
 800ad7a:	f8c8 3000 	str.w	r3, [r8]
 800ad7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad82:	e0c8      	b.n	800af16 <_svfiprintf_r+0x1c2>
 800ad84:	2340      	movs	r3, #64	; 0x40
 800ad86:	6163      	str	r3, [r4, #20]
 800ad88:	2300      	movs	r3, #0
 800ad8a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad8c:	2320      	movs	r3, #32
 800ad8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad92:	2330      	movs	r3, #48	; 0x30
 800ad94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad98:	9503      	str	r5, [sp, #12]
 800ad9a:	f04f 0b01 	mov.w	fp, #1
 800ad9e:	4637      	mov	r7, r6
 800ada0:	463d      	mov	r5, r7
 800ada2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ada6:	b10b      	cbz	r3, 800adac <_svfiprintf_r+0x58>
 800ada8:	2b25      	cmp	r3, #37	; 0x25
 800adaa:	d13e      	bne.n	800ae2a <_svfiprintf_r+0xd6>
 800adac:	ebb7 0a06 	subs.w	sl, r7, r6
 800adb0:	d00b      	beq.n	800adca <_svfiprintf_r+0x76>
 800adb2:	4653      	mov	r3, sl
 800adb4:	4632      	mov	r2, r6
 800adb6:	4621      	mov	r1, r4
 800adb8:	4640      	mov	r0, r8
 800adba:	f7ff ff71 	bl	800aca0 <__ssputs_r>
 800adbe:	3001      	adds	r0, #1
 800adc0:	f000 80a4 	beq.w	800af0c <_svfiprintf_r+0x1b8>
 800adc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc6:	4453      	add	r3, sl
 800adc8:	9309      	str	r3, [sp, #36]	; 0x24
 800adca:	783b      	ldrb	r3, [r7, #0]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f000 809d 	beq.w	800af0c <_svfiprintf_r+0x1b8>
 800add2:	2300      	movs	r3, #0
 800add4:	f04f 32ff 	mov.w	r2, #4294967295
 800add8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800addc:	9304      	str	r3, [sp, #16]
 800adde:	9307      	str	r3, [sp, #28]
 800ade0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ade4:	931a      	str	r3, [sp, #104]	; 0x68
 800ade6:	462f      	mov	r7, r5
 800ade8:	2205      	movs	r2, #5
 800adea:	f817 1b01 	ldrb.w	r1, [r7], #1
 800adee:	4850      	ldr	r0, [pc, #320]	; (800af30 <_svfiprintf_r+0x1dc>)
 800adf0:	f7f5 fa1e 	bl	8000230 <memchr>
 800adf4:	9b04      	ldr	r3, [sp, #16]
 800adf6:	b9d0      	cbnz	r0, 800ae2e <_svfiprintf_r+0xda>
 800adf8:	06d9      	lsls	r1, r3, #27
 800adfa:	bf44      	itt	mi
 800adfc:	2220      	movmi	r2, #32
 800adfe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ae02:	071a      	lsls	r2, r3, #28
 800ae04:	bf44      	itt	mi
 800ae06:	222b      	movmi	r2, #43	; 0x2b
 800ae08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ae0c:	782a      	ldrb	r2, [r5, #0]
 800ae0e:	2a2a      	cmp	r2, #42	; 0x2a
 800ae10:	d015      	beq.n	800ae3e <_svfiprintf_r+0xea>
 800ae12:	9a07      	ldr	r2, [sp, #28]
 800ae14:	462f      	mov	r7, r5
 800ae16:	2000      	movs	r0, #0
 800ae18:	250a      	movs	r5, #10
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae20:	3b30      	subs	r3, #48	; 0x30
 800ae22:	2b09      	cmp	r3, #9
 800ae24:	d94d      	bls.n	800aec2 <_svfiprintf_r+0x16e>
 800ae26:	b1b8      	cbz	r0, 800ae58 <_svfiprintf_r+0x104>
 800ae28:	e00f      	b.n	800ae4a <_svfiprintf_r+0xf6>
 800ae2a:	462f      	mov	r7, r5
 800ae2c:	e7b8      	b.n	800ada0 <_svfiprintf_r+0x4c>
 800ae2e:	4a40      	ldr	r2, [pc, #256]	; (800af30 <_svfiprintf_r+0x1dc>)
 800ae30:	1a80      	subs	r0, r0, r2
 800ae32:	fa0b f000 	lsl.w	r0, fp, r0
 800ae36:	4318      	orrs	r0, r3
 800ae38:	9004      	str	r0, [sp, #16]
 800ae3a:	463d      	mov	r5, r7
 800ae3c:	e7d3      	b.n	800ade6 <_svfiprintf_r+0x92>
 800ae3e:	9a03      	ldr	r2, [sp, #12]
 800ae40:	1d11      	adds	r1, r2, #4
 800ae42:	6812      	ldr	r2, [r2, #0]
 800ae44:	9103      	str	r1, [sp, #12]
 800ae46:	2a00      	cmp	r2, #0
 800ae48:	db01      	blt.n	800ae4e <_svfiprintf_r+0xfa>
 800ae4a:	9207      	str	r2, [sp, #28]
 800ae4c:	e004      	b.n	800ae58 <_svfiprintf_r+0x104>
 800ae4e:	4252      	negs	r2, r2
 800ae50:	f043 0302 	orr.w	r3, r3, #2
 800ae54:	9207      	str	r2, [sp, #28]
 800ae56:	9304      	str	r3, [sp, #16]
 800ae58:	783b      	ldrb	r3, [r7, #0]
 800ae5a:	2b2e      	cmp	r3, #46	; 0x2e
 800ae5c:	d10c      	bne.n	800ae78 <_svfiprintf_r+0x124>
 800ae5e:	787b      	ldrb	r3, [r7, #1]
 800ae60:	2b2a      	cmp	r3, #42	; 0x2a
 800ae62:	d133      	bne.n	800aecc <_svfiprintf_r+0x178>
 800ae64:	9b03      	ldr	r3, [sp, #12]
 800ae66:	1d1a      	adds	r2, r3, #4
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	9203      	str	r2, [sp, #12]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	bfb8      	it	lt
 800ae70:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae74:	3702      	adds	r7, #2
 800ae76:	9305      	str	r3, [sp, #20]
 800ae78:	4d2e      	ldr	r5, [pc, #184]	; (800af34 <_svfiprintf_r+0x1e0>)
 800ae7a:	7839      	ldrb	r1, [r7, #0]
 800ae7c:	2203      	movs	r2, #3
 800ae7e:	4628      	mov	r0, r5
 800ae80:	f7f5 f9d6 	bl	8000230 <memchr>
 800ae84:	b138      	cbz	r0, 800ae96 <_svfiprintf_r+0x142>
 800ae86:	2340      	movs	r3, #64	; 0x40
 800ae88:	1b40      	subs	r0, r0, r5
 800ae8a:	fa03 f000 	lsl.w	r0, r3, r0
 800ae8e:	9b04      	ldr	r3, [sp, #16]
 800ae90:	4303      	orrs	r3, r0
 800ae92:	3701      	adds	r7, #1
 800ae94:	9304      	str	r3, [sp, #16]
 800ae96:	7839      	ldrb	r1, [r7, #0]
 800ae98:	4827      	ldr	r0, [pc, #156]	; (800af38 <_svfiprintf_r+0x1e4>)
 800ae9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae9e:	2206      	movs	r2, #6
 800aea0:	1c7e      	adds	r6, r7, #1
 800aea2:	f7f5 f9c5 	bl	8000230 <memchr>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	d038      	beq.n	800af1c <_svfiprintf_r+0x1c8>
 800aeaa:	4b24      	ldr	r3, [pc, #144]	; (800af3c <_svfiprintf_r+0x1e8>)
 800aeac:	bb13      	cbnz	r3, 800aef4 <_svfiprintf_r+0x1a0>
 800aeae:	9b03      	ldr	r3, [sp, #12]
 800aeb0:	3307      	adds	r3, #7
 800aeb2:	f023 0307 	bic.w	r3, r3, #7
 800aeb6:	3308      	adds	r3, #8
 800aeb8:	9303      	str	r3, [sp, #12]
 800aeba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aebc:	444b      	add	r3, r9
 800aebe:	9309      	str	r3, [sp, #36]	; 0x24
 800aec0:	e76d      	b.n	800ad9e <_svfiprintf_r+0x4a>
 800aec2:	fb05 3202 	mla	r2, r5, r2, r3
 800aec6:	2001      	movs	r0, #1
 800aec8:	460f      	mov	r7, r1
 800aeca:	e7a6      	b.n	800ae1a <_svfiprintf_r+0xc6>
 800aecc:	2300      	movs	r3, #0
 800aece:	3701      	adds	r7, #1
 800aed0:	9305      	str	r3, [sp, #20]
 800aed2:	4619      	mov	r1, r3
 800aed4:	250a      	movs	r5, #10
 800aed6:	4638      	mov	r0, r7
 800aed8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aedc:	3a30      	subs	r2, #48	; 0x30
 800aede:	2a09      	cmp	r2, #9
 800aee0:	d903      	bls.n	800aeea <_svfiprintf_r+0x196>
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d0c8      	beq.n	800ae78 <_svfiprintf_r+0x124>
 800aee6:	9105      	str	r1, [sp, #20]
 800aee8:	e7c6      	b.n	800ae78 <_svfiprintf_r+0x124>
 800aeea:	fb05 2101 	mla	r1, r5, r1, r2
 800aeee:	2301      	movs	r3, #1
 800aef0:	4607      	mov	r7, r0
 800aef2:	e7f0      	b.n	800aed6 <_svfiprintf_r+0x182>
 800aef4:	ab03      	add	r3, sp, #12
 800aef6:	9300      	str	r3, [sp, #0]
 800aef8:	4622      	mov	r2, r4
 800aefa:	4b11      	ldr	r3, [pc, #68]	; (800af40 <_svfiprintf_r+0x1ec>)
 800aefc:	a904      	add	r1, sp, #16
 800aefe:	4640      	mov	r0, r8
 800af00:	f7fc fdd6 	bl	8007ab0 <_printf_float>
 800af04:	f1b0 3fff 	cmp.w	r0, #4294967295
 800af08:	4681      	mov	r9, r0
 800af0a:	d1d6      	bne.n	800aeba <_svfiprintf_r+0x166>
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	065b      	lsls	r3, r3, #25
 800af10:	f53f af35 	bmi.w	800ad7e <_svfiprintf_r+0x2a>
 800af14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af16:	b01d      	add	sp, #116	; 0x74
 800af18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af1c:	ab03      	add	r3, sp, #12
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	4622      	mov	r2, r4
 800af22:	4b07      	ldr	r3, [pc, #28]	; (800af40 <_svfiprintf_r+0x1ec>)
 800af24:	a904      	add	r1, sp, #16
 800af26:	4640      	mov	r0, r8
 800af28:	f7fd f878 	bl	800801c <_printf_i>
 800af2c:	e7ea      	b.n	800af04 <_svfiprintf_r+0x1b0>
 800af2e:	bf00      	nop
 800af30:	0800b38c 	.word	0x0800b38c
 800af34:	0800b392 	.word	0x0800b392
 800af38:	0800b396 	.word	0x0800b396
 800af3c:	08007ab1 	.word	0x08007ab1
 800af40:	0800aca1 	.word	0x0800aca1

0800af44 <_sbrk_r>:
 800af44:	b538      	push	{r3, r4, r5, lr}
 800af46:	4c06      	ldr	r4, [pc, #24]	; (800af60 <_sbrk_r+0x1c>)
 800af48:	2300      	movs	r3, #0
 800af4a:	4605      	mov	r5, r0
 800af4c:	4608      	mov	r0, r1
 800af4e:	6023      	str	r3, [r4, #0]
 800af50:	f7f6 fb00 	bl	8001554 <_sbrk>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	d102      	bne.n	800af5e <_sbrk_r+0x1a>
 800af58:	6823      	ldr	r3, [r4, #0]
 800af5a:	b103      	cbz	r3, 800af5e <_sbrk_r+0x1a>
 800af5c:	602b      	str	r3, [r5, #0]
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	200017a4 	.word	0x200017a4

0800af64 <strncmp>:
 800af64:	b510      	push	{r4, lr}
 800af66:	b16a      	cbz	r2, 800af84 <strncmp+0x20>
 800af68:	3901      	subs	r1, #1
 800af6a:	1884      	adds	r4, r0, r2
 800af6c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800af70:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800af74:	4293      	cmp	r3, r2
 800af76:	d103      	bne.n	800af80 <strncmp+0x1c>
 800af78:	42a0      	cmp	r0, r4
 800af7a:	d001      	beq.n	800af80 <strncmp+0x1c>
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d1f5      	bne.n	800af6c <strncmp+0x8>
 800af80:	1a98      	subs	r0, r3, r2
 800af82:	bd10      	pop	{r4, pc}
 800af84:	4610      	mov	r0, r2
 800af86:	e7fc      	b.n	800af82 <strncmp+0x1e>

0800af88 <__ascii_wctomb>:
 800af88:	b149      	cbz	r1, 800af9e <__ascii_wctomb+0x16>
 800af8a:	2aff      	cmp	r2, #255	; 0xff
 800af8c:	bf85      	ittet	hi
 800af8e:	238a      	movhi	r3, #138	; 0x8a
 800af90:	6003      	strhi	r3, [r0, #0]
 800af92:	700a      	strbls	r2, [r1, #0]
 800af94:	f04f 30ff 	movhi.w	r0, #4294967295
 800af98:	bf98      	it	ls
 800af9a:	2001      	movls	r0, #1
 800af9c:	4770      	bx	lr
 800af9e:	4608      	mov	r0, r1
 800afa0:	4770      	bx	lr

0800afa2 <memmove>:
 800afa2:	4288      	cmp	r0, r1
 800afa4:	b510      	push	{r4, lr}
 800afa6:	eb01 0302 	add.w	r3, r1, r2
 800afaa:	d807      	bhi.n	800afbc <memmove+0x1a>
 800afac:	1e42      	subs	r2, r0, #1
 800afae:	4299      	cmp	r1, r3
 800afb0:	d00a      	beq.n	800afc8 <memmove+0x26>
 800afb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afb6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800afba:	e7f8      	b.n	800afae <memmove+0xc>
 800afbc:	4283      	cmp	r3, r0
 800afbe:	d9f5      	bls.n	800afac <memmove+0xa>
 800afc0:	1881      	adds	r1, r0, r2
 800afc2:	1ad2      	subs	r2, r2, r3
 800afc4:	42d3      	cmn	r3, r2
 800afc6:	d100      	bne.n	800afca <memmove+0x28>
 800afc8:	bd10      	pop	{r4, pc}
 800afca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afce:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800afd2:	e7f7      	b.n	800afc4 <memmove+0x22>

0800afd4 <__malloc_lock>:
 800afd4:	4770      	bx	lr

0800afd6 <__malloc_unlock>:
 800afd6:	4770      	bx	lr

0800afd8 <_realloc_r>:
 800afd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afda:	4607      	mov	r7, r0
 800afdc:	4614      	mov	r4, r2
 800afde:	460e      	mov	r6, r1
 800afe0:	b921      	cbnz	r1, 800afec <_realloc_r+0x14>
 800afe2:	4611      	mov	r1, r2
 800afe4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800afe8:	f7ff be00 	b.w	800abec <_malloc_r>
 800afec:	b922      	cbnz	r2, 800aff8 <_realloc_r+0x20>
 800afee:	f7ff fdaf 	bl	800ab50 <_free_r>
 800aff2:	4625      	mov	r5, r4
 800aff4:	4628      	mov	r0, r5
 800aff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aff8:	f000 f814 	bl	800b024 <_malloc_usable_size_r>
 800affc:	42a0      	cmp	r0, r4
 800affe:	d20f      	bcs.n	800b020 <_realloc_r+0x48>
 800b000:	4621      	mov	r1, r4
 800b002:	4638      	mov	r0, r7
 800b004:	f7ff fdf2 	bl	800abec <_malloc_r>
 800b008:	4605      	mov	r5, r0
 800b00a:	2800      	cmp	r0, #0
 800b00c:	d0f2      	beq.n	800aff4 <_realloc_r+0x1c>
 800b00e:	4631      	mov	r1, r6
 800b010:	4622      	mov	r2, r4
 800b012:	f7ff f985 	bl	800a320 <memcpy>
 800b016:	4631      	mov	r1, r6
 800b018:	4638      	mov	r0, r7
 800b01a:	f7ff fd99 	bl	800ab50 <_free_r>
 800b01e:	e7e9      	b.n	800aff4 <_realloc_r+0x1c>
 800b020:	4635      	mov	r5, r6
 800b022:	e7e7      	b.n	800aff4 <_realloc_r+0x1c>

0800b024 <_malloc_usable_size_r>:
 800b024:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b028:	1f18      	subs	r0, r3, #4
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	bfbc      	itt	lt
 800b02e:	580b      	ldrlt	r3, [r1, r0]
 800b030:	18c0      	addlt	r0, r0, r3
 800b032:	4770      	bx	lr

0800b034 <_init>:
 800b034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b036:	bf00      	nop
 800b038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b03a:	bc08      	pop	{r3}
 800b03c:	469e      	mov	lr, r3
 800b03e:	4770      	bx	lr

0800b040 <_fini>:
 800b040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b042:	bf00      	nop
 800b044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b046:	bc08      	pop	{r3}
 800b048:	469e      	mov	lr, r3
 800b04a:	4770      	bx	lr
