# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../SignalGenerator.srcs/sources_1/new/clock_divider.sv" \
"../../../../SignalGenerator.srcs/sources_1/new/master_axi.sv" \
"../../../../SignalGenerator.srcs/sources_1/new/spi.sv" \
"../../../../SignalGenerator.srcs/sources_1/new/top.sv" \
"../../../../SignalGenerator.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
