--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1614 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.297ns.
--------------------------------------------------------------------------------
Slack:                  15.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_1 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_1 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_1
    SLICE_X6Y22.B1       net (fanout=2)        0.739   displayb/counter_r/M_ctr_q[1]
    SLICE_X6Y22.COUT     Topcyb                0.448   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/M_ctr_q[1]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (1.797ns logic, 2.452ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  15.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_0 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_0 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_0
    SLICE_X6Y22.A2       net (fanout=2)        0.711   displayb/counter_r/M_ctr_q[0]
    SLICE_X6Y22.COUT     Topcya                0.472   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/Mcount_M_ctr_q_lut<0>_INV_0
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.821ns logic, 2.424ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_2 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_2 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_2
    SLICE_X6Y22.C1       net (fanout=2)        0.734   displayb/counter_r/M_ctr_q[2]
    SLICE_X6Y22.COUT     Topcyc                0.325   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/M_ctr_q[2]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.674ns logic, 2.447ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_3 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.116ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_3 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.DQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_3
    SLICE_X6Y22.D2       net (fanout=2)        0.764   displayb/counter_r/M_ctr_q[3]
    SLICE_X6Y22.COUT     Topcyd                0.290   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/M_ctr_q[3]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (1.639ns logic, 2.477ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  15.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_5 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_5 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_5
    SLICE_X6Y23.B4       net (fanout=2)        0.517   displayb/counter_r/M_ctr_q[5]
    SLICE_X6Y23.COUT     Topcyb                0.448   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q[5]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.801ns logic, 2.227ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_1 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_1 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_1
    SLICE_X6Y22.B1       net (fanout=2)        0.739   displayb/counter_r/M_ctr_q[1]
    SLICE_X6Y22.COUT     Topcyb                0.448   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/M_ctr_q[1]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.A3       net (fanout=1)        0.801   displayb/counter_r/Result[16]
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (1.729ns logic, 2.272ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  15.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_0 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_0 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_0
    SLICE_X6Y22.A2       net (fanout=2)        0.711   displayb/counter_r/M_ctr_q[0]
    SLICE_X6Y22.COUT     Topcya                0.472   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/Mcount_M_ctr_q_lut<0>_INV_0
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.A3       net (fanout=1)        0.801   displayb/counter_r/Result[16]
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (1.753ns logic, 2.244ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_6 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_6 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.DQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_6
    SLICE_X6Y23.C3       net (fanout=2)        0.602   displayb/counter_r/M_ctr_q[6]
    SLICE_X6Y23.COUT     Topcyc                0.325   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q[6]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.678ns logic, 2.312ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_4 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_4 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_4
    SLICE_X5Y23.A2       net (fanout=2)        0.758   displayb/counter_r/M_ctr_q[4]
    SLICE_X5Y23.A        Tilo                  0.259   displayb/counter_r/Mcount_M_ctr_q_val2
                                                       displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B3       net (fanout=2)        0.643   displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.407ns logic, 2.572ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  15.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_14 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_14 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.DQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[14]
                                                       displayb/counter_r/M_ctr_q_14
    SLICE_X7Y24.B2       net (fanout=2)        0.737   displayb/counter_r/M_ctr_q[14]
    SLICE_X7Y24.B        Tilo                  0.259   displayb/counter_r/M_ctr_q[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B2       net (fanout=2)        0.735   displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.312ns logic, 2.643ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_4 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_4 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_4
    SLICE_X6Y23.A5       net (fanout=2)        0.410   displayb/counter_r/M_ctr_q[4]
    SLICE_X6Y23.COUT     Topcya                0.472   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q[4]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.825ns logic, 2.120ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  16.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_7 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_7 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.AQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[10]
                                                       displayb/counter_r/M_ctr_q_7
    SLICE_X5Y23.A1       net (fanout=2)        0.769   displayb/counter_r/M_ctr_q[7]
    SLICE_X5Y23.A        Tilo                  0.259   displayb/counter_r/Mcount_M_ctr_q_val2
                                                       displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B3       net (fanout=2)        0.643   displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.312ns logic, 2.583ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_7 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_7 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.AQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[10]
                                                       displayb/counter_r/M_ctr_q_7
    SLICE_X6Y23.D3       net (fanout=2)        0.613   displayb/counter_r/M_ctr_q[7]
    SLICE_X6Y23.COUT     Topcyd                0.290   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q[7]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.548ns logic, 2.323ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_2 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_2 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_2
    SLICE_X6Y22.C1       net (fanout=2)        0.734   displayb/counter_r/M_ctr_q[2]
    SLICE_X6Y22.COUT     Topcyc                0.325   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/M_ctr_q[2]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.A3       net (fanout=1)        0.801   displayb/counter_r/Result[16]
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.606ns logic, 2.267ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  16.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_9 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_9 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.CQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[10]
                                                       displayb/counter_r/M_ctr_q_9
    SLICE_X6Y24.B3       net (fanout=3)        0.623   displayb/counter_r/M_ctr_q[9]
    SLICE_X6Y24.COUT     Topcyb                0.448   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/M_ctr_q[9]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.615ns logic, 2.251ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  16.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_3 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_3 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.DQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_3
    SLICE_X6Y22.D2       net (fanout=2)        0.764   displayb/counter_r/M_ctr_q[3]
    SLICE_X6Y22.COUT     Topcyd                0.290   displayb/counter_r/Mcount_M_ctr_q_cy[3]
                                                       displayb/counter_r/M_ctr_q[3]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y23.COUT     Tbyp                  0.091   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.A3       net (fanout=1)        0.801   displayb/counter_r/Result[16]
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.571ns logic, 2.297ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_halfSecond_q_0 (FF)
  Destination:          M_halfSecond_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_halfSecond_q_0 to M_halfSecond_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.AQ       Tcko                  0.430   M_halfSecond_q[2]
                                                       M_halfSecond_q_0
    SLICE_X0Y22.A2       net (fanout=2)        0.998   M_halfSecond_q[0]
    SLICE_X0Y22.COUT     Topcya                0.474   Mcount_M_halfSecond_q_cy[3]
                                                       Mcount_M_halfSecond_q_lut<0>_INV_0
                                                       Mcount_M_halfSecond_q_cy<3>
    SLICE_X0Y23.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[3]
    SLICE_X0Y23.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[7]
                                                       Mcount_M_halfSecond_q_cy<7>
    SLICE_X0Y24.CIN      net (fanout=1)        0.082   Mcount_M_halfSecond_q_cy[7]
    SLICE_X0Y24.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[11]
                                                       Mcount_M_halfSecond_q_cy<11>
    SLICE_X0Y25.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[11]
    SLICE_X0Y25.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[15]
                                                       Mcount_M_halfSecond_q_cy<15>
    SLICE_X0Y26.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[15]
    SLICE_X0Y26.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[19]
                                                       Mcount_M_halfSecond_q_cy<19>
    SLICE_X0Y27.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[19]
    SLICE_X0Y27.DMUX     Tcind                 0.320   Result[23]
                                                       Mcount_M_halfSecond_q_xor<23>
    SLICE_X2Y25.C3       net (fanout=1)        0.831   Result[23]
    SLICE_X2Y25.CLK      Tas                   0.349   M_halfSecond_q[23]
                                                       M_halfSecond_q_23_rstpot
                                                       M_halfSecond_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.945ns logic, 1.923ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  16.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          displayb/counter_r/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to displayb/counter_r/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y23.C2       net (fanout=27)       1.786   M_reset_cond_out
    SLICE_X4Y23.C        Tilo                  0.255   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/Mcount_M_ctr_q_val5_1
    SLICE_X7Y22.A2       net (fanout=9)        0.829   displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X7Y22.CLK      Tas                   0.373   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_0_rstpot
                                                       displayb/counter_r/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.153ns logic, 2.615ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_13 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_13 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.CQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[14]
                                                       displayb/counter_r/M_ctr_q_13
    SLICE_X7Y24.B3       net (fanout=2)        0.564   displayb/counter_r/M_ctr_q[13]
    SLICE_X7Y24.B        Tilo                  0.259   displayb/counter_r/M_ctr_q[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B2       net (fanout=2)        0.735   displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.312ns logic, 2.470ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_5 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_5 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_5
    SLICE_X6Y23.B4       net (fanout=2)        0.517   displayb/counter_r/M_ctr_q[5]
    SLICE_X6Y23.COUT     Topcyb                0.448   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q[5]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.A3       net (fanout=1)        0.801   displayb/counter_r/Result[16]
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.733ns logic, 2.047ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_8 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_8 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.BQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[10]
                                                       displayb/counter_r/M_ctr_q_8
    SLICE_X6Y24.A4       net (fanout=3)        0.508   displayb/counter_r/M_ctr_q[8]
    SLICE_X6Y24.COUT     Topcya                0.472   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/M_ctr_q[8]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.639ns logic, 2.136ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  16.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_halfSecond_q_0 (FF)
  Destination:          M_halfSecond_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_halfSecond_q_0 to M_halfSecond_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.AQ       Tcko                  0.430   M_halfSecond_q[2]
                                                       M_halfSecond_q_0
    SLICE_X0Y22.A2       net (fanout=2)        0.998   M_halfSecond_q[0]
    SLICE_X0Y22.COUT     Topcya                0.474   Mcount_M_halfSecond_q_cy[3]
                                                       Mcount_M_halfSecond_q_lut<0>_INV_0
                                                       Mcount_M_halfSecond_q_cy<3>
    SLICE_X0Y23.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[3]
    SLICE_X0Y23.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[7]
                                                       Mcount_M_halfSecond_q_cy<7>
    SLICE_X0Y24.CIN      net (fanout=1)        0.082   Mcount_M_halfSecond_q_cy[7]
    SLICE_X0Y24.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[11]
                                                       Mcount_M_halfSecond_q_cy<11>
    SLICE_X0Y25.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[11]
    SLICE_X0Y25.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[15]
                                                       Mcount_M_halfSecond_q_cy<15>
    SLICE_X0Y26.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[15]
    SLICE_X0Y26.COUT     Tbyp                  0.093   Mcount_M_halfSecond_q_cy[19]
                                                       Mcount_M_halfSecond_q_cy<19>
    SLICE_X0Y27.CIN      net (fanout=1)        0.003   Mcount_M_halfSecond_q_cy[19]
    SLICE_X0Y27.BMUX     Tcinb                 0.310   Result[23]
                                                       Mcount_M_halfSecond_q_xor<23>
    SLICE_X2Y26.C2       net (fanout=1)        0.756   Result[21]
    SLICE_X2Y26.CLK      Tas                   0.349   M_halfSecond_q[22]
                                                       M_halfSecond_q_21_rstpot
                                                       M_halfSecond_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (1.935ns logic, 1.848ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  16.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_12 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_12 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[14]
                                                       displayb/counter_r/M_ctr_q_12
    SLICE_X7Y24.B4       net (fanout=2)        0.546   displayb/counter_r/M_ctr_q[12]
    SLICE_X7Y24.B        Tilo                  0.259   displayb/counter_r/M_ctr_q[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B2       net (fanout=2)        0.735   displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.312ns logic, 2.452ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_16 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_16 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16
    SLICE_X6Y26.A4       net (fanout=29)       0.730   M_ctr_q_16
    SLICE_X6Y26.BMUX     Topab                 0.519   displayb/counter_r/Result[18]
                                                       M_ctr_q_16_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.413ns logic, 2.352ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_15 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_15 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.AQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[15]
                                                       displayb/counter_r/M_ctr_q_15
    SLICE_X7Y24.B1       net (fanout=2)        0.531   displayb/counter_r/M_ctr_q[15]
    SLICE_X7Y24.B        Tilo                  0.259   displayb/counter_r/M_ctr_q[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B2       net (fanout=2)        0.735   displayb/counter_r/Mcount_M_ctr_q_val3
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (1.312ns logic, 2.437ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_6 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_6 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.DQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_6
    SLICE_X6Y23.C3       net (fanout=2)        0.602   displayb/counter_r/M_ctr_q[6]
    SLICE_X6Y23.COUT     Topcyc                0.325   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q[6]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y24.CIN      net (fanout=1)        0.082   displayb/counter_r/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y24.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.AMUX     Tcina                 0.210   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.A3       net (fanout=1)        0.801   displayb/counter_r/Result[16]
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.610ns logic, 2.132ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  16.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_4 (FF)
  Destination:          displayb/counter_r/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_4 to displayb/counter_r/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   displayb/counter_r/M_ctr_q[6]
                                                       displayb/counter_r/M_ctr_q_4
    SLICE_X5Y23.A2       net (fanout=2)        0.758   displayb/counter_r/M_ctr_q[4]
    SLICE_X5Y23.A        Tilo                  0.259   displayb/counter_r/Mcount_M_ctr_q_val2
                                                       displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B3       net (fanout=2)        0.643   displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.A5       net (fanout=11)       0.287   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.A        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CX       net (fanout=1)        0.641   displayb/counter_r/M_ctr_q_16_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.406ns logic, 2.329ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_10 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_10 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.DQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[10]
                                                       displayb/counter_r/M_ctr_q_10
    SLICE_X7Y23.B3       net (fanout=2)        0.642   displayb/counter_r/M_ctr_q[10]
    SLICE_X7Y23.B        Tilo                  0.259   displayb/counter_r/M_ctr_q_18_1
                                                       displayb/counter_r/Mcount_M_ctr_q_val5_SW0
    SLICE_X4Y24.B6       net (fanout=2)        0.605   displayb/counter_r/N39
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.312ns logic, 2.418ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_3 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_3 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.DQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[3]
                                                       displayb/counter_r/M_ctr_q_3
    SLICE_X5Y23.A6       net (fanout=2)        0.605   displayb/counter_r/M_ctr_q[3]
    SLICE_X5Y23.A        Tilo                  0.259   displayb/counter_r/Mcount_M_ctr_q_val2
                                                       displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B3       net (fanout=2)        0.643   displayb/counter_r/Mcount_M_ctr_q_val2
    SLICE_X4Y24.B        Tilo                  0.254   M_ctr_q_18
                                                       displayb/counter_r/Mcount_M_ctr_q_val5
    SLICE_X4Y24.C4       net (fanout=11)       0.370   displayb/counter_r/Mcount_M_ctr_q_val
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.312ns logic, 2.419ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayb/counter_r/M_ctr_q_10 (FF)
  Destination:          displayb/counter_r/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayb/counter_r/M_ctr_q_10 to displayb/counter_r/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.DQ       Tcko                  0.430   displayb/counter_r/M_ctr_q[10]
                                                       displayb/counter_r/M_ctr_q_10
    SLICE_X6Y24.C3       net (fanout=2)        0.604   displayb/counter_r/M_ctr_q[10]
    SLICE_X6Y24.COUT     Topcyc                0.325   displayb/counter_r/Mcount_M_ctr_q_cy[11]
                                                       displayb/counter_r/M_ctr_q[10]_rt
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y25.COUT     Tbyp                  0.091   displayb/counter_r/Mcount_M_ctr_q_cy[15]
                                                       displayb/counter_r/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   displayb/counter_r/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y26.BMUX     Tcinb                 0.277   displayb/counter_r/Result[18]
                                                       displayb/counter_r/Mcount_M_ctr_q_xor<18>
    SLICE_X4Y24.C3       net (fanout=1)        0.821   displayb/counter_r/Result[17]
    SLICE_X4Y24.C        Tilo                  0.255   M_ctr_q_18
                                                       displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.DX       net (fanout=1)        0.801   displayb/counter_r/M_ctr_q_17_rstpot
    SLICE_X6Y23.CLK      Tdick                 0.114   displayb/counter_r/M_ctr_q_17_1
                                                       displayb/counter_r/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.492ns logic, 2.232ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: displayb/counter_r/M_ctr_q[6]/CLK
  Logical resource: displayb/counter_r/M_ctr_q_4/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: displayb/counter_r/M_ctr_q[6]/CLK
  Logical resource: displayb/counter_r/M_ctr_q_5/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: displayb/counter_r/M_ctr_q[6]/CLK
  Logical resource: displayb/counter_r/M_ctr_q_6/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: displayb/counter_r/M_ctr_q_16/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: displayb/counter_r/M_ctr_q_17/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: displayb/counter_r/M_ctr_q_18/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_halfSecond_q[23]/CLK
  Logical resource: M_second_clk_q_0/CK
  Location pin: SLICE_X2Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_halfSecond_q[23]/CLK
  Logical resource: M_halfSecond_q_23/CK
  Location pin: SLICE_X2Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_halfSecond_q[22]/CLK
  Logical resource: M_halfSecond_q_19/CK
  Location pin: SLICE_X2Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_halfSecond_q[22]/CLK
  Logical resource: M_halfSecond_q_20/CK
  Location pin: SLICE_X2Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_halfSecond_q[22]/CLK
  Logical resource: M_halfSecond_q_21/CK
  Location pin: SLICE_X2Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_halfSecond_q[22]/CLK
  Logical resource: M_halfSecond_q_22/CK
  Location pin: SLICE_X2Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: displayb/counter_r/M_ctr_q_17_1/CLK
  Logical resource: displayb/counter_r/M_ctr_q_16_1/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: displayb/counter_r/M_ctr_q_17_1/CLK
  Logical resource: displayb/counter_r/M_ctr_q_17_1/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[6]/CLK
  Logical resource: M_halfSecond_q_3/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[6]/CLK
  Logical resource: M_halfSecond_q_4/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[6]/CLK
  Logical resource: M_halfSecond_q_5/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[6]/CLK
  Logical resource: M_halfSecond_q_6/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[10]/CLK
  Logical resource: M_halfSecond_q_7/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[10]/CLK
  Logical resource: M_halfSecond_q_8/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[10]/CLK
  Logical resource: M_halfSecond_q_9/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[10]/CLK
  Logical resource: M_halfSecond_q_10/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[14]/CLK
  Logical resource: M_halfSecond_q_11/CK
  Location pin: SLICE_X1Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[14]/CLK
  Logical resource: M_halfSecond_q_12/CK
  Location pin: SLICE_X1Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_halfSecond_q[14]/CLK
  Logical resource: M_halfSecond_q_13/CK
  Location pin: SLICE_X1Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.297|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1614 paths, 0 nets, and 320 connections

Design statistics:
   Minimum period:   4.297ns{1}   (Maximum frequency: 232.721MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 21:34:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



