
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'gexl' on host 'gexl.myguest.virtualbox.org' (Linux_x86_64 version 5.4.0-198-generic) on Fri Oct 18 05:35:02 +08 2024
INFO: [HLS 200-10] On os Ubuntu 20.04 LTS
INFO: [HLS 200-10] In directory '/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside'
Sourcing Tcl script './mmult.tcl'
INFO: [HLS 200-1510] Running: open_project mmult 
INFO: [HLS 200-10] Creating and opening project '/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult'.
INFO: [HLS 200-1510] Running: set_top mmult 
INFO: [HLS 200-1510] Running: add_files ./mmult.cpp 
INFO: [HLS 200-10] Adding design file './mmult.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./test_mmult.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file './test_mmult.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./mmult.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file './mmult.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/csim/build'
   Compiling ../../../../test_mmult.cpp in debug mode
   Compiling ../../../../mmult.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/csim/build'
TEST PASSED
WARNING: Hls::stream 'hls::stream<int, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.87 seconds; current allocated memory: -937.109 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.422 MB.
INFO: [HLS 200-10] Analyzing design file './mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.26 seconds; current allocated memory: 251.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'systolic2' is marked as complete unroll implied by the pipeline pragma (./mmult.cpp:154:9)
INFO: [HLS 214-291] Loop 'systolic3' is marked as complete unroll implied by the pipeline pragma (./mmult.cpp:156:13)
INFO: [HLS 214-186] Unrolling loop 'systolic2' (./mmult.cpp:154:9) in function 'mmult' completely with a factor of 16 (./mmult.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (./mmult.cpp:156:13) in function 'mmult' completely with a factor of 16 (./mmult.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 1. (./mmult.cpp:92:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 2. (./mmult.cpp:95:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./mmult.cpp:98:6)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'work_id_out_stream' with compact=bit mode in 32-bits (./mmult.cpp:61:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'systolic'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./mmult.cpp:104:5)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'systolic'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./mmult.cpp:108:5)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'systolic'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./mmult.cpp:176:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.07 seconds. CPU system time: 0.24 seconds. Elapsed time: 10.33 seconds; current allocated memory: 261.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 261.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.22 seconds; current allocated memory: 281.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.4 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 285.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./mmult.cpp:150:14) in function 'mmult'... converting 1025 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.68 seconds; current allocated memory: 337.375 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localB' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.15' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 362.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 362.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 362.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 363.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 363.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 363.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 363.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 363.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 363.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 364.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 8196 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 386.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.54 seconds; current allocated memory: 424.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/systolic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/work_id_out_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/work_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 433.082 MB.
INFO: [RTMG 210-278] Implementing memory 'mmult_localA_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.17 seconds; current allocated memory: 444.934 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 455.566 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43.29 seconds. CPU system time: 0.67 seconds. Elapsed time: 44.13 seconds; current allocated memory: 205.145 MB.
INFO: [HLS 200-112] Total CPU user time: 46.83 seconds. Total CPU system time: 1.14 seconds. Total elapsed time: 46.45 seconds; peak allocated memory: 455.566 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Oct 18 05:35:48 2024...
