// Seed: 4132060782
module module_0 (
    output uwire id_0,
    output supply1 module_0,
    output tri1 id_2
);
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri0 id_2
);
  assign id_2 = -1;
  logic [1 : -1  -  -1] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    output uwire id_8,
    output wand id_9,
    output logic id_10,
    input wand id_11,
    input tri id_12,
    input wor id_13,
    output tri id_14
);
  always @(-1 or id_2) begin : LABEL_0
    id_10 <= id_0;
  end
  wire [1 : -1] id_16 = id_2;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14
  );
endmodule
