
02_GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000078c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000920  08000928  00010928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000920  08000920  00010928  2**0
                  CONTENTS
  4 .ARM          00000000  08000920  08000920  00010928  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000920  08000928  00010928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000920  08000920  00010920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000924  08000924  00010924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000928  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000928  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010928  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010958  2**0
                  CONTENTS, READONLY
 13 .debug_info   000009e6  00000000  00000000  0001099b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000029f  00000000  00000000  00011381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00011620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008b  00000000  00000000  000116e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000138a  00000000  00000000  00011773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000cfb  00000000  00000000  00012afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000051ef  00000000  00000000  000137f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000268  00000000  00000000  000189e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  00018c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000908 	.word	0x08000908

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000908 	.word	0x08000908

080001d4 <delay>:
/// when a external button is pressed, turn on a led

#define BTN_PRESSED 0

void delay(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 5000000; i++);
 80001da:	2300      	movs	r3, #0
 80001dc:	607b      	str	r3, [r7, #4]
 80001de:	e002      	b.n	80001e6 <delay+0x12>
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	3301      	adds	r3, #1
 80001e4:	607b      	str	r3, [r7, #4]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4a04      	ldr	r2, [pc, #16]	; (80001fc <delay+0x28>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d9f8      	bls.n	80001e0 <delay+0xc>
}
 80001ee:	bf00      	nop
 80001f0:	bf00      	nop
 80001f2:	370c      	adds	r7, #12
 80001f4:	46bd      	mov	sp, r7
 80001f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fa:	4770      	bx	lr
 80001fc:	004c4b3f 	.word	0x004c4b3f

08000200 <main>:

int main(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b086      	sub	sp, #24
 8000204:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed;

	GpioLed.pGPIOx = GPIOC;
 8000206:	4b1a      	ldr	r3, [pc, #104]	; (8000270 <main+0x70>)
 8000208:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_11;
 800020a:	230b      	movs	r3, #11
 800020c:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800020e:	2301      	movs	r3, #1
 8000210:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 8000212:	2300      	movs	r3, #0
 8000214:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000216:	2300      	movs	r3, #0
 8000218:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800021a:	2300      	movs	r3, #0
 800021c:	74fb      	strb	r3, [r7, #19]



	GPIO_Handle_t GpioButton;

	GpioButton.pGPIOx = GPIOC;
 800021e:	4b14      	ldr	r3, [pc, #80]	; (8000270 <main+0x70>)
 8000220:	603b      	str	r3, [r7, #0]
	GpioButton.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_10;
 8000222:	230a      	movs	r3, #10
 8000224:	713b      	strb	r3, [r7, #4]
	GpioButton.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000226:	2304      	movs	r3, #4
 8000228:	717b      	strb	r3, [r7, #5]
	GpioButton.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022a:	2302      	movs	r3, #2
 800022c:	71bb      	strb	r3, [r7, #6]
	GpioButton.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800022e:	2300      	movs	r3, #0
 8000230:	723b      	strb	r3, [r7, #8]
	GpioButton.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000232:	2301      	movs	r3, #1
 8000234:	71fb      	strb	r3, [r7, #7]




	GPIO_PeriClockControl(GPIOC, ENABLE);
 8000236:	2101      	movs	r1, #1
 8000238:	480d      	ldr	r0, [pc, #52]	; (8000270 <main+0x70>)
 800023a:	f000 f853 	bl	80002e4 <GPIO_PeriClockControl>
	GPIO_Init(&GpioLed);
 800023e:	f107 030c 	add.w	r3, r7, #12
 8000242:	4618      	mov	r0, r3
 8000244:	f000 f8ac 	bl	80003a0 <GPIO_Init>
	GPIO_Init(&GpioButton);
 8000248:	463b      	mov	r3, r7
 800024a:	4618      	mov	r0, r3
 800024c:	f000 f8a8 	bl	80003a0 <GPIO_Init>
	GPIO_WriteToOutputPin(GPIOC,GPIO_PIN_NO_11,GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	210b      	movs	r1, #11
 8000254:	4806      	ldr	r0, [pc, #24]	; (8000270 <main+0x70>)
 8000256:	f000 fa27 	bl	80006a8 <GPIO_WriteToOutputPin>

	GPIO_IRQPriorityConfig(IRQ_NO_EXTI15_10, NVIC_IRQ_PRI15);
 800025a:	210f      	movs	r1, #15
 800025c:	2028      	movs	r0, #40	; 0x28
 800025e:	f000 fae1 	bl	8000824 <GPIO_IRQPriorityConfig>
	GPIO_IRQITConfig(IRQ_NO_EXTI15_10, ENABLE);
 8000262:	2101      	movs	r1, #1
 8000264:	2028      	movs	r0, #40	; 0x28
 8000266:	f000 fa59 	bl	800071c <GPIO_IRQITConfig>

	while(1)
	{


		delay(); // debouncing
 800026a:	f7ff ffb3 	bl	80001d4 <delay>
 800026e:	e7fc      	b.n	800026a <main+0x6a>
 8000270:	40020800 	.word	0x40020800

08000274 <EXTI15_10_IRQHandler>:

	}
}

void EXTI15_10_IRQHandler(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	GPIO_IRQHandling(GPIO_PIN_NO_10);
 8000278:	200a      	movs	r0, #10
 800027a:	f000 fb01 	bl	8000880 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOC, GPIO_PIN_NO_11);
 800027e:	210b      	movs	r1, #11
 8000280:	4802      	ldr	r0, [pc, #8]	; (800028c <EXTI15_10_IRQHandler+0x18>)
 8000282:	f000 fa36 	bl	80006f2 <GPIO_ToggleOutputPin>

}
 8000286:	bf00      	nop
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40020800 	.word	0x40020800

08000290 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000290:	480d      	ldr	r0, [pc, #52]	; (80002c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000292:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000294:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000298:	480c      	ldr	r0, [pc, #48]	; (80002cc <LoopForever+0x6>)
  ldr r1, =_edata
 800029a:	490d      	ldr	r1, [pc, #52]	; (80002d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800029c:	4a0d      	ldr	r2, [pc, #52]	; (80002d4 <LoopForever+0xe>)
  movs r3, #0
 800029e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a0:	e002      	b.n	80002a8 <LoopCopyDataInit>

080002a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002a6:	3304      	adds	r3, #4

080002a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002ac:	d3f9      	bcc.n	80002a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ae:	4a0a      	ldr	r2, [pc, #40]	; (80002d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b0:	4c0a      	ldr	r4, [pc, #40]	; (80002dc <LoopForever+0x16>)
  movs r3, #0
 80002b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b4:	e001      	b.n	80002ba <LoopFillZerobss>

080002b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b8:	3204      	adds	r2, #4

080002ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002bc:	d3fb      	bcc.n	80002b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002be:	f000 faff 	bl	80008c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002c2:	f7ff ff9d 	bl	8000200 <main>

080002c6 <LoopForever>:

LoopForever:
  b LoopForever
 80002c6:	e7fe      	b.n	80002c6 <LoopForever>
  ldr   r0, =_estack
 80002c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80002cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d4:	08000928 	.word	0x08000928
  ldr r2, =_sbss
 80002d8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002dc:	2000001c 	.word	0x2000001c

080002e0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e0:	e7fe      	b.n	80002e0 <ADC_IRQHandler>
	...

080002e4 <GPIO_PeriClockControl>:
 *
 */


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80002f0:	78fb      	ldrb	r3, [r7, #3]
 80002f2:	2b01      	cmp	r3, #1
 80002f4:	d140      	bne.n	8000378 <GPIO_PeriClockControl+0x94>
	{
		if		(pGPIOx == GPIOA) GPIOA_PCLK_EN();
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	4a22      	ldr	r2, [pc, #136]	; (8000384 <GPIO_PeriClockControl+0xa0>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d106      	bne.n	800030c <GPIO_PeriClockControl+0x28>
 80002fe:	4b22      	ldr	r3, [pc, #136]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000302:	4a21      	ldr	r2, [pc, #132]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000304:	f043 0301 	orr.w	r3, r3, #1
 8000308:	6313      	str	r3, [r2, #48]	; 0x30
		else if	(pGPIOx == GPIOH) GPIOH_PCLK_EN();
	}else
	{
		// TODO
	}
}
 800030a:	e035      	b.n	8000378 <GPIO_PeriClockControl+0x94>
		else if	(pGPIOx == GPIOB) GPIOB_PCLK_EN();
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	4a1f      	ldr	r2, [pc, #124]	; (800038c <GPIO_PeriClockControl+0xa8>)
 8000310:	4293      	cmp	r3, r2
 8000312:	d106      	bne.n	8000322 <GPIO_PeriClockControl+0x3e>
 8000314:	4b1c      	ldr	r3, [pc, #112]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000318:	4a1b      	ldr	r2, [pc, #108]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 800031a:	f043 0302 	orr.w	r3, r3, #2
 800031e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000320:	e02a      	b.n	8000378 <GPIO_PeriClockControl+0x94>
		else if	(pGPIOx == GPIOC) GPIOC_PCLK_EN();
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	4a1a      	ldr	r2, [pc, #104]	; (8000390 <GPIO_PeriClockControl+0xac>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d106      	bne.n	8000338 <GPIO_PeriClockControl+0x54>
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 800032c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032e:	4a16      	ldr	r2, [pc, #88]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000330:	f043 0304 	orr.w	r3, r3, #4
 8000334:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000336:	e01f      	b.n	8000378 <GPIO_PeriClockControl+0x94>
		else if	(pGPIOx == GPIOD) GPIOD_PCLK_EN();
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a16      	ldr	r2, [pc, #88]	; (8000394 <GPIO_PeriClockControl+0xb0>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d106      	bne.n	800034e <GPIO_PeriClockControl+0x6a>
 8000340:	4b11      	ldr	r3, [pc, #68]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000344:	4a10      	ldr	r2, [pc, #64]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000346:	f043 0308 	orr.w	r3, r3, #8
 800034a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034c:	e014      	b.n	8000378 <GPIO_PeriClockControl+0x94>
		else if	(pGPIOx == GPIOE) GPIOE_PCLK_EN();
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a11      	ldr	r2, [pc, #68]	; (8000398 <GPIO_PeriClockControl+0xb4>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d106      	bne.n	8000364 <GPIO_PeriClockControl+0x80>
 8000356:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035a:	4a0b      	ldr	r2, [pc, #44]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 800035c:	f043 0310 	orr.w	r3, r3, #16
 8000360:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000362:	e009      	b.n	8000378 <GPIO_PeriClockControl+0x94>
		else if	(pGPIOx == GPIOH) GPIOH_PCLK_EN();
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	4a0d      	ldr	r2, [pc, #52]	; (800039c <GPIO_PeriClockControl+0xb8>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d105      	bne.n	8000378 <GPIO_PeriClockControl+0x94>
 800036c:	4b06      	ldr	r3, [pc, #24]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 800036e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000370:	4a05      	ldr	r2, [pc, #20]	; (8000388 <GPIO_PeriClockControl+0xa4>)
 8000372:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000376:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000378:	bf00      	nop
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40020000 	.word	0x40020000
 8000388:	40023800 	.word	0x40023800
 800038c:	40020400 	.word	0x40020400
 8000390:	40020800 	.word	0x40020800
 8000394:	40020c00 	.word	0x40020c00
 8000398:	40021000 	.word	0x40021000
 800039c:	40021c00 	.word	0x40021c00

080003a0 <GPIO_Init>:
 *
 * @Note			- none
 *
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b087      	sub	sp, #28
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temporary register
 80003a8:	2300      	movs	r3, #0
 80003aa:	617b      	str	r3, [r7, #20]

	// 1. configure the mode of the gpio pin
	
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	795b      	ldrb	r3, [r3, #5]
 80003b0:	2b03      	cmp	r3, #3
 80003b2:	d820      	bhi.n	80003f6 <GPIO_Init+0x56>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	795b      	ldrb	r3, [r3, #5]
 80003b8:	461a      	mov	r2, r3
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	791b      	ldrb	r3, [r3, #4]
 80003be:	005b      	lsls	r3, r3, #1
 80003c0:	fa02 f303 	lsl.w	r3, r2, r3
 80003c4:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	681a      	ldr	r2, [r3, #0]
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	791b      	ldrb	r3, [r3, #4]
 80003d0:	005b      	lsls	r3, r3, #1
 80003d2:	2103      	movs	r1, #3
 80003d4:	fa01 f303 	lsl.w	r3, r1, r3
 80003d8:	43db      	mvns	r3, r3
 80003da:	4619      	mov	r1, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	400a      	ands	r2, r1
 80003e2:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // setting
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	6819      	ldr	r1, [r3, #0]
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	697a      	ldr	r2, [r7, #20]
 80003f0:	430a      	orrs	r2, r1
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	e0af      	b.n	8000556 <GPIO_Init+0x1b6>
	}else
	{
		//1. configure interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	795b      	ldrb	r3, [r3, #5]
 80003fa:	2b04      	cmp	r3, #4
 80003fc:	d117      	bne.n	800042e <GPIO_Init+0x8e>
		{
			// configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003fe:	4b40      	ldr	r3, [pc, #256]	; (8000500 <GPIO_Init+0x160>)
 8000400:	68db      	ldr	r3, [r3, #12]
 8000402:	687a      	ldr	r2, [r7, #4]
 8000404:	7912      	ldrb	r2, [r2, #4]
 8000406:	4611      	mov	r1, r2
 8000408:	2201      	movs	r2, #1
 800040a:	408a      	lsls	r2, r1
 800040c:	4611      	mov	r1, r2
 800040e:	4a3c      	ldr	r2, [pc, #240]	; (8000500 <GPIO_Init+0x160>)
 8000410:	430b      	orrs	r3, r1
 8000412:	60d3      	str	r3, [r2, #12]

			// good practice: clear corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000414:	4b3a      	ldr	r3, [pc, #232]	; (8000500 <GPIO_Init+0x160>)
 8000416:	689b      	ldr	r3, [r3, #8]
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	7912      	ldrb	r2, [r2, #4]
 800041c:	4611      	mov	r1, r2
 800041e:	2201      	movs	r2, #1
 8000420:	408a      	lsls	r2, r1
 8000422:	43d2      	mvns	r2, r2
 8000424:	4611      	mov	r1, r2
 8000426:	4a36      	ldr	r2, [pc, #216]	; (8000500 <GPIO_Init+0x160>)
 8000428:	400b      	ands	r3, r1
 800042a:	6093      	str	r3, [r2, #8]
 800042c:	e035      	b.n	800049a <GPIO_Init+0xfa>
		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	795b      	ldrb	r3, [r3, #5]
 8000432:	2b05      	cmp	r3, #5
 8000434:	d117      	bne.n	8000466 <GPIO_Init+0xc6>
			// configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000436:	4b32      	ldr	r3, [pc, #200]	; (8000500 <GPIO_Init+0x160>)
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	7912      	ldrb	r2, [r2, #4]
 800043e:	4611      	mov	r1, r2
 8000440:	2201      	movs	r2, #1
 8000442:	408a      	lsls	r2, r1
 8000444:	4611      	mov	r1, r2
 8000446:	4a2e      	ldr	r2, [pc, #184]	; (8000500 <GPIO_Init+0x160>)
 8000448:	430b      	orrs	r3, r1
 800044a:	6093      	str	r3, [r2, #8]

			// good practice: clear corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800044c:	4b2c      	ldr	r3, [pc, #176]	; (8000500 <GPIO_Init+0x160>)
 800044e:	68db      	ldr	r3, [r3, #12]
 8000450:	687a      	ldr	r2, [r7, #4]
 8000452:	7912      	ldrb	r2, [r2, #4]
 8000454:	4611      	mov	r1, r2
 8000456:	2201      	movs	r2, #1
 8000458:	408a      	lsls	r2, r1
 800045a:	43d2      	mvns	r2, r2
 800045c:	4611      	mov	r1, r2
 800045e:	4a28      	ldr	r2, [pc, #160]	; (8000500 <GPIO_Init+0x160>)
 8000460:	400b      	ands	r3, r1
 8000462:	60d3      	str	r3, [r2, #12]
 8000464:	e019      	b.n	800049a <GPIO_Init+0xfa>


		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	795b      	ldrb	r3, [r3, #5]
 800046a:	2b05      	cmp	r3, #5
 800046c:	d115      	bne.n	800049a <GPIO_Init+0xfa>
		{
			// configure both (FTSR and RTSR)
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800046e:	4b24      	ldr	r3, [pc, #144]	; (8000500 <GPIO_Init+0x160>)
 8000470:	689b      	ldr	r3, [r3, #8]
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	7912      	ldrb	r2, [r2, #4]
 8000476:	4611      	mov	r1, r2
 8000478:	2201      	movs	r2, #1
 800047a:	408a      	lsls	r2, r1
 800047c:	4611      	mov	r1, r2
 800047e:	4a20      	ldr	r2, [pc, #128]	; (8000500 <GPIO_Init+0x160>)
 8000480:	430b      	orrs	r3, r1
 8000482:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000484:	4b1e      	ldr	r3, [pc, #120]	; (8000500 <GPIO_Init+0x160>)
 8000486:	68db      	ldr	r3, [r3, #12]
 8000488:	687a      	ldr	r2, [r7, #4]
 800048a:	7912      	ldrb	r2, [r2, #4]
 800048c:	4611      	mov	r1, r2
 800048e:	2201      	movs	r2, #1
 8000490:	408a      	lsls	r2, r1
 8000492:	4611      	mov	r1, r2
 8000494:	4a1a      	ldr	r2, [pc, #104]	; (8000500 <GPIO_Init+0x160>)
 8000496:	430b      	orrs	r3, r1
 8000498:	60d3      	str	r3, [r2, #12]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	791b      	ldrb	r3, [r3, #4]
 800049e:	089b      	lsrs	r3, r3, #2
 80004a0:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	791b      	ldrb	r3, [r3, #4]
 80004a6:	f003 0303 	and.w	r3, r3, #3
 80004aa:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a14      	ldr	r2, [pc, #80]	; (8000504 <GPIO_Init+0x164>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d032      	beq.n	800051c <GPIO_Init+0x17c>
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4a13      	ldr	r2, [pc, #76]	; (8000508 <GPIO_Init+0x168>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d01d      	beq.n	80004fc <GPIO_Init+0x15c>
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a11      	ldr	r2, [pc, #68]	; (800050c <GPIO_Init+0x16c>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d016      	beq.n	80004f8 <GPIO_Init+0x158>
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a10      	ldr	r2, [pc, #64]	; (8000510 <GPIO_Init+0x170>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d00f      	beq.n	80004f4 <GPIO_Init+0x154>
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <GPIO_Init+0x174>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d008      	beq.n	80004f0 <GPIO_Init+0x150>
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4a0d      	ldr	r2, [pc, #52]	; (8000518 <GPIO_Init+0x178>)
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d101      	bne.n	80004ec <GPIO_Init+0x14c>
 80004e8:	2307      	movs	r3, #7
 80004ea:	e018      	b.n	800051e <GPIO_Init+0x17e>
 80004ec:	2300      	movs	r3, #0
 80004ee:	e016      	b.n	800051e <GPIO_Init+0x17e>
 80004f0:	2304      	movs	r3, #4
 80004f2:	e014      	b.n	800051e <GPIO_Init+0x17e>
 80004f4:	2303      	movs	r3, #3
 80004f6:	e012      	b.n	800051e <GPIO_Init+0x17e>
 80004f8:	2302      	movs	r3, #2
 80004fa:	e010      	b.n	800051e <GPIO_Init+0x17e>
 80004fc:	2301      	movs	r3, #1
 80004fe:	e00e      	b.n	800051e <GPIO_Init+0x17e>
 8000500:	40013c00 	.word	0x40013c00
 8000504:	40020000 	.word	0x40020000
 8000508:	40020400 	.word	0x40020400
 800050c:	40020800 	.word	0x40020800
 8000510:	40020c00 	.word	0x40020c00
 8000514:	40021000 	.word	0x40021000
 8000518:	40021c00 	.word	0x40021c00
 800051c:	2300      	movs	r3, #0
 800051e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000520:	4b5e      	ldr	r3, [pc, #376]	; (800069c <GPIO_Init+0x2fc>)
 8000522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000524:	4a5d      	ldr	r2, [pc, #372]	; (800069c <GPIO_Init+0x2fc>)
 8000526:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800052a:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = (portcode << (temp2*4));
 800052c:	7c7a      	ldrb	r2, [r7, #17]
 800052e:	7cbb      	ldrb	r3, [r7, #18]
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	fa02 f103 	lsl.w	r1, r2, r3
 8000536:	4a5a      	ldr	r2, [pc, #360]	; (80006a0 <GPIO_Init+0x300>)
 8000538:	7cfb      	ldrb	r3, [r7, #19]
 800053a:	3302      	adds	r3, #2
 800053c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


		// 3. enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000540:	4b58      	ldr	r3, [pc, #352]	; (80006a4 <GPIO_Init+0x304>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	687a      	ldr	r2, [r7, #4]
 8000546:	7912      	ldrb	r2, [r2, #4]
 8000548:	4611      	mov	r1, r2
 800054a:	2201      	movs	r2, #1
 800054c:	408a      	lsls	r2, r1
 800054e:	4611      	mov	r1, r2
 8000550:	4a54      	ldr	r2, [pc, #336]	; (80006a4 <GPIO_Init+0x304>)
 8000552:	430b      	orrs	r3, r1
 8000554:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	617b      	str	r3, [r7, #20]

	// 2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	799b      	ldrb	r3, [r3, #6]
 800055e:	461a      	mov	r2, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	791b      	ldrb	r3, [r3, #4]
 8000564:	005b      	lsls	r3, r3, #1
 8000566:	fa02 f303 	lsl.w	r3, r2, r3
 800056a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	689a      	ldr	r2, [r3, #8]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	791b      	ldrb	r3, [r3, #4]
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	2103      	movs	r1, #3
 800057a:	fa01 f303 	lsl.w	r3, r1, r3
 800057e:	43db      	mvns	r3, r3
 8000580:	4619      	mov	r1, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	400a      	ands	r2, r1
 8000588:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	6899      	ldr	r1, [r3, #8]
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	697a      	ldr	r2, [r7, #20]
 8000596:	430a      	orrs	r2, r1
 8000598:	609a      	str	r2, [r3, #8]
	temp = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]


	// 3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	79db      	ldrb	r3, [r3, #7]
 80005a2:	461a      	mov	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	791b      	ldrb	r3, [r3, #4]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	68da      	ldr	r2, [r3, #12]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	791b      	ldrb	r3, [r3, #4]
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	2103      	movs	r1, #3
 80005be:	fa01 f303 	lsl.w	r3, r1, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	400a      	ands	r2, r1
 80005cc:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	68d9      	ldr	r1, [r3, #12]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	697a      	ldr	r2, [r7, #20]
 80005da:	430a      	orrs	r2, r1
 80005dc:	60da      	str	r2, [r3, #12]
	temp = 0;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]


	// 4. configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	7a1b      	ldrb	r3, [r3, #8]
 80005e6:	461a      	mov	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	791b      	ldrb	r3, [r3, #4]
 80005ec:	fa02 f303 	lsl.w	r3, r2, r3
 80005f0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	685a      	ldr	r2, [r3, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	791b      	ldrb	r3, [r3, #4]
 80005fc:	4619      	mov	r1, r3
 80005fe:	2301      	movs	r3, #1
 8000600:	408b      	lsls	r3, r1
 8000602:	43db      	mvns	r3, r3
 8000604:	4619      	mov	r1, r3
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	400a      	ands	r2, r1
 800060c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	6859      	ldr	r1, [r3, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	430a      	orrs	r2, r1
 800061c:	605a      	str	r2, [r3, #4]
	temp = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]


	// 5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	795b      	ldrb	r3, [r3, #5]
 8000626:	2b02      	cmp	r3, #2
 8000628:	d132      	bne.n	8000690 <GPIO_Init+0x2f0>
	{
		uint32_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	791b      	ldrb	r3, [r3, #4]
 800062e:	08db      	lsrs	r3, r3, #3
 8000630:	b2db      	uxtb	r3, r3
 8000632:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	791b      	ldrb	r3, [r3, #4]
 8000638:	f003 0307 	and.w	r3, r3, #7
 800063c:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0x0F << (4*temp2));
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	68fa      	ldr	r2, [r7, #12]
 8000644:	3208      	adds	r2, #8
 8000646:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	210f      	movs	r1, #15
 8000650:	fa01 f303 	lsl.w	r3, r1, r3
 8000654:	43db      	mvns	r3, r3
 8000656:	4619      	mov	r1, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4011      	ands	r1, r2
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	3208      	adds	r2, #8
 8000662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4*temp2));
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	3208      	adds	r2, #8
 800066e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	7a5b      	ldrb	r3, [r3, #9]
 8000676:	4619      	mov	r1, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	fa01 f303 	lsl.w	r3, r1, r3
 8000680:	4619      	mov	r1, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4311      	orrs	r1, r2
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	3208      	adds	r2, #8
 800068c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000690:	bf00      	nop
 8000692:	371c      	adds	r7, #28
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	40023800 	.word	0x40023800
 80006a0:	40013800 	.word	0x40013800
 80006a4:	40013c00 	.word	0x40013c00

080006a8 <GPIO_WriteToOutputPin>:
 * @Note			- none
 *
 */

void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	70fb      	strb	r3, [r7, #3]
 80006b4:	4613      	mov	r3, r2
 80006b6:	70bb      	strb	r3, [r7, #2]
	if(Value == GPIO_PIN_SET)
 80006b8:	78bb      	ldrb	r3, [r7, #2]
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d109      	bne.n	80006d2 <GPIO_WriteToOutputPin+0x2a>
	{
		// write 1 to the output data register at the bitfield corresponding to the pin number
		pGPIOx->ODR |= (1 << PinNumber);
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	78fa      	ldrb	r2, [r7, #3]
 80006c4:	2101      	movs	r1, #1
 80006c6:	fa01 f202 	lsl.w	r2, r1, r2
 80006ca:	431a      	orrs	r2, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	615a      	str	r2, [r3, #20]
	}else
	{
		// write 0
		pGPIOx->ODR &= ~(1 << PinNumber);
	}
}
 80006d0:	e009      	b.n	80006e6 <GPIO_WriteToOutputPin+0x3e>
		pGPIOx->ODR &= ~(1 << PinNumber);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	695b      	ldr	r3, [r3, #20]
 80006d6:	78fa      	ldrb	r2, [r7, #3]
 80006d8:	2101      	movs	r1, #1
 80006da:	fa01 f202 	lsl.w	r2, r1, r2
 80006de:	43d2      	mvns	r2, r2
 80006e0:	401a      	ands	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	615a      	str	r2, [r3, #20]
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr

080006f2 <GPIO_ToggleOutputPin>:
 * @Note			- none
 *
 */

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006f2:	b480      	push	{r7}
 80006f4:	b083      	sub	sp, #12
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
 80006fa:	460b      	mov	r3, r1
 80006fc:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	695b      	ldr	r3, [r3, #20]
 8000702:	78fa      	ldrb	r2, [r7, #3]
 8000704:	2101      	movs	r1, #1
 8000706:	fa01 f202 	lsl.w	r2, r1, r2
 800070a:	405a      	eors	r2, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	615a      	str	r2, [r3, #20]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <GPIO_IRQITConfig>:
 *
 */


void GPIO_IRQITConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	460a      	mov	r2, r1
 8000726:	71fb      	strb	r3, [r7, #7]
 8000728:	4613      	mov	r3, r2
 800072a:	71bb      	strb	r3, [r7, #6]
	// reference: CORTEX M4 user guide
	if(EnorDi == ENABLE)
 800072c:	79bb      	ldrb	r3, [r7, #6]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d133      	bne.n	800079a <GPIO_IRQITConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b1f      	cmp	r3, #31
 8000736:	d80a      	bhi.n	800074e <GPIO_IRQITConfig+0x32>
		{
			// program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000738:	4b35      	ldr	r3, [pc, #212]	; (8000810 <GPIO_IRQITConfig+0xf4>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	79fa      	ldrb	r2, [r7, #7]
 800073e:	2101      	movs	r1, #1
 8000740:	fa01 f202 	lsl.w	r2, r1, r2
 8000744:	4611      	mov	r1, r2
 8000746:	4a32      	ldr	r2, [pc, #200]	; (8000810 <GPIO_IRQITConfig+0xf4>)
 8000748:	430b      	orrs	r3, r1
 800074a:	6013      	str	r3, [r2, #0]
		{
			// program ICER2 register
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 800074c:	e059      	b.n	8000802 <GPIO_IRQITConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64) // 32 to 63
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	2b1f      	cmp	r3, #31
 8000752:	d90f      	bls.n	8000774 <GPIO_IRQITConfig+0x58>
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	2b3f      	cmp	r3, #63	; 0x3f
 8000758:	d80c      	bhi.n	8000774 <GPIO_IRQITConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 800075a:	4b2e      	ldr	r3, [pc, #184]	; (8000814 <GPIO_IRQITConfig+0xf8>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	79fa      	ldrb	r2, [r7, #7]
 8000760:	f002 021f 	and.w	r2, r2, #31
 8000764:	2101      	movs	r1, #1
 8000766:	fa01 f202 	lsl.w	r2, r1, r2
 800076a:	4611      	mov	r1, r2
 800076c:	4a29      	ldr	r2, [pc, #164]	; (8000814 <GPIO_IRQITConfig+0xf8>)
 800076e:	430b      	orrs	r3, r1
 8000770:	6013      	str	r3, [r2, #0]
 8000772:	e046      	b.n	8000802 <GPIO_IRQITConfig+0xe6>
		}else if(IRQNumber >= 64 && IRQNumber < 96) // 64 to 95
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	2b3f      	cmp	r3, #63	; 0x3f
 8000778:	d943      	bls.n	8000802 <GPIO_IRQITConfig+0xe6>
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	2b5f      	cmp	r3, #95	; 0x5f
 800077e:	d840      	bhi.n	8000802 <GPIO_IRQITConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000780:	4b25      	ldr	r3, [pc, #148]	; (8000818 <GPIO_IRQITConfig+0xfc>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	79fa      	ldrb	r2, [r7, #7]
 8000786:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800078a:	2101      	movs	r1, #1
 800078c:	fa01 f202 	lsl.w	r2, r1, r2
 8000790:	4611      	mov	r1, r2
 8000792:	4a21      	ldr	r2, [pc, #132]	; (8000818 <GPIO_IRQITConfig+0xfc>)
 8000794:	430b      	orrs	r3, r1
 8000796:	6013      	str	r3, [r2, #0]
}
 8000798:	e033      	b.n	8000802 <GPIO_IRQITConfig+0xe6>
		if(IRQNumber <= 31)
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	2b1f      	cmp	r3, #31
 800079e:	d80a      	bhi.n	80007b6 <GPIO_IRQITConfig+0x9a>
			*NVIC_ISER0 |= (1 << IRQNumber);
 80007a0:	4b1b      	ldr	r3, [pc, #108]	; (8000810 <GPIO_IRQITConfig+0xf4>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	79fa      	ldrb	r2, [r7, #7]
 80007a6:	2101      	movs	r1, #1
 80007a8:	fa01 f202 	lsl.w	r2, r1, r2
 80007ac:	4611      	mov	r1, r2
 80007ae:	4a18      	ldr	r2, [pc, #96]	; (8000810 <GPIO_IRQITConfig+0xf4>)
 80007b0:	430b      	orrs	r3, r1
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	e025      	b.n	8000802 <GPIO_IRQITConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64)
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	2b1f      	cmp	r3, #31
 80007ba:	d90f      	bls.n	80007dc <GPIO_IRQITConfig+0xc0>
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	2b3f      	cmp	r3, #63	; 0x3f
 80007c0:	d80c      	bhi.n	80007dc <GPIO_IRQITConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80007c2:	4b16      	ldr	r3, [pc, #88]	; (800081c <GPIO_IRQITConfig+0x100>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	79fa      	ldrb	r2, [r7, #7]
 80007c8:	f002 021f 	and.w	r2, r2, #31
 80007cc:	2101      	movs	r1, #1
 80007ce:	fa01 f202 	lsl.w	r2, r1, r2
 80007d2:	4611      	mov	r1, r2
 80007d4:	4a11      	ldr	r2, [pc, #68]	; (800081c <GPIO_IRQITConfig+0x100>)
 80007d6:	430b      	orrs	r3, r1
 80007d8:	6013      	str	r3, [r2, #0]
 80007da:	e012      	b.n	8000802 <GPIO_IRQITConfig+0xe6>
		}else if(IRQNumber >= 64 && IRQNumber < 96)
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	2b3f      	cmp	r3, #63	; 0x3f
 80007e0:	d90f      	bls.n	8000802 <GPIO_IRQITConfig+0xe6>
 80007e2:	79fb      	ldrb	r3, [r7, #7]
 80007e4:	2b5f      	cmp	r3, #95	; 0x5f
 80007e6:	d80c      	bhi.n	8000802 <GPIO_IRQITConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 80007e8:	4b0d      	ldr	r3, [pc, #52]	; (8000820 <GPIO_IRQITConfig+0x104>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	79fa      	ldrb	r2, [r7, #7]
 80007ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80007f2:	2101      	movs	r1, #1
 80007f4:	fa01 f202 	lsl.w	r2, r1, r2
 80007f8:	4611      	mov	r1, r2
 80007fa:	4a09      	ldr	r2, [pc, #36]	; (8000820 <GPIO_IRQITConfig+0x104>)
 80007fc:	430b      	orrs	r3, r1
 80007fe:	6013      	str	r3, [r2, #0]
}
 8000800:	e7ff      	b.n	8000802 <GPIO_IRQITConfig+0xe6>
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000e100 	.word	0xe000e100
 8000814:	e000e104 	.word	0xe000e104
 8000818:	e000e108 	.word	0xe000e108
 800081c:	e000e184 	.word	0xe000e184
 8000820:	e000e188 	.word	0xe000e188

08000824 <GPIO_IRQPriorityConfig>:
 * @Note			- none
 *
 */

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint8_t IRQPriority)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	460a      	mov	r2, r1
 800082e:	71fb      	strb	r3, [r7, #7]
 8000830:	4613      	mov	r3, r2
 8000832:	71bb      	strb	r3, [r7, #6]
	// 1. find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	089b      	lsrs	r3, r3, #2
 8000838:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	f003 0303 	and.w	r3, r3, #3
 8000840:	73bb      	strb	r3, [r7, #14]


	uint8_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000842:	7bbb      	ldrb	r3, [r7, #14]
 8000844:	00db      	lsls	r3, r3, #3
 8000846:	b2db      	uxtb	r3, r3
 8000848:	3304      	adds	r3, #4
 800084a:	737b      	strb	r3, [r7, #13]
	*(NVIC_PR_BASE_ADDR + (iprx * 4)) |= (IRQPriority << shift_amount);
 800084c:	7bfb      	ldrb	r3, [r7, #15]
 800084e:	011b      	lsls	r3, r3, #4
 8000850:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000854:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	79b9      	ldrb	r1, [r7, #6]
 800085c:	7b7b      	ldrb	r3, [r7, #13]
 800085e:	fa01 f303 	lsl.w	r3, r1, r3
 8000862:	4619      	mov	r1, r3
 8000864:	7bfb      	ldrb	r3, [r7, #15]
 8000866:	011b      	lsls	r3, r3, #4
 8000868:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800086c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000870:	430a      	orrs	r2, r1
 8000872:	601a      	str	r2, [r3, #0]

}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <GPIO_IRQHandling>:
 * @Note			- none
 *
 */

void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
	// clear the exti pr register corresponding to the pin number
	if(EXTI->PR & (1 << PinNumber))
 800088a:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <GPIO_IRQHandling+0x3c>)
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	79fa      	ldrb	r2, [r7, #7]
 8000890:	2101      	movs	r1, #1
 8000892:	fa01 f202 	lsl.w	r2, r1, r2
 8000896:	4013      	ands	r3, r2
 8000898:	2b00      	cmp	r3, #0
 800089a:	d009      	beq.n	80008b0 <GPIO_IRQHandling+0x30>
	{
		// clear
		EXTI->PR |= (1 << PinNumber);
 800089c:	4b07      	ldr	r3, [pc, #28]	; (80008bc <GPIO_IRQHandling+0x3c>)
 800089e:	695b      	ldr	r3, [r3, #20]
 80008a0:	79fa      	ldrb	r2, [r7, #7]
 80008a2:	2101      	movs	r1, #1
 80008a4:	fa01 f202 	lsl.w	r2, r1, r2
 80008a8:	4611      	mov	r1, r2
 80008aa:	4a04      	ldr	r2, [pc, #16]	; (80008bc <GPIO_IRQHandling+0x3c>)
 80008ac:	430b      	orrs	r3, r1
 80008ae:	6153      	str	r3, [r2, #20]
	}
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	40013c00 	.word	0x40013c00

080008c0 <__libc_init_array>:
 80008c0:	b570      	push	{r4, r5, r6, lr}
 80008c2:	4d0d      	ldr	r5, [pc, #52]	; (80008f8 <__libc_init_array+0x38>)
 80008c4:	4c0d      	ldr	r4, [pc, #52]	; (80008fc <__libc_init_array+0x3c>)
 80008c6:	1b64      	subs	r4, r4, r5
 80008c8:	10a4      	asrs	r4, r4, #2
 80008ca:	2600      	movs	r6, #0
 80008cc:	42a6      	cmp	r6, r4
 80008ce:	d109      	bne.n	80008e4 <__libc_init_array+0x24>
 80008d0:	4d0b      	ldr	r5, [pc, #44]	; (8000900 <__libc_init_array+0x40>)
 80008d2:	4c0c      	ldr	r4, [pc, #48]	; (8000904 <__libc_init_array+0x44>)
 80008d4:	f000 f818 	bl	8000908 <_init>
 80008d8:	1b64      	subs	r4, r4, r5
 80008da:	10a4      	asrs	r4, r4, #2
 80008dc:	2600      	movs	r6, #0
 80008de:	42a6      	cmp	r6, r4
 80008e0:	d105      	bne.n	80008ee <__libc_init_array+0x2e>
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80008e8:	4798      	blx	r3
 80008ea:	3601      	adds	r6, #1
 80008ec:	e7ee      	b.n	80008cc <__libc_init_array+0xc>
 80008ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80008f2:	4798      	blx	r3
 80008f4:	3601      	adds	r6, #1
 80008f6:	e7f2      	b.n	80008de <__libc_init_array+0x1e>
 80008f8:	08000920 	.word	0x08000920
 80008fc:	08000920 	.word	0x08000920
 8000900:	08000920 	.word	0x08000920
 8000904:	08000924 	.word	0x08000924

08000908 <_init>:
 8000908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800090a:	bf00      	nop
 800090c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800090e:	bc08      	pop	{r3}
 8000910:	469e      	mov	lr, r3
 8000912:	4770      	bx	lr

08000914 <_fini>:
 8000914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000916:	bf00      	nop
 8000918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800091a:	bc08      	pop	{r3}
 800091c:	469e      	mov	lr, r3
 800091e:	4770      	bx	lr
