// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : alpha_board.v
// Device     : LFE5U-25F-6BG256C
// LiteX sha1 : 02277680
// Date       : 2023-12-03 11:55:17
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module alpha_board (
    output wire          custom_i2s1_sck,
    output wire          custom_i2s1_sd,
    output wire          custom_i2s1_ws,
    output wire          eth0_mdc,
    input  wire          eth0_mdio,
    output wire          eth0_rst_n,
    input  wire          eth0_rx_ctl,
    input  wire    [3:0] eth0_rx_data,
    output wire          eth0_tx_ctl,
    output wire    [3:0] eth0_tx_data,
    input  wire          eth_clocks0_rx,
    output wire          eth_clocks0_tx,
    output wire   [10:0] sdram_a,
    output wire    [1:0] sdram_ba,
    output wire          sdram_cas_n,
    output wire          sdram_clock,
    input  wire   [31:0] sdram_dq,
    output wire          sdram_ras_n,
    output wire          sdram_we_n,
    input  wire          serial_rx,
    output reg           serial_tx,
    input  wire          user_btn_n0
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
└─── crg (_CRG)
│    └─── pll (ECP5PLL)
│    │    └─── [EHXPLLL]
│    └─── [OSCG]
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscv)
│    └─── [VexRiscv]
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
│    │    └─── eventsourceprocess_1* (EventSourceProcess)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── i2s_ver (Verilog_I2S)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
│    └─── [i2s]
└─── sdrphy (GENSDRPHY)
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
└─── l2_cache (Cache)
│    └─── fsm (FSM)
└─── wishbone_bridge (LiteDRAMWishbone2Native)
│    └─── litedramnativeportconverter_0* (LiteDRAMNativePortConverter)
│    │    └─── converter (LiteDRAMNativePortDownConverter)
│    │    │    └─── fsm (FSM)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    │    └─── strideconverter_1* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── pipeline_1* (Pipeline)
│    └─── fsm (FSM)
└─── ethphy (LiteEthPHYRGMII)
│    └─── crg (LiteEthPHYRGMIICRG)
│    │    └─── hw_reset (LiteEthPHYHWReset)
│    │    └─── [DELAYG]
│    └─── tx (LiteEthPHYRGMIITX)
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    └─── rx (LiteEthPHYRGMIIRX)
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    └─── mdio (LiteEthPHYMDIO)
└─── ethmac (LiteEthMAC)
│    └─── core (LiteEthMACCore)
│    │    └─── tx_datapath (TXDatapath)
│    │    │    └─── liteethmacpaddinginserter_0* (LiteEthMACPaddingInserter)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmaccrc32inserter_0* (LiteEthMACCRC32Inserter)
│    │    │    │    └─── liteethmaccrc32_0* (LiteEthMACCRC32)
│    │    │    │    │    └─── liteethmaccrcengine_0* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── liteethmaccrcengine_1* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── liteethmaccrcengine_2* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── liteethmaccrcengine_3* (LiteEthMACCRCEngine)
│    │    │    │    └─── fsm_0* (FSM)
│    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── liteethmacpreambleinserter_0* (LiteEthMACPreambleInserter)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── liteethmactxlastbe_0* (LiteEthMACTXLastBE)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmacgap_0* (LiteEthMACGap)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    └─── rx_datapath (RXDatapath)
│    │    │    └─── liteethmacrxlastbe_0* (LiteEthMACRXLastBE)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── liteethmacpreamblechecker_0* (LiteEthMACPreambleChecker)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    │    │    └─── liteethmaccrc32checker_0* (LiteEthMACCRC32Checker)
│    │    │    │    └─── liteethmaccrc32_0* (LiteEthMACCRC32)
│    │    │    │    │    └─── liteethmaccrcengine_0* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── liteethmaccrcengine_1* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── liteethmaccrcengine_2* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── liteethmaccrcengine_3* (LiteEthMACCRCEngine)
│    │    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm_0* (FSM)
│    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── pulsesynchronizer_1* (PulseSynchronizer)
│    │    │    └─── liteethmacpaddingchecker_0* (LiteEthMACPaddingChecker)
│    │    │    └─── pipeline_0* (Pipeline)
│    └─── interface (LiteEthMACWishboneInterface)
│    │    └─── sram (LiteEthMACSRAM)
│    │    │    └─── writer (LiteEthMACSRAMWriter)
│    │    │    │    └─── ev (EventManager)
│    │    │    │    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    │    │    └─── stat_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── reader (LiteEthMACSRAMReader)
│    │    │    │    └─── ev (EventManager)
│    │    │    │    │    └─── eventsourcepulse_0* (EventSourcePulse)
│    │    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── ev (SharedIRQ)
│    │    └─── sram_0* (SRAM)
│    │    └─── sram_1* (SRAM)
│    │    └─── sram_2* (SRAM)
│    │    └─── sram_3* (SRAM)
│    │    └─── decoder_0* (Decoder)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_5* (CSRStatus)
│    │    └─── csrstatus_6* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_7* (CSRStatus)
│    │    └─── csrstatus_8* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_9* (CSRStatus)
│    │    └─── csrstatus_10* (CSRStatus)
│    │    └─── csrstatus_11* (CSRStatus)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    └─── sram_0* (SRAM)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_6* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [ODDRX1F]
└─── [TRELLIS_IO]
└─── [FD1S3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [ODDRX1F]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IDDRX1F]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [FD1S3BX]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [FD1S3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [FD1S3BX]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [FD1S3BX]
└─── [OFS1P3BX]
└─── [ODDRX1F]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [ODDRX1F]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [IDDRX1F]
└─── [OFS1P3BX]
└─── [FD1S3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IDDRX1F]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [ODDRX1F]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [ODDRX1F]
└─── [IDDRX1F]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [ODDRX1F]
└─── [IDDRX1F]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg     [1:0] array_muxed0 = 2'd0;
reg    [10:0] array_muxed1 = 11'd0;
reg           array_muxed2 = 1'd0;
reg           array_muxed3 = 1'd0;
reg           array_muxed4 = 1'd0;
reg           array_muxed5 = 1'd0;
reg           array_muxed6 = 1'd0;
reg    [13:0] basesoc_adr = 14'd0;
reg     [1:0] basesoc_adr_offset_r = 2'd0;
reg    [13:0] basesoc_adr_wishbone2csr_next_value1 = 14'd0;
reg           basesoc_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [13:0] basesoc_basesoc_adr;
reg           basesoc_basesoc_adr_burst = 1'd0;
wire   [31:0] basesoc_basesoc_dat_r;
reg           basesoc_basesoc_ram_bus_ack = 1'd0;
wire   [29:0] basesoc_basesoc_ram_bus_adr;
wire    [1:0] basesoc_basesoc_ram_bus_bte;
wire    [2:0] basesoc_basesoc_ram_bus_cti;
wire          basesoc_basesoc_ram_bus_cyc;
wire   [31:0] basesoc_basesoc_ram_bus_dat_r;
wire   [31:0] basesoc_basesoc_ram_bus_dat_w;
reg           basesoc_basesoc_ram_bus_err = 1'd0;
wire    [3:0] basesoc_basesoc_ram_bus_sel;
wire          basesoc_basesoc_ram_bus_stb;
wire          basesoc_basesoc_ram_bus_we;
wire          basesoc_bus_error;
reg    [31:0] basesoc_bus_errors = 32'd0;
reg           basesoc_bus_errors_re = 1'd0;
wire   [31:0] basesoc_bus_errors_status;
wire          basesoc_bus_errors_we;
wire          basesoc_cpu_rst;
wire          basesoc_crg_ecp5pll;
wire          basesoc_crg_locked;
wire   [31:0] basesoc_dat_r;
reg    [31:0] basesoc_dat_w = 32'd0;
reg    [31:0] basesoc_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           basesoc_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
wire    [6:0] basesoc_data_port_adr;
wire  [127:0] basesoc_data_port_dat_r;
reg   [127:0] basesoc_data_port_dat_w = 128'd0;
reg    [15:0] basesoc_data_port_we = 16'd0;
wire          basesoc_dbus_ack;
wire   [29:0] basesoc_dbus_adr;
wire    [1:0] basesoc_dbus_bte;
wire    [2:0] basesoc_dbus_cti;
wire          basesoc_dbus_cyc;
wire   [31:0] basesoc_dbus_dat_r;
wire   [31:0] basesoc_dbus_dat_w;
wire          basesoc_dbus_err;
wire    [3:0] basesoc_dbus_sel;
wire          basesoc_dbus_stb;
wire          basesoc_dbus_we;
wire          basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_first;
wire          basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_last;
wire   [31:0] basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_data;
wire    [3:0] basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_error;
wire    [3:0] basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_last_be;
wire          basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_ready;
wire          basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_valid;
reg           basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first = 1'd0;
reg           basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last = 1'd0;
reg    [31:0] basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error = 4'd0;
reg     [3:0] basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be = 4'd0;
wire          basesoc_ethmac_bufferizeendpoints_pipe_valid_source_ready;
reg           basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid = 1'd0;
wire          basesoc_ethmac_bufferizeendpoints_sink_sink_first;
wire          basesoc_ethmac_bufferizeendpoints_sink_sink_last;
wire   [31:0] basesoc_ethmac_bufferizeendpoints_sink_sink_payload_data;
wire    [3:0] basesoc_ethmac_bufferizeendpoints_sink_sink_payload_error;
wire    [3:0] basesoc_ethmac_bufferizeendpoints_sink_sink_payload_last_be;
wire          basesoc_ethmac_bufferizeendpoints_sink_sink_ready;
wire          basesoc_ethmac_bufferizeendpoints_sink_sink_valid;
wire          basesoc_ethmac_bufferizeendpoints_source_source_first;
wire          basesoc_ethmac_bufferizeendpoints_source_source_last;
wire   [31:0] basesoc_ethmac_bufferizeendpoints_source_source_payload_data;
wire    [3:0] basesoc_ethmac_bufferizeendpoints_source_source_payload_error;
wire    [3:0] basesoc_ethmac_bufferizeendpoints_source_source_payload_last_be;
wire          basesoc_ethmac_bufferizeendpoints_source_source_ready;
wire          basesoc_ethmac_bufferizeendpoints_source_source_valid;
wire          basesoc_ethmac_bus_ack;
wire   [29:0] basesoc_ethmac_bus_adr;
wire    [1:0] basesoc_ethmac_bus_bte;
wire    [2:0] basesoc_ethmac_bus_cti;
wire          basesoc_ethmac_bus_cyc;
wire   [31:0] basesoc_ethmac_bus_dat_r;
wire   [31:0] basesoc_ethmac_bus_dat_w;
wire          basesoc_ethmac_bus_err;
wire    [3:0] basesoc_ethmac_bus_sel;
wire          basesoc_ethmac_bus_stb;
wire          basesoc_ethmac_bus_we;
reg           basesoc_ethmac_crc_errors_re = 1'd0;
reg    [31:0] basesoc_ethmac_crc_errors_status = 32'd0;
wire          basesoc_ethmac_crc_errors_we;
reg           basesoc_ethmac_interface0_ack = 1'd0;
wire   [29:0] basesoc_ethmac_interface0_adr;
wire    [1:0] basesoc_ethmac_interface0_bte;
wire    [2:0] basesoc_ethmac_interface0_cti;
wire          basesoc_ethmac_interface0_cyc;
wire   [31:0] basesoc_ethmac_interface0_dat_r;
wire   [31:0] basesoc_ethmac_interface0_dat_w;
reg           basesoc_ethmac_interface0_err = 1'd0;
wire    [3:0] basesoc_ethmac_interface0_sel;
wire          basesoc_ethmac_interface0_stb;
wire          basesoc_ethmac_interface0_we;
reg           basesoc_ethmac_interface1_ack = 1'd0;
wire   [29:0] basesoc_ethmac_interface1_adr;
wire    [1:0] basesoc_ethmac_interface1_bte;
wire    [2:0] basesoc_ethmac_interface1_cti;
wire          basesoc_ethmac_interface1_cyc;
wire   [31:0] basesoc_ethmac_interface1_dat_r;
wire   [31:0] basesoc_ethmac_interface1_dat_w;
reg           basesoc_ethmac_interface1_err = 1'd0;
wire    [3:0] basesoc_ethmac_interface1_sel;
wire          basesoc_ethmac_interface1_stb;
wire          basesoc_ethmac_interface1_we;
reg           basesoc_ethmac_interface2_ack = 1'd0;
wire   [29:0] basesoc_ethmac_interface2_adr;
wire    [1:0] basesoc_ethmac_interface2_bte;
wire    [2:0] basesoc_ethmac_interface2_cti;
wire          basesoc_ethmac_interface2_cyc;
wire   [31:0] basesoc_ethmac_interface2_dat_r;
wire   [31:0] basesoc_ethmac_interface2_dat_w;
reg           basesoc_ethmac_interface2_err = 1'd0;
wire    [3:0] basesoc_ethmac_interface2_sel;
wire          basesoc_ethmac_interface2_stb;
wire          basesoc_ethmac_interface2_we;
reg           basesoc_ethmac_interface3_ack = 1'd0;
wire   [29:0] basesoc_ethmac_interface3_adr;
wire    [1:0] basesoc_ethmac_interface3_bte;
wire    [2:0] basesoc_ethmac_interface3_cti;
wire          basesoc_ethmac_interface3_cyc;
wire   [31:0] basesoc_ethmac_interface3_dat_r;
wire   [31:0] basesoc_ethmac_interface3_dat_w;
reg           basesoc_ethmac_interface3_err = 1'd0;
wire    [3:0] basesoc_ethmac_interface3_sel;
wire          basesoc_ethmac_interface3_stb;
wire          basesoc_ethmac_interface3_we;
reg     [3:0] basesoc_ethmac_length_inc = 4'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_crc_ce = 1'd0;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_data;
reg           basesoc_ethmac_liteethmaccrc32checker_crc_error0 = 1'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_crc_error1 = 1'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 = 1'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 = 1'd0;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_crc_last_be0;
reg     [3:0] basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 = 4'd0;
wire    [7:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next = 32'd0;
wire   [15:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next = 32'd0;
wire   [23:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next = 32'd0;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next = 32'd0;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_reg = 32'd4294967295;
reg           basesoc_ethmac_liteethmaccrc32checker_crc_reset = 1'd0;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_crc_value = 32'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_error = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_fifo_full;
wire          basesoc_ethmac_liteethmaccrc32checker_fifo_in;
wire          basesoc_ethmac_liteethmaccrc32checker_fifo_out;
reg           basesoc_ethmac_liteethmaccrc32checker_fifo_reset = 1'd0;
reg     [3:0] basesoc_ethmac_liteethmaccrc32checker_last_be = 4'd0;
reg     [3:0] basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 = 4'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_sink_sink_first;
wire          basesoc_ethmac_liteethmaccrc32checker_sink_sink_last;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_data;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_error;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be;
reg           basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid;
reg           basesoc_ethmac_liteethmaccrc32checker_source_source_first = 1'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_source_source_last = 1'd0;
reg    [31:0] basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error = 4'd0;
reg     [3:0] basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be = 4'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_source_source_ready;
reg           basesoc_ethmac_liteethmaccrc32checker_source_source_valid = 1'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_do_read;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_first;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_last;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_first;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_last;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
reg     [1:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_level = 2'd0;
reg           basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_rdport_adr;
wire   [41:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_rdport_dat_r;
reg           basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_first;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_last;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_data;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_error;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_ready;
reg           basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_first;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_last;
wire   [31:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_data;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_error;
wire    [3:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_last_be;
reg           basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready = 1'd0;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_valid;
wire   [41:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_din;
wire   [41:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_dout;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_re;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_readable;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_we;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_writable;
reg           basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr = 1'd0;
wire   [41:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_dat_r;
wire   [41:0] basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_dat_w;
wire          basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_we;
reg           basesoc_ethmac_preamble_errors_re = 1'd0;
reg    [31:0] basesoc_ethmac_preamble_errors_status = 32'd0;
wire          basesoc_ethmac_preamble_errors_we;
wire          basesoc_ethmac_pulsesynchronizer0_i;
wire          basesoc_ethmac_pulsesynchronizer0_o;
reg           basesoc_ethmac_pulsesynchronizer0_toggle_i = 1'd0;
wire          basesoc_ethmac_pulsesynchronizer0_toggle_o;
reg           basesoc_ethmac_pulsesynchronizer0_toggle_o_r = 1'd0;
wire          basesoc_ethmac_pulsesynchronizer1_i;
wire          basesoc_ethmac_pulsesynchronizer1_o;
reg           basesoc_ethmac_pulsesynchronizer1_toggle_i = 1'd0;
wire          basesoc_ethmac_pulsesynchronizer1_toggle_o;
reg           basesoc_ethmac_pulsesynchronizer1_toggle_o_r = 1'd0;
reg    [31:0] basesoc_ethmac_rd_data = 32'd0;
reg           basesoc_ethmac_re = 1'd0;
reg           basesoc_ethmac_read = 1'd0;
wire   [41:0] basesoc_ethmac_rx_cdc_cdc_asyncfifo_din;
wire   [41:0] basesoc_ethmac_rx_cdc_cdc_asyncfifo_dout;
wire          basesoc_ethmac_rx_cdc_cdc_asyncfifo_re;
wire          basesoc_ethmac_rx_cdc_cdc_asyncfifo_readable;
wire          basesoc_ethmac_rx_cdc_cdc_asyncfifo_we;
wire          basesoc_ethmac_rx_cdc_cdc_asyncfifo_writable;
wire    [5:0] basesoc_ethmac_rx_cdc_cdc_consume_wdomain;
wire          basesoc_ethmac_rx_cdc_cdc_fifo_in_first;
wire          basesoc_ethmac_rx_cdc_cdc_fifo_in_last;
wire   [31:0] basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_last_be;
wire          basesoc_ethmac_rx_cdc_cdc_fifo_out_first;
wire          basesoc_ethmac_rx_cdc_cdc_fifo_out_last;
wire   [31:0] basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_last_be;
wire          basesoc_ethmac_rx_cdc_cdc_graycounter0_ce;
reg     [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next;
reg     [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          basesoc_ethmac_rx_cdc_cdc_graycounter1_ce;
reg     [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next;
reg     [5:0] basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] basesoc_ethmac_rx_cdc_cdc_produce_rdomain;
wire    [4:0] basesoc_ethmac_rx_cdc_cdc_rdport_adr;
wire   [41:0] basesoc_ethmac_rx_cdc_cdc_rdport_dat_r;
wire          basesoc_ethmac_rx_cdc_cdc_sink_first;
wire          basesoc_ethmac_rx_cdc_cdc_sink_last;
wire   [31:0] basesoc_ethmac_rx_cdc_cdc_sink_payload_data;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_sink_payload_error;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_sink_payload_last_be;
wire          basesoc_ethmac_rx_cdc_cdc_sink_ready;
wire          basesoc_ethmac_rx_cdc_cdc_sink_valid;
wire          basesoc_ethmac_rx_cdc_cdc_source_first;
wire          basesoc_ethmac_rx_cdc_cdc_source_last;
wire   [31:0] basesoc_ethmac_rx_cdc_cdc_source_payload_data;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_source_payload_error;
wire    [3:0] basesoc_ethmac_rx_cdc_cdc_source_payload_last_be;
wire          basesoc_ethmac_rx_cdc_cdc_source_ready;
wire          basesoc_ethmac_rx_cdc_cdc_source_valid;
wire    [4:0] basesoc_ethmac_rx_cdc_cdc_wrport_adr;
wire   [41:0] basesoc_ethmac_rx_cdc_cdc_wrport_dat_r;
wire   [41:0] basesoc_ethmac_rx_cdc_cdc_wrport_dat_w;
wire          basesoc_ethmac_rx_cdc_cdc_wrport_we;
wire          basesoc_ethmac_rx_cdc_sink_sink_first;
wire          basesoc_ethmac_rx_cdc_sink_sink_last;
wire   [31:0] basesoc_ethmac_rx_cdc_sink_sink_payload_data;
wire    [3:0] basesoc_ethmac_rx_cdc_sink_sink_payload_error;
wire    [3:0] basesoc_ethmac_rx_cdc_sink_sink_payload_last_be;
wire          basesoc_ethmac_rx_cdc_sink_sink_ready;
wire          basesoc_ethmac_rx_cdc_sink_sink_valid;
wire          basesoc_ethmac_rx_cdc_source_source_first;
wire          basesoc_ethmac_rx_cdc_source_source_last;
wire   [31:0] basesoc_ethmac_rx_cdc_source_source_payload_data;
wire    [3:0] basesoc_ethmac_rx_cdc_source_source_payload_error;
wire    [3:0] basesoc_ethmac_rx_cdc_source_source_payload_last_be;
wire          basesoc_ethmac_rx_cdc_source_source_ready;
wire          basesoc_ethmac_rx_cdc_source_source_valid;
reg     [1:0] basesoc_ethmac_rx_converter_converter_demux = 2'd0;
wire          basesoc_ethmac_rx_converter_converter_load_part;
wire          basesoc_ethmac_rx_converter_converter_sink_first;
wire          basesoc_ethmac_rx_converter_converter_sink_last;
wire    [9:0] basesoc_ethmac_rx_converter_converter_sink_payload_data;
wire          basesoc_ethmac_rx_converter_converter_sink_ready;
wire          basesoc_ethmac_rx_converter_converter_sink_valid;
reg           basesoc_ethmac_rx_converter_converter_source_first = 1'd0;
reg           basesoc_ethmac_rx_converter_converter_source_last = 1'd0;
reg    [39:0] basesoc_ethmac_rx_converter_converter_source_payload_data = 40'd0;
reg     [2:0] basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count = 3'd0;
wire          basesoc_ethmac_rx_converter_converter_source_ready;
wire          basesoc_ethmac_rx_converter_converter_source_valid;
reg           basesoc_ethmac_rx_converter_converter_strobe_all = 1'd0;
wire          basesoc_ethmac_rx_converter_sink_first;
wire          basesoc_ethmac_rx_converter_sink_last;
wire    [7:0] basesoc_ethmac_rx_converter_sink_payload_data;
wire          basesoc_ethmac_rx_converter_sink_payload_error;
wire          basesoc_ethmac_rx_converter_sink_payload_last_be;
wire          basesoc_ethmac_rx_converter_sink_ready;
wire          basesoc_ethmac_rx_converter_sink_valid;
wire          basesoc_ethmac_rx_converter_source_first;
wire          basesoc_ethmac_rx_converter_source_last;
reg    [31:0] basesoc_ethmac_rx_converter_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_rx_converter_source_payload_error = 4'd0;
reg     [3:0] basesoc_ethmac_rx_converter_source_payload_last_be = 4'd0;
wire          basesoc_ethmac_rx_converter_source_ready;
wire          basesoc_ethmac_rx_converter_source_source_first;
wire          basesoc_ethmac_rx_converter_source_source_last;
wire   [39:0] basesoc_ethmac_rx_converter_source_source_payload_data;
wire          basesoc_ethmac_rx_converter_source_source_ready;
wire          basesoc_ethmac_rx_converter_source_source_valid;
wire          basesoc_ethmac_rx_converter_source_valid;
wire          basesoc_ethmac_rx_last_be_sink_first;
wire          basesoc_ethmac_rx_last_be_sink_last;
wire    [7:0] basesoc_ethmac_rx_last_be_sink_payload_data;
wire          basesoc_ethmac_rx_last_be_sink_payload_error;
wire          basesoc_ethmac_rx_last_be_sink_payload_last_be;
wire          basesoc_ethmac_rx_last_be_sink_ready;
wire          basesoc_ethmac_rx_last_be_sink_valid;
wire          basesoc_ethmac_rx_last_be_source_first;
wire          basesoc_ethmac_rx_last_be_source_last;
wire    [7:0] basesoc_ethmac_rx_last_be_source_payload_data;
wire          basesoc_ethmac_rx_last_be_source_payload_error;
reg           basesoc_ethmac_rx_last_be_source_payload_last_be = 1'd0;
wire          basesoc_ethmac_rx_last_be_source_ready;
wire          basesoc_ethmac_rx_last_be_source_valid;
wire          basesoc_ethmac_rx_padding_sink_first;
wire          basesoc_ethmac_rx_padding_sink_last;
wire   [31:0] basesoc_ethmac_rx_padding_sink_payload_data;
wire    [3:0] basesoc_ethmac_rx_padding_sink_payload_error;
wire    [3:0] basesoc_ethmac_rx_padding_sink_payload_last_be;
wire          basesoc_ethmac_rx_padding_sink_ready;
wire          basesoc_ethmac_rx_padding_sink_valid;
wire          basesoc_ethmac_rx_padding_source_first;
wire          basesoc_ethmac_rx_padding_source_last;
wire   [31:0] basesoc_ethmac_rx_padding_source_payload_data;
wire    [3:0] basesoc_ethmac_rx_padding_source_payload_error;
wire    [3:0] basesoc_ethmac_rx_padding_source_payload_last_be;
wire          basesoc_ethmac_rx_padding_source_ready;
wire          basesoc_ethmac_rx_padding_source_valid;
reg           basesoc_ethmac_rx_preamble_error = 1'd0;
reg    [63:0] basesoc_ethmac_rx_preamble_preamble = 64'd15372286728091293013;
wire          basesoc_ethmac_rx_preamble_sink_first;
wire          basesoc_ethmac_rx_preamble_sink_last;
wire   [31:0] basesoc_ethmac_rx_preamble_sink_payload_data;
wire    [3:0] basesoc_ethmac_rx_preamble_sink_payload_error;
wire    [3:0] basesoc_ethmac_rx_preamble_sink_payload_last_be;
reg           basesoc_ethmac_rx_preamble_sink_ready = 1'd0;
wire          basesoc_ethmac_rx_preamble_sink_valid;
reg           basesoc_ethmac_rx_preamble_source_first = 1'd0;
reg           basesoc_ethmac_rx_preamble_source_last = 1'd0;
wire   [31:0] basesoc_ethmac_rx_preamble_source_payload_data;
reg     [3:0] basesoc_ethmac_rx_preamble_source_payload_error = 4'd0;
wire    [3:0] basesoc_ethmac_rx_preamble_source_payload_last_be;
wire          basesoc_ethmac_rx_preamble_source_ready;
reg           basesoc_ethmac_rx_preamble_source_valid = 1'd0;
wire          basesoc_ethmac_sink_first;
wire          basesoc_ethmac_sink_last;
wire   [31:0] basesoc_ethmac_sink_payload_data;
wire    [3:0] basesoc_ethmac_sink_payload_error;
wire    [3:0] basesoc_ethmac_sink_payload_last_be;
wire          basesoc_ethmac_sink_ready;
wire          basesoc_ethmac_sink_sink_first;
wire          basesoc_ethmac_sink_sink_last;
wire   [31:0] basesoc_ethmac_sink_sink_payload_data;
wire    [3:0] basesoc_ethmac_sink_sink_payload_error;
wire    [3:0] basesoc_ethmac_sink_sink_payload_last_be;
wire          basesoc_ethmac_sink_sink_ready;
wire          basesoc_ethmac_sink_sink_valid;
wire          basesoc_ethmac_sink_valid;
reg     [3:0] basesoc_ethmac_slave_sel = 4'd0;
reg     [3:0] basesoc_ethmac_slave_sel_r = 4'd0;
reg           basesoc_ethmac_slot = 1'd0;
reg           basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value = 1'd0;
reg           basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce = 1'd0;
wire          basesoc_ethmac_source_first;
wire          basesoc_ethmac_source_last;
wire   [31:0] basesoc_ethmac_source_payload_data;
wire    [3:0] basesoc_ethmac_source_payload_error;
wire    [3:0] basesoc_ethmac_source_payload_last_be;
wire          basesoc_ethmac_source_ready;
wire          basesoc_ethmac_source_source_first;
wire          basesoc_ethmac_source_source_last;
wire   [31:0] basesoc_ethmac_source_source_payload_data;
wire    [3:0] basesoc_ethmac_source_source_payload_error;
wire    [3:0] basesoc_ethmac_source_source_payload_last_be;
wire          basesoc_ethmac_source_source_ready;
wire          basesoc_ethmac_source_source_valid;
wire          basesoc_ethmac_source_valid;
wire          basesoc_ethmac_sram0_sink_valid;
reg           basesoc_ethmac_sram100_storage = 1'd0;
reg           basesoc_ethmac_sram101_re = 1'd0;
reg    [10:0] basesoc_ethmac_sram102_storage = 11'd0;
reg           basesoc_ethmac_sram103_re = 1'd0;
wire          basesoc_ethmac_sram104_irq;
wire          basesoc_ethmac_sram105_status;
reg           basesoc_ethmac_sram106_pending = 1'd0;
reg           basesoc_ethmac_sram107_trigger = 1'd0;
reg           basesoc_ethmac_sram108_clear = 1'd0;
wire          basesoc_ethmac_sram109_event0;
wire   [10:0] basesoc_ethmac_sram10_status;
reg           basesoc_ethmac_sram110_status = 1'd0;
wire          basesoc_ethmac_sram111_we;
reg           basesoc_ethmac_sram112_re = 1'd0;
wire          basesoc_ethmac_sram113_event0;
reg           basesoc_ethmac_sram114_status = 1'd0;
wire          basesoc_ethmac_sram115_we;
reg           basesoc_ethmac_sram116_re = 1'd0;
reg           basesoc_ethmac_sram117_r = 1'd0;
wire          basesoc_ethmac_sram118_event0;
reg           basesoc_ethmac_sram119_storage = 1'd0;
wire          basesoc_ethmac_sram11_we;
reg           basesoc_ethmac_sram120_re = 1'd0;
reg    [10:0] basesoc_ethmac_sram122_length = 11'd0;
reg    [10:0] basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value = 11'd0;
reg           basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce = 1'd0;
wire          basesoc_ethmac_sram123_sink_valid;
wire          basesoc_ethmac_sram124_sink_ready;
reg           basesoc_ethmac_sram125_sink_first = 1'd0;
reg           basesoc_ethmac_sram126_sink_last = 1'd0;
wire          basesoc_ethmac_sram127_sink_payload_slot;
wire   [10:0] basesoc_ethmac_sram128_sink_payload_length;
wire          basesoc_ethmac_sram129_source_valid;
reg           basesoc_ethmac_sram12_re = 1'd0;
reg           basesoc_ethmac_sram130_source_ready = 1'd0;
wire          basesoc_ethmac_sram131_source_first;
wire          basesoc_ethmac_sram132_source_last;
wire          basesoc_ethmac_sram133_source_payload_slot;
wire   [10:0] basesoc_ethmac_sram134_source_payload_length;
wire          basesoc_ethmac_sram135_we;
wire          basesoc_ethmac_sram136_writable;
wire          basesoc_ethmac_sram137_re;
wire          basesoc_ethmac_sram138_readable;
wire   [13:0] basesoc_ethmac_sram139_din;
reg    [31:0] basesoc_ethmac_sram13_status = 32'd0;
reg    [31:0] basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value = 32'd0;
reg           basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce = 1'd0;
wire   [13:0] basesoc_ethmac_sram140_dout;
reg     [1:0] basesoc_ethmac_sram141_level = 2'd0;
reg           basesoc_ethmac_sram142_replace = 1'd0;
reg           basesoc_ethmac_sram143_produce = 1'd0;
reg           basesoc_ethmac_sram144_consume = 1'd0;
reg           basesoc_ethmac_sram145_adr = 1'd0;
wire   [13:0] basesoc_ethmac_sram146_dat_r;
wire          basesoc_ethmac_sram147_we;
wire   [13:0] basesoc_ethmac_sram148_dat_w;
wire          basesoc_ethmac_sram149_do_read;
wire          basesoc_ethmac_sram14_we;
wire          basesoc_ethmac_sram150_adr;
wire   [13:0] basesoc_ethmac_sram151_dat_r;
wire          basesoc_ethmac_sram152_fifo_in_payload_slot;
wire   [10:0] basesoc_ethmac_sram153_fifo_in_payload_length;
wire          basesoc_ethmac_sram154_fifo_in_first;
wire          basesoc_ethmac_sram155_fifo_in_last;
wire          basesoc_ethmac_sram156_fifo_out_payload_slot;
wire   [10:0] basesoc_ethmac_sram157_fifo_out_payload_length;
wire          basesoc_ethmac_sram158_fifo_out_first;
wire          basesoc_ethmac_sram159_fifo_out_last;
reg           basesoc_ethmac_sram15_re = 1'd0;
wire    [8:0] basesoc_ethmac_sram161_adr;
wire   [31:0] basesoc_ethmac_sram162_dat_r;
wire          basesoc_ethmac_sram163_re;
wire    [8:0] basesoc_ethmac_sram164_adr;
wire   [31:0] basesoc_ethmac_sram165_dat_r;
wire          basesoc_ethmac_sram166_re;
wire          basesoc_ethmac_sram167_irq;
wire          basesoc_ethmac_sram16_irq;
wire          basesoc_ethmac_sram17_status;
wire          basesoc_ethmac_sram18_pending;
wire          basesoc_ethmac_sram19_trigger;
reg           basesoc_ethmac_sram1_sink_ready = 1'd1;
reg           basesoc_ethmac_sram20_clear = 1'd0;
wire          basesoc_ethmac_sram21_available;
reg           basesoc_ethmac_sram22_status = 1'd0;
wire          basesoc_ethmac_sram23_we;
reg           basesoc_ethmac_sram24_re = 1'd0;
wire          basesoc_ethmac_sram25_available;
reg           basesoc_ethmac_sram26_status = 1'd0;
wire          basesoc_ethmac_sram27_we;
reg           basesoc_ethmac_sram28_re = 1'd0;
reg           basesoc_ethmac_sram29_r = 1'd0;
wire    [8:0] basesoc_ethmac_sram2_adr;
reg           basesoc_ethmac_sram2_adr_burst = 1'd0;
wire   [31:0] basesoc_ethmac_sram2_dat_r;
wire          basesoc_ethmac_sram2_sink_first;
wire          basesoc_ethmac_sram30_available;
reg           basesoc_ethmac_sram31_storage = 1'd0;
reg           basesoc_ethmac_sram32_re = 1'd0;
reg    [10:0] basesoc_ethmac_sram35_length = 11'd0;
reg    [10:0] basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value = 11'd0;
reg           basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce = 1'd0;
reg           basesoc_ethmac_sram37_sink_valid = 1'd0;
wire          basesoc_ethmac_sram38_sink_ready;
reg           basesoc_ethmac_sram39_sink_first = 1'd0;
wire    [8:0] basesoc_ethmac_sram3_adr;
reg           basesoc_ethmac_sram3_adr_burst = 1'd0;
wire   [31:0] basesoc_ethmac_sram3_dat_r;
wire          basesoc_ethmac_sram3_sink_last;
reg           basesoc_ethmac_sram40_sink_last = 1'd0;
reg           basesoc_ethmac_sram41_sink_payload_slot = 1'd0;
reg    [10:0] basesoc_ethmac_sram42_sink_payload_length = 11'd0;
wire          basesoc_ethmac_sram43_source_valid;
wire          basesoc_ethmac_sram44_source_ready;
wire          basesoc_ethmac_sram45_source_first;
wire          basesoc_ethmac_sram46_source_last;
wire          basesoc_ethmac_sram47_source_payload_slot;
wire   [10:0] basesoc_ethmac_sram48_source_payload_length;
wire          basesoc_ethmac_sram49_we;
wire    [8:0] basesoc_ethmac_sram4_adr;
reg           basesoc_ethmac_sram4_adr_burst = 1'd0;
wire   [31:0] basesoc_ethmac_sram4_dat_r;
wire   [31:0] basesoc_ethmac_sram4_dat_w;
wire   [31:0] basesoc_ethmac_sram4_sink_payload_data;
reg     [3:0] basesoc_ethmac_sram4_we = 4'd0;
wire          basesoc_ethmac_sram50_writable;
wire          basesoc_ethmac_sram51_re;
wire          basesoc_ethmac_sram52_readable;
wire   [13:0] basesoc_ethmac_sram53_din;
wire   [13:0] basesoc_ethmac_sram54_dout;
reg     [1:0] basesoc_ethmac_sram55_level = 2'd0;
reg           basesoc_ethmac_sram56_replace = 1'd0;
reg           basesoc_ethmac_sram57_produce = 1'd0;
reg           basesoc_ethmac_sram58_consume = 1'd0;
reg           basesoc_ethmac_sram59_adr = 1'd0;
wire    [8:0] basesoc_ethmac_sram5_adr;
reg           basesoc_ethmac_sram5_adr_burst = 1'd0;
wire   [31:0] basesoc_ethmac_sram5_dat_r;
wire   [31:0] basesoc_ethmac_sram5_dat_w;
wire    [3:0] basesoc_ethmac_sram5_sink_payload_last_be;
reg     [3:0] basesoc_ethmac_sram5_we = 4'd0;
wire   [13:0] basesoc_ethmac_sram60_dat_r;
wire          basesoc_ethmac_sram61_we;
wire   [13:0] basesoc_ethmac_sram62_dat_w;
wire          basesoc_ethmac_sram63_do_read;
wire          basesoc_ethmac_sram64_adr;
wire   [13:0] basesoc_ethmac_sram65_dat_r;
wire          basesoc_ethmac_sram66_fifo_in_payload_slot;
wire   [10:0] basesoc_ethmac_sram67_fifo_in_payload_length;
wire          basesoc_ethmac_sram68_fifo_in_first;
wire          basesoc_ethmac_sram69_fifo_in_last;
wire    [3:0] basesoc_ethmac_sram6_sink_payload_error;
wire          basesoc_ethmac_sram70_fifo_out_payload_slot;
wire   [10:0] basesoc_ethmac_sram71_fifo_out_payload_length;
wire          basesoc_ethmac_sram72_fifo_out_first;
wire          basesoc_ethmac_sram73_fifo_out_last;
reg     [8:0] basesoc_ethmac_sram75_adr = 9'd0;
wire   [31:0] basesoc_ethmac_sram76_dat_r;
reg           basesoc_ethmac_sram77_we = 1'd0;
reg    [31:0] basesoc_ethmac_sram78_dat_w = 32'd0;
reg     [8:0] basesoc_ethmac_sram79_adr = 9'd0;
wire          basesoc_ethmac_sram7_status;
wire   [31:0] basesoc_ethmac_sram80_dat_r;
reg           basesoc_ethmac_sram81_we = 1'd0;
reg    [31:0] basesoc_ethmac_sram82_dat_w = 32'd0;
reg           basesoc_ethmac_sram83_source_valid = 1'd0;
wire          basesoc_ethmac_sram84_source_ready;
reg           basesoc_ethmac_sram85_source_first = 1'd0;
reg           basesoc_ethmac_sram86_source_last = 1'd0;
wire   [31:0] basesoc_ethmac_sram87_source_payload_data;
reg     [3:0] basesoc_ethmac_sram88_source_payload_last_be = 4'd0;
reg     [3:0] basesoc_ethmac_sram89_source_payload_error = 4'd0;
wire          basesoc_ethmac_sram8_we;
wire          basesoc_ethmac_sram94_status;
wire          basesoc_ethmac_sram95_we;
reg           basesoc_ethmac_sram96_re = 1'd0;
wire    [1:0] basesoc_ethmac_sram97_status;
wire          basesoc_ethmac_sram98_we;
reg           basesoc_ethmac_sram99_re = 1'd0;
reg           basesoc_ethmac_sram9_re = 1'd0;
wire          basesoc_ethmac_start_r;
reg           basesoc_ethmac_start_re = 1'd0;
reg           basesoc_ethmac_start_w = 1'd0;
reg           basesoc_ethmac_start_we = 1'd0;
reg           basesoc_ethmac_status = 1'd1;
wire   [41:0] basesoc_ethmac_tx_cdc_cdc_asyncfifo_din;
wire   [41:0] basesoc_ethmac_tx_cdc_cdc_asyncfifo_dout;
wire          basesoc_ethmac_tx_cdc_cdc_asyncfifo_re;
wire          basesoc_ethmac_tx_cdc_cdc_asyncfifo_readable;
wire          basesoc_ethmac_tx_cdc_cdc_asyncfifo_we;
wire          basesoc_ethmac_tx_cdc_cdc_asyncfifo_writable;
wire    [5:0] basesoc_ethmac_tx_cdc_cdc_consume_wdomain;
wire          basesoc_ethmac_tx_cdc_cdc_fifo_in_first;
wire          basesoc_ethmac_tx_cdc_cdc_fifo_in_last;
wire   [31:0] basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_last_be;
wire          basesoc_ethmac_tx_cdc_cdc_fifo_out_first;
wire          basesoc_ethmac_tx_cdc_cdc_fifo_out_last;
wire   [31:0] basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_last_be;
wire          basesoc_ethmac_tx_cdc_cdc_graycounter0_ce;
reg     [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next;
reg     [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          basesoc_ethmac_tx_cdc_cdc_graycounter1_ce;
reg     [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next;
reg     [5:0] basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] basesoc_ethmac_tx_cdc_cdc_produce_rdomain;
wire    [4:0] basesoc_ethmac_tx_cdc_cdc_rdport_adr;
wire   [41:0] basesoc_ethmac_tx_cdc_cdc_rdport_dat_r;
wire          basesoc_ethmac_tx_cdc_cdc_sink_first;
wire          basesoc_ethmac_tx_cdc_cdc_sink_last;
wire   [31:0] basesoc_ethmac_tx_cdc_cdc_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_sink_payload_last_be;
wire          basesoc_ethmac_tx_cdc_cdc_sink_ready;
wire          basesoc_ethmac_tx_cdc_cdc_sink_valid;
wire          basesoc_ethmac_tx_cdc_cdc_source_first;
wire          basesoc_ethmac_tx_cdc_cdc_source_last;
wire   [31:0] basesoc_ethmac_tx_cdc_cdc_source_payload_data;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_source_payload_error;
wire    [3:0] basesoc_ethmac_tx_cdc_cdc_source_payload_last_be;
wire          basesoc_ethmac_tx_cdc_cdc_source_ready;
wire          basesoc_ethmac_tx_cdc_cdc_source_valid;
wire    [4:0] basesoc_ethmac_tx_cdc_cdc_wrport_adr;
wire   [41:0] basesoc_ethmac_tx_cdc_cdc_wrport_dat_r;
wire   [41:0] basesoc_ethmac_tx_cdc_cdc_wrport_dat_w;
wire          basesoc_ethmac_tx_cdc_cdc_wrport_we;
wire          basesoc_ethmac_tx_cdc_sink_sink_first;
wire          basesoc_ethmac_tx_cdc_sink_sink_last;
wire   [31:0] basesoc_ethmac_tx_cdc_sink_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_cdc_sink_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_cdc_sink_sink_payload_last_be;
wire          basesoc_ethmac_tx_cdc_sink_sink_ready;
wire          basesoc_ethmac_tx_cdc_sink_sink_valid;
wire          basesoc_ethmac_tx_cdc_source_source_first;
wire          basesoc_ethmac_tx_cdc_source_source_last;
wire   [31:0] basesoc_ethmac_tx_cdc_source_source_payload_data;
wire    [3:0] basesoc_ethmac_tx_cdc_source_source_payload_error;
wire    [3:0] basesoc_ethmac_tx_cdc_source_source_payload_last_be;
wire          basesoc_ethmac_tx_cdc_source_source_ready;
wire          basesoc_ethmac_tx_cdc_source_source_valid;
wire          basesoc_ethmac_tx_converter_converter_first;
wire          basesoc_ethmac_tx_converter_converter_last;
reg     [1:0] basesoc_ethmac_tx_converter_converter_mux = 2'd0;
wire          basesoc_ethmac_tx_converter_converter_sink_first;
wire          basesoc_ethmac_tx_converter_converter_sink_last;
reg    [39:0] basesoc_ethmac_tx_converter_converter_sink_payload_data = 40'd0;
wire          basesoc_ethmac_tx_converter_converter_sink_ready;
wire          basesoc_ethmac_tx_converter_converter_sink_valid;
wire          basesoc_ethmac_tx_converter_converter_source_first;
wire          basesoc_ethmac_tx_converter_converter_source_last;
reg     [9:0] basesoc_ethmac_tx_converter_converter_source_payload_data = 10'd0;
wire          basesoc_ethmac_tx_converter_converter_source_payload_valid_token_count;
wire          basesoc_ethmac_tx_converter_converter_source_ready;
wire          basesoc_ethmac_tx_converter_converter_source_valid;
wire          basesoc_ethmac_tx_converter_sink_first;
wire          basesoc_ethmac_tx_converter_sink_last;
wire   [31:0] basesoc_ethmac_tx_converter_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_converter_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_converter_sink_payload_last_be;
wire          basesoc_ethmac_tx_converter_sink_ready;
wire          basesoc_ethmac_tx_converter_sink_valid;
wire          basesoc_ethmac_tx_converter_source_first;
wire          basesoc_ethmac_tx_converter_source_last;
wire    [7:0] basesoc_ethmac_tx_converter_source_payload_data;
wire          basesoc_ethmac_tx_converter_source_payload_error;
wire          basesoc_ethmac_tx_converter_source_payload_last_be;
wire          basesoc_ethmac_tx_converter_source_ready;
wire          basesoc_ethmac_tx_converter_source_source_first;
wire          basesoc_ethmac_tx_converter_source_source_last;
wire    [9:0] basesoc_ethmac_tx_converter_source_source_payload_data;
wire          basesoc_ethmac_tx_converter_source_source_ready;
wire          basesoc_ethmac_tx_converter_source_source_valid;
wire          basesoc_ethmac_tx_converter_source_valid;
reg           basesoc_ethmac_tx_crc_ce = 1'd0;
reg    [31:0] basesoc_ethmac_tx_crc_crc_packet = 32'd0;
reg    [31:0] basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 = 32'd0;
reg           basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 = 1'd0;
reg    [31:0] basesoc_ethmac_tx_crc_data = 32'd0;
reg           basesoc_ethmac_tx_crc_error = 1'd0;
reg     [3:0] basesoc_ethmac_tx_crc_last_be0 = 4'd0;
reg     [3:0] basesoc_ethmac_tx_crc_last_be1 = 4'd0;
reg     [3:0] basesoc_ethmac_tx_crc_last_be2 = 4'd0;
reg     [3:0] basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 = 4'd0;
reg           basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1 = 1'd0;
wire    [7:0] basesoc_ethmac_tx_crc_liteethmaccrcengine0_data;
wire   [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine0_last;
reg    [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine0_next = 32'd0;
wire   [15:0] basesoc_ethmac_tx_crc_liteethmaccrcengine1_data;
wire   [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine1_last;
reg    [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine1_next = 32'd0;
wire   [23:0] basesoc_ethmac_tx_crc_liteethmaccrcengine2_data;
wire   [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine2_last;
reg    [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine2_next = 32'd0;
wire   [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine3_data;
wire   [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine3_last;
reg    [31:0] basesoc_ethmac_tx_crc_liteethmaccrcengine3_next = 32'd0;
wire          basesoc_ethmac_tx_crc_pipe_valid_sink_first;
wire          basesoc_ethmac_tx_crc_pipe_valid_sink_last;
wire   [31:0] basesoc_ethmac_tx_crc_pipe_valid_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_crc_pipe_valid_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_crc_pipe_valid_sink_payload_last_be;
wire          basesoc_ethmac_tx_crc_pipe_valid_sink_ready;
wire          basesoc_ethmac_tx_crc_pipe_valid_sink_valid;
reg           basesoc_ethmac_tx_crc_pipe_valid_source_first = 1'd0;
reg           basesoc_ethmac_tx_crc_pipe_valid_source_last = 1'd0;
reg    [31:0] basesoc_ethmac_tx_crc_pipe_valid_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_tx_crc_pipe_valid_source_payload_error = 4'd0;
reg     [3:0] basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be = 4'd0;
wire          basesoc_ethmac_tx_crc_pipe_valid_source_ready;
reg           basesoc_ethmac_tx_crc_pipe_valid_source_valid = 1'd0;
reg    [31:0] basesoc_ethmac_tx_crc_reg = 32'd4294967295;
reg           basesoc_ethmac_tx_crc_reset = 1'd0;
wire          basesoc_ethmac_tx_crc_sink_first;
wire          basesoc_ethmac_tx_crc_sink_last;
wire   [31:0] basesoc_ethmac_tx_crc_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_crc_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_crc_sink_payload_last_be;
reg           basesoc_ethmac_tx_crc_sink_ready = 1'd0;
wire          basesoc_ethmac_tx_crc_sink_sink_first;
wire          basesoc_ethmac_tx_crc_sink_sink_last;
wire   [31:0] basesoc_ethmac_tx_crc_sink_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_crc_sink_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_crc_sink_sink_payload_last_be;
wire          basesoc_ethmac_tx_crc_sink_sink_ready;
wire          basesoc_ethmac_tx_crc_sink_sink_valid;
wire          basesoc_ethmac_tx_crc_sink_valid;
reg           basesoc_ethmac_tx_crc_source_first = 1'd0;
reg           basesoc_ethmac_tx_crc_source_last = 1'd0;
reg    [31:0] basesoc_ethmac_tx_crc_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_tx_crc_source_payload_error = 4'd0;
reg     [3:0] basesoc_ethmac_tx_crc_source_payload_last_be = 4'd0;
wire          basesoc_ethmac_tx_crc_source_ready;
wire          basesoc_ethmac_tx_crc_source_source_first;
wire          basesoc_ethmac_tx_crc_source_source_last;
wire   [31:0] basesoc_ethmac_tx_crc_source_source_payload_data;
wire    [3:0] basesoc_ethmac_tx_crc_source_source_payload_error;
wire    [3:0] basesoc_ethmac_tx_crc_source_source_payload_last_be;
wire          basesoc_ethmac_tx_crc_source_source_ready;
wire          basesoc_ethmac_tx_crc_source_source_valid;
reg           basesoc_ethmac_tx_crc_source_valid = 1'd0;
reg    [31:0] basesoc_ethmac_tx_crc_value = 32'd0;
reg     [3:0] basesoc_ethmac_tx_gap_counter = 4'd0;
reg     [3:0] basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value = 4'd0;
reg           basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce = 1'd0;
wire          basesoc_ethmac_tx_gap_sink_first;
wire          basesoc_ethmac_tx_gap_sink_last;
wire    [7:0] basesoc_ethmac_tx_gap_sink_payload_data;
wire          basesoc_ethmac_tx_gap_sink_payload_error;
wire          basesoc_ethmac_tx_gap_sink_payload_last_be;
reg           basesoc_ethmac_tx_gap_sink_ready = 1'd0;
wire          basesoc_ethmac_tx_gap_sink_valid;
reg           basesoc_ethmac_tx_gap_source_first = 1'd0;
reg           basesoc_ethmac_tx_gap_source_last = 1'd0;
reg     [7:0] basesoc_ethmac_tx_gap_source_payload_data = 8'd0;
reg           basesoc_ethmac_tx_gap_source_payload_error = 1'd0;
reg           basesoc_ethmac_tx_gap_source_payload_last_be = 1'd0;
wire          basesoc_ethmac_tx_gap_source_ready;
reg           basesoc_ethmac_tx_gap_source_valid = 1'd0;
wire          basesoc_ethmac_tx_last_be_sink_first;
wire          basesoc_ethmac_tx_last_be_sink_last;
wire    [7:0] basesoc_ethmac_tx_last_be_sink_payload_data;
wire          basesoc_ethmac_tx_last_be_sink_payload_error;
wire          basesoc_ethmac_tx_last_be_sink_payload_last_be;
reg           basesoc_ethmac_tx_last_be_sink_ready = 1'd0;
wire          basesoc_ethmac_tx_last_be_sink_valid;
reg           basesoc_ethmac_tx_last_be_source_first = 1'd0;
reg           basesoc_ethmac_tx_last_be_source_last = 1'd0;
reg     [7:0] basesoc_ethmac_tx_last_be_source_payload_data = 8'd0;
reg           basesoc_ethmac_tx_last_be_source_payload_error = 1'd0;
reg           basesoc_ethmac_tx_last_be_source_payload_last_be = 1'd0;
wire          basesoc_ethmac_tx_last_be_source_ready;
reg           basesoc_ethmac_tx_last_be_source_valid = 1'd0;
reg    [15:0] basesoc_ethmac_tx_padding_counter = 16'd0;
wire          basesoc_ethmac_tx_padding_counter_done;
reg    [15:0] basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value = 16'd0;
reg           basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce = 1'd0;
wire          basesoc_ethmac_tx_padding_sink_first;
wire          basesoc_ethmac_tx_padding_sink_last;
wire   [31:0] basesoc_ethmac_tx_padding_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_padding_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_padding_sink_payload_last_be;
reg           basesoc_ethmac_tx_padding_sink_ready = 1'd0;
wire          basesoc_ethmac_tx_padding_sink_valid;
reg           basesoc_ethmac_tx_padding_source_first = 1'd0;
reg           basesoc_ethmac_tx_padding_source_last = 1'd0;
reg    [31:0] basesoc_ethmac_tx_padding_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_tx_padding_source_payload_error = 4'd0;
reg     [3:0] basesoc_ethmac_tx_padding_source_payload_last_be = 4'd0;
wire          basesoc_ethmac_tx_padding_source_ready;
reg           basesoc_ethmac_tx_padding_source_valid = 1'd0;
reg           basesoc_ethmac_tx_preamble_count = 1'd0;
reg           basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value = 1'd0;
reg           basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce = 1'd0;
reg    [63:0] basesoc_ethmac_tx_preamble_preamble = 64'd15372286728091293013;
wire          basesoc_ethmac_tx_preamble_sink_first;
wire          basesoc_ethmac_tx_preamble_sink_last;
wire   [31:0] basesoc_ethmac_tx_preamble_sink_payload_data;
wire    [3:0] basesoc_ethmac_tx_preamble_sink_payload_error;
wire    [3:0] basesoc_ethmac_tx_preamble_sink_payload_last_be;
reg           basesoc_ethmac_tx_preamble_sink_ready = 1'd0;
wire          basesoc_ethmac_tx_preamble_sink_valid;
reg           basesoc_ethmac_tx_preamble_source_first = 1'd0;
reg           basesoc_ethmac_tx_preamble_source_last = 1'd0;
reg    [31:0] basesoc_ethmac_tx_preamble_source_payload_data = 32'd0;
reg     [3:0] basesoc_ethmac_tx_preamble_source_payload_error = 4'd0;
wire    [3:0] basesoc_ethmac_tx_preamble_source_payload_last_be;
wire          basesoc_ethmac_tx_preamble_source_ready;
reg           basesoc_ethmac_tx_preamble_source_valid = 1'd0;
wire          basesoc_ethmac_we;
wire   [31:0] basesoc_ethmac_wr_data;
reg           basesoc_ethmac_write = 1'd0;
reg     [1:0] basesoc_fsm_next_state = 2'd0;
reg     [1:0] basesoc_fsm_state = 2'd0;
reg     [1:0] basesoc_fullmemorywe_next_state = 2'd0;
reg     [1:0] basesoc_fullmemorywe_state = 2'd0;
wire          basesoc_ibus_ack;
wire   [29:0] basesoc_ibus_adr;
wire    [1:0] basesoc_ibus_bte;
wire    [2:0] basesoc_ibus_cti;
wire          basesoc_ibus_cyc;
wire   [31:0] basesoc_ibus_dat_r;
wire   [31:0] basesoc_ibus_dat_w;
wire          basesoc_ibus_err;
wire    [3:0] basesoc_ibus_sel;
wire          basesoc_ibus_stb;
wire          basesoc_ibus_we;
reg           basesoc_interface_ack = 1'd0;
wire   [27:0] basesoc_interface_adr;
reg           basesoc_interface_cyc = 1'd0;
reg   [127:0] basesoc_interface_dat_r = 128'd0;
wire  [127:0] basesoc_interface_dat_w;
wire   [15:0] basesoc_interface_sel;
reg           basesoc_interface_stb = 1'd0;
reg           basesoc_interface_we = 1'd0;
reg    [31:0] basesoc_interrupt = 32'd0;
reg     [2:0] basesoc_litedramcore_bankmachine0_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine0_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine1_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine1_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine2_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine2_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine3_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine3_state = 3'd0;
reg           basesoc_litedramcore_locked0 = 1'd0;
reg           basesoc_litedramcore_locked1 = 1'd0;
reg           basesoc_litedramcore_locked2 = 1'd0;
reg           basesoc_litedramcore_locked3 = 1'd0;
reg     [2:0] basesoc_litedramcore_multiplexer_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_multiplexer_state = 3'd0;
reg           basesoc_litedramcore_new_master_rdata_valid0 = 1'd0;
reg           basesoc_litedramcore_new_master_rdata_valid1 = 1'd0;
reg           basesoc_litedramcore_new_master_rdata_valid2 = 1'd0;
reg           basesoc_litedramcore_new_master_rdata_valid3 = 1'd0;
reg           basesoc_litedramcore_new_master_wdata_ready = 1'd0;
reg     [1:0] basesoc_litedramcore_refresher_next_state = 2'd0;
reg     [1:0] basesoc_litedramcore_refresher_state = 2'd0;
wire          basesoc_litedramcore_roundrobin0_ce;
wire          basesoc_litedramcore_roundrobin0_grant;
wire          basesoc_litedramcore_roundrobin0_request;
wire          basesoc_litedramcore_roundrobin1_ce;
wire          basesoc_litedramcore_roundrobin1_grant;
wire          basesoc_litedramcore_roundrobin1_request;
wire          basesoc_litedramcore_roundrobin2_ce;
wire          basesoc_litedramcore_roundrobin2_grant;
wire          basesoc_litedramcore_roundrobin2_request;
wire          basesoc_litedramcore_roundrobin3_ce;
wire          basesoc_litedramcore_roundrobin3_grant;
wire          basesoc_litedramcore_roundrobin3_request;
reg           basesoc_litedramnativeportconverter_next_state = 1'd0;
reg           basesoc_litedramnativeportconverter_state = 1'd0;
reg     [1:0] basesoc_liteethmacsramreader_next_state = 2'd0;
reg     [1:0] basesoc_liteethmacsramreader_state = 2'd0;
reg     [2:0] basesoc_liteethmacsramwriter_next_state = 3'd0;
reg     [2:0] basesoc_liteethmacsramwriter_state = 3'd0;
reg    [20:0] basesoc_port_cmd_payload_addr = 21'd0;
reg           basesoc_port_cmd_payload_we = 1'd0;
wire          basesoc_port_cmd_ready;
reg           basesoc_port_cmd_valid = 1'd0;
reg           basesoc_port_rdata_first = 1'd0;
reg           basesoc_port_rdata_last = 1'd0;
wire   [31:0] basesoc_port_rdata_payload_data;
wire          basesoc_port_rdata_ready;
wire          basesoc_port_rdata_valid;
wire          basesoc_port_wdata_first;
wire          basesoc_port_wdata_last;
wire   [31:0] basesoc_port_wdata_payload_data;
wire    [3:0] basesoc_port_wdata_payload_we;
wire          basesoc_port_wdata_ready;
wire          basesoc_port_wdata_valid;
wire   [10:0] basesoc_ram_adr;
reg           basesoc_ram_adr_burst = 1'd0;
reg           basesoc_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] basesoc_ram_bus_ram_bus_adr;
wire    [1:0] basesoc_ram_bus_ram_bus_bte;
wire    [2:0] basesoc_ram_bus_ram_bus_cti;
wire          basesoc_ram_bus_ram_bus_cyc;
wire   [31:0] basesoc_ram_bus_ram_bus_dat_r;
wire   [31:0] basesoc_ram_bus_ram_bus_dat_w;
reg           basesoc_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] basesoc_ram_bus_ram_bus_sel;
wire          basesoc_ram_bus_ram_bus_stb;
wire          basesoc_ram_bus_ram_bus_we;
wire   [31:0] basesoc_ram_dat_r;
wire   [31:0] basesoc_ram_dat_w;
reg     [3:0] basesoc_ram_we = 4'd0;
wire          basesoc_reset;
reg           basesoc_reset_re = 1'd0;
reg     [1:0] basesoc_reset_storage = 2'd0;
reg           basesoc_rs232phyrx_next_state = 1'd0;
reg           basesoc_rs232phyrx_state = 1'd0;
reg           basesoc_rs232phytx_next_state = 1'd0;
reg           basesoc_rs232phytx_state = 1'd0;
reg     [3:0] basesoc_rx_count = 4'd0;
reg     [3:0] basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] basesoc_rx_data = 8'd0;
reg     [7:0] basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           basesoc_rx_enable = 1'd0;
reg    [31:0] basesoc_rx_phase = 32'd0;
wire          basesoc_rx_rx;
reg           basesoc_rx_rx_d = 1'd0;
reg           basesoc_rx_source_first = 1'd0;
reg           basesoc_rx_source_last = 1'd0;
reg     [7:0] basesoc_rx_source_payload_data = 8'd0;
wire          basesoc_rx_source_ready;
reg           basesoc_rx_source_valid = 1'd0;
reg           basesoc_rx_tick = 1'd0;
reg     [1:0] basesoc_rxdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] basesoc_rxdatapath_bufferizeendpoints_state = 2'd0;
reg           basesoc_rxdatapath_liteethmacpreamblechecker_next_state = 1'd0;
reg           basesoc_rxdatapath_liteethmacpreamblechecker_state = 1'd0;
reg           basesoc_scratch_re = 1'd0;
reg    [31:0] basesoc_scratch_storage = 32'd305419896;
reg           basesoc_sdram_address_re = 1'd0;
reg    [10:0] basesoc_sdram_address_storage = 11'd0;
reg           basesoc_sdram_baddress_re = 1'd0;
reg     [1:0] basesoc_sdram_baddress_storage = 2'd0;
reg           basesoc_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [10:0] basesoc_sdram_bankmachine0_cmd_payload_a = 11'd0;
wire    [1:0] basesoc_sdram_bankmachine0_cmd_payload_ba;
reg           basesoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg           basesoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine0_consume = 3'd0;
wire          basesoc_sdram_bankmachine0_do_read;
wire          basesoc_sdram_bankmachine0_fifo_in_first;
wire          basesoc_sdram_bankmachine0_fifo_in_last;
wire   [18:0] basesoc_sdram_bankmachine0_fifo_in_payload_addr;
wire          basesoc_sdram_bankmachine0_fifo_in_payload_we;
wire          basesoc_sdram_bankmachine0_fifo_out_first;
wire          basesoc_sdram_bankmachine0_fifo_out_last;
wire   [18:0] basesoc_sdram_bankmachine0_fifo_out_payload_addr;
wire          basesoc_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] basesoc_sdram_bankmachine0_level = 4'd0;
wire          basesoc_sdram_bankmachine0_pipe_valid_sink_first;
wire          basesoc_sdram_bankmachine0_pipe_valid_sink_last;
wire   [18:0] basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
wire          basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
reg           basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [18:0] basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'd0;
reg           basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          basesoc_sdram_bankmachine0_pipe_valid_source_ready;
reg           basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] basesoc_sdram_bankmachine0_rdport_adr;
wire   [21:0] basesoc_sdram_bankmachine0_rdport_dat_r;
reg           basesoc_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          basesoc_sdram_bankmachine0_refresh_req;
reg           basesoc_sdram_bankmachine0_replace = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine0_req_addr;
wire          basesoc_sdram_bankmachine0_req_lock;
reg           basesoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          basesoc_sdram_bankmachine0_req_ready;
wire          basesoc_sdram_bankmachine0_req_valid;
reg           basesoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          basesoc_sdram_bankmachine0_req_we;
reg    [10:0] basesoc_sdram_bankmachine0_row = 11'd0;
reg           basesoc_sdram_bankmachine0_row_close = 1'd0;
reg           basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          basesoc_sdram_bankmachine0_row_hit;
reg           basesoc_sdram_bankmachine0_row_open = 1'd0;
reg           basesoc_sdram_bankmachine0_row_opened = 1'd0;
reg           basesoc_sdram_bankmachine0_sink_first = 1'd0;
reg           basesoc_sdram_bankmachine0_sink_last = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine0_sink_payload_addr;
wire          basesoc_sdram_bankmachine0_sink_payload_we;
wire          basesoc_sdram_bankmachine0_sink_ready;
wire          basesoc_sdram_bankmachine0_sink_sink_first;
wire          basesoc_sdram_bankmachine0_sink_sink_last;
wire   [18:0] basesoc_sdram_bankmachine0_sink_sink_payload_addr;
wire          basesoc_sdram_bankmachine0_sink_sink_payload_we;
wire          basesoc_sdram_bankmachine0_sink_sink_ready;
wire          basesoc_sdram_bankmachine0_sink_sink_valid;
wire          basesoc_sdram_bankmachine0_sink_valid;
wire          basesoc_sdram_bankmachine0_source_first;
wire          basesoc_sdram_bankmachine0_source_last;
wire   [18:0] basesoc_sdram_bankmachine0_source_payload_addr;
wire          basesoc_sdram_bankmachine0_source_payload_we;
wire          basesoc_sdram_bankmachine0_source_ready;
wire          basesoc_sdram_bankmachine0_source_source_first;
wire          basesoc_sdram_bankmachine0_source_source_last;
wire   [18:0] basesoc_sdram_bankmachine0_source_source_payload_addr;
wire          basesoc_sdram_bankmachine0_source_source_payload_we;
wire          basesoc_sdram_bankmachine0_source_source_ready;
wire          basesoc_sdram_bankmachine0_source_source_valid;
wire          basesoc_sdram_bankmachine0_source_valid;
wire   [21:0] basesoc_sdram_bankmachine0_syncfifo0_din;
wire   [21:0] basesoc_sdram_bankmachine0_syncfifo0_dout;
wire          basesoc_sdram_bankmachine0_syncfifo0_re;
wire          basesoc_sdram_bankmachine0_syncfifo0_readable;
wire          basesoc_sdram_bankmachine0_syncfifo0_we;
wire          basesoc_sdram_bankmachine0_syncfifo0_writable;
reg     [1:0] basesoc_sdram_bankmachine0_trascon_count = 2'd0;
reg           basesoc_sdram_bankmachine0_trascon_ready = 1'd0;
wire          basesoc_sdram_bankmachine0_trascon_valid;
reg     [1:0] basesoc_sdram_bankmachine0_trccon_count = 2'd0;
reg           basesoc_sdram_bankmachine0_trccon_ready = 1'd0;
wire          basesoc_sdram_bankmachine0_trccon_valid;
reg     [1:0] basesoc_sdram_bankmachine0_twtpcon_count = 2'd0;
reg           basesoc_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          basesoc_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] basesoc_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [21:0] basesoc_sdram_bankmachine0_wrport_dat_r;
wire   [21:0] basesoc_sdram_bankmachine0_wrport_dat_w;
wire          basesoc_sdram_bankmachine0_wrport_we;
reg           basesoc_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [10:0] basesoc_sdram_bankmachine1_cmd_payload_a = 11'd0;
wire    [1:0] basesoc_sdram_bankmachine1_cmd_payload_ba;
reg           basesoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg           basesoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine1_consume = 3'd0;
wire          basesoc_sdram_bankmachine1_do_read;
wire          basesoc_sdram_bankmachine1_fifo_in_first;
wire          basesoc_sdram_bankmachine1_fifo_in_last;
wire   [18:0] basesoc_sdram_bankmachine1_fifo_in_payload_addr;
wire          basesoc_sdram_bankmachine1_fifo_in_payload_we;
wire          basesoc_sdram_bankmachine1_fifo_out_first;
wire          basesoc_sdram_bankmachine1_fifo_out_last;
wire   [18:0] basesoc_sdram_bankmachine1_fifo_out_payload_addr;
wire          basesoc_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] basesoc_sdram_bankmachine1_level = 4'd0;
wire          basesoc_sdram_bankmachine1_pipe_valid_sink_first;
wire          basesoc_sdram_bankmachine1_pipe_valid_sink_last;
wire   [18:0] basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
wire          basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
reg           basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [18:0] basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'd0;
reg           basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          basesoc_sdram_bankmachine1_pipe_valid_source_ready;
reg           basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] basesoc_sdram_bankmachine1_rdport_adr;
wire   [21:0] basesoc_sdram_bankmachine1_rdport_dat_r;
reg           basesoc_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          basesoc_sdram_bankmachine1_refresh_req;
reg           basesoc_sdram_bankmachine1_replace = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine1_req_addr;
wire          basesoc_sdram_bankmachine1_req_lock;
reg           basesoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          basesoc_sdram_bankmachine1_req_ready;
wire          basesoc_sdram_bankmachine1_req_valid;
reg           basesoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          basesoc_sdram_bankmachine1_req_we;
reg    [10:0] basesoc_sdram_bankmachine1_row = 11'd0;
reg           basesoc_sdram_bankmachine1_row_close = 1'd0;
reg           basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          basesoc_sdram_bankmachine1_row_hit;
reg           basesoc_sdram_bankmachine1_row_open = 1'd0;
reg           basesoc_sdram_bankmachine1_row_opened = 1'd0;
reg           basesoc_sdram_bankmachine1_sink_first = 1'd0;
reg           basesoc_sdram_bankmachine1_sink_last = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine1_sink_payload_addr;
wire          basesoc_sdram_bankmachine1_sink_payload_we;
wire          basesoc_sdram_bankmachine1_sink_ready;
wire          basesoc_sdram_bankmachine1_sink_sink_first;
wire          basesoc_sdram_bankmachine1_sink_sink_last;
wire   [18:0] basesoc_sdram_bankmachine1_sink_sink_payload_addr;
wire          basesoc_sdram_bankmachine1_sink_sink_payload_we;
wire          basesoc_sdram_bankmachine1_sink_sink_ready;
wire          basesoc_sdram_bankmachine1_sink_sink_valid;
wire          basesoc_sdram_bankmachine1_sink_valid;
wire          basesoc_sdram_bankmachine1_source_first;
wire          basesoc_sdram_bankmachine1_source_last;
wire   [18:0] basesoc_sdram_bankmachine1_source_payload_addr;
wire          basesoc_sdram_bankmachine1_source_payload_we;
wire          basesoc_sdram_bankmachine1_source_ready;
wire          basesoc_sdram_bankmachine1_source_source_first;
wire          basesoc_sdram_bankmachine1_source_source_last;
wire   [18:0] basesoc_sdram_bankmachine1_source_source_payload_addr;
wire          basesoc_sdram_bankmachine1_source_source_payload_we;
wire          basesoc_sdram_bankmachine1_source_source_ready;
wire          basesoc_sdram_bankmachine1_source_source_valid;
wire          basesoc_sdram_bankmachine1_source_valid;
wire   [21:0] basesoc_sdram_bankmachine1_syncfifo1_din;
wire   [21:0] basesoc_sdram_bankmachine1_syncfifo1_dout;
wire          basesoc_sdram_bankmachine1_syncfifo1_re;
wire          basesoc_sdram_bankmachine1_syncfifo1_readable;
wire          basesoc_sdram_bankmachine1_syncfifo1_we;
wire          basesoc_sdram_bankmachine1_syncfifo1_writable;
reg     [1:0] basesoc_sdram_bankmachine1_trascon_count = 2'd0;
reg           basesoc_sdram_bankmachine1_trascon_ready = 1'd0;
wire          basesoc_sdram_bankmachine1_trascon_valid;
reg     [1:0] basesoc_sdram_bankmachine1_trccon_count = 2'd0;
reg           basesoc_sdram_bankmachine1_trccon_ready = 1'd0;
wire          basesoc_sdram_bankmachine1_trccon_valid;
reg     [1:0] basesoc_sdram_bankmachine1_twtpcon_count = 2'd0;
reg           basesoc_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          basesoc_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] basesoc_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [21:0] basesoc_sdram_bankmachine1_wrport_dat_r;
wire   [21:0] basesoc_sdram_bankmachine1_wrport_dat_w;
wire          basesoc_sdram_bankmachine1_wrport_we;
reg           basesoc_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [10:0] basesoc_sdram_bankmachine2_cmd_payload_a = 11'd0;
wire    [1:0] basesoc_sdram_bankmachine2_cmd_payload_ba;
reg           basesoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg           basesoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine2_consume = 3'd0;
wire          basesoc_sdram_bankmachine2_do_read;
wire          basesoc_sdram_bankmachine2_fifo_in_first;
wire          basesoc_sdram_bankmachine2_fifo_in_last;
wire   [18:0] basesoc_sdram_bankmachine2_fifo_in_payload_addr;
wire          basesoc_sdram_bankmachine2_fifo_in_payload_we;
wire          basesoc_sdram_bankmachine2_fifo_out_first;
wire          basesoc_sdram_bankmachine2_fifo_out_last;
wire   [18:0] basesoc_sdram_bankmachine2_fifo_out_payload_addr;
wire          basesoc_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] basesoc_sdram_bankmachine2_level = 4'd0;
wire          basesoc_sdram_bankmachine2_pipe_valid_sink_first;
wire          basesoc_sdram_bankmachine2_pipe_valid_sink_last;
wire   [18:0] basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
wire          basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
reg           basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [18:0] basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'd0;
reg           basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          basesoc_sdram_bankmachine2_pipe_valid_source_ready;
reg           basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] basesoc_sdram_bankmachine2_rdport_adr;
wire   [21:0] basesoc_sdram_bankmachine2_rdport_dat_r;
reg           basesoc_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          basesoc_sdram_bankmachine2_refresh_req;
reg           basesoc_sdram_bankmachine2_replace = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine2_req_addr;
wire          basesoc_sdram_bankmachine2_req_lock;
reg           basesoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          basesoc_sdram_bankmachine2_req_ready;
wire          basesoc_sdram_bankmachine2_req_valid;
reg           basesoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          basesoc_sdram_bankmachine2_req_we;
reg    [10:0] basesoc_sdram_bankmachine2_row = 11'd0;
reg           basesoc_sdram_bankmachine2_row_close = 1'd0;
reg           basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          basesoc_sdram_bankmachine2_row_hit;
reg           basesoc_sdram_bankmachine2_row_open = 1'd0;
reg           basesoc_sdram_bankmachine2_row_opened = 1'd0;
reg           basesoc_sdram_bankmachine2_sink_first = 1'd0;
reg           basesoc_sdram_bankmachine2_sink_last = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine2_sink_payload_addr;
wire          basesoc_sdram_bankmachine2_sink_payload_we;
wire          basesoc_sdram_bankmachine2_sink_ready;
wire          basesoc_sdram_bankmachine2_sink_sink_first;
wire          basesoc_sdram_bankmachine2_sink_sink_last;
wire   [18:0] basesoc_sdram_bankmachine2_sink_sink_payload_addr;
wire          basesoc_sdram_bankmachine2_sink_sink_payload_we;
wire          basesoc_sdram_bankmachine2_sink_sink_ready;
wire          basesoc_sdram_bankmachine2_sink_sink_valid;
wire          basesoc_sdram_bankmachine2_sink_valid;
wire          basesoc_sdram_bankmachine2_source_first;
wire          basesoc_sdram_bankmachine2_source_last;
wire   [18:0] basesoc_sdram_bankmachine2_source_payload_addr;
wire          basesoc_sdram_bankmachine2_source_payload_we;
wire          basesoc_sdram_bankmachine2_source_ready;
wire          basesoc_sdram_bankmachine2_source_source_first;
wire          basesoc_sdram_bankmachine2_source_source_last;
wire   [18:0] basesoc_sdram_bankmachine2_source_source_payload_addr;
wire          basesoc_sdram_bankmachine2_source_source_payload_we;
wire          basesoc_sdram_bankmachine2_source_source_ready;
wire          basesoc_sdram_bankmachine2_source_source_valid;
wire          basesoc_sdram_bankmachine2_source_valid;
wire   [21:0] basesoc_sdram_bankmachine2_syncfifo2_din;
wire   [21:0] basesoc_sdram_bankmachine2_syncfifo2_dout;
wire          basesoc_sdram_bankmachine2_syncfifo2_re;
wire          basesoc_sdram_bankmachine2_syncfifo2_readable;
wire          basesoc_sdram_bankmachine2_syncfifo2_we;
wire          basesoc_sdram_bankmachine2_syncfifo2_writable;
reg     [1:0] basesoc_sdram_bankmachine2_trascon_count = 2'd0;
reg           basesoc_sdram_bankmachine2_trascon_ready = 1'd0;
wire          basesoc_sdram_bankmachine2_trascon_valid;
reg     [1:0] basesoc_sdram_bankmachine2_trccon_count = 2'd0;
reg           basesoc_sdram_bankmachine2_trccon_ready = 1'd0;
wire          basesoc_sdram_bankmachine2_trccon_valid;
reg     [1:0] basesoc_sdram_bankmachine2_twtpcon_count = 2'd0;
reg           basesoc_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          basesoc_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] basesoc_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [21:0] basesoc_sdram_bankmachine2_wrport_dat_r;
wire   [21:0] basesoc_sdram_bankmachine2_wrport_dat_w;
wire          basesoc_sdram_bankmachine2_wrport_we;
reg           basesoc_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [10:0] basesoc_sdram_bankmachine3_cmd_payload_a = 11'd0;
wire    [1:0] basesoc_sdram_bankmachine3_cmd_payload_ba;
reg           basesoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg           basesoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine3_consume = 3'd0;
wire          basesoc_sdram_bankmachine3_do_read;
wire          basesoc_sdram_bankmachine3_fifo_in_first;
wire          basesoc_sdram_bankmachine3_fifo_in_last;
wire   [18:0] basesoc_sdram_bankmachine3_fifo_in_payload_addr;
wire          basesoc_sdram_bankmachine3_fifo_in_payload_we;
wire          basesoc_sdram_bankmachine3_fifo_out_first;
wire          basesoc_sdram_bankmachine3_fifo_out_last;
wire   [18:0] basesoc_sdram_bankmachine3_fifo_out_payload_addr;
wire          basesoc_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] basesoc_sdram_bankmachine3_level = 4'd0;
wire          basesoc_sdram_bankmachine3_pipe_valid_sink_first;
wire          basesoc_sdram_bankmachine3_pipe_valid_sink_last;
wire   [18:0] basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
wire          basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
reg           basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [18:0] basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'd0;
reg           basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          basesoc_sdram_bankmachine3_pipe_valid_source_ready;
reg           basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] basesoc_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] basesoc_sdram_bankmachine3_rdport_adr;
wire   [21:0] basesoc_sdram_bankmachine3_rdport_dat_r;
reg           basesoc_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          basesoc_sdram_bankmachine3_refresh_req;
reg           basesoc_sdram_bankmachine3_replace = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine3_req_addr;
wire          basesoc_sdram_bankmachine3_req_lock;
reg           basesoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          basesoc_sdram_bankmachine3_req_ready;
wire          basesoc_sdram_bankmachine3_req_valid;
reg           basesoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          basesoc_sdram_bankmachine3_req_we;
reg    [10:0] basesoc_sdram_bankmachine3_row = 11'd0;
reg           basesoc_sdram_bankmachine3_row_close = 1'd0;
reg           basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          basesoc_sdram_bankmachine3_row_hit;
reg           basesoc_sdram_bankmachine3_row_open = 1'd0;
reg           basesoc_sdram_bankmachine3_row_opened = 1'd0;
reg           basesoc_sdram_bankmachine3_sink_first = 1'd0;
reg           basesoc_sdram_bankmachine3_sink_last = 1'd0;
wire   [18:0] basesoc_sdram_bankmachine3_sink_payload_addr;
wire          basesoc_sdram_bankmachine3_sink_payload_we;
wire          basesoc_sdram_bankmachine3_sink_ready;
wire          basesoc_sdram_bankmachine3_sink_sink_first;
wire          basesoc_sdram_bankmachine3_sink_sink_last;
wire   [18:0] basesoc_sdram_bankmachine3_sink_sink_payload_addr;
wire          basesoc_sdram_bankmachine3_sink_sink_payload_we;
wire          basesoc_sdram_bankmachine3_sink_sink_ready;
wire          basesoc_sdram_bankmachine3_sink_sink_valid;
wire          basesoc_sdram_bankmachine3_sink_valid;
wire          basesoc_sdram_bankmachine3_source_first;
wire          basesoc_sdram_bankmachine3_source_last;
wire   [18:0] basesoc_sdram_bankmachine3_source_payload_addr;
wire          basesoc_sdram_bankmachine3_source_payload_we;
wire          basesoc_sdram_bankmachine3_source_ready;
wire          basesoc_sdram_bankmachine3_source_source_first;
wire          basesoc_sdram_bankmachine3_source_source_last;
wire   [18:0] basesoc_sdram_bankmachine3_source_source_payload_addr;
wire          basesoc_sdram_bankmachine3_source_source_payload_we;
wire          basesoc_sdram_bankmachine3_source_source_ready;
wire          basesoc_sdram_bankmachine3_source_source_valid;
wire          basesoc_sdram_bankmachine3_source_valid;
wire   [21:0] basesoc_sdram_bankmachine3_syncfifo3_din;
wire   [21:0] basesoc_sdram_bankmachine3_syncfifo3_dout;
wire          basesoc_sdram_bankmachine3_syncfifo3_re;
wire          basesoc_sdram_bankmachine3_syncfifo3_readable;
wire          basesoc_sdram_bankmachine3_syncfifo3_we;
wire          basesoc_sdram_bankmachine3_syncfifo3_writable;
reg     [1:0] basesoc_sdram_bankmachine3_trascon_count = 2'd0;
reg           basesoc_sdram_bankmachine3_trascon_ready = 1'd0;
wire          basesoc_sdram_bankmachine3_trascon_valid;
reg     [1:0] basesoc_sdram_bankmachine3_trccon_count = 2'd0;
reg           basesoc_sdram_bankmachine3_trccon_ready = 1'd0;
wire          basesoc_sdram_bankmachine3_trccon_valid;
reg     [1:0] basesoc_sdram_bankmachine3_twtpcon_count = 2'd0;
reg           basesoc_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          basesoc_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] basesoc_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [21:0] basesoc_sdram_bankmachine3_wrport_dat_r;
wire   [21:0] basesoc_sdram_bankmachine3_wrport_dat_w;
wire          basesoc_sdram_bankmachine3_wrport_we;
wire          basesoc_sdram_cas_allowed;
wire          basesoc_sdram_choose_cmd_ce;
wire   [10:0] basesoc_sdram_choose_cmd_cmd_payload_a;
wire    [1:0] basesoc_sdram_choose_cmd_cmd_payload_ba;
reg           basesoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          basesoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire          basesoc_sdram_choose_cmd_cmd_payload_is_read;
wire          basesoc_sdram_choose_cmd_cmd_payload_is_write;
reg           basesoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           basesoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire          basesoc_sdram_choose_cmd_cmd_valid;
reg     [1:0] basesoc_sdram_choose_cmd_grant = 2'd0;
wire    [3:0] basesoc_sdram_choose_cmd_request;
reg     [3:0] basesoc_sdram_choose_cmd_valids = 4'd0;
reg           basesoc_sdram_choose_cmd_want_activates = 1'd0;
reg           basesoc_sdram_choose_cmd_want_cmds = 1'd0;
reg           basesoc_sdram_choose_cmd_want_reads = 1'd0;
reg           basesoc_sdram_choose_cmd_want_writes = 1'd0;
wire          basesoc_sdram_choose_req_ce;
wire   [10:0] basesoc_sdram_choose_req_cmd_payload_a;
wire    [1:0] basesoc_sdram_choose_req_cmd_payload_ba;
reg           basesoc_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          basesoc_sdram_choose_req_cmd_payload_is_cmd;
wire          basesoc_sdram_choose_req_cmd_payload_is_read;
wire          basesoc_sdram_choose_req_cmd_payload_is_write;
reg           basesoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_choose_req_cmd_payload_we = 1'd0;
reg           basesoc_sdram_choose_req_cmd_ready = 1'd0;
wire          basesoc_sdram_choose_req_cmd_valid;
reg     [1:0] basesoc_sdram_choose_req_grant = 2'd0;
wire    [3:0] basesoc_sdram_choose_req_request;
reg     [3:0] basesoc_sdram_choose_req_valids = 4'd0;
reg           basesoc_sdram_choose_req_want_activates = 1'd0;
wire          basesoc_sdram_choose_req_want_cmds;
reg           basesoc_sdram_choose_req_want_reads = 1'd0;
reg           basesoc_sdram_choose_req_want_writes = 1'd0;
wire          basesoc_sdram_cke;
reg           basesoc_sdram_cmd_last = 1'd0;
reg    [10:0] basesoc_sdram_cmd_payload_a = 11'd0;
reg     [1:0] basesoc_sdram_cmd_payload_ba = 2'd0;
reg           basesoc_sdram_cmd_payload_cas = 1'd0;
reg           basesoc_sdram_cmd_payload_is_read = 1'd0;
reg           basesoc_sdram_cmd_payload_is_write = 1'd0;
reg           basesoc_sdram_cmd_payload_ras = 1'd0;
reg           basesoc_sdram_cmd_payload_we = 1'd0;
reg           basesoc_sdram_cmd_ready = 1'd0;
reg           basesoc_sdram_cmd_valid = 1'd0;
wire          basesoc_sdram_command_issue_r;
reg           basesoc_sdram_command_issue_re = 1'd0;
reg           basesoc_sdram_command_issue_w = 1'd0;
reg           basesoc_sdram_command_issue_we = 1'd0;
reg           basesoc_sdram_command_re = 1'd0;
reg     [7:0] basesoc_sdram_command_storage = 8'd0;
reg           basesoc_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [10:0] basesoc_sdram_csr_dfi_p0_address;
wire    [1:0] basesoc_sdram_csr_dfi_p0_bank;
reg           basesoc_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           basesoc_sdram_csr_dfi_p0_cke = 1'd0;
reg           basesoc_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           basesoc_sdram_csr_dfi_p0_odt = 1'd0;
reg           basesoc_sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [31:0] basesoc_sdram_csr_dfi_p0_rddata = 32'd0;
wire          basesoc_sdram_csr_dfi_p0_rddata_en;
reg           basesoc_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          basesoc_sdram_csr_dfi_p0_reset_n;
reg           basesoc_sdram_csr_dfi_p0_we_n = 1'd1;
wire   [31:0] basesoc_sdram_csr_dfi_p0_wrdata;
wire          basesoc_sdram_csr_dfi_p0_wrdata_en;
wire    [3:0] basesoc_sdram_csr_dfi_p0_wrdata_mask;
wire          basesoc_sdram_csrfield_cas;
wire          basesoc_sdram_csrfield_cs;
wire          basesoc_sdram_csrfield_cs_bottom;
wire          basesoc_sdram_csrfield_cs_top;
wire          basesoc_sdram_csrfield_ras;
wire          basesoc_sdram_csrfield_rden;
wire          basesoc_sdram_csrfield_we;
wire          basesoc_sdram_csrfield_wren;
reg           basesoc_sdram_dfi_p0_act_n = 1'd1;
reg    [10:0] basesoc_sdram_dfi_p0_address = 11'd0;
reg     [1:0] basesoc_sdram_dfi_p0_bank = 2'd0;
reg           basesoc_sdram_dfi_p0_cas_n = 1'd1;
wire          basesoc_sdram_dfi_p0_cke;
reg           basesoc_sdram_dfi_p0_cs_n = 1'd1;
wire          basesoc_sdram_dfi_p0_odt;
reg           basesoc_sdram_dfi_p0_ras_n = 1'd1;
wire   [31:0] basesoc_sdram_dfi_p0_rddata;
reg           basesoc_sdram_dfi_p0_rddata_en = 1'd0;
wire          basesoc_sdram_dfi_p0_rddata_valid;
wire          basesoc_sdram_dfi_p0_reset_n;
reg           basesoc_sdram_dfi_p0_we_n = 1'd1;
wire   [31:0] basesoc_sdram_dfi_p0_wrdata;
reg           basesoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [3:0] basesoc_sdram_dfi_p0_wrdata_mask;
reg           basesoc_sdram_en0 = 1'd0;
reg           basesoc_sdram_en1 = 1'd0;
reg           basesoc_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [10:0] basesoc_sdram_ext_dfi_p0_address = 11'd0;
reg     [1:0] basesoc_sdram_ext_dfi_p0_bank = 2'd0;
reg           basesoc_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           basesoc_sdram_ext_dfi_p0_cke = 1'd0;
reg           basesoc_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           basesoc_sdram_ext_dfi_p0_odt = 1'd0;
reg           basesoc_sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [31:0] basesoc_sdram_ext_dfi_p0_rddata = 32'd0;
reg           basesoc_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           basesoc_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           basesoc_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           basesoc_sdram_ext_dfi_p0_we_n = 1'd1;
reg    [31:0] basesoc_sdram_ext_dfi_p0_wrdata = 32'd0;
reg           basesoc_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [3:0] basesoc_sdram_ext_dfi_p0_wrdata_mask = 4'd0;
reg           basesoc_sdram_ext_dfi_sel = 1'd0;
wire          basesoc_sdram_go_to_refresh;
wire   [18:0] basesoc_sdram_interface_bank0_addr;
wire          basesoc_sdram_interface_bank0_lock;
wire          basesoc_sdram_interface_bank0_rdata_valid;
wire          basesoc_sdram_interface_bank0_ready;
wire          basesoc_sdram_interface_bank0_valid;
wire          basesoc_sdram_interface_bank0_wdata_ready;
wire          basesoc_sdram_interface_bank0_we;
wire   [18:0] basesoc_sdram_interface_bank1_addr;
wire          basesoc_sdram_interface_bank1_lock;
wire          basesoc_sdram_interface_bank1_rdata_valid;
wire          basesoc_sdram_interface_bank1_ready;
wire          basesoc_sdram_interface_bank1_valid;
wire          basesoc_sdram_interface_bank1_wdata_ready;
wire          basesoc_sdram_interface_bank1_we;
wire   [18:0] basesoc_sdram_interface_bank2_addr;
wire          basesoc_sdram_interface_bank2_lock;
wire          basesoc_sdram_interface_bank2_rdata_valid;
wire          basesoc_sdram_interface_bank2_ready;
wire          basesoc_sdram_interface_bank2_valid;
wire          basesoc_sdram_interface_bank2_wdata_ready;
wire          basesoc_sdram_interface_bank2_we;
wire   [18:0] basesoc_sdram_interface_bank3_addr;
wire          basesoc_sdram_interface_bank3_lock;
wire          basesoc_sdram_interface_bank3_rdata_valid;
wire          basesoc_sdram_interface_bank3_ready;
wire          basesoc_sdram_interface_bank3_valid;
wire          basesoc_sdram_interface_bank3_wdata_ready;
wire          basesoc_sdram_interface_bank3_we;
wire   [31:0] basesoc_sdram_interface_rdata;
reg    [31:0] basesoc_sdram_interface_wdata = 32'd0;
reg     [3:0] basesoc_sdram_interface_wdata_we = 4'd0;
reg           basesoc_sdram_master_p0_act_n = 1'd1;
reg    [10:0] basesoc_sdram_master_p0_address = 11'd0;
reg     [1:0] basesoc_sdram_master_p0_bank = 2'd0;
reg           basesoc_sdram_master_p0_cas_n = 1'd1;
reg           basesoc_sdram_master_p0_cke = 1'd0;
reg           basesoc_sdram_master_p0_cs_n = 1'd1;
reg           basesoc_sdram_master_p0_odt = 1'd0;
reg           basesoc_sdram_master_p0_ras_n = 1'd1;
wire   [31:0] basesoc_sdram_master_p0_rddata;
reg           basesoc_sdram_master_p0_rddata_en = 1'd0;
wire          basesoc_sdram_master_p0_rddata_valid;
reg           basesoc_sdram_master_p0_reset_n = 1'd0;
reg           basesoc_sdram_master_p0_we_n = 1'd1;
reg    [31:0] basesoc_sdram_master_p0_wrdata = 32'd0;
reg           basesoc_sdram_master_p0_wrdata_en = 1'd0;
reg     [3:0] basesoc_sdram_master_p0_wrdata_mask = 4'd0;
wire          basesoc_sdram_max_time0;
wire          basesoc_sdram_max_time1;
reg    [10:0] basesoc_sdram_nop_a = 11'd0;
reg     [1:0] basesoc_sdram_nop_ba = 2'd0;
wire          basesoc_sdram_odt;
reg           basesoc_sdram_postponer_count = 1'd0;
wire          basesoc_sdram_postponer_req_i;
reg           basesoc_sdram_postponer_req_o = 1'd0;
wire          basesoc_sdram_ras_allowed;
reg           basesoc_sdram_rddata_re = 1'd0;
reg    [31:0] basesoc_sdram_rddata_status = 32'd0;
wire          basesoc_sdram_rddata_we;
reg           basesoc_sdram_re = 1'd0;
wire          basesoc_sdram_read_available;
wire          basesoc_sdram_reset_n;
wire          basesoc_sdram_sel;
reg           basesoc_sdram_sequencer_count = 1'd0;
reg     [2:0] basesoc_sdram_sequencer_counter = 3'd0;
wire          basesoc_sdram_sequencer_done0;
reg           basesoc_sdram_sequencer_done1 = 1'd0;
reg           basesoc_sdram_sequencer_start0 = 1'd0;
wire          basesoc_sdram_sequencer_start1;
wire          basesoc_sdram_slave_p0_act_n;
wire   [10:0] basesoc_sdram_slave_p0_address;
wire    [1:0] basesoc_sdram_slave_p0_bank;
wire          basesoc_sdram_slave_p0_cas_n;
wire          basesoc_sdram_slave_p0_cke;
wire          basesoc_sdram_slave_p0_cs_n;
wire          basesoc_sdram_slave_p0_odt;
wire          basesoc_sdram_slave_p0_ras_n;
reg    [31:0] basesoc_sdram_slave_p0_rddata = 32'd0;
wire          basesoc_sdram_slave_p0_rddata_en;
reg           basesoc_sdram_slave_p0_rddata_valid = 1'd0;
wire          basesoc_sdram_slave_p0_reset_n;
wire          basesoc_sdram_slave_p0_we_n;
wire   [31:0] basesoc_sdram_slave_p0_wrdata;
wire          basesoc_sdram_slave_p0_wrdata_en;
wire    [3:0] basesoc_sdram_slave_p0_wrdata_mask;
reg           basesoc_sdram_steerer0 = 1'd1;
reg           basesoc_sdram_steerer1 = 1'd1;
reg     [1:0] basesoc_sdram_steerer_sel = 2'd0;
reg     [3:0] basesoc_sdram_storage = 4'd1;
reg           basesoc_sdram_tccdcon_count = 1'd0;
reg           basesoc_sdram_tccdcon_ready = 1'd0;
wire          basesoc_sdram_tccdcon_valid;
reg           basesoc_sdram_tfawcon_ready = 1'd1;
wire          basesoc_sdram_tfawcon_valid;
reg     [4:0] basesoc_sdram_time0 = 5'd0;
reg     [3:0] basesoc_sdram_time1 = 4'd0;
wire    [9:0] basesoc_sdram_timer_count0;
reg     [9:0] basesoc_sdram_timer_count1 = 10'd937;
wire          basesoc_sdram_timer_done0;
wire          basesoc_sdram_timer_done1;
wire          basesoc_sdram_timer_wait;
reg           basesoc_sdram_trrdcon_count = 1'd0;
reg           basesoc_sdram_trrdcon_ready = 1'd0;
wire          basesoc_sdram_trrdcon_valid;
reg     [2:0] basesoc_sdram_twtrcon_count = 3'd0;
reg           basesoc_sdram_twtrcon_ready = 1'd0;
wire          basesoc_sdram_twtrcon_valid;
wire          basesoc_sdram_wants_refresh;
reg           basesoc_sdram_wrdata_re = 1'd0;
reg    [31:0] basesoc_sdram_wrdata_storage = 32'd0;
wire          basesoc_sdram_write_available;
reg           basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           basesoc_soc_rst = 1'd0;
reg           basesoc_tag_di_dirty = 1'd0;
wire   [22:0] basesoc_tag_di_tag;
wire          basesoc_tag_do_dirty;
wire   [22:0] basesoc_tag_do_tag;
wire    [6:0] basesoc_tag_port_adr;
wire   [23:0] basesoc_tag_port_dat_r;
wire   [23:0] basesoc_tag_port_dat_w;
reg           basesoc_tag_port_we = 1'd0;
reg           basesoc_timer_en_re = 1'd0;
reg           basesoc_timer_en_storage = 1'd0;
reg           basesoc_timer_enable_re = 1'd0;
reg           basesoc_timer_enable_storage = 1'd0;
wire          basesoc_timer_irq;
reg           basesoc_timer_load_re = 1'd0;
reg    [31:0] basesoc_timer_load_storage = 32'd0;
reg           basesoc_timer_pending_r = 1'd0;
reg           basesoc_timer_pending_re = 1'd0;
reg           basesoc_timer_pending_status = 1'd0;
wire          basesoc_timer_pending_we;
reg           basesoc_timer_reload_re = 1'd0;
reg    [31:0] basesoc_timer_reload_storage = 32'd0;
reg           basesoc_timer_status_re = 1'd0;
reg           basesoc_timer_status_status = 1'd0;
wire          basesoc_timer_status_we;
reg           basesoc_timer_update_value_re = 1'd0;
reg           basesoc_timer_update_value_storage = 1'd0;
reg    [31:0] basesoc_timer_value = 32'd0;
reg           basesoc_timer_value_re = 1'd0;
reg    [31:0] basesoc_timer_value_status = 32'd0;
wire          basesoc_timer_value_we;
wire          basesoc_timer_zero0;
wire          basesoc_timer_zero1;
wire          basesoc_timer_zero2;
reg           basesoc_timer_zero_clear = 1'd0;
reg           basesoc_timer_zero_pending = 1'd0;
wire          basesoc_timer_zero_status;
wire          basesoc_timer_zero_trigger;
reg           basesoc_timer_zero_trigger_d = 1'd0;
reg     [3:0] basesoc_tx_count = 4'd0;
reg     [3:0] basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] basesoc_tx_data = 8'd0;
reg     [7:0] basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           basesoc_tx_enable = 1'd0;
reg    [31:0] basesoc_tx_phase = 32'd0;
wire          basesoc_tx_sink_first;
wire          basesoc_tx_sink_last;
wire    [7:0] basesoc_tx_sink_payload_data;
reg           basesoc_tx_sink_ready = 1'd0;
wire          basesoc_tx_sink_valid;
reg           basesoc_tx_tick = 1'd0;
reg     [1:0] basesoc_txdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] basesoc_txdatapath_bufferizeendpoints_state = 2'd0;
reg           basesoc_txdatapath_liteethmacgap_next_state = 1'd0;
reg           basesoc_txdatapath_liteethmacgap_state = 1'd0;
reg           basesoc_txdatapath_liteethmacpaddinginserter_next_state = 1'd0;
reg           basesoc_txdatapath_liteethmacpaddinginserter_state = 1'd0;
reg     [1:0] basesoc_txdatapath_liteethmacpreambleinserter_next_state = 2'd0;
reg     [1:0] basesoc_txdatapath_liteethmacpreambleinserter_state = 2'd0;
reg           basesoc_txdatapath_liteethmactxlastbe_next_state = 1'd0;
reg           basesoc_txdatapath_liteethmactxlastbe_state = 1'd0;
reg           basesoc_uart_enable_re = 1'd0;
reg     [1:0] basesoc_uart_enable_storage = 2'd0;
wire          basesoc_uart_irq;
reg     [1:0] basesoc_uart_pending_r = 2'd0;
reg           basesoc_uart_pending_re = 1'd0;
reg     [1:0] basesoc_uart_pending_status = 2'd0;
wire          basesoc_uart_pending_we;
wire          basesoc_uart_rx0;
wire          basesoc_uart_rx1;
wire          basesoc_uart_rx2;
reg           basesoc_uart_rx_clear = 1'd0;
reg     [3:0] basesoc_uart_rx_fifo_consume = 4'd0;
wire          basesoc_uart_rx_fifo_do_read;
wire          basesoc_uart_rx_fifo_fifo_in_first;
wire          basesoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] basesoc_uart_rx_fifo_fifo_in_payload_data;
wire          basesoc_uart_rx_fifo_fifo_out_first;
wire          basesoc_uart_rx_fifo_fifo_out_last;
wire    [7:0] basesoc_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] basesoc_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] basesoc_uart_rx_fifo_level1;
reg     [3:0] basesoc_uart_rx_fifo_produce = 4'd0;
wire    [3:0] basesoc_uart_rx_fifo_rdport_adr;
wire    [9:0] basesoc_uart_rx_fifo_rdport_dat_r;
wire          basesoc_uart_rx_fifo_rdport_re;
wire          basesoc_uart_rx_fifo_re;
reg           basesoc_uart_rx_fifo_readable = 1'd0;
reg           basesoc_uart_rx_fifo_replace = 1'd0;
wire          basesoc_uart_rx_fifo_sink_first;
wire          basesoc_uart_rx_fifo_sink_last;
wire    [7:0] basesoc_uart_rx_fifo_sink_payload_data;
wire          basesoc_uart_rx_fifo_sink_ready;
wire          basesoc_uart_rx_fifo_sink_valid;
wire          basesoc_uart_rx_fifo_source_first;
wire          basesoc_uart_rx_fifo_source_last;
wire    [7:0] basesoc_uart_rx_fifo_source_payload_data;
wire          basesoc_uart_rx_fifo_source_ready;
wire          basesoc_uart_rx_fifo_source_valid;
wire    [9:0] basesoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] basesoc_uart_rx_fifo_syncfifo_dout;
wire          basesoc_uart_rx_fifo_syncfifo_re;
wire          basesoc_uart_rx_fifo_syncfifo_readable;
wire          basesoc_uart_rx_fifo_syncfifo_we;
wire          basesoc_uart_rx_fifo_syncfifo_writable;
reg     [3:0] basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] basesoc_uart_rx_fifo_wrport_dat_r;
wire    [9:0] basesoc_uart_rx_fifo_wrport_dat_w;
wire          basesoc_uart_rx_fifo_wrport_we;
reg           basesoc_uart_rx_pending = 1'd0;
wire          basesoc_uart_rx_status;
wire          basesoc_uart_rx_trigger;
reg           basesoc_uart_rx_trigger_d = 1'd0;
reg           basesoc_uart_rxempty_re = 1'd0;
wire          basesoc_uart_rxempty_status;
wire          basesoc_uart_rxempty_we;
reg           basesoc_uart_rxfull_re = 1'd0;
wire          basesoc_uart_rxfull_status;
wire          basesoc_uart_rxfull_we;
wire    [7:0] basesoc_uart_rxtx_r;
reg           basesoc_uart_rxtx_re = 1'd0;
wire    [7:0] basesoc_uart_rxtx_w;
reg           basesoc_uart_rxtx_we = 1'd0;
reg           basesoc_uart_status_re = 1'd0;
reg     [1:0] basesoc_uart_status_status = 2'd0;
wire          basesoc_uart_status_we;
wire          basesoc_uart_tx0;
wire          basesoc_uart_tx1;
wire          basesoc_uart_tx2;
reg           basesoc_uart_tx_clear = 1'd0;
reg     [3:0] basesoc_uart_tx_fifo_consume = 4'd0;
wire          basesoc_uart_tx_fifo_do_read;
wire          basesoc_uart_tx_fifo_fifo_in_first;
wire          basesoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] basesoc_uart_tx_fifo_fifo_in_payload_data;
wire          basesoc_uart_tx_fifo_fifo_out_first;
wire          basesoc_uart_tx_fifo_fifo_out_last;
wire    [7:0] basesoc_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] basesoc_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] basesoc_uart_tx_fifo_level1;
reg     [3:0] basesoc_uart_tx_fifo_produce = 4'd0;
wire    [3:0] basesoc_uart_tx_fifo_rdport_adr;
wire    [9:0] basesoc_uart_tx_fifo_rdport_dat_r;
wire          basesoc_uart_tx_fifo_rdport_re;
wire          basesoc_uart_tx_fifo_re;
reg           basesoc_uart_tx_fifo_readable = 1'd0;
reg           basesoc_uart_tx_fifo_replace = 1'd0;
reg           basesoc_uart_tx_fifo_sink_first = 1'd0;
reg           basesoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] basesoc_uart_tx_fifo_sink_payload_data;
wire          basesoc_uart_tx_fifo_sink_ready;
wire          basesoc_uart_tx_fifo_sink_valid;
wire          basesoc_uart_tx_fifo_source_first;
wire          basesoc_uart_tx_fifo_source_last;
wire    [7:0] basesoc_uart_tx_fifo_source_payload_data;
wire          basesoc_uart_tx_fifo_source_ready;
wire          basesoc_uart_tx_fifo_source_valid;
wire    [9:0] basesoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] basesoc_uart_tx_fifo_syncfifo_dout;
wire          basesoc_uart_tx_fifo_syncfifo_re;
wire          basesoc_uart_tx_fifo_syncfifo_readable;
wire          basesoc_uart_tx_fifo_syncfifo_we;
wire          basesoc_uart_tx_fifo_syncfifo_writable;
reg     [3:0] basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] basesoc_uart_tx_fifo_wrport_dat_r;
wire    [9:0] basesoc_uart_tx_fifo_wrport_dat_w;
wire          basesoc_uart_tx_fifo_wrport_we;
reg           basesoc_uart_tx_pending = 1'd0;
wire          basesoc_uart_tx_status;
wire          basesoc_uart_tx_trigger;
reg           basesoc_uart_tx_trigger_d = 1'd0;
reg           basesoc_uart_txempty_re = 1'd0;
wire          basesoc_uart_txempty_status;
wire          basesoc_uart_txempty_we;
reg           basesoc_uart_txfull_re = 1'd0;
wire          basesoc_uart_txfull_status;
wire          basesoc_uart_txfull_we;
wire          basesoc_uart_uart_sink_first;
wire          basesoc_uart_uart_sink_last;
wire    [7:0] basesoc_uart_uart_sink_payload_data;
wire          basesoc_uart_uart_sink_ready;
wire          basesoc_uart_uart_sink_valid;
wire          basesoc_uart_uart_source_first;
wire          basesoc_uart_uart_source_last;
wire    [7:0] basesoc_uart_uart_source_payload_data;
wire          basesoc_uart_uart_source_ready;
wire          basesoc_uart_uart_source_valid;
reg    [31:0] basesoc_vexriscv = 32'd0;
reg           basesoc_wb_sdram_ack = 1'd0;
wire   [29:0] basesoc_wb_sdram_adr;
wire    [1:0] basesoc_wb_sdram_bte;
wire    [2:0] basesoc_wb_sdram_cti;
wire          basesoc_wb_sdram_cyc;
reg    [31:0] basesoc_wb_sdram_dat_r = 32'd0;
wire   [31:0] basesoc_wb_sdram_dat_w;
reg           basesoc_wb_sdram_err = 1'd0;
wire    [3:0] basesoc_wb_sdram_sel;
wire          basesoc_wb_sdram_stb;
wire          basesoc_wb_sdram_we;
reg           basesoc_we = 1'd0;
reg           basesoc_we_wishbone2csr_next_value2 = 1'd0;
reg           basesoc_we_wishbone2csr_next_value_ce2 = 1'd0;
reg     [1:0] basesoc_wishbone2csr_next_state = 2'd0;
reg     [1:0] basesoc_wishbone2csr_state = 2'd0;
reg           basesoc_wishbone_ack = 1'd0;
wire   [29:0] basesoc_wishbone_adr;
reg           basesoc_wishbone_bridge_aborted = 1'd0;
reg           basesoc_wishbone_bridge_aborted_fsm_next_value = 1'd0;
reg           basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'd0;
wire          basesoc_wishbone_bridge_cmd_last;
wire   [18:0] basesoc_wishbone_bridge_cmd_payload_addr;
wire          basesoc_wishbone_bridge_cmd_payload_we;
reg           basesoc_wishbone_bridge_cmd_ready = 1'd0;
reg           basesoc_wishbone_bridge_cmd_valid = 1'd0;
reg     [1:0] basesoc_wishbone_bridge_count = 2'd0;
reg     [1:0] basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value = 2'd0;
reg           basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce = 1'd0;
wire          basesoc_wishbone_bridge_flush;
reg           basesoc_wishbone_bridge_is_ongoing = 1'd0;
reg     [1:0] basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'd0;
wire          basesoc_wishbone_bridge_rdata_converter_converter_load_part;
wire          basesoc_wishbone_bridge_rdata_converter_converter_sink_first;
wire          basesoc_wishbone_bridge_rdata_converter_converter_sink_last;
wire   [31:0] basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
wire          basesoc_wishbone_bridge_rdata_converter_converter_sink_ready;
wire          basesoc_wishbone_bridge_rdata_converter_converter_sink_valid;
reg           basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'd0;
reg           basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'd0;
reg   [127:0] basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'd0;
reg     [2:0] basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'd0;
wire          basesoc_wishbone_bridge_rdata_converter_converter_source_ready;
wire          basesoc_wishbone_bridge_rdata_converter_converter_source_valid;
reg           basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'd0;
wire          basesoc_wishbone_bridge_rdata_converter_sink_first;
wire          basesoc_wishbone_bridge_rdata_converter_sink_last;
wire   [31:0] basesoc_wishbone_bridge_rdata_converter_sink_payload_data;
wire          basesoc_wishbone_bridge_rdata_converter_sink_ready;
wire          basesoc_wishbone_bridge_rdata_converter_sink_valid;
wire          basesoc_wishbone_bridge_rdata_converter_source_first;
wire          basesoc_wishbone_bridge_rdata_converter_source_last;
reg   [127:0] basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'd0;
wire          basesoc_wishbone_bridge_rdata_converter_source_ready;
wire          basesoc_wishbone_bridge_rdata_converter_source_source_first;
wire          basesoc_wishbone_bridge_rdata_converter_source_source_last;
wire  [127:0] basesoc_wishbone_bridge_rdata_converter_source_source_payload_data;
wire          basesoc_wishbone_bridge_rdata_converter_source_source_ready;
wire          basesoc_wishbone_bridge_rdata_converter_source_source_valid;
wire          basesoc_wishbone_bridge_rdata_converter_source_valid;
wire          basesoc_wishbone_bridge_rdata_first;
wire          basesoc_wishbone_bridge_rdata_last;
wire  [127:0] basesoc_wishbone_bridge_rdata_payload_data;
wire          basesoc_wishbone_bridge_rdata_ready;
wire          basesoc_wishbone_bridge_rdata_valid;
wire          basesoc_wishbone_bridge_wdata_converter_converter_first;
wire          basesoc_wishbone_bridge_wdata_converter_converter_last;
reg     [1:0] basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'd0;
wire          basesoc_wishbone_bridge_wdata_converter_converter_sink_first;
wire          basesoc_wishbone_bridge_wdata_converter_converter_sink_last;
reg   [143:0] basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'd0;
wire          basesoc_wishbone_bridge_wdata_converter_converter_sink_ready;
wire          basesoc_wishbone_bridge_wdata_converter_converter_sink_valid;
wire          basesoc_wishbone_bridge_wdata_converter_converter_source_first;
wire          basesoc_wishbone_bridge_wdata_converter_converter_source_last;
reg    [35:0] basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'd0;
wire          basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count;
wire          basesoc_wishbone_bridge_wdata_converter_converter_source_ready;
wire          basesoc_wishbone_bridge_wdata_converter_converter_source_valid;
wire          basesoc_wishbone_bridge_wdata_converter_sink_first;
wire          basesoc_wishbone_bridge_wdata_converter_sink_last;
wire  [127:0] basesoc_wishbone_bridge_wdata_converter_sink_payload_data;
wire   [15:0] basesoc_wishbone_bridge_wdata_converter_sink_payload_we;
wire          basesoc_wishbone_bridge_wdata_converter_sink_ready;
wire          basesoc_wishbone_bridge_wdata_converter_sink_valid;
wire          basesoc_wishbone_bridge_wdata_converter_source_first;
wire          basesoc_wishbone_bridge_wdata_converter_source_last;
wire   [31:0] basesoc_wishbone_bridge_wdata_converter_source_payload_data;
wire    [3:0] basesoc_wishbone_bridge_wdata_converter_source_payload_we;
wire          basesoc_wishbone_bridge_wdata_converter_source_ready;
wire          basesoc_wishbone_bridge_wdata_converter_source_source_first;
wire          basesoc_wishbone_bridge_wdata_converter_source_source_last;
wire   [35:0] basesoc_wishbone_bridge_wdata_converter_source_source_payload_data;
wire          basesoc_wishbone_bridge_wdata_converter_source_source_ready;
wire          basesoc_wishbone_bridge_wdata_converter_source_source_valid;
wire          basesoc_wishbone_bridge_wdata_converter_source_valid;
reg           basesoc_wishbone_bridge_wdata_first = 1'd0;
reg           basesoc_wishbone_bridge_wdata_last = 1'd0;
wire  [127:0] basesoc_wishbone_bridge_wdata_payload_data;
wire   [15:0] basesoc_wishbone_bridge_wdata_payload_we;
wire          basesoc_wishbone_bridge_wdata_ready;
reg           basesoc_wishbone_bridge_wdata_valid = 1'd0;
wire    [1:0] basesoc_wishbone_bte;
wire    [2:0] basesoc_wishbone_cti;
wire          basesoc_wishbone_cyc;
reg    [31:0] basesoc_wishbone_dat_r = 32'd0;
wire   [31:0] basesoc_wishbone_dat_w;
reg           basesoc_wishbone_err = 1'd0;
wire    [3:0] basesoc_wishbone_sel;
wire          basesoc_wishbone_stb;
wire          basesoc_wishbone_we;
reg           basesoc_word_clr = 1'd0;
reg           basesoc_word_inc = 1'd0;
reg           basesoc_write_from_slave = 1'd0;
reg           busy_re = 1'd0;
wire          busy_status;
wire          busy_we;
wire   [39:0] cases_slice_proxy0;
wire   [47:0] cases_slice_proxy1;
wire   [55:0] cases_slice_proxy2;
wire   [63:0] cases_slice_proxy3;
reg    [19:0] count = 20'd1000000;
wire          crg_clk;
wire          crg_clkin;
wire          crg_clkout0;
wire          crg_clkout1;
wire          crg_locked;
wire          crg_reset;
reg           crg_rst = 1'd0;
reg           crg_stdby = 1'd0;
wire    [5:0] csr_bankarray_adr;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_r;
reg           csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_w;
reg           csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_r;
reg           csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_w;
reg           csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_r;
reg           csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_w;
reg           csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          csr_bankarray_csrbank0_sel;
wire          csr_bankarray_csrbank1_preamble_crc_r;
reg           csr_bankarray_csrbank1_preamble_crc_re = 1'd0;
wire          csr_bankarray_csrbank1_preamble_crc_w;
reg           csr_bankarray_csrbank1_preamble_crc_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_rx_datapath_crc_errors_r;
reg           csr_bankarray_csrbank1_rx_datapath_crc_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_rx_datapath_crc_errors_w;
reg           csr_bankarray_csrbank1_rx_datapath_crc_errors_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_rx_datapath_preamble_errors_r;
reg           csr_bankarray_csrbank1_rx_datapath_preamble_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_rx_datapath_preamble_errors_w;
reg           csr_bankarray_csrbank1_rx_datapath_preamble_errors_we = 1'd0;
wire          csr_bankarray_csrbank1_sel;
wire          csr_bankarray_csrbank1_sram_reader_ev_enable0_r;
reg           csr_bankarray_csrbank1_sram_reader_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_enable0_w;
reg           csr_bankarray_csrbank1_sram_reader_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_pending_r;
reg           csr_bankarray_csrbank1_sram_reader_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_pending_w;
reg           csr_bankarray_csrbank1_sram_reader_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_status_r;
reg           csr_bankarray_csrbank1_sram_reader_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_status_w;
reg           csr_bankarray_csrbank1_sram_reader_ev_status_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_reader_length0_r;
reg           csr_bankarray_csrbank1_sram_reader_length0_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_reader_length0_w;
reg           csr_bankarray_csrbank1_sram_reader_length0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_sram_reader_level_r;
reg           csr_bankarray_csrbank1_sram_reader_level_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_sram_reader_level_w;
reg           csr_bankarray_csrbank1_sram_reader_level_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ready_r;
reg           csr_bankarray_csrbank1_sram_reader_ready_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ready_w;
reg           csr_bankarray_csrbank1_sram_reader_ready_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_slot0_r;
reg           csr_bankarray_csrbank1_sram_reader_slot0_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_slot0_w;
reg           csr_bankarray_csrbank1_sram_reader_slot0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_sram_writer_errors_r;
reg           csr_bankarray_csrbank1_sram_writer_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_sram_writer_errors_w;
reg           csr_bankarray_csrbank1_sram_writer_errors_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_enable0_r;
reg           csr_bankarray_csrbank1_sram_writer_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_enable0_w;
reg           csr_bankarray_csrbank1_sram_writer_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_pending_r;
reg           csr_bankarray_csrbank1_sram_writer_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_pending_w;
reg           csr_bankarray_csrbank1_sram_writer_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_status_r;
reg           csr_bankarray_csrbank1_sram_writer_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_status_w;
reg           csr_bankarray_csrbank1_sram_writer_ev_status_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_writer_length_r;
reg           csr_bankarray_csrbank1_sram_writer_length_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_writer_length_w;
reg           csr_bankarray_csrbank1_sram_writer_length_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_slot_r;
reg           csr_bankarray_csrbank1_sram_writer_slot_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_slot_w;
reg           csr_bankarray_csrbank1_sram_writer_slot_we = 1'd0;
wire          csr_bankarray_csrbank2_crg_reset0_r;
reg           csr_bankarray_csrbank2_crg_reset0_re = 1'd0;
wire          csr_bankarray_csrbank2_crg_reset0_w;
reg           csr_bankarray_csrbank2_crg_reset0_we = 1'd0;
wire          csr_bankarray_csrbank2_mdio_r_r;
reg           csr_bankarray_csrbank2_mdio_r_re = 1'd0;
wire          csr_bankarray_csrbank2_mdio_r_w;
reg           csr_bankarray_csrbank2_mdio_r_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank2_mdio_w0_r;
reg           csr_bankarray_csrbank2_mdio_w0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank2_mdio_w0_w;
reg           csr_bankarray_csrbank2_mdio_w0_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank2_rx_inband_status_r;
reg           csr_bankarray_csrbank2_rx_inband_status_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank2_rx_inband_status_w;
reg           csr_bankarray_csrbank2_rx_inband_status_we = 1'd0;
wire          csr_bankarray_csrbank2_sel;
wire          csr_bankarray_csrbank3_busy_r;
reg           csr_bankarray_csrbank3_busy_re = 1'd0;
wire          csr_bankarray_csrbank3_busy_w;
reg           csr_bankarray_csrbank3_busy_we = 1'd0;
wire   [15:0] csr_bankarray_csrbank3_dta0_r;
reg           csr_bankarray_csrbank3_dta0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank3_dta0_w;
reg           csr_bankarray_csrbank3_dta0_we = 1'd0;
wire          csr_bankarray_csrbank3_ev_enable0_r;
reg           csr_bankarray_csrbank3_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank3_ev_enable0_w;
reg           csr_bankarray_csrbank3_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank3_ev_pending_r;
reg           csr_bankarray_csrbank3_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank3_ev_pending_w;
reg           csr_bankarray_csrbank3_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank3_ev_status_r;
reg           csr_bankarray_csrbank3_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank3_ev_status_w;
reg           csr_bankarray_csrbank3_ev_status_we = 1'd0;
wire          csr_bankarray_csrbank3_init0_r;
reg           csr_bankarray_csrbank3_init0_re = 1'd0;
wire          csr_bankarray_csrbank3_init0_w;
reg           csr_bankarray_csrbank3_init0_we = 1'd0;
wire          csr_bankarray_csrbank3_sel;
wire    [3:0] csr_bankarray_csrbank4_dfii_control0_r;
reg           csr_bankarray_csrbank4_dfii_control0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank4_dfii_control0_w;
reg           csr_bankarray_csrbank4_dfii_control0_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank4_dfii_pi0_address0_r;
reg           csr_bankarray_csrbank4_dfii_pi0_address0_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank4_dfii_pi0_address0_w;
reg           csr_bankarray_csrbank4_dfii_pi0_address0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_dfii_pi0_baddress0_r;
reg           csr_bankarray_csrbank4_dfii_pi0_baddress0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_dfii_pi0_baddress0_w;
reg           csr_bankarray_csrbank4_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank4_dfii_pi0_command0_r;
reg           csr_bankarray_csrbank4_dfii_pi0_command0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank4_dfii_pi0_command0_w;
reg           csr_bankarray_csrbank4_dfii_pi0_command0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_dfii_pi0_rddata_r;
reg           csr_bankarray_csrbank4_dfii_pi0_rddata_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_dfii_pi0_rddata_w;
reg           csr_bankarray_csrbank4_dfii_pi0_rddata_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_dfii_pi0_wrdata0_r;
reg           csr_bankarray_csrbank4_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_dfii_pi0_wrdata0_w;
reg           csr_bankarray_csrbank4_dfii_pi0_wrdata0_we = 1'd0;
wire          csr_bankarray_csrbank4_sel;
wire          csr_bankarray_csrbank5_en0_r;
reg           csr_bankarray_csrbank5_en0_re = 1'd0;
wire          csr_bankarray_csrbank5_en0_w;
reg           csr_bankarray_csrbank5_en0_we = 1'd0;
wire          csr_bankarray_csrbank5_ev_enable0_r;
reg           csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank5_ev_enable0_w;
reg           csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank5_ev_pending_r;
reg           csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank5_ev_pending_w;
reg           csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank5_ev_status_r;
reg           csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank5_ev_status_w;
reg           csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_load0_r;
reg           csr_bankarray_csrbank5_load0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_load0_w;
reg           csr_bankarray_csrbank5_load0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_reload0_r;
reg           csr_bankarray_csrbank5_reload0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_reload0_w;
reg           csr_bankarray_csrbank5_reload0_we = 1'd0;
wire          csr_bankarray_csrbank5_sel;
wire          csr_bankarray_csrbank5_update_value0_r;
reg           csr_bankarray_csrbank5_update_value0_re = 1'd0;
wire          csr_bankarray_csrbank5_update_value0_w;
reg           csr_bankarray_csrbank5_update_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_value_r;
reg           csr_bankarray_csrbank5_value_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_value_w;
reg           csr_bankarray_csrbank5_value_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_ev_enable0_r;
reg           csr_bankarray_csrbank6_ev_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_ev_enable0_w;
reg           csr_bankarray_csrbank6_ev_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_ev_pending_r;
reg           csr_bankarray_csrbank6_ev_pending_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_ev_pending_w;
reg           csr_bankarray_csrbank6_ev_pending_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_ev_status_r;
reg           csr_bankarray_csrbank6_ev_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_ev_status_w;
reg           csr_bankarray_csrbank6_ev_status_we = 1'd0;
wire          csr_bankarray_csrbank6_rxempty_r;
reg           csr_bankarray_csrbank6_rxempty_re = 1'd0;
wire          csr_bankarray_csrbank6_rxempty_w;
reg           csr_bankarray_csrbank6_rxempty_we = 1'd0;
wire          csr_bankarray_csrbank6_rxfull_r;
reg           csr_bankarray_csrbank6_rxfull_re = 1'd0;
wire          csr_bankarray_csrbank6_rxfull_w;
reg           csr_bankarray_csrbank6_rxfull_we = 1'd0;
wire          csr_bankarray_csrbank6_sel;
wire          csr_bankarray_csrbank6_txempty_r;
reg           csr_bankarray_csrbank6_txempty_re = 1'd0;
wire          csr_bankarray_csrbank6_txempty_w;
reg           csr_bankarray_csrbank6_txempty_we = 1'd0;
wire          csr_bankarray_csrbank6_txfull_r;
reg           csr_bankarray_csrbank6_txfull_re = 1'd0;
wire          csr_bankarray_csrbank6_txfull_w;
reg           csr_bankarray_csrbank6_txfull_we = 1'd0;
wire    [7:0] csr_bankarray_dat_r;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
wire          csr_bankarray_interface2_bank_bus_we;
wire   [13:0] csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface3_bank_bus_dat_w;
wire          csr_bankarray_interface3_bank_bus_we;
wire   [13:0] csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface4_bank_bus_dat_w;
wire          csr_bankarray_interface4_bank_bus_we;
wire   [13:0] csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface5_bank_bus_dat_w;
wire          csr_bankarray_interface5_bank_bus_we;
wire   [13:0] csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface6_bank_bus_dat_w;
wire          csr_bankarray_interface6_bank_bus_we;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_sram_bus_adr;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
wire          csr_bankarray_sram_bus_we;
wire   [13:0] csr_interconnect_adr;
wire   [31:0] csr_interconnect_dat_r;
wire   [31:0] csr_interconnect_dat_w;
wire          csr_interconnect_we;
wire          dfi_p0_act_n;
wire   [10:0] dfi_p0_address;
wire    [1:0] dfi_p0_bank;
wire          dfi_p0_cas_n;
wire          dfi_p0_cke;
wire          dfi_p0_cs_n;
wire          dfi_p0_odt;
wire          dfi_p0_ras_n;
wire   [31:0] dfi_p0_rddata;
wire          dfi_p0_rddata_en;
reg           dfi_p0_rddata_valid = 1'd0;
wire          dfi_p0_reset_n;
wire          dfi_p0_we_n;
wire   [31:0] dfi_p0_wrdata;
wire          dfi_p0_wrdata_en;
wire    [3:0] dfi_p0_wrdata_mask;
wire          done;
reg           dta_re = 1'd0;
reg    [15:0] dta_storage = 16'd0;
reg           enable_re = 1'd0;
reg           enable_storage = 1'd0;
reg           error = 1'd0;
(* keep = "true" *)
wire          eth_rx_clk;
wire          eth_rx_rst;
(* keep = "true" *)
wire          eth_tx_clk;
wire          eth_tx_rst;
reg           ethphy__r_re = 1'd0;
reg           ethphy__r_status = 1'd0;
wire          ethphy__r_we;
reg           ethphy__w_re = 1'd0;
reg     [2:0] ethphy__w_storage = 3'd0;
reg           ethphy_clock_speed = 1'd0;
reg     [8:0] ethphy_counter = 9'd0;
wire          ethphy_counter_ce;
wire          ethphy_counter_done;
wire          ethphy_data_oe;
wire          ethphy_data_r;
wire          ethphy_data_w;
reg           ethphy_duplex_status = 1'd0;
wire          ethphy_eth_tx_clk_o;
wire          ethphy_last;
reg           ethphy_link_status = 1'd0;
wire          ethphy_mdc;
wire          ethphy_oe;
reg           ethphy_r = 1'd0;
reg           ethphy_re = 1'd0;
wire          ethphy_reset0;
wire          ethphy_reset1;
reg           ethphy_reset_re = 1'd0;
reg           ethphy_reset_storage = 1'd0;
wire    [1:0] ethphy_rx_ctl;
wire          ethphy_rx_ctl_delayf;
reg     [1:0] ethphy_rx_ctl_reg = 2'd0;
reg     [1:0] ethphy_rx_ctl_reg_d = 2'd0;
wire    [7:0] ethphy_rx_data;
wire    [3:0] ethphy_rx_data_delayf;
reg     [7:0] ethphy_rx_data_reg = 8'd0;
wire          ethphy_sink_first;
wire          ethphy_sink_last;
wire    [7:0] ethphy_sink_payload_data;
wire          ethphy_sink_payload_error;
wire          ethphy_sink_payload_last_be;
wire          ethphy_sink_ready;
wire          ethphy_sink_valid;
reg           ethphy_source_first = 1'd0;
wire          ethphy_source_last;
reg     [7:0] ethphy_source_payload_data = 8'd0;
reg           ethphy_source_payload_error = 1'd0;
reg           ethphy_source_payload_last_be = 1'd0;
wire          ethphy_source_ready;
reg           ethphy_source_valid = 1'd0;
reg     [2:0] ethphy_status = 3'd0;
wire          ethphy_tx_ctl_oddrx1f;
wire    [3:0] ethphy_tx_data_oddrx1f;
wire          ethphy_w;
wire          ethphy_we;
reg           grant = 1'd0;
wire          inferedsdrtristate0__i;
wire          inferedsdrtristate0__o;
reg           inferedsdrtristate0_oe = 1'd0;
wire          inferedsdrtristate10__i;
wire          inferedsdrtristate10__o;
reg           inferedsdrtristate10_oe = 1'd0;
wire          inferedsdrtristate11__i;
wire          inferedsdrtristate11__o;
reg           inferedsdrtristate11_oe = 1'd0;
wire          inferedsdrtristate12__i;
wire          inferedsdrtristate12__o;
reg           inferedsdrtristate12_oe = 1'd0;
wire          inferedsdrtristate13__i;
wire          inferedsdrtristate13__o;
reg           inferedsdrtristate13_oe = 1'd0;
wire          inferedsdrtristate14__i;
wire          inferedsdrtristate14__o;
reg           inferedsdrtristate14_oe = 1'd0;
wire          inferedsdrtristate15__i;
wire          inferedsdrtristate15__o;
reg           inferedsdrtristate15_oe = 1'd0;
wire          inferedsdrtristate16__i;
wire          inferedsdrtristate16__o;
reg           inferedsdrtristate16_oe = 1'd0;
wire          inferedsdrtristate17__i;
wire          inferedsdrtristate17__o;
reg           inferedsdrtristate17_oe = 1'd0;
wire          inferedsdrtristate18__i;
wire          inferedsdrtristate18__o;
reg           inferedsdrtristate18_oe = 1'd0;
wire          inferedsdrtristate19__i;
wire          inferedsdrtristate19__o;
reg           inferedsdrtristate19_oe = 1'd0;
wire          inferedsdrtristate1__i;
wire          inferedsdrtristate1__o;
reg           inferedsdrtristate1_oe = 1'd0;
wire          inferedsdrtristate20__i;
wire          inferedsdrtristate20__o;
reg           inferedsdrtristate20_oe = 1'd0;
wire          inferedsdrtristate21__i;
wire          inferedsdrtristate21__o;
reg           inferedsdrtristate21_oe = 1'd0;
wire          inferedsdrtristate22__i;
wire          inferedsdrtristate22__o;
reg           inferedsdrtristate22_oe = 1'd0;
wire          inferedsdrtristate23__i;
wire          inferedsdrtristate23__o;
reg           inferedsdrtristate23_oe = 1'd0;
wire          inferedsdrtristate24__i;
wire          inferedsdrtristate24__o;
reg           inferedsdrtristate24_oe = 1'd0;
wire          inferedsdrtristate25__i;
wire          inferedsdrtristate25__o;
reg           inferedsdrtristate25_oe = 1'd0;
wire          inferedsdrtristate26__i;
wire          inferedsdrtristate26__o;
reg           inferedsdrtristate26_oe = 1'd0;
wire          inferedsdrtristate27__i;
wire          inferedsdrtristate27__o;
reg           inferedsdrtristate27_oe = 1'd0;
wire          inferedsdrtristate28__i;
wire          inferedsdrtristate28__o;
reg           inferedsdrtristate28_oe = 1'd0;
wire          inferedsdrtristate29__i;
wire          inferedsdrtristate29__o;
reg           inferedsdrtristate29_oe = 1'd0;
wire          inferedsdrtristate2__i;
wire          inferedsdrtristate2__o;
reg           inferedsdrtristate2_oe = 1'd0;
wire          inferedsdrtristate30__i;
wire          inferedsdrtristate30__o;
reg           inferedsdrtristate30_oe = 1'd0;
wire          inferedsdrtristate31__i;
wire          inferedsdrtristate31__o;
reg           inferedsdrtristate31_oe = 1'd0;
wire          inferedsdrtristate3__i;
wire          inferedsdrtristate3__o;
reg           inferedsdrtristate3_oe = 1'd0;
wire          inferedsdrtristate4__i;
wire          inferedsdrtristate4__o;
reg           inferedsdrtristate4_oe = 1'd0;
wire          inferedsdrtristate5__i;
wire          inferedsdrtristate5__o;
reg           inferedsdrtristate5_oe = 1'd0;
wire          inferedsdrtristate6__i;
wire          inferedsdrtristate6__o;
reg           inferedsdrtristate6_oe = 1'd0;
wire          inferedsdrtristate7__i;
wire          inferedsdrtristate7__o;
reg           inferedsdrtristate7_oe = 1'd0;
wire          inferedsdrtristate8__i;
wire          inferedsdrtristate8__o;
reg           inferedsdrtristate8_oe = 1'd0;
wire          inferedsdrtristate9__i;
wire          inferedsdrtristate9__o;
reg           inferedsdrtristate9_oe = 1'd0;
reg           init_re = 1'd0;
reg           init_storage = 1'd0;
wire          irq;
reg           multiregimpl0_regs0 = 1'd0;
reg           multiregimpl0_regs1 = 1'd0;
reg           multiregimpl1_regs0 = 1'd0;
reg           multiregimpl1_regs1 = 1'd0;
reg     [5:0] multiregimpl2_regs0 = 6'd0;
reg     [5:0] multiregimpl2_regs1 = 6'd0;
reg     [5:0] multiregimpl3_regs0 = 6'd0;
reg     [5:0] multiregimpl3_regs1 = 6'd0;
reg     [5:0] multiregimpl4_regs0 = 6'd0;
reg     [5:0] multiregimpl4_regs1 = 6'd0;
reg     [5:0] multiregimpl5_regs0 = 6'd0;
reg     [5:0] multiregimpl5_regs1 = 6'd0;
reg           multiregimpl6_regs0 = 1'd0;
reg           multiregimpl6_regs1 = 1'd0;
reg           multiregimpl7_regs0 = 1'd0;
reg           multiregimpl7_regs1 = 1'd0;
wire          ok0;
wire          ok1;
wire          ok2;
reg           ok_clear = 1'd0;
reg           ok_pending = 1'd0;
wire          ok_status;
reg           ok_trigger = 1'd0;
reg           ok_trigger_d = 1'd0;
reg           pending_r = 1'd0;
reg           pending_re = 1'd0;
reg           pending_status = 1'd0;
wire          pending_we;
reg     [2:0] rddata_en = 3'd0;
wire    [1:0] request;
reg    [29:0] rhs_array_muxed0 = 30'd0;
reg    [31:0] rhs_array_muxed1 = 32'd0;
reg     [1:0] rhs_array_muxed10 = 2'd0;
reg           rhs_array_muxed11 = 1'd0;
reg           rhs_array_muxed12 = 1'd0;
reg           rhs_array_muxed13 = 1'd0;
reg           rhs_array_muxed14 = 1'd0;
reg    [10:0] rhs_array_muxed15 = 11'd0;
reg     [1:0] rhs_array_muxed16 = 2'd0;
reg           rhs_array_muxed17 = 1'd0;
reg           rhs_array_muxed18 = 1'd0;
reg           rhs_array_muxed19 = 1'd0;
reg     [3:0] rhs_array_muxed2 = 4'd0;
reg    [18:0] rhs_array_muxed20 = 19'd0;
reg           rhs_array_muxed21 = 1'd0;
reg           rhs_array_muxed22 = 1'd0;
reg    [18:0] rhs_array_muxed23 = 19'd0;
reg           rhs_array_muxed24 = 1'd0;
reg           rhs_array_muxed25 = 1'd0;
reg    [18:0] rhs_array_muxed26 = 19'd0;
reg           rhs_array_muxed27 = 1'd0;
reg           rhs_array_muxed28 = 1'd0;
reg    [18:0] rhs_array_muxed29 = 19'd0;
reg           rhs_array_muxed3 = 1'd0;
reg           rhs_array_muxed30 = 1'd0;
reg           rhs_array_muxed31 = 1'd0;
reg           rhs_array_muxed4 = 1'd0;
reg           rhs_array_muxed5 = 1'd0;
reg     [2:0] rhs_array_muxed6 = 3'd0;
reg     [1:0] rhs_array_muxed7 = 2'd0;
reg           rhs_array_muxed8 = 1'd0;
reg    [10:0] rhs_array_muxed9 = 11'd0;
wire          rst10;
wire          rst11;
wire          rst12;
wire          rst13;
wire          sdrio_clk;
wire          sdrio_clk_1;
wire          sdrio_clk_10;
wire          sdrio_clk_11;
wire          sdrio_clk_12;
wire          sdrio_clk_13;
wire          sdrio_clk_14;
wire          sdrio_clk_15;
wire          sdrio_clk_16;
wire          sdrio_clk_17;
wire          sdrio_clk_18;
wire          sdrio_clk_19;
wire          sdrio_clk_2;
wire          sdrio_clk_20;
wire          sdrio_clk_21;
wire          sdrio_clk_22;
wire          sdrio_clk_23;
wire          sdrio_clk_24;
wire          sdrio_clk_25;
wire          sdrio_clk_26;
wire          sdrio_clk_27;
wire          sdrio_clk_28;
wire          sdrio_clk_29;
wire          sdrio_clk_3;
wire          sdrio_clk_30;
wire          sdrio_clk_31;
wire          sdrio_clk_4;
wire          sdrio_clk_5;
wire          sdrio_clk_6;
wire          sdrio_clk_7;
wire          sdrio_clk_8;
wire          sdrio_clk_9;
reg           shared_ack = 1'd0;
wire   [29:0] shared_adr;
wire    [1:0] shared_bte;
wire    [2:0] shared_cti;
wire          shared_cyc;
reg    [31:0] shared_dat_r = 32'd0;
wire   [31:0] shared_dat_w;
wire          shared_err;
wire    [3:0] shared_sel;
wire          shared_stb;
wire          shared_we;
reg     [4:0] slave_sel = 5'd0;
reg     [4:0] slave_sel_r = 5'd0;
reg           status_re = 1'd0;
reg           status_status = 1'd0;
wire          status_we;
(* keep = "true" *)
wire          sys_clk;
wire          sys_ps_clk;
wire          sys_ps_rst;
wire          sys_rst;
reg           t_array_muxed0 = 1'd0;
reg           t_array_muxed1 = 1'd0;
reg           t_array_muxed2 = 1'd0;
reg           t_array_muxed3 = 1'd0;
reg           t_array_muxed4 = 1'd0;
reg           t_array_muxed5 = 1'd0;
wire   [31:0] t_slice_proxy0;
wire   [31:0] t_slice_proxy1;
wire   [31:0] t_slice_proxy10;
wire   [31:0] t_slice_proxy100;
wire   [31:0] t_slice_proxy101;
wire   [31:0] t_slice_proxy102;
wire   [31:0] t_slice_proxy103;
wire   [31:0] t_slice_proxy104;
wire   [31:0] t_slice_proxy105;
wire   [31:0] t_slice_proxy106;
wire   [31:0] t_slice_proxy107;
wire   [31:0] t_slice_proxy108;
wire   [31:0] t_slice_proxy109;
wire   [31:0] t_slice_proxy11;
wire   [31:0] t_slice_proxy110;
wire   [31:0] t_slice_proxy111;
wire   [31:0] t_slice_proxy112;
wire   [31:0] t_slice_proxy113;
wire   [31:0] t_slice_proxy114;
wire   [31:0] t_slice_proxy115;
wire   [31:0] t_slice_proxy116;
wire   [31:0] t_slice_proxy117;
wire   [31:0] t_slice_proxy118;
wire   [31:0] t_slice_proxy119;
wire   [31:0] t_slice_proxy12;
wire   [31:0] t_slice_proxy120;
wire   [31:0] t_slice_proxy121;
wire   [31:0] t_slice_proxy122;
wire   [31:0] t_slice_proxy123;
wire   [31:0] t_slice_proxy124;
wire   [31:0] t_slice_proxy125;
wire   [31:0] t_slice_proxy126;
wire   [31:0] t_slice_proxy127;
wire   [31:0] t_slice_proxy128;
wire   [31:0] t_slice_proxy129;
wire   [31:0] t_slice_proxy13;
wire   [31:0] t_slice_proxy130;
wire   [31:0] t_slice_proxy131;
wire   [31:0] t_slice_proxy132;
wire   [31:0] t_slice_proxy133;
wire   [31:0] t_slice_proxy134;
wire   [31:0] t_slice_proxy135;
wire   [31:0] t_slice_proxy136;
wire   [31:0] t_slice_proxy137;
wire   [31:0] t_slice_proxy138;
wire   [31:0] t_slice_proxy139;
wire   [31:0] t_slice_proxy14;
wire   [31:0] t_slice_proxy140;
wire   [31:0] t_slice_proxy141;
wire   [31:0] t_slice_proxy142;
wire   [31:0] t_slice_proxy143;
wire   [31:0] t_slice_proxy144;
wire   [31:0] t_slice_proxy145;
wire   [31:0] t_slice_proxy146;
wire   [31:0] t_slice_proxy147;
wire   [31:0] t_slice_proxy148;
wire   [31:0] t_slice_proxy149;
wire   [31:0] t_slice_proxy15;
wire   [31:0] t_slice_proxy150;
wire   [31:0] t_slice_proxy151;
wire   [31:0] t_slice_proxy152;
wire   [31:0] t_slice_proxy153;
wire   [31:0] t_slice_proxy154;
wire   [31:0] t_slice_proxy155;
wire   [31:0] t_slice_proxy156;
wire   [31:0] t_slice_proxy157;
wire   [31:0] t_slice_proxy158;
wire   [31:0] t_slice_proxy159;
wire   [31:0] t_slice_proxy16;
wire   [31:0] t_slice_proxy160;
wire   [31:0] t_slice_proxy161;
wire   [31:0] t_slice_proxy162;
wire   [31:0] t_slice_proxy163;
wire   [31:0] t_slice_proxy164;
wire   [31:0] t_slice_proxy165;
wire   [31:0] t_slice_proxy166;
wire   [31:0] t_slice_proxy167;
wire   [31:0] t_slice_proxy168;
wire   [31:0] t_slice_proxy169;
wire   [31:0] t_slice_proxy17;
wire   [31:0] t_slice_proxy170;
wire   [31:0] t_slice_proxy171;
wire   [31:0] t_slice_proxy172;
wire   [31:0] t_slice_proxy173;
wire   [31:0] t_slice_proxy174;
wire   [31:0] t_slice_proxy175;
wire   [31:0] t_slice_proxy176;
wire   [31:0] t_slice_proxy177;
wire   [31:0] t_slice_proxy178;
wire   [31:0] t_slice_proxy179;
wire   [31:0] t_slice_proxy18;
wire   [31:0] t_slice_proxy180;
wire   [31:0] t_slice_proxy181;
wire   [31:0] t_slice_proxy182;
wire   [31:0] t_slice_proxy183;
wire   [31:0] t_slice_proxy184;
wire   [31:0] t_slice_proxy185;
wire   [31:0] t_slice_proxy186;
wire   [31:0] t_slice_proxy187;
wire   [31:0] t_slice_proxy188;
wire   [31:0] t_slice_proxy189;
wire   [31:0] t_slice_proxy19;
wire   [31:0] t_slice_proxy190;
wire   [31:0] t_slice_proxy191;
wire   [31:0] t_slice_proxy192;
wire   [31:0] t_slice_proxy193;
wire   [31:0] t_slice_proxy194;
wire   [31:0] t_slice_proxy195;
wire   [31:0] t_slice_proxy196;
wire   [31:0] t_slice_proxy197;
wire   [31:0] t_slice_proxy198;
wire   [31:0] t_slice_proxy199;
wire   [31:0] t_slice_proxy2;
wire   [31:0] t_slice_proxy20;
wire   [31:0] t_slice_proxy200;
wire   [31:0] t_slice_proxy201;
wire   [31:0] t_slice_proxy202;
wire   [31:0] t_slice_proxy203;
wire   [31:0] t_slice_proxy204;
wire   [31:0] t_slice_proxy205;
wire   [31:0] t_slice_proxy206;
wire   [31:0] t_slice_proxy207;
wire   [31:0] t_slice_proxy208;
wire   [31:0] t_slice_proxy209;
wire   [31:0] t_slice_proxy21;
wire   [31:0] t_slice_proxy210;
wire   [31:0] t_slice_proxy211;
wire   [31:0] t_slice_proxy212;
wire   [31:0] t_slice_proxy213;
wire   [31:0] t_slice_proxy214;
wire   [31:0] t_slice_proxy215;
wire   [31:0] t_slice_proxy216;
wire   [31:0] t_slice_proxy217;
wire   [31:0] t_slice_proxy218;
wire   [31:0] t_slice_proxy219;
wire   [31:0] t_slice_proxy22;
wire   [31:0] t_slice_proxy220;
wire   [31:0] t_slice_proxy221;
wire   [31:0] t_slice_proxy222;
wire   [31:0] t_slice_proxy223;
wire   [31:0] t_slice_proxy224;
wire   [31:0] t_slice_proxy225;
wire   [31:0] t_slice_proxy226;
wire   [31:0] t_slice_proxy227;
wire   [31:0] t_slice_proxy228;
wire   [31:0] t_slice_proxy229;
wire   [31:0] t_slice_proxy23;
wire   [31:0] t_slice_proxy230;
wire   [31:0] t_slice_proxy231;
wire   [31:0] t_slice_proxy232;
wire   [31:0] t_slice_proxy233;
wire   [31:0] t_slice_proxy234;
wire   [31:0] t_slice_proxy235;
wire   [31:0] t_slice_proxy236;
wire   [31:0] t_slice_proxy237;
wire   [31:0] t_slice_proxy238;
wire   [31:0] t_slice_proxy239;
wire   [31:0] t_slice_proxy24;
wire   [31:0] t_slice_proxy240;
wire   [31:0] t_slice_proxy241;
wire   [31:0] t_slice_proxy242;
wire   [31:0] t_slice_proxy243;
wire   [31:0] t_slice_proxy244;
wire   [31:0] t_slice_proxy245;
wire   [31:0] t_slice_proxy246;
wire   [31:0] t_slice_proxy247;
wire   [31:0] t_slice_proxy248;
wire   [31:0] t_slice_proxy249;
wire   [31:0] t_slice_proxy25;
wire   [31:0] t_slice_proxy250;
wire   [31:0] t_slice_proxy251;
wire   [31:0] t_slice_proxy252;
wire   [31:0] t_slice_proxy253;
wire   [31:0] t_slice_proxy254;
wire   [31:0] t_slice_proxy255;
wire   [31:0] t_slice_proxy26;
wire   [31:0] t_slice_proxy27;
wire   [31:0] t_slice_proxy28;
wire   [31:0] t_slice_proxy29;
wire   [31:0] t_slice_proxy3;
wire   [31:0] t_slice_proxy30;
wire   [31:0] t_slice_proxy31;
wire   [31:0] t_slice_proxy32;
wire   [31:0] t_slice_proxy33;
wire   [31:0] t_slice_proxy34;
wire   [31:0] t_slice_proxy35;
wire   [31:0] t_slice_proxy36;
wire   [31:0] t_slice_proxy37;
wire   [31:0] t_slice_proxy38;
wire   [31:0] t_slice_proxy39;
wire   [31:0] t_slice_proxy4;
wire   [31:0] t_slice_proxy40;
wire   [31:0] t_slice_proxy41;
wire   [31:0] t_slice_proxy42;
wire   [31:0] t_slice_proxy43;
wire   [31:0] t_slice_proxy44;
wire   [31:0] t_slice_proxy45;
wire   [31:0] t_slice_proxy46;
wire   [31:0] t_slice_proxy47;
wire   [31:0] t_slice_proxy48;
wire   [31:0] t_slice_proxy49;
wire   [31:0] t_slice_proxy5;
wire   [31:0] t_slice_proxy50;
wire   [31:0] t_slice_proxy51;
wire   [31:0] t_slice_proxy52;
wire   [31:0] t_slice_proxy53;
wire   [31:0] t_slice_proxy54;
wire   [31:0] t_slice_proxy55;
wire   [31:0] t_slice_proxy56;
wire   [31:0] t_slice_proxy57;
wire   [31:0] t_slice_proxy58;
wire   [31:0] t_slice_proxy59;
wire   [31:0] t_slice_proxy6;
wire   [31:0] t_slice_proxy60;
wire   [31:0] t_slice_proxy61;
wire   [31:0] t_slice_proxy62;
wire   [31:0] t_slice_proxy63;
wire   [31:0] t_slice_proxy64;
wire   [31:0] t_slice_proxy65;
wire   [31:0] t_slice_proxy66;
wire   [31:0] t_slice_proxy67;
wire   [31:0] t_slice_proxy68;
wire   [31:0] t_slice_proxy69;
wire   [31:0] t_slice_proxy7;
wire   [31:0] t_slice_proxy70;
wire   [31:0] t_slice_proxy71;
wire   [31:0] t_slice_proxy72;
wire   [31:0] t_slice_proxy73;
wire   [31:0] t_slice_proxy74;
wire   [31:0] t_slice_proxy75;
wire   [31:0] t_slice_proxy76;
wire   [31:0] t_slice_proxy77;
wire   [31:0] t_slice_proxy78;
wire   [31:0] t_slice_proxy79;
wire   [31:0] t_slice_proxy8;
wire   [31:0] t_slice_proxy80;
wire   [31:0] t_slice_proxy81;
wire   [31:0] t_slice_proxy82;
wire   [31:0] t_slice_proxy83;
wire   [31:0] t_slice_proxy84;
wire   [31:0] t_slice_proxy85;
wire   [31:0] t_slice_proxy86;
wire   [31:0] t_slice_proxy87;
wire   [31:0] t_slice_proxy88;
wire   [31:0] t_slice_proxy89;
wire   [31:0] t_slice_proxy9;
wire   [31:0] t_slice_proxy90;
wire   [31:0] t_slice_proxy91;
wire   [31:0] t_slice_proxy92;
wire   [31:0] t_slice_proxy93;
wire   [31:0] t_slice_proxy94;
wire   [31:0] t_slice_proxy95;
wire   [31:0] t_slice_proxy96;
wire   [31:0] t_slice_proxy97;
wire   [31:0] t_slice_proxy98;
wire   [31:0] t_slice_proxy99;
wire          wait_1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign basesoc_reset = (basesoc_soc_rst | basesoc_cpu_rst);
always @(*) begin
    crg_rst <= 1'd0;
    if (basesoc_soc_rst) begin
        crg_rst <= 1'd1;
    end
end
assign basesoc_bus_error = error;
always @(*) begin
    basesoc_interrupt <= 32'd0;
    basesoc_interrupt[2] <= basesoc_ethmac_sram167_irq;
    basesoc_interrupt[1] <= basesoc_timer_irq;
    basesoc_interrupt[0] <= basesoc_uart_irq;
end
assign crg_reset = ((~user_btn_n0) | crg_rst);
assign crg_clkin = crg_clk;
assign sys_clk = crg_clkout0;
assign sys_ps_clk = crg_clkout1;
assign crg_locked = (basesoc_crg_locked & (~crg_reset));
assign shared_adr = rhs_array_muxed0;
assign shared_dat_w = rhs_array_muxed1;
assign shared_sel = rhs_array_muxed2;
assign shared_cyc = rhs_array_muxed3;
assign shared_stb = rhs_array_muxed4;
assign shared_we = rhs_array_muxed5;
assign shared_cti = rhs_array_muxed6;
assign shared_bte = rhs_array_muxed7;
assign basesoc_ibus_dat_r = shared_dat_r;
assign basesoc_dbus_dat_r = shared_dat_r;
assign basesoc_ibus_ack = (shared_ack & (grant == 1'd0));
assign basesoc_dbus_ack = (shared_ack & (grant == 1'd1));
assign basesoc_ibus_err = (shared_err & (grant == 1'd0));
assign basesoc_dbus_err = (shared_err & (grant == 1'd1));
assign request = {basesoc_dbus_cyc, basesoc_ibus_cyc};
always @(*) begin
    slave_sel <= 5'd0;
    slave_sel[0] <= (shared_adr[29:14] == 1'd0);
    slave_sel[1] <= (shared_adr[29:11] == 16'd32768);
    slave_sel[2] <= (shared_adr[29:21] == 8'd128);
    slave_sel[3] <= (shared_adr[29:11] == 19'd262144);
    slave_sel[4] <= (shared_adr[29:14] == 16'd61440);
end
assign basesoc_basesoc_ram_bus_adr = shared_adr;
assign basesoc_basesoc_ram_bus_dat_w = shared_dat_w;
assign basesoc_basesoc_ram_bus_sel = shared_sel;
assign basesoc_basesoc_ram_bus_stb = shared_stb;
assign basesoc_basesoc_ram_bus_we = shared_we;
assign basesoc_basesoc_ram_bus_cti = shared_cti;
assign basesoc_basesoc_ram_bus_bte = shared_bte;
assign basesoc_ram_bus_ram_bus_adr = shared_adr;
assign basesoc_ram_bus_ram_bus_dat_w = shared_dat_w;
assign basesoc_ram_bus_ram_bus_sel = shared_sel;
assign basesoc_ram_bus_ram_bus_stb = shared_stb;
assign basesoc_ram_bus_ram_bus_we = shared_we;
assign basesoc_ram_bus_ram_bus_cti = shared_cti;
assign basesoc_ram_bus_ram_bus_bte = shared_bte;
assign basesoc_wb_sdram_adr = shared_adr;
assign basesoc_wb_sdram_dat_w = shared_dat_w;
assign basesoc_wb_sdram_sel = shared_sel;
assign basesoc_wb_sdram_stb = shared_stb;
assign basesoc_wb_sdram_we = shared_we;
assign basesoc_wb_sdram_cti = shared_cti;
assign basesoc_wb_sdram_bte = shared_bte;
assign basesoc_ethmac_bus_adr = shared_adr;
assign basesoc_ethmac_bus_dat_w = shared_dat_w;
assign basesoc_ethmac_bus_sel = shared_sel;
assign basesoc_ethmac_bus_stb = shared_stb;
assign basesoc_ethmac_bus_we = shared_we;
assign basesoc_ethmac_bus_cti = shared_cti;
assign basesoc_ethmac_bus_bte = shared_bte;
assign basesoc_wishbone_adr = shared_adr;
assign basesoc_wishbone_dat_w = shared_dat_w;
assign basesoc_wishbone_sel = shared_sel;
assign basesoc_wishbone_stb = shared_stb;
assign basesoc_wishbone_we = shared_we;
assign basesoc_wishbone_cti = shared_cti;
assign basesoc_wishbone_bte = shared_bte;
assign basesoc_basesoc_ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign basesoc_ram_bus_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign basesoc_wb_sdram_cyc = (shared_cyc & slave_sel[2]);
assign basesoc_ethmac_bus_cyc = (shared_cyc & slave_sel[3]);
assign basesoc_wishbone_cyc = (shared_cyc & slave_sel[4]);
assign shared_err = ((((basesoc_basesoc_ram_bus_err | basesoc_ram_bus_ram_bus_err) | basesoc_wb_sdram_err) | basesoc_ethmac_bus_err) | basesoc_wishbone_err);
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
    error <= 1'd0;
    shared_ack <= 1'd0;
    shared_dat_r <= 32'd0;
    shared_ack <= ((((basesoc_basesoc_ram_bus_ack | basesoc_ram_bus_ram_bus_ack) | basesoc_wb_sdram_ack) | basesoc_ethmac_bus_ack) | basesoc_wishbone_ack);
    shared_dat_r <= ((((({32{slave_sel_r[0]}} & basesoc_basesoc_ram_bus_dat_r) | ({32{slave_sel_r[1]}} & basesoc_ram_bus_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & basesoc_wb_sdram_dat_r)) | ({32{slave_sel_r[3]}} & basesoc_ethmac_bus_dat_r)) | ({32{slave_sel_r[4]}} & basesoc_wishbone_dat_r));
    if (done) begin
        shared_dat_r <= 32'd4294967295;
        shared_ack <= 1'd1;
        error <= 1'd1;
    end
end
assign done = (count == 1'd0);
assign basesoc_bus_errors_status = basesoc_bus_errors;
assign basesoc_basesoc_adr = basesoc_basesoc_ram_bus_adr[13:0];
assign basesoc_basesoc_ram_bus_dat_r = basesoc_basesoc_dat_r;
always @(*) begin
    basesoc_ram_we <= 4'd0;
    basesoc_ram_we[0] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[0]);
    basesoc_ram_we[1] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[1]);
    basesoc_ram_we[2] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[2]);
    basesoc_ram_we[3] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[3]);
end
assign basesoc_ram_adr = basesoc_ram_bus_ram_bus_adr[10:0];
assign basesoc_ram_bus_ram_bus_dat_r = basesoc_ram_dat_r;
assign basesoc_ram_dat_w = basesoc_ram_bus_ram_bus_dat_w;
always @(*) begin
    basesoc_rs232phytx_next_state <= 1'd0;
    basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
    basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
    basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    basesoc_tx_enable <= 1'd0;
    basesoc_tx_sink_ready <= 1'd0;
    basesoc_rs232phytx_next_state <= basesoc_rs232phytx_state;
    case (basesoc_rs232phytx_state)
        1'd1: begin
            basesoc_tx_enable <= 1'd1;
            if (basesoc_tx_tick) begin
                basesoc_serial_tx_rs232phytx_next_value1 <= basesoc_tx_data;
                basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                basesoc_tx_count_rs232phytx_next_value0 <= (basesoc_tx_count + 1'd1);
                basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, basesoc_tx_data[7:1]};
                basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((basesoc_tx_count == 4'd9)) begin
                    basesoc_tx_sink_ready <= 1'd1;
                    basesoc_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
            basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (basesoc_tx_sink_valid) begin
                basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                basesoc_tx_data_rs232phytx_next_value2 <= basesoc_tx_sink_payload_data;
                basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                basesoc_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    basesoc_rs232phyrx_next_state <= 1'd0;
    basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    basesoc_rx_enable <= 1'd0;
    basesoc_rx_source_payload_data <= 8'd0;
    basesoc_rx_source_valid <= 1'd0;
    basesoc_rs232phyrx_next_state <= basesoc_rs232phyrx_state;
    case (basesoc_rs232phyrx_state)
        1'd1: begin
            basesoc_rx_enable <= 1'd1;
            if (basesoc_rx_tick) begin
                basesoc_rx_count_rs232phyrx_next_value0 <= (basesoc_rx_count + 1'd1);
                basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                basesoc_rx_data_rs232phyrx_next_value1 <= {basesoc_rx_rx, basesoc_rx_data[7:1]};
                basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((basesoc_rx_count == 4'd9)) begin
                    basesoc_rx_source_valid <= (basesoc_rx_rx == 1'd1);
                    basesoc_rx_source_payload_data <= basesoc_rx_data;
                    basesoc_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((basesoc_rx_rx == 1'd0) & (basesoc_rx_rx_d == 1'd1))) begin
                basesoc_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_uart_uart_sink_valid = basesoc_rx_source_valid;
assign basesoc_rx_source_ready = basesoc_uart_uart_sink_ready;
assign basesoc_uart_uart_sink_first = basesoc_rx_source_first;
assign basesoc_uart_uart_sink_last = basesoc_rx_source_last;
assign basesoc_uart_uart_sink_payload_data = basesoc_rx_source_payload_data;
assign basesoc_tx_sink_valid = basesoc_uart_uart_source_valid;
assign basesoc_uart_uart_source_ready = basesoc_tx_sink_ready;
assign basesoc_tx_sink_first = basesoc_uart_uart_source_first;
assign basesoc_tx_sink_last = basesoc_uart_uart_source_last;
assign basesoc_tx_sink_payload_data = basesoc_uart_uart_source_payload_data;
assign basesoc_uart_tx_fifo_sink_valid = basesoc_uart_rxtx_re;
assign basesoc_uart_tx_fifo_sink_payload_data = basesoc_uart_rxtx_r;
assign basesoc_uart_uart_source_valid = basesoc_uart_tx_fifo_source_valid;
assign basesoc_uart_tx_fifo_source_ready = basesoc_uart_uart_source_ready;
assign basesoc_uart_uart_source_first = basesoc_uart_tx_fifo_source_first;
assign basesoc_uart_uart_source_last = basesoc_uart_tx_fifo_source_last;
assign basesoc_uart_uart_source_payload_data = basesoc_uart_tx_fifo_source_payload_data;
assign basesoc_uart_txfull_status = (~basesoc_uart_tx_fifo_sink_ready);
assign basesoc_uart_txempty_status = (~basesoc_uart_tx_fifo_source_valid);
assign basesoc_uart_tx_trigger = basesoc_uart_tx_fifo_sink_ready;
assign basesoc_uart_rx_fifo_sink_valid = basesoc_uart_uart_sink_valid;
assign basesoc_uart_uart_sink_ready = basesoc_uart_rx_fifo_sink_ready;
assign basesoc_uart_rx_fifo_sink_first = basesoc_uart_uart_sink_first;
assign basesoc_uart_rx_fifo_sink_last = basesoc_uart_uart_sink_last;
assign basesoc_uart_rx_fifo_sink_payload_data = basesoc_uart_uart_sink_payload_data;
assign basesoc_uart_rxtx_w = basesoc_uart_rx_fifo_source_payload_data;
assign basesoc_uart_rx_fifo_source_ready = (basesoc_uart_rx_clear | (1'd0 & basesoc_uart_rxtx_we));
assign basesoc_uart_rxempty_status = (~basesoc_uart_rx_fifo_source_valid);
assign basesoc_uart_rxfull_status = (~basesoc_uart_rx_fifo_sink_ready);
assign basesoc_uart_rx_trigger = basesoc_uart_rx_fifo_source_valid;
assign basesoc_uart_tx0 = basesoc_uart_tx_status;
assign basesoc_uart_tx1 = basesoc_uart_tx_pending;
always @(*) begin
    basesoc_uart_tx_clear <= 1'd0;
    if ((basesoc_uart_pending_re & basesoc_uart_pending_r[0])) begin
        basesoc_uart_tx_clear <= 1'd1;
    end
end
assign basesoc_uart_rx0 = basesoc_uart_rx_status;
assign basesoc_uart_rx1 = basesoc_uart_rx_pending;
always @(*) begin
    basesoc_uart_rx_clear <= 1'd0;
    if ((basesoc_uart_pending_re & basesoc_uart_pending_r[1])) begin
        basesoc_uart_rx_clear <= 1'd1;
    end
end
assign basesoc_uart_irq = ((basesoc_uart_pending_status[0] & basesoc_uart_enable_storage[0]) | (basesoc_uart_pending_status[1] & basesoc_uart_enable_storage[1]));
assign basesoc_uart_tx_status = basesoc_uart_tx_trigger;
assign basesoc_uart_rx_status = basesoc_uart_rx_trigger;
assign basesoc_uart_tx_fifo_syncfifo_din = {basesoc_uart_tx_fifo_fifo_in_last, basesoc_uart_tx_fifo_fifo_in_first, basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {basesoc_uart_tx_fifo_fifo_out_last, basesoc_uart_tx_fifo_fifo_out_first, basesoc_uart_tx_fifo_fifo_out_payload_data} = basesoc_uart_tx_fifo_syncfifo_dout;
assign basesoc_uart_tx_fifo_sink_ready = basesoc_uart_tx_fifo_syncfifo_writable;
assign basesoc_uart_tx_fifo_syncfifo_we = basesoc_uart_tx_fifo_sink_valid;
assign basesoc_uart_tx_fifo_fifo_in_first = basesoc_uart_tx_fifo_sink_first;
assign basesoc_uart_tx_fifo_fifo_in_last = basesoc_uart_tx_fifo_sink_last;
assign basesoc_uart_tx_fifo_fifo_in_payload_data = basesoc_uart_tx_fifo_sink_payload_data;
assign basesoc_uart_tx_fifo_source_valid = basesoc_uart_tx_fifo_readable;
assign basesoc_uart_tx_fifo_source_first = basesoc_uart_tx_fifo_fifo_out_first;
assign basesoc_uart_tx_fifo_source_last = basesoc_uart_tx_fifo_fifo_out_last;
assign basesoc_uart_tx_fifo_source_payload_data = basesoc_uart_tx_fifo_fifo_out_payload_data;
assign basesoc_uart_tx_fifo_re = basesoc_uart_tx_fifo_source_ready;
assign basesoc_uart_tx_fifo_syncfifo_re = (basesoc_uart_tx_fifo_syncfifo_readable & ((~basesoc_uart_tx_fifo_readable) | basesoc_uart_tx_fifo_re));
assign basesoc_uart_tx_fifo_level1 = (basesoc_uart_tx_fifo_level0 + basesoc_uart_tx_fifo_readable);
always @(*) begin
    basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (basesoc_uart_tx_fifo_replace) begin
        basesoc_uart_tx_fifo_wrport_adr <= (basesoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        basesoc_uart_tx_fifo_wrport_adr <= basesoc_uart_tx_fifo_produce;
    end
end
assign basesoc_uart_tx_fifo_wrport_dat_w = basesoc_uart_tx_fifo_syncfifo_din;
assign basesoc_uart_tx_fifo_wrport_we = (basesoc_uart_tx_fifo_syncfifo_we & (basesoc_uart_tx_fifo_syncfifo_writable | basesoc_uart_tx_fifo_replace));
assign basesoc_uart_tx_fifo_do_read = (basesoc_uart_tx_fifo_syncfifo_readable & basesoc_uart_tx_fifo_syncfifo_re);
assign basesoc_uart_tx_fifo_rdport_adr = basesoc_uart_tx_fifo_consume;
assign basesoc_uart_tx_fifo_syncfifo_dout = basesoc_uart_tx_fifo_rdport_dat_r;
assign basesoc_uart_tx_fifo_rdport_re = basesoc_uart_tx_fifo_do_read;
assign basesoc_uart_tx_fifo_syncfifo_writable = (basesoc_uart_tx_fifo_level0 != 5'd16);
assign basesoc_uart_tx_fifo_syncfifo_readable = (basesoc_uart_tx_fifo_level0 != 1'd0);
assign basesoc_uart_rx_fifo_syncfifo_din = {basesoc_uart_rx_fifo_fifo_in_last, basesoc_uart_rx_fifo_fifo_in_first, basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {basesoc_uart_rx_fifo_fifo_out_last, basesoc_uart_rx_fifo_fifo_out_first, basesoc_uart_rx_fifo_fifo_out_payload_data} = basesoc_uart_rx_fifo_syncfifo_dout;
assign basesoc_uart_rx_fifo_sink_ready = basesoc_uart_rx_fifo_syncfifo_writable;
assign basesoc_uart_rx_fifo_syncfifo_we = basesoc_uart_rx_fifo_sink_valid;
assign basesoc_uart_rx_fifo_fifo_in_first = basesoc_uart_rx_fifo_sink_first;
assign basesoc_uart_rx_fifo_fifo_in_last = basesoc_uart_rx_fifo_sink_last;
assign basesoc_uart_rx_fifo_fifo_in_payload_data = basesoc_uart_rx_fifo_sink_payload_data;
assign basesoc_uart_rx_fifo_source_valid = basesoc_uart_rx_fifo_readable;
assign basesoc_uart_rx_fifo_source_first = basesoc_uart_rx_fifo_fifo_out_first;
assign basesoc_uart_rx_fifo_source_last = basesoc_uart_rx_fifo_fifo_out_last;
assign basesoc_uart_rx_fifo_source_payload_data = basesoc_uart_rx_fifo_fifo_out_payload_data;
assign basesoc_uart_rx_fifo_re = basesoc_uart_rx_fifo_source_ready;
assign basesoc_uart_rx_fifo_syncfifo_re = (basesoc_uart_rx_fifo_syncfifo_readable & ((~basesoc_uart_rx_fifo_readable) | basesoc_uart_rx_fifo_re));
assign basesoc_uart_rx_fifo_level1 = (basesoc_uart_rx_fifo_level0 + basesoc_uart_rx_fifo_readable);
always @(*) begin
    basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (basesoc_uart_rx_fifo_replace) begin
        basesoc_uart_rx_fifo_wrport_adr <= (basesoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        basesoc_uart_rx_fifo_wrport_adr <= basesoc_uart_rx_fifo_produce;
    end
end
assign basesoc_uart_rx_fifo_wrport_dat_w = basesoc_uart_rx_fifo_syncfifo_din;
assign basesoc_uart_rx_fifo_wrport_we = (basesoc_uart_rx_fifo_syncfifo_we & (basesoc_uart_rx_fifo_syncfifo_writable | basesoc_uart_rx_fifo_replace));
assign basesoc_uart_rx_fifo_do_read = (basesoc_uart_rx_fifo_syncfifo_readable & basesoc_uart_rx_fifo_syncfifo_re);
assign basesoc_uart_rx_fifo_rdport_adr = basesoc_uart_rx_fifo_consume;
assign basesoc_uart_rx_fifo_syncfifo_dout = basesoc_uart_rx_fifo_rdport_dat_r;
assign basesoc_uart_rx_fifo_rdport_re = basesoc_uart_rx_fifo_do_read;
assign basesoc_uart_rx_fifo_syncfifo_writable = (basesoc_uart_rx_fifo_level0 != 5'd16);
assign basesoc_uart_rx_fifo_syncfifo_readable = (basesoc_uart_rx_fifo_level0 != 1'd0);
assign basesoc_timer_zero_trigger = (basesoc_timer_value == 1'd0);
assign basesoc_timer_zero0 = basesoc_timer_zero_status;
assign basesoc_timer_zero1 = basesoc_timer_zero_pending;
always @(*) begin
    basesoc_timer_zero_clear <= 1'd0;
    if ((basesoc_timer_pending_re & basesoc_timer_pending_r)) begin
        basesoc_timer_zero_clear <= 1'd1;
    end
end
assign basesoc_timer_irq = (basesoc_timer_pending_status & basesoc_timer_enable_storage);
assign basesoc_timer_zero_status = basesoc_timer_zero_trigger;
assign ok0 = ok_status;
assign ok1 = ok_pending;
always @(*) begin
    ok_clear <= 1'd0;
    if ((pending_re & pending_r)) begin
        ok_clear <= 1'd1;
    end
end
assign irq = (pending_status & enable_storage);
assign ok_status = ok_trigger;
assign dfi_p0_address = basesoc_sdram_master_p0_address;
assign dfi_p0_bank = basesoc_sdram_master_p0_bank;
assign dfi_p0_cas_n = basesoc_sdram_master_p0_cas_n;
assign dfi_p0_cs_n = basesoc_sdram_master_p0_cs_n;
assign dfi_p0_ras_n = basesoc_sdram_master_p0_ras_n;
assign dfi_p0_we_n = basesoc_sdram_master_p0_we_n;
assign dfi_p0_cke = basesoc_sdram_master_p0_cke;
assign dfi_p0_odt = basesoc_sdram_master_p0_odt;
assign dfi_p0_reset_n = basesoc_sdram_master_p0_reset_n;
assign dfi_p0_act_n = basesoc_sdram_master_p0_act_n;
assign dfi_p0_wrdata = basesoc_sdram_master_p0_wrdata;
assign dfi_p0_wrdata_en = basesoc_sdram_master_p0_wrdata_en;
assign dfi_p0_wrdata_mask = basesoc_sdram_master_p0_wrdata_mask;
assign dfi_p0_rddata_en = basesoc_sdram_master_p0_rddata_en;
assign basesoc_sdram_master_p0_rddata = dfi_p0_rddata;
assign basesoc_sdram_master_p0_rddata_valid = dfi_p0_rddata_valid;
assign basesoc_sdram_slave_p0_address = basesoc_sdram_dfi_p0_address;
assign basesoc_sdram_slave_p0_bank = basesoc_sdram_dfi_p0_bank;
assign basesoc_sdram_slave_p0_cas_n = basesoc_sdram_dfi_p0_cas_n;
assign basesoc_sdram_slave_p0_cs_n = basesoc_sdram_dfi_p0_cs_n;
assign basesoc_sdram_slave_p0_ras_n = basesoc_sdram_dfi_p0_ras_n;
assign basesoc_sdram_slave_p0_we_n = basesoc_sdram_dfi_p0_we_n;
assign basesoc_sdram_slave_p0_cke = basesoc_sdram_dfi_p0_cke;
assign basesoc_sdram_slave_p0_odt = basesoc_sdram_dfi_p0_odt;
assign basesoc_sdram_slave_p0_reset_n = basesoc_sdram_dfi_p0_reset_n;
assign basesoc_sdram_slave_p0_act_n = basesoc_sdram_dfi_p0_act_n;
assign basesoc_sdram_slave_p0_wrdata = basesoc_sdram_dfi_p0_wrdata;
assign basesoc_sdram_slave_p0_wrdata_en = basesoc_sdram_dfi_p0_wrdata_en;
assign basesoc_sdram_slave_p0_wrdata_mask = basesoc_sdram_dfi_p0_wrdata_mask;
assign basesoc_sdram_slave_p0_rddata_en = basesoc_sdram_dfi_p0_rddata_en;
assign basesoc_sdram_dfi_p0_rddata = basesoc_sdram_slave_p0_rddata;
assign basesoc_sdram_dfi_p0_rddata_valid = basesoc_sdram_slave_p0_rddata_valid;
always @(*) begin
    basesoc_sdram_csr_dfi_p0_rddata <= 32'd0;
    basesoc_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    basesoc_sdram_ext_dfi_p0_rddata <= 32'd0;
    basesoc_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    basesoc_sdram_master_p0_act_n <= 1'd1;
    basesoc_sdram_master_p0_address <= 11'd0;
    basesoc_sdram_master_p0_bank <= 2'd0;
    basesoc_sdram_master_p0_cas_n <= 1'd1;
    basesoc_sdram_master_p0_cke <= 1'd0;
    basesoc_sdram_master_p0_cs_n <= 1'd1;
    basesoc_sdram_master_p0_odt <= 1'd0;
    basesoc_sdram_master_p0_ras_n <= 1'd1;
    basesoc_sdram_master_p0_rddata_en <= 1'd0;
    basesoc_sdram_master_p0_reset_n <= 1'd0;
    basesoc_sdram_master_p0_we_n <= 1'd1;
    basesoc_sdram_master_p0_wrdata <= 32'd0;
    basesoc_sdram_master_p0_wrdata_en <= 1'd0;
    basesoc_sdram_master_p0_wrdata_mask <= 4'd0;
    basesoc_sdram_slave_p0_rddata <= 32'd0;
    basesoc_sdram_slave_p0_rddata_valid <= 1'd0;
    if (basesoc_sdram_sel) begin
        if (basesoc_sdram_ext_dfi_sel) begin
            basesoc_sdram_master_p0_address <= basesoc_sdram_ext_dfi_p0_address;
            basesoc_sdram_master_p0_bank <= basesoc_sdram_ext_dfi_p0_bank;
            basesoc_sdram_master_p0_cas_n <= basesoc_sdram_ext_dfi_p0_cas_n;
            basesoc_sdram_master_p0_cs_n <= basesoc_sdram_ext_dfi_p0_cs_n;
            basesoc_sdram_master_p0_ras_n <= basesoc_sdram_ext_dfi_p0_ras_n;
            basesoc_sdram_master_p0_we_n <= basesoc_sdram_ext_dfi_p0_we_n;
            basesoc_sdram_master_p0_cke <= basesoc_sdram_ext_dfi_p0_cke;
            basesoc_sdram_master_p0_odt <= basesoc_sdram_ext_dfi_p0_odt;
            basesoc_sdram_master_p0_reset_n <= basesoc_sdram_ext_dfi_p0_reset_n;
            basesoc_sdram_master_p0_act_n <= basesoc_sdram_ext_dfi_p0_act_n;
            basesoc_sdram_master_p0_wrdata <= basesoc_sdram_ext_dfi_p0_wrdata;
            basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_ext_dfi_p0_wrdata_en;
            basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_ext_dfi_p0_wrdata_mask;
            basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_ext_dfi_p0_rddata_en;
            basesoc_sdram_ext_dfi_p0_rddata <= basesoc_sdram_master_p0_rddata;
            basesoc_sdram_ext_dfi_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
        end else begin
            basesoc_sdram_master_p0_address <= basesoc_sdram_slave_p0_address;
            basesoc_sdram_master_p0_bank <= basesoc_sdram_slave_p0_bank;
            basesoc_sdram_master_p0_cas_n <= basesoc_sdram_slave_p0_cas_n;
            basesoc_sdram_master_p0_cs_n <= basesoc_sdram_slave_p0_cs_n;
            basesoc_sdram_master_p0_ras_n <= basesoc_sdram_slave_p0_ras_n;
            basesoc_sdram_master_p0_we_n <= basesoc_sdram_slave_p0_we_n;
            basesoc_sdram_master_p0_cke <= basesoc_sdram_slave_p0_cke;
            basesoc_sdram_master_p0_odt <= basesoc_sdram_slave_p0_odt;
            basesoc_sdram_master_p0_reset_n <= basesoc_sdram_slave_p0_reset_n;
            basesoc_sdram_master_p0_act_n <= basesoc_sdram_slave_p0_act_n;
            basesoc_sdram_master_p0_wrdata <= basesoc_sdram_slave_p0_wrdata;
            basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_slave_p0_wrdata_en;
            basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_slave_p0_wrdata_mask;
            basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_slave_p0_rddata_en;
            basesoc_sdram_slave_p0_rddata <= basesoc_sdram_master_p0_rddata;
            basesoc_sdram_slave_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
            if (1'd0) begin
                basesoc_sdram_master_p0_cs_n <= {2{basesoc_sdram_slave_p0_cs_n}};
            end
        end
    end else begin
        basesoc_sdram_master_p0_address <= basesoc_sdram_csr_dfi_p0_address;
        basesoc_sdram_master_p0_bank <= basesoc_sdram_csr_dfi_p0_bank;
        basesoc_sdram_master_p0_cas_n <= basesoc_sdram_csr_dfi_p0_cas_n;
        basesoc_sdram_master_p0_cs_n <= basesoc_sdram_csr_dfi_p0_cs_n;
        basesoc_sdram_master_p0_ras_n <= basesoc_sdram_csr_dfi_p0_ras_n;
        basesoc_sdram_master_p0_we_n <= basesoc_sdram_csr_dfi_p0_we_n;
        basesoc_sdram_master_p0_cke <= basesoc_sdram_csr_dfi_p0_cke;
        basesoc_sdram_master_p0_odt <= basesoc_sdram_csr_dfi_p0_odt;
        basesoc_sdram_master_p0_reset_n <= basesoc_sdram_csr_dfi_p0_reset_n;
        basesoc_sdram_master_p0_act_n <= basesoc_sdram_csr_dfi_p0_act_n;
        basesoc_sdram_master_p0_wrdata <= basesoc_sdram_csr_dfi_p0_wrdata;
        basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_csr_dfi_p0_wrdata_en;
        basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_csr_dfi_p0_wrdata_mask;
        basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_csr_dfi_p0_rddata_en;
        basesoc_sdram_csr_dfi_p0_rddata <= basesoc_sdram_master_p0_rddata;
        basesoc_sdram_csr_dfi_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
    end
end
always @(*) begin
    basesoc_sdram_csr_dfi_p0_cke <= 1'd0;
    basesoc_sdram_csr_dfi_p0_cke <= basesoc_sdram_cke;
end
always @(*) begin
    basesoc_sdram_csr_dfi_p0_odt <= 1'd0;
    basesoc_sdram_csr_dfi_p0_odt <= basesoc_sdram_odt;
end
assign basesoc_sdram_csr_dfi_p0_reset_n = basesoc_sdram_reset_n;
always @(*) begin
    basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
    basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
    basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (basesoc_sdram_command_issue_re) begin
        if (basesoc_sdram_csrfield_cs_top) begin
            basesoc_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (basesoc_sdram_csrfield_cs_bottom) begin
                basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                basesoc_sdram_csr_dfi_p0_cs_n <= {1{(~basesoc_sdram_csrfield_cs)}};
            end
        end
        basesoc_sdram_csr_dfi_p0_we_n <= (~basesoc_sdram_csrfield_we);
        basesoc_sdram_csr_dfi_p0_cas_n <= (~basesoc_sdram_csrfield_cas);
        basesoc_sdram_csr_dfi_p0_ras_n <= (~basesoc_sdram_csrfield_ras);
    end else begin
        basesoc_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
        basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
        basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign basesoc_sdram_csr_dfi_p0_address = basesoc_sdram_address_storage;
assign basesoc_sdram_csr_dfi_p0_bank = basesoc_sdram_baddress_storage;
assign basesoc_sdram_csr_dfi_p0_wrdata_en = (basesoc_sdram_command_issue_re & basesoc_sdram_csrfield_wren);
assign basesoc_sdram_csr_dfi_p0_rddata_en = (basesoc_sdram_command_issue_re & basesoc_sdram_csrfield_rden);
assign basesoc_sdram_csr_dfi_p0_wrdata = basesoc_sdram_wrdata_storage;
assign basesoc_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
assign basesoc_sdram_bankmachine0_req_valid = basesoc_sdram_interface_bank0_valid;
assign basesoc_sdram_interface_bank0_ready = basesoc_sdram_bankmachine0_req_ready;
assign basesoc_sdram_bankmachine0_req_we = basesoc_sdram_interface_bank0_we;
assign basesoc_sdram_bankmachine0_req_addr = basesoc_sdram_interface_bank0_addr;
assign basesoc_sdram_interface_bank0_lock = basesoc_sdram_bankmachine0_req_lock;
assign basesoc_sdram_interface_bank0_wdata_ready = basesoc_sdram_bankmachine0_req_wdata_ready;
assign basesoc_sdram_interface_bank0_rdata_valid = basesoc_sdram_bankmachine0_req_rdata_valid;
assign basesoc_sdram_bankmachine1_req_valid = basesoc_sdram_interface_bank1_valid;
assign basesoc_sdram_interface_bank1_ready = basesoc_sdram_bankmachine1_req_ready;
assign basesoc_sdram_bankmachine1_req_we = basesoc_sdram_interface_bank1_we;
assign basesoc_sdram_bankmachine1_req_addr = basesoc_sdram_interface_bank1_addr;
assign basesoc_sdram_interface_bank1_lock = basesoc_sdram_bankmachine1_req_lock;
assign basesoc_sdram_interface_bank1_wdata_ready = basesoc_sdram_bankmachine1_req_wdata_ready;
assign basesoc_sdram_interface_bank1_rdata_valid = basesoc_sdram_bankmachine1_req_rdata_valid;
assign basesoc_sdram_bankmachine2_req_valid = basesoc_sdram_interface_bank2_valid;
assign basesoc_sdram_interface_bank2_ready = basesoc_sdram_bankmachine2_req_ready;
assign basesoc_sdram_bankmachine2_req_we = basesoc_sdram_interface_bank2_we;
assign basesoc_sdram_bankmachine2_req_addr = basesoc_sdram_interface_bank2_addr;
assign basesoc_sdram_interface_bank2_lock = basesoc_sdram_bankmachine2_req_lock;
assign basesoc_sdram_interface_bank2_wdata_ready = basesoc_sdram_bankmachine2_req_wdata_ready;
assign basesoc_sdram_interface_bank2_rdata_valid = basesoc_sdram_bankmachine2_req_rdata_valid;
assign basesoc_sdram_bankmachine3_req_valid = basesoc_sdram_interface_bank3_valid;
assign basesoc_sdram_interface_bank3_ready = basesoc_sdram_bankmachine3_req_ready;
assign basesoc_sdram_bankmachine3_req_we = basesoc_sdram_interface_bank3_we;
assign basesoc_sdram_bankmachine3_req_addr = basesoc_sdram_interface_bank3_addr;
assign basesoc_sdram_interface_bank3_lock = basesoc_sdram_bankmachine3_req_lock;
assign basesoc_sdram_interface_bank3_wdata_ready = basesoc_sdram_bankmachine3_req_wdata_ready;
assign basesoc_sdram_interface_bank3_rdata_valid = basesoc_sdram_bankmachine3_req_rdata_valid;
assign basesoc_sdram_timer_wait = (~basesoc_sdram_timer_done0);
assign basesoc_sdram_postponer_req_i = basesoc_sdram_timer_done0;
assign basesoc_sdram_wants_refresh = basesoc_sdram_postponer_req_o;
assign basesoc_sdram_timer_done1 = (basesoc_sdram_timer_count1 == 1'd0);
assign basesoc_sdram_timer_done0 = basesoc_sdram_timer_done1;
assign basesoc_sdram_timer_count0 = basesoc_sdram_timer_count1;
assign basesoc_sdram_sequencer_start1 = (basesoc_sdram_sequencer_start0 | (basesoc_sdram_sequencer_count != 1'd0));
assign basesoc_sdram_sequencer_done0 = (basesoc_sdram_sequencer_done1 & (basesoc_sdram_sequencer_count == 1'd0));
always @(*) begin
    basesoc_litedramcore_refresher_next_state <= 2'd0;
    basesoc_sdram_cmd_last <= 1'd0;
    basesoc_sdram_cmd_valid <= 1'd0;
    basesoc_sdram_sequencer_start0 <= 1'd0;
    basesoc_litedramcore_refresher_next_state <= basesoc_litedramcore_refresher_state;
    case (basesoc_litedramcore_refresher_state)
        1'd1: begin
            basesoc_sdram_cmd_valid <= 1'd1;
            if (basesoc_sdram_cmd_ready) begin
                basesoc_sdram_sequencer_start0 <= 1'd1;
                basesoc_litedramcore_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            basesoc_sdram_cmd_valid <= 1'd1;
            if (basesoc_sdram_sequencer_done0) begin
                basesoc_sdram_cmd_valid <= 1'd0;
                basesoc_sdram_cmd_last <= 1'd1;
                basesoc_litedramcore_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (basesoc_sdram_wants_refresh) begin
                    basesoc_litedramcore_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign basesoc_sdram_bankmachine0_sink_valid = basesoc_sdram_bankmachine0_req_valid;
assign basesoc_sdram_bankmachine0_req_ready = basesoc_sdram_bankmachine0_sink_ready;
assign basesoc_sdram_bankmachine0_sink_payload_we = basesoc_sdram_bankmachine0_req_we;
assign basesoc_sdram_bankmachine0_sink_payload_addr = basesoc_sdram_bankmachine0_req_addr;
assign basesoc_sdram_bankmachine0_sink_sink_valid = basesoc_sdram_bankmachine0_source_valid;
assign basesoc_sdram_bankmachine0_source_ready = basesoc_sdram_bankmachine0_sink_sink_ready;
assign basesoc_sdram_bankmachine0_sink_sink_first = basesoc_sdram_bankmachine0_source_first;
assign basesoc_sdram_bankmachine0_sink_sink_last = basesoc_sdram_bankmachine0_source_last;
assign basesoc_sdram_bankmachine0_sink_sink_payload_we = basesoc_sdram_bankmachine0_source_payload_we;
assign basesoc_sdram_bankmachine0_sink_sink_payload_addr = basesoc_sdram_bankmachine0_source_payload_addr;
assign basesoc_sdram_bankmachine0_source_source_ready = (basesoc_sdram_bankmachine0_req_wdata_ready | basesoc_sdram_bankmachine0_req_rdata_valid);
assign basesoc_sdram_bankmachine0_req_lock = (basesoc_sdram_bankmachine0_source_valid | basesoc_sdram_bankmachine0_source_source_valid);
assign basesoc_sdram_bankmachine0_row_hit = (basesoc_sdram_bankmachine0_row == basesoc_sdram_bankmachine0_source_source_payload_addr[18:8]);
assign basesoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    basesoc_sdram_bankmachine0_cmd_payload_a <= 11'd0;
    if (basesoc_sdram_bankmachine0_row_col_n_addr_sel) begin
        basesoc_sdram_bankmachine0_cmd_payload_a <= basesoc_sdram_bankmachine0_source_source_payload_addr[18:8];
    end else begin
        basesoc_sdram_bankmachine0_cmd_payload_a <= ((basesoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine0_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign basesoc_sdram_bankmachine0_twtpcon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_cmd_payload_is_write);
assign basesoc_sdram_bankmachine0_trccon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_row_open);
assign basesoc_sdram_bankmachine0_trascon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_row_open);
always @(*) begin
    basesoc_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((basesoc_sdram_bankmachine0_source_valid & basesoc_sdram_bankmachine0_source_source_valid)) begin
        if ((basesoc_sdram_bankmachine0_source_payload_addr[18:8] != basesoc_sdram_bankmachine0_source_source_payload_addr[18:8])) begin
            basesoc_sdram_bankmachine0_auto_precharge <= (basesoc_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign basesoc_sdram_bankmachine0_syncfifo0_din = {basesoc_sdram_bankmachine0_fifo_in_last, basesoc_sdram_bankmachine0_fifo_in_first, basesoc_sdram_bankmachine0_fifo_in_payload_addr, basesoc_sdram_bankmachine0_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine0_fifo_out_last, basesoc_sdram_bankmachine0_fifo_out_first, basesoc_sdram_bankmachine0_fifo_out_payload_addr, basesoc_sdram_bankmachine0_fifo_out_payload_we} = basesoc_sdram_bankmachine0_syncfifo0_dout;
assign basesoc_sdram_bankmachine0_sink_ready = basesoc_sdram_bankmachine0_syncfifo0_writable;
assign basesoc_sdram_bankmachine0_syncfifo0_we = basesoc_sdram_bankmachine0_sink_valid;
assign basesoc_sdram_bankmachine0_fifo_in_first = basesoc_sdram_bankmachine0_sink_first;
assign basesoc_sdram_bankmachine0_fifo_in_last = basesoc_sdram_bankmachine0_sink_last;
assign basesoc_sdram_bankmachine0_fifo_in_payload_we = basesoc_sdram_bankmachine0_sink_payload_we;
assign basesoc_sdram_bankmachine0_fifo_in_payload_addr = basesoc_sdram_bankmachine0_sink_payload_addr;
assign basesoc_sdram_bankmachine0_source_valid = basesoc_sdram_bankmachine0_syncfifo0_readable;
assign basesoc_sdram_bankmachine0_source_first = basesoc_sdram_bankmachine0_fifo_out_first;
assign basesoc_sdram_bankmachine0_source_last = basesoc_sdram_bankmachine0_fifo_out_last;
assign basesoc_sdram_bankmachine0_source_payload_we = basesoc_sdram_bankmachine0_fifo_out_payload_we;
assign basesoc_sdram_bankmachine0_source_payload_addr = basesoc_sdram_bankmachine0_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine0_syncfifo0_re = basesoc_sdram_bankmachine0_source_ready;
always @(*) begin
    basesoc_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (basesoc_sdram_bankmachine0_replace) begin
        basesoc_sdram_bankmachine0_wrport_adr <= (basesoc_sdram_bankmachine0_produce - 1'd1);
    end else begin
        basesoc_sdram_bankmachine0_wrport_adr <= basesoc_sdram_bankmachine0_produce;
    end
end
assign basesoc_sdram_bankmachine0_wrport_dat_w = basesoc_sdram_bankmachine0_syncfifo0_din;
assign basesoc_sdram_bankmachine0_wrport_we = (basesoc_sdram_bankmachine0_syncfifo0_we & (basesoc_sdram_bankmachine0_syncfifo0_writable | basesoc_sdram_bankmachine0_replace));
assign basesoc_sdram_bankmachine0_do_read = (basesoc_sdram_bankmachine0_syncfifo0_readable & basesoc_sdram_bankmachine0_syncfifo0_re);
assign basesoc_sdram_bankmachine0_rdport_adr = basesoc_sdram_bankmachine0_consume;
assign basesoc_sdram_bankmachine0_syncfifo0_dout = basesoc_sdram_bankmachine0_rdport_dat_r;
assign basesoc_sdram_bankmachine0_syncfifo0_writable = (basesoc_sdram_bankmachine0_level != 4'd8);
assign basesoc_sdram_bankmachine0_syncfifo0_readable = (basesoc_sdram_bankmachine0_level != 1'd0);
assign basesoc_sdram_bankmachine0_pipe_valid_sink_ready = ((~basesoc_sdram_bankmachine0_pipe_valid_source_valid) | basesoc_sdram_bankmachine0_pipe_valid_source_ready);
assign basesoc_sdram_bankmachine0_pipe_valid_sink_valid = basesoc_sdram_bankmachine0_sink_sink_valid;
assign basesoc_sdram_bankmachine0_sink_sink_ready = basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
assign basesoc_sdram_bankmachine0_pipe_valid_sink_first = basesoc_sdram_bankmachine0_sink_sink_first;
assign basesoc_sdram_bankmachine0_pipe_valid_sink_last = basesoc_sdram_bankmachine0_sink_sink_last;
assign basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we = basesoc_sdram_bankmachine0_sink_sink_payload_we;
assign basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr = basesoc_sdram_bankmachine0_sink_sink_payload_addr;
assign basesoc_sdram_bankmachine0_source_source_valid = basesoc_sdram_bankmachine0_pipe_valid_source_valid;
assign basesoc_sdram_bankmachine0_pipe_valid_source_ready = basesoc_sdram_bankmachine0_source_source_ready;
assign basesoc_sdram_bankmachine0_source_source_first = basesoc_sdram_bankmachine0_pipe_valid_source_first;
assign basesoc_sdram_bankmachine0_source_source_last = basesoc_sdram_bankmachine0_pipe_valid_source_last;
assign basesoc_sdram_bankmachine0_source_source_payload_we = basesoc_sdram_bankmachine0_pipe_valid_source_payload_we;
assign basesoc_sdram_bankmachine0_source_source_payload_addr = basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine0_next_state <= 3'd0;
    basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    basesoc_sdram_bankmachine0_cmd_valid <= 1'd0;
    basesoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
    basesoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    basesoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    basesoc_sdram_bankmachine0_row_close <= 1'd0;
    basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    basesoc_sdram_bankmachine0_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine0_next_state <= basesoc_litedramcore_bankmachine0_state;
    case (basesoc_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((basesoc_sdram_bankmachine0_twtpcon_ready & basesoc_sdram_bankmachine0_trascon_ready)) begin
                basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (basesoc_sdram_bankmachine0_cmd_ready) begin
                    basesoc_litedramcore_bankmachine0_next_state <= 2'd3;
                end
                basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((basesoc_sdram_bankmachine0_twtpcon_ready & basesoc_sdram_bankmachine0_trascon_ready)) begin
                basesoc_litedramcore_bankmachine0_next_state <= 2'd3;
            end
            basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (basesoc_sdram_bankmachine0_trccon_ready) begin
                basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                basesoc_sdram_bankmachine0_row_open <= 1'd1;
                basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (basesoc_sdram_bankmachine0_cmd_ready) begin
                    basesoc_litedramcore_bankmachine0_next_state <= 1'd0;
                end
                basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (basesoc_sdram_bankmachine0_twtpcon_ready) begin
                basesoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            basesoc_sdram_bankmachine0_row_close <= 1'd1;
            basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~basesoc_sdram_bankmachine0_refresh_req)) begin
                basesoc_litedramcore_bankmachine0_next_state <= 1'd0;
            end
        end
        default: begin
            if (basesoc_sdram_bankmachine0_refresh_req) begin
                basesoc_litedramcore_bankmachine0_next_state <= 3'd4;
            end else begin
                if (basesoc_sdram_bankmachine0_source_source_valid) begin
                    if (basesoc_sdram_bankmachine0_row_opened) begin
                        if (basesoc_sdram_bankmachine0_row_hit) begin
                            basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (basesoc_sdram_bankmachine0_source_source_payload_we) begin
                                basesoc_sdram_bankmachine0_req_wdata_ready <= basesoc_sdram_bankmachine0_cmd_ready;
                                basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                basesoc_sdram_bankmachine0_req_rdata_valid <= basesoc_sdram_bankmachine0_cmd_ready;
                                basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((basesoc_sdram_bankmachine0_cmd_ready & basesoc_sdram_bankmachine0_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign basesoc_sdram_bankmachine1_sink_valid = basesoc_sdram_bankmachine1_req_valid;
assign basesoc_sdram_bankmachine1_req_ready = basesoc_sdram_bankmachine1_sink_ready;
assign basesoc_sdram_bankmachine1_sink_payload_we = basesoc_sdram_bankmachine1_req_we;
assign basesoc_sdram_bankmachine1_sink_payload_addr = basesoc_sdram_bankmachine1_req_addr;
assign basesoc_sdram_bankmachine1_sink_sink_valid = basesoc_sdram_bankmachine1_source_valid;
assign basesoc_sdram_bankmachine1_source_ready = basesoc_sdram_bankmachine1_sink_sink_ready;
assign basesoc_sdram_bankmachine1_sink_sink_first = basesoc_sdram_bankmachine1_source_first;
assign basesoc_sdram_bankmachine1_sink_sink_last = basesoc_sdram_bankmachine1_source_last;
assign basesoc_sdram_bankmachine1_sink_sink_payload_we = basesoc_sdram_bankmachine1_source_payload_we;
assign basesoc_sdram_bankmachine1_sink_sink_payload_addr = basesoc_sdram_bankmachine1_source_payload_addr;
assign basesoc_sdram_bankmachine1_source_source_ready = (basesoc_sdram_bankmachine1_req_wdata_ready | basesoc_sdram_bankmachine1_req_rdata_valid);
assign basesoc_sdram_bankmachine1_req_lock = (basesoc_sdram_bankmachine1_source_valid | basesoc_sdram_bankmachine1_source_source_valid);
assign basesoc_sdram_bankmachine1_row_hit = (basesoc_sdram_bankmachine1_row == basesoc_sdram_bankmachine1_source_source_payload_addr[18:8]);
assign basesoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    basesoc_sdram_bankmachine1_cmd_payload_a <= 11'd0;
    if (basesoc_sdram_bankmachine1_row_col_n_addr_sel) begin
        basesoc_sdram_bankmachine1_cmd_payload_a <= basesoc_sdram_bankmachine1_source_source_payload_addr[18:8];
    end else begin
        basesoc_sdram_bankmachine1_cmd_payload_a <= ((basesoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine1_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign basesoc_sdram_bankmachine1_twtpcon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_cmd_payload_is_write);
assign basesoc_sdram_bankmachine1_trccon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_row_open);
assign basesoc_sdram_bankmachine1_trascon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_row_open);
always @(*) begin
    basesoc_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((basesoc_sdram_bankmachine1_source_valid & basesoc_sdram_bankmachine1_source_source_valid)) begin
        if ((basesoc_sdram_bankmachine1_source_payload_addr[18:8] != basesoc_sdram_bankmachine1_source_source_payload_addr[18:8])) begin
            basesoc_sdram_bankmachine1_auto_precharge <= (basesoc_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign basesoc_sdram_bankmachine1_syncfifo1_din = {basesoc_sdram_bankmachine1_fifo_in_last, basesoc_sdram_bankmachine1_fifo_in_first, basesoc_sdram_bankmachine1_fifo_in_payload_addr, basesoc_sdram_bankmachine1_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine1_fifo_out_last, basesoc_sdram_bankmachine1_fifo_out_first, basesoc_sdram_bankmachine1_fifo_out_payload_addr, basesoc_sdram_bankmachine1_fifo_out_payload_we} = basesoc_sdram_bankmachine1_syncfifo1_dout;
assign basesoc_sdram_bankmachine1_sink_ready = basesoc_sdram_bankmachine1_syncfifo1_writable;
assign basesoc_sdram_bankmachine1_syncfifo1_we = basesoc_sdram_bankmachine1_sink_valid;
assign basesoc_sdram_bankmachine1_fifo_in_first = basesoc_sdram_bankmachine1_sink_first;
assign basesoc_sdram_bankmachine1_fifo_in_last = basesoc_sdram_bankmachine1_sink_last;
assign basesoc_sdram_bankmachine1_fifo_in_payload_we = basesoc_sdram_bankmachine1_sink_payload_we;
assign basesoc_sdram_bankmachine1_fifo_in_payload_addr = basesoc_sdram_bankmachine1_sink_payload_addr;
assign basesoc_sdram_bankmachine1_source_valid = basesoc_sdram_bankmachine1_syncfifo1_readable;
assign basesoc_sdram_bankmachine1_source_first = basesoc_sdram_bankmachine1_fifo_out_first;
assign basesoc_sdram_bankmachine1_source_last = basesoc_sdram_bankmachine1_fifo_out_last;
assign basesoc_sdram_bankmachine1_source_payload_we = basesoc_sdram_bankmachine1_fifo_out_payload_we;
assign basesoc_sdram_bankmachine1_source_payload_addr = basesoc_sdram_bankmachine1_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine1_syncfifo1_re = basesoc_sdram_bankmachine1_source_ready;
always @(*) begin
    basesoc_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (basesoc_sdram_bankmachine1_replace) begin
        basesoc_sdram_bankmachine1_wrport_adr <= (basesoc_sdram_bankmachine1_produce - 1'd1);
    end else begin
        basesoc_sdram_bankmachine1_wrport_adr <= basesoc_sdram_bankmachine1_produce;
    end
end
assign basesoc_sdram_bankmachine1_wrport_dat_w = basesoc_sdram_bankmachine1_syncfifo1_din;
assign basesoc_sdram_bankmachine1_wrport_we = (basesoc_sdram_bankmachine1_syncfifo1_we & (basesoc_sdram_bankmachine1_syncfifo1_writable | basesoc_sdram_bankmachine1_replace));
assign basesoc_sdram_bankmachine1_do_read = (basesoc_sdram_bankmachine1_syncfifo1_readable & basesoc_sdram_bankmachine1_syncfifo1_re);
assign basesoc_sdram_bankmachine1_rdport_adr = basesoc_sdram_bankmachine1_consume;
assign basesoc_sdram_bankmachine1_syncfifo1_dout = basesoc_sdram_bankmachine1_rdport_dat_r;
assign basesoc_sdram_bankmachine1_syncfifo1_writable = (basesoc_sdram_bankmachine1_level != 4'd8);
assign basesoc_sdram_bankmachine1_syncfifo1_readable = (basesoc_sdram_bankmachine1_level != 1'd0);
assign basesoc_sdram_bankmachine1_pipe_valid_sink_ready = ((~basesoc_sdram_bankmachine1_pipe_valid_source_valid) | basesoc_sdram_bankmachine1_pipe_valid_source_ready);
assign basesoc_sdram_bankmachine1_pipe_valid_sink_valid = basesoc_sdram_bankmachine1_sink_sink_valid;
assign basesoc_sdram_bankmachine1_sink_sink_ready = basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
assign basesoc_sdram_bankmachine1_pipe_valid_sink_first = basesoc_sdram_bankmachine1_sink_sink_first;
assign basesoc_sdram_bankmachine1_pipe_valid_sink_last = basesoc_sdram_bankmachine1_sink_sink_last;
assign basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we = basesoc_sdram_bankmachine1_sink_sink_payload_we;
assign basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr = basesoc_sdram_bankmachine1_sink_sink_payload_addr;
assign basesoc_sdram_bankmachine1_source_source_valid = basesoc_sdram_bankmachine1_pipe_valid_source_valid;
assign basesoc_sdram_bankmachine1_pipe_valid_source_ready = basesoc_sdram_bankmachine1_source_source_ready;
assign basesoc_sdram_bankmachine1_source_source_first = basesoc_sdram_bankmachine1_pipe_valid_source_first;
assign basesoc_sdram_bankmachine1_source_source_last = basesoc_sdram_bankmachine1_pipe_valid_source_last;
assign basesoc_sdram_bankmachine1_source_source_payload_we = basesoc_sdram_bankmachine1_pipe_valid_source_payload_we;
assign basesoc_sdram_bankmachine1_source_source_payload_addr = basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine1_next_state <= 3'd0;
    basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    basesoc_sdram_bankmachine1_cmd_valid <= 1'd0;
    basesoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
    basesoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    basesoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    basesoc_sdram_bankmachine1_row_close <= 1'd0;
    basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    basesoc_sdram_bankmachine1_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine1_next_state <= basesoc_litedramcore_bankmachine1_state;
    case (basesoc_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((basesoc_sdram_bankmachine1_twtpcon_ready & basesoc_sdram_bankmachine1_trascon_ready)) begin
                basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (basesoc_sdram_bankmachine1_cmd_ready) begin
                    basesoc_litedramcore_bankmachine1_next_state <= 2'd3;
                end
                basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((basesoc_sdram_bankmachine1_twtpcon_ready & basesoc_sdram_bankmachine1_trascon_ready)) begin
                basesoc_litedramcore_bankmachine1_next_state <= 2'd3;
            end
            basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (basesoc_sdram_bankmachine1_trccon_ready) begin
                basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                basesoc_sdram_bankmachine1_row_open <= 1'd1;
                basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (basesoc_sdram_bankmachine1_cmd_ready) begin
                    basesoc_litedramcore_bankmachine1_next_state <= 1'd0;
                end
                basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (basesoc_sdram_bankmachine1_twtpcon_ready) begin
                basesoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            basesoc_sdram_bankmachine1_row_close <= 1'd1;
            basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~basesoc_sdram_bankmachine1_refresh_req)) begin
                basesoc_litedramcore_bankmachine1_next_state <= 1'd0;
            end
        end
        default: begin
            if (basesoc_sdram_bankmachine1_refresh_req) begin
                basesoc_litedramcore_bankmachine1_next_state <= 3'd4;
            end else begin
                if (basesoc_sdram_bankmachine1_source_source_valid) begin
                    if (basesoc_sdram_bankmachine1_row_opened) begin
                        if (basesoc_sdram_bankmachine1_row_hit) begin
                            basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (basesoc_sdram_bankmachine1_source_source_payload_we) begin
                                basesoc_sdram_bankmachine1_req_wdata_ready <= basesoc_sdram_bankmachine1_cmd_ready;
                                basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                basesoc_sdram_bankmachine1_req_rdata_valid <= basesoc_sdram_bankmachine1_cmd_ready;
                                basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((basesoc_sdram_bankmachine1_cmd_ready & basesoc_sdram_bankmachine1_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign basesoc_sdram_bankmachine2_sink_valid = basesoc_sdram_bankmachine2_req_valid;
assign basesoc_sdram_bankmachine2_req_ready = basesoc_sdram_bankmachine2_sink_ready;
assign basesoc_sdram_bankmachine2_sink_payload_we = basesoc_sdram_bankmachine2_req_we;
assign basesoc_sdram_bankmachine2_sink_payload_addr = basesoc_sdram_bankmachine2_req_addr;
assign basesoc_sdram_bankmachine2_sink_sink_valid = basesoc_sdram_bankmachine2_source_valid;
assign basesoc_sdram_bankmachine2_source_ready = basesoc_sdram_bankmachine2_sink_sink_ready;
assign basesoc_sdram_bankmachine2_sink_sink_first = basesoc_sdram_bankmachine2_source_first;
assign basesoc_sdram_bankmachine2_sink_sink_last = basesoc_sdram_bankmachine2_source_last;
assign basesoc_sdram_bankmachine2_sink_sink_payload_we = basesoc_sdram_bankmachine2_source_payload_we;
assign basesoc_sdram_bankmachine2_sink_sink_payload_addr = basesoc_sdram_bankmachine2_source_payload_addr;
assign basesoc_sdram_bankmachine2_source_source_ready = (basesoc_sdram_bankmachine2_req_wdata_ready | basesoc_sdram_bankmachine2_req_rdata_valid);
assign basesoc_sdram_bankmachine2_req_lock = (basesoc_sdram_bankmachine2_source_valid | basesoc_sdram_bankmachine2_source_source_valid);
assign basesoc_sdram_bankmachine2_row_hit = (basesoc_sdram_bankmachine2_row == basesoc_sdram_bankmachine2_source_source_payload_addr[18:8]);
assign basesoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    basesoc_sdram_bankmachine2_cmd_payload_a <= 11'd0;
    if (basesoc_sdram_bankmachine2_row_col_n_addr_sel) begin
        basesoc_sdram_bankmachine2_cmd_payload_a <= basesoc_sdram_bankmachine2_source_source_payload_addr[18:8];
    end else begin
        basesoc_sdram_bankmachine2_cmd_payload_a <= ((basesoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine2_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign basesoc_sdram_bankmachine2_twtpcon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_cmd_payload_is_write);
assign basesoc_sdram_bankmachine2_trccon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_row_open);
assign basesoc_sdram_bankmachine2_trascon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_row_open);
always @(*) begin
    basesoc_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((basesoc_sdram_bankmachine2_source_valid & basesoc_sdram_bankmachine2_source_source_valid)) begin
        if ((basesoc_sdram_bankmachine2_source_payload_addr[18:8] != basesoc_sdram_bankmachine2_source_source_payload_addr[18:8])) begin
            basesoc_sdram_bankmachine2_auto_precharge <= (basesoc_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign basesoc_sdram_bankmachine2_syncfifo2_din = {basesoc_sdram_bankmachine2_fifo_in_last, basesoc_sdram_bankmachine2_fifo_in_first, basesoc_sdram_bankmachine2_fifo_in_payload_addr, basesoc_sdram_bankmachine2_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine2_fifo_out_last, basesoc_sdram_bankmachine2_fifo_out_first, basesoc_sdram_bankmachine2_fifo_out_payload_addr, basesoc_sdram_bankmachine2_fifo_out_payload_we} = basesoc_sdram_bankmachine2_syncfifo2_dout;
assign basesoc_sdram_bankmachine2_sink_ready = basesoc_sdram_bankmachine2_syncfifo2_writable;
assign basesoc_sdram_bankmachine2_syncfifo2_we = basesoc_sdram_bankmachine2_sink_valid;
assign basesoc_sdram_bankmachine2_fifo_in_first = basesoc_sdram_bankmachine2_sink_first;
assign basesoc_sdram_bankmachine2_fifo_in_last = basesoc_sdram_bankmachine2_sink_last;
assign basesoc_sdram_bankmachine2_fifo_in_payload_we = basesoc_sdram_bankmachine2_sink_payload_we;
assign basesoc_sdram_bankmachine2_fifo_in_payload_addr = basesoc_sdram_bankmachine2_sink_payload_addr;
assign basesoc_sdram_bankmachine2_source_valid = basesoc_sdram_bankmachine2_syncfifo2_readable;
assign basesoc_sdram_bankmachine2_source_first = basesoc_sdram_bankmachine2_fifo_out_first;
assign basesoc_sdram_bankmachine2_source_last = basesoc_sdram_bankmachine2_fifo_out_last;
assign basesoc_sdram_bankmachine2_source_payload_we = basesoc_sdram_bankmachine2_fifo_out_payload_we;
assign basesoc_sdram_bankmachine2_source_payload_addr = basesoc_sdram_bankmachine2_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine2_syncfifo2_re = basesoc_sdram_bankmachine2_source_ready;
always @(*) begin
    basesoc_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (basesoc_sdram_bankmachine2_replace) begin
        basesoc_sdram_bankmachine2_wrport_adr <= (basesoc_sdram_bankmachine2_produce - 1'd1);
    end else begin
        basesoc_sdram_bankmachine2_wrport_adr <= basesoc_sdram_bankmachine2_produce;
    end
end
assign basesoc_sdram_bankmachine2_wrport_dat_w = basesoc_sdram_bankmachine2_syncfifo2_din;
assign basesoc_sdram_bankmachine2_wrport_we = (basesoc_sdram_bankmachine2_syncfifo2_we & (basesoc_sdram_bankmachine2_syncfifo2_writable | basesoc_sdram_bankmachine2_replace));
assign basesoc_sdram_bankmachine2_do_read = (basesoc_sdram_bankmachine2_syncfifo2_readable & basesoc_sdram_bankmachine2_syncfifo2_re);
assign basesoc_sdram_bankmachine2_rdport_adr = basesoc_sdram_bankmachine2_consume;
assign basesoc_sdram_bankmachine2_syncfifo2_dout = basesoc_sdram_bankmachine2_rdport_dat_r;
assign basesoc_sdram_bankmachine2_syncfifo2_writable = (basesoc_sdram_bankmachine2_level != 4'd8);
assign basesoc_sdram_bankmachine2_syncfifo2_readable = (basesoc_sdram_bankmachine2_level != 1'd0);
assign basesoc_sdram_bankmachine2_pipe_valid_sink_ready = ((~basesoc_sdram_bankmachine2_pipe_valid_source_valid) | basesoc_sdram_bankmachine2_pipe_valid_source_ready);
assign basesoc_sdram_bankmachine2_pipe_valid_sink_valid = basesoc_sdram_bankmachine2_sink_sink_valid;
assign basesoc_sdram_bankmachine2_sink_sink_ready = basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
assign basesoc_sdram_bankmachine2_pipe_valid_sink_first = basesoc_sdram_bankmachine2_sink_sink_first;
assign basesoc_sdram_bankmachine2_pipe_valid_sink_last = basesoc_sdram_bankmachine2_sink_sink_last;
assign basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we = basesoc_sdram_bankmachine2_sink_sink_payload_we;
assign basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr = basesoc_sdram_bankmachine2_sink_sink_payload_addr;
assign basesoc_sdram_bankmachine2_source_source_valid = basesoc_sdram_bankmachine2_pipe_valid_source_valid;
assign basesoc_sdram_bankmachine2_pipe_valid_source_ready = basesoc_sdram_bankmachine2_source_source_ready;
assign basesoc_sdram_bankmachine2_source_source_first = basesoc_sdram_bankmachine2_pipe_valid_source_first;
assign basesoc_sdram_bankmachine2_source_source_last = basesoc_sdram_bankmachine2_pipe_valid_source_last;
assign basesoc_sdram_bankmachine2_source_source_payload_we = basesoc_sdram_bankmachine2_pipe_valid_source_payload_we;
assign basesoc_sdram_bankmachine2_source_source_payload_addr = basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine2_next_state <= 3'd0;
    basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    basesoc_sdram_bankmachine2_cmd_valid <= 1'd0;
    basesoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
    basesoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    basesoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    basesoc_sdram_bankmachine2_row_close <= 1'd0;
    basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    basesoc_sdram_bankmachine2_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine2_next_state <= basesoc_litedramcore_bankmachine2_state;
    case (basesoc_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((basesoc_sdram_bankmachine2_twtpcon_ready & basesoc_sdram_bankmachine2_trascon_ready)) begin
                basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (basesoc_sdram_bankmachine2_cmd_ready) begin
                    basesoc_litedramcore_bankmachine2_next_state <= 2'd3;
                end
                basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((basesoc_sdram_bankmachine2_twtpcon_ready & basesoc_sdram_bankmachine2_trascon_ready)) begin
                basesoc_litedramcore_bankmachine2_next_state <= 2'd3;
            end
            basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (basesoc_sdram_bankmachine2_trccon_ready) begin
                basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                basesoc_sdram_bankmachine2_row_open <= 1'd1;
                basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (basesoc_sdram_bankmachine2_cmd_ready) begin
                    basesoc_litedramcore_bankmachine2_next_state <= 1'd0;
                end
                basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (basesoc_sdram_bankmachine2_twtpcon_ready) begin
                basesoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            basesoc_sdram_bankmachine2_row_close <= 1'd1;
            basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~basesoc_sdram_bankmachine2_refresh_req)) begin
                basesoc_litedramcore_bankmachine2_next_state <= 1'd0;
            end
        end
        default: begin
            if (basesoc_sdram_bankmachine2_refresh_req) begin
                basesoc_litedramcore_bankmachine2_next_state <= 3'd4;
            end else begin
                if (basesoc_sdram_bankmachine2_source_source_valid) begin
                    if (basesoc_sdram_bankmachine2_row_opened) begin
                        if (basesoc_sdram_bankmachine2_row_hit) begin
                            basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (basesoc_sdram_bankmachine2_source_source_payload_we) begin
                                basesoc_sdram_bankmachine2_req_wdata_ready <= basesoc_sdram_bankmachine2_cmd_ready;
                                basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                basesoc_sdram_bankmachine2_req_rdata_valid <= basesoc_sdram_bankmachine2_cmd_ready;
                                basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((basesoc_sdram_bankmachine2_cmd_ready & basesoc_sdram_bankmachine2_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign basesoc_sdram_bankmachine3_sink_valid = basesoc_sdram_bankmachine3_req_valid;
assign basesoc_sdram_bankmachine3_req_ready = basesoc_sdram_bankmachine3_sink_ready;
assign basesoc_sdram_bankmachine3_sink_payload_we = basesoc_sdram_bankmachine3_req_we;
assign basesoc_sdram_bankmachine3_sink_payload_addr = basesoc_sdram_bankmachine3_req_addr;
assign basesoc_sdram_bankmachine3_sink_sink_valid = basesoc_sdram_bankmachine3_source_valid;
assign basesoc_sdram_bankmachine3_source_ready = basesoc_sdram_bankmachine3_sink_sink_ready;
assign basesoc_sdram_bankmachine3_sink_sink_first = basesoc_sdram_bankmachine3_source_first;
assign basesoc_sdram_bankmachine3_sink_sink_last = basesoc_sdram_bankmachine3_source_last;
assign basesoc_sdram_bankmachine3_sink_sink_payload_we = basesoc_sdram_bankmachine3_source_payload_we;
assign basesoc_sdram_bankmachine3_sink_sink_payload_addr = basesoc_sdram_bankmachine3_source_payload_addr;
assign basesoc_sdram_bankmachine3_source_source_ready = (basesoc_sdram_bankmachine3_req_wdata_ready | basesoc_sdram_bankmachine3_req_rdata_valid);
assign basesoc_sdram_bankmachine3_req_lock = (basesoc_sdram_bankmachine3_source_valid | basesoc_sdram_bankmachine3_source_source_valid);
assign basesoc_sdram_bankmachine3_row_hit = (basesoc_sdram_bankmachine3_row == basesoc_sdram_bankmachine3_source_source_payload_addr[18:8]);
assign basesoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    basesoc_sdram_bankmachine3_cmd_payload_a <= 11'd0;
    if (basesoc_sdram_bankmachine3_row_col_n_addr_sel) begin
        basesoc_sdram_bankmachine3_cmd_payload_a <= basesoc_sdram_bankmachine3_source_source_payload_addr[18:8];
    end else begin
        basesoc_sdram_bankmachine3_cmd_payload_a <= ((basesoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine3_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign basesoc_sdram_bankmachine3_twtpcon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_cmd_payload_is_write);
assign basesoc_sdram_bankmachine3_trccon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_row_open);
assign basesoc_sdram_bankmachine3_trascon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_row_open);
always @(*) begin
    basesoc_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((basesoc_sdram_bankmachine3_source_valid & basesoc_sdram_bankmachine3_source_source_valid)) begin
        if ((basesoc_sdram_bankmachine3_source_payload_addr[18:8] != basesoc_sdram_bankmachine3_source_source_payload_addr[18:8])) begin
            basesoc_sdram_bankmachine3_auto_precharge <= (basesoc_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign basesoc_sdram_bankmachine3_syncfifo3_din = {basesoc_sdram_bankmachine3_fifo_in_last, basesoc_sdram_bankmachine3_fifo_in_first, basesoc_sdram_bankmachine3_fifo_in_payload_addr, basesoc_sdram_bankmachine3_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine3_fifo_out_last, basesoc_sdram_bankmachine3_fifo_out_first, basesoc_sdram_bankmachine3_fifo_out_payload_addr, basesoc_sdram_bankmachine3_fifo_out_payload_we} = basesoc_sdram_bankmachine3_syncfifo3_dout;
assign basesoc_sdram_bankmachine3_sink_ready = basesoc_sdram_bankmachine3_syncfifo3_writable;
assign basesoc_sdram_bankmachine3_syncfifo3_we = basesoc_sdram_bankmachine3_sink_valid;
assign basesoc_sdram_bankmachine3_fifo_in_first = basesoc_sdram_bankmachine3_sink_first;
assign basesoc_sdram_bankmachine3_fifo_in_last = basesoc_sdram_bankmachine3_sink_last;
assign basesoc_sdram_bankmachine3_fifo_in_payload_we = basesoc_sdram_bankmachine3_sink_payload_we;
assign basesoc_sdram_bankmachine3_fifo_in_payload_addr = basesoc_sdram_bankmachine3_sink_payload_addr;
assign basesoc_sdram_bankmachine3_source_valid = basesoc_sdram_bankmachine3_syncfifo3_readable;
assign basesoc_sdram_bankmachine3_source_first = basesoc_sdram_bankmachine3_fifo_out_first;
assign basesoc_sdram_bankmachine3_source_last = basesoc_sdram_bankmachine3_fifo_out_last;
assign basesoc_sdram_bankmachine3_source_payload_we = basesoc_sdram_bankmachine3_fifo_out_payload_we;
assign basesoc_sdram_bankmachine3_source_payload_addr = basesoc_sdram_bankmachine3_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine3_syncfifo3_re = basesoc_sdram_bankmachine3_source_ready;
always @(*) begin
    basesoc_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (basesoc_sdram_bankmachine3_replace) begin
        basesoc_sdram_bankmachine3_wrport_adr <= (basesoc_sdram_bankmachine3_produce - 1'd1);
    end else begin
        basesoc_sdram_bankmachine3_wrport_adr <= basesoc_sdram_bankmachine3_produce;
    end
end
assign basesoc_sdram_bankmachine3_wrport_dat_w = basesoc_sdram_bankmachine3_syncfifo3_din;
assign basesoc_sdram_bankmachine3_wrport_we = (basesoc_sdram_bankmachine3_syncfifo3_we & (basesoc_sdram_bankmachine3_syncfifo3_writable | basesoc_sdram_bankmachine3_replace));
assign basesoc_sdram_bankmachine3_do_read = (basesoc_sdram_bankmachine3_syncfifo3_readable & basesoc_sdram_bankmachine3_syncfifo3_re);
assign basesoc_sdram_bankmachine3_rdport_adr = basesoc_sdram_bankmachine3_consume;
assign basesoc_sdram_bankmachine3_syncfifo3_dout = basesoc_sdram_bankmachine3_rdport_dat_r;
assign basesoc_sdram_bankmachine3_syncfifo3_writable = (basesoc_sdram_bankmachine3_level != 4'd8);
assign basesoc_sdram_bankmachine3_syncfifo3_readable = (basesoc_sdram_bankmachine3_level != 1'd0);
assign basesoc_sdram_bankmachine3_pipe_valid_sink_ready = ((~basesoc_sdram_bankmachine3_pipe_valid_source_valid) | basesoc_sdram_bankmachine3_pipe_valid_source_ready);
assign basesoc_sdram_bankmachine3_pipe_valid_sink_valid = basesoc_sdram_bankmachine3_sink_sink_valid;
assign basesoc_sdram_bankmachine3_sink_sink_ready = basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
assign basesoc_sdram_bankmachine3_pipe_valid_sink_first = basesoc_sdram_bankmachine3_sink_sink_first;
assign basesoc_sdram_bankmachine3_pipe_valid_sink_last = basesoc_sdram_bankmachine3_sink_sink_last;
assign basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we = basesoc_sdram_bankmachine3_sink_sink_payload_we;
assign basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr = basesoc_sdram_bankmachine3_sink_sink_payload_addr;
assign basesoc_sdram_bankmachine3_source_source_valid = basesoc_sdram_bankmachine3_pipe_valid_source_valid;
assign basesoc_sdram_bankmachine3_pipe_valid_source_ready = basesoc_sdram_bankmachine3_source_source_ready;
assign basesoc_sdram_bankmachine3_source_source_first = basesoc_sdram_bankmachine3_pipe_valid_source_first;
assign basesoc_sdram_bankmachine3_source_source_last = basesoc_sdram_bankmachine3_pipe_valid_source_last;
assign basesoc_sdram_bankmachine3_source_source_payload_we = basesoc_sdram_bankmachine3_pipe_valid_source_payload_we;
assign basesoc_sdram_bankmachine3_source_source_payload_addr = basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine3_next_state <= 3'd0;
    basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    basesoc_sdram_bankmachine3_cmd_valid <= 1'd0;
    basesoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
    basesoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    basesoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    basesoc_sdram_bankmachine3_row_close <= 1'd0;
    basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    basesoc_sdram_bankmachine3_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine3_next_state <= basesoc_litedramcore_bankmachine3_state;
    case (basesoc_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((basesoc_sdram_bankmachine3_twtpcon_ready & basesoc_sdram_bankmachine3_trascon_ready)) begin
                basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (basesoc_sdram_bankmachine3_cmd_ready) begin
                    basesoc_litedramcore_bankmachine3_next_state <= 2'd3;
                end
                basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((basesoc_sdram_bankmachine3_twtpcon_ready & basesoc_sdram_bankmachine3_trascon_ready)) begin
                basesoc_litedramcore_bankmachine3_next_state <= 2'd3;
            end
            basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (basesoc_sdram_bankmachine3_trccon_ready) begin
                basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                basesoc_sdram_bankmachine3_row_open <= 1'd1;
                basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (basesoc_sdram_bankmachine3_cmd_ready) begin
                    basesoc_litedramcore_bankmachine3_next_state <= 1'd0;
                end
                basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (basesoc_sdram_bankmachine3_twtpcon_ready) begin
                basesoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            basesoc_sdram_bankmachine3_row_close <= 1'd1;
            basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~basesoc_sdram_bankmachine3_refresh_req)) begin
                basesoc_litedramcore_bankmachine3_next_state <= 1'd0;
            end
        end
        default: begin
            if (basesoc_sdram_bankmachine3_refresh_req) begin
                basesoc_litedramcore_bankmachine3_next_state <= 3'd4;
            end else begin
                if (basesoc_sdram_bankmachine3_source_source_valid) begin
                    if (basesoc_sdram_bankmachine3_row_opened) begin
                        if (basesoc_sdram_bankmachine3_row_hit) begin
                            basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (basesoc_sdram_bankmachine3_source_source_payload_we) begin
                                basesoc_sdram_bankmachine3_req_wdata_ready <= basesoc_sdram_bankmachine3_cmd_ready;
                                basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                basesoc_sdram_bankmachine3_req_rdata_valid <= basesoc_sdram_bankmachine3_cmd_ready;
                                basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((basesoc_sdram_bankmachine3_cmd_ready & basesoc_sdram_bankmachine3_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign basesoc_sdram_choose_req_want_cmds = 1'd1;
assign basesoc_sdram_trrdcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & ((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we)));
assign basesoc_sdram_tfawcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & ((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we)));
assign basesoc_sdram_ras_allowed = (basesoc_sdram_trrdcon_ready & basesoc_sdram_tfawcon_ready);
assign basesoc_sdram_tccdcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_cmd_payload_is_write | basesoc_sdram_choose_req_cmd_payload_is_read));
assign basesoc_sdram_cas_allowed = basesoc_sdram_tccdcon_ready;
assign basesoc_sdram_twtrcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
assign basesoc_sdram_read_available = ((((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_payload_is_read) | (basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_payload_is_read)) | (basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_payload_is_read)) | (basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_payload_is_read));
assign basesoc_sdram_write_available = ((((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_payload_is_write) | (basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_payload_is_write)) | (basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_payload_is_write)) | (basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_payload_is_write));
assign basesoc_sdram_max_time0 = (basesoc_sdram_time0 == 1'd0);
assign basesoc_sdram_max_time1 = (basesoc_sdram_time1 == 1'd0);
assign basesoc_sdram_bankmachine0_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine1_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine2_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine3_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_go_to_refresh = (((basesoc_sdram_bankmachine0_refresh_gnt & basesoc_sdram_bankmachine1_refresh_gnt) & basesoc_sdram_bankmachine2_refresh_gnt) & basesoc_sdram_bankmachine3_refresh_gnt);
assign basesoc_sdram_interface_rdata = {basesoc_sdram_dfi_p0_rddata};
assign {basesoc_sdram_dfi_p0_wrdata} = basesoc_sdram_interface_wdata;
assign {basesoc_sdram_dfi_p0_wrdata_mask} = (~basesoc_sdram_interface_wdata_we);
always @(*) begin
    basesoc_sdram_choose_cmd_valids <= 4'd0;
    basesoc_sdram_choose_cmd_valids[0] <= (basesoc_sdram_bankmachine0_cmd_valid & (((basesoc_sdram_bankmachine0_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine0_cmd_payload_ras & (~basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~basesoc_sdram_bankmachine0_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine0_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine0_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
    basesoc_sdram_choose_cmd_valids[1] <= (basesoc_sdram_bankmachine1_cmd_valid & (((basesoc_sdram_bankmachine1_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine1_cmd_payload_ras & (~basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~basesoc_sdram_bankmachine1_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine1_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine1_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
    basesoc_sdram_choose_cmd_valids[2] <= (basesoc_sdram_bankmachine2_cmd_valid & (((basesoc_sdram_bankmachine2_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine2_cmd_payload_ras & (~basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~basesoc_sdram_bankmachine2_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine2_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine2_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
    basesoc_sdram_choose_cmd_valids[3] <= (basesoc_sdram_bankmachine3_cmd_valid & (((basesoc_sdram_bankmachine3_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine3_cmd_payload_ras & (~basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~basesoc_sdram_bankmachine3_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine3_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine3_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
end
assign basesoc_sdram_choose_cmd_request = basesoc_sdram_choose_cmd_valids;
assign basesoc_sdram_choose_cmd_cmd_valid = rhs_array_muxed8;
assign basesoc_sdram_choose_cmd_cmd_payload_a = rhs_array_muxed9;
assign basesoc_sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed10;
assign basesoc_sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed11;
assign basesoc_sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed12;
assign basesoc_sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed13;
always @(*) begin
    basesoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (basesoc_sdram_choose_cmd_cmd_valid) begin
        basesoc_sdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;
    end
end
always @(*) begin
    basesoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (basesoc_sdram_choose_cmd_cmd_valid) begin
        basesoc_sdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;
    end
end
always @(*) begin
    basesoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (basesoc_sdram_choose_cmd_cmd_valid) begin
        basesoc_sdram_choose_cmd_cmd_payload_we <= t_array_muxed2;
    end
end
assign basesoc_sdram_choose_cmd_ce = (basesoc_sdram_choose_cmd_cmd_ready | (~basesoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
    basesoc_sdram_choose_req_valids <= 4'd0;
    basesoc_sdram_choose_req_valids[0] <= (basesoc_sdram_bankmachine0_cmd_valid & (((basesoc_sdram_bankmachine0_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine0_cmd_payload_ras & (~basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~basesoc_sdram_bankmachine0_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine0_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine0_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
    basesoc_sdram_choose_req_valids[1] <= (basesoc_sdram_bankmachine1_cmd_valid & (((basesoc_sdram_bankmachine1_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine1_cmd_payload_ras & (~basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~basesoc_sdram_bankmachine1_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine1_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine1_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
    basesoc_sdram_choose_req_valids[2] <= (basesoc_sdram_bankmachine2_cmd_valid & (((basesoc_sdram_bankmachine2_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine2_cmd_payload_ras & (~basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~basesoc_sdram_bankmachine2_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine2_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine2_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
    basesoc_sdram_choose_req_valids[3] <= (basesoc_sdram_bankmachine3_cmd_valid & (((basesoc_sdram_bankmachine3_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine3_cmd_payload_ras & (~basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~basesoc_sdram_bankmachine3_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine3_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine3_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
end
assign basesoc_sdram_choose_req_request = basesoc_sdram_choose_req_valids;
assign basesoc_sdram_choose_req_cmd_valid = rhs_array_muxed14;
assign basesoc_sdram_choose_req_cmd_payload_a = rhs_array_muxed15;
assign basesoc_sdram_choose_req_cmd_payload_ba = rhs_array_muxed16;
assign basesoc_sdram_choose_req_cmd_payload_is_read = rhs_array_muxed17;
assign basesoc_sdram_choose_req_cmd_payload_is_write = rhs_array_muxed18;
assign basesoc_sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed19;
always @(*) begin
    basesoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (basesoc_sdram_choose_req_cmd_valid) begin
        basesoc_sdram_choose_req_cmd_payload_cas <= t_array_muxed3;
    end
end
always @(*) begin
    basesoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (basesoc_sdram_choose_req_cmd_valid) begin
        basesoc_sdram_choose_req_cmd_payload_ras <= t_array_muxed4;
    end
end
always @(*) begin
    basesoc_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (basesoc_sdram_choose_req_cmd_valid) begin
        basesoc_sdram_choose_req_cmd_payload_we <= t_array_muxed5;
    end
end
always @(*) begin
    basesoc_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 1'd0))) begin
        basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 1'd0))) begin
        basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    basesoc_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 1'd1))) begin
        basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 1'd1))) begin
        basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    basesoc_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 2'd2))) begin
        basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 2'd2))) begin
        basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    basesoc_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 2'd3))) begin
        basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 2'd3))) begin
        basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
assign basesoc_sdram_choose_req_ce = (basesoc_sdram_choose_req_cmd_ready | (~basesoc_sdram_choose_req_cmd_valid));
assign basesoc_sdram_dfi_p0_reset_n = 1'd1;
assign basesoc_sdram_dfi_p0_cke = {1{basesoc_sdram_steerer0}};
assign basesoc_sdram_dfi_p0_odt = {1{basesoc_sdram_steerer1}};
always @(*) begin
    basesoc_litedramcore_multiplexer_next_state <= 3'd0;
    basesoc_sdram_choose_req_cmd_ready <= 1'd0;
    basesoc_sdram_choose_req_want_activates <= 1'd0;
    basesoc_sdram_choose_req_want_reads <= 1'd0;
    basesoc_sdram_choose_req_want_writes <= 1'd0;
    basesoc_sdram_cmd_ready <= 1'd0;
    basesoc_sdram_en0 <= 1'd0;
    basesoc_sdram_en1 <= 1'd0;
    basesoc_sdram_steerer_sel <= 2'd0;
    basesoc_sdram_choose_req_want_activates <= basesoc_sdram_ras_allowed;
    basesoc_litedramcore_multiplexer_next_state <= basesoc_litedramcore_multiplexer_state;
    case (basesoc_litedramcore_multiplexer_state)
        1'd1: begin
            basesoc_sdram_en1 <= 1'd1;
            basesoc_sdram_choose_req_want_writes <= 1'd1;
            if (1'd1) begin
                basesoc_sdram_choose_req_cmd_ready <= (basesoc_sdram_cas_allowed & ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed));
            end else begin
                basesoc_sdram_choose_req_want_activates <= basesoc_sdram_ras_allowed;
                basesoc_sdram_choose_req_cmd_ready <= ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed);
                basesoc_sdram_choose_req_cmd_ready <= basesoc_sdram_cas_allowed;
            end
            basesoc_sdram_steerer_sel <= 1'd0;
            if (1'd1) begin
                basesoc_sdram_steerer_sel <= 2'd2;
            end
            if (1'd1) begin
                basesoc_sdram_steerer_sel <= 1'd1;
            end
            if (basesoc_sdram_read_available) begin
                if (((~basesoc_sdram_write_available) | basesoc_sdram_max_time1)) begin
                    basesoc_litedramcore_multiplexer_next_state <= 2'd3;
                end
            end
            if (basesoc_sdram_go_to_refresh) begin
                basesoc_litedramcore_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            basesoc_sdram_steerer_sel <= 2'd3;
            basesoc_sdram_cmd_ready <= 1'd1;
            if (basesoc_sdram_cmd_last) begin
                basesoc_litedramcore_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (basesoc_sdram_twtrcon_ready) begin
                basesoc_litedramcore_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            basesoc_litedramcore_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            basesoc_litedramcore_multiplexer_next_state <= 1'd1;
        end
        default: begin
            basesoc_sdram_en0 <= 1'd1;
            basesoc_sdram_choose_req_want_reads <= 1'd1;
            if (1'd1) begin
                basesoc_sdram_choose_req_cmd_ready <= (basesoc_sdram_cas_allowed & ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed));
            end else begin
                basesoc_sdram_choose_req_want_activates <= basesoc_sdram_ras_allowed;
                basesoc_sdram_choose_req_cmd_ready <= ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed);
                basesoc_sdram_choose_req_cmd_ready <= basesoc_sdram_cas_allowed;
            end
            basesoc_sdram_steerer_sel <= 1'd0;
            if (1'd1) begin
                basesoc_sdram_steerer_sel <= 2'd2;
            end
            if (1'd1) begin
                basesoc_sdram_steerer_sel <= 1'd1;
            end
            if (basesoc_sdram_write_available) begin
                if (((~basesoc_sdram_read_available) | basesoc_sdram_max_time0)) begin
                    basesoc_litedramcore_multiplexer_next_state <= 3'd4;
                end
            end
            if (basesoc_sdram_go_to_refresh) begin
                basesoc_litedramcore_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign basesoc_litedramcore_roundrobin0_request = {(((basesoc_port_cmd_payload_addr[9:8] == 1'd0) & (~(((basesoc_litedramcore_locked0 | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign basesoc_litedramcore_roundrobin0_ce = ((~basesoc_sdram_interface_bank0_valid) & (~basesoc_sdram_interface_bank0_lock));
assign basesoc_sdram_interface_bank0_addr = rhs_array_muxed20;
assign basesoc_sdram_interface_bank0_we = rhs_array_muxed21;
assign basesoc_sdram_interface_bank0_valid = rhs_array_muxed22;
assign basesoc_litedramcore_roundrobin1_request = {(((basesoc_port_cmd_payload_addr[9:8] == 1'd1) & (~(((basesoc_litedramcore_locked1 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign basesoc_litedramcore_roundrobin1_ce = ((~basesoc_sdram_interface_bank1_valid) & (~basesoc_sdram_interface_bank1_lock));
assign basesoc_sdram_interface_bank1_addr = rhs_array_muxed23;
assign basesoc_sdram_interface_bank1_we = rhs_array_muxed24;
assign basesoc_sdram_interface_bank1_valid = rhs_array_muxed25;
assign basesoc_litedramcore_roundrobin2_request = {(((basesoc_port_cmd_payload_addr[9:8] == 2'd2) & (~(((basesoc_litedramcore_locked2 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign basesoc_litedramcore_roundrobin2_ce = ((~basesoc_sdram_interface_bank2_valid) & (~basesoc_sdram_interface_bank2_lock));
assign basesoc_sdram_interface_bank2_addr = rhs_array_muxed26;
assign basesoc_sdram_interface_bank2_we = rhs_array_muxed27;
assign basesoc_sdram_interface_bank2_valid = rhs_array_muxed28;
assign basesoc_litedramcore_roundrobin3_request = {(((basesoc_port_cmd_payload_addr[9:8] == 2'd3) & (~(((basesoc_litedramcore_locked3 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign basesoc_litedramcore_roundrobin3_ce = ((~basesoc_sdram_interface_bank3_valid) & (~basesoc_sdram_interface_bank3_lock));
assign basesoc_sdram_interface_bank3_addr = rhs_array_muxed29;
assign basesoc_sdram_interface_bank3_we = rhs_array_muxed30;
assign basesoc_sdram_interface_bank3_valid = rhs_array_muxed31;
assign basesoc_port_cmd_ready = ((((1'd0 | (((basesoc_litedramcore_roundrobin0_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 1'd0) & (~(((basesoc_litedramcore_locked0 | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0)))))) & basesoc_sdram_interface_bank0_ready)) | (((basesoc_litedramcore_roundrobin1_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 1'd1) & (~(((basesoc_litedramcore_locked1 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0)))))) & basesoc_sdram_interface_bank1_ready)) | (((basesoc_litedramcore_roundrobin2_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 2'd2) & (~(((basesoc_litedramcore_locked2 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0)))))) & basesoc_sdram_interface_bank2_ready)) | (((basesoc_litedramcore_roundrobin3_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 2'd3) & (~(((basesoc_litedramcore_locked3 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0)))))) & basesoc_sdram_interface_bank3_ready));
assign basesoc_port_wdata_ready = basesoc_litedramcore_new_master_wdata_ready;
assign basesoc_port_rdata_valid = basesoc_litedramcore_new_master_rdata_valid3;
always @(*) begin
    basesoc_sdram_interface_wdata <= 32'd0;
    basesoc_sdram_interface_wdata_we <= 4'd0;
    case ({basesoc_litedramcore_new_master_wdata_ready})
        1'd1: begin
            basesoc_sdram_interface_wdata <= basesoc_port_wdata_payload_data;
            basesoc_sdram_interface_wdata_we <= basesoc_port_wdata_payload_we;
        end
        default: begin
            basesoc_sdram_interface_wdata <= 1'd0;
            basesoc_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign basesoc_port_rdata_payload_data = basesoc_sdram_interface_rdata;
assign basesoc_litedramcore_roundrobin0_grant = 1'd0;
assign basesoc_litedramcore_roundrobin1_grant = 1'd0;
assign basesoc_litedramcore_roundrobin2_grant = 1'd0;
assign basesoc_litedramcore_roundrobin3_grant = 1'd0;
assign basesoc_data_port_adr = basesoc_wb_sdram_adr[8:2];
always @(*) begin
    basesoc_data_port_dat_w <= 128'd0;
    basesoc_data_port_we <= 16'd0;
    if (basesoc_write_from_slave) begin
        basesoc_data_port_dat_w <= basesoc_interface_dat_r;
        basesoc_data_port_we <= {16{1'd1}};
    end else begin
        basesoc_data_port_dat_w <= {4{basesoc_wb_sdram_dat_w}};
        if ((((basesoc_wb_sdram_cyc & basesoc_wb_sdram_stb) & basesoc_wb_sdram_we) & basesoc_wb_sdram_ack)) begin
            basesoc_data_port_we <= {({4{(basesoc_wb_sdram_adr[1:0] == 1'd0)}} & basesoc_wb_sdram_sel), ({4{(basesoc_wb_sdram_adr[1:0] == 1'd1)}} & basesoc_wb_sdram_sel), ({4{(basesoc_wb_sdram_adr[1:0] == 2'd2)}} & basesoc_wb_sdram_sel), ({4{(basesoc_wb_sdram_adr[1:0] == 2'd3)}} & basesoc_wb_sdram_sel)};
        end
    end
end
assign basesoc_interface_dat_w = basesoc_data_port_dat_r;
assign basesoc_interface_sel = 16'd65535;
always @(*) begin
    basesoc_wb_sdram_dat_r <= 32'd0;
    case (basesoc_adr_offset_r)
        1'd0: begin
            basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[127:96];
        end
        1'd1: begin
            basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[95:64];
        end
        2'd2: begin
            basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[63:32];
        end
        default: begin
            basesoc_wb_sdram_dat_r <= basesoc_data_port_dat_r[31:0];
        end
    endcase
end
assign {basesoc_tag_do_dirty, basesoc_tag_do_tag} = basesoc_tag_port_dat_r;
assign basesoc_tag_port_dat_w = {basesoc_tag_di_dirty, basesoc_tag_di_tag};
assign basesoc_tag_port_adr = basesoc_wb_sdram_adr[8:2];
assign basesoc_tag_di_tag = basesoc_wb_sdram_adr[29:9];
assign basesoc_interface_adr = {basesoc_tag_do_tag, basesoc_wb_sdram_adr[8:2]};
always @(*) begin
    basesoc_fullmemorywe_next_state <= 2'd0;
    basesoc_interface_cyc <= 1'd0;
    basesoc_interface_stb <= 1'd0;
    basesoc_interface_we <= 1'd0;
    basesoc_tag_di_dirty <= 1'd0;
    basesoc_tag_port_we <= 1'd0;
    basesoc_wb_sdram_ack <= 1'd0;
    basesoc_word_clr <= 1'd0;
    basesoc_word_inc <= 1'd0;
    basesoc_write_from_slave <= 1'd0;
    basesoc_fullmemorywe_next_state <= basesoc_fullmemorywe_state;
    case (basesoc_fullmemorywe_state)
        1'd1: begin
            basesoc_word_clr <= 1'd1;
            if ((basesoc_tag_do_tag == basesoc_wb_sdram_adr[29:9])) begin
                basesoc_wb_sdram_ack <= 1'd1;
                if (basesoc_wb_sdram_we) begin
                    basesoc_tag_di_dirty <= 1'd1;
                    basesoc_tag_port_we <= 1'd1;
                end
                basesoc_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (basesoc_tag_do_dirty) begin
                    basesoc_fullmemorywe_next_state <= 2'd2;
                end else begin
                    basesoc_tag_port_we <= 1'd1;
                    basesoc_word_clr <= 1'd1;
                    basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            basesoc_interface_stb <= 1'd1;
            basesoc_interface_cyc <= 1'd1;
            basesoc_interface_we <= 1'd1;
            if (basesoc_interface_ack) begin
                basesoc_word_inc <= 1'd1;
                if (1'd1) begin
                    basesoc_tag_port_we <= 1'd1;
                    basesoc_word_clr <= 1'd1;
                    basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            basesoc_interface_stb <= 1'd1;
            basesoc_interface_cyc <= 1'd1;
            basesoc_interface_we <= 1'd0;
            if (basesoc_interface_ack) begin
                basesoc_write_from_slave <= 1'd1;
                basesoc_word_inc <= 1'd1;
                if (1'd1) begin
                    basesoc_fullmemorywe_next_state <= 1'd1;
                end else begin
                    basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((basesoc_wb_sdram_cyc & basesoc_wb_sdram_stb)) begin
                basesoc_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_wishbone_bridge_cmd_payload_addr = (basesoc_interface_adr - 27'd67108864);
assign basesoc_wishbone_bridge_cmd_payload_we = basesoc_interface_we;
assign basesoc_wishbone_bridge_cmd_last = (~basesoc_interface_we);
assign basesoc_wishbone_bridge_flush = (~basesoc_interface_cyc);
always @(*) begin
    basesoc_wishbone_bridge_wdata_valid <= 1'd0;
    basesoc_wishbone_bridge_wdata_valid <= (basesoc_interface_stb & basesoc_interface_we);
    if (1'd0) begin
        if ((~basesoc_wishbone_bridge_is_ongoing)) begin
            basesoc_wishbone_bridge_wdata_valid <= 1'd0;
        end
    end
end
assign basesoc_wishbone_bridge_wdata_payload_data = basesoc_interface_dat_w;
assign basesoc_wishbone_bridge_wdata_payload_we = basesoc_interface_sel;
assign basesoc_wishbone_bridge_rdata_ready = 1'd1;
always @(*) begin
    basesoc_litedramnativeportconverter_next_state <= 1'd0;
    basesoc_port_cmd_payload_addr <= 21'd0;
    basesoc_port_cmd_payload_we <= 1'd0;
    basesoc_port_cmd_valid <= 1'd0;
    basesoc_wishbone_bridge_cmd_ready <= 1'd0;
    basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value <= 2'd0;
    basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce <= 1'd0;
    basesoc_litedramnativeportconverter_next_state <= basesoc_litedramnativeportconverter_state;
    case (basesoc_litedramnativeportconverter_state)
        1'd1: begin
            basesoc_port_cmd_valid <= 1'd1;
            basesoc_port_cmd_payload_we <= basesoc_wishbone_bridge_cmd_payload_we;
            basesoc_port_cmd_payload_addr <= ((basesoc_wishbone_bridge_cmd_payload_addr * 3'd4) + basesoc_wishbone_bridge_count);
            if (basesoc_port_cmd_ready) begin
                basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value <= (basesoc_wishbone_bridge_count + 1'd1);
                basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce <= 1'd1;
                if ((basesoc_wishbone_bridge_count == 2'd3)) begin
                    basesoc_wishbone_bridge_cmd_ready <= 1'd1;
                    basesoc_litedramnativeportconverter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value <= 1'd0;
            basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce <= 1'd1;
            if (basesoc_wishbone_bridge_cmd_valid) begin
                basesoc_litedramnativeportconverter_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_wishbone_bridge_wdata_converter_converter_sink_valid = basesoc_wishbone_bridge_wdata_converter_sink_valid;
assign basesoc_wishbone_bridge_wdata_converter_converter_sink_first = basesoc_wishbone_bridge_wdata_converter_sink_first;
assign basesoc_wishbone_bridge_wdata_converter_converter_sink_last = basesoc_wishbone_bridge_wdata_converter_sink_last;
assign basesoc_wishbone_bridge_wdata_converter_sink_ready = basesoc_wishbone_bridge_wdata_converter_converter_sink_ready;
always @(*) begin
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data <= 144'd0;
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[31:0] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_data[31:0];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[35:32] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_we[3:0];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[67:36] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_data[63:32];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[71:68] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_we[7:4];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[103:72] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_data[95:64];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[107:104] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_we[11:8];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[139:108] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_data[127:96];
    basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[143:140] <= basesoc_wishbone_bridge_wdata_converter_sink_payload_we[15:12];
end
assign basesoc_wishbone_bridge_wdata_converter_source_valid = basesoc_wishbone_bridge_wdata_converter_source_source_valid;
assign basesoc_wishbone_bridge_wdata_converter_source_first = basesoc_wishbone_bridge_wdata_converter_source_source_first;
assign basesoc_wishbone_bridge_wdata_converter_source_last = basesoc_wishbone_bridge_wdata_converter_source_source_last;
assign basesoc_wishbone_bridge_wdata_converter_source_source_ready = basesoc_wishbone_bridge_wdata_converter_source_ready;
assign {basesoc_wishbone_bridge_wdata_converter_source_payload_we, basesoc_wishbone_bridge_wdata_converter_source_payload_data} = basesoc_wishbone_bridge_wdata_converter_source_source_payload_data;
assign basesoc_wishbone_bridge_wdata_converter_source_source_valid = basesoc_wishbone_bridge_wdata_converter_converter_source_valid;
assign basesoc_wishbone_bridge_wdata_converter_converter_source_ready = basesoc_wishbone_bridge_wdata_converter_source_source_ready;
assign basesoc_wishbone_bridge_wdata_converter_source_source_first = basesoc_wishbone_bridge_wdata_converter_converter_source_first;
assign basesoc_wishbone_bridge_wdata_converter_source_source_last = basesoc_wishbone_bridge_wdata_converter_converter_source_last;
assign basesoc_wishbone_bridge_wdata_converter_source_source_payload_data = basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data;
assign basesoc_wishbone_bridge_wdata_converter_converter_first = (basesoc_wishbone_bridge_wdata_converter_converter_mux == 1'd0);
assign basesoc_wishbone_bridge_wdata_converter_converter_last = (basesoc_wishbone_bridge_wdata_converter_converter_mux == 2'd3);
assign basesoc_wishbone_bridge_wdata_converter_converter_source_valid = basesoc_wishbone_bridge_wdata_converter_converter_sink_valid;
assign basesoc_wishbone_bridge_wdata_converter_converter_source_first = (basesoc_wishbone_bridge_wdata_converter_converter_sink_first & basesoc_wishbone_bridge_wdata_converter_converter_first);
assign basesoc_wishbone_bridge_wdata_converter_converter_source_last = (basesoc_wishbone_bridge_wdata_converter_converter_sink_last & basesoc_wishbone_bridge_wdata_converter_converter_last);
assign basesoc_wishbone_bridge_wdata_converter_converter_sink_ready = (basesoc_wishbone_bridge_wdata_converter_converter_last & basesoc_wishbone_bridge_wdata_converter_converter_source_ready);
always @(*) begin
    basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= 36'd0;
    case (basesoc_wishbone_bridge_wdata_converter_converter_mux)
        1'd0: begin
            basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[35:0];
        end
        1'd1: begin
            basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[71:36];
        end
        2'd2: begin
            basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[107:72];
        end
        default: begin
            basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[143:108];
        end
    endcase
end
assign basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count = basesoc_wishbone_bridge_wdata_converter_converter_last;
assign basesoc_wishbone_bridge_wdata_converter_sink_valid = basesoc_wishbone_bridge_wdata_valid;
assign basesoc_wishbone_bridge_wdata_ready = basesoc_wishbone_bridge_wdata_converter_sink_ready;
assign basesoc_wishbone_bridge_wdata_converter_sink_first = basesoc_wishbone_bridge_wdata_first;
assign basesoc_wishbone_bridge_wdata_converter_sink_last = basesoc_wishbone_bridge_wdata_last;
assign basesoc_wishbone_bridge_wdata_converter_sink_payload_data = basesoc_wishbone_bridge_wdata_payload_data;
assign basesoc_wishbone_bridge_wdata_converter_sink_payload_we = basesoc_wishbone_bridge_wdata_payload_we;
assign basesoc_port_wdata_valid = basesoc_wishbone_bridge_wdata_converter_source_valid;
assign basesoc_wishbone_bridge_wdata_converter_source_ready = basesoc_port_wdata_ready;
assign basesoc_port_wdata_first = basesoc_wishbone_bridge_wdata_converter_source_first;
assign basesoc_port_wdata_last = basesoc_wishbone_bridge_wdata_converter_source_last;
assign basesoc_port_wdata_payload_data = basesoc_wishbone_bridge_wdata_converter_source_payload_data;
assign basesoc_port_wdata_payload_we = basesoc_wishbone_bridge_wdata_converter_source_payload_we;
assign basesoc_wishbone_bridge_rdata_converter_converter_sink_valid = basesoc_wishbone_bridge_rdata_converter_sink_valid;
assign basesoc_wishbone_bridge_rdata_converter_converter_sink_first = basesoc_wishbone_bridge_rdata_converter_sink_first;
assign basesoc_wishbone_bridge_rdata_converter_converter_sink_last = basesoc_wishbone_bridge_rdata_converter_sink_last;
assign basesoc_wishbone_bridge_rdata_converter_sink_ready = basesoc_wishbone_bridge_rdata_converter_converter_sink_ready;
assign basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data = {basesoc_wishbone_bridge_rdata_converter_sink_payload_data};
assign basesoc_wishbone_bridge_rdata_converter_source_valid = basesoc_wishbone_bridge_rdata_converter_source_source_valid;
assign basesoc_wishbone_bridge_rdata_converter_source_first = basesoc_wishbone_bridge_rdata_converter_source_source_first;
assign basesoc_wishbone_bridge_rdata_converter_source_last = basesoc_wishbone_bridge_rdata_converter_source_source_last;
assign basesoc_wishbone_bridge_rdata_converter_source_source_ready = basesoc_wishbone_bridge_rdata_converter_source_ready;
always @(*) begin
    basesoc_wishbone_bridge_rdata_converter_source_payload_data <= 128'd0;
    basesoc_wishbone_bridge_rdata_converter_source_payload_data[31:0] <= basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[31:0];
    basesoc_wishbone_bridge_rdata_converter_source_payload_data[63:32] <= basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[63:32];
    basesoc_wishbone_bridge_rdata_converter_source_payload_data[95:64] <= basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[95:64];
    basesoc_wishbone_bridge_rdata_converter_source_payload_data[127:96] <= basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[127:96];
end
assign basesoc_wishbone_bridge_rdata_converter_source_source_valid = basesoc_wishbone_bridge_rdata_converter_converter_source_valid;
assign basesoc_wishbone_bridge_rdata_converter_converter_source_ready = basesoc_wishbone_bridge_rdata_converter_source_source_ready;
assign basesoc_wishbone_bridge_rdata_converter_source_source_first = basesoc_wishbone_bridge_rdata_converter_converter_source_first;
assign basesoc_wishbone_bridge_rdata_converter_source_source_last = basesoc_wishbone_bridge_rdata_converter_converter_source_last;
assign basesoc_wishbone_bridge_rdata_converter_source_source_payload_data = basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data;
assign basesoc_wishbone_bridge_rdata_converter_converter_sink_ready = ((~basesoc_wishbone_bridge_rdata_converter_converter_strobe_all) | basesoc_wishbone_bridge_rdata_converter_converter_source_ready);
assign basesoc_wishbone_bridge_rdata_converter_converter_source_valid = basesoc_wishbone_bridge_rdata_converter_converter_strobe_all;
assign basesoc_wishbone_bridge_rdata_converter_converter_load_part = (basesoc_wishbone_bridge_rdata_converter_converter_sink_valid & basesoc_wishbone_bridge_rdata_converter_converter_sink_ready);
assign basesoc_wishbone_bridge_rdata_converter_sink_valid = basesoc_port_rdata_valid;
assign basesoc_port_rdata_ready = basesoc_wishbone_bridge_rdata_converter_sink_ready;
assign basesoc_wishbone_bridge_rdata_converter_sink_first = basesoc_port_rdata_first;
assign basesoc_wishbone_bridge_rdata_converter_sink_last = basesoc_port_rdata_last;
assign basesoc_wishbone_bridge_rdata_converter_sink_payload_data = basesoc_port_rdata_payload_data;
assign basesoc_wishbone_bridge_rdata_valid = basesoc_wishbone_bridge_rdata_converter_source_valid;
assign basesoc_wishbone_bridge_rdata_converter_source_ready = basesoc_wishbone_bridge_rdata_ready;
assign basesoc_wishbone_bridge_rdata_first = basesoc_wishbone_bridge_rdata_converter_source_first;
assign basesoc_wishbone_bridge_rdata_last = basesoc_wishbone_bridge_rdata_converter_source_last;
assign basesoc_wishbone_bridge_rdata_payload_data = basesoc_wishbone_bridge_rdata_converter_source_payload_data;
always @(*) begin
    basesoc_fsm_next_state <= 2'd0;
    basesoc_interface_ack <= 1'd0;
    basesoc_interface_dat_r <= 128'd0;
    basesoc_wishbone_bridge_aborted_fsm_next_value <= 1'd0;
    basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd0;
    basesoc_wishbone_bridge_cmd_valid <= 1'd0;
    basesoc_wishbone_bridge_is_ongoing <= 1'd0;
    basesoc_fsm_next_state <= basesoc_fsm_state;
    case (basesoc_fsm_state)
        1'd1: begin
            basesoc_wishbone_bridge_is_ongoing <= 1'd1;
            basesoc_wishbone_bridge_aborted_fsm_next_value <= ((~basesoc_interface_cyc) | basesoc_wishbone_bridge_aborted);
            basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
            if ((basesoc_wishbone_bridge_wdata_valid & basesoc_wishbone_bridge_wdata_ready)) begin
                basesoc_interface_ack <= (basesoc_interface_cyc & (~basesoc_wishbone_bridge_aborted));
                basesoc_fsm_next_state <= 1'd0;
            end
        end
        2'd2: begin
            basesoc_wishbone_bridge_aborted_fsm_next_value <= ((~basesoc_interface_cyc) | basesoc_wishbone_bridge_aborted);
            basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
            if (basesoc_wishbone_bridge_rdata_valid) begin
                basesoc_interface_ack <= (basesoc_interface_cyc & (~basesoc_wishbone_bridge_aborted));
                basesoc_interface_dat_r <= basesoc_wishbone_bridge_rdata_payload_data;
                basesoc_fsm_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_wishbone_bridge_cmd_valid <= (basesoc_interface_cyc & basesoc_interface_stb);
            if (((basesoc_wishbone_bridge_cmd_valid & basesoc_wishbone_bridge_cmd_ready) & basesoc_interface_we)) begin
                basesoc_fsm_next_state <= 1'd1;
            end
            if (((basesoc_wishbone_bridge_cmd_valid & basesoc_wishbone_bridge_cmd_ready) & (~basesoc_interface_we))) begin
                basesoc_fsm_next_state <= 2'd2;
            end
            basesoc_wishbone_bridge_aborted_fsm_next_value <= 1'd0;
            basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
        end
    endcase
end
assign eth_rx_clk = eth_clocks0_rx;
assign eth_tx_clk = eth_rx_clk;
assign ethphy_reset0 = (ethphy_reset_storage | ethphy_reset1);
assign eth0_rst_n = (~ethphy_reset0);
assign ethphy_counter_done = (ethphy_counter == 9'd256);
assign ethphy_counter_ce = (~ethphy_counter_done);
assign ethphy_reset1 = (~ethphy_counter_done);
assign ethphy_sink_ready = 1'd1;
assign ethphy_last = ((~ethphy_rx_ctl_reg[0]) & ethphy_rx_ctl_reg_d[0]);
assign ethphy_source_last = ethphy_last;
assign eth0_mdc = ethphy__w_storage[0];
assign ethphy_data_oe = ethphy__w_storage[1];
assign ethphy_data_w = ethphy__w_storage[2];
assign basesoc_ethmac_sink_valid = basesoc_ethmac_source_source_valid;
assign basesoc_ethmac_source_source_ready = basesoc_ethmac_sink_ready;
assign basesoc_ethmac_sink_first = basesoc_ethmac_source_source_first;
assign basesoc_ethmac_sink_last = basesoc_ethmac_source_source_last;
assign basesoc_ethmac_sink_payload_data = basesoc_ethmac_source_source_payload_data;
assign basesoc_ethmac_sink_payload_last_be = basesoc_ethmac_source_source_payload_last_be;
assign basesoc_ethmac_sink_payload_error = basesoc_ethmac_source_source_payload_error;
assign basesoc_ethmac_sink_sink_valid = basesoc_ethmac_source_valid;
assign basesoc_ethmac_source_ready = basesoc_ethmac_sink_sink_ready;
assign basesoc_ethmac_sink_sink_first = basesoc_ethmac_source_first;
assign basesoc_ethmac_sink_sink_last = basesoc_ethmac_source_last;
assign basesoc_ethmac_sink_sink_payload_data = basesoc_ethmac_source_payload_data;
assign basesoc_ethmac_sink_sink_payload_last_be = basesoc_ethmac_source_payload_last_be;
assign basesoc_ethmac_sink_sink_payload_error = basesoc_ethmac_source_payload_error;
assign basesoc_ethmac_tx_padding_counter_done = (basesoc_ethmac_tx_padding_counter >= 4'd14);
always @(*) begin
    basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 16'd0;
    basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd0;
    basesoc_ethmac_tx_padding_sink_ready <= 1'd0;
    basesoc_ethmac_tx_padding_source_first <= 1'd0;
    basesoc_ethmac_tx_padding_source_last <= 1'd0;
    basesoc_ethmac_tx_padding_source_payload_data <= 32'd0;
    basesoc_ethmac_tx_padding_source_payload_error <= 4'd0;
    basesoc_ethmac_tx_padding_source_payload_last_be <= 4'd0;
    basesoc_ethmac_tx_padding_source_valid <= 1'd0;
    basesoc_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
    basesoc_txdatapath_liteethmacpaddinginserter_next_state <= basesoc_txdatapath_liteethmacpaddinginserter_state;
    case (basesoc_txdatapath_liteethmacpaddinginserter_state)
        1'd1: begin
            basesoc_ethmac_tx_padding_source_valid <= 1'd1;
            if (basesoc_ethmac_tx_padding_counter_done) begin
                basesoc_ethmac_tx_padding_source_payload_last_be <= 4'd8;
                basesoc_ethmac_tx_padding_source_last <= 1'd1;
            end
            basesoc_ethmac_tx_padding_source_payload_data <= 1'd0;
            if ((basesoc_ethmac_tx_padding_source_valid & basesoc_ethmac_tx_padding_source_ready)) begin
                basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= (basesoc_ethmac_tx_padding_counter + 1'd1);
                basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (basesoc_ethmac_tx_padding_counter_done) begin
                    basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 1'd0;
                    basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                    basesoc_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_ethmac_tx_padding_source_valid <= basesoc_ethmac_tx_padding_sink_valid;
            basesoc_ethmac_tx_padding_sink_ready <= basesoc_ethmac_tx_padding_source_ready;
            basesoc_ethmac_tx_padding_source_first <= basesoc_ethmac_tx_padding_sink_first;
            basesoc_ethmac_tx_padding_source_last <= basesoc_ethmac_tx_padding_sink_last;
            basesoc_ethmac_tx_padding_source_payload_data <= basesoc_ethmac_tx_padding_sink_payload_data;
            basesoc_ethmac_tx_padding_source_payload_last_be <= basesoc_ethmac_tx_padding_sink_payload_last_be;
            basesoc_ethmac_tx_padding_source_payload_error <= basesoc_ethmac_tx_padding_sink_payload_error;
            if ((basesoc_ethmac_tx_padding_source_valid & basesoc_ethmac_tx_padding_source_ready)) begin
                basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= (basesoc_ethmac_tx_padding_counter + 1'd1);
                basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (basesoc_ethmac_tx_padding_sink_last) begin
                    if ((~basesoc_ethmac_tx_padding_counter_done)) begin
                        basesoc_ethmac_tx_padding_source_last <= 1'd0;
                        basesoc_ethmac_tx_padding_source_payload_last_be <= 1'd0;
                        basesoc_txdatapath_liteethmacpaddinginserter_next_state <= 1'd1;
                    end else begin
                        if (((basesoc_ethmac_tx_padding_counter == 4'd14) & (basesoc_ethmac_tx_padding_sink_payload_last_be < 4'd8))) begin
                            basesoc_ethmac_tx_padding_source_payload_last_be <= 4'd8;
                        end else begin
                            basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 1'd0;
                            basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
assign basesoc_ethmac_tx_crc_sink_valid = basesoc_ethmac_tx_crc_source_source_valid;
assign basesoc_ethmac_tx_crc_source_source_ready = basesoc_ethmac_tx_crc_sink_ready;
assign basesoc_ethmac_tx_crc_sink_first = basesoc_ethmac_tx_crc_source_source_first;
assign basesoc_ethmac_tx_crc_sink_last = basesoc_ethmac_tx_crc_source_source_last;
assign basesoc_ethmac_tx_crc_sink_payload_data = basesoc_ethmac_tx_crc_source_source_payload_data;
assign basesoc_ethmac_tx_crc_sink_payload_last_be = basesoc_ethmac_tx_crc_source_source_payload_last_be;
assign basesoc_ethmac_tx_crc_sink_payload_error = basesoc_ethmac_tx_crc_source_source_payload_error;
always @(*) begin
    basesoc_ethmac_tx_crc_last_be1 <= 4'd0;
    if ((basesoc_ethmac_tx_crc_last_be0 != 1'd0)) begin
        basesoc_ethmac_tx_crc_last_be1 <= basesoc_ethmac_tx_crc_last_be0;
    end else begin
        basesoc_ethmac_tx_crc_last_be1 <= 4'd8;
    end
end
assign basesoc_ethmac_tx_crc_liteethmaccrcengine0_data = basesoc_ethmac_tx_crc_data[7:0];
assign basesoc_ethmac_tx_crc_liteethmaccrcengine1_data = basesoc_ethmac_tx_crc_data[15:0];
assign basesoc_ethmac_tx_crc_liteethmaccrcengine2_data = basesoc_ethmac_tx_crc_data[23:0];
assign basesoc_ethmac_tx_crc_liteethmaccrcengine3_data = basesoc_ethmac_tx_crc_data[31:0];
assign basesoc_ethmac_tx_crc_liteethmaccrcengine0_last = basesoc_ethmac_tx_crc_reg;
assign basesoc_ethmac_tx_crc_liteethmaccrcengine1_last = basesoc_ethmac_tx_crc_reg;
assign basesoc_ethmac_tx_crc_liteethmaccrcengine2_last = basesoc_ethmac_tx_crc_reg;
assign basesoc_ethmac_tx_crc_liteethmaccrcengine3_last = basesoc_ethmac_tx_crc_reg;
always @(*) begin
    basesoc_ethmac_tx_crc_error <= 1'd0;
    basesoc_ethmac_tx_crc_value <= 32'd0;
    if (basesoc_ethmac_tx_crc_last_be1[0]) begin
        basesoc_ethmac_tx_crc_value <= {t_slice_proxy31[0], t_slice_proxy30[1], t_slice_proxy29[2], t_slice_proxy28[3], t_slice_proxy27[4], t_slice_proxy26[5], t_slice_proxy25[6], t_slice_proxy24[7], t_slice_proxy23[8], t_slice_proxy22[9], t_slice_proxy21[10], t_slice_proxy20[11], t_slice_proxy19[12], t_slice_proxy18[13], t_slice_proxy17[14], t_slice_proxy16[15], t_slice_proxy15[16], t_slice_proxy14[17], t_slice_proxy13[18], t_slice_proxy12[19], t_slice_proxy11[20], t_slice_proxy10[21], t_slice_proxy9[22], t_slice_proxy8[23], t_slice_proxy7[24], t_slice_proxy6[25], t_slice_proxy5[26], t_slice_proxy4[27], t_slice_proxy3[28], t_slice_proxy2[29], t_slice_proxy1[30], t_slice_proxy0[31]};
        basesoc_ethmac_tx_crc_error <= (basesoc_ethmac_tx_crc_liteethmaccrcengine0_next != 32'd3338984827);
    end
    if (basesoc_ethmac_tx_crc_last_be1[1]) begin
        basesoc_ethmac_tx_crc_value <= {t_slice_proxy63[0], t_slice_proxy62[1], t_slice_proxy61[2], t_slice_proxy60[3], t_slice_proxy59[4], t_slice_proxy58[5], t_slice_proxy57[6], t_slice_proxy56[7], t_slice_proxy55[8], t_slice_proxy54[9], t_slice_proxy53[10], t_slice_proxy52[11], t_slice_proxy51[12], t_slice_proxy50[13], t_slice_proxy49[14], t_slice_proxy48[15], t_slice_proxy47[16], t_slice_proxy46[17], t_slice_proxy45[18], t_slice_proxy44[19], t_slice_proxy43[20], t_slice_proxy42[21], t_slice_proxy41[22], t_slice_proxy40[23], t_slice_proxy39[24], t_slice_proxy38[25], t_slice_proxy37[26], t_slice_proxy36[27], t_slice_proxy35[28], t_slice_proxy34[29], t_slice_proxy33[30], t_slice_proxy32[31]};
        basesoc_ethmac_tx_crc_error <= (basesoc_ethmac_tx_crc_liteethmaccrcengine1_next != 32'd3338984827);
    end
    if (basesoc_ethmac_tx_crc_last_be1[2]) begin
        basesoc_ethmac_tx_crc_value <= {t_slice_proxy95[0], t_slice_proxy94[1], t_slice_proxy93[2], t_slice_proxy92[3], t_slice_proxy91[4], t_slice_proxy90[5], t_slice_proxy89[6], t_slice_proxy88[7], t_slice_proxy87[8], t_slice_proxy86[9], t_slice_proxy85[10], t_slice_proxy84[11], t_slice_proxy83[12], t_slice_proxy82[13], t_slice_proxy81[14], t_slice_proxy80[15], t_slice_proxy79[16], t_slice_proxy78[17], t_slice_proxy77[18], t_slice_proxy76[19], t_slice_proxy75[20], t_slice_proxy74[21], t_slice_proxy73[22], t_slice_proxy72[23], t_slice_proxy71[24], t_slice_proxy70[25], t_slice_proxy69[26], t_slice_proxy68[27], t_slice_proxy67[28], t_slice_proxy66[29], t_slice_proxy65[30], t_slice_proxy64[31]};
        basesoc_ethmac_tx_crc_error <= (basesoc_ethmac_tx_crc_liteethmaccrcengine2_next != 32'd3338984827);
    end
    if (basesoc_ethmac_tx_crc_last_be1[3]) begin
        basesoc_ethmac_tx_crc_value <= {t_slice_proxy127[0], t_slice_proxy126[1], t_slice_proxy125[2], t_slice_proxy124[3], t_slice_proxy123[4], t_slice_proxy122[5], t_slice_proxy121[6], t_slice_proxy120[7], t_slice_proxy119[8], t_slice_proxy118[9], t_slice_proxy117[10], t_slice_proxy116[11], t_slice_proxy115[12], t_slice_proxy114[13], t_slice_proxy113[14], t_slice_proxy112[15], t_slice_proxy111[16], t_slice_proxy110[17], t_slice_proxy109[18], t_slice_proxy108[19], t_slice_proxy107[20], t_slice_proxy106[21], t_slice_proxy105[22], t_slice_proxy104[23], t_slice_proxy103[24], t_slice_proxy102[25], t_slice_proxy101[26], t_slice_proxy100[27], t_slice_proxy99[28], t_slice_proxy98[29], t_slice_proxy97[30], t_slice_proxy96[31]};
        basesoc_ethmac_tx_crc_error <= (basesoc_ethmac_tx_crc_liteethmaccrcengine3_next != 32'd3338984827);
    end
end
always @(*) begin
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next <= 32'd0;
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[0] <= (((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[1] <= (((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[2] <= (((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[3] <= (((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[4] <= (((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[5] <= (((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[6] <= (((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[7] <= (((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[8] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[0] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[9] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[1] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[10] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[2] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[11] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[3] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[12] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[4] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[13] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[5] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[14] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[6] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[15] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[7] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[16] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[8] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[17] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[9] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[18] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[10] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[19] <= ((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[11] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[20] <= ((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[12] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[21] <= ((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[13] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[22] <= ((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[14] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[23] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[15] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[24] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[16] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[25] <= ((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[17] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[26] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[18] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[27] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[19] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[28] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[20] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[29] <= ((((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[4]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[30] <= ((((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[22] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[3]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine0_next[31] <= ((basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[23] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine0_data[2]);
end
always @(*) begin
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next <= 32'd0;
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[0] <= (((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[1] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[2] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[3] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[4] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[5] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[6] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[7] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[8] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[9] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[10] <= (((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[11] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[12] <= (((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[13] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[14] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[15] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[16] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[0] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[17] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[1] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[18] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[2] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[19] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[3] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[20] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[4] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[21] <= ((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[5] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[22] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[6] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[23] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[7] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[24] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[8] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[25] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[9] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[26] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[10] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[27] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[11] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[28] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[12] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[29] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[13] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[12]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[30] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[14] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[11]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine1_next[31] <= ((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[15] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine1_data[10]);
end
always @(*) begin
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next <= 32'd0;
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[0] <= (((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[1] <= (((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[2] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[3] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[4] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[5] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[6] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[7] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[8] <= (((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[9] <= (((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[10] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[11] <= (((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[12] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[13] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[14] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[15] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[16] <= (((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[17] <= (((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[18] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[19] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[20] <= (((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[21] <= (((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[22] <= (((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[23] <= (((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[24] <= ((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[0] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[25] <= ((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[1] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[26] <= ((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[2] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[27] <= ((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[3] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[28] <= ((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[4] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[29] <= ((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[5] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[20]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[30] <= ((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[6] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[19]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine2_next[31] <= ((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[7] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine2_data[18]);
end
always @(*) begin
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next <= 32'd0;
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[0] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[1] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[2] <= (((((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[3] <= (((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[4] <= (((((((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[5] <= (((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[6] <= (((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[7] <= (((((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[8] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[9] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[10] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[11] <= (((((((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[12] <= (((((((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[13] <= (((((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[14] <= (((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[15] <= (((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[16] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[17] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[18] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[19] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[20] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[21] <= (((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[22] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[23] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[24] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[16] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[25] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[17] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[26] <= (((((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[18] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[27] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[19] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[28] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[20] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[29] <= (((((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[21] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[28]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[30] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[22] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[27]);
    basesoc_ethmac_tx_crc_liteethmaccrcengine3_next[31] <= (((((((((((((((((((((((((basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[23] ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_tx_crc_liteethmaccrcengine3_data[26]);
end
always @(*) begin
    basesoc_ethmac_tx_crc_ce <= 1'd0;
    basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 <= 32'd0;
    basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
    basesoc_ethmac_tx_crc_data <= 32'd0;
    basesoc_ethmac_tx_crc_last_be0 <= 4'd0;
    basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 <= 4'd0;
    basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
    basesoc_ethmac_tx_crc_reset <= 1'd0;
    basesoc_ethmac_tx_crc_sink_ready <= 1'd0;
    basesoc_ethmac_tx_crc_source_first <= 1'd0;
    basesoc_ethmac_tx_crc_source_last <= 1'd0;
    basesoc_ethmac_tx_crc_source_payload_data <= 32'd0;
    basesoc_ethmac_tx_crc_source_payload_error <= 4'd0;
    basesoc_ethmac_tx_crc_source_payload_last_be <= 4'd0;
    basesoc_ethmac_tx_crc_source_valid <= 1'd0;
    basesoc_txdatapath_bufferizeendpoints_next_state <= 2'd0;
    basesoc_txdatapath_bufferizeendpoints_next_state <= basesoc_txdatapath_bufferizeendpoints_state;
    case (basesoc_txdatapath_bufferizeendpoints_state)
        1'd1: begin
            basesoc_ethmac_tx_crc_ce <= (basesoc_ethmac_tx_crc_sink_valid & basesoc_ethmac_tx_crc_source_ready);
            basesoc_ethmac_tx_crc_data <= basesoc_ethmac_tx_crc_sink_payload_data;
            basesoc_ethmac_tx_crc_last_be0 <= basesoc_ethmac_tx_crc_sink_payload_last_be;
            basesoc_ethmac_tx_crc_source_valid <= basesoc_ethmac_tx_crc_sink_valid;
            basesoc_ethmac_tx_crc_sink_ready <= basesoc_ethmac_tx_crc_source_ready;
            basesoc_ethmac_tx_crc_source_first <= basesoc_ethmac_tx_crc_sink_first;
            basesoc_ethmac_tx_crc_source_last <= basesoc_ethmac_tx_crc_sink_last;
            basesoc_ethmac_tx_crc_source_payload_data <= basesoc_ethmac_tx_crc_sink_payload_data;
            basesoc_ethmac_tx_crc_source_payload_last_be <= basesoc_ethmac_tx_crc_sink_payload_last_be;
            basesoc_ethmac_tx_crc_source_payload_error <= basesoc_ethmac_tx_crc_sink_payload_error;
            basesoc_ethmac_tx_crc_source_last <= 1'd0;
            basesoc_ethmac_tx_crc_source_payload_last_be <= 1'd0;
            if (basesoc_ethmac_tx_crc_sink_last) begin
                if (basesoc_ethmac_tx_crc_sink_payload_last_be[0]) begin
                    basesoc_ethmac_tx_crc_source_payload_data <= cases_slice_proxy0[31:0];
                end
                if (basesoc_ethmac_tx_crc_sink_payload_last_be[1]) begin
                    basesoc_ethmac_tx_crc_source_payload_data <= cases_slice_proxy1[31:0];
                end
                if (basesoc_ethmac_tx_crc_sink_payload_last_be[2]) begin
                    basesoc_ethmac_tx_crc_source_payload_data <= cases_slice_proxy2[31:0];
                end
                if (basesoc_ethmac_tx_crc_sink_payload_last_be[3]) begin
                    basesoc_ethmac_tx_crc_source_payload_data <= cases_slice_proxy3[31:0];
                end
                if ((1'd0 & (basesoc_ethmac_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    basesoc_ethmac_tx_crc_source_last <= 1'd1;
                    basesoc_ethmac_tx_crc_source_payload_last_be <= (basesoc_ethmac_tx_crc_sink_payload_last_be <<< 1'd0);
                end
            end else begin
                basesoc_ethmac_tx_crc_ce <= (basesoc_ethmac_tx_crc_sink_valid & basesoc_ethmac_tx_crc_source_ready);
            end
            if (((basesoc_ethmac_tx_crc_sink_valid & basesoc_ethmac_tx_crc_sink_last) & basesoc_ethmac_tx_crc_source_ready)) begin
                if ((1'd0 & (basesoc_ethmac_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    basesoc_txdatapath_bufferizeendpoints_next_state <= 1'd0;
                end else begin
                    basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 <= basesoc_ethmac_tx_crc_value;
                    basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
                    if (1'd0) begin
                        basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 <= (basesoc_ethmac_tx_crc_sink_payload_last_be >>> 3'd4);
                        basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end else begin
                        basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 <= basesoc_ethmac_tx_crc_sink_payload_last_be;
                        basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end
                    basesoc_txdatapath_bufferizeendpoints_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            basesoc_ethmac_tx_crc_source_valid <= 1'd1;
            basesoc_ethmac_tx_crc_source_last <= 1'd1;
            basesoc_ethmac_tx_crc_source_payload_data <= basesoc_ethmac_tx_crc_value;
            basesoc_ethmac_tx_crc_source_payload_last_be <= basesoc_ethmac_tx_crc_last_be2;
            if (basesoc_ethmac_tx_crc_last_be2[0]) begin
                basesoc_ethmac_tx_crc_source_payload_data <= basesoc_ethmac_tx_crc_crc_packet[31:24];
            end
            if (basesoc_ethmac_tx_crc_last_be2[1]) begin
                basesoc_ethmac_tx_crc_source_payload_data <= basesoc_ethmac_tx_crc_crc_packet[31:16];
            end
            if (basesoc_ethmac_tx_crc_last_be2[2]) begin
                basesoc_ethmac_tx_crc_source_payload_data <= basesoc_ethmac_tx_crc_crc_packet[31:8];
            end
            if (basesoc_ethmac_tx_crc_last_be2[3]) begin
                basesoc_ethmac_tx_crc_source_payload_data <= basesoc_ethmac_tx_crc_crc_packet[31:0];
            end
            if (basesoc_ethmac_tx_crc_source_ready) begin
                basesoc_txdatapath_bufferizeendpoints_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_ethmac_tx_crc_reset <= 1'd1;
            basesoc_ethmac_tx_crc_sink_ready <= 1'd1;
            if (basesoc_ethmac_tx_crc_sink_valid) begin
                basesoc_ethmac_tx_crc_sink_ready <= 1'd0;
                basesoc_txdatapath_bufferizeendpoints_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ethmac_tx_crc_pipe_valid_sink_ready = ((~basesoc_ethmac_tx_crc_pipe_valid_source_valid) | basesoc_ethmac_tx_crc_pipe_valid_source_ready);
assign basesoc_ethmac_tx_crc_pipe_valid_sink_valid = basesoc_ethmac_tx_crc_sink_sink_valid;
assign basesoc_ethmac_tx_crc_sink_sink_ready = basesoc_ethmac_tx_crc_pipe_valid_sink_ready;
assign basesoc_ethmac_tx_crc_pipe_valid_sink_first = basesoc_ethmac_tx_crc_sink_sink_first;
assign basesoc_ethmac_tx_crc_pipe_valid_sink_last = basesoc_ethmac_tx_crc_sink_sink_last;
assign basesoc_ethmac_tx_crc_pipe_valid_sink_payload_data = basesoc_ethmac_tx_crc_sink_sink_payload_data;
assign basesoc_ethmac_tx_crc_pipe_valid_sink_payload_last_be = basesoc_ethmac_tx_crc_sink_sink_payload_last_be;
assign basesoc_ethmac_tx_crc_pipe_valid_sink_payload_error = basesoc_ethmac_tx_crc_sink_sink_payload_error;
assign basesoc_ethmac_tx_crc_source_source_valid = basesoc_ethmac_tx_crc_pipe_valid_source_valid;
assign basesoc_ethmac_tx_crc_pipe_valid_source_ready = basesoc_ethmac_tx_crc_source_source_ready;
assign basesoc_ethmac_tx_crc_source_source_first = basesoc_ethmac_tx_crc_pipe_valid_source_first;
assign basesoc_ethmac_tx_crc_source_source_last = basesoc_ethmac_tx_crc_pipe_valid_source_last;
assign basesoc_ethmac_tx_crc_source_source_payload_data = basesoc_ethmac_tx_crc_pipe_valid_source_payload_data;
assign basesoc_ethmac_tx_crc_source_source_payload_last_be = basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be;
assign basesoc_ethmac_tx_crc_source_source_payload_error = basesoc_ethmac_tx_crc_pipe_valid_source_payload_error;
assign basesoc_ethmac_tx_preamble_source_payload_last_be = basesoc_ethmac_tx_preamble_sink_payload_last_be;
always @(*) begin
    basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= 1'd0;
    basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd0;
    basesoc_ethmac_tx_preamble_sink_ready <= 1'd0;
    basesoc_ethmac_tx_preamble_source_first <= 1'd0;
    basesoc_ethmac_tx_preamble_source_last <= 1'd0;
    basesoc_ethmac_tx_preamble_source_payload_data <= 32'd0;
    basesoc_ethmac_tx_preamble_source_payload_error <= 4'd0;
    basesoc_ethmac_tx_preamble_source_valid <= 1'd0;
    basesoc_txdatapath_liteethmacpreambleinserter_next_state <= 2'd0;
    basesoc_ethmac_tx_preamble_source_payload_data <= basesoc_ethmac_tx_preamble_sink_payload_data;
    basesoc_txdatapath_liteethmacpreambleinserter_next_state <= basesoc_txdatapath_liteethmacpreambleinserter_state;
    case (basesoc_txdatapath_liteethmacpreambleinserter_state)
        1'd1: begin
            basesoc_ethmac_tx_preamble_source_valid <= 1'd1;
            case (basesoc_ethmac_tx_preamble_count)
                1'd0: begin
                    basesoc_ethmac_tx_preamble_source_payload_data <= basesoc_ethmac_tx_preamble_preamble[31:0];
                end
                default: begin
                    basesoc_ethmac_tx_preamble_source_payload_data <= basesoc_ethmac_tx_preamble_preamble[63:32];
                end
            endcase
            if (basesoc_ethmac_tx_preamble_source_ready) begin
                if ((basesoc_ethmac_tx_preamble_count == 1'd1)) begin
                    basesoc_txdatapath_liteethmacpreambleinserter_next_state <= 2'd2;
                end else begin
                    basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= (basesoc_ethmac_tx_preamble_count + 1'd1);
                    basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd1;
                end
            end
        end
        2'd2: begin
            basesoc_ethmac_tx_preamble_source_valid <= basesoc_ethmac_tx_preamble_sink_valid;
            basesoc_ethmac_tx_preamble_sink_ready <= basesoc_ethmac_tx_preamble_source_ready;
            basesoc_ethmac_tx_preamble_source_first <= basesoc_ethmac_tx_preamble_sink_first;
            basesoc_ethmac_tx_preamble_source_last <= basesoc_ethmac_tx_preamble_sink_last;
            basesoc_ethmac_tx_preamble_source_payload_error <= basesoc_ethmac_tx_preamble_sink_payload_error;
            if (((basesoc_ethmac_tx_preamble_sink_valid & basesoc_ethmac_tx_preamble_sink_last) & basesoc_ethmac_tx_preamble_source_ready)) begin
                basesoc_txdatapath_liteethmacpreambleinserter_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_ethmac_tx_preamble_sink_ready <= 1'd1;
            basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= 1'd0;
            basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd1;
            if (basesoc_ethmac_tx_preamble_sink_valid) begin
                basesoc_ethmac_tx_preamble_sink_ready <= 1'd0;
                basesoc_txdatapath_liteethmacpreambleinserter_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ethmac_tx_cdc_cdc_sink_valid = basesoc_ethmac_tx_cdc_sink_sink_valid;
assign basesoc_ethmac_tx_cdc_sink_sink_ready = basesoc_ethmac_tx_cdc_cdc_sink_ready;
assign basesoc_ethmac_tx_cdc_cdc_sink_first = basesoc_ethmac_tx_cdc_sink_sink_first;
assign basesoc_ethmac_tx_cdc_cdc_sink_last = basesoc_ethmac_tx_cdc_sink_sink_last;
assign basesoc_ethmac_tx_cdc_cdc_sink_payload_data = basesoc_ethmac_tx_cdc_sink_sink_payload_data;
assign basesoc_ethmac_tx_cdc_cdc_sink_payload_last_be = basesoc_ethmac_tx_cdc_sink_sink_payload_last_be;
assign basesoc_ethmac_tx_cdc_cdc_sink_payload_error = basesoc_ethmac_tx_cdc_sink_sink_payload_error;
assign basesoc_ethmac_tx_cdc_source_source_valid = basesoc_ethmac_tx_cdc_cdc_source_valid;
assign basesoc_ethmac_tx_cdc_cdc_source_ready = basesoc_ethmac_tx_cdc_source_source_ready;
assign basesoc_ethmac_tx_cdc_source_source_first = basesoc_ethmac_tx_cdc_cdc_source_first;
assign basesoc_ethmac_tx_cdc_source_source_last = basesoc_ethmac_tx_cdc_cdc_source_last;
assign basesoc_ethmac_tx_cdc_source_source_payload_data = basesoc_ethmac_tx_cdc_cdc_source_payload_data;
assign basesoc_ethmac_tx_cdc_source_source_payload_last_be = basesoc_ethmac_tx_cdc_cdc_source_payload_last_be;
assign basesoc_ethmac_tx_cdc_source_source_payload_error = basesoc_ethmac_tx_cdc_cdc_source_payload_error;
assign basesoc_ethmac_tx_cdc_cdc_asyncfifo_din = {basesoc_ethmac_tx_cdc_cdc_fifo_in_last, basesoc_ethmac_tx_cdc_cdc_fifo_in_first, basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_error, basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_last_be, basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_data};
assign {basesoc_ethmac_tx_cdc_cdc_fifo_out_last, basesoc_ethmac_tx_cdc_cdc_fifo_out_first, basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_error, basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_last_be, basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_data} = basesoc_ethmac_tx_cdc_cdc_asyncfifo_dout;
assign basesoc_ethmac_tx_cdc_cdc_sink_ready = basesoc_ethmac_tx_cdc_cdc_asyncfifo_writable;
assign basesoc_ethmac_tx_cdc_cdc_asyncfifo_we = basesoc_ethmac_tx_cdc_cdc_sink_valid;
assign basesoc_ethmac_tx_cdc_cdc_fifo_in_first = basesoc_ethmac_tx_cdc_cdc_sink_first;
assign basesoc_ethmac_tx_cdc_cdc_fifo_in_last = basesoc_ethmac_tx_cdc_cdc_sink_last;
assign basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_data = basesoc_ethmac_tx_cdc_cdc_sink_payload_data;
assign basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_last_be = basesoc_ethmac_tx_cdc_cdc_sink_payload_last_be;
assign basesoc_ethmac_tx_cdc_cdc_fifo_in_payload_error = basesoc_ethmac_tx_cdc_cdc_sink_payload_error;
assign basesoc_ethmac_tx_cdc_cdc_source_valid = basesoc_ethmac_tx_cdc_cdc_asyncfifo_readable;
assign basesoc_ethmac_tx_cdc_cdc_source_first = basesoc_ethmac_tx_cdc_cdc_fifo_out_first;
assign basesoc_ethmac_tx_cdc_cdc_source_last = basesoc_ethmac_tx_cdc_cdc_fifo_out_last;
assign basesoc_ethmac_tx_cdc_cdc_source_payload_data = basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_data;
assign basesoc_ethmac_tx_cdc_cdc_source_payload_last_be = basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_last_be;
assign basesoc_ethmac_tx_cdc_cdc_source_payload_error = basesoc_ethmac_tx_cdc_cdc_fifo_out_payload_error;
assign basesoc_ethmac_tx_cdc_cdc_asyncfifo_re = basesoc_ethmac_tx_cdc_cdc_source_ready;
assign basesoc_ethmac_tx_cdc_cdc_graycounter0_ce = (basesoc_ethmac_tx_cdc_cdc_asyncfifo_writable & basesoc_ethmac_tx_cdc_cdc_asyncfifo_we);
assign basesoc_ethmac_tx_cdc_cdc_graycounter1_ce = (basesoc_ethmac_tx_cdc_cdc_asyncfifo_readable & basesoc_ethmac_tx_cdc_cdc_asyncfifo_re);
assign basesoc_ethmac_tx_cdc_cdc_asyncfifo_writable = (((basesoc_ethmac_tx_cdc_cdc_graycounter0_q[5] == basesoc_ethmac_tx_cdc_cdc_consume_wdomain[5]) | (basesoc_ethmac_tx_cdc_cdc_graycounter0_q[4] == basesoc_ethmac_tx_cdc_cdc_consume_wdomain[4])) | (basesoc_ethmac_tx_cdc_cdc_graycounter0_q[3:0] != basesoc_ethmac_tx_cdc_cdc_consume_wdomain[3:0]));
assign basesoc_ethmac_tx_cdc_cdc_asyncfifo_readable = (basesoc_ethmac_tx_cdc_cdc_graycounter1_q != basesoc_ethmac_tx_cdc_cdc_produce_rdomain);
assign basesoc_ethmac_tx_cdc_cdc_wrport_adr = basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary[4:0];
assign basesoc_ethmac_tx_cdc_cdc_wrport_dat_w = basesoc_ethmac_tx_cdc_cdc_asyncfifo_din;
assign basesoc_ethmac_tx_cdc_cdc_wrport_we = basesoc_ethmac_tx_cdc_cdc_graycounter0_ce;
assign basesoc_ethmac_tx_cdc_cdc_rdport_adr = basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign basesoc_ethmac_tx_cdc_cdc_asyncfifo_dout = basesoc_ethmac_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (basesoc_ethmac_tx_cdc_cdc_graycounter0_ce) begin
        basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary <= (basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary <= basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next = (basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary ^ basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (basesoc_ethmac_tx_cdc_cdc_graycounter1_ce) begin
        basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary <= (basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary <= basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next = (basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary ^ basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign basesoc_ethmac_tx_converter_converter_sink_valid = basesoc_ethmac_tx_converter_sink_valid;
assign basesoc_ethmac_tx_converter_converter_sink_first = basesoc_ethmac_tx_converter_sink_first;
assign basesoc_ethmac_tx_converter_converter_sink_last = basesoc_ethmac_tx_converter_sink_last;
assign basesoc_ethmac_tx_converter_sink_ready = basesoc_ethmac_tx_converter_converter_sink_ready;
always @(*) begin
    basesoc_ethmac_tx_converter_converter_sink_payload_data <= 40'd0;
    basesoc_ethmac_tx_converter_converter_sink_payload_data[7:0] <= basesoc_ethmac_tx_converter_sink_payload_data[7:0];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[8] <= basesoc_ethmac_tx_converter_sink_payload_last_be[0];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[9] <= basesoc_ethmac_tx_converter_sink_payload_error[0];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[17:10] <= basesoc_ethmac_tx_converter_sink_payload_data[15:8];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[18] <= basesoc_ethmac_tx_converter_sink_payload_last_be[1];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[19] <= basesoc_ethmac_tx_converter_sink_payload_error[1];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[27:20] <= basesoc_ethmac_tx_converter_sink_payload_data[23:16];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[28] <= basesoc_ethmac_tx_converter_sink_payload_last_be[2];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[29] <= basesoc_ethmac_tx_converter_sink_payload_error[2];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[37:30] <= basesoc_ethmac_tx_converter_sink_payload_data[31:24];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[38] <= basesoc_ethmac_tx_converter_sink_payload_last_be[3];
    basesoc_ethmac_tx_converter_converter_sink_payload_data[39] <= basesoc_ethmac_tx_converter_sink_payload_error[3];
end
assign basesoc_ethmac_tx_converter_source_valid = basesoc_ethmac_tx_converter_source_source_valid;
assign basesoc_ethmac_tx_converter_source_first = basesoc_ethmac_tx_converter_source_source_first;
assign basesoc_ethmac_tx_converter_source_last = basesoc_ethmac_tx_converter_source_source_last;
assign basesoc_ethmac_tx_converter_source_source_ready = basesoc_ethmac_tx_converter_source_ready;
assign {basesoc_ethmac_tx_converter_source_payload_error, basesoc_ethmac_tx_converter_source_payload_last_be, basesoc_ethmac_tx_converter_source_payload_data} = basesoc_ethmac_tx_converter_source_source_payload_data;
assign basesoc_ethmac_tx_converter_source_source_valid = basesoc_ethmac_tx_converter_converter_source_valid;
assign basesoc_ethmac_tx_converter_converter_source_ready = basesoc_ethmac_tx_converter_source_source_ready;
assign basesoc_ethmac_tx_converter_source_source_first = basesoc_ethmac_tx_converter_converter_source_first;
assign basesoc_ethmac_tx_converter_source_source_last = basesoc_ethmac_tx_converter_converter_source_last;
assign basesoc_ethmac_tx_converter_source_source_payload_data = basesoc_ethmac_tx_converter_converter_source_payload_data;
assign basesoc_ethmac_tx_converter_converter_first = (basesoc_ethmac_tx_converter_converter_mux == 1'd0);
assign basesoc_ethmac_tx_converter_converter_last = (basesoc_ethmac_tx_converter_converter_mux == 2'd3);
assign basesoc_ethmac_tx_converter_converter_source_valid = basesoc_ethmac_tx_converter_converter_sink_valid;
assign basesoc_ethmac_tx_converter_converter_source_first = (basesoc_ethmac_tx_converter_converter_sink_first & basesoc_ethmac_tx_converter_converter_first);
assign basesoc_ethmac_tx_converter_converter_source_last = (basesoc_ethmac_tx_converter_converter_sink_last & basesoc_ethmac_tx_converter_converter_last);
assign basesoc_ethmac_tx_converter_converter_sink_ready = (basesoc_ethmac_tx_converter_converter_last & basesoc_ethmac_tx_converter_converter_source_ready);
always @(*) begin
    basesoc_ethmac_tx_converter_converter_source_payload_data <= 10'd0;
    case (basesoc_ethmac_tx_converter_converter_mux)
        1'd0: begin
            basesoc_ethmac_tx_converter_converter_source_payload_data <= basesoc_ethmac_tx_converter_converter_sink_payload_data[9:0];
        end
        1'd1: begin
            basesoc_ethmac_tx_converter_converter_source_payload_data <= basesoc_ethmac_tx_converter_converter_sink_payload_data[19:10];
        end
        2'd2: begin
            basesoc_ethmac_tx_converter_converter_source_payload_data <= basesoc_ethmac_tx_converter_converter_sink_payload_data[29:20];
        end
        default: begin
            basesoc_ethmac_tx_converter_converter_source_payload_data <= basesoc_ethmac_tx_converter_converter_sink_payload_data[39:30];
        end
    endcase
end
assign basesoc_ethmac_tx_converter_converter_source_payload_valid_token_count = basesoc_ethmac_tx_converter_converter_last;
always @(*) begin
    basesoc_ethmac_tx_last_be_sink_ready <= 1'd0;
    basesoc_ethmac_tx_last_be_source_first <= 1'd0;
    basesoc_ethmac_tx_last_be_source_last <= 1'd0;
    basesoc_ethmac_tx_last_be_source_payload_data <= 8'd0;
    basesoc_ethmac_tx_last_be_source_payload_error <= 1'd0;
    basesoc_ethmac_tx_last_be_source_payload_last_be <= 1'd0;
    basesoc_ethmac_tx_last_be_source_valid <= 1'd0;
    basesoc_txdatapath_liteethmactxlastbe_next_state <= 1'd0;
    basesoc_txdatapath_liteethmactxlastbe_next_state <= basesoc_txdatapath_liteethmactxlastbe_state;
    case (basesoc_txdatapath_liteethmactxlastbe_state)
        1'd1: begin
            basesoc_ethmac_tx_last_be_sink_ready <= 1'd1;
            if ((basesoc_ethmac_tx_last_be_sink_valid & basesoc_ethmac_tx_last_be_sink_last)) begin
                basesoc_txdatapath_liteethmactxlastbe_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_ethmac_tx_last_be_source_valid <= basesoc_ethmac_tx_last_be_sink_valid;
            basesoc_ethmac_tx_last_be_sink_ready <= basesoc_ethmac_tx_last_be_source_ready;
            basesoc_ethmac_tx_last_be_source_first <= basesoc_ethmac_tx_last_be_sink_first;
            basesoc_ethmac_tx_last_be_source_last <= basesoc_ethmac_tx_last_be_sink_last;
            basesoc_ethmac_tx_last_be_source_payload_data <= basesoc_ethmac_tx_last_be_sink_payload_data;
            basesoc_ethmac_tx_last_be_source_payload_last_be <= basesoc_ethmac_tx_last_be_sink_payload_last_be;
            basesoc_ethmac_tx_last_be_source_payload_error <= basesoc_ethmac_tx_last_be_sink_payload_error;
            basesoc_ethmac_tx_last_be_source_last <= (basesoc_ethmac_tx_last_be_sink_payload_last_be != 1'd0);
            if ((basesoc_ethmac_tx_last_be_sink_valid & basesoc_ethmac_tx_last_be_sink_ready)) begin
                if ((basesoc_ethmac_tx_last_be_source_last & (~basesoc_ethmac_tx_last_be_sink_last))) begin
                    basesoc_txdatapath_liteethmactxlastbe_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= 4'd0;
    basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd0;
    basesoc_ethmac_tx_gap_sink_ready <= 1'd0;
    basesoc_ethmac_tx_gap_source_first <= 1'd0;
    basesoc_ethmac_tx_gap_source_last <= 1'd0;
    basesoc_ethmac_tx_gap_source_payload_data <= 8'd0;
    basesoc_ethmac_tx_gap_source_payload_error <= 1'd0;
    basesoc_ethmac_tx_gap_source_payload_last_be <= 1'd0;
    basesoc_ethmac_tx_gap_source_valid <= 1'd0;
    basesoc_txdatapath_liteethmacgap_next_state <= 1'd0;
    basesoc_txdatapath_liteethmacgap_next_state <= basesoc_txdatapath_liteethmacgap_state;
    case (basesoc_txdatapath_liteethmacgap_state)
        1'd1: begin
            basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= (basesoc_ethmac_tx_gap_counter + 1'd1);
            basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd1;
            if ((basesoc_ethmac_tx_gap_counter == 4'd11)) begin
                basesoc_txdatapath_liteethmacgap_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= 1'd0;
            basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd1;
            basesoc_ethmac_tx_gap_source_valid <= basesoc_ethmac_tx_gap_sink_valid;
            basesoc_ethmac_tx_gap_sink_ready <= basesoc_ethmac_tx_gap_source_ready;
            basesoc_ethmac_tx_gap_source_first <= basesoc_ethmac_tx_gap_sink_first;
            basesoc_ethmac_tx_gap_source_last <= basesoc_ethmac_tx_gap_sink_last;
            basesoc_ethmac_tx_gap_source_payload_data <= basesoc_ethmac_tx_gap_sink_payload_data;
            basesoc_ethmac_tx_gap_source_payload_last_be <= basesoc_ethmac_tx_gap_sink_payload_last_be;
            basesoc_ethmac_tx_gap_source_payload_error <= basesoc_ethmac_tx_gap_sink_payload_error;
            if (((basesoc_ethmac_tx_gap_sink_valid & basesoc_ethmac_tx_gap_sink_last) & basesoc_ethmac_tx_gap_sink_ready)) begin
                basesoc_txdatapath_liteethmacgap_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ethmac_tx_padding_sink_valid = basesoc_ethmac_sink_valid;
assign basesoc_ethmac_sink_ready = basesoc_ethmac_tx_padding_sink_ready;
assign basesoc_ethmac_tx_padding_sink_first = basesoc_ethmac_sink_first;
assign basesoc_ethmac_tx_padding_sink_last = basesoc_ethmac_sink_last;
assign basesoc_ethmac_tx_padding_sink_payload_data = basesoc_ethmac_sink_payload_data;
assign basesoc_ethmac_tx_padding_sink_payload_last_be = basesoc_ethmac_sink_payload_last_be;
assign basesoc_ethmac_tx_padding_sink_payload_error = basesoc_ethmac_sink_payload_error;
assign basesoc_ethmac_tx_crc_sink_sink_valid = basesoc_ethmac_tx_padding_source_valid;
assign basesoc_ethmac_tx_padding_source_ready = basesoc_ethmac_tx_crc_sink_sink_ready;
assign basesoc_ethmac_tx_crc_sink_sink_first = basesoc_ethmac_tx_padding_source_first;
assign basesoc_ethmac_tx_crc_sink_sink_last = basesoc_ethmac_tx_padding_source_last;
assign basesoc_ethmac_tx_crc_sink_sink_payload_data = basesoc_ethmac_tx_padding_source_payload_data;
assign basesoc_ethmac_tx_crc_sink_sink_payload_last_be = basesoc_ethmac_tx_padding_source_payload_last_be;
assign basesoc_ethmac_tx_crc_sink_sink_payload_error = basesoc_ethmac_tx_padding_source_payload_error;
assign basesoc_ethmac_tx_preamble_sink_valid = basesoc_ethmac_tx_crc_source_valid;
assign basesoc_ethmac_tx_crc_source_ready = basesoc_ethmac_tx_preamble_sink_ready;
assign basesoc_ethmac_tx_preamble_sink_first = basesoc_ethmac_tx_crc_source_first;
assign basesoc_ethmac_tx_preamble_sink_last = basesoc_ethmac_tx_crc_source_last;
assign basesoc_ethmac_tx_preamble_sink_payload_data = basesoc_ethmac_tx_crc_source_payload_data;
assign basesoc_ethmac_tx_preamble_sink_payload_last_be = basesoc_ethmac_tx_crc_source_payload_last_be;
assign basesoc_ethmac_tx_preamble_sink_payload_error = basesoc_ethmac_tx_crc_source_payload_error;
assign basesoc_ethmac_tx_cdc_sink_sink_valid = basesoc_ethmac_tx_preamble_source_valid;
assign basesoc_ethmac_tx_preamble_source_ready = basesoc_ethmac_tx_cdc_sink_sink_ready;
assign basesoc_ethmac_tx_cdc_sink_sink_first = basesoc_ethmac_tx_preamble_source_first;
assign basesoc_ethmac_tx_cdc_sink_sink_last = basesoc_ethmac_tx_preamble_source_last;
assign basesoc_ethmac_tx_cdc_sink_sink_payload_data = basesoc_ethmac_tx_preamble_source_payload_data;
assign basesoc_ethmac_tx_cdc_sink_sink_payload_last_be = basesoc_ethmac_tx_preamble_source_payload_last_be;
assign basesoc_ethmac_tx_cdc_sink_sink_payload_error = basesoc_ethmac_tx_preamble_source_payload_error;
assign basesoc_ethmac_tx_converter_sink_valid = basesoc_ethmac_tx_cdc_source_source_valid;
assign basesoc_ethmac_tx_cdc_source_source_ready = basesoc_ethmac_tx_converter_sink_ready;
assign basesoc_ethmac_tx_converter_sink_first = basesoc_ethmac_tx_cdc_source_source_first;
assign basesoc_ethmac_tx_converter_sink_last = basesoc_ethmac_tx_cdc_source_source_last;
assign basesoc_ethmac_tx_converter_sink_payload_data = basesoc_ethmac_tx_cdc_source_source_payload_data;
assign basesoc_ethmac_tx_converter_sink_payload_last_be = basesoc_ethmac_tx_cdc_source_source_payload_last_be;
assign basesoc_ethmac_tx_converter_sink_payload_error = basesoc_ethmac_tx_cdc_source_source_payload_error;
assign basesoc_ethmac_tx_last_be_sink_valid = basesoc_ethmac_tx_converter_source_valid;
assign basesoc_ethmac_tx_converter_source_ready = basesoc_ethmac_tx_last_be_sink_ready;
assign basesoc_ethmac_tx_last_be_sink_first = basesoc_ethmac_tx_converter_source_first;
assign basesoc_ethmac_tx_last_be_sink_last = basesoc_ethmac_tx_converter_source_last;
assign basesoc_ethmac_tx_last_be_sink_payload_data = basesoc_ethmac_tx_converter_source_payload_data;
assign basesoc_ethmac_tx_last_be_sink_payload_last_be = basesoc_ethmac_tx_converter_source_payload_last_be;
assign basesoc_ethmac_tx_last_be_sink_payload_error = basesoc_ethmac_tx_converter_source_payload_error;
assign basesoc_ethmac_tx_gap_sink_valid = basesoc_ethmac_tx_last_be_source_valid;
assign basesoc_ethmac_tx_last_be_source_ready = basesoc_ethmac_tx_gap_sink_ready;
assign basesoc_ethmac_tx_gap_sink_first = basesoc_ethmac_tx_last_be_source_first;
assign basesoc_ethmac_tx_gap_sink_last = basesoc_ethmac_tx_last_be_source_last;
assign basesoc_ethmac_tx_gap_sink_payload_data = basesoc_ethmac_tx_last_be_source_payload_data;
assign basesoc_ethmac_tx_gap_sink_payload_last_be = basesoc_ethmac_tx_last_be_source_payload_last_be;
assign basesoc_ethmac_tx_gap_sink_payload_error = basesoc_ethmac_tx_last_be_source_payload_error;
assign ethphy_sink_valid = basesoc_ethmac_tx_gap_source_valid;
assign basesoc_ethmac_tx_gap_source_ready = ethphy_sink_ready;
assign ethphy_sink_first = basesoc_ethmac_tx_gap_source_first;
assign ethphy_sink_last = basesoc_ethmac_tx_gap_source_last;
assign ethphy_sink_payload_data = basesoc_ethmac_tx_gap_source_payload_data;
assign ethphy_sink_payload_last_be = basesoc_ethmac_tx_gap_source_payload_last_be;
assign ethphy_sink_payload_error = basesoc_ethmac_tx_gap_source_payload_error;
assign basesoc_ethmac_pulsesynchronizer0_i = basesoc_ethmac_rx_preamble_error;
assign basesoc_ethmac_pulsesynchronizer1_i = basesoc_ethmac_liteethmaccrc32checker_error;
assign basesoc_ethmac_rx_last_be_source_valid = basesoc_ethmac_rx_last_be_sink_valid;
assign basesoc_ethmac_rx_last_be_sink_ready = basesoc_ethmac_rx_last_be_source_ready;
assign basesoc_ethmac_rx_last_be_source_first = basesoc_ethmac_rx_last_be_sink_first;
assign basesoc_ethmac_rx_last_be_source_last = basesoc_ethmac_rx_last_be_sink_last;
assign basesoc_ethmac_rx_last_be_source_payload_data = basesoc_ethmac_rx_last_be_sink_payload_data;
assign basesoc_ethmac_rx_last_be_source_payload_error = basesoc_ethmac_rx_last_be_sink_payload_error;
always @(*) begin
    basesoc_ethmac_rx_last_be_source_payload_last_be <= 1'd0;
    basesoc_ethmac_rx_last_be_source_payload_last_be <= basesoc_ethmac_rx_last_be_sink_payload_last_be;
    if (1'd1) begin
        basesoc_ethmac_rx_last_be_source_payload_last_be <= basesoc_ethmac_rx_last_be_sink_last;
    end
end
assign basesoc_ethmac_rx_converter_converter_sink_valid = basesoc_ethmac_rx_converter_sink_valid;
assign basesoc_ethmac_rx_converter_converter_sink_first = basesoc_ethmac_rx_converter_sink_first;
assign basesoc_ethmac_rx_converter_converter_sink_last = basesoc_ethmac_rx_converter_sink_last;
assign basesoc_ethmac_rx_converter_sink_ready = basesoc_ethmac_rx_converter_converter_sink_ready;
assign basesoc_ethmac_rx_converter_converter_sink_payload_data = {basesoc_ethmac_rx_converter_sink_payload_error, basesoc_ethmac_rx_converter_sink_payload_last_be, basesoc_ethmac_rx_converter_sink_payload_data};
assign basesoc_ethmac_rx_converter_source_valid = basesoc_ethmac_rx_converter_source_source_valid;
assign basesoc_ethmac_rx_converter_source_first = basesoc_ethmac_rx_converter_source_source_first;
assign basesoc_ethmac_rx_converter_source_last = basesoc_ethmac_rx_converter_source_source_last;
assign basesoc_ethmac_rx_converter_source_source_ready = basesoc_ethmac_rx_converter_source_ready;
always @(*) begin
    basesoc_ethmac_rx_converter_source_payload_data <= 32'd0;
    basesoc_ethmac_rx_converter_source_payload_data[7:0] <= basesoc_ethmac_rx_converter_source_source_payload_data[7:0];
    basesoc_ethmac_rx_converter_source_payload_data[15:8] <= basesoc_ethmac_rx_converter_source_source_payload_data[17:10];
    basesoc_ethmac_rx_converter_source_payload_data[23:16] <= basesoc_ethmac_rx_converter_source_source_payload_data[27:20];
    basesoc_ethmac_rx_converter_source_payload_data[31:24] <= basesoc_ethmac_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
    basesoc_ethmac_rx_converter_source_payload_last_be <= 4'd0;
    basesoc_ethmac_rx_converter_source_payload_last_be[0] <= basesoc_ethmac_rx_converter_source_source_payload_data[8];
    basesoc_ethmac_rx_converter_source_payload_last_be[1] <= basesoc_ethmac_rx_converter_source_source_payload_data[18];
    basesoc_ethmac_rx_converter_source_payload_last_be[2] <= basesoc_ethmac_rx_converter_source_source_payload_data[28];
    basesoc_ethmac_rx_converter_source_payload_last_be[3] <= basesoc_ethmac_rx_converter_source_source_payload_data[38];
end
always @(*) begin
    basesoc_ethmac_rx_converter_source_payload_error <= 4'd0;
    basesoc_ethmac_rx_converter_source_payload_error[0] <= basesoc_ethmac_rx_converter_source_source_payload_data[9];
    basesoc_ethmac_rx_converter_source_payload_error[1] <= basesoc_ethmac_rx_converter_source_source_payload_data[19];
    basesoc_ethmac_rx_converter_source_payload_error[2] <= basesoc_ethmac_rx_converter_source_source_payload_data[29];
    basesoc_ethmac_rx_converter_source_payload_error[3] <= basesoc_ethmac_rx_converter_source_source_payload_data[39];
end
assign basesoc_ethmac_rx_converter_source_source_valid = basesoc_ethmac_rx_converter_converter_source_valid;
assign basesoc_ethmac_rx_converter_converter_source_ready = basesoc_ethmac_rx_converter_source_source_ready;
assign basesoc_ethmac_rx_converter_source_source_first = basesoc_ethmac_rx_converter_converter_source_first;
assign basesoc_ethmac_rx_converter_source_source_last = basesoc_ethmac_rx_converter_converter_source_last;
assign basesoc_ethmac_rx_converter_source_source_payload_data = basesoc_ethmac_rx_converter_converter_source_payload_data;
assign basesoc_ethmac_rx_converter_converter_sink_ready = ((~basesoc_ethmac_rx_converter_converter_strobe_all) | basesoc_ethmac_rx_converter_converter_source_ready);
assign basesoc_ethmac_rx_converter_converter_source_valid = basesoc_ethmac_rx_converter_converter_strobe_all;
assign basesoc_ethmac_rx_converter_converter_load_part = (basesoc_ethmac_rx_converter_converter_sink_valid & basesoc_ethmac_rx_converter_converter_sink_ready);
assign basesoc_ethmac_rx_cdc_cdc_sink_valid = basesoc_ethmac_rx_cdc_sink_sink_valid;
assign basesoc_ethmac_rx_cdc_sink_sink_ready = basesoc_ethmac_rx_cdc_cdc_sink_ready;
assign basesoc_ethmac_rx_cdc_cdc_sink_first = basesoc_ethmac_rx_cdc_sink_sink_first;
assign basesoc_ethmac_rx_cdc_cdc_sink_last = basesoc_ethmac_rx_cdc_sink_sink_last;
assign basesoc_ethmac_rx_cdc_cdc_sink_payload_data = basesoc_ethmac_rx_cdc_sink_sink_payload_data;
assign basesoc_ethmac_rx_cdc_cdc_sink_payload_last_be = basesoc_ethmac_rx_cdc_sink_sink_payload_last_be;
assign basesoc_ethmac_rx_cdc_cdc_sink_payload_error = basesoc_ethmac_rx_cdc_sink_sink_payload_error;
assign basesoc_ethmac_rx_cdc_source_source_valid = basesoc_ethmac_rx_cdc_cdc_source_valid;
assign basesoc_ethmac_rx_cdc_cdc_source_ready = basesoc_ethmac_rx_cdc_source_source_ready;
assign basesoc_ethmac_rx_cdc_source_source_first = basesoc_ethmac_rx_cdc_cdc_source_first;
assign basesoc_ethmac_rx_cdc_source_source_last = basesoc_ethmac_rx_cdc_cdc_source_last;
assign basesoc_ethmac_rx_cdc_source_source_payload_data = basesoc_ethmac_rx_cdc_cdc_source_payload_data;
assign basesoc_ethmac_rx_cdc_source_source_payload_last_be = basesoc_ethmac_rx_cdc_cdc_source_payload_last_be;
assign basesoc_ethmac_rx_cdc_source_source_payload_error = basesoc_ethmac_rx_cdc_cdc_source_payload_error;
assign basesoc_ethmac_rx_cdc_cdc_asyncfifo_din = {basesoc_ethmac_rx_cdc_cdc_fifo_in_last, basesoc_ethmac_rx_cdc_cdc_fifo_in_first, basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_error, basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_last_be, basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_data};
assign {basesoc_ethmac_rx_cdc_cdc_fifo_out_last, basesoc_ethmac_rx_cdc_cdc_fifo_out_first, basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_error, basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_last_be, basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_data} = basesoc_ethmac_rx_cdc_cdc_asyncfifo_dout;
assign basesoc_ethmac_rx_cdc_cdc_sink_ready = basesoc_ethmac_rx_cdc_cdc_asyncfifo_writable;
assign basesoc_ethmac_rx_cdc_cdc_asyncfifo_we = basesoc_ethmac_rx_cdc_cdc_sink_valid;
assign basesoc_ethmac_rx_cdc_cdc_fifo_in_first = basesoc_ethmac_rx_cdc_cdc_sink_first;
assign basesoc_ethmac_rx_cdc_cdc_fifo_in_last = basesoc_ethmac_rx_cdc_cdc_sink_last;
assign basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_data = basesoc_ethmac_rx_cdc_cdc_sink_payload_data;
assign basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_last_be = basesoc_ethmac_rx_cdc_cdc_sink_payload_last_be;
assign basesoc_ethmac_rx_cdc_cdc_fifo_in_payload_error = basesoc_ethmac_rx_cdc_cdc_sink_payload_error;
assign basesoc_ethmac_rx_cdc_cdc_source_valid = basesoc_ethmac_rx_cdc_cdc_asyncfifo_readable;
assign basesoc_ethmac_rx_cdc_cdc_source_first = basesoc_ethmac_rx_cdc_cdc_fifo_out_first;
assign basesoc_ethmac_rx_cdc_cdc_source_last = basesoc_ethmac_rx_cdc_cdc_fifo_out_last;
assign basesoc_ethmac_rx_cdc_cdc_source_payload_data = basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_data;
assign basesoc_ethmac_rx_cdc_cdc_source_payload_last_be = basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_last_be;
assign basesoc_ethmac_rx_cdc_cdc_source_payload_error = basesoc_ethmac_rx_cdc_cdc_fifo_out_payload_error;
assign basesoc_ethmac_rx_cdc_cdc_asyncfifo_re = basesoc_ethmac_rx_cdc_cdc_source_ready;
assign basesoc_ethmac_rx_cdc_cdc_graycounter0_ce = (basesoc_ethmac_rx_cdc_cdc_asyncfifo_writable & basesoc_ethmac_rx_cdc_cdc_asyncfifo_we);
assign basesoc_ethmac_rx_cdc_cdc_graycounter1_ce = (basesoc_ethmac_rx_cdc_cdc_asyncfifo_readable & basesoc_ethmac_rx_cdc_cdc_asyncfifo_re);
assign basesoc_ethmac_rx_cdc_cdc_asyncfifo_writable = (((basesoc_ethmac_rx_cdc_cdc_graycounter0_q[5] == basesoc_ethmac_rx_cdc_cdc_consume_wdomain[5]) | (basesoc_ethmac_rx_cdc_cdc_graycounter0_q[4] == basesoc_ethmac_rx_cdc_cdc_consume_wdomain[4])) | (basesoc_ethmac_rx_cdc_cdc_graycounter0_q[3:0] != basesoc_ethmac_rx_cdc_cdc_consume_wdomain[3:0]));
assign basesoc_ethmac_rx_cdc_cdc_asyncfifo_readable = (basesoc_ethmac_rx_cdc_cdc_graycounter1_q != basesoc_ethmac_rx_cdc_cdc_produce_rdomain);
assign basesoc_ethmac_rx_cdc_cdc_wrport_adr = basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary[4:0];
assign basesoc_ethmac_rx_cdc_cdc_wrport_dat_w = basesoc_ethmac_rx_cdc_cdc_asyncfifo_din;
assign basesoc_ethmac_rx_cdc_cdc_wrport_we = basesoc_ethmac_rx_cdc_cdc_graycounter0_ce;
assign basesoc_ethmac_rx_cdc_cdc_rdport_adr = basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign basesoc_ethmac_rx_cdc_cdc_asyncfifo_dout = basesoc_ethmac_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (basesoc_ethmac_rx_cdc_cdc_graycounter0_ce) begin
        basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary <= (basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary <= basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next = (basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary ^ basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (basesoc_ethmac_rx_cdc_cdc_graycounter1_ce) begin
        basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary <= (basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary <= basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next = (basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary ^ basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign basesoc_ethmac_rx_preamble_source_payload_data = basesoc_ethmac_rx_preamble_sink_payload_data;
assign basesoc_ethmac_rx_preamble_source_payload_last_be = basesoc_ethmac_rx_preamble_sink_payload_last_be;
always @(*) begin
    basesoc_ethmac_rx_preamble_error <= 1'd0;
    basesoc_ethmac_rx_preamble_sink_ready <= 1'd0;
    basesoc_ethmac_rx_preamble_source_first <= 1'd0;
    basesoc_ethmac_rx_preamble_source_last <= 1'd0;
    basesoc_ethmac_rx_preamble_source_payload_error <= 4'd0;
    basesoc_ethmac_rx_preamble_source_valid <= 1'd0;
    basesoc_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
    basesoc_rxdatapath_liteethmacpreamblechecker_next_state <= basesoc_rxdatapath_liteethmacpreamblechecker_state;
    case (basesoc_rxdatapath_liteethmacpreamblechecker_state)
        1'd1: begin
            basesoc_ethmac_rx_preamble_source_valid <= basesoc_ethmac_rx_preamble_sink_valid;
            basesoc_ethmac_rx_preamble_sink_ready <= basesoc_ethmac_rx_preamble_source_ready;
            basesoc_ethmac_rx_preamble_source_first <= basesoc_ethmac_rx_preamble_sink_first;
            basesoc_ethmac_rx_preamble_source_last <= basesoc_ethmac_rx_preamble_sink_last;
            basesoc_ethmac_rx_preamble_source_payload_error <= basesoc_ethmac_rx_preamble_sink_payload_error;
            if (((basesoc_ethmac_rx_preamble_source_valid & basesoc_ethmac_rx_preamble_source_last) & basesoc_ethmac_rx_preamble_source_ready)) begin
                basesoc_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_ethmac_rx_preamble_sink_ready <= 1'd1;
            if (((basesoc_ethmac_rx_preamble_sink_valid & (~basesoc_ethmac_rx_preamble_sink_last)) & (basesoc_ethmac_rx_preamble_sink_payload_data == basesoc_ethmac_rx_preamble_preamble[63:32]))) begin
                basesoc_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd1;
            end
            if ((basesoc_ethmac_rx_preamble_sink_valid & basesoc_ethmac_rx_preamble_sink_last)) begin
                basesoc_ethmac_rx_preamble_error <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ethmac_pulsesynchronizer0_o = (basesoc_ethmac_pulsesynchronizer0_toggle_o ^ basesoc_ethmac_pulsesynchronizer0_toggle_o_r);
assign basesoc_ethmac_liteethmaccrc32checker_fifo_full = (basesoc_ethmac_liteethmaccrc32checker_syncfifo_level == 1'd1);
assign basesoc_ethmac_liteethmaccrc32checker_fifo_in = (basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid & ((~basesoc_ethmac_liteethmaccrc32checker_fifo_full) | basesoc_ethmac_liteethmaccrc32checker_fifo_out));
assign basesoc_ethmac_liteethmaccrc32checker_fifo_out = (basesoc_ethmac_liteethmaccrc32checker_source_source_valid & basesoc_ethmac_liteethmaccrc32checker_source_source_ready);
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_first = basesoc_ethmac_liteethmaccrc32checker_sink_sink_first;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_last = basesoc_ethmac_liteethmaccrc32checker_sink_sink_last;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_data = basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_data;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_last_be = basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_error = basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_error;
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid <= basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid;
    basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid <= basesoc_ethmac_liteethmaccrc32checker_fifo_in;
end
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_ready;
    basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready <= basesoc_ethmac_liteethmaccrc32checker_fifo_in;
end
assign basesoc_ethmac_liteethmaccrc32checker_crc_data = basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_data;
assign basesoc_ethmac_liteethmaccrc32checker_crc_last_be0 = basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be;
assign basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid = basesoc_ethmac_bufferizeendpoints_source_source_valid;
assign basesoc_ethmac_bufferizeendpoints_source_source_ready = basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready;
assign basesoc_ethmac_liteethmaccrc32checker_sink_sink_first = basesoc_ethmac_bufferizeendpoints_source_source_first;
assign basesoc_ethmac_liteethmaccrc32checker_sink_sink_last = basesoc_ethmac_bufferizeendpoints_source_source_last;
assign basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_data = basesoc_ethmac_bufferizeendpoints_source_source_payload_data;
assign basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be = basesoc_ethmac_bufferizeendpoints_source_source_payload_last_be;
assign basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_error = basesoc_ethmac_bufferizeendpoints_source_source_payload_error;
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 <= 4'd0;
    if ((basesoc_ethmac_liteethmaccrc32checker_crc_last_be0 != 1'd0)) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 <= basesoc_ethmac_liteethmaccrc32checker_crc_last_be0;
    end else begin
        basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 <= 4'd8;
    end
end
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data = basesoc_ethmac_liteethmaccrc32checker_crc_data[7:0];
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data = basesoc_ethmac_liteethmaccrc32checker_crc_data[15:0];
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data = basesoc_ethmac_liteethmaccrc32checker_crc_data[23:0];
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data = basesoc_ethmac_liteethmaccrc32checker_crc_data[31:0];
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last = basesoc_ethmac_liteethmaccrc32checker_crc_reg;
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last = basesoc_ethmac_liteethmaccrc32checker_crc_reg;
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last = basesoc_ethmac_liteethmaccrc32checker_crc_reg;
assign basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last = basesoc_ethmac_liteethmaccrc32checker_crc_reg;
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_error0 <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_value <= 32'd0;
    if (basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[0]) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_value <= {t_slice_proxy159[0], t_slice_proxy158[1], t_slice_proxy157[2], t_slice_proxy156[3], t_slice_proxy155[4], t_slice_proxy154[5], t_slice_proxy153[6], t_slice_proxy152[7], t_slice_proxy151[8], t_slice_proxy150[9], t_slice_proxy149[10], t_slice_proxy148[11], t_slice_proxy147[12], t_slice_proxy146[13], t_slice_proxy145[14], t_slice_proxy144[15], t_slice_proxy143[16], t_slice_proxy142[17], t_slice_proxy141[18], t_slice_proxy140[19], t_slice_proxy139[20], t_slice_proxy138[21], t_slice_proxy137[22], t_slice_proxy136[23], t_slice_proxy135[24], t_slice_proxy134[25], t_slice_proxy133[26], t_slice_proxy132[27], t_slice_proxy131[28], t_slice_proxy130[29], t_slice_proxy129[30], t_slice_proxy128[31]};
        basesoc_ethmac_liteethmaccrc32checker_crc_error0 <= (basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next != 32'd3338984827);
    end
    if (basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[1]) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_value <= {t_slice_proxy191[0], t_slice_proxy190[1], t_slice_proxy189[2], t_slice_proxy188[3], t_slice_proxy187[4], t_slice_proxy186[5], t_slice_proxy185[6], t_slice_proxy184[7], t_slice_proxy183[8], t_slice_proxy182[9], t_slice_proxy181[10], t_slice_proxy180[11], t_slice_proxy179[12], t_slice_proxy178[13], t_slice_proxy177[14], t_slice_proxy176[15], t_slice_proxy175[16], t_slice_proxy174[17], t_slice_proxy173[18], t_slice_proxy172[19], t_slice_proxy171[20], t_slice_proxy170[21], t_slice_proxy169[22], t_slice_proxy168[23], t_slice_proxy167[24], t_slice_proxy166[25], t_slice_proxy165[26], t_slice_proxy164[27], t_slice_proxy163[28], t_slice_proxy162[29], t_slice_proxy161[30], t_slice_proxy160[31]};
        basesoc_ethmac_liteethmaccrc32checker_crc_error0 <= (basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next != 32'd3338984827);
    end
    if (basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[2]) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_value <= {t_slice_proxy223[0], t_slice_proxy222[1], t_slice_proxy221[2], t_slice_proxy220[3], t_slice_proxy219[4], t_slice_proxy218[5], t_slice_proxy217[6], t_slice_proxy216[7], t_slice_proxy215[8], t_slice_proxy214[9], t_slice_proxy213[10], t_slice_proxy212[11], t_slice_proxy211[12], t_slice_proxy210[13], t_slice_proxy209[14], t_slice_proxy208[15], t_slice_proxy207[16], t_slice_proxy206[17], t_slice_proxy205[18], t_slice_proxy204[19], t_slice_proxy203[20], t_slice_proxy202[21], t_slice_proxy201[22], t_slice_proxy200[23], t_slice_proxy199[24], t_slice_proxy198[25], t_slice_proxy197[26], t_slice_proxy196[27], t_slice_proxy195[28], t_slice_proxy194[29], t_slice_proxy193[30], t_slice_proxy192[31]};
        basesoc_ethmac_liteethmaccrc32checker_crc_error0 <= (basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next != 32'd3338984827);
    end
    if (basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[3]) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_value <= {t_slice_proxy255[0], t_slice_proxy254[1], t_slice_proxy253[2], t_slice_proxy252[3], t_slice_proxy251[4], t_slice_proxy250[5], t_slice_proxy249[6], t_slice_proxy248[7], t_slice_proxy247[8], t_slice_proxy246[9], t_slice_proxy245[10], t_slice_proxy244[11], t_slice_proxy243[12], t_slice_proxy242[13], t_slice_proxy241[14], t_slice_proxy240[15], t_slice_proxy239[16], t_slice_proxy238[17], t_slice_proxy237[18], t_slice_proxy236[19], t_slice_proxy235[20], t_slice_proxy234[21], t_slice_proxy233[22], t_slice_proxy232[23], t_slice_proxy231[24], t_slice_proxy230[25], t_slice_proxy229[26], t_slice_proxy228[27], t_slice_proxy227[28], t_slice_proxy226[29], t_slice_proxy225[30], t_slice_proxy224[31]};
        basesoc_ethmac_liteethmaccrc32checker_crc_error0 <= (basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next != 32'd3338984827);
    end
end
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next <= 32'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[0] <= (((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[1] <= (((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[2] <= (((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[3] <= (((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[4] <= (((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[5] <= (((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[6] <= (((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[7] <= (((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[8] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[0] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[9] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[1] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[10] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[2] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[11] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[3] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[12] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[4] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[13] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[5] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[14] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[6] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[15] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[7] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[16] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[8] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[17] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[9] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[18] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[10] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[19] <= ((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[11] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[20] <= ((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[12] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[21] <= ((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[13] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[22] <= ((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[14] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[23] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[15] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[24] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[16] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[25] <= ((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[17] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[26] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[18] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[27] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[19] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[28] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[20] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[29] <= ((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[30] <= ((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[22] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next[31] <= ((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[23] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]);
end
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next <= 32'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[0] <= (((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[1] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[2] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[3] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[4] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[5] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[6] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[7] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[8] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[9] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[10] <= (((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[11] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[12] <= (((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[13] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[14] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[15] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[16] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[0] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[17] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[1] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[18] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[2] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[19] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[3] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[20] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[4] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[21] <= ((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[5] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[22] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[6] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[23] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[7] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[24] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[8] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[25] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[9] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[26] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[10] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[27] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[11] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[28] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[12] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[29] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[13] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[30] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[14] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next[31] <= ((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[15] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]);
end
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next <= 32'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[0] <= (((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[1] <= (((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[2] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[3] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[4] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[5] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[6] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[7] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[8] <= (((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[9] <= (((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[10] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[11] <= (((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[12] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[13] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[14] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[15] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[16] <= (((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[17] <= (((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[18] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[19] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[20] <= (((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[21] <= (((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[22] <= (((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[23] <= (((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[24] <= ((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[0] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[25] <= ((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[1] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[26] <= ((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[2] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[27] <= ((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[3] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[28] <= ((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[4] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[29] <= ((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[5] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[30] <= ((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[6] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next[31] <= ((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[7] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]);
end
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next <= 32'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[0] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[1] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[2] <= (((((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[3] <= (((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[4] <= (((((((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[5] <= (((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[6] <= (((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[7] <= (((((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[8] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[9] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[10] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[11] <= (((((((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[12] <= (((((((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[13] <= (((((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[14] <= (((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[15] <= (((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[16] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[17] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[18] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[19] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[20] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[21] <= (((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[22] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[23] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[24] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[16] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[25] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[17] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[26] <= (((((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[18] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[27] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[19] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[28] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[20] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[12]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[29] <= (((((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[21] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[13]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[30] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[22] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[26]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[14]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[10]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]);
    basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next[31] <= (((((((((((((((((((((((((basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[23] ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[28]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[27]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[9]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[25]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[8]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[24]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[5]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[29]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[15]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[31]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[30]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_last[11]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]);
end
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_din = {basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_last, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_first, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_error, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_data};
assign {basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_last, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_first, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_dout;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_ready = basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_writable;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_we = basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_first = basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_first;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_last = basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_last;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_data;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_payload_error;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_valid = basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_readable;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_first = basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_first;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_last = basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_last;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_data = basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_last_be = basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_error = basesoc_ethmac_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_re = basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready;
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr <= 1'd0;
    if (basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace) begin
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr <= (basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce - 1'd1);
    end else begin
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce;
    end
end
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_dat_w = basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_din;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_we = (basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_we & (basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_writable | basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace));
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_do_read = (basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_readable & basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_re);
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_rdport_adr = basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_dout = basesoc_ethmac_liteethmaccrc32checker_syncfifo_rdport_dat_r;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_writable = (basesoc_ethmac_liteethmaccrc32checker_syncfifo_level != 2'd2);
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_readable = (basesoc_ethmac_liteethmaccrc32checker_syncfifo_level != 1'd0);
always @(*) begin
    basesoc_ethmac_liteethmaccrc32checker_crc_ce <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_crc_reset <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_error <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_fifo_reset <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 <= 4'd0;
    basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_source_source_first <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_source_source_last <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data <= 32'd0;
    basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error <= 4'd0;
    basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be <= 4'd0;
    basesoc_ethmac_liteethmaccrc32checker_source_source_valid <= 1'd0;
    basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready <= 1'd0;
    basesoc_rxdatapath_bufferizeendpoints_next_state <= 2'd0;
    basesoc_rxdatapath_bufferizeendpoints_next_state <= basesoc_rxdatapath_bufferizeendpoints_state;
    case (basesoc_rxdatapath_bufferizeendpoints_state)
        1'd1: begin
            if ((basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid & basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready)) begin
                basesoc_ethmac_liteethmaccrc32checker_crc_ce <= 1'd1;
                basesoc_rxdatapath_bufferizeendpoints_next_state <= 2'd2;
            end
        end
        2'd2: begin
            basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready <= basesoc_ethmac_liteethmaccrc32checker_fifo_out;
            basesoc_ethmac_liteethmaccrc32checker_source_source_valid <= (basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid & basesoc_ethmac_liteethmaccrc32checker_fifo_full);
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_data;
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_last_be;
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_error;
            if (1'd1) begin
                basesoc_ethmac_liteethmaccrc32checker_source_source_last <= basesoc_ethmac_liteethmaccrc32checker_sink_sink_last;
                basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be <= basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be;
            end else begin
                if ((basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be & 4'd15)) begin
                    basesoc_ethmac_liteethmaccrc32checker_source_source_last <= basesoc_ethmac_liteethmaccrc32checker_sink_sink_last;
                    basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be <= (basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be <<< 1'd0);
                end else begin
                    basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 <= (basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be >>> 3'd4);
                    basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 <= 1'd1;
                    basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 <= basesoc_ethmac_liteethmaccrc32checker_crc_error0;
                    basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 <= 1'd1;
                end
            end
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error <= (basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_error | {4{(basesoc_ethmac_liteethmaccrc32checker_crc_error0 & basesoc_ethmac_liteethmaccrc32checker_sink_sink_last)}});
            basesoc_ethmac_liteethmaccrc32checker_error <= ((basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid & basesoc_ethmac_liteethmaccrc32checker_sink_sink_last) & basesoc_ethmac_liteethmaccrc32checker_crc_error0);
            if ((basesoc_ethmac_liteethmaccrc32checker_sink_sink_valid & basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready)) begin
                basesoc_ethmac_liteethmaccrc32checker_crc_ce <= 1'd1;
                if ((basesoc_ethmac_liteethmaccrc32checker_sink_sink_last & (basesoc_ethmac_liteethmaccrc32checker_sink_sink_payload_last_be > 4'd15))) begin
                    basesoc_rxdatapath_bufferizeendpoints_next_state <= 2'd3;
                end else begin
                    if (basesoc_ethmac_liteethmaccrc32checker_sink_sink_last) begin
                        basesoc_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd3: begin
            basesoc_ethmac_liteethmaccrc32checker_source_source_valid <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_valid;
            basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready <= basesoc_ethmac_liteethmaccrc32checker_source_source_ready;
            basesoc_ethmac_liteethmaccrc32checker_source_source_first <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_first;
            basesoc_ethmac_liteethmaccrc32checker_source_source_last <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_last;
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_data;
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_last_be;
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_error;
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error <= (basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_payload_error | {4{basesoc_ethmac_liteethmaccrc32checker_crc_error1}});
            basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be <= basesoc_ethmac_liteethmaccrc32checker_last_be;
            if ((basesoc_ethmac_liteethmaccrc32checker_source_source_valid & basesoc_ethmac_liteethmaccrc32checker_source_source_ready)) begin
                basesoc_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_ethmac_liteethmaccrc32checker_crc_reset <= 1'd1;
            basesoc_ethmac_liteethmaccrc32checker_fifo_reset <= 1'd1;
            basesoc_rxdatapath_bufferizeendpoints_next_state <= 1'd1;
        end
    endcase
end
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_ready = ((~basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid) | basesoc_ethmac_bufferizeendpoints_pipe_valid_source_ready);
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_valid = basesoc_ethmac_bufferizeendpoints_sink_sink_valid;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_ready = basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_ready;
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_first = basesoc_ethmac_bufferizeendpoints_sink_sink_first;
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_last = basesoc_ethmac_bufferizeendpoints_sink_sink_last;
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_data = basesoc_ethmac_bufferizeendpoints_sink_sink_payload_data;
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_last_be = basesoc_ethmac_bufferizeendpoints_sink_sink_payload_last_be;
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_error = basesoc_ethmac_bufferizeendpoints_sink_sink_payload_error;
assign basesoc_ethmac_bufferizeendpoints_source_source_valid = basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid;
assign basesoc_ethmac_bufferizeendpoints_pipe_valid_source_ready = basesoc_ethmac_bufferizeendpoints_source_source_ready;
assign basesoc_ethmac_bufferizeendpoints_source_source_first = basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first;
assign basesoc_ethmac_bufferizeendpoints_source_source_last = basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last;
assign basesoc_ethmac_bufferizeendpoints_source_source_payload_data = basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data;
assign basesoc_ethmac_bufferizeendpoints_source_source_payload_last_be = basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be;
assign basesoc_ethmac_bufferizeendpoints_source_source_payload_error = basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error;
assign basesoc_ethmac_pulsesynchronizer1_o = (basesoc_ethmac_pulsesynchronizer1_toggle_o ^ basesoc_ethmac_pulsesynchronizer1_toggle_o_r);
assign basesoc_ethmac_rx_padding_source_valid = basesoc_ethmac_rx_padding_sink_valid;
assign basesoc_ethmac_rx_padding_sink_ready = basesoc_ethmac_rx_padding_source_ready;
assign basesoc_ethmac_rx_padding_source_first = basesoc_ethmac_rx_padding_sink_first;
assign basesoc_ethmac_rx_padding_source_last = basesoc_ethmac_rx_padding_sink_last;
assign basesoc_ethmac_rx_padding_source_payload_data = basesoc_ethmac_rx_padding_sink_payload_data;
assign basesoc_ethmac_rx_padding_source_payload_last_be = basesoc_ethmac_rx_padding_sink_payload_last_be;
assign basesoc_ethmac_rx_padding_source_payload_error = basesoc_ethmac_rx_padding_sink_payload_error;
assign basesoc_ethmac_rx_last_be_sink_valid = ethphy_source_valid;
assign ethphy_source_ready = basesoc_ethmac_rx_last_be_sink_ready;
assign basesoc_ethmac_rx_last_be_sink_first = ethphy_source_first;
assign basesoc_ethmac_rx_last_be_sink_last = ethphy_source_last;
assign basesoc_ethmac_rx_last_be_sink_payload_data = ethphy_source_payload_data;
assign basesoc_ethmac_rx_last_be_sink_payload_last_be = ethphy_source_payload_last_be;
assign basesoc_ethmac_rx_last_be_sink_payload_error = ethphy_source_payload_error;
assign basesoc_ethmac_rx_converter_sink_valid = basesoc_ethmac_rx_last_be_source_valid;
assign basesoc_ethmac_rx_last_be_source_ready = basesoc_ethmac_rx_converter_sink_ready;
assign basesoc_ethmac_rx_converter_sink_first = basesoc_ethmac_rx_last_be_source_first;
assign basesoc_ethmac_rx_converter_sink_last = basesoc_ethmac_rx_last_be_source_last;
assign basesoc_ethmac_rx_converter_sink_payload_data = basesoc_ethmac_rx_last_be_source_payload_data;
assign basesoc_ethmac_rx_converter_sink_payload_last_be = basesoc_ethmac_rx_last_be_source_payload_last_be;
assign basesoc_ethmac_rx_converter_sink_payload_error = basesoc_ethmac_rx_last_be_source_payload_error;
assign basesoc_ethmac_rx_cdc_sink_sink_valid = basesoc_ethmac_rx_converter_source_valid;
assign basesoc_ethmac_rx_converter_source_ready = basesoc_ethmac_rx_cdc_sink_sink_ready;
assign basesoc_ethmac_rx_cdc_sink_sink_first = basesoc_ethmac_rx_converter_source_first;
assign basesoc_ethmac_rx_cdc_sink_sink_last = basesoc_ethmac_rx_converter_source_last;
assign basesoc_ethmac_rx_cdc_sink_sink_payload_data = basesoc_ethmac_rx_converter_source_payload_data;
assign basesoc_ethmac_rx_cdc_sink_sink_payload_last_be = basesoc_ethmac_rx_converter_source_payload_last_be;
assign basesoc_ethmac_rx_cdc_sink_sink_payload_error = basesoc_ethmac_rx_converter_source_payload_error;
assign basesoc_ethmac_rx_preamble_sink_valid = basesoc_ethmac_rx_cdc_source_source_valid;
assign basesoc_ethmac_rx_cdc_source_source_ready = basesoc_ethmac_rx_preamble_sink_ready;
assign basesoc_ethmac_rx_preamble_sink_first = basesoc_ethmac_rx_cdc_source_source_first;
assign basesoc_ethmac_rx_preamble_sink_last = basesoc_ethmac_rx_cdc_source_source_last;
assign basesoc_ethmac_rx_preamble_sink_payload_data = basesoc_ethmac_rx_cdc_source_source_payload_data;
assign basesoc_ethmac_rx_preamble_sink_payload_last_be = basesoc_ethmac_rx_cdc_source_source_payload_last_be;
assign basesoc_ethmac_rx_preamble_sink_payload_error = basesoc_ethmac_rx_cdc_source_source_payload_error;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_valid = basesoc_ethmac_rx_preamble_source_valid;
assign basesoc_ethmac_rx_preamble_source_ready = basesoc_ethmac_bufferizeendpoints_sink_sink_ready;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_first = basesoc_ethmac_rx_preamble_source_first;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_last = basesoc_ethmac_rx_preamble_source_last;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_payload_data = basesoc_ethmac_rx_preamble_source_payload_data;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_payload_last_be = basesoc_ethmac_rx_preamble_source_payload_last_be;
assign basesoc_ethmac_bufferizeendpoints_sink_sink_payload_error = basesoc_ethmac_rx_preamble_source_payload_error;
assign basesoc_ethmac_rx_padding_sink_valid = basesoc_ethmac_liteethmaccrc32checker_source_source_valid;
assign basesoc_ethmac_liteethmaccrc32checker_source_source_ready = basesoc_ethmac_rx_padding_sink_ready;
assign basesoc_ethmac_rx_padding_sink_first = basesoc_ethmac_liteethmaccrc32checker_source_source_first;
assign basesoc_ethmac_rx_padding_sink_last = basesoc_ethmac_liteethmaccrc32checker_source_source_last;
assign basesoc_ethmac_rx_padding_sink_payload_data = basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data;
assign basesoc_ethmac_rx_padding_sink_payload_last_be = basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be;
assign basesoc_ethmac_rx_padding_sink_payload_error = basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error;
assign basesoc_ethmac_source_valid = basesoc_ethmac_rx_padding_source_valid;
assign basesoc_ethmac_rx_padding_source_ready = basesoc_ethmac_source_ready;
assign basesoc_ethmac_source_first = basesoc_ethmac_rx_padding_source_first;
assign basesoc_ethmac_source_last = basesoc_ethmac_rx_padding_source_last;
assign basesoc_ethmac_source_payload_data = basesoc_ethmac_rx_padding_source_payload_data;
assign basesoc_ethmac_source_payload_last_be = basesoc_ethmac_rx_padding_source_payload_last_be;
assign basesoc_ethmac_source_payload_error = basesoc_ethmac_rx_padding_source_payload_error;
assign basesoc_ethmac_sram0_sink_valid = basesoc_ethmac_sink_sink_valid;
assign basesoc_ethmac_sink_sink_ready = basesoc_ethmac_sram1_sink_ready;
assign basesoc_ethmac_sram2_sink_first = basesoc_ethmac_sink_sink_first;
assign basesoc_ethmac_sram3_sink_last = basesoc_ethmac_sink_sink_last;
assign basesoc_ethmac_sram4_sink_payload_data = basesoc_ethmac_sink_sink_payload_data;
assign basesoc_ethmac_sram5_sink_payload_last_be = basesoc_ethmac_sink_sink_payload_last_be;
assign basesoc_ethmac_sram6_sink_payload_error = basesoc_ethmac_sink_sink_payload_error;
assign basesoc_ethmac_source_source_valid = basesoc_ethmac_sram83_source_valid;
assign basesoc_ethmac_sram84_source_ready = basesoc_ethmac_source_source_ready;
assign basesoc_ethmac_source_source_first = basesoc_ethmac_sram85_source_first;
assign basesoc_ethmac_source_source_last = basesoc_ethmac_sram86_source_last;
assign basesoc_ethmac_source_source_payload_data = basesoc_ethmac_sram87_source_payload_data;
assign basesoc_ethmac_source_source_payload_last_be = basesoc_ethmac_sram88_source_payload_last_be;
assign basesoc_ethmac_source_source_payload_error = basesoc_ethmac_sram89_source_payload_error;
always @(*) begin
    basesoc_ethmac_length_inc <= 4'd0;
    case (basesoc_ethmac_sram5_sink_payload_last_be)
        1'd1: begin
            basesoc_ethmac_length_inc <= 1'd1;
        end
        2'd2: begin
            basesoc_ethmac_length_inc <= 2'd2;
        end
        3'd4: begin
            basesoc_ethmac_length_inc <= 2'd3;
        end
        4'd8: begin
            basesoc_ethmac_length_inc <= 3'd4;
        end
        5'd16: begin
            basesoc_ethmac_length_inc <= 3'd5;
        end
        6'd32: begin
            basesoc_ethmac_length_inc <= 3'd6;
        end
        7'd64: begin
            basesoc_ethmac_length_inc <= 3'd7;
        end
        default: begin
            basesoc_ethmac_length_inc <= 3'd4;
        end
    endcase
end
assign basesoc_ethmac_sram44_source_ready = basesoc_ethmac_sram20_clear;
assign basesoc_ethmac_sram19_trigger = basesoc_ethmac_sram43_source_valid;
assign basesoc_ethmac_sram7_status = basesoc_ethmac_sram47_source_payload_slot;
assign basesoc_ethmac_sram10_status = basesoc_ethmac_sram48_source_payload_length;
assign basesoc_ethmac_wr_data = basesoc_ethmac_sram4_sink_payload_data;
always @(*) begin
    basesoc_ethmac_sram75_adr <= 9'd0;
    basesoc_ethmac_sram77_we <= 1'd0;
    basesoc_ethmac_sram78_dat_w <= 32'd0;
    basesoc_ethmac_sram79_adr <= 9'd0;
    basesoc_ethmac_sram81_we <= 1'd0;
    basesoc_ethmac_sram82_dat_w <= 32'd0;
    case (basesoc_ethmac_slot)
        1'd0: begin
            basesoc_ethmac_sram75_adr <= basesoc_ethmac_sram35_length[10:2];
            basesoc_ethmac_sram78_dat_w <= basesoc_ethmac_wr_data;
            if ((basesoc_ethmac_sram0_sink_valid & basesoc_ethmac_write)) begin
                basesoc_ethmac_sram77_we <= 1'd1;
            end
        end
        1'd1: begin
            basesoc_ethmac_sram79_adr <= basesoc_ethmac_sram35_length[10:2];
            basesoc_ethmac_sram82_dat_w <= basesoc_ethmac_wr_data;
            if ((basesoc_ethmac_sram0_sink_valid & basesoc_ethmac_write)) begin
                basesoc_ethmac_sram81_we <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ethmac_sram21_available = basesoc_ethmac_sram17_status;
assign basesoc_ethmac_sram25_available = basesoc_ethmac_sram18_pending;
always @(*) begin
    basesoc_ethmac_sram20_clear <= 1'd0;
    if ((basesoc_ethmac_sram28_re & basesoc_ethmac_sram29_r)) begin
        basesoc_ethmac_sram20_clear <= 1'd1;
    end
end
assign basesoc_ethmac_sram16_irq = (basesoc_ethmac_sram26_status & basesoc_ethmac_sram31_storage);
assign basesoc_ethmac_sram17_status = basesoc_ethmac_sram19_trigger;
assign basesoc_ethmac_sram18_pending = basesoc_ethmac_sram19_trigger;
assign basesoc_ethmac_sram53_din = {basesoc_ethmac_sram69_fifo_in_last, basesoc_ethmac_sram68_fifo_in_first, basesoc_ethmac_sram67_fifo_in_payload_length, basesoc_ethmac_sram66_fifo_in_payload_slot};
assign {basesoc_ethmac_sram73_fifo_out_last, basesoc_ethmac_sram72_fifo_out_first, basesoc_ethmac_sram71_fifo_out_payload_length, basesoc_ethmac_sram70_fifo_out_payload_slot} = basesoc_ethmac_sram54_dout;
assign basesoc_ethmac_sram38_sink_ready = basesoc_ethmac_sram50_writable;
assign basesoc_ethmac_sram49_we = basesoc_ethmac_sram37_sink_valid;
assign basesoc_ethmac_sram68_fifo_in_first = basesoc_ethmac_sram39_sink_first;
assign basesoc_ethmac_sram69_fifo_in_last = basesoc_ethmac_sram40_sink_last;
assign basesoc_ethmac_sram66_fifo_in_payload_slot = basesoc_ethmac_sram41_sink_payload_slot;
assign basesoc_ethmac_sram67_fifo_in_payload_length = basesoc_ethmac_sram42_sink_payload_length;
assign basesoc_ethmac_sram43_source_valid = basesoc_ethmac_sram52_readable;
assign basesoc_ethmac_sram45_source_first = basesoc_ethmac_sram72_fifo_out_first;
assign basesoc_ethmac_sram46_source_last = basesoc_ethmac_sram73_fifo_out_last;
assign basesoc_ethmac_sram47_source_payload_slot = basesoc_ethmac_sram70_fifo_out_payload_slot;
assign basesoc_ethmac_sram48_source_payload_length = basesoc_ethmac_sram71_fifo_out_payload_length;
assign basesoc_ethmac_sram51_re = basesoc_ethmac_sram44_source_ready;
always @(*) begin
    basesoc_ethmac_sram59_adr <= 1'd0;
    if (basesoc_ethmac_sram56_replace) begin
        basesoc_ethmac_sram59_adr <= (basesoc_ethmac_sram57_produce - 1'd1);
    end else begin
        basesoc_ethmac_sram59_adr <= basesoc_ethmac_sram57_produce;
    end
end
assign basesoc_ethmac_sram62_dat_w = basesoc_ethmac_sram53_din;
assign basesoc_ethmac_sram61_we = (basesoc_ethmac_sram49_we & (basesoc_ethmac_sram50_writable | basesoc_ethmac_sram56_replace));
assign basesoc_ethmac_sram63_do_read = (basesoc_ethmac_sram52_readable & basesoc_ethmac_sram51_re);
assign basesoc_ethmac_sram64_adr = basesoc_ethmac_sram58_consume;
assign basesoc_ethmac_sram54_dout = basesoc_ethmac_sram65_dat_r;
assign basesoc_ethmac_sram50_writable = (basesoc_ethmac_sram55_level != 2'd2);
assign basesoc_ethmac_sram52_readable = (basesoc_ethmac_sram55_level != 1'd0);
always @(*) begin
    basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value <= 1'd0;
    basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce <= 1'd0;
    basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value <= 32'd0;
    basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce <= 1'd0;
    basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value <= 11'd0;
    basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce <= 1'd0;
    basesoc_ethmac_sram37_sink_valid <= 1'd0;
    basesoc_ethmac_sram41_sink_payload_slot <= 1'd0;
    basesoc_ethmac_sram42_sink_payload_length <= 11'd0;
    basesoc_ethmac_write <= 1'd0;
    basesoc_liteethmacsramwriter_next_state <= 3'd0;
    basesoc_liteethmacsramwriter_next_state <= basesoc_liteethmacsramwriter_state;
    case (basesoc_liteethmacsramwriter_state)
        1'd1: begin
            if ((basesoc_ethmac_sram0_sink_valid & basesoc_ethmac_sram3_sink_last)) begin
                if (((basesoc_ethmac_sram6_sink_payload_error & basesoc_ethmac_sram5_sink_payload_last_be) != 1'd0)) begin
                    basesoc_liteethmacsramwriter_next_state <= 2'd3;
                end else begin
                    basesoc_liteethmacsramwriter_next_state <= 3'd4;
                end
            end
        end
        2'd2: begin
            if ((basesoc_ethmac_sram0_sink_valid & basesoc_ethmac_sram3_sink_last)) begin
                if ((basesoc_ethmac_sram5_sink_payload_last_be != 1'd0)) begin
                    basesoc_liteethmacsramwriter_next_state <= 2'd3;
                end else begin
                    basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value <= 1'd0;
                    basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce <= 1'd1;
                    basesoc_liteethmacsramwriter_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value <= 1'd0;
            basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce <= 1'd1;
            basesoc_liteethmacsramwriter_next_state <= 1'd0;
        end
        3'd4: begin
            basesoc_ethmac_sram37_sink_valid <= 1'd1;
            basesoc_ethmac_sram41_sink_payload_slot <= basesoc_ethmac_slot;
            basesoc_ethmac_sram42_sink_payload_length <= basesoc_ethmac_sram35_length;
            basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value <= 1'd0;
            basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce <= 1'd1;
            basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value <= (basesoc_ethmac_slot + 1'd1);
            basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce <= 1'd1;
            basesoc_liteethmacsramwriter_next_state <= 1'd0;
        end
        default: begin
            if (basesoc_ethmac_sram0_sink_valid) begin
                if (basesoc_ethmac_sram38_sink_ready) begin
                    basesoc_ethmac_write <= 1'd1;
                    basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value <= (basesoc_ethmac_sram35_length + basesoc_ethmac_length_inc);
                    basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce <= 1'd1;
                    if ((basesoc_ethmac_sram35_length >= 11'd1530)) begin
                        basesoc_liteethmacsramwriter_next_state <= 1'd1;
                    end
                    if (basesoc_ethmac_sram3_sink_last) begin
                        if (((basesoc_ethmac_sram6_sink_payload_error & basesoc_ethmac_sram5_sink_payload_last_be) != 1'd0)) begin
                            basesoc_liteethmacsramwriter_next_state <= 2'd3;
                        end else begin
                            basesoc_liteethmacsramwriter_next_state <= 3'd4;
                        end
                    end
                end else begin
                    basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value <= (basesoc_ethmac_sram13_status + 1'd1);
                    basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce <= 1'd1;
                    basesoc_liteethmacsramwriter_next_state <= 2'd2;
                end
            end
        end
    endcase
end
assign basesoc_ethmac_sram123_sink_valid = basesoc_ethmac_start_re;
assign basesoc_ethmac_sram127_sink_payload_slot = basesoc_ethmac_sram100_storage;
assign basesoc_ethmac_sram128_sink_payload_length = basesoc_ethmac_sram102_storage;
assign basesoc_ethmac_sram94_status = basesoc_ethmac_sram124_sink_ready;
assign basesoc_ethmac_sram97_status = basesoc_ethmac_sram141_level;
always @(*) begin
    basesoc_ethmac_sram88_source_payload_last_be <= 4'd0;
    if (basesoc_ethmac_sram86_source_last) begin
        case (basesoc_ethmac_sram134_source_payload_length[1:0])
            1'd1: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 1'd1;
            end
            2'd2: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 2'd2;
            end
            2'd3: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 3'd4;
            end
            3'd4: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 4'd8;
            end
            3'd5: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 5'd16;
            end
            3'd6: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 6'd32;
            end
            3'd7: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 7'd64;
            end
            default: begin
                basesoc_ethmac_sram88_source_payload_last_be <= 4'd8;
            end
        endcase
    end
end
assign basesoc_ethmac_sram163_re = basesoc_ethmac_read;
assign basesoc_ethmac_sram161_adr = basesoc_ethmac_sram122_length[10:2];
assign basesoc_ethmac_sram166_re = basesoc_ethmac_read;
assign basesoc_ethmac_sram164_adr = basesoc_ethmac_sram122_length[10:2];
always @(*) begin
    basesoc_ethmac_rd_data <= 32'd0;
    case (basesoc_ethmac_sram133_source_payload_slot)
        1'd0: begin
            basesoc_ethmac_rd_data <= basesoc_ethmac_sram162_dat_r;
        end
        1'd1: begin
            basesoc_ethmac_rd_data <= basesoc_ethmac_sram165_dat_r;
        end
    endcase
end
assign basesoc_ethmac_sram87_source_payload_data = basesoc_ethmac_rd_data;
assign basesoc_ethmac_sram109_event0 = basesoc_ethmac_sram105_status;
assign basesoc_ethmac_sram113_event0 = basesoc_ethmac_sram106_pending;
always @(*) begin
    basesoc_ethmac_sram108_clear <= 1'd0;
    if ((basesoc_ethmac_sram116_re & basesoc_ethmac_sram117_r)) begin
        basesoc_ethmac_sram108_clear <= 1'd1;
    end
end
assign basesoc_ethmac_sram104_irq = (basesoc_ethmac_sram114_status & basesoc_ethmac_sram119_storage);
assign basesoc_ethmac_sram105_status = 1'd0;
assign basesoc_ethmac_sram139_din = {basesoc_ethmac_sram155_fifo_in_last, basesoc_ethmac_sram154_fifo_in_first, basesoc_ethmac_sram153_fifo_in_payload_length, basesoc_ethmac_sram152_fifo_in_payload_slot};
assign {basesoc_ethmac_sram159_fifo_out_last, basesoc_ethmac_sram158_fifo_out_first, basesoc_ethmac_sram157_fifo_out_payload_length, basesoc_ethmac_sram156_fifo_out_payload_slot} = basesoc_ethmac_sram140_dout;
assign basesoc_ethmac_sram124_sink_ready = basesoc_ethmac_sram136_writable;
assign basesoc_ethmac_sram135_we = basesoc_ethmac_sram123_sink_valid;
assign basesoc_ethmac_sram154_fifo_in_first = basesoc_ethmac_sram125_sink_first;
assign basesoc_ethmac_sram155_fifo_in_last = basesoc_ethmac_sram126_sink_last;
assign basesoc_ethmac_sram152_fifo_in_payload_slot = basesoc_ethmac_sram127_sink_payload_slot;
assign basesoc_ethmac_sram153_fifo_in_payload_length = basesoc_ethmac_sram128_sink_payload_length;
assign basesoc_ethmac_sram129_source_valid = basesoc_ethmac_sram138_readable;
assign basesoc_ethmac_sram131_source_first = basesoc_ethmac_sram158_fifo_out_first;
assign basesoc_ethmac_sram132_source_last = basesoc_ethmac_sram159_fifo_out_last;
assign basesoc_ethmac_sram133_source_payload_slot = basesoc_ethmac_sram156_fifo_out_payload_slot;
assign basesoc_ethmac_sram134_source_payload_length = basesoc_ethmac_sram157_fifo_out_payload_length;
assign basesoc_ethmac_sram137_re = basesoc_ethmac_sram130_source_ready;
always @(*) begin
    basesoc_ethmac_sram145_adr <= 1'd0;
    if (basesoc_ethmac_sram142_replace) begin
        basesoc_ethmac_sram145_adr <= (basesoc_ethmac_sram143_produce - 1'd1);
    end else begin
        basesoc_ethmac_sram145_adr <= basesoc_ethmac_sram143_produce;
    end
end
assign basesoc_ethmac_sram148_dat_w = basesoc_ethmac_sram139_din;
assign basesoc_ethmac_sram147_we = (basesoc_ethmac_sram135_we & (basesoc_ethmac_sram136_writable | basesoc_ethmac_sram142_replace));
assign basesoc_ethmac_sram149_do_read = (basesoc_ethmac_sram138_readable & basesoc_ethmac_sram137_re);
assign basesoc_ethmac_sram150_adr = basesoc_ethmac_sram144_consume;
assign basesoc_ethmac_sram140_dout = basesoc_ethmac_sram151_dat_r;
assign basesoc_ethmac_sram136_writable = (basesoc_ethmac_sram141_level != 2'd2);
assign basesoc_ethmac_sram138_readable = (basesoc_ethmac_sram141_level != 1'd0);
always @(*) begin
    basesoc_ethmac_read <= 1'd0;
    basesoc_ethmac_sram107_trigger <= 1'd0;
    basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value <= 11'd0;
    basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce <= 1'd0;
    basesoc_ethmac_sram130_source_ready <= 1'd0;
    basesoc_ethmac_sram83_source_valid <= 1'd0;
    basesoc_ethmac_sram86_source_last <= 1'd0;
    basesoc_liteethmacsramreader_next_state <= 2'd0;
    basesoc_liteethmacsramreader_next_state <= basesoc_liteethmacsramreader_state;
    case (basesoc_liteethmacsramreader_state)
        1'd1: begin
            basesoc_ethmac_sram83_source_valid <= 1'd1;
            basesoc_ethmac_sram86_source_last <= (basesoc_ethmac_sram122_length >= basesoc_ethmac_sram134_source_payload_length);
            if (basesoc_ethmac_sram84_source_ready) begin
                basesoc_ethmac_read <= 1'd1;
                basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value <= (basesoc_ethmac_sram122_length + 3'd4);
                basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce <= 1'd1;
                if (basesoc_ethmac_sram86_source_last) begin
                    basesoc_liteethmacsramreader_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value <= 1'd0;
            basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce <= 1'd1;
            basesoc_ethmac_sram107_trigger <= 1'd1;
            basesoc_ethmac_sram130_source_ready <= 1'd1;
            basesoc_liteethmacsramreader_next_state <= 1'd0;
        end
        default: begin
            if (basesoc_ethmac_sram129_source_valid) begin
                basesoc_ethmac_read <= 1'd1;
                basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value <= 3'd4;
                basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce <= 1'd1;
                basesoc_liteethmacsramreader_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ethmac_sram167_irq = (basesoc_ethmac_sram16_irq | basesoc_ethmac_sram104_irq);
assign basesoc_ethmac_sram2_adr = basesoc_ethmac_interface0_adr[8:0];
assign basesoc_ethmac_interface0_dat_r = basesoc_ethmac_sram2_dat_r;
assign basesoc_ethmac_sram3_adr = basesoc_ethmac_interface1_adr[8:0];
assign basesoc_ethmac_interface1_dat_r = basesoc_ethmac_sram3_dat_r;
always @(*) begin
    basesoc_ethmac_sram4_we <= 4'd0;
    basesoc_ethmac_sram4_we[0] <= (((basesoc_ethmac_interface2_cyc & basesoc_ethmac_interface2_stb) & basesoc_ethmac_interface2_we) & basesoc_ethmac_interface2_sel[0]);
    basesoc_ethmac_sram4_we[1] <= (((basesoc_ethmac_interface2_cyc & basesoc_ethmac_interface2_stb) & basesoc_ethmac_interface2_we) & basesoc_ethmac_interface2_sel[1]);
    basesoc_ethmac_sram4_we[2] <= (((basesoc_ethmac_interface2_cyc & basesoc_ethmac_interface2_stb) & basesoc_ethmac_interface2_we) & basesoc_ethmac_interface2_sel[2]);
    basesoc_ethmac_sram4_we[3] <= (((basesoc_ethmac_interface2_cyc & basesoc_ethmac_interface2_stb) & basesoc_ethmac_interface2_we) & basesoc_ethmac_interface2_sel[3]);
end
assign basesoc_ethmac_sram4_adr = basesoc_ethmac_interface2_adr[8:0];
assign basesoc_ethmac_interface2_dat_r = basesoc_ethmac_sram4_dat_r;
assign basesoc_ethmac_sram4_dat_w = basesoc_ethmac_interface2_dat_w;
always @(*) begin
    basesoc_ethmac_sram5_we <= 4'd0;
    basesoc_ethmac_sram5_we[0] <= (((basesoc_ethmac_interface3_cyc & basesoc_ethmac_interface3_stb) & basesoc_ethmac_interface3_we) & basesoc_ethmac_interface3_sel[0]);
    basesoc_ethmac_sram5_we[1] <= (((basesoc_ethmac_interface3_cyc & basesoc_ethmac_interface3_stb) & basesoc_ethmac_interface3_we) & basesoc_ethmac_interface3_sel[1]);
    basesoc_ethmac_sram5_we[2] <= (((basesoc_ethmac_interface3_cyc & basesoc_ethmac_interface3_stb) & basesoc_ethmac_interface3_we) & basesoc_ethmac_interface3_sel[2]);
    basesoc_ethmac_sram5_we[3] <= (((basesoc_ethmac_interface3_cyc & basesoc_ethmac_interface3_stb) & basesoc_ethmac_interface3_we) & basesoc_ethmac_interface3_sel[3]);
end
assign basesoc_ethmac_sram5_adr = basesoc_ethmac_interface3_adr[8:0];
assign basesoc_ethmac_interface3_dat_r = basesoc_ethmac_sram5_dat_r;
assign basesoc_ethmac_sram5_dat_w = basesoc_ethmac_interface3_dat_w;
always @(*) begin
    basesoc_ethmac_slave_sel <= 4'd0;
    basesoc_ethmac_slave_sel[0] <= (basesoc_ethmac_bus_adr[10:9] == 1'd0);
    basesoc_ethmac_slave_sel[1] <= (basesoc_ethmac_bus_adr[10:9] == 1'd1);
    basesoc_ethmac_slave_sel[2] <= (basesoc_ethmac_bus_adr[10:9] == 2'd2);
    basesoc_ethmac_slave_sel[3] <= (basesoc_ethmac_bus_adr[10:9] == 2'd3);
end
assign basesoc_ethmac_interface0_adr = basesoc_ethmac_bus_adr;
assign basesoc_ethmac_interface0_dat_w = basesoc_ethmac_bus_dat_w;
assign basesoc_ethmac_interface0_sel = basesoc_ethmac_bus_sel;
assign basesoc_ethmac_interface0_stb = basesoc_ethmac_bus_stb;
assign basesoc_ethmac_interface0_we = basesoc_ethmac_bus_we;
assign basesoc_ethmac_interface0_cti = basesoc_ethmac_bus_cti;
assign basesoc_ethmac_interface0_bte = basesoc_ethmac_bus_bte;
assign basesoc_ethmac_interface1_adr = basesoc_ethmac_bus_adr;
assign basesoc_ethmac_interface1_dat_w = basesoc_ethmac_bus_dat_w;
assign basesoc_ethmac_interface1_sel = basesoc_ethmac_bus_sel;
assign basesoc_ethmac_interface1_stb = basesoc_ethmac_bus_stb;
assign basesoc_ethmac_interface1_we = basesoc_ethmac_bus_we;
assign basesoc_ethmac_interface1_cti = basesoc_ethmac_bus_cti;
assign basesoc_ethmac_interface1_bte = basesoc_ethmac_bus_bte;
assign basesoc_ethmac_interface2_adr = basesoc_ethmac_bus_adr;
assign basesoc_ethmac_interface2_dat_w = basesoc_ethmac_bus_dat_w;
assign basesoc_ethmac_interface2_sel = basesoc_ethmac_bus_sel;
assign basesoc_ethmac_interface2_stb = basesoc_ethmac_bus_stb;
assign basesoc_ethmac_interface2_we = basesoc_ethmac_bus_we;
assign basesoc_ethmac_interface2_cti = basesoc_ethmac_bus_cti;
assign basesoc_ethmac_interface2_bte = basesoc_ethmac_bus_bte;
assign basesoc_ethmac_interface3_adr = basesoc_ethmac_bus_adr;
assign basesoc_ethmac_interface3_dat_w = basesoc_ethmac_bus_dat_w;
assign basesoc_ethmac_interface3_sel = basesoc_ethmac_bus_sel;
assign basesoc_ethmac_interface3_stb = basesoc_ethmac_bus_stb;
assign basesoc_ethmac_interface3_we = basesoc_ethmac_bus_we;
assign basesoc_ethmac_interface3_cti = basesoc_ethmac_bus_cti;
assign basesoc_ethmac_interface3_bte = basesoc_ethmac_bus_bte;
assign basesoc_ethmac_interface0_cyc = (basesoc_ethmac_bus_cyc & basesoc_ethmac_slave_sel[0]);
assign basesoc_ethmac_interface1_cyc = (basesoc_ethmac_bus_cyc & basesoc_ethmac_slave_sel[1]);
assign basesoc_ethmac_interface2_cyc = (basesoc_ethmac_bus_cyc & basesoc_ethmac_slave_sel[2]);
assign basesoc_ethmac_interface3_cyc = (basesoc_ethmac_bus_cyc & basesoc_ethmac_slave_sel[3]);
assign basesoc_ethmac_bus_ack = (((basesoc_ethmac_interface0_ack | basesoc_ethmac_interface1_ack) | basesoc_ethmac_interface2_ack) | basesoc_ethmac_interface3_ack);
assign basesoc_ethmac_bus_err = (((basesoc_ethmac_interface0_err | basesoc_ethmac_interface1_err) | basesoc_ethmac_interface2_err) | basesoc_ethmac_interface3_err);
assign basesoc_ethmac_bus_dat_r = (((({32{basesoc_ethmac_slave_sel_r[0]}} & basesoc_ethmac_interface0_dat_r) | ({32{basesoc_ethmac_slave_sel_r[1]}} & basesoc_ethmac_interface1_dat_r)) | ({32{basesoc_ethmac_slave_sel_r[2]}} & basesoc_ethmac_interface2_dat_r)) | ({32{basesoc_ethmac_slave_sel_r[3]}} & basesoc_ethmac_interface3_dat_r));
always @(*) begin
    basesoc_adr_wishbone2csr_next_value1 <= 14'd0;
    basesoc_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    basesoc_dat_w_wishbone2csr_next_value0 <= 32'd0;
    basesoc_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    basesoc_we_wishbone2csr_next_value2 <= 1'd0;
    basesoc_we_wishbone2csr_next_value_ce2 <= 1'd0;
    basesoc_wishbone2csr_next_state <= 2'd0;
    basesoc_wishbone_ack <= 1'd0;
    basesoc_wishbone_dat_r <= 32'd0;
    basesoc_wishbone2csr_next_state <= basesoc_wishbone2csr_state;
    case (basesoc_wishbone2csr_state)
        1'd1: begin
            basesoc_adr_wishbone2csr_next_value1 <= 1'd0;
            basesoc_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            basesoc_we_wishbone2csr_next_value2 <= 1'd0;
            basesoc_we_wishbone2csr_next_value_ce2 <= 1'd1;
            basesoc_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            basesoc_wishbone_ack <= 1'd1;
            basesoc_wishbone_dat_r <= basesoc_dat_r;
            basesoc_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            basesoc_dat_w_wishbone2csr_next_value0 <= basesoc_wishbone_dat_w;
            basesoc_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((basesoc_wishbone_cyc & basesoc_wishbone_stb)) begin
                basesoc_adr_wishbone2csr_next_value1 <= basesoc_wishbone_adr[29:0];
                basesoc_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                basesoc_we_wishbone2csr_next_value2 <= (basesoc_wishbone_we & (basesoc_wishbone_sel != 1'd0));
                basesoc_we_wishbone2csr_next_value_ce2 <= 1'd1;
                basesoc_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank0_reset0_re <= 1'd0;
    csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_reset0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_reset0_we <= (~csr_bankarray_interface0_bank_bus_we);
    end
end
assign csr_bankarray_csrbank0_scratch0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_scratch0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scratch0_we <= (~csr_bankarray_interface0_bank_bus_we);
    end
end
assign csr_bankarray_csrbank0_bus_errors_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_bus_errors_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_bus_errors_we <= (~csr_bankarray_interface0_bank_bus_we);
    end
end
always @(*) begin
    basesoc_soc_rst <= 1'd0;
    if (basesoc_reset_re) begin
        basesoc_soc_rst <= basesoc_reset_storage[0];
    end
end
assign basesoc_cpu_rst = basesoc_reset_storage[1];
assign csr_bankarray_csrbank0_reset0_w = basesoc_reset_storage[1:0];
assign csr_bankarray_csrbank0_scratch0_w = basesoc_scratch_storage[31:0];
assign csr_bankarray_csrbank0_bus_errors_w = basesoc_bus_errors_status[31:0];
assign basesoc_bus_errors_we = csr_bankarray_csrbank0_bus_errors_we;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 2'd2);
assign csr_bankarray_csrbank1_sram_writer_slot_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_slot_re <= 1'd0;
    csr_bankarray_csrbank1_sram_writer_slot_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_sram_writer_slot_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_writer_slot_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_writer_length_r = csr_bankarray_interface1_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_length_re <= 1'd0;
    csr_bankarray_csrbank1_sram_writer_length_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_sram_writer_length_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_writer_length_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_writer_errors_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_errors_re <= 1'd0;
    csr_bankarray_csrbank1_sram_writer_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_sram_writer_errors_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_writer_errors_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_writer_ev_status_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_status_re <= 1'd0;
    csr_bankarray_csrbank1_sram_writer_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank1_sram_writer_ev_status_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_writer_ev_status_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_writer_ev_pending_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank1_sram_writer_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank1_sram_writer_ev_pending_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_writer_ev_pending_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_writer_ev_enable0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank1_sram_writer_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank1_sram_writer_ev_enable0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_writer_ev_enable0_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign basesoc_ethmac_start_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    basesoc_ethmac_start_re <= 1'd0;
    basesoc_ethmac_start_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        basesoc_ethmac_start_re <= csr_bankarray_interface1_bank_bus_we;
        basesoc_ethmac_start_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_ready_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ready_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_ready_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank1_sram_reader_ready_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_ready_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_level_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_level_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_level_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank1_sram_reader_level_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_level_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_slot0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_slot0_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_slot0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank1_sram_reader_slot0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_slot0_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_length0_r = csr_bankarray_interface1_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_length0_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank1_sram_reader_length0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_length0_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_ev_status_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_status_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank1_sram_reader_ev_status_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_ev_status_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_ev_pending_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank1_sram_reader_ev_pending_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_ev_pending_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_reader_ev_enable0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank1_sram_reader_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank1_sram_reader_ev_enable0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sram_reader_ev_enable0_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_preamble_crc_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_preamble_crc_re <= 1'd0;
    csr_bankarray_csrbank1_preamble_crc_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank1_preamble_crc_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_preamble_crc_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_rx_datapath_preamble_errors_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_rx_datapath_preamble_errors_re <= 1'd0;
    csr_bankarray_csrbank1_rx_datapath_preamble_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank1_rx_datapath_preamble_errors_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_rx_datapath_preamble_errors_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_rx_datapath_crc_errors_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_rx_datapath_crc_errors_re <= 1'd0;
    csr_bankarray_csrbank1_rx_datapath_crc_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank1_rx_datapath_crc_errors_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_rx_datapath_crc_errors_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_sram_writer_slot_w = basesoc_ethmac_sram7_status;
assign basesoc_ethmac_sram8_we = csr_bankarray_csrbank1_sram_writer_slot_we;
assign csr_bankarray_csrbank1_sram_writer_length_w = basesoc_ethmac_sram10_status[10:0];
assign basesoc_ethmac_sram11_we = csr_bankarray_csrbank1_sram_writer_length_we;
assign csr_bankarray_csrbank1_sram_writer_errors_w = basesoc_ethmac_sram13_status[31:0];
assign basesoc_ethmac_sram14_we = csr_bankarray_csrbank1_sram_writer_errors_we;
always @(*) begin
    basesoc_ethmac_sram22_status <= 1'd0;
    basesoc_ethmac_sram22_status <= basesoc_ethmac_sram21_available;
end
assign csr_bankarray_csrbank1_sram_writer_ev_status_w = basesoc_ethmac_sram22_status;
assign basesoc_ethmac_sram23_we = csr_bankarray_csrbank1_sram_writer_ev_status_we;
always @(*) begin
    basesoc_ethmac_sram26_status <= 1'd0;
    basesoc_ethmac_sram26_status <= basesoc_ethmac_sram25_available;
end
assign csr_bankarray_csrbank1_sram_writer_ev_pending_w = basesoc_ethmac_sram26_status;
assign basesoc_ethmac_sram27_we = csr_bankarray_csrbank1_sram_writer_ev_pending_we;
assign basesoc_ethmac_sram30_available = basesoc_ethmac_sram31_storage;
assign csr_bankarray_csrbank1_sram_writer_ev_enable0_w = basesoc_ethmac_sram31_storage;
assign csr_bankarray_csrbank1_sram_reader_ready_w = basesoc_ethmac_sram94_status;
assign basesoc_ethmac_sram95_we = csr_bankarray_csrbank1_sram_reader_ready_we;
assign csr_bankarray_csrbank1_sram_reader_level_w = basesoc_ethmac_sram97_status[1:0];
assign basesoc_ethmac_sram98_we = csr_bankarray_csrbank1_sram_reader_level_we;
assign csr_bankarray_csrbank1_sram_reader_slot0_w = basesoc_ethmac_sram100_storage;
assign csr_bankarray_csrbank1_sram_reader_length0_w = basesoc_ethmac_sram102_storage[10:0];
always @(*) begin
    basesoc_ethmac_sram110_status <= 1'd0;
    basesoc_ethmac_sram110_status <= basesoc_ethmac_sram109_event0;
end
assign csr_bankarray_csrbank1_sram_reader_ev_status_w = basesoc_ethmac_sram110_status;
assign basesoc_ethmac_sram111_we = csr_bankarray_csrbank1_sram_reader_ev_status_we;
always @(*) begin
    basesoc_ethmac_sram114_status <= 1'd0;
    basesoc_ethmac_sram114_status <= basesoc_ethmac_sram113_event0;
end
assign csr_bankarray_csrbank1_sram_reader_ev_pending_w = basesoc_ethmac_sram114_status;
assign basesoc_ethmac_sram115_we = csr_bankarray_csrbank1_sram_reader_ev_pending_we;
assign basesoc_ethmac_sram118_event0 = basesoc_ethmac_sram119_storage;
assign csr_bankarray_csrbank1_sram_reader_ev_enable0_w = basesoc_ethmac_sram119_storage;
assign csr_bankarray_csrbank1_preamble_crc_w = basesoc_ethmac_status;
assign basesoc_ethmac_we = csr_bankarray_csrbank1_preamble_crc_we;
assign csr_bankarray_csrbank1_rx_datapath_preamble_errors_w = basesoc_ethmac_preamble_errors_status[31:0];
assign basesoc_ethmac_preamble_errors_we = csr_bankarray_csrbank1_rx_datapath_preamble_errors_we;
assign csr_bankarray_csrbank1_rx_datapath_crc_errors_w = basesoc_ethmac_crc_errors_status[31:0];
assign basesoc_ethmac_crc_errors_we = csr_bankarray_csrbank1_rx_datapath_crc_errors_we;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign csr_bankarray_csrbank2_crg_reset0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_crg_reset0_re <= 1'd0;
    csr_bankarray_csrbank2_crg_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_crg_reset0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_crg_reset0_we <= (~csr_bankarray_interface2_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_rx_inband_status_r = csr_bankarray_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank2_rx_inband_status_re <= 1'd0;
    csr_bankarray_csrbank2_rx_inband_status_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank2_rx_inband_status_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_rx_inband_status_we <= (~csr_bankarray_interface2_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_mdio_w0_r = csr_bankarray_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank2_mdio_w0_re <= 1'd0;
    csr_bankarray_csrbank2_mdio_w0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank2_mdio_w0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_mdio_w0_we <= (~csr_bankarray_interface2_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_mdio_r_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_mdio_r_re <= 1'd0;
    csr_bankarray_csrbank2_mdio_r_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank2_mdio_r_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_mdio_r_we <= (~csr_bankarray_interface2_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_crg_reset0_w = ethphy_reset_storage;
always @(*) begin
    ethphy_status <= 3'd0;
    ethphy_status[0] <= ethphy_link_status;
    ethphy_status[1] <= ethphy_clock_speed;
    ethphy_status[2] <= ethphy_duplex_status;
end
assign csr_bankarray_csrbank2_rx_inband_status_w = ethphy_status[2:0];
assign ethphy_we = csr_bankarray_csrbank2_rx_inband_status_we;
assign ethphy_mdc = ethphy__w_storage[0];
assign ethphy_oe = ethphy__w_storage[1];
assign ethphy_w = ethphy__w_storage[2];
assign csr_bankarray_csrbank2_mdio_w0_w = ethphy__w_storage[2:0];
assign csr_bankarray_csrbank2_mdio_r_w = ethphy__r_status;
assign ethphy__r_we = csr_bankarray_csrbank2_mdio_r_we;
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank3_busy_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_busy_re <= 1'd0;
    csr_bankarray_csrbank3_busy_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_busy_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_busy_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_dta0_r = csr_bankarray_interface3_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank3_dta0_re <= 1'd0;
    csr_bankarray_csrbank3_dta0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_dta0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_dta0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_init0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_init0_re <= 1'd0;
    csr_bankarray_csrbank3_init0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank3_init0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_init0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_ev_status_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_ev_status_re <= 1'd0;
    csr_bankarray_csrbank3_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank3_ev_status_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_ev_status_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_ev_pending_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank3_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank3_ev_pending_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_ev_pending_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_ev_enable0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank3_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank3_ev_enable0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_ev_enable0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_busy_w = busy_status;
assign busy_we = csr_bankarray_csrbank3_busy_we;
assign csr_bankarray_csrbank3_dta0_w = dta_storage[15:0];
assign csr_bankarray_csrbank3_init0_w = init_storage;
always @(*) begin
    status_status <= 1'd0;
    status_status <= ok0;
end
assign csr_bankarray_csrbank3_ev_status_w = status_status;
assign status_we = csr_bankarray_csrbank3_ev_status_we;
always @(*) begin
    pending_status <= 1'd0;
    pending_status <= ok1;
end
assign csr_bankarray_csrbank3_ev_pending_w = pending_status;
assign pending_we = csr_bankarray_csrbank3_ev_pending_we;
assign ok2 = enable_storage;
assign csr_bankarray_csrbank3_ev_enable0_w = enable_storage;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 3'd4);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[5:0];
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign csr_bankarray_csrbank4_dfii_control0_r = csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank4_dfii_control0_re <= 1'd0;
    csr_bankarray_csrbank4_dfii_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank4_dfii_control0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_dfii_control0_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_dfii_pi0_command0_r = csr_bankarray_interface4_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank4_dfii_pi0_command0_re <= 1'd0;
    csr_bankarray_csrbank4_dfii_pi0_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank4_dfii_pi0_command0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_dfii_pi0_command0_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign basesoc_sdram_command_issue_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    basesoc_sdram_command_issue_re <= 1'd0;
    basesoc_sdram_command_issue_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        basesoc_sdram_command_issue_re <= csr_bankarray_interface4_bank_bus_we;
        basesoc_sdram_command_issue_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_dfii_pi0_address0_r = csr_bankarray_interface4_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank4_dfii_pi0_address0_re <= 1'd0;
    csr_bankarray_csrbank4_dfii_pi0_address0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank4_dfii_pi0_address0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_dfii_pi0_address0_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_dfii_pi0_baddress0_r = csr_bankarray_interface4_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank4_dfii_pi0_baddress0_re <= 1'd0;
    csr_bankarray_csrbank4_dfii_pi0_baddress0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank4_dfii_pi0_baddress0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_dfii_pi0_baddress0_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_dfii_pi0_wrdata0_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank4_dfii_pi0_wrdata0_re <= 1'd0;
    csr_bankarray_csrbank4_dfii_pi0_wrdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank4_dfii_pi0_wrdata0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_dfii_pi0_wrdata0_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_dfii_pi0_rddata_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank4_dfii_pi0_rddata_re <= 1'd0;
    csr_bankarray_csrbank4_dfii_pi0_rddata_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank4_dfii_pi0_rddata_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_dfii_pi0_rddata_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign basesoc_sdram_sel = basesoc_sdram_storage[0];
assign basesoc_sdram_cke = basesoc_sdram_storage[1];
assign basesoc_sdram_odt = basesoc_sdram_storage[2];
assign basesoc_sdram_reset_n = basesoc_sdram_storage[3];
assign csr_bankarray_csrbank4_dfii_control0_w = basesoc_sdram_storage[3:0];
assign basesoc_sdram_csrfield_cs = basesoc_sdram_command_storage[0];
assign basesoc_sdram_csrfield_we = basesoc_sdram_command_storage[1];
assign basesoc_sdram_csrfield_cas = basesoc_sdram_command_storage[2];
assign basesoc_sdram_csrfield_ras = basesoc_sdram_command_storage[3];
assign basesoc_sdram_csrfield_wren = basesoc_sdram_command_storage[4];
assign basesoc_sdram_csrfield_rden = basesoc_sdram_command_storage[5];
assign basesoc_sdram_csrfield_cs_top = basesoc_sdram_command_storage[6];
assign basesoc_sdram_csrfield_cs_bottom = basesoc_sdram_command_storage[7];
assign csr_bankarray_csrbank4_dfii_pi0_command0_w = basesoc_sdram_command_storage[7:0];
assign csr_bankarray_csrbank4_dfii_pi0_address0_w = basesoc_sdram_address_storage[10:0];
assign csr_bankarray_csrbank4_dfii_pi0_baddress0_w = basesoc_sdram_baddress_storage[1:0];
assign csr_bankarray_csrbank4_dfii_pi0_wrdata0_w = basesoc_sdram_wrdata_storage[31:0];
assign csr_bankarray_csrbank4_dfii_pi0_rddata_w = basesoc_sdram_rddata_status[31:0];
assign basesoc_sdram_rddata_we = csr_bankarray_csrbank4_dfii_pi0_rddata_we;
assign csr_bankarray_csrbank5_sel = (csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign csr_bankarray_csrbank5_load0_r = csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank5_load0_re <= 1'd0;
    csr_bankarray_csrbank5_load0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank5_load0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_load0_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_reload0_r = csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank5_reload0_re <= 1'd0;
    csr_bankarray_csrbank5_reload0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank5_reload0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_reload0_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_en0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_en0_re <= 1'd0;
    csr_bankarray_csrbank5_en0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank5_en0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_en0_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_update_value0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_update_value0_re <= 1'd0;
    csr_bankarray_csrbank5_update_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank5_update_value0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_update_value0_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_value_r = csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank5_value_re <= 1'd0;
    csr_bankarray_csrbank5_value_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank5_value_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_value_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_ev_status_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank5_ev_status_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_status_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_ev_pending_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank5_ev_pending_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_pending_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_ev_enable0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank5_ev_enable0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_enable0_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_load0_w = basesoc_timer_load_storage[31:0];
assign csr_bankarray_csrbank5_reload0_w = basesoc_timer_reload_storage[31:0];
assign csr_bankarray_csrbank5_en0_w = basesoc_timer_en_storage;
assign csr_bankarray_csrbank5_update_value0_w = basesoc_timer_update_value_storage;
assign csr_bankarray_csrbank5_value_w = basesoc_timer_value_status[31:0];
assign basesoc_timer_value_we = csr_bankarray_csrbank5_value_we;
always @(*) begin
    basesoc_timer_status_status <= 1'd0;
    basesoc_timer_status_status <= basesoc_timer_zero0;
end
assign csr_bankarray_csrbank5_ev_status_w = basesoc_timer_status_status;
assign basesoc_timer_status_we = csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
    basesoc_timer_pending_status <= 1'd0;
    basesoc_timer_pending_status <= basesoc_timer_zero1;
end
assign csr_bankarray_csrbank5_ev_pending_w = basesoc_timer_pending_status;
assign basesoc_timer_pending_we = csr_bankarray_csrbank5_ev_pending_we;
assign basesoc_timer_zero2 = basesoc_timer_enable_storage;
assign csr_bankarray_csrbank5_ev_enable0_w = basesoc_timer_enable_storage;
assign csr_bankarray_csrbank6_sel = (csr_bankarray_interface6_bank_bus_adr[13:9] == 3'd7);
assign basesoc_uart_rxtx_r = csr_bankarray_interface6_bank_bus_dat_w[7:0];
always @(*) begin
    basesoc_uart_rxtx_re <= 1'd0;
    basesoc_uart_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        basesoc_uart_rxtx_re <= csr_bankarray_interface6_bank_bus_we;
        basesoc_uart_rxtx_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_txfull_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank6_txfull_re <= 1'd0;
    csr_bankarray_csrbank6_txfull_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank6_txfull_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_txfull_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_rxempty_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank6_rxempty_re <= 1'd0;
    csr_bankarray_csrbank6_rxempty_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank6_rxempty_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_rxempty_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_ev_status_r = csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank6_ev_status_re <= 1'd0;
    csr_bankarray_csrbank6_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank6_ev_status_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_ev_status_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_ev_pending_r = csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank6_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank6_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank6_ev_pending_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_ev_pending_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_ev_enable0_r = csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank6_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank6_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank6_ev_enable0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_ev_enable0_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_txempty_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank6_txempty_re <= 1'd0;
    csr_bankarray_csrbank6_txempty_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank6_txempty_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_txempty_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_rxfull_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank6_rxfull_re <= 1'd0;
    csr_bankarray_csrbank6_rxfull_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank6_rxfull_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_rxfull_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_txfull_w = basesoc_uart_txfull_status;
assign basesoc_uart_txfull_we = csr_bankarray_csrbank6_txfull_we;
assign csr_bankarray_csrbank6_rxempty_w = basesoc_uart_rxempty_status;
assign basesoc_uart_rxempty_we = csr_bankarray_csrbank6_rxempty_we;
always @(*) begin
    basesoc_uart_status_status <= 2'd0;
    basesoc_uart_status_status[0] <= basesoc_uart_tx0;
    basesoc_uart_status_status[1] <= basesoc_uart_rx0;
end
assign csr_bankarray_csrbank6_ev_status_w = basesoc_uart_status_status[1:0];
assign basesoc_uart_status_we = csr_bankarray_csrbank6_ev_status_we;
always @(*) begin
    basesoc_uart_pending_status <= 2'd0;
    basesoc_uart_pending_status[0] <= basesoc_uart_tx1;
    basesoc_uart_pending_status[1] <= basesoc_uart_rx1;
end
assign csr_bankarray_csrbank6_ev_pending_w = basesoc_uart_pending_status[1:0];
assign basesoc_uart_pending_we = csr_bankarray_csrbank6_ev_pending_we;
assign basesoc_uart_tx2 = basesoc_uart_enable_storage[0];
assign basesoc_uart_rx2 = basesoc_uart_enable_storage[1];
assign csr_bankarray_csrbank6_ev_enable0_w = basesoc_uart_enable_storage[1:0];
assign csr_bankarray_csrbank6_txempty_w = basesoc_uart_txempty_status;
assign basesoc_uart_txempty_we = csr_bankarray_csrbank6_txempty_we;
assign csr_bankarray_csrbank6_rxfull_w = basesoc_uart_rxfull_status;
assign basesoc_uart_rxfull_we = csr_bankarray_csrbank6_rxfull_we;
assign csr_interconnect_adr = basesoc_adr;
assign csr_interconnect_we = basesoc_we;
assign csr_interconnect_dat_w = basesoc_dat_w;
assign basesoc_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface5_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface6_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface5_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface6_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface6_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_interface5_bank_bus_dat_r) | csr_bankarray_interface6_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
assign t_slice_proxy0 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy1 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy2 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy3 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy4 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy5 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy6 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy7 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy8 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy9 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy10 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy11 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy12 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy13 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy14 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy15 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy16 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy17 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy18 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy19 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy20 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy21 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy22 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy23 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy24 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy25 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy26 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy27 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy28 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy29 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy30 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy31 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine0_next);
assign t_slice_proxy32 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy33 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy34 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy35 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy36 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy37 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy38 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy39 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy40 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy41 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy42 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy43 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy44 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy45 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy46 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy47 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy48 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy49 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy50 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy51 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy52 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy53 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy54 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy55 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy56 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy57 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy58 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy59 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy60 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy61 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy62 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy63 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine1_next);
assign t_slice_proxy64 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy65 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy66 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy67 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy68 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy69 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy70 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy71 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy72 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy73 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy74 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy75 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy76 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy77 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy78 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy79 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy80 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy81 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy82 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy83 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy84 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy85 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy86 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy87 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy88 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy89 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy90 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy91 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy92 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy93 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy94 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy95 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine2_next);
assign t_slice_proxy96 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy97 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy98 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy99 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy100 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy101 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy102 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy103 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy104 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy105 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy106 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy107 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy108 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy109 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy110 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy111 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy112 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy113 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy114 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy115 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy116 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy117 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy118 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy119 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy120 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy121 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy122 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy123 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy124 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy125 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy126 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign t_slice_proxy127 = (~basesoc_ethmac_tx_crc_liteethmaccrcengine3_next);
assign cases_slice_proxy0 = {basesoc_ethmac_tx_crc_value, basesoc_ethmac_tx_crc_sink_payload_data[7:0]};
assign cases_slice_proxy1 = {basesoc_ethmac_tx_crc_value, basesoc_ethmac_tx_crc_sink_payload_data[15:0]};
assign cases_slice_proxy2 = {basesoc_ethmac_tx_crc_value, basesoc_ethmac_tx_crc_sink_payload_data[23:0]};
assign cases_slice_proxy3 = {basesoc_ethmac_tx_crc_value, basesoc_ethmac_tx_crc_sink_payload_data[31:0]};
assign t_slice_proxy128 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy129 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy130 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy131 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy132 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy133 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy134 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy135 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy136 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy137 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy138 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy139 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy140 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy141 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy142 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy143 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy144 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy145 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy146 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy147 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy148 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy149 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy150 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy151 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy152 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy153 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy154 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy155 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy156 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy157 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy158 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy159 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next);
assign t_slice_proxy160 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy161 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy162 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy163 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy164 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy165 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy166 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy167 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy168 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy169 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy170 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy171 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy172 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy173 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy174 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy175 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy176 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy177 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy178 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy179 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy180 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy181 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy182 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy183 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy184 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy185 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy186 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy187 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy188 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy189 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy190 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy191 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next);
assign t_slice_proxy192 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy193 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy194 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy195 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy196 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy197 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy198 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy199 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy200 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy201 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy202 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy203 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy204 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy205 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy206 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy207 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy208 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy209 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy210 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy211 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy212 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy213 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy214 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy215 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy216 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy217 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy218 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy219 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy220 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy221 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy222 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy223 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next);
assign t_slice_proxy224 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy225 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy226 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy227 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy228 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy229 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy230 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy231 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy232 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy233 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy234 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy235 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy236 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy237 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy238 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy239 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy240 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy241 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy242 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy243 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy244 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy245 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy246 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy247 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy248 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy249 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy250 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy251 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy252 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy253 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy254 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
assign t_slice_proxy255 = (~basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next);
always @(*) begin
    rhs_array_muxed0 <= 30'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed0 <= basesoc_ibus_adr;
        end
        default: begin
            rhs_array_muxed0 <= basesoc_dbus_adr;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed1 <= 32'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed1 <= basesoc_ibus_dat_w;
        end
        default: begin
            rhs_array_muxed1 <= basesoc_dbus_dat_w;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed2 <= 4'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed2 <= basesoc_ibus_sel;
        end
        default: begin
            rhs_array_muxed2 <= basesoc_dbus_sel;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed3 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed3 <= basesoc_ibus_cyc;
        end
        default: begin
            rhs_array_muxed3 <= basesoc_dbus_cyc;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed4 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed4 <= basesoc_ibus_stb;
        end
        default: begin
            rhs_array_muxed4 <= basesoc_dbus_stb;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed5 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed5 <= basesoc_ibus_we;
        end
        default: begin
            rhs_array_muxed5 <= basesoc_dbus_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed6 <= 3'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed6 <= basesoc_ibus_cti;
        end
        default: begin
            rhs_array_muxed6 <= basesoc_dbus_cti;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed7 <= 2'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed7 <= basesoc_ibus_bte;
        end
        default: begin
            rhs_array_muxed7 <= basesoc_dbus_bte;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed8 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed8 <= basesoc_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            rhs_array_muxed8 <= basesoc_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            rhs_array_muxed8 <= basesoc_sdram_choose_cmd_valids[2];
        end
        default: begin
            rhs_array_muxed8 <= basesoc_sdram_choose_cmd_valids[3];
        end
    endcase
end
always @(*) begin
    rhs_array_muxed9 <= 11'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed9 <= basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_array_muxed9 <= basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_array_muxed9 <= basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        default: begin
            rhs_array_muxed9 <= basesoc_sdram_bankmachine3_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed10 <= 2'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed10 <= basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_array_muxed10 <= basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_array_muxed10 <= basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        default: begin
            rhs_array_muxed10 <= basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed11 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed11 <= basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_array_muxed11 <= basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_array_muxed11 <= basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        default: begin
            rhs_array_muxed11 <= basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed12 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed12 <= basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_array_muxed12 <= basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_array_muxed12 <= basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        default: begin
            rhs_array_muxed12 <= basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed13 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed13 <= basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_array_muxed13 <= basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_array_muxed13 <= basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        default: begin
            rhs_array_muxed13 <= basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_array_muxed0 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            t_array_muxed0 <= basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_array_muxed0 <= basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_array_muxed0 <= basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        default: begin
            t_array_muxed0 <= basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_array_muxed1 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            t_array_muxed1 <= basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_array_muxed1 <= basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_array_muxed1 <= basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        default: begin
            t_array_muxed1 <= basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_array_muxed2 <= 1'd0;
    case (basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            t_array_muxed2 <= basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_array_muxed2 <= basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_array_muxed2 <= basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        default: begin
            t_array_muxed2 <= basesoc_sdram_bankmachine3_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed14 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed14 <= basesoc_sdram_choose_req_valids[0];
        end
        1'd1: begin
            rhs_array_muxed14 <= basesoc_sdram_choose_req_valids[1];
        end
        2'd2: begin
            rhs_array_muxed14 <= basesoc_sdram_choose_req_valids[2];
        end
        default: begin
            rhs_array_muxed14 <= basesoc_sdram_choose_req_valids[3];
        end
    endcase
end
always @(*) begin
    rhs_array_muxed15 <= 11'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed15 <= basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_array_muxed15 <= basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_array_muxed15 <= basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        default: begin
            rhs_array_muxed15 <= basesoc_sdram_bankmachine3_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed16 <= 2'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed16 <= basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_array_muxed16 <= basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_array_muxed16 <= basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        default: begin
            rhs_array_muxed16 <= basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed17 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed17 <= basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_array_muxed17 <= basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_array_muxed17 <= basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        default: begin
            rhs_array_muxed17 <= basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed18 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed18 <= basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_array_muxed18 <= basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_array_muxed18 <= basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        default: begin
            rhs_array_muxed18 <= basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed19 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed19 <= basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_array_muxed19 <= basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_array_muxed19 <= basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        default: begin
            rhs_array_muxed19 <= basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_array_muxed3 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            t_array_muxed3 <= basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_array_muxed3 <= basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_array_muxed3 <= basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        default: begin
            t_array_muxed3 <= basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_array_muxed4 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            t_array_muxed4 <= basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_array_muxed4 <= basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_array_muxed4 <= basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        default: begin
            t_array_muxed4 <= basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_array_muxed5 <= 1'd0;
    case (basesoc_sdram_choose_req_grant)
        1'd0: begin
            t_array_muxed5 <= basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_array_muxed5 <= basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_array_muxed5 <= basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        default: begin
            t_array_muxed5 <= basesoc_sdram_bankmachine3_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed20 <= 19'd0;
    case (basesoc_litedramcore_roundrobin0_grant)
        default: begin
            rhs_array_muxed20 <= {basesoc_port_cmd_payload_addr[20:10], basesoc_port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed21 <= 1'd0;
    case (basesoc_litedramcore_roundrobin0_grant)
        default: begin
            rhs_array_muxed21 <= basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed22 <= 1'd0;
    case (basesoc_litedramcore_roundrobin0_grant)
        default: begin
            rhs_array_muxed22 <= (((basesoc_port_cmd_payload_addr[9:8] == 1'd0) & (~(((basesoc_litedramcore_locked0 | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed23 <= 19'd0;
    case (basesoc_litedramcore_roundrobin1_grant)
        default: begin
            rhs_array_muxed23 <= {basesoc_port_cmd_payload_addr[20:10], basesoc_port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed24 <= 1'd0;
    case (basesoc_litedramcore_roundrobin1_grant)
        default: begin
            rhs_array_muxed24 <= basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed25 <= 1'd0;
    case (basesoc_litedramcore_roundrobin1_grant)
        default: begin
            rhs_array_muxed25 <= (((basesoc_port_cmd_payload_addr[9:8] == 1'd1) & (~(((basesoc_litedramcore_locked1 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed26 <= 19'd0;
    case (basesoc_litedramcore_roundrobin2_grant)
        default: begin
            rhs_array_muxed26 <= {basesoc_port_cmd_payload_addr[20:10], basesoc_port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed27 <= 1'd0;
    case (basesoc_litedramcore_roundrobin2_grant)
        default: begin
            rhs_array_muxed27 <= basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed28 <= 1'd0;
    case (basesoc_litedramcore_roundrobin2_grant)
        default: begin
            rhs_array_muxed28 <= (((basesoc_port_cmd_payload_addr[9:8] == 2'd2) & (~(((basesoc_litedramcore_locked2 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed29 <= 19'd0;
    case (basesoc_litedramcore_roundrobin3_grant)
        default: begin
            rhs_array_muxed29 <= {basesoc_port_cmd_payload_addr[20:10], basesoc_port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed30 <= 1'd0;
    case (basesoc_litedramcore_roundrobin3_grant)
        default: begin
            rhs_array_muxed30 <= basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed31 <= 1'd0;
    case (basesoc_litedramcore_roundrobin3_grant)
        default: begin
            rhs_array_muxed31 <= (((basesoc_port_cmd_payload_addr[9:8] == 2'd3) & (~(((basesoc_litedramcore_locked3 | (basesoc_sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))))) & basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    array_muxed0 <= 2'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed0 <= basesoc_sdram_nop_ba[1:0];
        end
        1'd1: begin
            array_muxed0 <= basesoc_sdram_choose_req_cmd_payload_ba[1:0];
        end
        2'd2: begin
            array_muxed0 <= basesoc_sdram_choose_req_cmd_payload_ba[1:0];
        end
        default: begin
            array_muxed0 <= basesoc_sdram_cmd_payload_ba[1:0];
        end
    endcase
end
always @(*) begin
    array_muxed1 <= 11'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed1 <= basesoc_sdram_nop_a;
        end
        1'd1: begin
            array_muxed1 <= basesoc_sdram_choose_req_cmd_payload_a;
        end
        2'd2: begin
            array_muxed1 <= basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            array_muxed1 <= basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    array_muxed2 <= 1'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed2 <= 1'd0;
        end
        1'd1: begin
            array_muxed2 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_cas);
        end
        2'd2: begin
            array_muxed2 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            array_muxed2 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    array_muxed3 <= 1'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed3 <= 1'd0;
        end
        1'd1: begin
            array_muxed3 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_ras);
        end
        2'd2: begin
            array_muxed3 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            array_muxed3 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    array_muxed4 <= 1'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed4 <= 1'd0;
        end
        1'd1: begin
            array_muxed4 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_we);
        end
        2'd2: begin
            array_muxed4 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            array_muxed4 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    array_muxed5 <= 1'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed5 <= 1'd0;
        end
        1'd1: begin
            array_muxed5 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        2'd2: begin
            array_muxed5 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            array_muxed5 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    array_muxed6 <= 1'd0;
    case (basesoc_sdram_steerer_sel)
        1'd0: begin
            array_muxed6 <= 1'd0;
        end
        1'd1: begin
            array_muxed6 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        2'd2: begin
            array_muxed6 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            array_muxed6 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
assign basesoc_rx_rx = multiregimpl0_regs1;
assign sdrio_clk = sys_clk;
assign sdrio_clk_1 = sys_clk;
assign sdrio_clk_2 = sys_clk;
assign sdrio_clk_3 = sys_clk;
assign sdrio_clk_4 = sys_clk;
assign sdrio_clk_5 = sys_clk;
assign sdrio_clk_25 = sys_clk;
assign sdrio_clk_26 = sys_clk;
assign sdrio_clk_27 = sys_clk;
assign sdrio_clk_28 = sys_clk;
assign sdrio_clk_29 = sys_clk;
assign sdrio_clk_30 = sys_clk;
assign sdrio_clk_6 = sys_clk;
assign sdrio_clk_7 = sys_clk;
assign sdrio_clk_8 = sys_clk;
assign sdrio_clk_9 = sys_clk;
assign sdrio_clk_10 = sys_clk;
assign sdrio_clk_11 = sys_clk;
assign sdrio_clk_12 = sys_clk;
assign sdrio_clk_13 = sys_clk;
assign sdrio_clk_14 = sys_clk;
assign sdrio_clk_15 = sys_clk;
assign sdrio_clk_16 = sys_clk;
assign sdrio_clk_17 = sys_clk;
assign sdrio_clk_18 = sys_clk;
assign sdrio_clk_19 = sys_clk;
assign sdrio_clk_20 = sys_clk;
assign sdrio_clk_31 = sys_clk;
assign sdrio_clk_21 = sys_clk;
assign sdrio_clk_22 = sys_clk;
assign sdrio_clk_23 = sys_clk;
assign sdrio_clk_24 = sys_clk;
always @(*) begin
    ethphy__r_status <= 1'd0;
    ethphy__r_status <= ethphy_r;
    ethphy__r_status <= multiregimpl1_regs1;
end
assign basesoc_ethmac_tx_cdc_cdc_produce_rdomain = multiregimpl2_regs1;
assign basesoc_ethmac_tx_cdc_cdc_consume_wdomain = multiregimpl3_regs1;
assign basesoc_ethmac_rx_cdc_cdc_produce_rdomain = multiregimpl4_regs1;
assign basesoc_ethmac_rx_cdc_cdc_consume_wdomain = multiregimpl5_regs1;
assign basesoc_ethmac_pulsesynchronizer0_toggle_o = multiregimpl6_regs1;
assign basesoc_ethmac_pulsesynchronizer1_toggle_o = multiregimpl7_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge eth_rx_clk) begin
    ethphy_rx_ctl_reg <= ethphy_rx_ctl;
    ethphy_rx_data_reg <= ethphy_rx_data;
    ethphy_rx_ctl_reg_d <= ethphy_rx_ctl_reg;
    ethphy_source_valid <= ethphy_rx_ctl_reg[0];
    ethphy_source_payload_data <= ethphy_rx_data_reg;
    if ((ethphy_rx_ctl == 1'd0)) begin
        ethphy_link_status <= ethphy_rx_data[0];
        ethphy_clock_speed <= ethphy_rx_data[2:1];
        ethphy_duplex_status <= ethphy_rx_data[3];
    end
    if (basesoc_ethmac_rx_converter_converter_source_ready) begin
        basesoc_ethmac_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (basesoc_ethmac_rx_converter_converter_load_part) begin
        if (((basesoc_ethmac_rx_converter_converter_demux == 2'd3) | basesoc_ethmac_rx_converter_converter_sink_last)) begin
            basesoc_ethmac_rx_converter_converter_demux <= 1'd0;
            basesoc_ethmac_rx_converter_converter_strobe_all <= 1'd1;
        end else begin
            basesoc_ethmac_rx_converter_converter_demux <= (basesoc_ethmac_rx_converter_converter_demux + 1'd1);
        end
    end
    if ((basesoc_ethmac_rx_converter_converter_source_valid & basesoc_ethmac_rx_converter_converter_source_ready)) begin
        if ((basesoc_ethmac_rx_converter_converter_sink_valid & basesoc_ethmac_rx_converter_converter_sink_ready)) begin
            basesoc_ethmac_rx_converter_converter_source_first <= basesoc_ethmac_rx_converter_converter_sink_first;
            basesoc_ethmac_rx_converter_converter_source_last <= basesoc_ethmac_rx_converter_converter_sink_last;
        end else begin
            basesoc_ethmac_rx_converter_converter_source_first <= 1'd0;
            basesoc_ethmac_rx_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((basesoc_ethmac_rx_converter_converter_sink_valid & basesoc_ethmac_rx_converter_converter_sink_ready)) begin
            basesoc_ethmac_rx_converter_converter_source_first <= (basesoc_ethmac_rx_converter_converter_sink_first | basesoc_ethmac_rx_converter_converter_source_first);
            basesoc_ethmac_rx_converter_converter_source_last <= (basesoc_ethmac_rx_converter_converter_sink_last | basesoc_ethmac_rx_converter_converter_source_last);
        end
    end
    if (basesoc_ethmac_rx_converter_converter_load_part) begin
        case (basesoc_ethmac_rx_converter_converter_demux)
            1'd0: begin
                basesoc_ethmac_rx_converter_converter_source_payload_data[9:0] <= basesoc_ethmac_rx_converter_converter_sink_payload_data;
            end
            1'd1: begin
                basesoc_ethmac_rx_converter_converter_source_payload_data[19:10] <= basesoc_ethmac_rx_converter_converter_sink_payload_data;
            end
            2'd2: begin
                basesoc_ethmac_rx_converter_converter_source_payload_data[29:20] <= basesoc_ethmac_rx_converter_converter_sink_payload_data;
            end
            2'd3: begin
                basesoc_ethmac_rx_converter_converter_source_payload_data[39:30] <= basesoc_ethmac_rx_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (basesoc_ethmac_rx_converter_converter_load_part) begin
        basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count <= (basesoc_ethmac_rx_converter_converter_demux + 1'd1);
    end
    basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary <= basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary;
    basesoc_ethmac_rx_cdc_cdc_graycounter0_q <= basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next;
    if (eth_rx_rst) begin
        ethphy_source_valid <= 1'd0;
        ethphy_source_payload_data <= 8'd0;
        ethphy_link_status <= 1'd0;
        ethphy_clock_speed <= 1'd0;
        ethphy_duplex_status <= 1'd0;
        ethphy_rx_ctl_reg <= 2'd0;
        ethphy_rx_data_reg <= 8'd0;
        ethphy_rx_ctl_reg_d <= 2'd0;
        basesoc_ethmac_rx_converter_converter_source_payload_data <= 40'd0;
        basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
        basesoc_ethmac_rx_converter_converter_demux <= 2'd0;
        basesoc_ethmac_rx_converter_converter_strobe_all <= 1'd0;
        basesoc_ethmac_rx_cdc_cdc_graycounter0_q <= 6'd0;
        basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary <= 6'd0;
    end
    multiregimpl5_regs0 <= basesoc_ethmac_rx_cdc_cdc_graycounter1_q;
    multiregimpl5_regs1 <= multiregimpl5_regs0;
end

always @(posedge eth_tx_clk) begin
    basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary <= basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary;
    basesoc_ethmac_tx_cdc_cdc_graycounter1_q <= basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next;
    if ((basesoc_ethmac_tx_converter_converter_source_valid & basesoc_ethmac_tx_converter_converter_source_ready)) begin
        if (basesoc_ethmac_tx_converter_converter_last) begin
            basesoc_ethmac_tx_converter_converter_mux <= 1'd0;
        end else begin
            basesoc_ethmac_tx_converter_converter_mux <= (basesoc_ethmac_tx_converter_converter_mux + 1'd1);
        end
    end
    basesoc_txdatapath_liteethmactxlastbe_state <= basesoc_txdatapath_liteethmactxlastbe_next_state;
    basesoc_txdatapath_liteethmacgap_state <= basesoc_txdatapath_liteethmacgap_next_state;
    if (basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce) begin
        basesoc_ethmac_tx_gap_counter <= basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value;
    end
    if (eth_tx_rst) begin
        basesoc_ethmac_tx_cdc_cdc_graycounter1_q <= 6'd0;
        basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        basesoc_ethmac_tx_converter_converter_mux <= 2'd0;
        basesoc_txdatapath_liteethmactxlastbe_state <= 1'd0;
        basesoc_txdatapath_liteethmacgap_state <= 1'd0;
    end
    multiregimpl2_regs0 <= basesoc_ethmac_tx_cdc_cdc_graycounter0_q;
    multiregimpl2_regs1 <= multiregimpl2_regs0;
end

always @(posedge sdrio_clk) begin
    inferedsdrtristate0_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate1_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate2_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate3_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate4_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate5_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate6_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate7_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate8_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate9_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate10_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate11_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate12_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate13_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate14_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate15_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate16_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate17_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate18_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate19_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate20_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate21_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate22_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate23_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate24_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate25_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate26_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate27_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate28_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate29_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate30_oe <= dfi_p0_wrdata_en;
    inferedsdrtristate31_oe <= dfi_p0_wrdata_en;
end

always @(posedge sys_clk) begin
    case (grant)
        1'd0: begin
            if ((~request[0])) begin
                if (request[1]) begin
                    grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~request[1])) begin
                if (request[0]) begin
                    grant <= 1'd0;
                end
            end
        end
    endcase
    slave_sel_r <= slave_sel;
    if (wait_1) begin
        if ((~done)) begin
            count <= (count - 1'd1);
        end
    end else begin
        count <= 20'd1000000;
    end
    if ((basesoc_bus_errors != 32'd4294967295)) begin
        if (basesoc_bus_error) begin
            basesoc_bus_errors <= (basesoc_bus_errors + 1'd1);
        end
    end
    basesoc_basesoc_ram_bus_ack <= 1'd0;
    if (((basesoc_basesoc_ram_bus_cyc & basesoc_basesoc_ram_bus_stb) & ((~basesoc_basesoc_ram_bus_ack) | basesoc_basesoc_adr_burst))) begin
        basesoc_basesoc_ram_bus_ack <= 1'd1;
    end
    basesoc_ram_bus_ram_bus_ack <= 1'd0;
    if (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & ((~basesoc_ram_bus_ram_bus_ack) | basesoc_ram_adr_burst))) begin
        basesoc_ram_bus_ram_bus_ack <= 1'd1;
    end
    {basesoc_tx_tick, basesoc_tx_phase} <= 23'd8246337;
    if (basesoc_tx_enable) begin
        {basesoc_tx_tick, basesoc_tx_phase} <= (basesoc_tx_phase + 23'd8246337);
    end
    basesoc_rs232phytx_state <= basesoc_rs232phytx_next_state;
    if (basesoc_tx_count_rs232phytx_next_value_ce0) begin
        basesoc_tx_count <= basesoc_tx_count_rs232phytx_next_value0;
    end
    if (basesoc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= basesoc_serial_tx_rs232phytx_next_value1;
    end
    if (basesoc_tx_data_rs232phytx_next_value_ce2) begin
        basesoc_tx_data <= basesoc_tx_data_rs232phytx_next_value2;
    end
    basesoc_rx_rx_d <= basesoc_rx_rx;
    {basesoc_rx_tick, basesoc_rx_phase} <= 32'd2147483648;
    if (basesoc_rx_enable) begin
        {basesoc_rx_tick, basesoc_rx_phase} <= (basesoc_rx_phase + 23'd8246337);
    end
    basesoc_rs232phyrx_state <= basesoc_rs232phyrx_next_state;
    if (basesoc_rx_count_rs232phyrx_next_value_ce0) begin
        basesoc_rx_count <= basesoc_rx_count_rs232phyrx_next_value0;
    end
    if (basesoc_rx_data_rs232phyrx_next_value_ce1) begin
        basesoc_rx_data <= basesoc_rx_data_rs232phyrx_next_value1;
    end
    if (basesoc_uart_tx_clear) begin
        basesoc_uart_tx_pending <= 1'd0;
    end
    basesoc_uart_tx_trigger_d <= basesoc_uart_tx_trigger;
    if ((basesoc_uart_tx_trigger & (~basesoc_uart_tx_trigger_d))) begin
        basesoc_uart_tx_pending <= 1'd1;
    end
    if (basesoc_uart_rx_clear) begin
        basesoc_uart_rx_pending <= 1'd0;
    end
    basesoc_uart_rx_trigger_d <= basesoc_uart_rx_trigger;
    if ((basesoc_uart_rx_trigger & (~basesoc_uart_rx_trigger_d))) begin
        basesoc_uart_rx_pending <= 1'd1;
    end
    if (basesoc_uart_tx_fifo_syncfifo_re) begin
        basesoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (basesoc_uart_tx_fifo_re) begin
            basesoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((basesoc_uart_tx_fifo_syncfifo_we & basesoc_uart_tx_fifo_syncfifo_writable) & (~basesoc_uart_tx_fifo_replace))) begin
        basesoc_uart_tx_fifo_produce <= (basesoc_uart_tx_fifo_produce + 1'd1);
    end
    if (basesoc_uart_tx_fifo_do_read) begin
        basesoc_uart_tx_fifo_consume <= (basesoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((basesoc_uart_tx_fifo_syncfifo_we & basesoc_uart_tx_fifo_syncfifo_writable) & (~basesoc_uart_tx_fifo_replace))) begin
        if ((~basesoc_uart_tx_fifo_do_read)) begin
            basesoc_uart_tx_fifo_level0 <= (basesoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (basesoc_uart_tx_fifo_do_read) begin
            basesoc_uart_tx_fifo_level0 <= (basesoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (basesoc_uart_rx_fifo_syncfifo_re) begin
        basesoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (basesoc_uart_rx_fifo_re) begin
            basesoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((basesoc_uart_rx_fifo_syncfifo_we & basesoc_uart_rx_fifo_syncfifo_writable) & (~basesoc_uart_rx_fifo_replace))) begin
        basesoc_uart_rx_fifo_produce <= (basesoc_uart_rx_fifo_produce + 1'd1);
    end
    if (basesoc_uart_rx_fifo_do_read) begin
        basesoc_uart_rx_fifo_consume <= (basesoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((basesoc_uart_rx_fifo_syncfifo_we & basesoc_uart_rx_fifo_syncfifo_writable) & (~basesoc_uart_rx_fifo_replace))) begin
        if ((~basesoc_uart_rx_fifo_do_read)) begin
            basesoc_uart_rx_fifo_level0 <= (basesoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (basesoc_uart_rx_fifo_do_read) begin
            basesoc_uart_rx_fifo_level0 <= (basesoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (basesoc_timer_en_storage) begin
        if ((basesoc_timer_value == 1'd0)) begin
            basesoc_timer_value <= basesoc_timer_reload_storage;
        end else begin
            basesoc_timer_value <= (basesoc_timer_value - 1'd1);
        end
    end else begin
        basesoc_timer_value <= basesoc_timer_load_storage;
    end
    if (basesoc_timer_update_value_re) begin
        basesoc_timer_value_status <= basesoc_timer_value;
    end
    if (basesoc_timer_zero_clear) begin
        basesoc_timer_zero_pending <= 1'd0;
    end
    basesoc_timer_zero_trigger_d <= basesoc_timer_zero_trigger;
    if ((basesoc_timer_zero_trigger & (~basesoc_timer_zero_trigger_d))) begin
        basesoc_timer_zero_pending <= 1'd1;
    end
    if (ok_clear) begin
        ok_pending <= 1'd0;
    end
    ok_trigger_d <= ok_trigger;
    if (((~ok_trigger) & ok_trigger_d)) begin
        ok_pending <= 1'd1;
    end
    rddata_en <= {rddata_en, dfi_p0_rddata_en};
    dfi_p0_rddata_valid <= rddata_en[2];
    if (basesoc_sdram_csr_dfi_p0_rddata_valid) begin
        basesoc_sdram_rddata_status <= basesoc_sdram_csr_dfi_p0_rddata;
    end
    if ((basesoc_sdram_timer_wait & (~basesoc_sdram_timer_done0))) begin
        basesoc_sdram_timer_count1 <= (basesoc_sdram_timer_count1 - 1'd1);
    end else begin
        basesoc_sdram_timer_count1 <= 10'd937;
    end
    basesoc_sdram_postponer_req_o <= 1'd0;
    if (basesoc_sdram_postponer_req_i) begin
        basesoc_sdram_postponer_count <= (basesoc_sdram_postponer_count - 1'd1);
        if ((basesoc_sdram_postponer_count == 1'd0)) begin
            basesoc_sdram_postponer_count <= 1'd0;
            basesoc_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (basesoc_sdram_sequencer_start0) begin
        basesoc_sdram_sequencer_count <= 1'd0;
    end else begin
        if (basesoc_sdram_sequencer_done1) begin
            if ((basesoc_sdram_sequencer_count != 1'd0)) begin
                basesoc_sdram_sequencer_count <= (basesoc_sdram_sequencer_count - 1'd1);
            end
        end
    end
    basesoc_sdram_cmd_payload_a <= 1'd0;
    basesoc_sdram_cmd_payload_ba <= 1'd0;
    basesoc_sdram_cmd_payload_cas <= 1'd0;
    basesoc_sdram_cmd_payload_ras <= 1'd0;
    basesoc_sdram_cmd_payload_we <= 1'd0;
    basesoc_sdram_sequencer_done1 <= 1'd0;
    if ((basesoc_sdram_sequencer_start1 & (basesoc_sdram_sequencer_counter == 1'd0))) begin
        basesoc_sdram_cmd_payload_a <= 11'd1024;
        basesoc_sdram_cmd_payload_ba <= 1'd0;
        basesoc_sdram_cmd_payload_cas <= 1'd0;
        basesoc_sdram_cmd_payload_ras <= 1'd1;
        basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((basesoc_sdram_sequencer_counter == 1'd1)) begin
        basesoc_sdram_cmd_payload_a <= 11'd1024;
        basesoc_sdram_cmd_payload_ba <= 1'd0;
        basesoc_sdram_cmd_payload_cas <= 1'd1;
        basesoc_sdram_cmd_payload_ras <= 1'd1;
        basesoc_sdram_cmd_payload_we <= 1'd0;
    end
    if ((basesoc_sdram_sequencer_counter == 3'd5)) begin
        basesoc_sdram_cmd_payload_a <= 1'd0;
        basesoc_sdram_cmd_payload_ba <= 1'd0;
        basesoc_sdram_cmd_payload_cas <= 1'd0;
        basesoc_sdram_cmd_payload_ras <= 1'd0;
        basesoc_sdram_cmd_payload_we <= 1'd0;
        basesoc_sdram_sequencer_done1 <= 1'd1;
    end
    if ((basesoc_sdram_sequencer_counter == 3'd5)) begin
        basesoc_sdram_sequencer_counter <= 1'd0;
    end else begin
        if ((basesoc_sdram_sequencer_counter != 1'd0)) begin
            basesoc_sdram_sequencer_counter <= (basesoc_sdram_sequencer_counter + 1'd1);
        end else begin
            if (basesoc_sdram_sequencer_start1) begin
                basesoc_sdram_sequencer_counter <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_refresher_state <= basesoc_litedramcore_refresher_next_state;
    if (basesoc_sdram_bankmachine0_row_close) begin
        basesoc_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (basesoc_sdram_bankmachine0_row_open) begin
            basesoc_sdram_bankmachine0_row_opened <= 1'd1;
            basesoc_sdram_bankmachine0_row <= basesoc_sdram_bankmachine0_source_source_payload_addr[18:8];
        end
    end
    if (((basesoc_sdram_bankmachine0_syncfifo0_we & basesoc_sdram_bankmachine0_syncfifo0_writable) & (~basesoc_sdram_bankmachine0_replace))) begin
        basesoc_sdram_bankmachine0_produce <= (basesoc_sdram_bankmachine0_produce + 1'd1);
    end
    if (basesoc_sdram_bankmachine0_do_read) begin
        basesoc_sdram_bankmachine0_consume <= (basesoc_sdram_bankmachine0_consume + 1'd1);
    end
    if (((basesoc_sdram_bankmachine0_syncfifo0_we & basesoc_sdram_bankmachine0_syncfifo0_writable) & (~basesoc_sdram_bankmachine0_replace))) begin
        if ((~basesoc_sdram_bankmachine0_do_read)) begin
            basesoc_sdram_bankmachine0_level <= (basesoc_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (basesoc_sdram_bankmachine0_do_read) begin
            basesoc_sdram_bankmachine0_level <= (basesoc_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~basesoc_sdram_bankmachine0_pipe_valid_source_valid) | basesoc_sdram_bankmachine0_pipe_valid_source_ready)) begin
        basesoc_sdram_bankmachine0_pipe_valid_source_valid <= basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
        basesoc_sdram_bankmachine0_pipe_valid_source_first <= basesoc_sdram_bankmachine0_pipe_valid_sink_first;
        basesoc_sdram_bankmachine0_pipe_valid_source_last <= basesoc_sdram_bankmachine0_pipe_valid_sink_last;
        basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
        basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (basesoc_sdram_bankmachine0_twtpcon_valid) begin
        basesoc_sdram_bankmachine0_twtpcon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine0_twtpcon_ready)) begin
            basesoc_sdram_bankmachine0_twtpcon_count <= (basesoc_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((basesoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine0_trccon_valid) begin
        basesoc_sdram_bankmachine0_trccon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine0_trccon_ready)) begin
            basesoc_sdram_bankmachine0_trccon_count <= (basesoc_sdram_bankmachine0_trccon_count - 1'd1);
            if ((basesoc_sdram_bankmachine0_trccon_count == 1'd1)) begin
                basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine0_trascon_valid) begin
        basesoc_sdram_bankmachine0_trascon_count <= 2'd2;
        if (1'd0) begin
            basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine0_trascon_ready)) begin
            basesoc_sdram_bankmachine0_trascon_count <= (basesoc_sdram_bankmachine0_trascon_count - 1'd1);
            if ((basesoc_sdram_bankmachine0_trascon_count == 1'd1)) begin
                basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine0_state <= basesoc_litedramcore_bankmachine0_next_state;
    if (basesoc_sdram_bankmachine1_row_close) begin
        basesoc_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (basesoc_sdram_bankmachine1_row_open) begin
            basesoc_sdram_bankmachine1_row_opened <= 1'd1;
            basesoc_sdram_bankmachine1_row <= basesoc_sdram_bankmachine1_source_source_payload_addr[18:8];
        end
    end
    if (((basesoc_sdram_bankmachine1_syncfifo1_we & basesoc_sdram_bankmachine1_syncfifo1_writable) & (~basesoc_sdram_bankmachine1_replace))) begin
        basesoc_sdram_bankmachine1_produce <= (basesoc_sdram_bankmachine1_produce + 1'd1);
    end
    if (basesoc_sdram_bankmachine1_do_read) begin
        basesoc_sdram_bankmachine1_consume <= (basesoc_sdram_bankmachine1_consume + 1'd1);
    end
    if (((basesoc_sdram_bankmachine1_syncfifo1_we & basesoc_sdram_bankmachine1_syncfifo1_writable) & (~basesoc_sdram_bankmachine1_replace))) begin
        if ((~basesoc_sdram_bankmachine1_do_read)) begin
            basesoc_sdram_bankmachine1_level <= (basesoc_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (basesoc_sdram_bankmachine1_do_read) begin
            basesoc_sdram_bankmachine1_level <= (basesoc_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~basesoc_sdram_bankmachine1_pipe_valid_source_valid) | basesoc_sdram_bankmachine1_pipe_valid_source_ready)) begin
        basesoc_sdram_bankmachine1_pipe_valid_source_valid <= basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
        basesoc_sdram_bankmachine1_pipe_valid_source_first <= basesoc_sdram_bankmachine1_pipe_valid_sink_first;
        basesoc_sdram_bankmachine1_pipe_valid_source_last <= basesoc_sdram_bankmachine1_pipe_valid_sink_last;
        basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
        basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (basesoc_sdram_bankmachine1_twtpcon_valid) begin
        basesoc_sdram_bankmachine1_twtpcon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine1_twtpcon_ready)) begin
            basesoc_sdram_bankmachine1_twtpcon_count <= (basesoc_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((basesoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine1_trccon_valid) begin
        basesoc_sdram_bankmachine1_trccon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine1_trccon_ready)) begin
            basesoc_sdram_bankmachine1_trccon_count <= (basesoc_sdram_bankmachine1_trccon_count - 1'd1);
            if ((basesoc_sdram_bankmachine1_trccon_count == 1'd1)) begin
                basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine1_trascon_valid) begin
        basesoc_sdram_bankmachine1_trascon_count <= 2'd2;
        if (1'd0) begin
            basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine1_trascon_ready)) begin
            basesoc_sdram_bankmachine1_trascon_count <= (basesoc_sdram_bankmachine1_trascon_count - 1'd1);
            if ((basesoc_sdram_bankmachine1_trascon_count == 1'd1)) begin
                basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine1_state <= basesoc_litedramcore_bankmachine1_next_state;
    if (basesoc_sdram_bankmachine2_row_close) begin
        basesoc_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (basesoc_sdram_bankmachine2_row_open) begin
            basesoc_sdram_bankmachine2_row_opened <= 1'd1;
            basesoc_sdram_bankmachine2_row <= basesoc_sdram_bankmachine2_source_source_payload_addr[18:8];
        end
    end
    if (((basesoc_sdram_bankmachine2_syncfifo2_we & basesoc_sdram_bankmachine2_syncfifo2_writable) & (~basesoc_sdram_bankmachine2_replace))) begin
        basesoc_sdram_bankmachine2_produce <= (basesoc_sdram_bankmachine2_produce + 1'd1);
    end
    if (basesoc_sdram_bankmachine2_do_read) begin
        basesoc_sdram_bankmachine2_consume <= (basesoc_sdram_bankmachine2_consume + 1'd1);
    end
    if (((basesoc_sdram_bankmachine2_syncfifo2_we & basesoc_sdram_bankmachine2_syncfifo2_writable) & (~basesoc_sdram_bankmachine2_replace))) begin
        if ((~basesoc_sdram_bankmachine2_do_read)) begin
            basesoc_sdram_bankmachine2_level <= (basesoc_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (basesoc_sdram_bankmachine2_do_read) begin
            basesoc_sdram_bankmachine2_level <= (basesoc_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~basesoc_sdram_bankmachine2_pipe_valid_source_valid) | basesoc_sdram_bankmachine2_pipe_valid_source_ready)) begin
        basesoc_sdram_bankmachine2_pipe_valid_source_valid <= basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
        basesoc_sdram_bankmachine2_pipe_valid_source_first <= basesoc_sdram_bankmachine2_pipe_valid_sink_first;
        basesoc_sdram_bankmachine2_pipe_valid_source_last <= basesoc_sdram_bankmachine2_pipe_valid_sink_last;
        basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
        basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (basesoc_sdram_bankmachine2_twtpcon_valid) begin
        basesoc_sdram_bankmachine2_twtpcon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine2_twtpcon_ready)) begin
            basesoc_sdram_bankmachine2_twtpcon_count <= (basesoc_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((basesoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine2_trccon_valid) begin
        basesoc_sdram_bankmachine2_trccon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine2_trccon_ready)) begin
            basesoc_sdram_bankmachine2_trccon_count <= (basesoc_sdram_bankmachine2_trccon_count - 1'd1);
            if ((basesoc_sdram_bankmachine2_trccon_count == 1'd1)) begin
                basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine2_trascon_valid) begin
        basesoc_sdram_bankmachine2_trascon_count <= 2'd2;
        if (1'd0) begin
            basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine2_trascon_ready)) begin
            basesoc_sdram_bankmachine2_trascon_count <= (basesoc_sdram_bankmachine2_trascon_count - 1'd1);
            if ((basesoc_sdram_bankmachine2_trascon_count == 1'd1)) begin
                basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine2_state <= basesoc_litedramcore_bankmachine2_next_state;
    if (basesoc_sdram_bankmachine3_row_close) begin
        basesoc_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (basesoc_sdram_bankmachine3_row_open) begin
            basesoc_sdram_bankmachine3_row_opened <= 1'd1;
            basesoc_sdram_bankmachine3_row <= basesoc_sdram_bankmachine3_source_source_payload_addr[18:8];
        end
    end
    if (((basesoc_sdram_bankmachine3_syncfifo3_we & basesoc_sdram_bankmachine3_syncfifo3_writable) & (~basesoc_sdram_bankmachine3_replace))) begin
        basesoc_sdram_bankmachine3_produce <= (basesoc_sdram_bankmachine3_produce + 1'd1);
    end
    if (basesoc_sdram_bankmachine3_do_read) begin
        basesoc_sdram_bankmachine3_consume <= (basesoc_sdram_bankmachine3_consume + 1'd1);
    end
    if (((basesoc_sdram_bankmachine3_syncfifo3_we & basesoc_sdram_bankmachine3_syncfifo3_writable) & (~basesoc_sdram_bankmachine3_replace))) begin
        if ((~basesoc_sdram_bankmachine3_do_read)) begin
            basesoc_sdram_bankmachine3_level <= (basesoc_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (basesoc_sdram_bankmachine3_do_read) begin
            basesoc_sdram_bankmachine3_level <= (basesoc_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~basesoc_sdram_bankmachine3_pipe_valid_source_valid) | basesoc_sdram_bankmachine3_pipe_valid_source_ready)) begin
        basesoc_sdram_bankmachine3_pipe_valid_source_valid <= basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
        basesoc_sdram_bankmachine3_pipe_valid_source_first <= basesoc_sdram_bankmachine3_pipe_valid_sink_first;
        basesoc_sdram_bankmachine3_pipe_valid_source_last <= basesoc_sdram_bankmachine3_pipe_valid_sink_last;
        basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
        basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (basesoc_sdram_bankmachine3_twtpcon_valid) begin
        basesoc_sdram_bankmachine3_twtpcon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine3_twtpcon_ready)) begin
            basesoc_sdram_bankmachine3_twtpcon_count <= (basesoc_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((basesoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine3_trccon_valid) begin
        basesoc_sdram_bankmachine3_trccon_count <= 2'd3;
        if (1'd0) begin
            basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine3_trccon_ready)) begin
            basesoc_sdram_bankmachine3_trccon_count <= (basesoc_sdram_bankmachine3_trccon_count - 1'd1);
            if ((basesoc_sdram_bankmachine3_trccon_count == 1'd1)) begin
                basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_bankmachine3_trascon_valid) begin
        basesoc_sdram_bankmachine3_trascon_count <= 2'd2;
        if (1'd0) begin
            basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_bankmachine3_trascon_ready)) begin
            basesoc_sdram_bankmachine3_trascon_count <= (basesoc_sdram_bankmachine3_trascon_count - 1'd1);
            if ((basesoc_sdram_bankmachine3_trascon_count == 1'd1)) begin
                basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine3_state <= basesoc_litedramcore_bankmachine3_next_state;
    if ((~basesoc_sdram_en0)) begin
        basesoc_sdram_time0 <= 5'd31;
    end else begin
        if ((~basesoc_sdram_max_time0)) begin
            basesoc_sdram_time0 <= (basesoc_sdram_time0 - 1'd1);
        end
    end
    if ((~basesoc_sdram_en1)) begin
        basesoc_sdram_time1 <= 4'd15;
    end else begin
        if ((~basesoc_sdram_max_time1)) begin
            basesoc_sdram_time1 <= (basesoc_sdram_time1 - 1'd1);
        end
    end
    if (basesoc_sdram_choose_cmd_ce) begin
        case (basesoc_sdram_choose_cmd_grant)
            1'd0: begin
                if (basesoc_sdram_choose_cmd_request[1]) begin
                    basesoc_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (basesoc_sdram_choose_cmd_request[2]) begin
                        basesoc_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (basesoc_sdram_choose_cmd_request[3]) begin
                            basesoc_sdram_choose_cmd_grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (basesoc_sdram_choose_cmd_request[2]) begin
                    basesoc_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (basesoc_sdram_choose_cmd_request[3]) begin
                        basesoc_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (basesoc_sdram_choose_cmd_request[0]) begin
                            basesoc_sdram_choose_cmd_grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (basesoc_sdram_choose_cmd_request[3]) begin
                    basesoc_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (basesoc_sdram_choose_cmd_request[0]) begin
                        basesoc_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (basesoc_sdram_choose_cmd_request[1]) begin
                            basesoc_sdram_choose_cmd_grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (basesoc_sdram_choose_cmd_request[0]) begin
                    basesoc_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (basesoc_sdram_choose_cmd_request[1]) begin
                        basesoc_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (basesoc_sdram_choose_cmd_request[2]) begin
                            basesoc_sdram_choose_cmd_grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    if (basesoc_sdram_choose_req_ce) begin
        case (basesoc_sdram_choose_req_grant)
            1'd0: begin
                if (basesoc_sdram_choose_req_request[1]) begin
                    basesoc_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (basesoc_sdram_choose_req_request[2]) begin
                        basesoc_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (basesoc_sdram_choose_req_request[3]) begin
                            basesoc_sdram_choose_req_grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (basesoc_sdram_choose_req_request[2]) begin
                    basesoc_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (basesoc_sdram_choose_req_request[3]) begin
                        basesoc_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (basesoc_sdram_choose_req_request[0]) begin
                            basesoc_sdram_choose_req_grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (basesoc_sdram_choose_req_request[3]) begin
                    basesoc_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (basesoc_sdram_choose_req_request[0]) begin
                        basesoc_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (basesoc_sdram_choose_req_request[1]) begin
                            basesoc_sdram_choose_req_grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (basesoc_sdram_choose_req_request[0]) begin
                    basesoc_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (basesoc_sdram_choose_req_request[1]) begin
                        basesoc_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (basesoc_sdram_choose_req_request[2]) begin
                            basesoc_sdram_choose_req_grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    basesoc_sdram_dfi_p0_cs_n <= 1'd0;
    basesoc_sdram_dfi_p0_bank <= array_muxed0;
    basesoc_sdram_dfi_p0_address <= array_muxed1;
    basesoc_sdram_dfi_p0_cas_n <= (~array_muxed2);
    basesoc_sdram_dfi_p0_ras_n <= (~array_muxed3);
    basesoc_sdram_dfi_p0_we_n <= (~array_muxed4);
    basesoc_sdram_dfi_p0_rddata_en <= array_muxed5;
    basesoc_sdram_dfi_p0_wrdata_en <= array_muxed6;
    if (basesoc_sdram_trrdcon_valid) begin
        basesoc_sdram_trrdcon_count <= 1'd0;
        if (1'd1) begin
            basesoc_sdram_trrdcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_trrdcon_ready)) begin
            basesoc_sdram_trrdcon_count <= (basesoc_sdram_trrdcon_count - 1'd1);
            if ((basesoc_sdram_trrdcon_count == 1'd1)) begin
                basesoc_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_tccdcon_valid) begin
        basesoc_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            basesoc_sdram_tccdcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_tccdcon_ready)) begin
            basesoc_sdram_tccdcon_count <= (basesoc_sdram_tccdcon_count - 1'd1);
            if ((basesoc_sdram_tccdcon_count == 1'd1)) begin
                basesoc_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (basesoc_sdram_twtrcon_valid) begin
        basesoc_sdram_twtrcon_count <= 3'd4;
        if (1'd0) begin
            basesoc_sdram_twtrcon_ready <= 1'd1;
        end else begin
            basesoc_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~basesoc_sdram_twtrcon_ready)) begin
            basesoc_sdram_twtrcon_count <= (basesoc_sdram_twtrcon_count - 1'd1);
            if ((basesoc_sdram_twtrcon_count == 1'd1)) begin
                basesoc_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_multiplexer_state <= basesoc_litedramcore_multiplexer_next_state;
    basesoc_litedramcore_new_master_wdata_ready <= ((((1'd0 | ((basesoc_litedramcore_roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_wdata_ready)) | ((basesoc_litedramcore_roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_wdata_ready)) | ((basesoc_litedramcore_roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_wdata_ready)) | ((basesoc_litedramcore_roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_wdata_ready));
    basesoc_litedramcore_new_master_rdata_valid0 <= ((((1'd0 | ((basesoc_litedramcore_roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_rdata_valid)) | ((basesoc_litedramcore_roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_rdata_valid)) | ((basesoc_litedramcore_roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_rdata_valid)) | ((basesoc_litedramcore_roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_rdata_valid));
    basesoc_litedramcore_new_master_rdata_valid1 <= basesoc_litedramcore_new_master_rdata_valid0;
    basesoc_litedramcore_new_master_rdata_valid2 <= basesoc_litedramcore_new_master_rdata_valid1;
    basesoc_litedramcore_new_master_rdata_valid3 <= basesoc_litedramcore_new_master_rdata_valid2;
    basesoc_adr_offset_r <= basesoc_wb_sdram_adr[1:0];
    basesoc_fullmemorywe_state <= basesoc_fullmemorywe_next_state;
    basesoc_litedramnativeportconverter_state <= basesoc_litedramnativeportconverter_next_state;
    if (basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce) begin
        basesoc_wishbone_bridge_count <= basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value;
    end
    if ((basesoc_wishbone_bridge_wdata_converter_converter_source_valid & basesoc_wishbone_bridge_wdata_converter_converter_source_ready)) begin
        if (basesoc_wishbone_bridge_wdata_converter_converter_last) begin
            basesoc_wishbone_bridge_wdata_converter_converter_mux <= 1'd0;
        end else begin
            basesoc_wishbone_bridge_wdata_converter_converter_mux <= (basesoc_wishbone_bridge_wdata_converter_converter_mux + 1'd1);
        end
    end
    if (basesoc_wishbone_bridge_rdata_converter_converter_source_ready) begin
        basesoc_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
    end
    if (basesoc_wishbone_bridge_rdata_converter_converter_load_part) begin
        if (((basesoc_wishbone_bridge_rdata_converter_converter_demux == 2'd3) | basesoc_wishbone_bridge_rdata_converter_converter_sink_last)) begin
            basesoc_wishbone_bridge_rdata_converter_converter_demux <= 1'd0;
            basesoc_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd1;
        end else begin
            basesoc_wishbone_bridge_rdata_converter_converter_demux <= (basesoc_wishbone_bridge_rdata_converter_converter_demux + 1'd1);
        end
    end
    if ((basesoc_wishbone_bridge_rdata_converter_converter_source_valid & basesoc_wishbone_bridge_rdata_converter_converter_source_ready)) begin
        if ((basesoc_wishbone_bridge_rdata_converter_converter_sink_valid & basesoc_wishbone_bridge_rdata_converter_converter_sink_ready)) begin
            basesoc_wishbone_bridge_rdata_converter_converter_source_first <= basesoc_wishbone_bridge_rdata_converter_converter_sink_first;
            basesoc_wishbone_bridge_rdata_converter_converter_source_last <= basesoc_wishbone_bridge_rdata_converter_converter_sink_last;
        end else begin
            basesoc_wishbone_bridge_rdata_converter_converter_source_first <= 1'd0;
            basesoc_wishbone_bridge_rdata_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((basesoc_wishbone_bridge_rdata_converter_converter_sink_valid & basesoc_wishbone_bridge_rdata_converter_converter_sink_ready)) begin
            basesoc_wishbone_bridge_rdata_converter_converter_source_first <= (basesoc_wishbone_bridge_rdata_converter_converter_sink_first | basesoc_wishbone_bridge_rdata_converter_converter_source_first);
            basesoc_wishbone_bridge_rdata_converter_converter_source_last <= (basesoc_wishbone_bridge_rdata_converter_converter_sink_last | basesoc_wishbone_bridge_rdata_converter_converter_source_last);
        end
    end
    if (basesoc_wishbone_bridge_rdata_converter_converter_load_part) begin
        case (basesoc_wishbone_bridge_rdata_converter_converter_demux)
            1'd0: begin
                basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[31:0] <= basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            1'd1: begin
                basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[63:32] <= basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            2'd2: begin
                basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[95:64] <= basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            2'd3: begin
                basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:96] <= basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (basesoc_wishbone_bridge_rdata_converter_converter_load_part) begin
        basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= (basesoc_wishbone_bridge_rdata_converter_converter_demux + 1'd1);
    end
    basesoc_fsm_state <= basesoc_fsm_next_state;
    if (basesoc_wishbone_bridge_aborted_fsm_next_value_ce) begin
        basesoc_wishbone_bridge_aborted <= basesoc_wishbone_bridge_aborted_fsm_next_value;
    end
    if (ethphy_counter_ce) begin
        ethphy_counter <= (ethphy_counter + 1'd1);
    end
    basesoc_txdatapath_liteethmacpaddinginserter_state <= basesoc_txdatapath_liteethmacpaddinginserter_next_state;
    if (basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce) begin
        basesoc_ethmac_tx_padding_counter <= basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value;
    end
    if (basesoc_ethmac_tx_crc_ce) begin
        basesoc_ethmac_tx_crc_reg <= basesoc_ethmac_tx_crc_liteethmaccrcengine3_next;
    end
    if (basesoc_ethmac_tx_crc_reset) begin
        basesoc_ethmac_tx_crc_reg <= 32'd4294967295;
    end
    basesoc_txdatapath_bufferizeendpoints_state <= basesoc_txdatapath_bufferizeendpoints_next_state;
    if (basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0) begin
        basesoc_ethmac_tx_crc_crc_packet <= basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0;
    end
    if (basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1) begin
        basesoc_ethmac_tx_crc_last_be2 <= basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1;
    end
    if (((~basesoc_ethmac_tx_crc_pipe_valid_source_valid) | basesoc_ethmac_tx_crc_pipe_valid_source_ready)) begin
        basesoc_ethmac_tx_crc_pipe_valid_source_valid <= basesoc_ethmac_tx_crc_pipe_valid_sink_valid;
        basesoc_ethmac_tx_crc_pipe_valid_source_first <= basesoc_ethmac_tx_crc_pipe_valid_sink_first;
        basesoc_ethmac_tx_crc_pipe_valid_source_last <= basesoc_ethmac_tx_crc_pipe_valid_sink_last;
        basesoc_ethmac_tx_crc_pipe_valid_source_payload_data <= basesoc_ethmac_tx_crc_pipe_valid_sink_payload_data;
        basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be <= basesoc_ethmac_tx_crc_pipe_valid_sink_payload_last_be;
        basesoc_ethmac_tx_crc_pipe_valid_source_payload_error <= basesoc_ethmac_tx_crc_pipe_valid_sink_payload_error;
    end
    basesoc_txdatapath_liteethmacpreambleinserter_state <= basesoc_txdatapath_liteethmacpreambleinserter_next_state;
    if (basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce) begin
        basesoc_ethmac_tx_preamble_count <= basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value;
    end
    basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary <= basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary;
    basesoc_ethmac_tx_cdc_cdc_graycounter0_q <= basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next;
    if (basesoc_ethmac_pulsesynchronizer0_o) begin
        basesoc_ethmac_preamble_errors_status <= (basesoc_ethmac_preamble_errors_status + 1'd1);
    end
    if (basesoc_ethmac_pulsesynchronizer1_o) begin
        basesoc_ethmac_crc_errors_status <= (basesoc_ethmac_crc_errors_status + 1'd1);
    end
    basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary <= basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary;
    basesoc_ethmac_rx_cdc_cdc_graycounter1_q <= basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next;
    basesoc_rxdatapath_liteethmacpreamblechecker_state <= basesoc_rxdatapath_liteethmacpreamblechecker_next_state;
    if (basesoc_ethmac_pulsesynchronizer0_i) begin
        basesoc_ethmac_pulsesynchronizer0_toggle_i <= (~basesoc_ethmac_pulsesynchronizer0_toggle_i);
    end
    basesoc_ethmac_pulsesynchronizer0_toggle_o_r <= basesoc_ethmac_pulsesynchronizer0_toggle_o;
    if (basesoc_ethmac_liteethmaccrc32checker_crc_ce) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_reg <= basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next;
    end
    if (basesoc_ethmac_liteethmaccrc32checker_crc_reset) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
    end
    if (((basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_we & basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace))) begin
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce <= (basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce + 1'd1);
    end
    if (basesoc_ethmac_liteethmaccrc32checker_syncfifo_do_read) begin
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume <= (basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume + 1'd1);
    end
    if (((basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_we & basesoc_ethmac_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace))) begin
        if ((~basesoc_ethmac_liteethmaccrc32checker_syncfifo_do_read)) begin
            basesoc_ethmac_liteethmaccrc32checker_syncfifo_level <= (basesoc_ethmac_liteethmaccrc32checker_syncfifo_level + 1'd1);
        end
    end else begin
        if (basesoc_ethmac_liteethmaccrc32checker_syncfifo_do_read) begin
            basesoc_ethmac_liteethmaccrc32checker_syncfifo_level <= (basesoc_ethmac_liteethmaccrc32checker_syncfifo_level - 1'd1);
        end
    end
    if (basesoc_ethmac_liteethmaccrc32checker_fifo_reset) begin
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_level <= 2'd0;
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
    end
    basesoc_rxdatapath_bufferizeendpoints_state <= basesoc_rxdatapath_bufferizeendpoints_next_state;
    if (basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0) begin
        basesoc_ethmac_liteethmaccrc32checker_last_be <= basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0;
    end
    if (basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1) begin
        basesoc_ethmac_liteethmaccrc32checker_crc_error1 <= basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1;
    end
    if (((~basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid) | basesoc_ethmac_bufferizeendpoints_pipe_valid_source_ready)) begin
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid <= basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_valid;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first <= basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_first;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last <= basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_last;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data <= basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_data;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be <= basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_last_be;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error <= basesoc_ethmac_bufferizeendpoints_pipe_valid_sink_payload_error;
    end
    if (basesoc_ethmac_pulsesynchronizer1_i) begin
        basesoc_ethmac_pulsesynchronizer1_toggle_i <= (~basesoc_ethmac_pulsesynchronizer1_toggle_i);
    end
    basesoc_ethmac_pulsesynchronizer1_toggle_o_r <= basesoc_ethmac_pulsesynchronizer1_toggle_o;
    if (((basesoc_ethmac_sram49_we & basesoc_ethmac_sram50_writable) & (~basesoc_ethmac_sram56_replace))) begin
        basesoc_ethmac_sram57_produce <= (basesoc_ethmac_sram57_produce + 1'd1);
    end
    if (basesoc_ethmac_sram63_do_read) begin
        basesoc_ethmac_sram58_consume <= (basesoc_ethmac_sram58_consume + 1'd1);
    end
    if (((basesoc_ethmac_sram49_we & basesoc_ethmac_sram50_writable) & (~basesoc_ethmac_sram56_replace))) begin
        if ((~basesoc_ethmac_sram63_do_read)) begin
            basesoc_ethmac_sram55_level <= (basesoc_ethmac_sram55_level + 1'd1);
        end
    end else begin
        if (basesoc_ethmac_sram63_do_read) begin
            basesoc_ethmac_sram55_level <= (basesoc_ethmac_sram55_level - 1'd1);
        end
    end
    basesoc_liteethmacsramwriter_state <= basesoc_liteethmacsramwriter_next_state;
    if (basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce) begin
        basesoc_ethmac_sram35_length <= basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value;
    end
    if (basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce) begin
        basesoc_ethmac_sram13_status <= basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value;
    end
    if (basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce) begin
        basesoc_ethmac_slot <= basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value;
    end
    if (basesoc_ethmac_sram108_clear) begin
        basesoc_ethmac_sram106_pending <= 1'd0;
    end
    if (basesoc_ethmac_sram107_trigger) begin
        basesoc_ethmac_sram106_pending <= 1'd1;
    end
    if (((basesoc_ethmac_sram135_we & basesoc_ethmac_sram136_writable) & (~basesoc_ethmac_sram142_replace))) begin
        basesoc_ethmac_sram143_produce <= (basesoc_ethmac_sram143_produce + 1'd1);
    end
    if (basesoc_ethmac_sram149_do_read) begin
        basesoc_ethmac_sram144_consume <= (basesoc_ethmac_sram144_consume + 1'd1);
    end
    if (((basesoc_ethmac_sram135_we & basesoc_ethmac_sram136_writable) & (~basesoc_ethmac_sram142_replace))) begin
        if ((~basesoc_ethmac_sram149_do_read)) begin
            basesoc_ethmac_sram141_level <= (basesoc_ethmac_sram141_level + 1'd1);
        end
    end else begin
        if (basesoc_ethmac_sram149_do_read) begin
            basesoc_ethmac_sram141_level <= (basesoc_ethmac_sram141_level - 1'd1);
        end
    end
    basesoc_liteethmacsramreader_state <= basesoc_liteethmacsramreader_next_state;
    if (basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce) begin
        basesoc_ethmac_sram122_length <= basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value;
    end
    basesoc_ethmac_interface0_ack <= 1'd0;
    if (((basesoc_ethmac_interface0_cyc & basesoc_ethmac_interface0_stb) & ((~basesoc_ethmac_interface0_ack) | basesoc_ethmac_sram2_adr_burst))) begin
        basesoc_ethmac_interface0_ack <= 1'd1;
    end
    basesoc_ethmac_interface1_ack <= 1'd0;
    if (((basesoc_ethmac_interface1_cyc & basesoc_ethmac_interface1_stb) & ((~basesoc_ethmac_interface1_ack) | basesoc_ethmac_sram3_adr_burst))) begin
        basesoc_ethmac_interface1_ack <= 1'd1;
    end
    basesoc_ethmac_interface2_ack <= 1'd0;
    if (((basesoc_ethmac_interface2_cyc & basesoc_ethmac_interface2_stb) & ((~basesoc_ethmac_interface2_ack) | basesoc_ethmac_sram4_adr_burst))) begin
        basesoc_ethmac_interface2_ack <= 1'd1;
    end
    basesoc_ethmac_interface3_ack <= 1'd0;
    if (((basesoc_ethmac_interface3_cyc & basesoc_ethmac_interface3_stb) & ((~basesoc_ethmac_interface3_ack) | basesoc_ethmac_sram5_adr_burst))) begin
        basesoc_ethmac_interface3_ack <= 1'd1;
    end
    basesoc_ethmac_slave_sel_r <= basesoc_ethmac_slave_sel;
    basesoc_wishbone2csr_state <= basesoc_wishbone2csr_next_state;
    if (basesoc_dat_w_wishbone2csr_next_value_ce0) begin
        basesoc_dat_w <= basesoc_dat_w_wishbone2csr_next_value0;
    end
    if (basesoc_adr_wishbone2csr_next_value_ce1) begin
        basesoc_adr <= basesoc_adr_wishbone2csr_next_value1;
    end
    if (basesoc_we_wishbone2csr_next_value_ce2) begin
        basesoc_we <= basesoc_we_wishbone2csr_next_value2;
    end
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank0_reset0_re) begin
        basesoc_reset_storage[1:0] <= csr_bankarray_csrbank0_reset0_r;
    end
    basesoc_reset_re <= csr_bankarray_csrbank0_reset0_re;
    if (csr_bankarray_csrbank0_scratch0_re) begin
        basesoc_scratch_storage[31:0] <= csr_bankarray_csrbank0_scratch0_r;
    end
    basesoc_scratch_re <= csr_bankarray_csrbank0_scratch0_re;
    basesoc_bus_errors_re <= csr_bankarray_csrbank0_bus_errors_re;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_slot_w;
            end
            1'd1: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_length_w;
            end
            2'd2: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_errors_w;
            end
            2'd3: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface1_bank_bus_dat_r <= basesoc_ethmac_start_w;
            end
            3'd7: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ready_w;
            end
            4'd8: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_level_w;
            end
            4'd9: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_slot0_w;
            end
            4'd10: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_length0_w;
            end
            4'd11: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ev_status_w;
            end
            4'd12: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ev_pending_w;
            end
            4'd13: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ev_enable0_w;
            end
            4'd14: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_preamble_crc_w;
            end
            4'd15: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_rx_datapath_preamble_errors_w;
            end
            5'd16: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_rx_datapath_crc_errors_w;
            end
        endcase
    end
    basesoc_ethmac_sram9_re <= csr_bankarray_csrbank1_sram_writer_slot_re;
    basesoc_ethmac_sram12_re <= csr_bankarray_csrbank1_sram_writer_length_re;
    basesoc_ethmac_sram15_re <= csr_bankarray_csrbank1_sram_writer_errors_re;
    basesoc_ethmac_sram24_re <= csr_bankarray_csrbank1_sram_writer_ev_status_re;
    if (csr_bankarray_csrbank1_sram_writer_ev_pending_re) begin
        basesoc_ethmac_sram29_r <= csr_bankarray_csrbank1_sram_writer_ev_pending_r;
    end
    basesoc_ethmac_sram28_re <= csr_bankarray_csrbank1_sram_writer_ev_pending_re;
    if (csr_bankarray_csrbank1_sram_writer_ev_enable0_re) begin
        basesoc_ethmac_sram31_storage <= csr_bankarray_csrbank1_sram_writer_ev_enable0_r;
    end
    basesoc_ethmac_sram32_re <= csr_bankarray_csrbank1_sram_writer_ev_enable0_re;
    basesoc_ethmac_sram96_re <= csr_bankarray_csrbank1_sram_reader_ready_re;
    basesoc_ethmac_sram99_re <= csr_bankarray_csrbank1_sram_reader_level_re;
    if (csr_bankarray_csrbank1_sram_reader_slot0_re) begin
        basesoc_ethmac_sram100_storage <= csr_bankarray_csrbank1_sram_reader_slot0_r;
    end
    basesoc_ethmac_sram101_re <= csr_bankarray_csrbank1_sram_reader_slot0_re;
    if (csr_bankarray_csrbank1_sram_reader_length0_re) begin
        basesoc_ethmac_sram102_storage[10:0] <= csr_bankarray_csrbank1_sram_reader_length0_r;
    end
    basesoc_ethmac_sram103_re <= csr_bankarray_csrbank1_sram_reader_length0_re;
    basesoc_ethmac_sram112_re <= csr_bankarray_csrbank1_sram_reader_ev_status_re;
    if (csr_bankarray_csrbank1_sram_reader_ev_pending_re) begin
        basesoc_ethmac_sram117_r <= csr_bankarray_csrbank1_sram_reader_ev_pending_r;
    end
    basesoc_ethmac_sram116_re <= csr_bankarray_csrbank1_sram_reader_ev_pending_re;
    if (csr_bankarray_csrbank1_sram_reader_ev_enable0_re) begin
        basesoc_ethmac_sram119_storage <= csr_bankarray_csrbank1_sram_reader_ev_enable0_r;
    end
    basesoc_ethmac_sram120_re <= csr_bankarray_csrbank1_sram_reader_ev_enable0_re;
    basesoc_ethmac_re <= csr_bankarray_csrbank1_preamble_crc_re;
    basesoc_ethmac_preamble_errors_re <= csr_bankarray_csrbank1_rx_datapath_preamble_errors_re;
    basesoc_ethmac_crc_errors_re <= csr_bankarray_csrbank1_rx_datapath_crc_errors_re;
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_crg_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_rx_inband_status_w;
            end
            2'd2: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_mdio_w0_w;
            end
            2'd3: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_mdio_r_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank2_crg_reset0_re) begin
        ethphy_reset_storage <= csr_bankarray_csrbank2_crg_reset0_r;
    end
    ethphy_reset_re <= csr_bankarray_csrbank2_crg_reset0_re;
    ethphy_re <= csr_bankarray_csrbank2_rx_inband_status_re;
    if (csr_bankarray_csrbank2_mdio_w0_re) begin
        ethphy__w_storage[2:0] <= csr_bankarray_csrbank2_mdio_w0_r;
    end
    ethphy__w_re <= csr_bankarray_csrbank2_mdio_w0_re;
    ethphy__r_re <= csr_bankarray_csrbank2_mdio_r_re;
    csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank3_sel) begin
        case (csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_busy_w;
            end
            1'd1: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dta0_w;
            end
            2'd2: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_init0_w;
            end
            2'd3: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_ev_enable0_w;
            end
        endcase
    end
    busy_re <= csr_bankarray_csrbank3_busy_re;
    if (csr_bankarray_csrbank3_dta0_re) begin
        dta_storage[15:0] <= csr_bankarray_csrbank3_dta0_r;
    end
    dta_re <= csr_bankarray_csrbank3_dta0_re;
    if (csr_bankarray_csrbank3_init0_re) begin
        init_storage <= csr_bankarray_csrbank3_init0_r;
    end
    init_re <= csr_bankarray_csrbank3_init0_re;
    status_re <= csr_bankarray_csrbank3_ev_status_re;
    if (csr_bankarray_csrbank3_ev_pending_re) begin
        pending_r <= csr_bankarray_csrbank3_ev_pending_r;
    end
    pending_re <= csr_bankarray_csrbank3_ev_pending_re;
    if (csr_bankarray_csrbank3_ev_enable0_re) begin
        enable_storage <= csr_bankarray_csrbank3_ev_enable0_r;
    end
    enable_re <= csr_bankarray_csrbank3_ev_enable0_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank4_sel) begin
        case (csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_dfii_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_dfii_pi0_command0_w;
            end
            2'd2: begin
                csr_bankarray_interface4_bank_bus_dat_r <= basesoc_sdram_command_issue_w;
            end
            2'd3: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_dfii_pi0_address0_w;
            end
            3'd4: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_dfii_pi0_rddata_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank4_dfii_control0_re) begin
        basesoc_sdram_storage[3:0] <= csr_bankarray_csrbank4_dfii_control0_r;
    end
    basesoc_sdram_re <= csr_bankarray_csrbank4_dfii_control0_re;
    if (csr_bankarray_csrbank4_dfii_pi0_command0_re) begin
        basesoc_sdram_command_storage[7:0] <= csr_bankarray_csrbank4_dfii_pi0_command0_r;
    end
    basesoc_sdram_command_re <= csr_bankarray_csrbank4_dfii_pi0_command0_re;
    if (csr_bankarray_csrbank4_dfii_pi0_address0_re) begin
        basesoc_sdram_address_storage[10:0] <= csr_bankarray_csrbank4_dfii_pi0_address0_r;
    end
    basesoc_sdram_address_re <= csr_bankarray_csrbank4_dfii_pi0_address0_re;
    if (csr_bankarray_csrbank4_dfii_pi0_baddress0_re) begin
        basesoc_sdram_baddress_storage[1:0] <= csr_bankarray_csrbank4_dfii_pi0_baddress0_r;
    end
    basesoc_sdram_baddress_re <= csr_bankarray_csrbank4_dfii_pi0_baddress0_re;
    if (csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) begin
        basesoc_sdram_wrdata_storage[31:0] <= csr_bankarray_csrbank4_dfii_pi0_wrdata0_r;
    end
    basesoc_sdram_wrdata_re <= csr_bankarray_csrbank4_dfii_pi0_wrdata0_re;
    basesoc_sdram_rddata_re <= csr_bankarray_csrbank4_dfii_pi0_rddata_re;
    csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank5_sel) begin
        case (csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_load0_w;
            end
            1'd1: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_reload0_w;
            end
            2'd2: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_en0_w;
            end
            2'd3: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_update_value0_w;
            end
            3'd4: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_value_w;
            end
            3'd5: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_status_w;
            end
            3'd6: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_pending_w;
            end
            3'd7: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_enable0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank5_load0_re) begin
        basesoc_timer_load_storage[31:0] <= csr_bankarray_csrbank5_load0_r;
    end
    basesoc_timer_load_re <= csr_bankarray_csrbank5_load0_re;
    if (csr_bankarray_csrbank5_reload0_re) begin
        basesoc_timer_reload_storage[31:0] <= csr_bankarray_csrbank5_reload0_r;
    end
    basesoc_timer_reload_re <= csr_bankarray_csrbank5_reload0_re;
    if (csr_bankarray_csrbank5_en0_re) begin
        basesoc_timer_en_storage <= csr_bankarray_csrbank5_en0_r;
    end
    basesoc_timer_en_re <= csr_bankarray_csrbank5_en0_re;
    if (csr_bankarray_csrbank5_update_value0_re) begin
        basesoc_timer_update_value_storage <= csr_bankarray_csrbank5_update_value0_r;
    end
    basesoc_timer_update_value_re <= csr_bankarray_csrbank5_update_value0_re;
    basesoc_timer_value_re <= csr_bankarray_csrbank5_value_re;
    basesoc_timer_status_re <= csr_bankarray_csrbank5_ev_status_re;
    if (csr_bankarray_csrbank5_ev_pending_re) begin
        basesoc_timer_pending_r <= csr_bankarray_csrbank5_ev_pending_r;
    end
    basesoc_timer_pending_re <= csr_bankarray_csrbank5_ev_pending_re;
    if (csr_bankarray_csrbank5_ev_enable0_re) begin
        basesoc_timer_enable_storage <= csr_bankarray_csrbank5_ev_enable0_r;
    end
    basesoc_timer_enable_re <= csr_bankarray_csrbank5_ev_enable0_re;
    csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank6_sel) begin
        case (csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface6_bank_bus_dat_r <= basesoc_uart_rxtx_w;
            end
            1'd1: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_txfull_w;
            end
            2'd2: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_rxempty_w;
            end
            2'd3: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_txempty_w;
            end
            3'd7: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_rxfull_w;
            end
        endcase
    end
    basesoc_uart_txfull_re <= csr_bankarray_csrbank6_txfull_re;
    basesoc_uart_rxempty_re <= csr_bankarray_csrbank6_rxempty_re;
    basesoc_uart_status_re <= csr_bankarray_csrbank6_ev_status_re;
    if (csr_bankarray_csrbank6_ev_pending_re) begin
        basesoc_uart_pending_r[1:0] <= csr_bankarray_csrbank6_ev_pending_r;
    end
    basesoc_uart_pending_re <= csr_bankarray_csrbank6_ev_pending_re;
    if (csr_bankarray_csrbank6_ev_enable0_re) begin
        basesoc_uart_enable_storage[1:0] <= csr_bankarray_csrbank6_ev_enable0_r;
    end
    basesoc_uart_enable_re <= csr_bankarray_csrbank6_ev_enable0_re;
    basesoc_uart_txempty_re <= csr_bankarray_csrbank6_txempty_re;
    basesoc_uart_rxfull_re <= csr_bankarray_csrbank6_rxfull_re;
    if (sys_rst) begin
        basesoc_reset_storage <= 2'd0;
        basesoc_reset_re <= 1'd0;
        basesoc_scratch_storage <= 32'd305419896;
        basesoc_scratch_re <= 1'd0;
        basesoc_bus_errors_re <= 1'd0;
        basesoc_bus_errors <= 32'd0;
        basesoc_basesoc_ram_bus_ack <= 1'd0;
        basesoc_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        basesoc_tx_tick <= 1'd0;
        basesoc_rx_tick <= 1'd0;
        basesoc_rx_rx_d <= 1'd0;
        basesoc_uart_txfull_re <= 1'd0;
        basesoc_uart_rxempty_re <= 1'd0;
        basesoc_uart_tx_pending <= 1'd0;
        basesoc_uart_tx_trigger_d <= 1'd0;
        basesoc_uart_rx_pending <= 1'd0;
        basesoc_uart_rx_trigger_d <= 1'd0;
        basesoc_uart_status_re <= 1'd0;
        basesoc_uart_pending_re <= 1'd0;
        basesoc_uart_pending_r <= 2'd0;
        basesoc_uart_enable_storage <= 2'd0;
        basesoc_uart_enable_re <= 1'd0;
        basesoc_uart_txempty_re <= 1'd0;
        basesoc_uart_rxfull_re <= 1'd0;
        basesoc_uart_tx_fifo_readable <= 1'd0;
        basesoc_uart_tx_fifo_level0 <= 5'd0;
        basesoc_uart_tx_fifo_produce <= 4'd0;
        basesoc_uart_tx_fifo_consume <= 4'd0;
        basesoc_uart_rx_fifo_readable <= 1'd0;
        basesoc_uart_rx_fifo_level0 <= 5'd0;
        basesoc_uart_rx_fifo_produce <= 4'd0;
        basesoc_uart_rx_fifo_consume <= 4'd0;
        basesoc_timer_load_storage <= 32'd0;
        basesoc_timer_load_re <= 1'd0;
        basesoc_timer_reload_storage <= 32'd0;
        basesoc_timer_reload_re <= 1'd0;
        basesoc_timer_en_storage <= 1'd0;
        basesoc_timer_en_re <= 1'd0;
        basesoc_timer_update_value_storage <= 1'd0;
        basesoc_timer_update_value_re <= 1'd0;
        basesoc_timer_value_status <= 32'd0;
        basesoc_timer_value_re <= 1'd0;
        basesoc_timer_zero_pending <= 1'd0;
        basesoc_timer_zero_trigger_d <= 1'd0;
        basesoc_timer_status_re <= 1'd0;
        basesoc_timer_pending_re <= 1'd0;
        basesoc_timer_pending_r <= 1'd0;
        basesoc_timer_enable_storage <= 1'd0;
        basesoc_timer_enable_re <= 1'd0;
        basesoc_timer_value <= 32'd0;
        busy_re <= 1'd0;
        dta_storage <= 16'd0;
        dta_re <= 1'd0;
        init_storage <= 1'd0;
        init_re <= 1'd0;
        ok_pending <= 1'd0;
        ok_trigger_d <= 1'd0;
        status_re <= 1'd0;
        pending_re <= 1'd0;
        pending_r <= 1'd0;
        enable_storage <= 1'd0;
        enable_re <= 1'd0;
        dfi_p0_rddata_valid <= 1'd0;
        rddata_en <= 3'd0;
        basesoc_sdram_storage <= 4'd1;
        basesoc_sdram_re <= 1'd0;
        basesoc_sdram_command_storage <= 8'd0;
        basesoc_sdram_command_re <= 1'd0;
        basesoc_sdram_address_re <= 1'd0;
        basesoc_sdram_baddress_re <= 1'd0;
        basesoc_sdram_wrdata_re <= 1'd0;
        basesoc_sdram_rddata_status <= 32'd0;
        basesoc_sdram_rddata_re <= 1'd0;
        basesoc_sdram_dfi_p0_address <= 11'd0;
        basesoc_sdram_dfi_p0_bank <= 2'd0;
        basesoc_sdram_dfi_p0_cas_n <= 1'd1;
        basesoc_sdram_dfi_p0_cs_n <= 1'd1;
        basesoc_sdram_dfi_p0_ras_n <= 1'd1;
        basesoc_sdram_dfi_p0_we_n <= 1'd1;
        basesoc_sdram_dfi_p0_wrdata_en <= 1'd0;
        basesoc_sdram_dfi_p0_rddata_en <= 1'd0;
        basesoc_sdram_cmd_payload_a <= 11'd0;
        basesoc_sdram_cmd_payload_ba <= 2'd0;
        basesoc_sdram_cmd_payload_cas <= 1'd0;
        basesoc_sdram_cmd_payload_ras <= 1'd0;
        basesoc_sdram_cmd_payload_we <= 1'd0;
        basesoc_sdram_timer_count1 <= 10'd937;
        basesoc_sdram_postponer_req_o <= 1'd0;
        basesoc_sdram_postponer_count <= 1'd0;
        basesoc_sdram_sequencer_done1 <= 1'd0;
        basesoc_sdram_sequencer_counter <= 3'd0;
        basesoc_sdram_sequencer_count <= 1'd0;
        basesoc_sdram_bankmachine0_level <= 4'd0;
        basesoc_sdram_bankmachine0_produce <= 3'd0;
        basesoc_sdram_bankmachine0_consume <= 3'd0;
        basesoc_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= 19'd0;
        basesoc_sdram_bankmachine0_row <= 11'd0;
        basesoc_sdram_bankmachine0_row_opened <= 1'd0;
        basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        basesoc_sdram_bankmachine0_twtpcon_count <= 2'd0;
        basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
        basesoc_sdram_bankmachine0_trccon_count <= 2'd0;
        basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
        basesoc_sdram_bankmachine0_trascon_count <= 2'd0;
        basesoc_sdram_bankmachine1_level <= 4'd0;
        basesoc_sdram_bankmachine1_produce <= 3'd0;
        basesoc_sdram_bankmachine1_consume <= 3'd0;
        basesoc_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= 19'd0;
        basesoc_sdram_bankmachine1_row <= 11'd0;
        basesoc_sdram_bankmachine1_row_opened <= 1'd0;
        basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        basesoc_sdram_bankmachine1_twtpcon_count <= 2'd0;
        basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
        basesoc_sdram_bankmachine1_trccon_count <= 2'd0;
        basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
        basesoc_sdram_bankmachine1_trascon_count <= 2'd0;
        basesoc_sdram_bankmachine2_level <= 4'd0;
        basesoc_sdram_bankmachine2_produce <= 3'd0;
        basesoc_sdram_bankmachine2_consume <= 3'd0;
        basesoc_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= 19'd0;
        basesoc_sdram_bankmachine2_row <= 11'd0;
        basesoc_sdram_bankmachine2_row_opened <= 1'd0;
        basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        basesoc_sdram_bankmachine2_twtpcon_count <= 2'd0;
        basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
        basesoc_sdram_bankmachine2_trccon_count <= 2'd0;
        basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
        basesoc_sdram_bankmachine2_trascon_count <= 2'd0;
        basesoc_sdram_bankmachine3_level <= 4'd0;
        basesoc_sdram_bankmachine3_produce <= 3'd0;
        basesoc_sdram_bankmachine3_consume <= 3'd0;
        basesoc_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= 19'd0;
        basesoc_sdram_bankmachine3_row <= 11'd0;
        basesoc_sdram_bankmachine3_row_opened <= 1'd0;
        basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        basesoc_sdram_bankmachine3_twtpcon_count <= 2'd0;
        basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
        basesoc_sdram_bankmachine3_trccon_count <= 2'd0;
        basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
        basesoc_sdram_bankmachine3_trascon_count <= 2'd0;
        basesoc_sdram_choose_cmd_grant <= 2'd0;
        basesoc_sdram_choose_req_grant <= 2'd0;
        basesoc_sdram_trrdcon_ready <= 1'd0;
        basesoc_sdram_trrdcon_count <= 1'd0;
        basesoc_sdram_tccdcon_ready <= 1'd0;
        basesoc_sdram_tccdcon_count <= 1'd0;
        basesoc_sdram_twtrcon_ready <= 1'd0;
        basesoc_sdram_twtrcon_count <= 3'd0;
        basesoc_sdram_time0 <= 5'd0;
        basesoc_sdram_time1 <= 4'd0;
        basesoc_wishbone_bridge_count <= 2'd0;
        basesoc_wishbone_bridge_wdata_converter_converter_mux <= 2'd0;
        basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data <= 128'd0;
        basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= 3'd0;
        basesoc_wishbone_bridge_rdata_converter_converter_demux <= 2'd0;
        basesoc_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
        basesoc_wishbone_bridge_aborted <= 1'd0;
        ethphy_reset_storage <= 1'd0;
        ethphy_reset_re <= 1'd0;
        ethphy_counter <= 9'd0;
        ethphy_re <= 1'd0;
        ethphy__w_storage <= 3'd0;
        ethphy__w_re <= 1'd0;
        ethphy__r_re <= 1'd0;
        basesoc_ethmac_re <= 1'd0;
        basesoc_ethmac_tx_padding_counter <= 16'd0;
        basesoc_ethmac_tx_crc_reg <= 32'd4294967295;
        basesoc_ethmac_tx_crc_crc_packet <= 32'd0;
        basesoc_ethmac_tx_crc_last_be2 <= 4'd0;
        basesoc_ethmac_tx_crc_pipe_valid_source_valid <= 1'd0;
        basesoc_ethmac_tx_crc_pipe_valid_source_payload_data <= 32'd0;
        basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be <= 4'd0;
        basesoc_ethmac_tx_crc_pipe_valid_source_payload_error <= 4'd0;
        basesoc_ethmac_tx_cdc_cdc_graycounter0_q <= 6'd0;
        basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary <= 6'd0;
        basesoc_ethmac_preamble_errors_status <= 32'd0;
        basesoc_ethmac_preamble_errors_re <= 1'd0;
        basesoc_ethmac_crc_errors_status <= 32'd0;
        basesoc_ethmac_crc_errors_re <= 1'd0;
        basesoc_ethmac_rx_cdc_cdc_graycounter1_q <= 6'd0;
        basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        basesoc_ethmac_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_level <= 2'd0;
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
        basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
        basesoc_ethmac_liteethmaccrc32checker_last_be <= 4'd0;
        basesoc_ethmac_liteethmaccrc32checker_crc_error1 <= 1'd0;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid <= 1'd0;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data <= 32'd0;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be <= 4'd0;
        basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error <= 4'd0;
        basesoc_ethmac_sram9_re <= 1'd0;
        basesoc_ethmac_sram12_re <= 1'd0;
        basesoc_ethmac_sram13_status <= 32'd0;
        basesoc_ethmac_sram15_re <= 1'd0;
        basesoc_ethmac_sram24_re <= 1'd0;
        basesoc_ethmac_sram28_re <= 1'd0;
        basesoc_ethmac_sram29_r <= 1'd0;
        basesoc_ethmac_sram31_storage <= 1'd0;
        basesoc_ethmac_sram32_re <= 1'd0;
        basesoc_ethmac_slot <= 1'd0;
        basesoc_ethmac_sram35_length <= 11'd0;
        basesoc_ethmac_sram55_level <= 2'd0;
        basesoc_ethmac_sram57_produce <= 1'd0;
        basesoc_ethmac_sram58_consume <= 1'd0;
        basesoc_ethmac_sram96_re <= 1'd0;
        basesoc_ethmac_sram99_re <= 1'd0;
        basesoc_ethmac_sram101_re <= 1'd0;
        basesoc_ethmac_sram103_re <= 1'd0;
        basesoc_ethmac_sram106_pending <= 1'd0;
        basesoc_ethmac_sram112_re <= 1'd0;
        basesoc_ethmac_sram116_re <= 1'd0;
        basesoc_ethmac_sram117_r <= 1'd0;
        basesoc_ethmac_sram119_storage <= 1'd0;
        basesoc_ethmac_sram120_re <= 1'd0;
        basesoc_ethmac_sram122_length <= 11'd0;
        basesoc_ethmac_sram141_level <= 2'd0;
        basesoc_ethmac_sram143_produce <= 1'd0;
        basesoc_ethmac_sram144_consume <= 1'd0;
        basesoc_ethmac_interface0_ack <= 1'd0;
        basesoc_ethmac_interface1_ack <= 1'd0;
        basesoc_ethmac_interface2_ack <= 1'd0;
        basesoc_ethmac_interface3_ack <= 1'd0;
        basesoc_ethmac_slave_sel_r <= 4'd0;
        basesoc_we <= 1'd0;
        grant <= 1'd0;
        slave_sel_r <= 5'd0;
        count <= 20'd1000000;
        csr_bankarray_sel_r <= 1'd0;
        basesoc_rs232phytx_state <= 1'd0;
        basesoc_rs232phyrx_state <= 1'd0;
        basesoc_litedramcore_refresher_state <= 2'd0;
        basesoc_litedramcore_bankmachine0_state <= 3'd0;
        basesoc_litedramcore_bankmachine1_state <= 3'd0;
        basesoc_litedramcore_bankmachine2_state <= 3'd0;
        basesoc_litedramcore_bankmachine3_state <= 3'd0;
        basesoc_litedramcore_multiplexer_state <= 3'd0;
        basesoc_litedramcore_new_master_wdata_ready <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid0 <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid1 <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid2 <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid3 <= 1'd0;
        basesoc_fullmemorywe_state <= 2'd0;
        basesoc_litedramnativeportconverter_state <= 1'd0;
        basesoc_fsm_state <= 2'd0;
        basesoc_txdatapath_liteethmacpaddinginserter_state <= 1'd0;
        basesoc_txdatapath_bufferizeendpoints_state <= 2'd0;
        basesoc_txdatapath_liteethmacpreambleinserter_state <= 2'd0;
        basesoc_rxdatapath_liteethmacpreamblechecker_state <= 1'd0;
        basesoc_rxdatapath_bufferizeendpoints_state <= 2'd0;
        basesoc_liteethmacsramwriter_state <= 3'd0;
        basesoc_liteethmacsramreader_state <= 2'd0;
        basesoc_wishbone2csr_state <= 2'd0;
    end
    multiregimpl0_regs0 <= serial_rx;
    multiregimpl0_regs1 <= multiregimpl0_regs0;
    multiregimpl1_regs0 <= ethphy_data_r;
    multiregimpl1_regs1 <= multiregimpl1_regs0;
    multiregimpl3_regs0 <= basesoc_ethmac_tx_cdc_cdc_graycounter1_q;
    multiregimpl3_regs1 <= multiregimpl3_regs0;
    multiregimpl4_regs0 <= basesoc_ethmac_rx_cdc_cdc_graycounter0_q;
    multiregimpl4_regs1 <= multiregimpl4_regs0;
    multiregimpl6_regs0 <= basesoc_ethmac_pulsesynchronizer0_toggle_i;
    multiregimpl6_regs1 <= multiregimpl6_regs0;
    multiregimpl7_regs0 <= basesoc_ethmac_pulsesynchronizer1_toggle_i;
    multiregimpl7_regs1 <= multiregimpl7_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance OSCG of OSCG Module.
//------------------------------------------------------------------------------
OSCG #(
	// Parameters.
	.DIV (3'd5)
) OSCG (
	// Outputs.
	.OSC (crg_clk)
);

//------------------------------------------------------------------------------
// Memory rom: 8458-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:8457];
initial begin
	$readmemh("alpha_board_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[basesoc_basesoc_adr];
end
assign basesoc_basesoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("alpha_board_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (basesoc_ram_we[0])
		sram[basesoc_ram_adr][7:0] <= basesoc_ram_dat_w[7:0];
	if (basesoc_ram_we[1])
		sram[basesoc_ram_adr][15:8] <= basesoc_ram_dat_w[15:8];
	if (basesoc_ram_we[2])
		sram[basesoc_ram_adr][23:16] <= basesoc_ram_dat_w[23:16];
	if (basesoc_ram_we[3])
		sram[basesoc_ram_adr][31:24] <= basesoc_ram_dat_w[31:24];
	sram_adr0 <= basesoc_ram_adr;
end
assign basesoc_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 45-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:44];
initial begin
	$readmemh("alpha_board_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (basesoc_uart_tx_fifo_wrport_we)
		storage[basesoc_uart_tx_fifo_wrport_adr] <= basesoc_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[basesoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[basesoc_uart_tx_fifo_rdport_adr];
end
assign basesoc_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign basesoc_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (basesoc_uart_rx_fifo_wrport_we)
		storage_1[basesoc_uart_rx_fifo_wrport_adr] <= basesoc_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[basesoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[basesoc_uart_rx_fifo_rdport_adr];
end
assign basesoc_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign basesoc_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Instance i2s of i2s Module.
//------------------------------------------------------------------------------
i2s i2s(
	// Inputs.
	.clk  (sys_clk),
	.dta  (dta_storage),
	.init (init_storage),
	.rst  (sys_rst),

	// Outputs.
	.busy (busy_status),
	.sck  (custom_i2s1_sck),
	.sd   (custom_i2s1_sd),
	.ws   (custom_i2s1_ws)
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 22 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_2[0:7];
reg [21:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine0_wrport_we)
		storage_2[basesoc_sdram_bankmachine0_wrport_adr] <= basesoc_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[basesoc_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign basesoc_sdram_bankmachine0_rdport_dat_r = storage_2[basesoc_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 22 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_3[0:7];
reg [21:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine1_wrport_we)
		storage_3[basesoc_sdram_bankmachine1_wrport_adr] <= basesoc_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[basesoc_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign basesoc_sdram_bankmachine1_rdport_dat_r = storage_3[basesoc_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 22 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_4[0:7];
reg [21:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine2_wrport_we)
		storage_4[basesoc_sdram_bankmachine2_wrport_adr] <= basesoc_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[basesoc_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign basesoc_sdram_bankmachine2_rdport_dat_r = storage_4[basesoc_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 22 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_5[0:7];
reg [21:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine3_wrport_we)
		storage_5[basesoc_sdram_bankmachine3_wrport_adr] <= basesoc_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[basesoc_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign basesoc_sdram_bankmachine3_rdport_dat_r = storage_5[basesoc_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 128-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 24 
reg [23:0] tag_mem[0:127];
reg [6:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (basesoc_tag_port_we)
		tag_mem[basesoc_tag_port_adr] <= basesoc_tag_port_dat_w;
	tag_mem_adr0 <= basesoc_tag_port_adr;
end
assign basesoc_tag_port_dat_r = tag_mem[tag_mem_adr0];


//------------------------------------------------------------------------------
// Instance DELAYG of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG (
	// Inputs.
	.A (ethphy_eth_tx_clk_o),

	// Outputs.
	.Z (eth_clocks0_tx)
);

//------------------------------------------------------------------------------
// Instance DELAYG_1 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_1 (
	// Inputs.
	.A (ethphy_tx_ctl_oddrx1f),

	// Outputs.
	.Z (eth0_tx_ctl)
);

//------------------------------------------------------------------------------
// Instance DELAYG_2 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_2 (
	// Inputs.
	.A (ethphy_tx_data_oddrx1f[0]),

	// Outputs.
	.Z (eth0_tx_data[0])
);

//------------------------------------------------------------------------------
// Instance DELAYG_3 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_3 (
	// Inputs.
	.A (ethphy_tx_data_oddrx1f[1]),

	// Outputs.
	.Z (eth0_tx_data[1])
);

//------------------------------------------------------------------------------
// Instance DELAYG_4 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_4 (
	// Inputs.
	.A (ethphy_tx_data_oddrx1f[2]),

	// Outputs.
	.Z (eth0_tx_data[2])
);

//------------------------------------------------------------------------------
// Instance DELAYG_5 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_5 (
	// Inputs.
	.A (ethphy_tx_data_oddrx1f[3]),

	// Outputs.
	.Z (eth0_tx_data[3])
);

//------------------------------------------------------------------------------
// Instance DELAYG_6 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_6 (
	// Inputs.
	.A (eth0_rx_ctl),

	// Outputs.
	.Z (ethphy_rx_ctl_delayf)
);

//------------------------------------------------------------------------------
// Instance DELAYG_7 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_7 (
	// Inputs.
	.A (eth0_rx_data[0]),

	// Outputs.
	.Z (ethphy_rx_data_delayf[0])
);

//------------------------------------------------------------------------------
// Instance DELAYG_8 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_8 (
	// Inputs.
	.A (eth0_rx_data[1]),

	// Outputs.
	.Z (ethphy_rx_data_delayf[1])
);

//------------------------------------------------------------------------------
// Instance DELAYG_9 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_9 (
	// Inputs.
	.A (eth0_rx_data[2]),

	// Outputs.
	.Z (ethphy_rx_data_delayf[2])
);

//------------------------------------------------------------------------------
// Instance DELAYG_10 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_10 (
	// Inputs.
	.A (eth0_rx_data[3]),

	// Outputs.
	.Z (ethphy_rx_data_delayf[3])
);

//------------------------------------------------------------------------------
// Memory storage_6: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_6[0:31];
reg [41:0] storage_6_dat0;
reg [41:0] storage_6_dat1;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_tx_cdc_cdc_wrport_we)
		storage_6[basesoc_ethmac_tx_cdc_cdc_wrport_adr] <= basesoc_ethmac_tx_cdc_cdc_wrport_dat_w;
	storage_6_dat0 <= storage_6[basesoc_ethmac_tx_cdc_cdc_wrport_adr];
end
always @(posedge eth_tx_clk) begin
	storage_6_dat1 <= storage_6[basesoc_ethmac_tx_cdc_cdc_rdport_adr];
end
assign basesoc_ethmac_tx_cdc_cdc_wrport_dat_r = storage_6_dat0;
assign basesoc_ethmac_tx_cdc_cdc_rdport_dat_r = storage_6_dat1;


//------------------------------------------------------------------------------
// Memory storage_7: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_7[0:31];
reg [41:0] storage_7_dat0;
reg [41:0] storage_7_dat1;
always @(posedge eth_rx_clk) begin
	if (basesoc_ethmac_rx_cdc_cdc_wrport_we)
		storage_7[basesoc_ethmac_rx_cdc_cdc_wrport_adr] <= basesoc_ethmac_rx_cdc_cdc_wrport_dat_w;
	storage_7_dat0 <= storage_7[basesoc_ethmac_rx_cdc_cdc_wrport_adr];
end
always @(posedge sys_clk) begin
	storage_7_dat1 <= storage_7[basesoc_ethmac_rx_cdc_cdc_rdport_adr];
end
assign basesoc_ethmac_rx_cdc_cdc_wrport_dat_r = storage_7_dat0;
assign basesoc_ethmac_rx_cdc_cdc_rdport_dat_r = storage_7_dat1;


//------------------------------------------------------------------------------
// Memory storage_8: 2-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Async | Write: ---- | 
reg [41:0] storage_8[0:1];
reg [41:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_we)
		storage_8[basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr] <= basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_dat_w;
	storage_8_dat0 <= storage_8[basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_dat_r = storage_8_dat0;
assign basesoc_ethmac_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage_8[basesoc_ethmac_liteethmaccrc32checker_syncfifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 2-words x 14-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 14 
// Port 1 | Read: Async | Write: ---- | 
reg [13:0] storage_9[0:1];
reg [13:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram61_we)
		storage_9[basesoc_ethmac_sram59_adr] <= basesoc_ethmac_sram62_dat_w;
	storage_9_dat0 <= storage_9[basesoc_ethmac_sram59_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_ethmac_sram60_dat_r = storage_9_dat0;
assign basesoc_ethmac_sram65_dat_r = storage_9[basesoc_ethmac_sram64_adr];


//------------------------------------------------------------------------------
// Memory mem_1: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 32 
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] mem_1[0:382];
reg [8:0] mem_1_adr0;
reg [31:0] mem_1_dat1;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram77_we)
		mem_1[basesoc_ethmac_sram75_adr] <= basesoc_ethmac_sram78_dat_w;
	mem_1_adr0 <= basesoc_ethmac_sram75_adr;
end
always @(posedge sys_clk) begin
	mem_1_dat1 <= mem_1[basesoc_ethmac_sram2_adr];
end
assign basesoc_ethmac_sram76_dat_r = mem_1[mem_1_adr0];
assign basesoc_ethmac_sram2_dat_r = mem_1_dat1;


//------------------------------------------------------------------------------
// Memory mem_2: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 32 
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] mem_2[0:382];
reg [8:0] mem_2_adr0;
reg [31:0] mem_2_dat1;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram81_we)
		mem_2[basesoc_ethmac_sram79_adr] <= basesoc_ethmac_sram82_dat_w;
	mem_2_adr0 <= basesoc_ethmac_sram79_adr;
end
always @(posedge sys_clk) begin
	mem_2_dat1 <= mem_2[basesoc_ethmac_sram3_adr];
end
assign basesoc_ethmac_sram80_dat_r = mem_2[mem_2_adr0];
assign basesoc_ethmac_sram3_dat_r = mem_2_dat1;


//------------------------------------------------------------------------------
// Memory storage_10: 2-words x 14-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 14 
// Port 1 | Read: Async | Write: ---- | 
reg [13:0] storage_10[0:1];
reg [13:0] storage_10_dat0;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram147_we)
		storage_10[basesoc_ethmac_sram145_adr] <= basesoc_ethmac_sram148_dat_w;
	storage_10_dat0 <= storage_10[basesoc_ethmac_sram145_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_ethmac_sram146_dat_r = storage_10_dat0;
assign basesoc_ethmac_sram151_dat_r = storage_10[basesoc_ethmac_sram150_adr];


//------------------------------------------------------------------------------
// Memory mem_3: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] mem_3[0:382];
reg [31:0] mem_3_dat0;
reg [8:0] mem_3_adr1;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram163_re)
		mem_3_dat0 <= mem_3[basesoc_ethmac_sram161_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram4_we[0])
		mem_3[basesoc_ethmac_sram4_adr][7:0] <= basesoc_ethmac_sram4_dat_w[7:0];
	if (basesoc_ethmac_sram4_we[1])
		mem_3[basesoc_ethmac_sram4_adr][15:8] <= basesoc_ethmac_sram4_dat_w[15:8];
	if (basesoc_ethmac_sram4_we[2])
		mem_3[basesoc_ethmac_sram4_adr][23:16] <= basesoc_ethmac_sram4_dat_w[23:16];
	if (basesoc_ethmac_sram4_we[3])
		mem_3[basesoc_ethmac_sram4_adr][31:24] <= basesoc_ethmac_sram4_dat_w[31:24];
	mem_3_adr1 <= basesoc_ethmac_sram4_adr;
end
assign basesoc_ethmac_sram162_dat_r = mem_3_dat0;
assign basesoc_ethmac_sram4_dat_r = mem_3[mem_3_adr1];


//------------------------------------------------------------------------------
// Memory mem_4: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] mem_4[0:382];
reg [31:0] mem_4_dat0;
reg [8:0] mem_4_adr1;
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram166_re)
		mem_4_dat0 <= mem_4[basesoc_ethmac_sram164_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_ethmac_sram5_we[0])
		mem_4[basesoc_ethmac_sram5_adr][7:0] <= basesoc_ethmac_sram5_dat_w[7:0];
	if (basesoc_ethmac_sram5_we[1])
		mem_4[basesoc_ethmac_sram5_adr][15:8] <= basesoc_ethmac_sram5_dat_w[15:8];
	if (basesoc_ethmac_sram5_we[2])
		mem_4[basesoc_ethmac_sram5_adr][23:16] <= basesoc_ethmac_sram5_dat_w[23:16];
	if (basesoc_ethmac_sram5_we[3])
		mem_4[basesoc_ethmac_sram5_adr][31:24] <= basesoc_ethmac_sram5_dat_w[31:24];
	mem_4_adr1 <= basesoc_ethmac_sram5_adr;
end
assign basesoc_ethmac_sram165_dat_r = mem_4_dat0;
assign basesoc_ethmac_sram5_dat_r = mem_4[mem_4_adr1];


(* FREQUENCY_PIN_CLKI = "62.0", FREQUENCY_PIN_CLKOP = "60.0", FREQUENCY_PIN_CLKOS = "60.0", ICP_CURRENT = "6", LPF_RESISTOR = "16", MFG_ENABLE_FILTEROPAMP = "1", MFG_GMCREF_SEL = "2" *)
//------------------------------------------------------------------------------
// Instance EHXPLLL of EHXPLLL Module.
//------------------------------------------------------------------------------
EHXPLLL #(
	// Parameters.
	.CLKFB_DIV     (5'd23),
	.CLKI_DIV      (2'd2),
	.CLKOP_CPHASE  (4'd11),
	.CLKOP_DIV     (4'd12),
	.CLKOP_ENABLE  ("ENABLED"),
	.CLKOP_FPHASE  (1'd0),
	.CLKOS2_CPHASE (1'd0),
	.CLKOS2_DIV    (1'd1),
	.CLKOS2_ENABLE ("ENABLED"),
	.CLKOS2_FPHASE (1'd0),
	.CLKOS_CPHASE  (5'd17),
	.CLKOS_DIV     (4'd12),
	.CLKOS_ENABLE  ("ENABLED"),
	.CLKOS_FPHASE  (1'd0),
	.FEEDBK_PATH   ("INT_OS2")
) EHXPLLL (
	// Inputs.
	.CLKI   (crg_clkin),
	.RST    (crg_reset),
	.STDBY  (crg_stdby),

	// Outputs.
	.CLKOP  (crg_clkout0),
	.CLKOS  (crg_clkout1),
	.CLKOS2 (basesoc_crg_ecp5pll),
	.LOCK   (basesoc_crg_locked)
);

//------------------------------------------------------------------------------
// Instance VexRiscv of VexRiscv Module.
//------------------------------------------------------------------------------
VexRiscv VexRiscv(
	// Inputs.
	.clk                    (sys_clk),
	.dBusWishbone_ACK       (basesoc_dbus_ack),
	.dBusWishbone_DAT_MISO  (basesoc_dbus_dat_r),
	.dBusWishbone_ERR       (basesoc_dbus_err),
	.externalInterruptArray (basesoc_interrupt),
	.externalResetVector    (basesoc_vexriscv),
	.iBusWishbone_ACK       (basesoc_ibus_ack),
	.iBusWishbone_DAT_MISO  (basesoc_ibus_dat_r),
	.iBusWishbone_ERR       (basesoc_ibus_err),
	.reset                  ((sys_rst | basesoc_reset)),
	.softwareInterrupt      (1'd0),
	.timerInterrupt         (1'd0),

	// Outputs.
	.dBusWishbone_ADR       (basesoc_dbus_adr),
	.dBusWishbone_BTE       (basesoc_dbus_bte),
	.dBusWishbone_CTI       (basesoc_dbus_cti),
	.dBusWishbone_CYC       (basesoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI  (basesoc_dbus_dat_w),
	.dBusWishbone_SEL       (basesoc_dbus_sel),
	.dBusWishbone_STB       (basesoc_dbus_stb),
	.dBusWishbone_WE        (basesoc_dbus_we),
	.iBusWishbone_ADR       (basesoc_ibus_adr),
	.iBusWishbone_BTE       (basesoc_ibus_bte),
	.iBusWishbone_CTI       (basesoc_ibus_cti),
	.iBusWishbone_CYC       (basesoc_ibus_cyc),
	.iBusWishbone_DAT_MOSI  (basesoc_ibus_dat_w),
	.iBusWishbone_SEL       (basesoc_ibus_sel),
	.iBusWishbone_STB       (basesoc_ibus_stb),
	.iBusWishbone_WE        (basesoc_ibus_we)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:127];
reg [6:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[0])
		data_mem_grain0[basesoc_data_port_adr] <= basesoc_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:127];
reg [6:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[1])
		data_mem_grain1[basesoc_data_port_adr] <= basesoc_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:127];
reg [6:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[2])
		data_mem_grain2[basesoc_data_port_adr] <= basesoc_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:127];
reg [6:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[3])
		data_mem_grain3[basesoc_data_port_adr] <= basesoc_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:127];
reg [6:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[4])
		data_mem_grain4[basesoc_data_port_adr] <= basesoc_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:127];
reg [6:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[5])
		data_mem_grain5[basesoc_data_port_adr] <= basesoc_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:127];
reg [6:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[6])
		data_mem_grain6[basesoc_data_port_adr] <= basesoc_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:127];
reg [6:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[7])
		data_mem_grain7[basesoc_data_port_adr] <= basesoc_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:127];
reg [6:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[8])
		data_mem_grain8[basesoc_data_port_adr] <= basesoc_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:127];
reg [6:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[9])
		data_mem_grain9[basesoc_data_port_adr] <= basesoc_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:127];
reg [6:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[10])
		data_mem_grain10[basesoc_data_port_adr] <= basesoc_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:127];
reg [6:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[11])
		data_mem_grain11[basesoc_data_port_adr] <= basesoc_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:127];
reg [6:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[12])
		data_mem_grain12[basesoc_data_port_adr] <= basesoc_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:127];
reg [6:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[13])
		data_mem_grain13[basesoc_data_port_adr] <= basesoc_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:127];
reg [6:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[14])
		data_mem_grain14[basesoc_data_port_adr] <= basesoc_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:127];
reg [6:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[15])
		data_mem_grain15[basesoc_data_port_adr] <= basesoc_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= basesoc_data_port_adr;
end
assign basesoc_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


//------------------------------------------------------------------------------
// Instance FD1S3BX of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX(
	// Inputs.
	.CK (sys_clk),
	.D  (1'd0),
	.PD ((~crg_locked)),

	// Outputs.
	.Q  (rst10)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_1 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_1(
	// Inputs.
	.CK (sys_clk),
	.D  (rst10),
	.PD ((~crg_locked)),

	// Outputs.
	.Q  (sys_rst)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_2 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_2(
	// Inputs.
	.CK (sys_ps_clk),
	.D  (1'd0),
	.PD ((~crg_locked)),

	// Outputs.
	.Q  (rst11)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_3 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_3(
	// Inputs.
	.CK (sys_ps_clk),
	.D  (rst11),
	.PD ((~crg_locked)),

	// Outputs.
	.Q  (sys_ps_rst)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F(
	// Inputs.
	.D0   (1'd1),
	.D1   (1'd0),
	.SCLK (sys_ps_clk),

	// Outputs.
	.Q    (sdram_clock)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX(
	// Inputs.
	.D    (dfi_p0_address[0]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[0])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_1 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_1(
	// Inputs.
	.D    (dfi_p0_address[1]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[1])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_2 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_2(
	// Inputs.
	.D    (dfi_p0_address[2]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[2])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_3 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_3(
	// Inputs.
	.D    (dfi_p0_address[3]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[3])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_4 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_4(
	// Inputs.
	.D    (dfi_p0_address[4]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[4])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_5 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_5(
	// Inputs.
	.D    (dfi_p0_address[5]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[5])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_6 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_6(
	// Inputs.
	.D    (dfi_p0_address[6]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[6])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_7 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_7(
	// Inputs.
	.D    (dfi_p0_address[7]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[7])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_8 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_8(
	// Inputs.
	.D    (dfi_p0_address[8]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[8])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_9 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_9(
	// Inputs.
	.D    (dfi_p0_address[9]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[9])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_10 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_10(
	// Inputs.
	.D    (dfi_p0_address[10]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[10])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_11 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_11(
	// Inputs.
	.D    (dfi_p0_bank[0]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_ba[0])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_12 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_12(
	// Inputs.
	.D    (dfi_p0_bank[1]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_ba[1])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_13 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_13(
	// Inputs.
	.D    (dfi_p0_ras_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_14 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_14(
	// Inputs.
	.D    (dfi_p0_cas_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_15 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_15(
	// Inputs.
	.D    (dfi_p0_we_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_we_n)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_1 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_1(
	// Inputs.
	.D0   (1'd1),
	.D1   (1'd0),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (ethphy_eth_tx_clk_o)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_4 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_4(
	// Inputs.
	.CK (eth_tx_clk),
	.D  (1'd0),
	.PD (ethphy_reset0),

	// Outputs.
	.Q  (rst12)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_5 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_5(
	// Inputs.
	.CK (eth_tx_clk),
	.D  (rst12),
	.PD (ethphy_reset0),

	// Outputs.
	.Q  (eth_tx_rst)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_6 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_6(
	// Inputs.
	.CK (eth_rx_clk),
	.D  (1'd0),
	.PD (ethphy_reset0),

	// Outputs.
	.Q  (rst13)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_7 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_7(
	// Inputs.
	.CK (eth_rx_clk),
	.D  (rst13),
	.PD (ethphy_reset0),

	// Outputs.
	.Q  (eth_rx_rst)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_2 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_2(
	// Inputs.
	.D0   (ethphy_sink_valid),
	.D1   (ethphy_sink_valid),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (ethphy_tx_ctl_oddrx1f)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_3 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_3(
	// Inputs.
	.D0   (ethphy_sink_payload_data[0]),
	.D1   (ethphy_sink_payload_data[4]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (ethphy_tx_data_oddrx1f[0])
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_4 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_4(
	// Inputs.
	.D0   (ethphy_sink_payload_data[1]),
	.D1   (ethphy_sink_payload_data[5]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (ethphy_tx_data_oddrx1f[1])
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_5 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_5(
	// Inputs.
	.D0   (ethphy_sink_payload_data[2]),
	.D1   (ethphy_sink_payload_data[6]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (ethphy_tx_data_oddrx1f[2])
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_6 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_6(
	// Inputs.
	.D0   (ethphy_sink_payload_data[3]),
	.D1   (ethphy_sink_payload_data[7]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (ethphy_tx_data_oddrx1f[3])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F(
	// Inputs.
	.D    (ethphy_rx_ctl_delayf),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (ethphy_rx_ctl[0]),
	.Q1   (ethphy_rx_ctl[1])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_1 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_1(
	// Inputs.
	.D    (ethphy_rx_data_delayf[0]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (ethphy_rx_data[0]),
	.Q1   (ethphy_rx_data[4])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_2 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_2(
	// Inputs.
	.D    (ethphy_rx_data_delayf[1]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (ethphy_rx_data[1]),
	.Q1   (ethphy_rx_data[5])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_3 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_3(
	// Inputs.
	.D    (ethphy_rx_data_delayf[2]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (ethphy_rx_data[2]),
	.Q1   (ethphy_rx_data[6])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_4 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_4(
	// Inputs.
	.D    (ethphy_rx_data_delayf[3]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (ethphy_rx_data[3]),
	.Q1   (ethphy_rx_data[7])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO (
	// Inputs.
	.B (eth0_mdio),
	.I (ethphy_data_w),
	.T ((~ethphy_data_oe)),

	// Outputs.
	.O (ethphy_data_r)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_16 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_16(
	// Inputs.
	.D    (dfi_p0_wrdata[0]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate0__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX(
	// Inputs.
	.D    (inferedsdrtristate0__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[0])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_1 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_1 (
	// Inputs.
	.B (sdram_dq[0]),
	.I (inferedsdrtristate0__o),
	.T ((~inferedsdrtristate0_oe)),

	// Outputs.
	.O (inferedsdrtristate0__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_17 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_17(
	// Inputs.
	.D    (dfi_p0_wrdata[1]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate1__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_1 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_1(
	// Inputs.
	.D    (inferedsdrtristate1__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[1])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_2 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_2 (
	// Inputs.
	.B (sdram_dq[1]),
	.I (inferedsdrtristate1__o),
	.T ((~inferedsdrtristate1_oe)),

	// Outputs.
	.O (inferedsdrtristate1__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_18 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_18(
	// Inputs.
	.D    (dfi_p0_wrdata[2]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate2__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_2 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_2(
	// Inputs.
	.D    (inferedsdrtristate2__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[2])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_3 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_3 (
	// Inputs.
	.B (sdram_dq[2]),
	.I (inferedsdrtristate2__o),
	.T ((~inferedsdrtristate2_oe)),

	// Outputs.
	.O (inferedsdrtristate2__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_19 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_19(
	// Inputs.
	.D    (dfi_p0_wrdata[3]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate3__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_3 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_3(
	// Inputs.
	.D    (inferedsdrtristate3__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[3])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_4 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_4 (
	// Inputs.
	.B (sdram_dq[3]),
	.I (inferedsdrtristate3__o),
	.T ((~inferedsdrtristate3_oe)),

	// Outputs.
	.O (inferedsdrtristate3__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_20 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_20(
	// Inputs.
	.D    (dfi_p0_wrdata[4]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate4__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_4 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_4(
	// Inputs.
	.D    (inferedsdrtristate4__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[4])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_5 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_5 (
	// Inputs.
	.B (sdram_dq[4]),
	.I (inferedsdrtristate4__o),
	.T ((~inferedsdrtristate4_oe)),

	// Outputs.
	.O (inferedsdrtristate4__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_21 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_21(
	// Inputs.
	.D    (dfi_p0_wrdata[5]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate5__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_5 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_5(
	// Inputs.
	.D    (inferedsdrtristate5__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[5])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_6 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_6 (
	// Inputs.
	.B (sdram_dq[5]),
	.I (inferedsdrtristate5__o),
	.T ((~inferedsdrtristate5_oe)),

	// Outputs.
	.O (inferedsdrtristate5__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_22 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_22(
	// Inputs.
	.D    (dfi_p0_wrdata[6]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate6__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_6 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_6(
	// Inputs.
	.D    (inferedsdrtristate6__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[6])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_7 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_7 (
	// Inputs.
	.B (sdram_dq[6]),
	.I (inferedsdrtristate6__o),
	.T ((~inferedsdrtristate6_oe)),

	// Outputs.
	.O (inferedsdrtristate6__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_23 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_23(
	// Inputs.
	.D    (dfi_p0_wrdata[7]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate7__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_7 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_7(
	// Inputs.
	.D    (inferedsdrtristate7__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[7])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_8 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_8 (
	// Inputs.
	.B (sdram_dq[7]),
	.I (inferedsdrtristate7__o),
	.T ((~inferedsdrtristate7_oe)),

	// Outputs.
	.O (inferedsdrtristate7__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_24 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_24(
	// Inputs.
	.D    (dfi_p0_wrdata[8]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate8__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_8 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_8(
	// Inputs.
	.D    (inferedsdrtristate8__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[8])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_9 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_9 (
	// Inputs.
	.B (sdram_dq[8]),
	.I (inferedsdrtristate8__o),
	.T ((~inferedsdrtristate8_oe)),

	// Outputs.
	.O (inferedsdrtristate8__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_25 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_25(
	// Inputs.
	.D    (dfi_p0_wrdata[9]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate9__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_9 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_9(
	// Inputs.
	.D    (inferedsdrtristate9__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[9])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_10 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_10 (
	// Inputs.
	.B (sdram_dq[9]),
	.I (inferedsdrtristate9__o),
	.T ((~inferedsdrtristate9_oe)),

	// Outputs.
	.O (inferedsdrtristate9__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_26 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_26(
	// Inputs.
	.D    (dfi_p0_wrdata[10]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate10__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_10 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_10(
	// Inputs.
	.D    (inferedsdrtristate10__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[10])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_11 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_11 (
	// Inputs.
	.B (sdram_dq[10]),
	.I (inferedsdrtristate10__o),
	.T ((~inferedsdrtristate10_oe)),

	// Outputs.
	.O (inferedsdrtristate10__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_27 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_27(
	// Inputs.
	.D    (dfi_p0_wrdata[11]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate11__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_11 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_11(
	// Inputs.
	.D    (inferedsdrtristate11__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[11])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_12 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_12 (
	// Inputs.
	.B (sdram_dq[11]),
	.I (inferedsdrtristate11__o),
	.T ((~inferedsdrtristate11_oe)),

	// Outputs.
	.O (inferedsdrtristate11__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_28 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_28(
	// Inputs.
	.D    (dfi_p0_wrdata[12]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate12__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_12 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_12(
	// Inputs.
	.D    (inferedsdrtristate12__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[12])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_13 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_13 (
	// Inputs.
	.B (sdram_dq[12]),
	.I (inferedsdrtristate12__o),
	.T ((~inferedsdrtristate12_oe)),

	// Outputs.
	.O (inferedsdrtristate12__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_29 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_29(
	// Inputs.
	.D    (dfi_p0_wrdata[13]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate13__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_13 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_13(
	// Inputs.
	.D    (inferedsdrtristate13__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[13])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_14 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_14 (
	// Inputs.
	.B (sdram_dq[13]),
	.I (inferedsdrtristate13__o),
	.T ((~inferedsdrtristate13_oe)),

	// Outputs.
	.O (inferedsdrtristate13__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_30 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_30(
	// Inputs.
	.D    (dfi_p0_wrdata[14]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate14__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_14 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_14(
	// Inputs.
	.D    (inferedsdrtristate14__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[14])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_15 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_15 (
	// Inputs.
	.B (sdram_dq[14]),
	.I (inferedsdrtristate14__o),
	.T ((~inferedsdrtristate14_oe)),

	// Outputs.
	.O (inferedsdrtristate14__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_31 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_31(
	// Inputs.
	.D    (dfi_p0_wrdata[15]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate15__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_15 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_15(
	// Inputs.
	.D    (inferedsdrtristate15__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[15])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_16 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_16 (
	// Inputs.
	.B (sdram_dq[15]),
	.I (inferedsdrtristate15__o),
	.T ((~inferedsdrtristate15_oe)),

	// Outputs.
	.O (inferedsdrtristate15__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_32 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_32(
	// Inputs.
	.D    (dfi_p0_wrdata[16]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate16__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_16 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_16(
	// Inputs.
	.D    (inferedsdrtristate16__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[16])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_17 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_17 (
	// Inputs.
	.B (sdram_dq[16]),
	.I (inferedsdrtristate16__o),
	.T ((~inferedsdrtristate16_oe)),

	// Outputs.
	.O (inferedsdrtristate16__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_33 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_33(
	// Inputs.
	.D    (dfi_p0_wrdata[17]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate17__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_17 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_17(
	// Inputs.
	.D    (inferedsdrtristate17__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[17])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_18 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_18 (
	// Inputs.
	.B (sdram_dq[17]),
	.I (inferedsdrtristate17__o),
	.T ((~inferedsdrtristate17_oe)),

	// Outputs.
	.O (inferedsdrtristate17__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_34 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_34(
	// Inputs.
	.D    (dfi_p0_wrdata[18]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate18__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_18 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_18(
	// Inputs.
	.D    (inferedsdrtristate18__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[18])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_19 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_19 (
	// Inputs.
	.B (sdram_dq[18]),
	.I (inferedsdrtristate18__o),
	.T ((~inferedsdrtristate18_oe)),

	// Outputs.
	.O (inferedsdrtristate18__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_35 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_35(
	// Inputs.
	.D    (dfi_p0_wrdata[19]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate19__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_19 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_19(
	// Inputs.
	.D    (inferedsdrtristate19__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[19])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_20 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_20 (
	// Inputs.
	.B (sdram_dq[19]),
	.I (inferedsdrtristate19__o),
	.T ((~inferedsdrtristate19_oe)),

	// Outputs.
	.O (inferedsdrtristate19__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_36 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_36(
	// Inputs.
	.D    (dfi_p0_wrdata[20]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate20__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_20 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_20(
	// Inputs.
	.D    (inferedsdrtristate20__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[20])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_21 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_21 (
	// Inputs.
	.B (sdram_dq[20]),
	.I (inferedsdrtristate20__o),
	.T ((~inferedsdrtristate20_oe)),

	// Outputs.
	.O (inferedsdrtristate20__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_37 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_37(
	// Inputs.
	.D    (dfi_p0_wrdata[21]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate21__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_21 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_21(
	// Inputs.
	.D    (inferedsdrtristate21__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[21])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_22 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_22 (
	// Inputs.
	.B (sdram_dq[21]),
	.I (inferedsdrtristate21__o),
	.T ((~inferedsdrtristate21_oe)),

	// Outputs.
	.O (inferedsdrtristate21__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_38 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_38(
	// Inputs.
	.D    (dfi_p0_wrdata[22]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate22__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_22 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_22(
	// Inputs.
	.D    (inferedsdrtristate22__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[22])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_23 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_23 (
	// Inputs.
	.B (sdram_dq[22]),
	.I (inferedsdrtristate22__o),
	.T ((~inferedsdrtristate22_oe)),

	// Outputs.
	.O (inferedsdrtristate22__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_39 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_39(
	// Inputs.
	.D    (dfi_p0_wrdata[23]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate23__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_23 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_23(
	// Inputs.
	.D    (inferedsdrtristate23__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[23])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_24 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_24 (
	// Inputs.
	.B (sdram_dq[23]),
	.I (inferedsdrtristate23__o),
	.T ((~inferedsdrtristate23_oe)),

	// Outputs.
	.O (inferedsdrtristate23__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_40 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_40(
	// Inputs.
	.D    (dfi_p0_wrdata[24]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate24__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_24 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_24(
	// Inputs.
	.D    (inferedsdrtristate24__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[24])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_25 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_25 (
	// Inputs.
	.B (sdram_dq[24]),
	.I (inferedsdrtristate24__o),
	.T ((~inferedsdrtristate24_oe)),

	// Outputs.
	.O (inferedsdrtristate24__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_41 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_41(
	// Inputs.
	.D    (dfi_p0_wrdata[25]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate25__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_25 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_25(
	// Inputs.
	.D    (inferedsdrtristate25__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[25])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_26 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_26 (
	// Inputs.
	.B (sdram_dq[25]),
	.I (inferedsdrtristate25__o),
	.T ((~inferedsdrtristate25_oe)),

	// Outputs.
	.O (inferedsdrtristate25__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_42 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_42(
	// Inputs.
	.D    (dfi_p0_wrdata[26]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate26__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_26 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_26(
	// Inputs.
	.D    (inferedsdrtristate26__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[26])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_27 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_27 (
	// Inputs.
	.B (sdram_dq[26]),
	.I (inferedsdrtristate26__o),
	.T ((~inferedsdrtristate26_oe)),

	// Outputs.
	.O (inferedsdrtristate26__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_43 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_43(
	// Inputs.
	.D    (dfi_p0_wrdata[27]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate27__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_27 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_27(
	// Inputs.
	.D    (inferedsdrtristate27__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[27])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_28 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_28 (
	// Inputs.
	.B (sdram_dq[27]),
	.I (inferedsdrtristate27__o),
	.T ((~inferedsdrtristate27_oe)),

	// Outputs.
	.O (inferedsdrtristate27__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_44 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_44(
	// Inputs.
	.D    (dfi_p0_wrdata[28]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate28__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_28 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_28(
	// Inputs.
	.D    (inferedsdrtristate28__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[28])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_29 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_29 (
	// Inputs.
	.B (sdram_dq[28]),
	.I (inferedsdrtristate28__o),
	.T ((~inferedsdrtristate28_oe)),

	// Outputs.
	.O (inferedsdrtristate28__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_45 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_45(
	// Inputs.
	.D    (dfi_p0_wrdata[29]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate29__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_29 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_29(
	// Inputs.
	.D    (inferedsdrtristate29__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[29])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_30 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_30 (
	// Inputs.
	.B (sdram_dq[29]),
	.I (inferedsdrtristate29__o),
	.T ((~inferedsdrtristate29_oe)),

	// Outputs.
	.O (inferedsdrtristate29__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_46 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_46(
	// Inputs.
	.D    (dfi_p0_wrdata[30]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate30__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_30 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_30(
	// Inputs.
	.D    (inferedsdrtristate30__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[30])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_31 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_31 (
	// Inputs.
	.B (sdram_dq[30]),
	.I (inferedsdrtristate30__o),
	.T ((~inferedsdrtristate30_oe)),

	// Outputs.
	.O (inferedsdrtristate30__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_47 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_47(
	// Inputs.
	.D    (dfi_p0_wrdata[31]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (inferedsdrtristate31__o)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_31 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_31(
	// Inputs.
	.D    (inferedsdrtristate31__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[31])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_32 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_32 (
	// Inputs.
	.B (sdram_dq[31]),
	.I (inferedsdrtristate31__o),
	.T ((~inferedsdrtristate31_oe)),

	// Outputs.
	.O (inferedsdrtristate31__i)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-12-03 11:55:18.
//------------------------------------------------------------------------------
