// Seed: 1934908139
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output tri1 id_3;
  output wand id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  assign id_3 = 1;
  assign id_2 = 1 || 1;
  wire id_5;
  logic [id_4 : 1] id_6;
  ;
endmodule
module module_2 #(
    parameter id_8 = 32'd18
) (
    output wor  id_0,
    output wire id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wire id_4,
    output tri0 id_5,
    output tri1 id_6
);
  wire _id_8;
  assign id_0 = id_3;
  wire id_9;
  assign id_0 = id_2;
  module_0 modCall_1 ();
  logic id_10;
  ;
  logic [-1  &  1 'b0 : -1] id_11;
  ;
  logic [-1 : &  1] id_12 = id_10[id_8];
endmodule
