-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity infer_layer_6_weights_V_13_rom is 
    generic(
             DWIDTH     : integer := 15; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 288
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of infer_layer_6_weights_V_13_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "110111110111101", 1 => "110110110111011", 2 => "001101000110111", 
    3 => "000011110101011", 4 => "110100010000001", 5 => "111110001101001", 
    6 => "000111100011111", 7 => "110011010001000", 8 => "111001110110010", 
    9 => "111101110101011", 10 => "001100010101010", 11 => "000100001101011", 
    12 => "111100011010110", 13 => "001001110000001", 14 => "001001100101100", 
    15 => "111010011100110", 16 => "111000101000000", 17 => "000111011010110", 
    18 => "110111001100110", 19 => "001001010010110", 20 => "111001101001111", 
    21 => "000010000100111", 22 => "010110010001001", 23 => "111100111000111", 
    24 => "011011001111001", 25 => "000001011110111", 26 => "001010001111010", 
    27 => "000101101110111", 28 => "111001011010100", 29 => "111010000001110", 
    30 => "000011001011001", 31 => "110101100011101", 32 => "111000111010110", 
    33 => "111111111011110", 34 => "110101010110000", 35 => "110111111001110", 
    36 => "000000000110000", 37 => "001011101100000", 38 => "111000111011000", 
    39 => "110111100011110", 40 => "000000011011010", 41 => "111110010010000", 
    42 => "001001010001100", 43 => "111100110111000", 44 => "100111000101010", 
    45 => "101110110101111", 46 => "001001111000010", 47 => "001100111111100", 
    48 => "000110011110001", 49 => "001110000011011", 50 => "111100000001101", 
    51 => "001010001101110", 52 => "110010110101011", 53 => "110101001110010", 
    54 => "000110110111101", 55 => "010010111001011", 56 => "001010111100111", 
    57 => "111111101100101", 58 => "001011011111000", 59 => "110110011000111", 
    60 => "001000100110001", 61 => "110111010001101", 62 => "000010100000101", 
    63 => "001011110010111", 64 => "001001001010111", 65 => "111101010010011", 
    66 => "101101101010000", 67 => "110011011110000", 68 => "110100111000001", 
    69 => "110110010000000", 70 => "101011110100111", 71 => "111000101000000", 
    72 => "110101000100111", 73 => "110101001011100", 74 => "001001110110110", 
    75 => "110111100011010", 76 => "101100010101100", 77 => "101110100100100", 
    78 => "111111010011001", 79 => "000001110000011", 80 => "111101100001000", 
    81 => "000010011100111", 82 => "110111001111111", 83 => "000000101100001", 
    84 => "000011000010111", 85 => "110011110101111", 86 => "101001010001100", 
    87 => "000100000001011", 88 => "010101110011100", 89 => "001011010010001", 
    90 => "111000011010011", 91 => "000001000111010", 92 => "111001011101011", 
    93 => "111110100011011", 94 => "110100010001100", 95 => "001001010010101", 
    96 => "001010100001011", 97 => "110101100111010", 98 => "111101010001110", 
    99 => "111100011001001", 100 => "000001000100100", 101 => "001011111110000", 
    102 => "000010101101110", 103 => "110100010010100", 104 => "001001001001010", 
    105 => "001011011110101", 106 => "111101010001010", 107 => "001010001000001", 
    108 => "001100011111011", 109 => "000111011010001", 110 => "111011110000010", 
    111 => "110011011111111", 112 => "000011011101001", 113 => "110100000010011", 
    114 => "001010010000010", 115 => "000011000101101", 116 => "111110111000001", 
    117 => "111000010111001", 118 => "010011000111001", 119 => "000000011011101", 
    120 => "000011001011101", 121 => "001010111110001", 122 => "111001000000010", 
    123 => "111100100011000", 124 => "111010100100010", 125 => "000011110010101", 
    126 => "000111100001010", 127 => "000010110101011", 128 => "111111001110011", 
    129 => "001010000101000", 130 => "010111101101011", 131 => "000111101111001", 
    132 => "111010110101011", 133 => "001001110011100", 134 => "000000001001000", 
    135 => "000011100011000", 136 => "111110110110010", 137 => "000100010000101", 
    138 => "111010011111110", 139 => "000011010000101", 140 => "111111010100000", 
    141 => "010110010010111", 142 => "111111110111010", 143 => "110100101101001", 
    144 => "110011110100110", 145 => "111110100111100", 146 => "000100100000101", 
    147 => "000100001110101", 148 => "110100001100011", 149 => "000000010000110", 
    150 => "010110011011101", 151 => "010011011111010", 152 => "000000111111110", 
    153 => "110011110010000", 154 => "010010111111100", 155 => "000100100000000", 
    156 => "000111100101111", 157 => "001000111010110", 158 => "000100001110000", 
    159 => "110101000010010", 160 => "110110010011011", 161 => "000001111011100", 
    162 => "001101010010111", 163 => "000110001100011", 164 => "001010000111011", 
    165 => "000110000101100", 166 => "001101000011101", 167 => "111010011101011", 
    168 => "110011010110000", 169 => "000001010100010", 170 => "001100010011111", 
    171 => "111110001111110", 172 => "000111000000111", 173 => "001111001101000", 
    174 => "111110010100001", 175 => "111101010101100", 176 => "000100100011101", 
    177 => "110001111101100", 178 => "000101110011011", 179 => "000010000100000", 
    180 => "001011001101111", 181 => "001011011111100", 182 => "111101011001010", 
    183 => "010000011110111", 184 => "000001010111000", 185 => "110110011111110", 
    186 => "000000001010011", 187 => "111110001000001", 188 => "111111100000110", 
    189 => "111010100100101", 190 => "111100100000010", 191 => "110010100001000", 
    192 => "001100000101111", 193 => "111011111010001", 194 => "100110111110010", 
    195 => "110011101011101", 196 => "110101101101011", 197 => "001001100100010", 
    198 => "001001101110111", 199 => "111100000111101", 200 => "001001000111011", 
    201 => "111011010000111", 202 => "111111111111011", 203 => "000101000100111", 
    204 => "101101010101010", 205 => "000011110001011", 206 => "110011101101111", 
    207 => "001110011100110", 208 => "111011001101111", 209 => "110111101100111", 
    210 => "111110011001111", 211 => "000110000011000", 212 => "111100111110001", 
    213 => "110111001010100", 214 => "001110011000011", 215 => "101000100100011", 
    216 => "001010000100001", 217 => "000011110000011", 218 => "110000101010101", 
    219 => "000111001001010", 220 => "110111111010001", 221 => "001100111011000", 
    222 => "110011001000000", 223 => "001001010001010", 224 => "000001111000100", 
    225 => "001100100101101", 226 => "110111110100110", 227 => "110111110000001", 
    228 => "111011000100000", 229 => "001001100011101", 230 => "001001111101011", 
    231 => "000011101001001", 232 => "000100011001100", 233 => "111100100010101", 
    234 => "000001110010001", 235 => "001100100011101", 236 => "000000000100100", 
    237 => "000011110011100", 238 => "000111011110000", 239 => "110101000110101", 
    240 => "001011110000100", 241 => "000011100010000", 242 => "000111100011100", 
    243 => "000011110001111", 244 => "110101101100111", 245 => "111011111100100", 
    246 => "001101001011111", 247 => "101111100110101", 248 => "000111011111110", 
    249 => "110001101101101", 250 => "111011100111001", 251 => "111000101000000", 
    252 => "111100110100011", 253 => "001011101001100", 254 => "000110011101010", 
    255 => "111011000101100", 256 => "001000111010101", 257 => "111101000000000", 
    258 => "001001111010010", 259 => "000011010000000", 260 => "111011000010100", 
    261 => "110011100010001", 262 => "000100011000000", 263 => "111011011010101", 
    264 => "110111011000111", 265 => "111000010100010", 266 => "111110111101011", 
    267 => "111001001010001", 268 => "000111011000000", 269 => "110111100101110", 
    270 => "110101011110111", 271 => "111001011011110", 272 => "110101010010110", 
    273 => "000101111010100", 274 => "000000000100000", 275 => "110110011011001", 
    276 => "110110111011011", 277 => "111110111111000", 278 => "001000000010101", 
    279 => "001010101011100", 280 => "000111111100010", 281 => "001000010101010", 
    282 => "001011100001100", 283 => "111001110011001", 284 => "000000000010111", 
    285 => "111011001111000", 286 => "001100010011110", 287 => "111100110000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity infer_layer_6_weights_V_13 is
    generic (
        DataWidth : INTEGER := 15;
        AddressRange : INTEGER := 288;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of infer_layer_6_weights_V_13 is
    component infer_layer_6_weights_V_13_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    infer_layer_6_weights_V_13_rom_U :  component infer_layer_6_weights_V_13_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


