# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do display_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg {C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:14 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg" C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 22:23:14 on Apr 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg {C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:14 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg" C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 22:23:14 on Apr 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg {C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:14 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg" C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:23:15 on Apr 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:23:15 on Apr 06,2020
# Loading work.testbench
# Loading work.display
# Loading work.BCDtoSSeg
# ** Error: (vsim-3063) C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/testbench.v(41): Port 'BCD' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut File: C:/Users/ivano/OneDrive/Documents/GitHub/lab04-grupo-1/hdl/Lab4/BCDtoSSeg/display.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./display_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 22:23:31 on Apr 06,2020, Elapsed time: 0:00:16
# Errors: 1, Warnings: 0
