// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/03/2019 17:54:34"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regSet (
	ABUS,
	BBUS,
	Aload,
	Bload,
	Adrive,
	Bdrive,
	Aregno,
	Bregno);
inout 	[15:0] ABUS;
inout 	[15:0] BBUS;
input 	Aload;
input 	Bload;
input 	Adrive;
input 	Bdrive;
input 	[2:0] Aregno;
input 	[2:0] Bregno;

// Design Ports Information
// ABUS[0]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[2]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[3]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[4]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[5]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[7]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[8]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[10]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[11]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[12]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[13]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[14]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[15]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[0]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[2]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[4]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[5]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[6]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[7]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[8]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[9]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[10]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[11]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[12]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[13]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[14]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BBUS[15]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adrive	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aregno[2]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aregno[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aregno[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bdrive	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bregno[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bregno[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bregno[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bload	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aload	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Aregno[1]~input_o ;
wire \Aregno[0]~input_o ;
wire \Adrive~input_o ;
wire \Aregno[2]~input_o ;
wire \Bregno[1]~input_o ;
wire \Bregno[0]~input_o ;
wire \Bload~input_o ;
wire \regLine0|regLoad~0_combout ;
wire \Bregno[2]~input_o ;
wire \Aload~input_o ;
wire \regLine4|regLoad~0_combout ;
wire \regLine4|regLoad~combout ;
wire \BBUS[0]~input_o ;
wire \ABUS[0]~input_o ;
wire \regLine4|mux0|muxout[0]~0_combout ;
wire \regLine1|regLoad~0_combout ;
wire \regLine5|regLoad~0_combout ;
wire \regLine5|regLoad~combout ;
wire \regLine5|mux0|muxout[0]~0_combout ;
wire \regLine0|Abusdr|dataout[0]~48_combout ;
wire \regLine6|Abusdr_load~combout ;
wire \regLine6|regLoad~0_combout ;
wire \regLine6|regLoad~combout ;
wire \regLine6|mux0|muxout[0]~0_combout ;
wire \regLine3|Abusdr_load~combout ;
wire \regLine2|regLoad~0_combout ;
wire \regLine2|regLoad~combout ;
wire \regLine2|mux0|muxout[0]~0_combout ;
wire \regLine3|regLoad~0_combout ;
wire \regLine3|regLoad~combout ;
wire \regLine3|mux0|muxout[0]~0_combout ;
wire \regLine7|Abusdr_load~combout ;
wire \regLine2|Abusdr_load~combout ;
wire \regLine7|regLoad~0_combout ;
wire \regLine7|regLoad~combout ;
wire \regLine7|mux0|muxout[0]~0_combout ;
wire \regLine0|Abusdr|dataout[0]~49_combout ;
wire \regLine1|regLoad~1_combout ;
wire \regLine1|regLoad~combout ;
wire \regLine1|mux0|muxout[0]~0_combout ;
wire \regLine0|regLoad~1_combout ;
wire \regLine0|regLoad~combout ;
wire \regLine0|mux0|muxout[0]~0_combout ;
wire \regLine0|Abusdr|dataout[0]~16_combout ;
wire \regLine0|Abusdr|dataout[0]~17_combout ;
wire \ABUS[1]~input_o ;
wire \BBUS[1]~input_o ;
wire \regLine7|mux0|muxout[1]~1_combout ;
wire \regLine2|mux0|muxout[1]~1_combout ;
wire \regLine3|mux0|muxout[1]~1_combout ;
wire \regLine0|Abusdr|dataout[1]~51_combout ;
wire \regLine6|mux0|muxout[1]~1_combout ;
wire \regLine0|mux0|muxout[1]~1_combout ;
wire \regLine1|mux0|muxout[1]~1_combout ;
wire \regLine0|Abusdr|dataout[1]~18_combout ;
wire \regLine4|mux0|muxout[1]~1_combout ;
wire \regLine5|mux0|muxout[1]~1_combout ;
wire \regLine0|Abusdr|dataout[1]~50_combout ;
wire \regLine0|Abusdr|dataout[1]~19_combout ;
wire \ABUS[2]~input_o ;
wire \BBUS[2]~input_o ;
wire \regLine6|mux0|muxout[2]~2_combout ;
wire \regLine4|mux0|muxout[2]~2_combout ;
wire \regLine5|mux0|muxout[2]~2_combout ;
wire \regLine0|Abusdr|dataout[2]~52_combout ;
wire \regLine3|mux0|muxout[2]~2_combout ;
wire \regLine7|mux0|muxout[2]~2_combout ;
wire \regLine2|mux0|muxout[2]~2_combout ;
wire \regLine0|Abusdr|dataout[2]~53_combout ;
wire \regLine1|mux0|muxout[2]~2_combout ;
wire \regLine0|mux0|muxout[2]~2_combout ;
wire \regLine0|Abusdr|dataout[2]~20_combout ;
wire \regLine0|Abusdr|dataout[2]~21_combout ;
wire \ABUS[3]~input_o ;
wire \BBUS[3]~input_o ;
wire \regLine6|mux0|muxout[3]~3_combout ;
wire \regLine0|mux0|muxout[3]~3_combout ;
wire \regLine1|mux0|muxout[3]~3_combout ;
wire \regLine0|Abusdr|dataout[3]~22_combout ;
wire \regLine4|mux0|muxout[3]~3_combout ;
wire \regLine5|mux0|muxout[3]~3_combout ;
wire \regLine0|Abusdr|dataout[3]~54_combout ;
wire \regLine2|mux0|muxout[3]~3_combout ;
wire \regLine3|mux0|muxout[3]~3_combout ;
wire \regLine7|mux0|muxout[3]~3_combout ;
wire \regLine0|Abusdr|dataout[3]~55_combout ;
wire \regLine0|Abusdr|dataout[3]~23_combout ;
wire \ABUS[4]~input_o ;
wire \BBUS[4]~input_o ;
wire \regLine0|mux0|muxout[4]~4_combout ;
wire \regLine1|mux0|muxout[4]~4_combout ;
wire \regLine0|Abusdr|dataout[4]~24_combout ;
wire \regLine4|mux0|muxout[4]~4_combout ;
wire \regLine5|mux0|muxout[4]~4_combout ;
wire \regLine0|Abusdr|dataout[4]~56_combout ;
wire \regLine6|mux0|muxout[4]~4_combout ;
wire \regLine2|mux0|muxout[4]~4_combout ;
wire \regLine3|mux0|muxout[4]~4_combout ;
wire \regLine7|mux0|muxout[4]~4_combout ;
wire \regLine0|Abusdr|dataout[4]~57_combout ;
wire \regLine0|Abusdr|dataout[4]~25_combout ;
wire \ABUS[5]~input_o ;
wire \BBUS[5]~input_o ;
wire \regLine6|mux0|muxout[5]~5_combout ;
wire \regLine0|mux0|muxout[5]~5_combout ;
wire \regLine1|mux0|muxout[5]~5_combout ;
wire \regLine0|Abusdr|dataout[5]~26_combout ;
wire \regLine4|mux0|muxout[5]~5_combout ;
wire \regLine5|mux0|muxout[5]~5_combout ;
wire \regLine0|Abusdr|dataout[5]~58_combout ;
wire \regLine7|mux0|muxout[5]~5_combout ;
wire \regLine3|mux0|muxout[5]~5_combout ;
wire \regLine2|mux0|muxout[5]~5_combout ;
wire \regLine0|Abusdr|dataout[5]~59_combout ;
wire \regLine0|Abusdr|dataout[5]~27_combout ;
wire \ABUS[6]~input_o ;
wire \BBUS[6]~input_o ;
wire \regLine6|mux0|muxout[6]~6_combout ;
wire \regLine0|mux0|muxout[6]~6_combout ;
wire \regLine1|mux0|muxout[6]~6_combout ;
wire \regLine0|Abusdr|dataout[6]~28_combout ;
wire \regLine4|mux0|muxout[6]~6_combout ;
wire \regLine5|mux0|muxout[6]~6_combout ;
wire \regLine0|Abusdr|dataout[6]~60_combout ;
wire \regLine7|mux0|muxout[6]~6_combout ;
wire \regLine3|mux0|muxout[6]~6_combout ;
wire \regLine2|mux0|muxout[6]~6_combout ;
wire \regLine0|Abusdr|dataout[6]~61_combout ;
wire \regLine0|Abusdr|dataout[6]~29_combout ;
wire \ABUS[7]~input_o ;
wire \BBUS[7]~input_o ;
wire \regLine6|mux0|muxout[7]~7_combout ;
wire \regLine3|mux0|muxout[7]~7_combout ;
wire \regLine2|mux0|muxout[7]~7_combout ;
wire \regLine7|mux0|muxout[7]~7_combout ;
wire \regLine0|Abusdr|dataout[7]~63_combout ;
wire \regLine0|mux0|muxout[7]~7_combout ;
wire \regLine1|mux0|muxout[7]~7_combout ;
wire \regLine0|Abusdr|dataout[7]~30_combout ;
wire \regLine4|mux0|muxout[7]~7_combout ;
wire \regLine5|mux0|muxout[7]~7_combout ;
wire \regLine0|Abusdr|dataout[7]~62_combout ;
wire \regLine0|Abusdr|dataout[7]~31_combout ;
wire \ABUS[8]~input_o ;
wire \BBUS[8]~input_o ;
wire \regLine2|mux0|muxout[8]~8_combout ;
wire \regLine3|mux0|muxout[8]~8_combout ;
wire \regLine7|mux0|muxout[8]~8_combout ;
wire \regLine0|Abusdr|dataout[8]~65_combout ;
wire \regLine6|mux0|muxout[8]~8_combout ;
wire \regLine0|mux0|muxout[8]~8_combout ;
wire \regLine1|mux0|muxout[8]~8_combout ;
wire \regLine0|Abusdr|dataout[8]~32_combout ;
wire \regLine4|mux0|muxout[8]~8_combout ;
wire \regLine5|mux0|muxout[8]~8_combout ;
wire \regLine0|Abusdr|dataout[8]~64_combout ;
wire \regLine0|Abusdr|dataout[8]~33_combout ;
wire \ABUS[9]~input_o ;
wire \BBUS[9]~input_o ;
wire \regLine4|mux0|muxout[9]~9_combout ;
wire \regLine5|mux0|muxout[9]~9_combout ;
wire \regLine0|Abusdr|dataout[9]~66_combout ;
wire \regLine3|mux0|muxout[9]~9_combout ;
wire \regLine2|mux0|muxout[9]~9_combout ;
wire \regLine7|mux0|muxout[9]~9_combout ;
wire \regLine0|Abusdr|dataout[9]~67_combout ;
wire \regLine6|mux0|muxout[9]~9_combout ;
wire \regLine0|mux0|muxout[9]~9_combout ;
wire \regLine1|mux0|muxout[9]~9_combout ;
wire \regLine0|Abusdr|dataout[9]~34_combout ;
wire \regLine0|Abusdr|dataout[9]~35_combout ;
wire \ABUS[10]~input_o ;
wire \BBUS[10]~input_o ;
wire \regLine2|mux0|muxout[10]~10_combout ;
wire \regLine7|mux0|muxout[10]~10_combout ;
wire \regLine3|mux0|muxout[10]~10_combout ;
wire \regLine0|Abusdr|dataout[10]~69_combout ;
wire \regLine0|mux0|muxout[10]~10_combout ;
wire \regLine1|mux0|muxout[10]~10_combout ;
wire \regLine0|Abusdr|dataout[10]~36_combout ;
wire \regLine4|mux0|muxout[10]~10_combout ;
wire \regLine5|mux0|muxout[10]~10_combout ;
wire \regLine0|Abusdr|dataout[10]~68_combout ;
wire \regLine6|mux0|muxout[10]~10_combout ;
wire \regLine0|Abusdr|dataout[10]~37_combout ;
wire \BBUS[11]~input_o ;
wire \ABUS[11]~input_o ;
wire \regLine6|mux0|muxout[11]~11_combout ;
wire \regLine0|mux0|muxout[11]~11_combout ;
wire \regLine1|mux0|muxout[11]~11_combout ;
wire \regLine0|Abusdr|dataout[11]~38_combout ;
wire \regLine2|mux0|muxout[11]~11_combout ;
wire \regLine3|mux0|muxout[11]~11_combout ;
wire \regLine7|mux0|muxout[11]~11_combout ;
wire \regLine0|Abusdr|dataout[11]~71_combout ;
wire \regLine4|mux0|muxout[11]~11_combout ;
wire \regLine5|mux0|muxout[11]~11_combout ;
wire \regLine0|Abusdr|dataout[11]~70_combout ;
wire \regLine0|Abusdr|dataout[11]~39_combout ;
wire \ABUS[12]~input_o ;
wire \BBUS[12]~input_o ;
wire \regLine2|mux0|muxout[12]~12_combout ;
wire \regLine3|mux0|muxout[12]~12_combout ;
wire \regLine7|mux0|muxout[12]~12_combout ;
wire \regLine0|Abusdr|dataout[12]~73_combout ;
wire \regLine0|mux0|muxout[12]~12_combout ;
wire \regLine1|mux0|muxout[12]~12_combout ;
wire \regLine0|Abusdr|dataout[12]~40_combout ;
wire \regLine4|mux0|muxout[12]~12_combout ;
wire \regLine5|mux0|muxout[12]~12_combout ;
wire \regLine0|Abusdr|dataout[12]~72_combout ;
wire \regLine6|mux0|muxout[12]~12_combout ;
wire \regLine0|Abusdr|dataout[12]~41_combout ;
wire \BBUS[13]~input_o ;
wire \ABUS[13]~input_o ;
wire \regLine6|mux0|muxout[13]~13_combout ;
wire \regLine0|mux0|muxout[13]~13_combout ;
wire \regLine1|mux0|muxout[13]~13_combout ;
wire \regLine0|Abusdr|dataout[13]~42_combout ;
wire \regLine7|mux0|muxout[13]~13_combout ;
wire \regLine3|mux0|muxout[13]~13_combout ;
wire \regLine2|mux0|muxout[13]~13_combout ;
wire \regLine0|Abusdr|dataout[13]~75_combout ;
wire \regLine4|mux0|muxout[13]~13_combout ;
wire \regLine5|mux0|muxout[13]~13_combout ;
wire \regLine0|Abusdr|dataout[13]~74_combout ;
wire \regLine0|Abusdr|dataout[13]~43_combout ;
wire \ABUS[14]~input_o ;
wire \BBUS[14]~input_o ;
wire \regLine7|mux0|muxout[14]~14_combout ;
wire \regLine3|mux0|muxout[14]~14_combout ;
wire \regLine2|mux0|muxout[14]~14_combout ;
wire \regLine0|Abusdr|dataout[14]~77_combout ;
wire \regLine6|mux0|muxout[14]~14_combout ;
wire \regLine4|mux0|muxout[14]~14_combout ;
wire \regLine5|mux0|muxout[14]~14_combout ;
wire \regLine0|Abusdr|dataout[14]~76_combout ;
wire \regLine0|mux0|muxout[14]~14_combout ;
wire \regLine1|mux0|muxout[14]~14_combout ;
wire \regLine0|Abusdr|dataout[14]~44_combout ;
wire \regLine0|Abusdr|dataout[14]~45_combout ;
wire \ABUS[15]~input_o ;
wire \BBUS[15]~input_o ;
wire \regLine7|mux0|muxout[15]~15_combout ;
wire \regLine2|mux0|muxout[15]~15_combout ;
wire \regLine3|mux0|muxout[15]~15_combout ;
wire \regLine0|Abusdr|dataout[15]~79_combout ;
wire \regLine0|mux0|muxout[15]~15_combout ;
wire \regLine1|mux0|muxout[15]~15_combout ;
wire \regLine0|Abusdr|dataout[15]~46_combout ;
wire \regLine6|mux0|muxout[15]~15_combout ;
wire \regLine4|mux0|muxout[15]~15_combout ;
wire \regLine5|mux0|muxout[15]~15_combout ;
wire \regLine0|Abusdr|dataout[15]~78_combout ;
wire \regLine0|Abusdr|dataout[15]~47_combout ;
wire \Bdrive~input_o ;
wire \regLine2|Bbusdr_load~0_combout ;
wire \regLine3|Bbusdr_load~0_combout ;
wire \regLine7|Bbusdr_load~0_combout ;
wire \regLine0|Bbusdr|dataout[0]~49_combout ;
wire \regLine6|Bbusdr_load~0_combout ;
wire \regLine0|Bbusdr|dataout[0]~16_combout ;
wire \regLine0|Bbusdr|dataout[0]~48_combout ;
wire \regLine0|Bbusdr|dataout[0]~17_combout ;
wire \regLine0|Bbusdr|dataout[1]~50_combout ;
wire \regLine0|Bbusdr|dataout[1]~18_combout ;
wire \regLine0|Bbusdr|dataout[1]~51_combout ;
wire \regLine0|Bbusdr|dataout[1]~19_combout ;
wire \regLine0|Bbusdr|dataout[2]~52_combout ;
wire \regLine0|Bbusdr|dataout[2]~53_combout ;
wire \regLine0|Bbusdr|dataout[2]~20_combout ;
wire \regLine0|Bbusdr|dataout[2]~21_combout ;
wire \regLine0|Bbusdr|dataout[3]~22_combout ;
wire \regLine0|Bbusdr|dataout[3]~54_combout ;
wire \regLine0|Bbusdr|dataout[3]~55_combout ;
wire \regLine0|Bbusdr|dataout[3]~23_combout ;
wire \regLine0|Bbusdr|dataout[4]~24_combout ;
wire \regLine0|Bbusdr|dataout[4]~57_combout ;
wire \regLine0|Bbusdr|dataout[4]~56_combout ;
wire \regLine0|Bbusdr|dataout[4]~25_combout ;
wire \regLine0|Bbusdr|dataout[5]~59_combout ;
wire \regLine0|Bbusdr|dataout[5]~26_combout ;
wire \regLine0|Bbusdr|dataout[5]~58_combout ;
wire \regLine0|Bbusdr|dataout[5]~27_combout ;
wire \regLine0|Bbusdr|dataout[6]~60_combout ;
wire \regLine0|Bbusdr|dataout[6]~28_combout ;
wire \regLine0|Bbusdr|dataout[6]~61_combout ;
wire \regLine0|Bbusdr|dataout[6]~29_combout ;
wire \regLine0|Bbusdr|dataout[7]~63_combout ;
wire \regLine0|Bbusdr|dataout[7]~62_combout ;
wire \regLine0|Bbusdr|dataout[7]~30_combout ;
wire \regLine0|Bbusdr|dataout[7]~31_combout ;
wire \regLine0|Bbusdr|dataout[8]~32_combout ;
wire \regLine0|Bbusdr|dataout[8]~64_combout ;
wire \regLine0|Bbusdr|dataout[8]~65_combout ;
wire \regLine0|Bbusdr|dataout[8]~33_combout ;
wire \regLine0|Bbusdr|dataout[9]~66_combout ;
wire \regLine0|Bbusdr|dataout[9]~67_combout ;
wire \regLine0|Bbusdr|dataout[9]~34_combout ;
wire \regLine0|Bbusdr|dataout[9]~35_combout ;
wire \regLine0|Bbusdr|dataout[10]~36_combout ;
wire \regLine0|Bbusdr|dataout[10]~69_combout ;
wire \regLine0|Bbusdr|dataout[10]~68_combout ;
wire \regLine0|Bbusdr|dataout[10]~37_combout ;
wire \regLine0|Bbusdr|dataout[11]~71_combout ;
wire \regLine0|Bbusdr|dataout[11]~70_combout ;
wire \regLine0|Bbusdr|dataout[11]~38_combout ;
wire \regLine0|Bbusdr|dataout[11]~39_combout ;
wire \regLine0|Bbusdr|dataout[12]~73_combout ;
wire \regLine0|Bbusdr|dataout[12]~72_combout ;
wire \regLine0|Bbusdr|dataout[12]~40_combout ;
wire \regLine0|Bbusdr|dataout[12]~41_combout ;
wire \regLine0|Bbusdr|dataout[13]~42_combout ;
wire \regLine0|Bbusdr|dataout[13]~74_combout ;
wire \regLine0|Bbusdr|dataout[13]~75_combout ;
wire \regLine0|Bbusdr|dataout[13]~43_combout ;
wire \regLine0|Bbusdr|dataout[14]~44_combout ;
wire \regLine0|Bbusdr|dataout[14]~77_combout ;
wire \regLine0|Bbusdr|dataout[14]~76_combout ;
wire \regLine0|Bbusdr|dataout[14]~45_combout ;
wire \regLine0|Bbusdr|dataout[15]~79_combout ;
wire \regLine0|Bbusdr|dataout[15]~78_combout ;
wire \regLine0|Bbusdr|dataout[15]~46_combout ;
wire \regLine0|Bbusdr|dataout[15]~47_combout ;
wire [15:0] \regLine0|reg0|dout ;
wire [15:0] \regLine2|reg0|dout ;
wire [15:0] \regLine4|reg0|dout ;
wire [15:0] \regLine6|reg0|dout ;
wire [15:0] \regLine3|reg0|dout ;
wire [15:0] \regLine7|reg0|dout ;
wire [15:0] \regLine1|reg0|dout ;
wire [15:0] \regLine5|reg0|dout ;


// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \ABUS[0]~output (
	.i(\regLine0|Abusdr|dataout[0]~17_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[0]),
	.obar());
// synopsys translate_off
defparam \ABUS[0]~output .bus_hold = "false";
defparam \ABUS[0]~output .open_drain_output = "false";
defparam \ABUS[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \ABUS[1]~output (
	.i(\regLine0|Abusdr|dataout[1]~19_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[1]),
	.obar());
// synopsys translate_off
defparam \ABUS[1]~output .bus_hold = "false";
defparam \ABUS[1]~output .open_drain_output = "false";
defparam \ABUS[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \ABUS[2]~output (
	.i(\regLine0|Abusdr|dataout[2]~21_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[2]),
	.obar());
// synopsys translate_off
defparam \ABUS[2]~output .bus_hold = "false";
defparam \ABUS[2]~output .open_drain_output = "false";
defparam \ABUS[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \ABUS[3]~output (
	.i(\regLine0|Abusdr|dataout[3]~23_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[3]),
	.obar());
// synopsys translate_off
defparam \ABUS[3]~output .bus_hold = "false";
defparam \ABUS[3]~output .open_drain_output = "false";
defparam \ABUS[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \ABUS[4]~output (
	.i(\regLine0|Abusdr|dataout[4]~25_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[4]),
	.obar());
// synopsys translate_off
defparam \ABUS[4]~output .bus_hold = "false";
defparam \ABUS[4]~output .open_drain_output = "false";
defparam \ABUS[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \ABUS[5]~output (
	.i(\regLine0|Abusdr|dataout[5]~27_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[5]),
	.obar());
// synopsys translate_off
defparam \ABUS[5]~output .bus_hold = "false";
defparam \ABUS[5]~output .open_drain_output = "false";
defparam \ABUS[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \ABUS[6]~output (
	.i(\regLine0|Abusdr|dataout[6]~29_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[6]),
	.obar());
// synopsys translate_off
defparam \ABUS[6]~output .bus_hold = "false";
defparam \ABUS[6]~output .open_drain_output = "false";
defparam \ABUS[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \ABUS[7]~output (
	.i(\regLine0|Abusdr|dataout[7]~31_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[7]),
	.obar());
// synopsys translate_off
defparam \ABUS[7]~output .bus_hold = "false";
defparam \ABUS[7]~output .open_drain_output = "false";
defparam \ABUS[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \ABUS[8]~output (
	.i(\regLine0|Abusdr|dataout[8]~33_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[8]),
	.obar());
// synopsys translate_off
defparam \ABUS[8]~output .bus_hold = "false";
defparam \ABUS[8]~output .open_drain_output = "false";
defparam \ABUS[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \ABUS[9]~output (
	.i(\regLine0|Abusdr|dataout[9]~35_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[9]),
	.obar());
// synopsys translate_off
defparam \ABUS[9]~output .bus_hold = "false";
defparam \ABUS[9]~output .open_drain_output = "false";
defparam \ABUS[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \ABUS[10]~output (
	.i(\regLine0|Abusdr|dataout[10]~37_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[10]),
	.obar());
// synopsys translate_off
defparam \ABUS[10]~output .bus_hold = "false";
defparam \ABUS[10]~output .open_drain_output = "false";
defparam \ABUS[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \ABUS[11]~output (
	.i(\regLine0|Abusdr|dataout[11]~39_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[11]),
	.obar());
// synopsys translate_off
defparam \ABUS[11]~output .bus_hold = "false";
defparam \ABUS[11]~output .open_drain_output = "false";
defparam \ABUS[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \ABUS[12]~output (
	.i(\regLine0|Abusdr|dataout[12]~41_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[12]),
	.obar());
// synopsys translate_off
defparam \ABUS[12]~output .bus_hold = "false";
defparam \ABUS[12]~output .open_drain_output = "false";
defparam \ABUS[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \ABUS[13]~output (
	.i(\regLine0|Abusdr|dataout[13]~43_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[13]),
	.obar());
// synopsys translate_off
defparam \ABUS[13]~output .bus_hold = "false";
defparam \ABUS[13]~output .open_drain_output = "false";
defparam \ABUS[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \ABUS[14]~output (
	.i(\regLine0|Abusdr|dataout[14]~45_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[14]),
	.obar());
// synopsys translate_off
defparam \ABUS[14]~output .bus_hold = "false";
defparam \ABUS[14]~output .open_drain_output = "false";
defparam \ABUS[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \ABUS[15]~output (
	.i(\regLine0|Abusdr|dataout[15]~47_combout ),
	.oe(\Adrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ABUS[15]),
	.obar());
// synopsys translate_off
defparam \ABUS[15]~output .bus_hold = "false";
defparam \ABUS[15]~output .open_drain_output = "false";
defparam \ABUS[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \BBUS[0]~output (
	.i(\regLine0|Bbusdr|dataout[0]~17_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[0]),
	.obar());
// synopsys translate_off
defparam \BBUS[0]~output .bus_hold = "false";
defparam \BBUS[0]~output .open_drain_output = "false";
defparam \BBUS[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \BBUS[1]~output (
	.i(\regLine0|Bbusdr|dataout[1]~19_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[1]),
	.obar());
// synopsys translate_off
defparam \BBUS[1]~output .bus_hold = "false";
defparam \BBUS[1]~output .open_drain_output = "false";
defparam \BBUS[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \BBUS[2]~output (
	.i(\regLine0|Bbusdr|dataout[2]~21_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[2]),
	.obar());
// synopsys translate_off
defparam \BBUS[2]~output .bus_hold = "false";
defparam \BBUS[2]~output .open_drain_output = "false";
defparam \BBUS[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \BBUS[3]~output (
	.i(\regLine0|Bbusdr|dataout[3]~23_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[3]),
	.obar());
// synopsys translate_off
defparam \BBUS[3]~output .bus_hold = "false";
defparam \BBUS[3]~output .open_drain_output = "false";
defparam \BBUS[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \BBUS[4]~output (
	.i(\regLine0|Bbusdr|dataout[4]~25_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[4]),
	.obar());
// synopsys translate_off
defparam \BBUS[4]~output .bus_hold = "false";
defparam \BBUS[4]~output .open_drain_output = "false";
defparam \BBUS[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \BBUS[5]~output (
	.i(\regLine0|Bbusdr|dataout[5]~27_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[5]),
	.obar());
// synopsys translate_off
defparam \BBUS[5]~output .bus_hold = "false";
defparam \BBUS[5]~output .open_drain_output = "false";
defparam \BBUS[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \BBUS[6]~output (
	.i(\regLine0|Bbusdr|dataout[6]~29_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[6]),
	.obar());
// synopsys translate_off
defparam \BBUS[6]~output .bus_hold = "false";
defparam \BBUS[6]~output .open_drain_output = "false";
defparam \BBUS[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \BBUS[7]~output (
	.i(\regLine0|Bbusdr|dataout[7]~31_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[7]),
	.obar());
// synopsys translate_off
defparam \BBUS[7]~output .bus_hold = "false";
defparam \BBUS[7]~output .open_drain_output = "false";
defparam \BBUS[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \BBUS[8]~output (
	.i(\regLine0|Bbusdr|dataout[8]~33_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[8]),
	.obar());
// synopsys translate_off
defparam \BBUS[8]~output .bus_hold = "false";
defparam \BBUS[8]~output .open_drain_output = "false";
defparam \BBUS[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \BBUS[9]~output (
	.i(\regLine0|Bbusdr|dataout[9]~35_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[9]),
	.obar());
// synopsys translate_off
defparam \BBUS[9]~output .bus_hold = "false";
defparam \BBUS[9]~output .open_drain_output = "false";
defparam \BBUS[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \BBUS[10]~output (
	.i(\regLine0|Bbusdr|dataout[10]~37_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[10]),
	.obar());
// synopsys translate_off
defparam \BBUS[10]~output .bus_hold = "false";
defparam \BBUS[10]~output .open_drain_output = "false";
defparam \BBUS[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \BBUS[11]~output (
	.i(\regLine0|Bbusdr|dataout[11]~39_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[11]),
	.obar());
// synopsys translate_off
defparam \BBUS[11]~output .bus_hold = "false";
defparam \BBUS[11]~output .open_drain_output = "false";
defparam \BBUS[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \BBUS[12]~output (
	.i(\regLine0|Bbusdr|dataout[12]~41_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[12]),
	.obar());
// synopsys translate_off
defparam \BBUS[12]~output .bus_hold = "false";
defparam \BBUS[12]~output .open_drain_output = "false";
defparam \BBUS[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \BBUS[13]~output (
	.i(\regLine0|Bbusdr|dataout[13]~43_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[13]),
	.obar());
// synopsys translate_off
defparam \BBUS[13]~output .bus_hold = "false";
defparam \BBUS[13]~output .open_drain_output = "false";
defparam \BBUS[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \BBUS[14]~output (
	.i(\regLine0|Bbusdr|dataout[14]~45_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[14]),
	.obar());
// synopsys translate_off
defparam \BBUS[14]~output .bus_hold = "false";
defparam \BBUS[14]~output .open_drain_output = "false";
defparam \BBUS[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \BBUS[15]~output (
	.i(\regLine0|Bbusdr|dataout[15]~47_combout ),
	.oe(\Bdrive~input_o ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BBUS[15]),
	.obar());
// synopsys translate_off
defparam \BBUS[15]~output .bus_hold = "false";
defparam \BBUS[15]~output .open_drain_output = "false";
defparam \BBUS[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \Aregno[1]~input (
	.i(Aregno[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Aregno[1]~input_o ));
// synopsys translate_off
defparam \Aregno[1]~input .bus_hold = "false";
defparam \Aregno[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \Aregno[0]~input (
	.i(Aregno[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Aregno[0]~input_o ));
// synopsys translate_off
defparam \Aregno[0]~input .bus_hold = "false";
defparam \Aregno[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \Adrive~input (
	.i(Adrive),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Adrive~input_o ));
// synopsys translate_off
defparam \Adrive~input .bus_hold = "false";
defparam \Adrive~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \Aregno[2]~input (
	.i(Aregno[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Aregno[2]~input_o ));
// synopsys translate_off
defparam \Aregno[2]~input .bus_hold = "false";
defparam \Aregno[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \Bregno[1]~input (
	.i(Bregno[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Bregno[1]~input_o ));
// synopsys translate_off
defparam \Bregno[1]~input .bus_hold = "false";
defparam \Bregno[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \Bregno[0]~input (
	.i(Bregno[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Bregno[0]~input_o ));
// synopsys translate_off
defparam \Bregno[0]~input .bus_hold = "false";
defparam \Bregno[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \Bload~input (
	.i(Bload),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Bload~input_o ));
// synopsys translate_off
defparam \Bload~input .bus_hold = "false";
defparam \Bload~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \regLine0|regLoad~0 (
// Equation(s):
// \regLine0|regLoad~0_combout  = ( \Bload~input_o  & ( !\Bregno[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Bregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\Bload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|regLoad~0 .extended_lut = "off";
defparam \regLine0|regLoad~0 .lut_mask = 64'h00000000FF00FF00;
defparam \regLine0|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \Bregno[2]~input (
	.i(Bregno[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Bregno[2]~input_o ));
// synopsys translate_off
defparam \Bregno[2]~input .bus_hold = "false";
defparam \Bregno[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \Aload~input (
	.i(Aload),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Aload~input_o ));
// synopsys translate_off
defparam \Aload~input .bus_hold = "false";
defparam \Aload~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N9
cyclonev_lcell_comb \regLine4|regLoad~0 (
// Equation(s):
// \regLine4|regLoad~0_combout  = ( \Aload~input_o  & ( (!\Aregno[1]~input_o  & (\Aregno[2]~input_o  & !\Aregno[0]~input_o )) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(gnd),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|regLoad~0 .extended_lut = "off";
defparam \regLine4|regLoad~0 .lut_mask = 64'h000000000A000A00;
defparam \regLine4|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \regLine4|regLoad (
// Equation(s):
// \regLine4|regLoad~combout  = LCELL(( \regLine4|regLoad~0_combout  ) # ( !\regLine4|regLoad~0_combout  & ( (!\Bregno[1]~input_o  & (\regLine0|regLoad~0_combout  & \Bregno[2]~input_o )) ) ))

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\regLine0|regLoad~0_combout ),
	.datac(!\Bregno[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regLine4|regLoad~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|regLoad .extended_lut = "off";
defparam \regLine4|regLoad .lut_mask = 64'h02020202FFFFFFFF;
defparam \regLine4|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \BBUS[0]~input (
	.i(BBUS[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[0]~input_o ));
// synopsys translate_off
defparam \BBUS[0]~input .bus_hold = "false";
defparam \BBUS[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \ABUS[0]~input (
	.i(ABUS[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[0]~input_o ));
// synopsys translate_off
defparam \ABUS[0]~input .bus_hold = "false";
defparam \ABUS[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \regLine4|mux0|muxout[0]~0 (
// Equation(s):
// \regLine4|mux0|muxout[0]~0_combout  = ( \ABUS[0]~input_o  & ( ((!\Aregno[1]~input_o  & (\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[0]~input_o ) ) ) # ( !\ABUS[0]~input_o  & ( (\BBUS[0]~input_o  & (((!\Aregno[2]~input_o ) # (\Aregno[0]~input_o 
// )) # (\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine4|mux0|muxout[0]~0 .lut_mask = 64'h00DF00DF20FF20FF;
defparam \regLine4|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N2
dffeas \regLine4|reg0|dout[0] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N57
cyclonev_lcell_comb \regLine1|regLoad~0 (
// Equation(s):
// \regLine1|regLoad~0_combout  = ( \Bload~input_o  & ( \Bregno[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Bregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\Bload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|regLoad~0 .extended_lut = "off";
defparam \regLine1|regLoad~0 .lut_mask = 64'h0000000000FF00FF;
defparam \regLine1|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \regLine5|regLoad~0 (
// Equation(s):
// \regLine5|regLoad~0_combout  = ( \Aload~input_o  & ( (!\Aregno[1]~input_o  & (\Aregno[2]~input_o  & \Aregno[0]~input_o )) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|regLoad~0 .extended_lut = "off";
defparam \regLine5|regLoad~0 .lut_mask = 64'h0000000002020202;
defparam \regLine5|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N33
cyclonev_lcell_comb \regLine5|regLoad (
// Equation(s):
// \regLine5|regLoad~combout  = LCELL(( \regLine5|regLoad~0_combout  ) # ( !\regLine5|regLoad~0_combout  & ( (\regLine1|regLoad~0_combout  & (!\Bregno[1]~input_o  & \Bregno[2]~input_o )) ) ))

	.dataa(!\regLine1|regLoad~0_combout ),
	.datab(gnd),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\regLine5|regLoad~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|regLoad .extended_lut = "off";
defparam \regLine5|regLoad .lut_mask = 64'h00500050FFFFFFFF;
defparam \regLine5|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \regLine5|mux0|muxout[0]~0 (
// Equation(s):
// \regLine5|mux0|muxout[0]~0_combout  = ( \ABUS[0]~input_o  & ( ((\Aregno[0]~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) # (\BBUS[0]~input_o ) ) ) # ( !\ABUS[0]~input_o  & ( (\BBUS[0]~input_o  & ((!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o 
// ) # (\Aregno[1]~input_o )))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\BBUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine5|mux0|muxout[0]~0 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \regLine5|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \regLine5|reg0|dout[0] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \regLine0|Abusdr|dataout[0]~48 (
// Equation(s):
// \regLine0|Abusdr|dataout[0]~48_combout  = ( !\regLine4|reg0|dout [0] & ( \regLine5|reg0|dout [0] & ( (!\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [0] & ( !\regLine5|reg0|dout [0] 
// & ( (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [0] & ( !\regLine5|reg0|dout [0] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [0]),
	.dataf(!\regLine5|reg0|dout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[0]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[0]~48 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[0]~48 .lut_mask = 64'h000A000200080000;
defparam \regLine0|Abusdr|dataout[0]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N3
cyclonev_lcell_comb \regLine6|Abusdr_load (
// Equation(s):
// \regLine6|Abusdr_load~combout  = ( \Aregno[2]~input_o  & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & \Aregno[1]~input_o )) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(gnd),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|Abusdr_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|Abusdr_load .extended_lut = "off";
defparam \regLine6|Abusdr_load .lut_mask = 64'h00000000000A000A;
defparam \regLine6|Abusdr_load .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N51
cyclonev_lcell_comb \regLine6|regLoad~0 (
// Equation(s):
// \regLine6|regLoad~0_combout  = ( \Aload~input_o  & ( (!\Aregno[0]~input_o  & (\Aregno[1]~input_o  & \Aregno[2]~input_o )) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(gnd),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|regLoad~0 .extended_lut = "off";
defparam \regLine6|regLoad~0 .lut_mask = 64'h0000000000220022;
defparam \regLine6|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N3
cyclonev_lcell_comb \regLine6|regLoad (
// Equation(s):
// \regLine6|regLoad~combout  = LCELL(( \Bregno[1]~input_o  & ( \regLine6|regLoad~0_combout  ) ) # ( !\Bregno[1]~input_o  & ( \regLine6|regLoad~0_combout  ) ) # ( \Bregno[1]~input_o  & ( !\regLine6|regLoad~0_combout  & ( (\Bregno[2]~input_o  & 
// \regLine0|regLoad~0_combout ) ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Bregno[2]~input_o ),
	.datad(!\regLine0|regLoad~0_combout ),
	.datae(!\Bregno[1]~input_o ),
	.dataf(!\regLine6|regLoad~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|regLoad .extended_lut = "off";
defparam \regLine6|regLoad .lut_mask = 64'h0000000FFFFFFFFF;
defparam \regLine6|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N6
cyclonev_lcell_comb \regLine6|mux0|muxout[0]~0 (
// Equation(s):
// \regLine6|mux0|muxout[0]~0_combout  = ( \ABUS[0]~input_o  & ( \BBUS[0]~input_o  ) ) # ( !\ABUS[0]~input_o  & ( \BBUS[0]~input_o  & ( (!\Aregno[1]~input_o ) # ((!\Aregno[2]~input_o ) # (\Aregno[0]~input_o )) ) ) ) # ( \ABUS[0]~input_o  & ( 
// !\BBUS[0]~input_o  & ( (\Aregno[1]~input_o  & (\Aregno[2]~input_o  & !\Aregno[0]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(gnd),
	.datae(!\ABUS[0]~input_o ),
	.dataf(!\BBUS[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine6|mux0|muxout[0]~0 .lut_mask = 64'h00001010EFEFFFFF;
defparam \regLine6|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N8
dffeas \regLine6|reg0|dout[0] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N27
cyclonev_lcell_comb \regLine3|Abusdr_load (
// Equation(s):
// \regLine3|Abusdr_load~combout  = (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (\Adrive~input_o  & \Aregno[1]~input_o )))

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|Abusdr_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|Abusdr_load .extended_lut = "off";
defparam \regLine3|Abusdr_load .lut_mask = 64'h0004000400040004;
defparam \regLine3|Abusdr_load .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N3
cyclonev_lcell_comb \regLine2|regLoad~0 (
// Equation(s):
// \regLine2|regLoad~0_combout  = ( \Aload~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[0]~input_o  & \Aregno[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|regLoad~0 .extended_lut = "off";
defparam \regLine2|regLoad~0 .lut_mask = 64'h0000000000C000C0;
defparam \regLine2|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \regLine2|regLoad (
// Equation(s):
// \regLine2|regLoad~combout  = LCELL(( \regLine0|regLoad~0_combout  & ( ((!\Bregno[2]~input_o  & \Bregno[1]~input_o )) # (\regLine2|regLoad~0_combout ) ) ) # ( !\regLine0|regLoad~0_combout  & ( \regLine2|regLoad~0_combout  ) ))

	.dataa(!\Bregno[2]~input_o ),
	.datab(gnd),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\regLine2|regLoad~0_combout ),
	.datae(gnd),
	.dataf(!\regLine0|regLoad~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|regLoad .extended_lut = "off";
defparam \regLine2|regLoad .lut_mask = 64'h00FF00FF0AFF0AFF;
defparam \regLine2|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N33
cyclonev_lcell_comb \regLine2|mux0|muxout[0]~0 (
// Equation(s):
// \regLine2|mux0|muxout[0]~0_combout  = ( \Aregno[0]~input_o  & ( \BBUS[0]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & (((\BBUS[0]~input_o )))) # (\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & (\ABUS[0]~input_o )) # 
// (\Aregno[2]~input_o  & ((\BBUS[0]~input_o ))))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[0]~input_o ),
	.datad(!\BBUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine2|mux0|muxout[0]~0 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine2|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N35
dffeas \regLine2|reg0|dout[0] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N15
cyclonev_lcell_comb \regLine3|regLoad~0 (
// Equation(s):
// \regLine3|regLoad~0_combout  = ( \Aload~input_o  & ( (!\Aregno[2]~input_o  & (\Aregno[0]~input_o  & \Aregno[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|regLoad~0 .extended_lut = "off";
defparam \regLine3|regLoad~0 .lut_mask = 64'h00000000000C000C;
defparam \regLine3|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N12
cyclonev_lcell_comb \regLine3|regLoad (
// Equation(s):
// \regLine3|regLoad~combout  = LCELL(( \regLine3|regLoad~0_combout  ) # ( !\regLine3|regLoad~0_combout  & ( (!\Bregno[2]~input_o  & (\Bregno[1]~input_o  & \regLine1|regLoad~0_combout )) ) ))

	.dataa(!\Bregno[2]~input_o ),
	.datab(gnd),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\regLine1|regLoad~0_combout ),
	.datae(gnd),
	.dataf(!\regLine3|regLoad~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|regLoad .extended_lut = "off";
defparam \regLine3|regLoad .lut_mask = 64'h000A000AFFFFFFFF;
defparam \regLine3|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N9
cyclonev_lcell_comb \regLine3|mux0|muxout[0]~0 (
// Equation(s):
// \regLine3|mux0|muxout[0]~0_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & (((\BBUS[0]~input_o )))) # (\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & (\ABUS[0]~input_o )) # (\Aregno[2]~input_o  & ((\BBUS[0]~input_o ))))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[0]~input_o  ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[0]~input_o ),
	.datad(!\BBUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine3|mux0|muxout[0]~0 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \regLine3|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N11
dffeas \regLine3|reg0|dout[0] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N15
cyclonev_lcell_comb \regLine7|Abusdr_load (
// Equation(s):
// \regLine7|Abusdr_load~combout  = (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\Adrive~input_o  & \Aregno[1]~input_o )))

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|Abusdr_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|Abusdr_load .extended_lut = "off";
defparam \regLine7|Abusdr_load .lut_mask = 64'h0001000100010001;
defparam \regLine7|Abusdr_load .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N21
cyclonev_lcell_comb \regLine2|Abusdr_load (
// Equation(s):
// \regLine2|Abusdr_load~combout  = ( !\Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & \Aregno[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|Abusdr_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|Abusdr_load .extended_lut = "off";
defparam \regLine2|Abusdr_load .lut_mask = 64'h000C000C00000000;
defparam \regLine2|Abusdr_load .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N21
cyclonev_lcell_comb \regLine7|regLoad~0 (
// Equation(s):
// \regLine7|regLoad~0_combout  = ( \Aload~input_o  & ( (\Aregno[1]~input_o  & (\Aregno[0]~input_o  & \Aregno[2]~input_o )) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|regLoad~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|regLoad~0 .extended_lut = "off";
defparam \regLine7|regLoad~0 .lut_mask = 64'h0000000001010101;
defparam \regLine7|regLoad~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \regLine7|regLoad (
// Equation(s):
// \regLine7|regLoad~combout  = LCELL(( \regLine7|regLoad~0_combout  ) # ( !\regLine7|regLoad~0_combout  & ( (\regLine1|regLoad~0_combout  & (\Bregno[1]~input_o  & \Bregno[2]~input_o )) ) ))

	.dataa(!\regLine1|regLoad~0_combout ),
	.datab(!\Bregno[1]~input_o ),
	.datac(gnd),
	.datad(!\Bregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\regLine7|regLoad~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|regLoad .extended_lut = "off";
defparam \regLine7|regLoad .lut_mask = 64'h00110011FFFFFFFF;
defparam \regLine7|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \regLine7|mux0|muxout[0]~0 (
// Equation(s):
// \regLine7|mux0|muxout[0]~0_combout  = ( \BBUS[0]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[0]~input_o ))) ) ) # ( !\BBUS[0]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & 
// (\Aregno[1]~input_o  & \ABUS[0]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\ABUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine7|mux0|muxout[0]~0 .lut_mask = 64'h00010001FEFFFEFF;
defparam \regLine7|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N20
dffeas \regLine7|reg0|dout[0] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N36
cyclonev_lcell_comb \regLine0|Abusdr|dataout[0]~49 (
// Equation(s):
// \regLine0|Abusdr|dataout[0]~49_combout  = ( \regLine2|Abusdr_load~combout  & ( \regLine7|reg0|dout [0] & ( (\regLine2|reg0|dout [0] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [0]))) ) ) ) # ( !\regLine2|Abusdr_load~combout  & ( 
// \regLine7|reg0|dout [0] & ( (!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [0]) ) ) ) # ( \regLine2|Abusdr_load~combout  & ( !\regLine7|reg0|dout [0] & ( (\regLine2|reg0|dout [0] & (!\regLine7|Abusdr_load~combout  & 
// ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [0])))) ) ) ) # ( !\regLine2|Abusdr_load~combout  & ( !\regLine7|reg0|dout [0] & ( (!\regLine7|Abusdr_load~combout  & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [0]))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|reg0|dout [0]),
	.datac(!\regLine3|reg0|dout [0]),
	.datad(!\regLine7|Abusdr_load~combout ),
	.datae(!\regLine2|Abusdr_load~combout ),
	.dataf(!\regLine7|reg0|dout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[0]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[0]~49 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[0]~49 .lut_mask = 64'hAF002300AFAF2323;
defparam \regLine0|Abusdr|dataout[0]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N27
cyclonev_lcell_comb \regLine1|regLoad~1 (
// Equation(s):
// \regLine1|regLoad~1_combout  = ( \Aload~input_o  & ( (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & !\Aregno[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|regLoad~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|regLoad~1 .extended_lut = "off";
defparam \regLine1|regLoad~1 .lut_mask = 64'h000000000C000C00;
defparam \regLine1|regLoad~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \regLine1|regLoad (
// Equation(s):
// \regLine1|regLoad~combout  = LCELL(( \Bregno[1]~input_o  & ( \regLine1|regLoad~1_combout  ) ) # ( !\Bregno[1]~input_o  & ( \regLine1|regLoad~1_combout  ) ) # ( !\Bregno[1]~input_o  & ( !\regLine1|regLoad~1_combout  & ( (\regLine1|regLoad~0_combout  & 
// !\Bregno[2]~input_o ) ) ) ))

	.dataa(gnd),
	.datab(!\regLine1|regLoad~0_combout ),
	.datac(gnd),
	.datad(!\Bregno[2]~input_o ),
	.datae(!\Bregno[1]~input_o ),
	.dataf(!\regLine1|regLoad~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|regLoad .extended_lut = "off";
defparam \regLine1|regLoad .lut_mask = 64'h33000000FFFFFFFF;
defparam \regLine1|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \regLine1|mux0|muxout[0]~0 (
// Equation(s):
// \regLine1|mux0|muxout[0]~0_combout  = ( \BBUS[0]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[0]~input_o )) # (\Aregno[1]~input_o )) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[0]~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine1|mux0|muxout[0]~0 .lut_mask = 64'h00080008F7FFF7FF;
defparam \regLine1|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N11
dffeas \regLine1|reg0|dout[0] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \regLine0|regLoad~1 (
// Equation(s):
// \regLine0|regLoad~1_combout  = ( \Aload~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o )) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Aload~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|regLoad~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|regLoad~1 .extended_lut = "off";
defparam \regLine0|regLoad~1 .lut_mask = 64'h0000000080808080;
defparam \regLine0|regLoad~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \regLine0|regLoad (
// Equation(s):
// \regLine0|regLoad~combout  = LCELL(( \regLine0|regLoad~1_combout  ) # ( !\regLine0|regLoad~1_combout  & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \regLine0|regLoad~0_combout )) ) ))

	.dataa(gnd),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bregno[2]~input_o ),
	.datad(!\regLine0|regLoad~0_combout ),
	.datae(gnd),
	.dataf(!\regLine0|regLoad~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|regLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|regLoad .extended_lut = "off";
defparam \regLine0|regLoad .lut_mask = 64'h00C000C0FFFFFFFF;
defparam \regLine0|regLoad .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N45
cyclonev_lcell_comb \regLine0|mux0|muxout[0]~0 (
// Equation(s):
// \regLine0|mux0|muxout[0]~0_combout  = ( \Aregno[0]~input_o  & ( \BBUS[0]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & ((\ABUS[0]~input_o ))) # (\Aregno[2]~input_o  & (\BBUS[0]~input_o )))) # 
// (\Aregno[1]~input_o  & (((\BBUS[0]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[0]~input_o ),
	.datad(!\ABUS[0]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[0]~0 .extended_lut = "off";
defparam \regLine0|mux0|muxout[0]~0 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \regLine0|mux0|muxout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N47
dffeas \regLine0|reg0|dout[0] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[0] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \regLine0|Abusdr|dataout[0]~16 (
// Equation(s):
// \regLine0|Abusdr|dataout[0]~16_combout  = ( \regLine0|reg0|dout [0] & ( !\Aregno[2]~input_o  & ( (!\regLine1|reg0|dout [0] & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [0] & ( !\Aregno[2]~input_o  & ( 
// (\Adrive~input_o  & (!\Aregno[1]~input_o  & ((!\regLine1|reg0|dout [0]) # (!\Aregno[0]~input_o )))) ) ) )

	.dataa(!\regLine1|reg0|dout [0]),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [0]),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[0]~16 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[0]~16 .lut_mask = 64'h3020002000000000;
defparam \regLine0|Abusdr|dataout[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \regLine0|Abusdr|dataout[0]~17 (
// Equation(s):
// \regLine0|Abusdr|dataout[0]~17_combout  = ( \regLine0|Abusdr|dataout[0]~49_combout  & ( !\regLine0|Abusdr|dataout[0]~16_combout  & ( (!\regLine0|Abusdr|dataout[0]~48_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [0]))) ) ) )

	.dataa(!\regLine0|Abusdr|dataout[0]~48_combout ),
	.datab(!\regLine6|Abusdr_load~combout ),
	.datac(!\regLine6|reg0|dout [0]),
	.datad(gnd),
	.datae(!\regLine0|Abusdr|dataout[0]~49_combout ),
	.dataf(!\regLine0|Abusdr|dataout[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[0]~17 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[0]~17 .lut_mask = 64'h00008A8A00000000;
defparam \regLine0|Abusdr|dataout[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \ABUS[1]~input (
	.i(ABUS[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[1]~input_o ));
// synopsys translate_off
defparam \ABUS[1]~input .bus_hold = "false";
defparam \ABUS[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \BBUS[1]~input (
	.i(BBUS[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[1]~input_o ));
// synopsys translate_off
defparam \BBUS[1]~input .bus_hold = "false";
defparam \BBUS[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N57
cyclonev_lcell_comb \regLine7|mux0|muxout[1]~1 (
// Equation(s):
// \regLine7|mux0|muxout[1]~1_combout  = ( \BBUS[1]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[1]~input_o ))) ) ) # ( !\BBUS[1]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\ABUS[1]~input_o 
//  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[1]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine7|mux0|muxout[1]~1 .lut_mask = 64'h00010001FFEFFFEF;
defparam \regLine7|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N59
dffeas \regLine7|reg0|dout[1] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N33
cyclonev_lcell_comb \regLine2|mux0|muxout[1]~1 (
// Equation(s):
// \regLine2|mux0|muxout[1]~1_combout  = ( \BBUS[1]~input_o  & ( ((!\Aregno[1]~input_o ) # ((\Aregno[2]~input_o ) # (\ABUS[1]~input_o ))) # (\Aregno[0]~input_o ) ) ) # ( !\BBUS[1]~input_o  & ( (!\Aregno[0]~input_o  & (\Aregno[1]~input_o  & (\ABUS[1]~input_o  
// & !\Aregno[2]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine2|mux0|muxout[1]~1 .lut_mask = 64'h02000200DFFFDFFF;
defparam \regLine2|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N35
dffeas \regLine2|reg0|dout[1] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N39
cyclonev_lcell_comb \regLine3|mux0|muxout[1]~1 (
// Equation(s):
// \regLine3|mux0|muxout[1]~1_combout  = ( \BBUS[1]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[1]~input_o ) # ((\Aregno[2]~input_o ) # (\ABUS[1]~input_o ))) ) ) # ( !\BBUS[1]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[1]~input_o  & (\ABUS[1]~input_o  
// & !\Aregno[2]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine3|mux0|muxout[1]~1 .lut_mask = 64'h01000100EFFFEFFF;
defparam \regLine3|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N41
dffeas \regLine3|reg0|dout[1] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \regLine0|Abusdr|dataout[1]~51 (
// Equation(s):
// \regLine0|Abusdr|dataout[1]~51_combout  = ( \regLine3|reg0|dout [1] & ( \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [1] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [1]))) ) ) ) # ( !\regLine3|reg0|dout [1] & ( 
// \regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (\regLine7|reg0|dout [1] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [1])))) ) ) ) # ( \regLine3|reg0|dout [1] & ( !\regLine7|Abusdr_load~combout  & ( 
// (!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [1]) ) ) ) # ( !\regLine3|reg0|dout [1] & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [1]))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine7|reg0|dout [1]),
	.datac(!\regLine2|reg0|dout [1]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine3|reg0|dout [1]),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[1]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[1]~51 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[1]~51 .lut_mask = 64'hAA0AFF0F22023303;
defparam \regLine0|Abusdr|dataout[1]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N3
cyclonev_lcell_comb \regLine6|mux0|muxout[1]~1 (
// Equation(s):
// \regLine6|mux0|muxout[1]~1_combout  = ( \ABUS[1]~input_o  & ( ((\Aregno[1]~input_o  & (\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[1]~input_o ) ) ) # ( !\ABUS[1]~input_o  & ( (\BBUS[1]~input_o  & ((!\Aregno[1]~input_o ) # ((!\Aregno[2]~input_o 
// ) # (\Aregno[0]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[1]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine6|mux0|muxout[1]~1 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \regLine6|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N5
dffeas \regLine6|reg0|dout[1] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N57
cyclonev_lcell_comb \regLine0|mux0|muxout[1]~1 (
// Equation(s):
// \regLine0|mux0|muxout[1]~1_combout  = ( \BBUS[1]~input_o  & ( (((\Aregno[0]~input_o ) # (\ABUS[1]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[1]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[1]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[1]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine0|mux0|muxout[1]~1 .lut_mask = 64'h080008007FFF7FFF;
defparam \regLine0|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N59
dffeas \regLine0|reg0|dout[1] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \regLine1|mux0|muxout[1]~1 (
// Equation(s):
// \regLine1|mux0|muxout[1]~1_combout  = ( \BBUS[1]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[1]~input_o )) # (\Aregno[1]~input_o )) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[1]~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[1]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine1|mux0|muxout[1]~1 .lut_mask = 64'h00080008F7FFF7FF;
defparam \regLine1|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N23
dffeas \regLine1|reg0|dout[1] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N33
cyclonev_lcell_comb \regLine0|Abusdr|dataout[1]~18 (
// Equation(s):
// \regLine0|Abusdr|dataout[1]~18_combout  = ( !\regLine0|reg0|dout [1] & ( \regLine1|reg0|dout [1] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [1] & ( !\regLine1|reg0|dout [1] 
// & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [1] & ( !\regLine1|reg0|dout [1] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [1]),
	.dataf(!\regLine1|reg0|dout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[1]~18 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[1]~18 .lut_mask = 64'h3000100020000000;
defparam \regLine0|Abusdr|dataout[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \regLine4|mux0|muxout[1]~1 (
// Equation(s):
// \regLine4|mux0|muxout[1]~1_combout  = ( \Aregno[0]~input_o  & ( \BBUS[1]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[1]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[1]~input_o )) # 
// (\Aregno[1]~input_o  & ((\BBUS[1]~input_o ))))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\ABUS[1]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\BBUS[1]~input_o ),
	.datae(!\Aregno[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine4|mux0|muxout[1]~1 .lut_mask = 64'h10BF00FF10BF00FF;
defparam \regLine4|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N35
dffeas \regLine4|reg0|dout[1] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N39
cyclonev_lcell_comb \regLine5|mux0|muxout[1]~1 (
// Equation(s):
// \regLine5|mux0|muxout[1]~1_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[1]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[1]~input_o )) # (\Aregno[1]~input_o  & ((\BBUS[1]~input_o ))))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[1]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\ABUS[1]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\BBUS[1]~input_o ),
	.datae(!\Aregno[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[1]~1 .extended_lut = "off";
defparam \regLine5|mux0|muxout[1]~1 .lut_mask = 64'h00FF10BF00FF10BF;
defparam \regLine5|mux0|muxout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N41
dffeas \regLine5|reg0|dout[1] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[1] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N9
cyclonev_lcell_comb \regLine0|Abusdr|dataout[1]~50 (
// Equation(s):
// \regLine0|Abusdr|dataout[1]~50_combout  = ( !\regLine4|reg0|dout [1] & ( \regLine5|reg0|dout [1] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [1] & ( !\regLine5|reg0|dout [1] 
// & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [1] & ( !\regLine5|reg0|dout [1] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [1]),
	.dataf(!\regLine5|reg0|dout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[1]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[1]~50 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[1]~50 .lut_mask = 64'h0030001000200000;
defparam \regLine0|Abusdr|dataout[1]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \regLine0|Abusdr|dataout[1]~19 (
// Equation(s):
// \regLine0|Abusdr|dataout[1]~19_combout  = ( !\regLine0|Abusdr|dataout[1]~18_combout  & ( !\regLine0|Abusdr|dataout[1]~50_combout  & ( (\regLine0|Abusdr|dataout[1]~51_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [1]))) ) ) )

	.dataa(!\regLine0|Abusdr|dataout[1]~51_combout ),
	.datab(!\regLine6|Abusdr_load~combout ),
	.datac(!\regLine6|reg0|dout [1]),
	.datad(gnd),
	.datae(!\regLine0|Abusdr|dataout[1]~18_combout ),
	.dataf(!\regLine0|Abusdr|dataout[1]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[1]~19 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[1]~19 .lut_mask = 64'h4545000000000000;
defparam \regLine0|Abusdr|dataout[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \ABUS[2]~input (
	.i(ABUS[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[2]~input_o ));
// synopsys translate_off
defparam \ABUS[2]~input .bus_hold = "false";
defparam \ABUS[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \BBUS[2]~input (
	.i(BBUS[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[2]~input_o ));
// synopsys translate_off
defparam \BBUS[2]~input .bus_hold = "false";
defparam \BBUS[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \regLine6|mux0|muxout[2]~2 (
// Equation(s):
// \regLine6|mux0|muxout[2]~2_combout  = ( \BBUS[2]~input_o  & ( (!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # ((\ABUS[2]~input_o ) # (\Aregno[0]~input_o ))) ) ) # ( !\BBUS[2]~input_o  & ( (\Aregno[2]~input_o  & (\Aregno[1]~input_o  & 
// (!\Aregno[0]~input_o  & \ABUS[2]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine6|mux0|muxout[2]~2 .lut_mask = 64'h00100010EFFFEFFF;
defparam \regLine6|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N32
dffeas \regLine6|reg0|dout[2] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \regLine4|mux0|muxout[2]~2 (
// Equation(s):
// \regLine4|mux0|muxout[2]~2_combout  = ( \BBUS[2]~input_o  & ( (!\Aregno[2]~input_o ) # (((\Aregno[0]~input_o ) # (\ABUS[2]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[2]~input_o  & ( (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (\ABUS[2]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine4|mux0|muxout[2]~2 .lut_mask = 64'h04000400BFFFBFFF;
defparam \regLine4|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N47
dffeas \regLine4|reg0|dout[2] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \regLine5|mux0|muxout[2]~2 (
// Equation(s):
// \regLine5|mux0|muxout[2]~2_combout  = ( \BBUS[2]~input_o  & ( (!\Aregno[0]~input_o ) # (((!\Aregno[2]~input_o ) # (\ABUS[2]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[2]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & 
// (\Aregno[2]~input_o  & \ABUS[2]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\ABUS[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine5|mux0|muxout[2]~2 .lut_mask = 64'h00040004FBFFFBFF;
defparam \regLine5|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N14
dffeas \regLine5|reg0|dout[2] (
	.clk(\regLine5|regLoad~combout ),
	.d(gnd),
	.asdata(\regLine5|mux0|muxout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \regLine0|Abusdr|dataout[2]~52 (
// Equation(s):
// \regLine0|Abusdr|dataout[2]~52_combout  = ( !\regLine4|reg0|dout [2] & ( \regLine5|reg0|dout [2] & ( (!\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & (\Aregno[2]~input_o  & \Adrive~input_o ))) ) ) ) # ( \regLine4|reg0|dout [2] & ( !\regLine5|reg0|dout [2] 
// & ( (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & \Adrive~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [2] & ( !\regLine5|reg0|dout [2] & ( (!\Aregno[1]~input_o  & (\Aregno[2]~input_o  & \Adrive~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Adrive~input_o ),
	.datae(!\regLine4|reg0|dout [2]),
	.dataf(!\regLine5|reg0|dout [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[2]~52 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[2]~52 .lut_mask = 64'h000A000200080000;
defparam \regLine0|Abusdr|dataout[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \regLine3|mux0|muxout[2]~2 (
// Equation(s):
// \regLine3|mux0|muxout[2]~2_combout  = ( \ABUS[2]~input_o  & ( ((\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & \Aregno[0]~input_o ))) # (\BBUS[2]~input_o ) ) ) # ( !\ABUS[2]~input_o  & ( (\BBUS[2]~input_o  & ((!\Aregno[1]~input_o ) # ((!\Aregno[0]~input_o 
// ) # (\Aregno[2]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine3|mux0|muxout[2]~2 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \regLine3|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N44
dffeas \regLine3|reg0|dout[2] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \regLine7|mux0|muxout[2]~2 (
// Equation(s):
// \regLine7|mux0|muxout[2]~2_combout  = ( \ABUS[2]~input_o  & ( ((\Aregno[0]~input_o  & (\Aregno[2]~input_o  & \Aregno[1]~input_o ))) # (\BBUS[2]~input_o ) ) ) # ( !\ABUS[2]~input_o  & ( (\BBUS[2]~input_o  & ((!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) 
// # (!\Aregno[1]~input_o )))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine7|mux0|muxout[2]~2 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \regLine7|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N2
dffeas \regLine7|reg0|dout[2] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \regLine2|mux0|muxout[2]~2 (
// Equation(s):
// \regLine2|mux0|muxout[2]~2_combout  = ( \ABUS[2]~input_o  & ( ((\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[2]~input_o ) ) ) # ( !\ABUS[2]~input_o  & ( (\BBUS[2]~input_o  & ((!\Aregno[1]~input_o ) # ((\Aregno[0]~input_o 
// ) # (\Aregno[2]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine2|mux0|muxout[2]~2 .lut_mask = 64'h0B0F0B0F4F0F4F0F;
defparam \regLine2|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N56
dffeas \regLine2|reg0|dout[2] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N54
cyclonev_lcell_comb \regLine0|Abusdr|dataout[2]~53 (
// Equation(s):
// \regLine0|Abusdr|dataout[2]~53_combout  = ( \regLine7|Abusdr_load~combout  & ( \regLine2|reg0|dout [2] & ( (\regLine7|reg0|dout [2] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [2]))) ) ) ) # ( !\regLine7|Abusdr_load~combout  & ( 
// \regLine2|reg0|dout [2] & ( (!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [2]) ) ) ) # ( \regLine7|Abusdr_load~combout  & ( !\regLine2|reg0|dout [2] & ( (\regLine7|reg0|dout [2] & (!\regLine2|Abusdr_load~combout  & 
// ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [2])))) ) ) ) # ( !\regLine7|Abusdr_load~combout  & ( !\regLine2|reg0|dout [2] & ( (!\regLine2|Abusdr_load~combout  & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [2]))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine3|reg0|dout [2]),
	.datac(!\regLine7|reg0|dout [2]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine7|Abusdr_load~combout ),
	.dataf(!\regLine2|reg0|dout [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[2]~53 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[2]~53 .lut_mask = 64'hBB000B00BBBB0B0B;
defparam \regLine0|Abusdr|dataout[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \regLine1|mux0|muxout[2]~2 (
// Equation(s):
// \regLine1|mux0|muxout[2]~2_combout  = ( \BBUS[2]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[2]~input_o )) # (\Aregno[1]~input_o )) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[2]~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (\ABUS[2]~input_o 
//  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine1|mux0|muxout[2]~2 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N14
dffeas \regLine1|reg0|dout[2] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \regLine0|mux0|muxout[2]~2 (
// Equation(s):
// \regLine0|mux0|muxout[2]~2_combout  = ( \BBUS[2]~input_o  & ( (((\Aregno[0]~input_o ) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o )) # (\ABUS[2]~input_o ) ) ) # ( !\BBUS[2]~input_o  & ( (\ABUS[2]~input_o  & (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\ABUS[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\BBUS[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[2]~2 .extended_lut = "off";
defparam \regLine0|mux0|muxout[2]~2 .lut_mask = 64'h40007FFF40007FFF;
defparam \regLine0|mux0|muxout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N32
dffeas \regLine0|reg0|dout[2] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[2] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \regLine0|Abusdr|dataout[2]~20 (
// Equation(s):
// \regLine0|Abusdr|dataout[2]~20_combout  = ( \regLine0|reg0|dout [2] & ( !\Aregno[2]~input_o  & ( (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & (!\regLine1|reg0|dout [2] & \Adrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [2] & ( !\Aregno[2]~input_o  & ( 
// (!\Aregno[1]~input_o  & (\Adrive~input_o  & ((!\Aregno[0]~input_o ) # (!\regLine1|reg0|dout [2])))) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\regLine1|reg0|dout [2]),
	.datad(!\Adrive~input_o ),
	.datae(!\regLine0|reg0|dout [2]),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[2]~20 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[2]~20 .lut_mask = 64'h00A8002000000000;
defparam \regLine0|Abusdr|dataout[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \regLine0|Abusdr|dataout[2]~21 (
// Equation(s):
// \regLine0|Abusdr|dataout[2]~21_combout  = ( \regLine0|Abusdr|dataout[2]~53_combout  & ( !\regLine0|Abusdr|dataout[2]~20_combout  & ( (!\regLine0|Abusdr|dataout[2]~52_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [2]))) ) ) )

	.dataa(!\regLine6|reg0|dout [2]),
	.datab(!\regLine6|Abusdr_load~combout ),
	.datac(!\regLine0|Abusdr|dataout[2]~52_combout ),
	.datad(gnd),
	.datae(!\regLine0|Abusdr|dataout[2]~53_combout ),
	.dataf(!\regLine0|Abusdr|dataout[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[2]~21 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[2]~21 .lut_mask = 64'h0000D0D000000000;
defparam \regLine0|Abusdr|dataout[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \ABUS[3]~input (
	.i(ABUS[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[3]~input_o ));
// synopsys translate_off
defparam \ABUS[3]~input .bus_hold = "false";
defparam \ABUS[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \BBUS[3]~input (
	.i(BBUS[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[3]~input_o ));
// synopsys translate_off
defparam \BBUS[3]~input .bus_hold = "false";
defparam \BBUS[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N33
cyclonev_lcell_comb \regLine6|mux0|muxout[3]~3 (
// Equation(s):
// \regLine6|mux0|muxout[3]~3_combout  = ( \Aregno[0]~input_o  & ( \BBUS[3]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[3]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & ((\BBUS[3]~input_o ))) # 
// (\Aregno[1]~input_o  & (\ABUS[3]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[3]~input_o ),
	.datad(!\BBUS[3]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine6|mux0|muxout[3]~3 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \regLine6|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N35
dffeas \regLine6|reg0|dout[3] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \regLine0|mux0|muxout[3]~3 (
// Equation(s):
// \regLine0|mux0|muxout[3]~3_combout  = ( \Aregno[2]~input_o  & ( \BBUS[3]~input_o  ) ) # ( !\Aregno[2]~input_o  & ( (!\Aregno[1]~input_o  & ((!\Aregno[0]~input_o  & ((\ABUS[3]~input_o ))) # (\Aregno[0]~input_o  & (\BBUS[3]~input_o )))) # 
// (\Aregno[1]~input_o  & (((\BBUS[3]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\BBUS[3]~input_o ),
	.datad(!\ABUS[3]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine0|mux0|muxout[3]~3 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \regLine0|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N20
dffeas \regLine0|reg0|dout[3] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N15
cyclonev_lcell_comb \regLine1|mux0|muxout[3]~3 (
// Equation(s):
// \regLine1|mux0|muxout[3]~3_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[3]~input_o )) # (\Aregno[1]~input_o  & ((\BBUS[3]~input_o ))))) # (\Aregno[2]~input_o  & (((\BBUS[3]~input_o )))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[3]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[3]~input_o ),
	.datad(!\BBUS[3]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine1|mux0|muxout[3]~3 .lut_mask = 64'h00FF00FF087F087F;
defparam \regLine1|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N17
dffeas \regLine1|reg0|dout[3] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \regLine0|Abusdr|dataout[3]~22 (
// Equation(s):
// \regLine0|Abusdr|dataout[3]~22_combout  = ( !\regLine0|reg0|dout [3] & ( \regLine1|reg0|dout [3] & ( (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [3] & ( !\regLine1|reg0|dout [3] 
// & ( (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [3] & ( !\regLine1|reg0|dout [3] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine0|reg0|dout [3]),
	.dataf(!\regLine1|reg0|dout [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[3]~22 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[3]~22 .lut_mask = 64'h0C00040008000000;
defparam \regLine0|Abusdr|dataout[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N3
cyclonev_lcell_comb \regLine4|mux0|muxout[3]~3 (
// Equation(s):
// \regLine4|mux0|muxout[3]~3_combout  = ( \Aregno[0]~input_o  & ( \BBUS[3]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & (\BBUS[3]~input_o )) # (\Aregno[2]~input_o  & ((\ABUS[3]~input_o ))))) # 
// (\Aregno[1]~input_o  & (((\BBUS[3]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[3]~input_o ),
	.datad(!\ABUS[3]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine4|mux0|muxout[3]~3 .lut_mask = 64'h0D2F0D2F0F0F0F0F;
defparam \regLine4|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N5
dffeas \regLine4|reg0|dout[3] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N39
cyclonev_lcell_comb \regLine5|mux0|muxout[3]~3 (
// Equation(s):
// \regLine5|mux0|muxout[3]~3_combout  = ( \Aregno[1]~input_o  & ( \BBUS[3]~input_o  ) ) # ( !\Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[3]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & (\BBUS[3]~input_o )) # 
// (\Aregno[2]~input_o  & ((\ABUS[3]~input_o ))))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[3]~input_o ),
	.datad(!\ABUS[3]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine5|mux0|muxout[3]~3 .lut_mask = 64'h0E1F0E1F0F0F0F0F;
defparam \regLine5|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N41
dffeas \regLine5|reg0|dout[3] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \regLine0|Abusdr|dataout[3]~54 (
// Equation(s):
// \regLine0|Abusdr|dataout[3]~54_combout  = ( !\regLine4|reg0|dout [3] & ( \regLine5|reg0|dout [3] & ( (!\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [3] & ( !\regLine5|reg0|dout [3] 
// & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [3] & ( !\regLine5|reg0|dout [3] & ( (\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [3]),
	.dataf(!\regLine5|reg0|dout [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[3]~54 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[3]~54 .lut_mask = 64'h0300010002000000;
defparam \regLine0|Abusdr|dataout[3]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N39
cyclonev_lcell_comb \regLine2|mux0|muxout[3]~3 (
// Equation(s):
// \regLine2|mux0|muxout[3]~3_combout  = ( \ABUS[3]~input_o  & ( ((\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[3]~input_o ) ) ) # ( !\ABUS[3]~input_o  & ( (\BBUS[3]~input_o  & ((!\Aregno[1]~input_o ) # ((\Aregno[0]~input_o 
// ) # (\Aregno[2]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[3]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine2|mux0|muxout[3]~3 .lut_mask = 64'h0B0F0B0F4F0F4F0F;
defparam \regLine2|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N41
dffeas \regLine2|reg0|dout[3] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N21
cyclonev_lcell_comb \regLine3|mux0|muxout[3]~3 (
// Equation(s):
// \regLine3|mux0|muxout[3]~3_combout  = ( \ABUS[3]~input_o  & ( ((\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & \Aregno[0]~input_o ))) # (\BBUS[3]~input_o ) ) ) # ( !\ABUS[3]~input_o  & ( (\BBUS[3]~input_o  & ((!\Aregno[1]~input_o ) # ((!\Aregno[0]~input_o 
// ) # (\Aregno[2]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[3]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine3|mux0|muxout[3]~3 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \regLine3|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N23
dffeas \regLine3|reg0|dout[3] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \regLine7|mux0|muxout[3]~3 (
// Equation(s):
// \regLine7|mux0|muxout[3]~3_combout  = ( \Aregno[2]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[3]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[1]~input_o  & (\BBUS[3]~input_o )) # (\Aregno[1]~input_o  & ((\ABUS[3]~input_o ))))) ) ) # ( 
// !\Aregno[2]~input_o  & ( \BBUS[3]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[3]~input_o ),
	.datad(!\ABUS[3]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[3]~3 .extended_lut = "off";
defparam \regLine7|mux0|muxout[3]~3 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \regLine7|mux0|muxout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N20
dffeas \regLine7|reg0|dout[3] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[3] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \regLine0|Abusdr|dataout[3]~55 (
// Equation(s):
// \regLine0|Abusdr|dataout[3]~55_combout  = ( \regLine7|reg0|dout [3] & ( \regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [3]))) # (\regLine3|Abusdr_load~combout  & 
// (\regLine3|reg0|dout [3] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [3])))) ) ) ) # ( \regLine7|reg0|dout [3] & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # 
// (\regLine2|reg0|dout [3]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [3] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [3])))) ) ) ) # ( !\regLine7|reg0|dout [3] & ( !\regLine7|Abusdr_load~combout  & ( 
// (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [3]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [3] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [3])))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|reg0|dout [3]),
	.datac(!\regLine3|reg0|dout [3]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine7|reg0|dout [3]),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[3]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[3]~55 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[3]~55 .lut_mask = 64'hAF23AF230000AF23;
defparam \regLine0|Abusdr|dataout[3]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \regLine0|Abusdr|dataout[3]~23 (
// Equation(s):
// \regLine0|Abusdr|dataout[3]~23_combout  = ( \regLine0|Abusdr|dataout[3]~55_combout  & ( (!\regLine0|Abusdr|dataout[3]~22_combout  & (!\regLine0|Abusdr|dataout[3]~54_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [3])))) ) )

	.dataa(!\regLine6|reg0|dout [3]),
	.datab(!\regLine0|Abusdr|dataout[3]~22_combout ),
	.datac(!\regLine0|Abusdr|dataout[3]~54_combout ),
	.datad(!\regLine6|Abusdr_load~combout ),
	.datae(gnd),
	.dataf(!\regLine0|Abusdr|dataout[3]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[3]~23 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[3]~23 .lut_mask = 64'h00000000C040C040;
defparam \regLine0|Abusdr|dataout[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \ABUS[4]~input (
	.i(ABUS[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[4]~input_o ));
// synopsys translate_off
defparam \ABUS[4]~input .bus_hold = "false";
defparam \ABUS[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \BBUS[4]~input (
	.i(BBUS[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[4]~input_o ));
// synopsys translate_off
defparam \BBUS[4]~input .bus_hold = "false";
defparam \BBUS[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \regLine0|mux0|muxout[4]~4 (
// Equation(s):
// \regLine0|mux0|muxout[4]~4_combout  = ( \BBUS[4]~input_o  & ( (((\Aregno[0]~input_o ) # (\ABUS[4]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[4]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[4]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[4]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine0|mux0|muxout[4]~4 .lut_mask = 64'h080008007FFF7FFF;
defparam \regLine0|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N2
dffeas \regLine0|reg0|dout[4] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \regLine1|mux0|muxout[4]~4 (
// Equation(s):
// \regLine1|mux0|muxout[4]~4_combout  = ( \BBUS[4]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[4]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[4]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[4]~input_o 
//  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[4]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine1|mux0|muxout[4]~4 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N32
dffeas \regLine1|reg0|dout[4] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \regLine0|Abusdr|dataout[4]~24 (
// Equation(s):
// \regLine0|Abusdr|dataout[4]~24_combout  = ( !\regLine0|reg0|dout [4] & ( \regLine1|reg0|dout [4] & ( (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [4] & ( !\regLine1|reg0|dout [4] 
// & ( (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [4] & ( !\regLine1|reg0|dout [4] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Adrive~input_o ),
	.datae(!\regLine0|reg0|dout [4]),
	.dataf(!\regLine1|reg0|dout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[4]~24 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[4]~24 .lut_mask = 64'h00C0004000800000;
defparam \regLine0|Abusdr|dataout[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \regLine4|mux0|muxout[4]~4 (
// Equation(s):
// \regLine4|mux0|muxout[4]~4_combout  = ( \Aregno[0]~input_o  & ( \ABUS[4]~input_o  & ( \BBUS[4]~input_o  ) ) ) # ( !\Aregno[0]~input_o  & ( \ABUS[4]~input_o  & ( ((\Aregno[2]~input_o  & !\Aregno[1]~input_o )) # (\BBUS[4]~input_o ) ) ) ) # ( 
// \Aregno[0]~input_o  & ( !\ABUS[4]~input_o  & ( \BBUS[4]~input_o  ) ) ) # ( !\Aregno[0]~input_o  & ( !\ABUS[4]~input_o  & ( (\BBUS[4]~input_o  & ((!\Aregno[2]~input_o ) # (\Aregno[1]~input_o ))) ) ) )

	.dataa(gnd),
	.datab(!\BBUS[4]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\Aregno[0]~input_o ),
	.dataf(!\ABUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine4|mux0|muxout[4]~4 .lut_mask = 64'h303333333F333333;
defparam \regLine4|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N20
dffeas \regLine4|reg0|dout[4] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \regLine5|mux0|muxout[4]~4 (
// Equation(s):
// \regLine5|mux0|muxout[4]~4_combout  = ( \Aregno[0]~input_o  & ( \ABUS[4]~input_o  & ( ((\Aregno[2]~input_o  & !\Aregno[1]~input_o )) # (\BBUS[4]~input_o ) ) ) ) # ( !\Aregno[0]~input_o  & ( \ABUS[4]~input_o  & ( \BBUS[4]~input_o  ) ) ) # ( 
// \Aregno[0]~input_o  & ( !\ABUS[4]~input_o  & ( (\BBUS[4]~input_o  & ((!\Aregno[2]~input_o ) # (\Aregno[1]~input_o ))) ) ) ) # ( !\Aregno[0]~input_o  & ( !\ABUS[4]~input_o  & ( \BBUS[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\BBUS[4]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\Aregno[0]~input_o ),
	.dataf(!\ABUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine5|mux0|muxout[4]~4 .lut_mask = 64'h3333303333333F33;
defparam \regLine5|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N56
dffeas \regLine5|reg0|dout[4] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \regLine0|Abusdr|dataout[4]~56 (
// Equation(s):
// \regLine0|Abusdr|dataout[4]~56_combout  = ( !\regLine4|reg0|dout [4] & ( \regLine5|reg0|dout [4] & ( (!\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o ))) ) ) ) # ( \regLine4|reg0|dout [4] & ( !\regLine5|reg0|dout [4] 
// & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [4] & ( !\regLine5|reg0|dout [4] & ( (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Adrive~input_o ),
	.datae(!\regLine4|reg0|dout [4]),
	.dataf(!\regLine5|reg0|dout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[4]~56 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[4]~56 .lut_mask = 64'h0030001000200000;
defparam \regLine0|Abusdr|dataout[4]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \regLine6|mux0|muxout[4]~4 (
// Equation(s):
// \regLine6|mux0|muxout[4]~4_combout  = ( \ABUS[4]~input_o  & ( ((!\Aregno[0]~input_o  & (\Aregno[2]~input_o  & \Aregno[1]~input_o ))) # (\BBUS[4]~input_o ) ) ) # ( !\ABUS[4]~input_o  & ( (\BBUS[4]~input_o  & (((!\Aregno[2]~input_o ) # (!\Aregno[1]~input_o 
// )) # (\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[4]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine6|mux0|muxout[4]~4 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \regLine6|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N56
dffeas \regLine6|reg0|dout[4] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N30
cyclonev_lcell_comb \regLine2|mux0|muxout[4]~4 (
// Equation(s):
// \regLine2|mux0|muxout[4]~4_combout  = ( \ABUS[4]~input_o  & ( ((!\Aregno[0]~input_o  & (\Aregno[1]~input_o  & !\Aregno[2]~input_o ))) # (\BBUS[4]~input_o ) ) ) # ( !\ABUS[4]~input_o  & ( (\BBUS[4]~input_o  & (((!\Aregno[1]~input_o ) # (\Aregno[2]~input_o 
// )) # (\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[4]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine2|mux0|muxout[4]~4 .lut_mask = 64'h0D0F0D0F2F0F2F0F;
defparam \regLine2|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N32
dffeas \regLine2|reg0|dout[4] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N36
cyclonev_lcell_comb \regLine3|mux0|muxout[4]~4 (
// Equation(s):
// \regLine3|mux0|muxout[4]~4_combout  = ( \ABUS[4]~input_o  & ( ((\Aregno[0]~input_o  & (\Aregno[1]~input_o  & !\Aregno[2]~input_o ))) # (\BBUS[4]~input_o ) ) ) # ( !\ABUS[4]~input_o  & ( (\BBUS[4]~input_o  & ((!\Aregno[0]~input_o ) # ((!\Aregno[1]~input_o 
// ) # (\Aregno[2]~input_o )))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[4]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine3|mux0|muxout[4]~4 .lut_mask = 64'h0E0F0E0F1F0F1F0F;
defparam \regLine3|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N38
dffeas \regLine3|reg0|dout[4] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \regLine7|mux0|muxout[4]~4 (
// Equation(s):
// \regLine7|mux0|muxout[4]~4_combout  = ( \ABUS[4]~input_o  & ( ((\Aregno[2]~input_o  & (\Aregno[1]~input_o  & \Aregno[0]~input_o ))) # (\BBUS[4]~input_o ) ) ) # ( !\ABUS[4]~input_o  & ( (\BBUS[4]~input_o  & ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) 
// # (!\Aregno[0]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[4]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[4]~4 .extended_lut = "off";
defparam \regLine7|mux0|muxout[4]~4 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \regLine7|mux0|muxout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N32
dffeas \regLine7|reg0|dout[4] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[4] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N54
cyclonev_lcell_comb \regLine0|Abusdr|dataout[4]~57 (
// Equation(s):
// \regLine0|Abusdr|dataout[4]~57_combout  = ( \regLine3|reg0|dout [4] & ( \regLine7|reg0|dout [4] & ( (!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [4]) ) ) ) # ( !\regLine3|reg0|dout [4] & ( \regLine7|reg0|dout [4] & ( 
// (!\regLine3|Abusdr_load~combout  & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [4]))) ) ) ) # ( \regLine3|reg0|dout [4] & ( !\regLine7|reg0|dout [4] & ( (!\regLine7|Abusdr_load~combout  & ((!\regLine2|Abusdr_load~combout ) # 
// (\regLine2|reg0|dout [4]))) ) ) ) # ( !\regLine3|reg0|dout [4] & ( !\regLine7|reg0|dout [4] & ( (!\regLine3|Abusdr_load~combout  & (!\regLine7|Abusdr_load~combout  & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [4])))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|Abusdr_load~combout ),
	.datac(!\regLine2|reg0|dout [4]),
	.datad(!\regLine7|Abusdr_load~combout ),
	.datae(!\regLine3|reg0|dout [4]),
	.dataf(!\regLine7|reg0|dout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[4]~57 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[4]~57 .lut_mask = 64'h8A00CF008A8ACFCF;
defparam \regLine0|Abusdr|dataout[4]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \regLine0|Abusdr|dataout[4]~25 (
// Equation(s):
// \regLine0|Abusdr|dataout[4]~25_combout  = ( \regLine6|reg0|dout [4] & ( \regLine0|Abusdr|dataout[4]~57_combout  & ( (!\regLine0|Abusdr|dataout[4]~24_combout  & !\regLine0|Abusdr|dataout[4]~56_combout ) ) ) ) # ( !\regLine6|reg0|dout [4] & ( 
// \regLine0|Abusdr|dataout[4]~57_combout  & ( (!\regLine0|Abusdr|dataout[4]~24_combout  & (!\regLine0|Abusdr|dataout[4]~56_combout  & !\regLine6|Abusdr_load~combout )) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Abusdr|dataout[4]~24_combout ),
	.datac(!\regLine0|Abusdr|dataout[4]~56_combout ),
	.datad(!\regLine6|Abusdr_load~combout ),
	.datae(!\regLine6|reg0|dout [4]),
	.dataf(!\regLine0|Abusdr|dataout[4]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[4]~25 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[4]~25 .lut_mask = 64'h00000000C000C0C0;
defparam \regLine0|Abusdr|dataout[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \ABUS[5]~input (
	.i(ABUS[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[5]~input_o ));
// synopsys translate_off
defparam \ABUS[5]~input .bus_hold = "false";
defparam \ABUS[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \BBUS[5]~input (
	.i(BBUS[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[5]~input_o ));
// synopsys translate_off
defparam \BBUS[5]~input .bus_hold = "false";
defparam \BBUS[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \regLine6|mux0|muxout[5]~5 (
// Equation(s):
// \regLine6|mux0|muxout[5]~5_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\BBUS[5]~input_o ))) # (\Aregno[2]~input_o  & (\ABUS[5]~input_o )))) # (\Aregno[0]~input_o  & (((\BBUS[5]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[5]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[5]~input_o ),
	.datad(!\BBUS[5]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine6|mux0|muxout[5]~5 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \regLine6|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N8
dffeas \regLine6|reg0|dout[5] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \regLine0|mux0|muxout[5]~5 (
// Equation(s):
// \regLine0|mux0|muxout[5]~5_combout  = ( \ABUS[5]~input_o  & ( ((!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[5]~input_o ) ) ) # ( !\ABUS[5]~input_o  & ( (\BBUS[5]~input_o  & (((\Aregno[0]~input_o ) # (\Aregno[2]~input_o 
// )) # (\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[5]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine0|mux0|muxout[5]~5 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \regLine0|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N50
dffeas \regLine0|reg0|dout[5] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N33
cyclonev_lcell_comb \regLine1|mux0|muxout[5]~5 (
// Equation(s):
// \regLine1|mux0|muxout[5]~5_combout  = ( \ABUS[5]~input_o  & ( ((!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & \Aregno[0]~input_o ))) # (\BBUS[5]~input_o ) ) ) # ( !\ABUS[5]~input_o  & ( (\BBUS[5]~input_o  & (((!\Aregno[0]~input_o ) # (\Aregno[2]~input_o 
// )) # (\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[5]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine1|mux0|muxout[5]~5 .lut_mask = 64'h00F700F708FF08FF;
defparam \regLine1|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N35
dffeas \regLine1|reg0|dout[5] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N15
cyclonev_lcell_comb \regLine0|Abusdr|dataout[5]~26 (
// Equation(s):
// \regLine0|Abusdr|dataout[5]~26_combout  = ( !\regLine0|reg0|dout [5] & ( \regLine1|reg0|dout [5] & ( (!\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & (\Adrive~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [5] & ( !\regLine1|reg0|dout [5] 
// & ( (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & (\Adrive~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [5] & ( !\regLine1|reg0|dout [5] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [5]),
	.dataf(!\regLine1|reg0|dout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[5]~26 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[5]~26 .lut_mask = 64'h0A00020008000000;
defparam \regLine0|Abusdr|dataout[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \regLine4|mux0|muxout[5]~5 (
// Equation(s):
// \regLine4|mux0|muxout[5]~5_combout  = ( \BBUS[5]~input_o  & ( (!\Aregno[2]~input_o ) # (((\Aregno[1]~input_o ) # (\ABUS[5]~input_o )) # (\Aregno[0]~input_o )) ) ) # ( !\BBUS[5]~input_o  & ( (\Aregno[2]~input_o  & (!\Aregno[0]~input_o  & (\ABUS[5]~input_o  
// & !\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[5]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\BBUS[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine4|mux0|muxout[5]~5 .lut_mask = 64'h0400BFFF0400BFFF;
defparam \regLine4|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N2
dffeas \regLine4|reg0|dout[5] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \regLine5|mux0|muxout[5]~5 (
// Equation(s):
// \regLine5|mux0|muxout[5]~5_combout  = ( \ABUS[5]~input_o  & ( ((\Aregno[2]~input_o  & (\Aregno[0]~input_o  & !\Aregno[1]~input_o ))) # (\BBUS[5]~input_o ) ) ) # ( !\ABUS[5]~input_o  & ( (\BBUS[5]~input_o  & ((!\Aregno[2]~input_o ) # ((!\Aregno[0]~input_o 
// ) # (\Aregno[1]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\BBUS[5]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine5|mux0|muxout[5]~5 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \regLine5|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N11
dffeas \regLine5|reg0|dout[5] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N21
cyclonev_lcell_comb \regLine0|Abusdr|dataout[5]~58 (
// Equation(s):
// \regLine0|Abusdr|dataout[5]~58_combout  = ( !\regLine4|reg0|dout [5] & ( \regLine5|reg0|dout [5] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (!\Aregno[0]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [5] & ( !\regLine5|reg0|dout [5] 
// & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[0]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [5] & ( !\regLine5|reg0|dout [5] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [5]),
	.dataf(!\regLine5|reg0|dout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[5]~58 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[5]~58 .lut_mask = 64'h0022000200200000;
defparam \regLine0|Abusdr|dataout[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \regLine7|mux0|muxout[5]~5 (
// Equation(s):
// \regLine7|mux0|muxout[5]~5_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[5]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\BBUS[5]~input_o ))) # (\Aregno[2]~input_o  & (\ABUS[5]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[5]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[5]~input_o ),
	.datad(!\BBUS[5]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine7|mux0|muxout[5]~5 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \regLine7|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N26
dffeas \regLine7|reg0|dout[5] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N45
cyclonev_lcell_comb \regLine3|mux0|muxout[5]~5 (
// Equation(s):
// \regLine3|mux0|muxout[5]~5_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & (((\BBUS[5]~input_o )))) # (\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & (\ABUS[5]~input_o )) # (\Aregno[2]~input_o  & ((\BBUS[5]~input_o ))))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[5]~input_o  ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[5]~input_o ),
	.datad(!\BBUS[5]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine3|mux0|muxout[5]~5 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \regLine3|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N47
dffeas \regLine3|reg0|dout[5] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N57
cyclonev_lcell_comb \regLine2|mux0|muxout[5]~5 (
// Equation(s):
// \regLine2|mux0|muxout[5]~5_combout  = ( \Aregno[0]~input_o  & ( \BBUS[5]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & (((\BBUS[5]~input_o )))) # (\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & (\ABUS[5]~input_o )) # 
// (\Aregno[2]~input_o  & ((\BBUS[5]~input_o ))))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[5]~input_o ),
	.datad(!\BBUS[5]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[5]~5 .extended_lut = "off";
defparam \regLine2|mux0|muxout[5]~5 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine2|mux0|muxout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N59
dffeas \regLine2|reg0|dout[5] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[5] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[5]~59 (
// Equation(s):
// \regLine0|Abusdr|dataout[5]~59_combout  = ( \regLine2|Abusdr_load~combout  & ( \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [5] & (\regLine2|reg0|dout [5] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [5])))) ) ) ) # ( 
// !\regLine2|Abusdr_load~combout  & ( \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [5] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [5]))) ) ) ) # ( \regLine2|Abusdr_load~combout  & ( !\regLine7|Abusdr_load~combout  & ( 
// (\regLine2|reg0|dout [5] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [5]))) ) ) ) # ( !\regLine2|Abusdr_load~combout  & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [5]) ) ) )

	.dataa(!\regLine7|reg0|dout [5]),
	.datab(!\regLine3|reg0|dout [5]),
	.datac(!\regLine3|Abusdr_load~combout ),
	.datad(!\regLine2|reg0|dout [5]),
	.datae(!\regLine2|Abusdr_load~combout ),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[5]~59 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[5]~59 .lut_mask = 64'hF3F300F351510051;
defparam \regLine0|Abusdr|dataout[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \regLine0|Abusdr|dataout[5]~27 (
// Equation(s):
// \regLine0|Abusdr|dataout[5]~27_combout  = ( !\regLine0|Abusdr|dataout[5]~58_combout  & ( \regLine0|Abusdr|dataout[5]~59_combout  & ( (!\regLine0|Abusdr|dataout[5]~26_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [5]))) ) ) )

	.dataa(gnd),
	.datab(!\regLine6|Abusdr_load~combout ),
	.datac(!\regLine6|reg0|dout [5]),
	.datad(!\regLine0|Abusdr|dataout[5]~26_combout ),
	.datae(!\regLine0|Abusdr|dataout[5]~58_combout ),
	.dataf(!\regLine0|Abusdr|dataout[5]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[5]~27 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[5]~27 .lut_mask = 64'h00000000CF000000;
defparam \regLine0|Abusdr|dataout[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \ABUS[6]~input (
	.i(ABUS[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[6]~input_o ));
// synopsys translate_off
defparam \ABUS[6]~input .bus_hold = "false";
defparam \ABUS[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \BBUS[6]~input (
	.i(BBUS[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[6]~input_o ));
// synopsys translate_off
defparam \BBUS[6]~input .bus_hold = "false";
defparam \BBUS[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \regLine6|mux0|muxout[6]~6 (
// Equation(s):
// \regLine6|mux0|muxout[6]~6_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\BBUS[6]~input_o ))) # (\Aregno[2]~input_o  & (\ABUS[6]~input_o )))) # (\Aregno[0]~input_o  & (((\BBUS[6]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[6]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[6]~input_o ),
	.datad(!\BBUS[6]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine6|mux0|muxout[6]~6 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \regLine6|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N38
dffeas \regLine6|reg0|dout[6] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \regLine0|mux0|muxout[6]~6 (
// Equation(s):
// \regLine0|mux0|muxout[6]~6_combout  = ( \BBUS[6]~input_o  & ( (((\Aregno[1]~input_o ) # (\Aregno[2]~input_o )) # (\Aregno[0]~input_o )) # (\ABUS[6]~input_o ) ) ) # ( !\BBUS[6]~input_o  & ( (\ABUS[6]~input_o  & (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  
// & !\Aregno[1]~input_o ))) ) )

	.dataa(!\ABUS[6]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\BBUS[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine0|mux0|muxout[6]~6 .lut_mask = 64'h40007FFF40007FFF;
defparam \regLine0|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N23
dffeas \regLine0|reg0|dout[6] (
	.clk(\regLine0|regLoad~combout ),
	.d(gnd),
	.asdata(\regLine0|mux0|muxout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \regLine1|mux0|muxout[6]~6 (
// Equation(s):
// \regLine1|mux0|muxout[6]~6_combout  = ( \BBUS[6]~input_o  & ( (!\Aregno[0]~input_o ) # (((\ABUS[6]~input_o ) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[6]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & 
// (!\Aregno[2]~input_o  & \ABUS[6]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\ABUS[6]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine1|mux0|muxout[6]~6 .lut_mask = 64'h00400040BFFFBFFF;
defparam \regLine1|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N38
dffeas \regLine1|reg0|dout[6] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \regLine0|Abusdr|dataout[6]~28 (
// Equation(s):
// \regLine0|Abusdr|dataout[6]~28_combout  = ( !\regLine0|reg0|dout [6] & ( \regLine1|reg0|dout [6] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [6] & ( !\regLine1|reg0|dout [6] 
// & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [6] & ( !\regLine1|reg0|dout [6] & ( (\Adrive~input_o  & (!\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine0|reg0|dout [6]),
	.dataf(!\regLine1|reg0|dout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[6]~28 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[6]~28 .lut_mask = 64'h3000100020000000;
defparam \regLine0|Abusdr|dataout[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N39
cyclonev_lcell_comb \regLine4|mux0|muxout[6]~6 (
// Equation(s):
// \regLine4|mux0|muxout[6]~6_combout  = ( \Aregno[0]~input_o  & ( \BBUS[6]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[6]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[6]~input_o )) # 
// (\Aregno[1]~input_o  & ((\BBUS[6]~input_o ))))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[6]~input_o ),
	.datad(!\BBUS[6]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine4|mux0|muxout[6]~6 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine4|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N41
dffeas \regLine4|reg0|dout[6] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N21
cyclonev_lcell_comb \regLine5|mux0|muxout[6]~6 (
// Equation(s):
// \regLine5|mux0|muxout[6]~6_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[6]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[6]~input_o )) # (\Aregno[1]~input_o  & ((\BBUS[6]~input_o ))))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[6]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[6]~input_o ),
	.datad(!\BBUS[6]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine5|mux0|muxout[6]~6 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \regLine5|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N32
dffeas \regLine5|reg0|dout[6] (
	.clk(\regLine5|regLoad~combout ),
	.d(gnd),
	.asdata(\regLine5|mux0|muxout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N6
cyclonev_lcell_comb \regLine0|Abusdr|dataout[6]~60 (
// Equation(s):
// \regLine0|Abusdr|dataout[6]~60_combout  = ( !\regLine4|reg0|dout [6] & ( \regLine5|reg0|dout [6] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [6] & ( !\regLine5|reg0|dout [6] 
// & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [6] & ( !\regLine5|reg0|dout [6] & ( (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [6]),
	.dataf(!\regLine5|reg0|dout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[6]~60 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[6]~60 .lut_mask = 64'h0300010002000000;
defparam \regLine0|Abusdr|dataout[6]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N21
cyclonev_lcell_comb \regLine7|mux0|muxout[6]~6 (
// Equation(s):
// \regLine7|mux0|muxout[6]~6_combout  = ( \Aregno[2]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[6]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[1]~input_o  & (\BBUS[6]~input_o )) # (\Aregno[1]~input_o  & ((\ABUS[6]~input_o ))))) ) ) # ( 
// !\Aregno[2]~input_o  & ( \BBUS[6]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[6]~input_o ),
	.datad(!\ABUS[6]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine7|mux0|muxout[6]~6 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \regLine7|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N23
dffeas \regLine7|reg0|dout[6] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N18
cyclonev_lcell_comb \regLine3|mux0|muxout[6]~6 (
// Equation(s):
// \regLine3|mux0|muxout[6]~6_combout  = ( \BBUS[6]~input_o  & ( (!\Aregno[1]~input_o ) # (((!\Aregno[0]~input_o ) # (\ABUS[6]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[6]~input_o  & ( (\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[6]~input_o 
//  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[6]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine3|mux0|muxout[6]~6 .lut_mask = 64'h00040004FFBFFFBF;
defparam \regLine3|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N20
dffeas \regLine3|reg0|dout[6] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \regLine2|mux0|muxout[6]~6 (
// Equation(s):
// \regLine2|mux0|muxout[6]~6_combout  = ( \BBUS[6]~input_o  & ( (!\Aregno[1]~input_o ) # (((\Aregno[0]~input_o ) # (\ABUS[6]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[6]~input_o  & ( (\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[6]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[6]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[6]~6 .extended_lut = "off";
defparam \regLine2|mux0|muxout[6]~6 .lut_mask = 64'h04000400BFFFBFFF;
defparam \regLine2|mux0|muxout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N38
dffeas \regLine2|reg0|dout[6] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[6] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N42
cyclonev_lcell_comb \regLine0|Abusdr|dataout[6]~61 (
// Equation(s):
// \regLine0|Abusdr|dataout[6]~61_combout  = ( \regLine3|reg0|dout [6] & ( \regLine2|reg0|dout [6] & ( (!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [6]) ) ) ) # ( !\regLine3|reg0|dout [6] & ( \regLine2|reg0|dout [6] & ( 
// (!\regLine3|Abusdr_load~combout  & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [6]))) ) ) ) # ( \regLine3|reg0|dout [6] & ( !\regLine2|reg0|dout [6] & ( (!\regLine2|Abusdr_load~combout  & ((!\regLine7|Abusdr_load~combout ) # 
// (\regLine7|reg0|dout [6]))) ) ) ) # ( !\regLine3|reg0|dout [6] & ( !\regLine2|reg0|dout [6] & ( (!\regLine2|Abusdr_load~combout  & (!\regLine3|Abusdr_load~combout  & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [6])))) ) ) )

	.dataa(!\regLine7|reg0|dout [6]),
	.datab(!\regLine2|Abusdr_load~combout ),
	.datac(!\regLine3|Abusdr_load~combout ),
	.datad(!\regLine7|Abusdr_load~combout ),
	.datae(!\regLine3|reg0|dout [6]),
	.dataf(!\regLine2|reg0|dout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[6]~61 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[6]~61 .lut_mask = 64'hC040CC44F050FF55;
defparam \regLine0|Abusdr|dataout[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N12
cyclonev_lcell_comb \regLine0|Abusdr|dataout[6]~29 (
// Equation(s):
// \regLine0|Abusdr|dataout[6]~29_combout  = ( \regLine0|Abusdr|dataout[6]~61_combout  & ( (!\regLine0|Abusdr|dataout[6]~28_combout  & (!\regLine0|Abusdr|dataout[6]~60_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [6])))) ) )

	.dataa(!\regLine6|reg0|dout [6]),
	.datab(!\regLine0|Abusdr|dataout[6]~28_combout ),
	.datac(!\regLine6|Abusdr_load~combout ),
	.datad(!\regLine0|Abusdr|dataout[6]~60_combout ),
	.datae(gnd),
	.dataf(!\regLine0|Abusdr|dataout[6]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[6]~29 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[6]~29 .lut_mask = 64'h00000000C400C400;
defparam \regLine0|Abusdr|dataout[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \ABUS[7]~input (
	.i(ABUS[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[7]~input_o ));
// synopsys translate_off
defparam \ABUS[7]~input .bus_hold = "false";
defparam \ABUS[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \BBUS[7]~input (
	.i(BBUS[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[7]~input_o ));
// synopsys translate_off
defparam \BBUS[7]~input .bus_hold = "false";
defparam \BBUS[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N57
cyclonev_lcell_comb \regLine6|mux0|muxout[7]~7 (
// Equation(s):
// \regLine6|mux0|muxout[7]~7_combout  = ( \BBUS[7]~input_o  & ( (!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # ((\ABUS[7]~input_o ) # (\Aregno[0]~input_o ))) ) ) # ( !\BBUS[7]~input_o  & ( (\Aregno[2]~input_o  & (\Aregno[1]~input_o  & 
// (!\Aregno[0]~input_o  & \ABUS[7]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[7]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine6|mux0|muxout[7]~7 .lut_mask = 64'h00100010EFFFEFFF;
defparam \regLine6|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N59
dffeas \regLine6|reg0|dout[7] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N39
cyclonev_lcell_comb \regLine3|mux0|muxout[7]~7 (
// Equation(s):
// \regLine3|mux0|muxout[7]~7_combout  = ( \BBUS[7]~input_o  & ( (!\Aregno[0]~input_o ) # (((!\Aregno[1]~input_o ) # (\ABUS[7]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[7]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[7]~input_o 
//  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[7]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine3|mux0|muxout[7]~7 .lut_mask = 64'h00040004FFBFFFBF;
defparam \regLine3|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N41
dffeas \regLine3|reg0|dout[7] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N33
cyclonev_lcell_comb \regLine2|mux0|muxout[7]~7 (
// Equation(s):
// \regLine2|mux0|muxout[7]~7_combout  = ( \BBUS[7]~input_o  & ( (((!\Aregno[1]~input_o ) # (\ABUS[7]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[0]~input_o ) ) ) # ( !\BBUS[7]~input_o  & ( (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[7]~input_o 
//  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[7]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine2|mux0|muxout[7]~7 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine2|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N35
dffeas \regLine2|reg0|dout[7] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N27
cyclonev_lcell_comb \regLine7|mux0|muxout[7]~7 (
// Equation(s):
// \regLine7|mux0|muxout[7]~7_combout  = ( \BBUS[7]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[7]~input_o ))) ) ) # ( !\BBUS[7]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\ABUS[7]~input_o 
//  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[7]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine7|mux0|muxout[7]~7 .lut_mask = 64'h00010001FFEFFFEF;
defparam \regLine7|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N29
dffeas \regLine7|reg0|dout[7] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N24
cyclonev_lcell_comb \regLine0|Abusdr|dataout[7]~63 (
// Equation(s):
// \regLine0|Abusdr|dataout[7]~63_combout  = ( \regLine7|reg0|dout [7] & ( \regLine2|Abusdr_load~combout  & ( (\regLine2|reg0|dout [7] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [7]))) ) ) ) # ( !\regLine7|reg0|dout [7] & ( 
// \regLine2|Abusdr_load~combout  & ( (\regLine2|reg0|dout [7] & (!\regLine7|Abusdr_load~combout  & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [7])))) ) ) ) # ( \regLine7|reg0|dout [7] & ( !\regLine2|Abusdr_load~combout  & ( 
// (!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [7]) ) ) ) # ( !\regLine7|reg0|dout [7] & ( !\regLine2|Abusdr_load~combout  & ( (!\regLine7|Abusdr_load~combout  & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [7]))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine3|reg0|dout [7]),
	.datac(!\regLine2|reg0|dout [7]),
	.datad(!\regLine7|Abusdr_load~combout ),
	.datae(!\regLine7|reg0|dout [7]),
	.dataf(!\regLine2|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[7]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[7]~63 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[7]~63 .lut_mask = 64'hBB00BBBB0B000B0B;
defparam \regLine0|Abusdr|dataout[7]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \regLine0|mux0|muxout[7]~7 (
// Equation(s):
// \regLine0|mux0|muxout[7]~7_combout  = ( \Aregno[0]~input_o  & ( \BBUS[7]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( \BBUS[7]~input_o  & ( ((\Aregno[1]~input_o ) # (\Aregno[2]~input_o )) # (\ABUS[7]~input_o ) ) ) ) # ( !\Aregno[0]~input_o  & ( 
// !\BBUS[7]~input_o  & ( (\ABUS[7]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\ABUS[7]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\Aregno[0]~input_o ),
	.dataf(!\BBUS[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine0|mux0|muxout[7]~7 .lut_mask = 64'h300000003FFFFFFF;
defparam \regLine0|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N38
dffeas \regLine0|reg0|dout[7] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \regLine1|mux0|muxout[7]~7 (
// Equation(s):
// \regLine1|mux0|muxout[7]~7_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & ((\ABUS[7]~input_o ))) # (\Aregno[1]~input_o  & (\BBUS[7]~input_o )))) # (\Aregno[2]~input_o  & (((\BBUS[7]~input_o )))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[7]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[7]~input_o ),
	.datad(!\ABUS[7]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine1|mux0|muxout[7]~7 .lut_mask = 64'h0F0F0F0F078F078F;
defparam \regLine1|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N26
dffeas \regLine1|reg0|dout[7] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N15
cyclonev_lcell_comb \regLine0|Abusdr|dataout[7]~30 (
// Equation(s):
// \regLine0|Abusdr|dataout[7]~30_combout  = ( !\regLine0|reg0|dout [7] & ( \regLine1|reg0|dout [7] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [7] & ( !\regLine1|reg0|dout [7] 
// & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [7] & ( !\regLine1|reg0|dout [7] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(!\Adrive~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [7]),
	.dataf(!\regLine1|reg0|dout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[7]~30 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[7]~30 .lut_mask = 64'h4400040040000000;
defparam \regLine0|Abusdr|dataout[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \regLine4|mux0|muxout[7]~7 (
// Equation(s):
// \regLine4|mux0|muxout[7]~7_combout  = ( \Aregno[1]~input_o  & ( \BBUS[7]~input_o  ) ) # ( !\Aregno[1]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[7]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[0]~input_o  & (\ABUS[7]~input_o )) # 
// (\Aregno[0]~input_o  & ((\BBUS[7]~input_o ))))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[7]~input_o ),
	.datad(!\BBUS[7]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine4|mux0|muxout[7]~7 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine4|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N53
dffeas \regLine4|reg0|dout[7] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \regLine5|mux0|muxout[7]~7 (
// Equation(s):
// \regLine5|mux0|muxout[7]~7_combout  = ( \BBUS[7]~input_o  & ( (!\Aregno[2]~input_o ) # ((!\Aregno[0]~input_o ) # ((\Aregno[1]~input_o ) # (\ABUS[7]~input_o ))) ) ) # ( !\BBUS[7]~input_o  & ( (\Aregno[2]~input_o  & (\Aregno[0]~input_o  & (\ABUS[7]~input_o  
// & !\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[7]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\BBUS[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[7]~7 .extended_lut = "off";
defparam \regLine5|mux0|muxout[7]~7 .lut_mask = 64'h0100EFFF0100EFFF;
defparam \regLine5|mux0|muxout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N44
dffeas \regLine5|reg0|dout[7] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[7] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \regLine0|Abusdr|dataout[7]~62 (
// Equation(s):
// \regLine0|Abusdr|dataout[7]~62_combout  = ( !\regLine4|reg0|dout [7] & ( \regLine5|reg0|dout [7] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [7] & ( !\regLine5|reg0|dout [7] 
// & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [7] & ( !\regLine5|reg0|dout [7] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [7]),
	.dataf(!\regLine5|reg0|dout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[7]~62 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[7]~62 .lut_mask = 64'h0202000202000000;
defparam \regLine0|Abusdr|dataout[7]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[7]~31 (
// Equation(s):
// \regLine0|Abusdr|dataout[7]~31_combout  = ( \regLine6|Abusdr_load~combout  & ( (\regLine6|reg0|dout [7] & (\regLine0|Abusdr|dataout[7]~63_combout  & (!\regLine0|Abusdr|dataout[7]~30_combout  & !\regLine0|Abusdr|dataout[7]~62_combout ))) ) ) # ( 
// !\regLine6|Abusdr_load~combout  & ( (\regLine0|Abusdr|dataout[7]~63_combout  & (!\regLine0|Abusdr|dataout[7]~30_combout  & !\regLine0|Abusdr|dataout[7]~62_combout )) ) )

	.dataa(!\regLine6|reg0|dout [7]),
	.datab(!\regLine0|Abusdr|dataout[7]~63_combout ),
	.datac(!\regLine0|Abusdr|dataout[7]~30_combout ),
	.datad(!\regLine0|Abusdr|dataout[7]~62_combout ),
	.datae(gnd),
	.dataf(!\regLine6|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[7]~31 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[7]~31 .lut_mask = 64'h3000300010001000;
defparam \regLine0|Abusdr|dataout[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \ABUS[8]~input (
	.i(ABUS[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[8]~input_o ));
// synopsys translate_off
defparam \ABUS[8]~input .bus_hold = "false";
defparam \ABUS[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \BBUS[8]~input (
	.i(BBUS[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[8]~input_o ));
// synopsys translate_off
defparam \BBUS[8]~input .bus_hold = "false";
defparam \BBUS[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N45
cyclonev_lcell_comb \regLine2|mux0|muxout[8]~8 (
// Equation(s):
// \regLine2|mux0|muxout[8]~8_combout  = ( \BBUS[8]~input_o  & ( ((!\Aregno[1]~input_o ) # ((\ABUS[8]~input_o ) # (\Aregno[0]~input_o ))) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[8]~input_o  & ( (!\Aregno[2]~input_o  & (\Aregno[1]~input_o  & 
// (!\Aregno[0]~input_o  & \ABUS[8]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[8]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine2|mux0|muxout[8]~8 .lut_mask = 64'h00200020DFFFDFFF;
defparam \regLine2|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N47
dffeas \regLine2|reg0|dout[8] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N21
cyclonev_lcell_comb \regLine3|mux0|muxout[8]~8 (
// Equation(s):
// \regLine3|mux0|muxout[8]~8_combout  = ( \BBUS[8]~input_o  & ( ((!\Aregno[1]~input_o ) # ((!\Aregno[0]~input_o ) # (\ABUS[8]~input_o ))) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[8]~input_o  & ( (!\Aregno[2]~input_o  & (\Aregno[1]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[8]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[8]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine3|mux0|muxout[8]~8 .lut_mask = 64'h00020002FDFFFDFF;
defparam \regLine3|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N23
dffeas \regLine3|reg0|dout[8] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \regLine7|mux0|muxout[8]~8 (
// Equation(s):
// \regLine7|mux0|muxout[8]~8_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[8]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\BBUS[8]~input_o ))) # (\Aregno[2]~input_o  & (\ABUS[8]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[8]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[8]~input_o ),
	.datad(!\BBUS[8]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine7|mux0|muxout[8]~8 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \regLine7|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N50
dffeas \regLine7|reg0|dout[8] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[8]~65 (
// Equation(s):
// \regLine0|Abusdr|dataout[8]~65_combout  = ( \regLine7|Abusdr_load~combout  & ( \regLine7|reg0|dout [8] & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [8]))) # (\regLine3|Abusdr_load~combout  & 
// (\regLine3|reg0|dout [8] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [8])))) ) ) ) # ( !\regLine7|Abusdr_load~combout  & ( \regLine7|reg0|dout [8] & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # 
// (\regLine2|reg0|dout [8]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [8] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [8])))) ) ) ) # ( !\regLine7|Abusdr_load~combout  & ( !\regLine7|reg0|dout [8] & ( 
// (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [8]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [8] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [8])))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|reg0|dout [8]),
	.datac(!\regLine3|reg0|dout [8]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine7|Abusdr_load~combout ),
	.dataf(!\regLine7|reg0|dout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[8]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[8]~65 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[8]~65 .lut_mask = 64'hAF230000AF23AF23;
defparam \regLine0|Abusdr|dataout[8]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \regLine6|mux0|muxout[8]~8 (
// Equation(s):
// \regLine6|mux0|muxout[8]~8_combout  = ( \BBUS[8]~input_o  & ( (!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # ((\Aregno[0]~input_o ) # (\ABUS[8]~input_o ))) ) ) # ( !\BBUS[8]~input_o  & ( (\Aregno[2]~input_o  & (\Aregno[1]~input_o  & (\ABUS[8]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[8]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine6|mux0|muxout[8]~8 .lut_mask = 64'h01000100EFFFEFFF;
defparam \regLine6|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N56
dffeas \regLine6|reg0|dout[8] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \regLine0|mux0|muxout[8]~8 (
// Equation(s):
// \regLine0|mux0|muxout[8]~8_combout  = ( \Aregno[0]~input_o  & ( \BBUS[8]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & ((!\Aregno[2]~input_o  & ((\ABUS[8]~input_o ))) # (\Aregno[2]~input_o  & (\BBUS[8]~input_o )))) # 
// (\Aregno[1]~input_o  & (((\BBUS[8]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[8]~input_o ),
	.datad(!\ABUS[8]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine0|mux0|muxout[8]~8 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \regLine0|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N5
dffeas \regLine0|reg0|dout[8] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \regLine1|mux0|muxout[8]~8 (
// Equation(s):
// \regLine1|mux0|muxout[8]~8_combout  = ( \BBUS[8]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[8]~input_o )) # (\Aregno[1]~input_o )) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[8]~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (\ABUS[8]~input_o 
//  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[8]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine1|mux0|muxout[8]~8 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N8
dffeas \regLine1|reg0|dout[8] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \regLine0|Abusdr|dataout[8]~32 (
// Equation(s):
// \regLine0|Abusdr|dataout[8]~32_combout  = ( !\regLine0|reg0|dout [8] & ( \regLine1|reg0|dout [8] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [8] & ( !\regLine1|reg0|dout [8] 
// & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [8] & ( !\regLine1|reg0|dout [8] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(!\Adrive~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [8]),
	.dataf(!\regLine1|reg0|dout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[8]~32 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[8]~32 .lut_mask = 64'h4040004040000000;
defparam \regLine0|Abusdr|dataout[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N39
cyclonev_lcell_comb \regLine4|mux0|muxout[8]~8 (
// Equation(s):
// \regLine4|mux0|muxout[8]~8_combout  = ( \ABUS[8]~input_o  & ( ((\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[8]~input_o ) ) ) # ( !\ABUS[8]~input_o  & ( (\BBUS[8]~input_o  & ((!\Aregno[2]~input_o ) # ((\Aregno[0]~input_o 
// ) # (\Aregno[1]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[8]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine4|mux0|muxout[8]~8 .lut_mask = 64'h00BF00BF40FF40FF;
defparam \regLine4|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N41
dffeas \regLine4|reg0|dout[8] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \regLine5|mux0|muxout[8]~8 (
// Equation(s):
// \regLine5|mux0|muxout[8]~8_combout  = ( \ABUS[8]~input_o  & ( ((\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Aregno[0]~input_o ))) # (\BBUS[8]~input_o ) ) ) # ( !\ABUS[8]~input_o  & ( (\BBUS[8]~input_o  & ((!\Aregno[2]~input_o ) # ((!\Aregno[0]~input_o 
// ) # (\Aregno[1]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[8]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[8]~8 .extended_lut = "off";
defparam \regLine5|mux0|muxout[8]~8 .lut_mask = 64'h00FB00FB04FF04FF;
defparam \regLine5|mux0|muxout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N8
dffeas \regLine5|reg0|dout[8] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[8] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \regLine0|Abusdr|dataout[8]~64 (
// Equation(s):
// \regLine0|Abusdr|dataout[8]~64_combout  = ( !\regLine4|reg0|dout [8] & ( \regLine5|reg0|dout [8] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [8] & ( !\regLine5|reg0|dout [8] 
// & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [8] & ( !\regLine5|reg0|dout [8] & ( (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [8]),
	.dataf(!\regLine5|reg0|dout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[8]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[8]~64 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[8]~64 .lut_mask = 64'h0300010002000000;
defparam \regLine0|Abusdr|dataout[8]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N36
cyclonev_lcell_comb \regLine0|Abusdr|dataout[8]~33 (
// Equation(s):
// \regLine0|Abusdr|dataout[8]~33_combout  = ( !\regLine0|Abusdr|dataout[8]~64_combout  & ( \regLine6|Abusdr_load~combout  & ( (\regLine0|Abusdr|dataout[8]~65_combout  & (\regLine6|reg0|dout [8] & !\regLine0|Abusdr|dataout[8]~32_combout )) ) ) ) # ( 
// !\regLine0|Abusdr|dataout[8]~64_combout  & ( !\regLine6|Abusdr_load~combout  & ( (\regLine0|Abusdr|dataout[8]~65_combout  & !\regLine0|Abusdr|dataout[8]~32_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Abusdr|dataout[8]~65_combout ),
	.datac(!\regLine6|reg0|dout [8]),
	.datad(!\regLine0|Abusdr|dataout[8]~32_combout ),
	.datae(!\regLine0|Abusdr|dataout[8]~64_combout ),
	.dataf(!\regLine6|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[8]~33 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[8]~33 .lut_mask = 64'h3300000003000000;
defparam \regLine0|Abusdr|dataout[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \ABUS[9]~input (
	.i(ABUS[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[9]~input_o ));
// synopsys translate_off
defparam \ABUS[9]~input .bus_hold = "false";
defparam \ABUS[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \BBUS[9]~input (
	.i(BBUS[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[9]~input_o ));
// synopsys translate_off
defparam \BBUS[9]~input .bus_hold = "false";
defparam \BBUS[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \regLine4|mux0|muxout[9]~9 (
// Equation(s):
// \regLine4|mux0|muxout[9]~9_combout  = ( \Aregno[0]~input_o  & ( \BBUS[9]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[9]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[9]~input_o )) # 
// (\Aregno[1]~input_o  & ((\BBUS[9]~input_o ))))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[9]~input_o ),
	.datad(!\BBUS[9]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine4|mux0|muxout[9]~9 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine4|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \regLine4|reg0|dout[9] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N18
cyclonev_lcell_comb \regLine5|mux0|muxout[9]~9 (
// Equation(s):
// \regLine5|mux0|muxout[9]~9_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[9]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[9]~input_o )) # (\Aregno[1]~input_o  & ((\BBUS[9]~input_o ))))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[9]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[9]~input_o ),
	.datad(!\BBUS[9]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine5|mux0|muxout[9]~9 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \regLine5|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N20
dffeas \regLine5|reg0|dout[9] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \regLine0|Abusdr|dataout[9]~66 (
// Equation(s):
// \regLine0|Abusdr|dataout[9]~66_combout  = ( !\regLine4|reg0|dout [9] & ( \regLine5|reg0|dout [9] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [9] & ( !\regLine5|reg0|dout [9] 
// & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [9] & ( !\regLine5|reg0|dout [9] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [9]),
	.dataf(!\regLine5|reg0|dout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[9]~66 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[9]~66 .lut_mask = 64'h0202000202000000;
defparam \regLine0|Abusdr|dataout[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \regLine3|mux0|muxout[9]~9 (
// Equation(s):
// \regLine3|mux0|muxout[9]~9_combout  = ( \BBUS[9]~input_o  & ( (!\Aregno[1]~input_o ) # (((!\Aregno[0]~input_o ) # (\ABUS[9]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[9]~input_o  & ( (\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[9]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[9]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine3|mux0|muxout[9]~9 .lut_mask = 64'h00040004FBFFFBFF;
defparam \regLine3|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N8
dffeas \regLine3|reg0|dout[9] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \regLine2|mux0|muxout[9]~9 (
// Equation(s):
// \regLine2|mux0|muxout[9]~9_combout  = ( \BBUS[9]~input_o  & ( (!\Aregno[1]~input_o ) # (((\ABUS[9]~input_o ) # (\Aregno[0]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[9]~input_o  & ( (\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & 
// (!\Aregno[0]~input_o  & \ABUS[9]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[9]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine2|mux0|muxout[9]~9 .lut_mask = 64'h00400040BFFFBFFF;
defparam \regLine2|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N32
dffeas \regLine2|reg0|dout[9] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N12
cyclonev_lcell_comb \regLine7|mux0|muxout[9]~9 (
// Equation(s):
// \regLine7|mux0|muxout[9]~9_combout  = ( \BBUS[9]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[9]~input_o ))) ) ) # ( !\BBUS[9]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\ABUS[9]~input_o 
//  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[9]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine7|mux0|muxout[9]~9 .lut_mask = 64'h00010001FFEFFFEF;
defparam \regLine7|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N14
dffeas \regLine7|reg0|dout[9] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \regLine0|Abusdr|dataout[9]~67 (
// Equation(s):
// \regLine0|Abusdr|dataout[9]~67_combout  = ( \regLine3|Abusdr_load~combout  & ( \regLine7|Abusdr_load~combout  & ( (\regLine3|reg0|dout [9] & (\regLine7|reg0|dout [9] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [9])))) ) ) ) # ( 
// !\regLine3|Abusdr_load~combout  & ( \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [9] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [9]))) ) ) ) # ( \regLine3|Abusdr_load~combout  & ( !\regLine7|Abusdr_load~combout  & ( 
// (\regLine3|reg0|dout [9] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [9]))) ) ) ) # ( !\regLine3|Abusdr_load~combout  & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [9]) ) ) )

	.dataa(!\regLine2|Abusdr_load~combout ),
	.datab(!\regLine3|reg0|dout [9]),
	.datac(!\regLine2|reg0|dout [9]),
	.datad(!\regLine7|reg0|dout [9]),
	.datae(!\regLine3|Abusdr_load~combout ),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[9]~67 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[9]~67 .lut_mask = 64'hAFAF232300AF0023;
defparam \regLine0|Abusdr|dataout[9]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \regLine6|mux0|muxout[9]~9 (
// Equation(s):
// \regLine6|mux0|muxout[9]~9_combout  = ( \BBUS[9]~input_o  & ( ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[9]~input_o ))) # (\Aregno[0]~input_o ) ) ) # ( !\BBUS[9]~input_o  & ( (!\Aregno[0]~input_o  & (\Aregno[2]~input_o  & (\ABUS[9]~input_o 
//  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[9]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine6|mux0|muxout[9]~9 .lut_mask = 64'h00020002FFDFFFDF;
defparam \regLine6|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N26
dffeas \regLine6|reg0|dout[9] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \regLine0|mux0|muxout[9]~9 (
// Equation(s):
// \regLine0|mux0|muxout[9]~9_combout  = ( \BBUS[9]~input_o  & ( (((\Aregno[0]~input_o ) # (\ABUS[9]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[9]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[9]~input_o  
// & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[9]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine0|mux0|muxout[9]~9 .lut_mask = 64'h080008007FFF7FFF;
defparam \regLine0|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N44
dffeas \regLine0|reg0|dout[9] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \regLine1|mux0|muxout[9]~9 (
// Equation(s):
// \regLine1|mux0|muxout[9]~9_combout  = ( \BBUS[9]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[9]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[9]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & (\ABUS[9]~input_o 
//  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[9]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[9]~9 .extended_lut = "off";
defparam \regLine1|mux0|muxout[9]~9 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \regLine1|reg0|dout[9] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[9] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \regLine0|Abusdr|dataout[9]~34 (
// Equation(s):
// \regLine0|Abusdr|dataout[9]~34_combout  = ( !\regLine0|reg0|dout [9] & ( \regLine1|reg0|dout [9] & ( (!\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & \Adrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [9] & ( !\regLine1|reg0|dout [9] 
// & ( (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & \Adrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [9] & ( !\regLine1|reg0|dout [9] & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & \Adrive~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Adrive~input_o ),
	.datae(!\regLine0|reg0|dout [9]),
	.dataf(!\regLine1|reg0|dout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[9]~34 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[9]~34 .lut_mask = 64'h00A0002000800000;
defparam \regLine0|Abusdr|dataout[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \regLine0|Abusdr|dataout[9]~35 (
// Equation(s):
// \regLine0|Abusdr|dataout[9]~35_combout  = ( \regLine6|reg0|dout [9] & ( !\regLine0|Abusdr|dataout[9]~34_combout  & ( (!\regLine0|Abusdr|dataout[9]~66_combout  & \regLine0|Abusdr|dataout[9]~67_combout ) ) ) ) # ( !\regLine6|reg0|dout [9] & ( 
// !\regLine0|Abusdr|dataout[9]~34_combout  & ( (!\regLine0|Abusdr|dataout[9]~66_combout  & (!\regLine6|Abusdr_load~combout  & \regLine0|Abusdr|dataout[9]~67_combout )) ) ) )

	.dataa(!\regLine0|Abusdr|dataout[9]~66_combout ),
	.datab(!\regLine6|Abusdr_load~combout ),
	.datac(!\regLine0|Abusdr|dataout[9]~67_combout ),
	.datad(gnd),
	.datae(!\regLine6|reg0|dout [9]),
	.dataf(!\regLine0|Abusdr|dataout[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[9]~35 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[9]~35 .lut_mask = 64'h08080A0A00000000;
defparam \regLine0|Abusdr|dataout[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \ABUS[10]~input (
	.i(ABUS[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[10]~input_o ));
// synopsys translate_off
defparam \ABUS[10]~input .bus_hold = "false";
defparam \ABUS[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \BBUS[10]~input (
	.i(BBUS[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[10]~input_o ));
// synopsys translate_off
defparam \BBUS[10]~input .bus_hold = "false";
defparam \BBUS[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \regLine2|mux0|muxout[10]~10 (
// Equation(s):
// \regLine2|mux0|muxout[10]~10_combout  = ( \BBUS[10]~input_o  & ( (((!\Aregno[1]~input_o ) # (\ABUS[10]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[0]~input_o ) ) ) # ( !\BBUS[10]~input_o  & ( (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & 
// (\ABUS[10]~input_o  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[10]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine2|mux0|muxout[10]~10 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine2|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N32
dffeas \regLine2|reg0|dout[10] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N51
cyclonev_lcell_comb \regLine7|mux0|muxout[10]~10 (
// Equation(s):
// \regLine7|mux0|muxout[10]~10_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[10]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\BBUS[10]~input_o ))) # (\Aregno[2]~input_o  & (\ABUS[10]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[10]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[10]~input_o ),
	.datad(!\BBUS[10]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine7|mux0|muxout[10]~10 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \regLine7|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N53
dffeas \regLine7|reg0|dout[10] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \regLine3|mux0|muxout[10]~10 (
// Equation(s):
// \regLine3|mux0|muxout[10]~10_combout  = ( \BBUS[10]~input_o  & ( (!\Aregno[0]~input_o ) # (((!\Aregno[1]~input_o ) # (\ABUS[10]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[10]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & 
// (\ABUS[10]~input_o  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[10]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine3|mux0|muxout[10]~10 .lut_mask = 64'h00040004FFBFFFBF;
defparam \regLine3|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N38
dffeas \regLine3|reg0|dout[10] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[10]~69 (
// Equation(s):
// \regLine0|Abusdr|dataout[10]~69_combout  = ( \regLine3|reg0|dout [10] & ( \regLine2|Abusdr_load~combout  & ( (\regLine2|reg0|dout [10] & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [10]))) ) ) ) # ( !\regLine3|reg0|dout [10] & ( 
// \regLine2|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (\regLine2|reg0|dout [10] & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [10])))) ) ) ) # ( \regLine3|reg0|dout [10] & ( !\regLine2|Abusdr_load~combout  & ( 
// (!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [10]) ) ) ) # ( !\regLine3|reg0|dout [10] & ( !\regLine2|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [10]))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|reg0|dout [10]),
	.datac(!\regLine7|reg0|dout [10]),
	.datad(!\regLine7|Abusdr_load~combout ),
	.datae(!\regLine3|reg0|dout [10]),
	.dataf(!\regLine2|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[10]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[10]~69 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[10]~69 .lut_mask = 64'hAA0AFF0F22023303;
defparam \regLine0|Abusdr|dataout[10]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N39
cyclonev_lcell_comb \regLine0|mux0|muxout[10]~10 (
// Equation(s):
// \regLine0|mux0|muxout[10]~10_combout  = ( \BBUS[10]~input_o  & ( (((\ABUS[10]~input_o ) # (\Aregno[0]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[10]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & 
// (!\Aregno[0]~input_o  & \ABUS[10]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[10]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine0|mux0|muxout[10]~10 .lut_mask = 64'h008000807FFF7FFF;
defparam \regLine0|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N41
dffeas \regLine0|reg0|dout[10] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N39
cyclonev_lcell_comb \regLine1|mux0|muxout[10]~10 (
// Equation(s):
// \regLine1|mux0|muxout[10]~10_combout  = ( \BBUS[10]~input_o  & ( (!\Aregno[0]~input_o ) # (((\Aregno[2]~input_o ) # (\ABUS[10]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[10]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & 
// (\ABUS[10]~input_o  & !\Aregno[2]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[10]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine1|mux0|muxout[10]~10 .lut_mask = 64'h04000400BFFFBFFF;
defparam \regLine1|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N41
dffeas \regLine1|reg0|dout[10] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \regLine0|Abusdr|dataout[10]~36 (
// Equation(s):
// \regLine0|Abusdr|dataout[10]~36_combout  = ( !\regLine0|reg0|dout [10] & ( \regLine1|reg0|dout [10] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & (!\Aregno[0]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [10] & ( !\regLine1|reg0|dout 
// [10] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & (\Aregno[0]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [10] & ( !\regLine1|reg0|dout [10] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine0|reg0|dout [10]),
	.dataf(!\regLine1|reg0|dout [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[10]~36 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[10]~36 .lut_mask = 64'h2200020020000000;
defparam \regLine0|Abusdr|dataout[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \regLine4|mux0|muxout[10]~10 (
// Equation(s):
// \regLine4|mux0|muxout[10]~10_combout  = ( \ABUS[10]~input_o  & ( ((!\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) # (\BBUS[10]~input_o ) ) ) # ( !\ABUS[10]~input_o  & ( (\BBUS[10]~input_o  & (((!\Aregno[2]~input_o ) # 
// (\Aregno[1]~input_o )) # (\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[10]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine4|mux0|muxout[10]~10 .lut_mask = 64'h0F070F070F8F0F8F;
defparam \regLine4|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N38
dffeas \regLine4|reg0|dout[10] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \regLine5|mux0|muxout[10]~10 (
// Equation(s):
// \regLine5|mux0|muxout[10]~10_combout  = ( \ABUS[10]~input_o  & ( ((\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) # (\BBUS[10]~input_o ) ) ) # ( !\ABUS[10]~input_o  & ( (\BBUS[10]~input_o  & ((!\Aregno[0]~input_o ) # 
// ((!\Aregno[2]~input_o ) # (\Aregno[1]~input_o )))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[10]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine5|mux0|muxout[10]~10 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \regLine5|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N14
dffeas \regLine5|reg0|dout[10] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \regLine0|Abusdr|dataout[10]~68 (
// Equation(s):
// \regLine0|Abusdr|dataout[10]~68_combout  = ( !\regLine4|reg0|dout [10] & ( \regLine5|reg0|dout [10] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [10] & ( !\regLine5|reg0|dout 
// [10] & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [10] & ( !\regLine5|reg0|dout [10] & ( (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [10]),
	.dataf(!\regLine5|reg0|dout [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[10]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[10]~68 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[10]~68 .lut_mask = 64'h0300010002000000;
defparam \regLine0|Abusdr|dataout[10]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N9
cyclonev_lcell_comb \regLine6|mux0|muxout[10]~10 (
// Equation(s):
// \regLine6|mux0|muxout[10]~10_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\BBUS[10]~input_o ))) # (\Aregno[2]~input_o  & (\ABUS[10]~input_o )))) # (\Aregno[0]~input_o  & (((\BBUS[10]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[10]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[10]~input_o ),
	.datad(!\BBUS[10]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[10]~10 .extended_lut = "off";
defparam \regLine6|mux0|muxout[10]~10 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \regLine6|mux0|muxout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N11
dffeas \regLine6|reg0|dout[10] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[10] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \regLine0|Abusdr|dataout[10]~37 (
// Equation(s):
// \regLine0|Abusdr|dataout[10]~37_combout  = ( \regLine6|reg0|dout [10] & ( \regLine6|Abusdr_load~combout  & ( (\regLine0|Abusdr|dataout[10]~69_combout  & (!\regLine0|Abusdr|dataout[10]~36_combout  & !\regLine0|Abusdr|dataout[10]~68_combout )) ) ) ) # ( 
// \regLine6|reg0|dout [10] & ( !\regLine6|Abusdr_load~combout  & ( (\regLine0|Abusdr|dataout[10]~69_combout  & (!\regLine0|Abusdr|dataout[10]~36_combout  & !\regLine0|Abusdr|dataout[10]~68_combout )) ) ) ) # ( !\regLine6|reg0|dout [10] & ( 
// !\regLine6|Abusdr_load~combout  & ( (\regLine0|Abusdr|dataout[10]~69_combout  & (!\regLine0|Abusdr|dataout[10]~36_combout  & !\regLine0|Abusdr|dataout[10]~68_combout )) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Abusdr|dataout[10]~69_combout ),
	.datac(!\regLine0|Abusdr|dataout[10]~36_combout ),
	.datad(!\regLine0|Abusdr|dataout[10]~68_combout ),
	.datae(!\regLine6|reg0|dout [10]),
	.dataf(!\regLine6|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[10]~37 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[10]~37 .lut_mask = 64'h3000300000003000;
defparam \regLine0|Abusdr|dataout[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \BBUS[11]~input (
	.i(BBUS[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[11]~input_o ));
// synopsys translate_off
defparam \BBUS[11]~input .bus_hold = "false";
defparam \BBUS[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \ABUS[11]~input (
	.i(ABUS[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[11]~input_o ));
// synopsys translate_off
defparam \ABUS[11]~input .bus_hold = "false";
defparam \ABUS[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N39
cyclonev_lcell_comb \regLine6|mux0|muxout[11]~11 (
// Equation(s):
// \regLine6|mux0|muxout[11]~11_combout  = ( \ABUS[11]~input_o  & ( ((!\Aregno[0]~input_o  & (\Aregno[2]~input_o  & \Aregno[1]~input_o ))) # (\BBUS[11]~input_o ) ) ) # ( !\ABUS[11]~input_o  & ( (\BBUS[11]~input_o  & (((!\Aregno[2]~input_o ) # 
// (!\Aregno[1]~input_o )) # (\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[11]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine6|mux0|muxout[11]~11 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \regLine6|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N41
dffeas \regLine6|reg0|dout[11] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \regLine0|mux0|muxout[11]~11 (
// Equation(s):
// \regLine0|mux0|muxout[11]~11_combout  = ( \Aregno[0]~input_o  & ( \BBUS[11]~input_o  ) ) # ( !\Aregno[0]~input_o  & ( \BBUS[11]~input_o  & ( ((\Aregno[2]~input_o ) # (\ABUS[11]~input_o )) # (\Aregno[1]~input_o ) ) ) ) # ( !\Aregno[0]~input_o  & ( 
// !\BBUS[11]~input_o  & ( (!\Aregno[1]~input_o  & (\ABUS[11]~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[11]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\Aregno[0]~input_o ),
	.dataf(!\BBUS[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine0|mux0|muxout[11]~11 .lut_mask = 64'h0C0000003FFFFFFF;
defparam \regLine0|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N23
dffeas \regLine0|reg0|dout[11] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N24
cyclonev_lcell_comb \regLine1|mux0|muxout[11]~11 (
// Equation(s):
// \regLine1|mux0|muxout[11]~11_combout  = ( \Aregno[1]~input_o  & ( \BBUS[11]~input_o  ) ) # ( !\Aregno[1]~input_o  & ( (!\Aregno[2]~input_o  & ((!\Aregno[0]~input_o  & (\BBUS[11]~input_o )) # (\Aregno[0]~input_o  & ((\ABUS[11]~input_o ))))) # 
// (\Aregno[2]~input_o  & (((\BBUS[11]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\BBUS[11]~input_o ),
	.datad(!\ABUS[11]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine1|mux0|muxout[11]~11 .lut_mask = 64'h0D2F0D2F0F0F0F0F;
defparam \regLine1|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N47
dffeas \regLine1|reg0|dout[11] (
	.clk(\regLine1|regLoad~combout ),
	.d(gnd),
	.asdata(\regLine1|mux0|muxout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N54
cyclonev_lcell_comb \regLine0|Abusdr|dataout[11]~38 (
// Equation(s):
// \regLine0|Abusdr|dataout[11]~38_combout  = ( !\regLine0|reg0|dout [11] & ( \regLine1|reg0|dout [11] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (\Adrive~input_o  & !\Aregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [11] & ( !\regLine1|reg0|dout 
// [11] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (\Adrive~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [11] & ( !\regLine1|reg0|dout [11] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o )) ) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Adrive~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [11]),
	.dataf(!\regLine1|reg0|dout [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[11]~38 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[11]~38 .lut_mask = 64'h0808000808000000;
defparam \regLine0|Abusdr|dataout[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \regLine2|mux0|muxout[11]~11 (
// Equation(s):
// \regLine2|mux0|muxout[11]~11_combout  = ( \Aregno[2]~input_o  & ( \BBUS[11]~input_o  ) ) # ( !\Aregno[2]~input_o  & ( (!\Aregno[1]~input_o  & (((\BBUS[11]~input_o )))) # (\Aregno[1]~input_o  & ((!\Aregno[0]~input_o  & (\ABUS[11]~input_o )) # 
// (\Aregno[0]~input_o  & ((\BBUS[11]~input_o ))))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[11]~input_o ),
	.datad(!\BBUS[11]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine2|mux0|muxout[11]~11 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine2|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N26
dffeas \regLine2|reg0|dout[11] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \regLine3|mux0|muxout[11]~11 (
// Equation(s):
// \regLine3|mux0|muxout[11]~11_combout  = ( \ABUS[11]~input_o  & ( ((\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & \Aregno[0]~input_o ))) # (\BBUS[11]~input_o ) ) ) # ( !\ABUS[11]~input_o  & ( (\BBUS[11]~input_o  & ((!\Aregno[1]~input_o ) # 
// ((!\Aregno[0]~input_o ) # (\Aregno[2]~input_o )))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[11]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine3|mux0|muxout[11]~11 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \regLine3|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \regLine3|reg0|dout[11] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \regLine7|mux0|muxout[11]~11 (
// Equation(s):
// \regLine7|mux0|muxout[11]~11_combout  = ( \BBUS[11]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[11]~input_o ))) ) ) # ( !\BBUS[11]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & 
// (\ABUS[11]~input_o  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[11]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine7|mux0|muxout[11]~11 .lut_mask = 64'h00010001FFEFFFEF;
defparam \regLine7|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N14
dffeas \regLine7|reg0|dout[11] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \regLine0|Abusdr|dataout[11]~71 (
// Equation(s):
// \regLine0|Abusdr|dataout[11]~71_combout  = ( \regLine7|reg0|dout [11] & ( \regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [11]))) # (\regLine3|Abusdr_load~combout  & 
// (\regLine3|reg0|dout [11] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [11])))) ) ) ) # ( \regLine7|reg0|dout [11] & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # 
// (\regLine2|reg0|dout [11]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [11] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [11])))) ) ) ) # ( !\regLine7|reg0|dout [11] & ( !\regLine7|Abusdr_load~combout  & ( 
// (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [11]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [11] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [11])))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|reg0|dout [11]),
	.datac(!\regLine3|reg0|dout [11]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine7|reg0|dout [11]),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[11]~71 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[11]~71 .lut_mask = 64'hAF23AF230000AF23;
defparam \regLine0|Abusdr|dataout[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \regLine4|mux0|muxout[11]~11 (
// Equation(s):
// \regLine4|mux0|muxout[11]~11_combout  = ( \Aregno[1]~input_o  & ( \BBUS[11]~input_o  ) ) # ( !\Aregno[1]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[11]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[0]~input_o  & (\ABUS[11]~input_o )) # 
// (\Aregno[0]~input_o  & ((\BBUS[11]~input_o ))))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[11]~input_o ),
	.datad(!\BBUS[11]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine4|mux0|muxout[11]~11 .lut_mask = 64'h04BF04BF00FF00FF;
defparam \regLine4|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N50
dffeas \regLine4|reg0|dout[11] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \regLine5|mux0|muxout[11]~11 (
// Equation(s):
// \regLine5|mux0|muxout[11]~11_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[11]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & (\ABUS[11]~input_o )) # (\Aregno[1]~input_o  & ((\BBUS[11]~input_o ))))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[11]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[11]~input_o ),
	.datad(!\BBUS[11]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[11]~11 .extended_lut = "off";
defparam \regLine5|mux0|muxout[11]~11 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \regLine5|mux0|muxout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N32
dffeas \regLine5|reg0|dout[11] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[11] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \regLine0|Abusdr|dataout[11]~70 (
// Equation(s):
// \regLine0|Abusdr|dataout[11]~70_combout  = ( !\regLine4|reg0|dout [11] & ( \regLine5|reg0|dout [11] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [11] & ( !\regLine5|reg0|dout 
// [11] & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [11] & ( !\regLine5|reg0|dout [11] & ( (\Adrive~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [11]),
	.dataf(!\regLine5|reg0|dout [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[11]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[11]~70 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[11]~70 .lut_mask = 64'h0300010002000000;
defparam \regLine0|Abusdr|dataout[11]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \regLine0|Abusdr|dataout[11]~39 (
// Equation(s):
// \regLine0|Abusdr|dataout[11]~39_combout  = ( !\regLine0|Abusdr|dataout[11]~70_combout  & ( \regLine6|Abusdr_load~combout  & ( (\regLine6|reg0|dout [11] & (!\regLine0|Abusdr|dataout[11]~38_combout  & \regLine0|Abusdr|dataout[11]~71_combout )) ) ) ) # ( 
// !\regLine0|Abusdr|dataout[11]~70_combout  & ( !\regLine6|Abusdr_load~combout  & ( (!\regLine0|Abusdr|dataout[11]~38_combout  & \regLine0|Abusdr|dataout[11]~71_combout ) ) ) )

	.dataa(!\regLine6|reg0|dout [11]),
	.datab(!\regLine0|Abusdr|dataout[11]~38_combout ),
	.datac(!\regLine0|Abusdr|dataout[11]~71_combout ),
	.datad(gnd),
	.datae(!\regLine0|Abusdr|dataout[11]~70_combout ),
	.dataf(!\regLine6|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[11]~39 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[11]~39 .lut_mask = 64'h0C0C000004040000;
defparam \regLine0|Abusdr|dataout[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \ABUS[12]~input (
	.i(ABUS[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[12]~input_o ));
// synopsys translate_off
defparam \ABUS[12]~input .bus_hold = "false";
defparam \ABUS[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \BBUS[12]~input (
	.i(BBUS[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[12]~input_o ));
// synopsys translate_off
defparam \BBUS[12]~input .bus_hold = "false";
defparam \BBUS[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \regLine2|mux0|muxout[12]~12 (
// Equation(s):
// \regLine2|mux0|muxout[12]~12_combout  = ( \BBUS[12]~input_o  & ( ((!\Aregno[1]~input_o ) # ((\ABUS[12]~input_o ) # (\Aregno[0]~input_o ))) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[12]~input_o  & ( (!\Aregno[2]~input_o  & (\Aregno[1]~input_o  & 
// (!\Aregno[0]~input_o  & \ABUS[12]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[12]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine2|mux0|muxout[12]~12 .lut_mask = 64'h00200020DFFFDFFF;
defparam \regLine2|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N44
dffeas \regLine2|reg0|dout[12] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \regLine3|mux0|muxout[12]~12 (
// Equation(s):
// \regLine3|mux0|muxout[12]~12_combout  = ( \BBUS[12]~input_o  & ( ((!\Aregno[1]~input_o ) # ((!\Aregno[0]~input_o ) # (\ABUS[12]~input_o ))) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[12]~input_o  & ( (!\Aregno[2]~input_o  & (\Aregno[1]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[12]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[12]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine3|mux0|muxout[12]~12 .lut_mask = 64'h00020002FDFFFDFF;
defparam \regLine3|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N20
dffeas \regLine3|reg0|dout[12] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \regLine7|mux0|muxout[12]~12 (
// Equation(s):
// \regLine7|mux0|muxout[12]~12_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[12]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & ((\BBUS[12]~input_o ))) # (\Aregno[1]~input_o  & (\ABUS[12]~input_o )))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[12]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[12]~input_o ),
	.datad(!\BBUS[12]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine7|mux0|muxout[12]~12 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \regLine7|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N35
dffeas \regLine7|reg0|dout[12] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N6
cyclonev_lcell_comb \regLine0|Abusdr|dataout[12]~73 (
// Equation(s):
// \regLine0|Abusdr|dataout[12]~73_combout  = ( \regLine7|Abusdr_load~combout  & ( \regLine7|reg0|dout [12] & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [12]))) # (\regLine3|Abusdr_load~combout  & 
// (\regLine3|reg0|dout [12] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [12])))) ) ) ) # ( !\regLine7|Abusdr_load~combout  & ( \regLine7|reg0|dout [12] & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # 
// (\regLine2|reg0|dout [12]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [12] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [12])))) ) ) ) # ( !\regLine7|Abusdr_load~combout  & ( !\regLine7|reg0|dout [12] & ( 
// (!\regLine3|Abusdr_load~combout  & (((!\regLine2|Abusdr_load~combout )) # (\regLine2|reg0|dout [12]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [12] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [12])))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine2|reg0|dout [12]),
	.datac(!\regLine3|reg0|dout [12]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine7|Abusdr_load~combout ),
	.dataf(!\regLine7|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[12]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[12]~73 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[12]~73 .lut_mask = 64'hAF230000AF23AF23;
defparam \regLine0|Abusdr|dataout[12]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \regLine0|mux0|muxout[12]~12 (
// Equation(s):
// \regLine0|mux0|muxout[12]~12_combout  = ( \BBUS[12]~input_o  & ( (((\Aregno[1]~input_o ) # (\ABUS[12]~input_o )) # (\Aregno[0]~input_o )) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[12]~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[0]~input_o  & 
// (\ABUS[12]~input_o  & !\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[12]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine0|mux0|muxout[12]~12 .lut_mask = 64'h080008007FFF7FFF;
defparam \regLine0|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N56
dffeas \regLine0|reg0|dout[12] (
	.clk(\regLine0|regLoad~combout ),
	.d(gnd),
	.asdata(\regLine0|mux0|muxout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \regLine1|mux0|muxout[12]~12 (
// Equation(s):
// \regLine1|mux0|muxout[12]~12_combout  = ( \BBUS[12]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[12]~input_o )) # (\Aregno[1]~input_o )) # (\Aregno[2]~input_o ) ) ) # ( !\BBUS[12]~input_o  & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & 
// (\ABUS[12]~input_o  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[12]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine1|mux0|muxout[12]~12 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N20
dffeas \regLine1|reg0|dout[12] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N51
cyclonev_lcell_comb \regLine0|Abusdr|dataout[12]~40 (
// Equation(s):
// \regLine0|Abusdr|dataout[12]~40_combout  = ( !\regLine0|reg0|dout [12] & ( \regLine1|reg0|dout [12] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & !\Aregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [12] & ( !\regLine1|reg0|dout 
// [12] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [12] & ( !\regLine1|reg0|dout [12] & ( (!\Aregno[2]~input_o  & (\Adrive~input_o  & !\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [12]),
	.dataf(!\regLine1|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[12]~40 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[12]~40 .lut_mask = 64'h2020002020000000;
defparam \regLine0|Abusdr|dataout[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N39
cyclonev_lcell_comb \regLine4|mux0|muxout[12]~12 (
// Equation(s):
// \regLine4|mux0|muxout[12]~12_combout  = ( \BBUS[12]~input_o  & ( (((!\Aregno[2]~input_o ) # (\ABUS[12]~input_o )) # (\Aregno[1]~input_o )) # (\Aregno[0]~input_o ) ) ) # ( !\BBUS[12]~input_o  & ( (!\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & 
// (\ABUS[12]~input_o  & \Aregno[2]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[12]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine4|mux0|muxout[12]~12 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine4|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N41
dffeas \regLine4|reg0|dout[12] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N15
cyclonev_lcell_comb \regLine5|mux0|muxout[12]~12 (
// Equation(s):
// \regLine5|mux0|muxout[12]~12_combout  = ( \BBUS[12]~input_o  & ( (!\Aregno[0]~input_o ) # (((!\Aregno[2]~input_o ) # (\ABUS[12]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[12]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[1]~input_o  & 
// (\ABUS[12]~input_o  & \Aregno[2]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[12]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine5|mux0|muxout[12]~12 .lut_mask = 64'h00040004FFBFFFBF;
defparam \regLine5|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N17
dffeas \regLine5|reg0|dout[12] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N21
cyclonev_lcell_comb \regLine0|Abusdr|dataout[12]~72 (
// Equation(s):
// \regLine0|Abusdr|dataout[12]~72_combout  = ( !\regLine4|reg0|dout [12] & ( \regLine5|reg0|dout [12] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [12] & ( !\regLine5|reg0|dout 
// [12] & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [12] & ( !\regLine5|reg0|dout [12] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [12]),
	.dataf(!\regLine5|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[12]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[12]~72 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[12]~72 .lut_mask = 64'h0030001000200000;
defparam \regLine0|Abusdr|dataout[12]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N39
cyclonev_lcell_comb \regLine6|mux0|muxout[12]~12 (
// Equation(s):
// \regLine6|mux0|muxout[12]~12_combout  = ( \ABUS[12]~input_o  & ( ((!\Aregno[0]~input_o  & (\Aregno[1]~input_o  & \Aregno[2]~input_o ))) # (\BBUS[12]~input_o ) ) ) # ( !\ABUS[12]~input_o  & ( (\BBUS[12]~input_o  & (((!\Aregno[1]~input_o ) # 
// (!\Aregno[2]~input_o )) # (\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\BBUS[12]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\ABUS[12]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[12]~12 .extended_lut = "off";
defparam \regLine6|mux0|muxout[12]~12 .lut_mask = 64'h3331333B3331333B;
defparam \regLine6|mux0|muxout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N41
dffeas \regLine6|reg0|dout[12] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[12] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[12]~41 (
// Equation(s):
// \regLine0|Abusdr|dataout[12]~41_combout  = ( !\regLine0|Abusdr|dataout[12]~72_combout  & ( \regLine6|reg0|dout [12] & ( (\regLine0|Abusdr|dataout[12]~73_combout  & !\regLine0|Abusdr|dataout[12]~40_combout ) ) ) ) # ( 
// !\regLine0|Abusdr|dataout[12]~72_combout  & ( !\regLine6|reg0|dout [12] & ( (!\regLine6|Abusdr_load~combout  & (\regLine0|Abusdr|dataout[12]~73_combout  & !\regLine0|Abusdr|dataout[12]~40_combout )) ) ) )

	.dataa(!\regLine6|Abusdr_load~combout ),
	.datab(!\regLine0|Abusdr|dataout[12]~73_combout ),
	.datac(!\regLine0|Abusdr|dataout[12]~40_combout ),
	.datad(gnd),
	.datae(!\regLine0|Abusdr|dataout[12]~72_combout ),
	.dataf(!\regLine6|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[12]~41 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[12]~41 .lut_mask = 64'h2020000030300000;
defparam \regLine0|Abusdr|dataout[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \BBUS[13]~input (
	.i(BBUS[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[13]~input_o ));
// synopsys translate_off
defparam \BBUS[13]~input .bus_hold = "false";
defparam \BBUS[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \ABUS[13]~input (
	.i(ABUS[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[13]~input_o ));
// synopsys translate_off
defparam \ABUS[13]~input .bus_hold = "false";
defparam \ABUS[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N45
cyclonev_lcell_comb \regLine6|mux0|muxout[13]~13 (
// Equation(s):
// \regLine6|mux0|muxout[13]~13_combout  = ( \Aregno[2]~input_o  & ( (!\Aregno[0]~input_o  & ((!\Aregno[1]~input_o  & (\BBUS[13]~input_o )) # (\Aregno[1]~input_o  & ((\ABUS[13]~input_o ))))) # (\Aregno[0]~input_o  & (((\BBUS[13]~input_o )))) ) ) # ( 
// !\Aregno[2]~input_o  & ( \BBUS[13]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[13]~input_o ),
	.datad(!\ABUS[13]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine6|mux0|muxout[13]~13 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \regLine6|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N47
dffeas \regLine6|reg0|dout[13] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \regLine0|mux0|muxout[13]~13 (
// Equation(s):
// \regLine0|mux0|muxout[13]~13_combout  = ( \BBUS[13]~input_o  & ( \Aregno[0]~input_o  ) ) # ( \BBUS[13]~input_o  & ( !\Aregno[0]~input_o  & ( ((\Aregno[2]~input_o ) # (\ABUS[13]~input_o )) # (\Aregno[1]~input_o ) ) ) ) # ( !\BBUS[13]~input_o  & ( 
// !\Aregno[0]~input_o  & ( (!\Aregno[1]~input_o  & (\ABUS[13]~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[13]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\BBUS[13]~input_o ),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine0|mux0|muxout[13]~13 .lut_mask = 64'h0C003FFF0000FFFF;
defparam \regLine0|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \regLine0|reg0|dout[13] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N27
cyclonev_lcell_comb \regLine1|mux0|muxout[13]~13 (
// Equation(s):
// \regLine1|mux0|muxout[13]~13_combout  = ( \Aregno[1]~input_o  & ( \BBUS[13]~input_o  ) ) # ( !\Aregno[1]~input_o  & ( (!\Aregno[2]~input_o  & ((!\Aregno[0]~input_o  & ((\BBUS[13]~input_o ))) # (\Aregno[0]~input_o  & (\ABUS[13]~input_o )))) # 
// (\Aregno[2]~input_o  & (((\BBUS[13]~input_o )))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\ABUS[13]~input_o ),
	.datad(!\BBUS[13]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine1|mux0|muxout[13]~13 .lut_mask = 64'h02DF02DF00FF00FF;
defparam \regLine1|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N2
dffeas \regLine1|reg0|dout[13] (
	.clk(\regLine1|regLoad~combout ),
	.d(gnd),
	.asdata(\regLine1|mux0|muxout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N57
cyclonev_lcell_comb \regLine0|Abusdr|dataout[13]~42 (
// Equation(s):
// \regLine0|Abusdr|dataout[13]~42_combout  = ( !\regLine0|reg0|dout [13] & ( \regLine1|reg0|dout [13] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & \Adrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [13] & ( !\regLine1|reg0|dout 
// [13] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & (\Aregno[0]~input_o  & \Adrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [13] & ( !\regLine1|reg0|dout [13] & ( (!\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & \Adrive~input_o )) ) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Adrive~input_o ),
	.datae(!\regLine0|reg0|dout [13]),
	.dataf(!\regLine1|reg0|dout [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[13]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[13]~42 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[13]~42 .lut_mask = 64'h0088000800800000;
defparam \regLine0|Abusdr|dataout[13]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N3
cyclonev_lcell_comb \regLine7|mux0|muxout[13]~13 (
// Equation(s):
// \regLine7|mux0|muxout[13]~13_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[13]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & (\BBUS[13]~input_o )) # (\Aregno[2]~input_o  & ((\ABUS[13]~input_o ))))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[13]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[13]~input_o ),
	.datad(!\ABUS[13]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine7|mux0|muxout[13]~13 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \regLine7|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N5
dffeas \regLine7|reg0|dout[13] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N48
cyclonev_lcell_comb \regLine3|mux0|muxout[13]~13 (
// Equation(s):
// \regLine3|mux0|muxout[13]~13_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & (((\BBUS[13]~input_o )))) # (\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\ABUS[13]~input_o ))) # (\Aregno[2]~input_o  & (\BBUS[13]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[13]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[13]~input_o ),
	.datad(!\ABUS[13]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine3|mux0|muxout[13]~13 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \regLine3|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N50
dffeas \regLine3|reg0|dout[13] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \regLine2|mux0|muxout[13]~13 (
// Equation(s):
// \regLine2|mux0|muxout[13]~13_combout  = ( \Aregno[1]~input_o  & ( (!\Aregno[0]~input_o  & ((!\Aregno[2]~input_o  & ((\ABUS[13]~input_o ))) # (\Aregno[2]~input_o  & (\BBUS[13]~input_o )))) # (\Aregno[0]~input_o  & (((\BBUS[13]~input_o )))) ) ) # ( 
// !\Aregno[1]~input_o  & ( \BBUS[13]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[13]~input_o ),
	.datad(!\ABUS[13]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine2|mux0|muxout[13]~13 .lut_mask = 64'h0F0F0F0F078F078F;
defparam \regLine2|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N14
dffeas \regLine2|reg0|dout[13] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \regLine0|Abusdr|dataout[13]~75 (
// Equation(s):
// \regLine0|Abusdr|dataout[13]~75_combout  = ( \regLine2|reg0|dout [13] & ( \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [13] & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [13]))) ) ) ) # ( !\regLine2|reg0|dout [13] & ( 
// \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [13] & (!\regLine2|Abusdr_load~combout  & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [13])))) ) ) ) # ( \regLine2|reg0|dout [13] & ( !\regLine7|Abusdr_load~combout  & ( 
// (!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [13]) ) ) ) # ( !\regLine2|reg0|dout [13] & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine2|Abusdr_load~combout  & ((!\regLine3|Abusdr_load~combout ) # (\regLine3|reg0|dout [13]))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine7|reg0|dout [13]),
	.datac(!\regLine3|reg0|dout [13]),
	.datad(!\regLine2|Abusdr_load~combout ),
	.datae(!\regLine2|reg0|dout [13]),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[13]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[13]~75 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[13]~75 .lut_mask = 64'hAF00AFAF23002323;
defparam \regLine0|Abusdr|dataout[13]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \regLine4|mux0|muxout[13]~13 (
// Equation(s):
// \regLine4|mux0|muxout[13]~13_combout  = ( \BBUS[13]~input_o  & ( (!\Aregno[2]~input_o ) # (((\Aregno[0]~input_o ) # (\ABUS[13]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[13]~input_o  & ( (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & 
// (\ABUS[13]~input_o  & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[13]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine4|mux0|muxout[13]~13 .lut_mask = 64'h04000400BFFFBFFF;
defparam \regLine4|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N38
dffeas \regLine4|reg0|dout[13] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N33
cyclonev_lcell_comb \regLine5|mux0|muxout[13]~13 (
// Equation(s):
// \regLine5|mux0|muxout[13]~13_combout  = ( \Aregno[0]~input_o  & ( (!\Aregno[2]~input_o  & (((\BBUS[13]~input_o )))) # (\Aregno[2]~input_o  & ((!\Aregno[1]~input_o  & ((\ABUS[13]~input_o ))) # (\Aregno[1]~input_o  & (\BBUS[13]~input_o )))) ) ) # ( 
// !\Aregno[0]~input_o  & ( \BBUS[13]~input_o  ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\BBUS[13]~input_o ),
	.datad(!\ABUS[13]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[13]~13 .extended_lut = "off";
defparam \regLine5|mux0|muxout[13]~13 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \regLine5|mux0|muxout[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N35
dffeas \regLine5|reg0|dout[13] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[13] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N15
cyclonev_lcell_comb \regLine0|Abusdr|dataout[13]~74 (
// Equation(s):
// \regLine0|Abusdr|dataout[13]~74_combout  = ( !\regLine4|reg0|dout [13] & ( \regLine5|reg0|dout [13] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [13] & ( !\regLine5|reg0|dout 
// [13] & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [13] & ( !\regLine5|reg0|dout [13] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [13]),
	.dataf(!\regLine5|reg0|dout [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[13]~74 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[13]~74 .lut_mask = 64'h0030001000200000;
defparam \regLine0|Abusdr|dataout[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \regLine0|Abusdr|dataout[13]~43 (
// Equation(s):
// \regLine0|Abusdr|dataout[13]~43_combout  = ( !\regLine0|Abusdr|dataout[13]~74_combout  & ( \regLine6|Abusdr_load~combout  & ( (\regLine6|reg0|dout [13] & (!\regLine0|Abusdr|dataout[13]~42_combout  & \regLine0|Abusdr|dataout[13]~75_combout )) ) ) ) # ( 
// !\regLine0|Abusdr|dataout[13]~74_combout  & ( !\regLine6|Abusdr_load~combout  & ( (!\regLine0|Abusdr|dataout[13]~42_combout  & \regLine0|Abusdr|dataout[13]~75_combout ) ) ) )

	.dataa(!\regLine6|reg0|dout [13]),
	.datab(!\regLine0|Abusdr|dataout[13]~42_combout ),
	.datac(!\regLine0|Abusdr|dataout[13]~75_combout ),
	.datad(gnd),
	.datae(!\regLine0|Abusdr|dataout[13]~74_combout ),
	.dataf(!\regLine6|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[13]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[13]~43 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[13]~43 .lut_mask = 64'h0C0C000004040000;
defparam \regLine0|Abusdr|dataout[13]~43 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \ABUS[14]~input (
	.i(ABUS[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[14]~input_o ));
// synopsys translate_off
defparam \ABUS[14]~input .bus_hold = "false";
defparam \ABUS[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \BBUS[14]~input (
	.i(BBUS[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[14]~input_o ));
// synopsys translate_off
defparam \BBUS[14]~input .bus_hold = "false";
defparam \BBUS[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \regLine7|mux0|muxout[14]~14 (
// Equation(s):
// \regLine7|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[14]~input_o ))) ) ) # ( !\BBUS[14]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & 
// (\ABUS[14]~input_o  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[14]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine7|mux0|muxout[14]~14 .lut_mask = 64'h00010001FFEFFFEF;
defparam \regLine7|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N56
dffeas \regLine7|reg0|dout[14] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N51
cyclonev_lcell_comb \regLine3|mux0|muxout[14]~14 (
// Equation(s):
// \regLine3|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( (!\Aregno[0]~input_o ) # (((!\Aregno[1]~input_o ) # (\ABUS[14]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[14]~input_o  & ( (\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & 
// (\ABUS[14]~input_o  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[14]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine3|mux0|muxout[14]~14 .lut_mask = 64'h00040004FFBFFFBF;
defparam \regLine3|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N53
dffeas \regLine3|reg0|dout[14] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N15
cyclonev_lcell_comb \regLine2|mux0|muxout[14]~14 (
// Equation(s):
// \regLine2|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( (((!\Aregno[1]~input_o ) # (\ABUS[14]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[0]~input_o ) ) ) # ( !\BBUS[14]~input_o  & ( (!\Aregno[0]~input_o  & (!\Aregno[2]~input_o  & 
// (\ABUS[14]~input_o  & \Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[14]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine2|mux0|muxout[14]~14 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine2|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N17
dffeas \regLine2|reg0|dout[14] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N6
cyclonev_lcell_comb \regLine0|Abusdr|dataout[14]~77 (
// Equation(s):
// \regLine0|Abusdr|dataout[14]~77_combout  = ( \regLine2|reg0|dout [14] & ( \regLine2|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine7|Abusdr_load~combout )) # (\regLine7|reg0|dout [14]))) # (\regLine3|Abusdr_load~combout  & 
// (\regLine3|reg0|dout [14] & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [14])))) ) ) ) # ( \regLine2|reg0|dout [14] & ( !\regLine2|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & (((!\regLine7|Abusdr_load~combout )) # 
// (\regLine7|reg0|dout [14]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [14] & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [14])))) ) ) ) # ( !\regLine2|reg0|dout [14] & ( !\regLine2|Abusdr_load~combout  & ( 
// (!\regLine3|Abusdr_load~combout  & (((!\regLine7|Abusdr_load~combout )) # (\regLine7|reg0|dout [14]))) # (\regLine3|Abusdr_load~combout  & (\regLine3|reg0|dout [14] & ((!\regLine7|Abusdr_load~combout ) # (\regLine7|reg0|dout [14])))) ) ) )

	.dataa(!\regLine3|Abusdr_load~combout ),
	.datab(!\regLine7|reg0|dout [14]),
	.datac(!\regLine3|reg0|dout [14]),
	.datad(!\regLine7|Abusdr_load~combout ),
	.datae(!\regLine2|reg0|dout [14]),
	.dataf(!\regLine2|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[14]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[14]~77 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[14]~77 .lut_mask = 64'hAF23AF230000AF23;
defparam \regLine0|Abusdr|dataout[14]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \regLine6|mux0|muxout[14]~14 (
// Equation(s):
// \regLine6|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( (!\Aregno[1]~input_o ) # ((!\Aregno[2]~input_o ) # ((\Aregno[0]~input_o ) # (\ABUS[14]~input_o ))) ) ) # ( !\BBUS[14]~input_o  & ( (\Aregno[1]~input_o  & (\Aregno[2]~input_o  & 
// (\ABUS[14]~input_o  & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[14]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine6|mux0|muxout[14]~14 .lut_mask = 64'h01000100EFFFEFFF;
defparam \regLine6|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N2
dffeas \regLine6|reg0|dout[14] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N51
cyclonev_lcell_comb \regLine4|mux0|muxout[14]~14 (
// Equation(s):
// \regLine4|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( \ABUS[14]~input_o  ) ) # ( !\BBUS[14]~input_o  & ( \ABUS[14]~input_o  & ( (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & !\Aregno[0]~input_o )) ) ) ) # ( \BBUS[14]~input_o  & ( 
// !\ABUS[14]~input_o  & ( (!\Aregno[2]~input_o ) # ((\Aregno[0]~input_o ) # (\Aregno[1]~input_o )) ) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(gnd),
	.datae(!\BBUS[14]~input_o ),
	.dataf(!\ABUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine4|mux0|muxout[14]~14 .lut_mask = 64'h0000BFBF4040FFFF;
defparam \regLine4|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N53
dffeas \regLine4|reg0|dout[14] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \regLine5|mux0|muxout[14]~14 (
// Equation(s):
// \regLine5|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( \ABUS[14]~input_o  ) ) # ( !\BBUS[14]~input_o  & ( \ABUS[14]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & !\Aregno[1]~input_o )) ) ) ) # ( \BBUS[14]~input_o  & ( 
// !\ABUS[14]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # (\Aregno[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[1]~input_o ),
	.datae(!\BBUS[14]~input_o ),
	.dataf(!\ABUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine5|mux0|muxout[14]~14 .lut_mask = 64'h0000FCFF0300FFFF;
defparam \regLine5|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N26
dffeas \regLine5|reg0|dout[14] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N51
cyclonev_lcell_comb \regLine0|Abusdr|dataout[14]~76 (
// Equation(s):
// \regLine0|Abusdr|dataout[14]~76_combout  = ( !\regLine4|reg0|dout [14] & ( \regLine5|reg0|dout [14] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (!\Aregno[0]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [14] & ( !\regLine5|reg0|dout 
// [14] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[0]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [14] & ( !\regLine5|reg0|dout [14] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [14]),
	.dataf(!\regLine5|reg0|dout [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[14]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[14]~76 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[14]~76 .lut_mask = 64'h0022000200200000;
defparam \regLine0|Abusdr|dataout[14]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \regLine0|mux0|muxout[14]~14 (
// Equation(s):
// \regLine0|mux0|muxout[14]~14_combout  = ( \ABUS[14]~input_o  & ( ((!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[14]~input_o ) ) ) # ( !\ABUS[14]~input_o  & ( (\BBUS[14]~input_o  & (((\Aregno[0]~input_o ) # 
// (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\BBUS[14]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine0|mux0|muxout[14]~14 .lut_mask = 64'h007F007F80FF80FF;
defparam \regLine0|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N53
dffeas \regLine0|reg0|dout[14] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \regLine1|mux0|muxout[14]~14 (
// Equation(s):
// \regLine1|mux0|muxout[14]~14_combout  = ( \BBUS[14]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[14]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[14]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & 
// (\ABUS[14]~input_o  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[14]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[14]~14 .extended_lut = "off";
defparam \regLine1|mux0|muxout[14]~14 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N26
dffeas \regLine1|reg0|dout[14] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[14] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[14]~44 (
// Equation(s):
// \regLine0|Abusdr|dataout[14]~44_combout  = ( !\regLine0|reg0|dout [14] & ( \regLine1|reg0|dout [14] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [14] & ( !\regLine1|reg0|dout 
// [14] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (!\Aregno[2]~input_o  & \Aregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [14] & ( !\regLine1|reg0|dout [14] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [14]),
	.dataf(!\regLine1|reg0|dout [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[14]~44 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[14]~44 .lut_mask = 64'h2020002020000000;
defparam \regLine0|Abusdr|dataout[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N9
cyclonev_lcell_comb \regLine0|Abusdr|dataout[14]~45 (
// Equation(s):
// \regLine0|Abusdr|dataout[14]~45_combout  = ( !\regLine0|Abusdr|dataout[14]~76_combout  & ( !\regLine0|Abusdr|dataout[14]~44_combout  & ( (\regLine0|Abusdr|dataout[14]~77_combout  & ((!\regLine6|Abusdr_load~combout ) # (\regLine6|reg0|dout [14]))) ) ) )

	.dataa(!\regLine0|Abusdr|dataout[14]~77_combout ),
	.datab(gnd),
	.datac(!\regLine6|reg0|dout [14]),
	.datad(!\regLine6|Abusdr_load~combout ),
	.datae(!\regLine0|Abusdr|dataout[14]~76_combout ),
	.dataf(!\regLine0|Abusdr|dataout[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[14]~45 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[14]~45 .lut_mask = 64'h5505000000000000;
defparam \regLine0|Abusdr|dataout[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \ABUS[15]~input (
	.i(ABUS[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ABUS[15]~input_o ));
// synopsys translate_off
defparam \ABUS[15]~input .bus_hold = "false";
defparam \ABUS[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \BBUS[15]~input (
	.i(BBUS[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BBUS[15]~input_o ));
// synopsys translate_off
defparam \BBUS[15]~input .bus_hold = "false";
defparam \BBUS[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N15
cyclonev_lcell_comb \regLine7|mux0|muxout[15]~15 (
// Equation(s):
// \regLine7|mux0|muxout[15]~15_combout  = ( \BBUS[15]~input_o  & ( (!\Aregno[0]~input_o ) # ((!\Aregno[2]~input_o ) # ((!\Aregno[1]~input_o ) # (\ABUS[15]~input_o ))) ) ) # ( !\BBUS[15]~input_o  & ( (\Aregno[0]~input_o  & (\Aregno[2]~input_o  & 
// (\Aregno[1]~input_o  & \ABUS[15]~input_o ))) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\ABUS[15]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine7|mux0|muxout[15]~15 .lut_mask = 64'h00010001FEFFFEFF;
defparam \regLine7|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N17
dffeas \regLine7|reg0|dout[15] (
	.clk(\regLine7|regLoad~combout ),
	.d(\regLine7|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine7|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine7|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine7|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N27
cyclonev_lcell_comb \regLine2|mux0|muxout[15]~15 (
// Equation(s):
// \regLine2|mux0|muxout[15]~15_combout  = ( \BBUS[15]~input_o  & ( (!\Aregno[1]~input_o ) # (((\ABUS[15]~input_o ) # (\Aregno[2]~input_o )) # (\Aregno[0]~input_o )) ) ) # ( !\BBUS[15]~input_o  & ( (\Aregno[1]~input_o  & (!\Aregno[0]~input_o  & 
// (!\Aregno[2]~input_o  & \ABUS[15]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[0]~input_o ),
	.datac(!\Aregno[2]~input_o ),
	.datad(!\ABUS[15]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine2|mux0|muxout[15]~15 .lut_mask = 64'h00400040BFFFBFFF;
defparam \regLine2|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N29
dffeas \regLine2|reg0|dout[15] (
	.clk(\regLine2|regLoad~combout ),
	.d(\regLine2|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine2|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine2|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine2|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N51
cyclonev_lcell_comb \regLine3|mux0|muxout[15]~15 (
// Equation(s):
// \regLine3|mux0|muxout[15]~15_combout  = ( \BBUS[15]~input_o  & ( (!\Aregno[1]~input_o ) # (((!\Aregno[0]~input_o ) # (\ABUS[15]~input_o )) # (\Aregno[2]~input_o )) ) ) # ( !\BBUS[15]~input_o  & ( (\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[15]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[15]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine3|mux0|muxout[15]~15 .lut_mask = 64'h00040004FBFFFBFF;
defparam \regLine3|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N53
dffeas \regLine3|reg0|dout[15] (
	.clk(\regLine3|regLoad~combout ),
	.d(\regLine3|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine3|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine3|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine3|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \regLine0|Abusdr|dataout[15]~79 (
// Equation(s):
// \regLine0|Abusdr|dataout[15]~79_combout  = ( \regLine3|reg0|dout [15] & ( \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [15] & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [15]))) ) ) ) # ( !\regLine3|reg0|dout [15] & ( 
// \regLine7|Abusdr_load~combout  & ( (\regLine7|reg0|dout [15] & (!\regLine3|Abusdr_load~combout  & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [15])))) ) ) ) # ( \regLine3|reg0|dout [15] & ( !\regLine7|Abusdr_load~combout  & ( 
// (!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [15]) ) ) ) # ( !\regLine3|reg0|dout [15] & ( !\regLine7|Abusdr_load~combout  & ( (!\regLine3|Abusdr_load~combout  & ((!\regLine2|Abusdr_load~combout ) # (\regLine2|reg0|dout [15]))) ) ) )

	.dataa(!\regLine7|reg0|dout [15]),
	.datab(!\regLine2|Abusdr_load~combout ),
	.datac(!\regLine3|Abusdr_load~combout ),
	.datad(!\regLine2|reg0|dout [15]),
	.datae(!\regLine3|reg0|dout [15]),
	.dataf(!\regLine7|Abusdr_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[15]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[15]~79 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[15]~79 .lut_mask = 64'hC0F0CCFF40504455;
defparam \regLine0|Abusdr|dataout[15]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \regLine0|mux0|muxout[15]~15 (
// Equation(s):
// \regLine0|mux0|muxout[15]~15_combout  = ( \ABUS[15]~input_o  & ( ((!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & !\Aregno[0]~input_o ))) # (\BBUS[15]~input_o ) ) ) # ( !\ABUS[15]~input_o  & ( (\BBUS[15]~input_o  & (((\Aregno[0]~input_o ) # 
// (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\BBUS[15]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\ABUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine0|mux0|muxout[15]~15 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \regLine0|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \regLine0|reg0|dout[15] (
	.clk(\regLine0|regLoad~combout ),
	.d(\regLine0|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine0|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine0|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine0|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N27
cyclonev_lcell_comb \regLine1|mux0|muxout[15]~15 (
// Equation(s):
// \regLine1|mux0|muxout[15]~15_combout  = ( \BBUS[15]~input_o  & ( (((!\Aregno[0]~input_o ) # (\ABUS[15]~input_o )) # (\Aregno[2]~input_o )) # (\Aregno[1]~input_o ) ) ) # ( !\BBUS[15]~input_o  & ( (!\Aregno[1]~input_o  & (!\Aregno[2]~input_o  & 
// (\ABUS[15]~input_o  & \Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Aregno[2]~input_o ),
	.datac(!\ABUS[15]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine1|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine1|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine1|mux0|muxout[15]~15 .lut_mask = 64'h00080008FF7FFF7F;
defparam \regLine1|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N29
dffeas \regLine1|reg0|dout[15] (
	.clk(\regLine1|regLoad~combout ),
	.d(\regLine1|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine1|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine1|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine1|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \regLine0|Abusdr|dataout[15]~46 (
// Equation(s):
// \regLine0|Abusdr|dataout[15]~46_combout  = ( !\regLine0|reg0|dout [15] & ( \regLine1|reg0|dout [15] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (!\Aregno[0]~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [15] & ( !\regLine1|reg0|dout 
// [15] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & (\Aregno[0]~input_o  & !\Aregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [15] & ( !\regLine1|reg0|dout [15] & ( (!\Aregno[1]~input_o  & (\Adrive~input_o  & !\Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[1]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [15]),
	.dataf(!\regLine1|reg0|dout [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[15]~46 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[15]~46 .lut_mask = 64'h2200020020000000;
defparam \regLine0|Abusdr|dataout[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \regLine6|mux0|muxout[15]~15 (
// Equation(s):
// \regLine6|mux0|muxout[15]~15_combout  = ( \Aregno[2]~input_o  & ( (!\Aregno[0]~input_o  & ((!\Aregno[1]~input_o  & ((\BBUS[15]~input_o ))) # (\Aregno[1]~input_o  & (\ABUS[15]~input_o )))) # (\Aregno[0]~input_o  & (((\BBUS[15]~input_o )))) ) ) # ( 
// !\Aregno[2]~input_o  & ( \BBUS[15]~input_o  ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[15]~input_o ),
	.datad(!\BBUS[15]~input_o ),
	.datae(gnd),
	.dataf(!\Aregno[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine6|mux0|muxout[15]~15 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \regLine6|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N44
dffeas \regLine6|reg0|dout[15] (
	.clk(\regLine6|regLoad~combout ),
	.d(\regLine6|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine6|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine6|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine6|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \regLine4|mux0|muxout[15]~15 (
// Equation(s):
// \regLine4|mux0|muxout[15]~15_combout  = ( \BBUS[15]~input_o  & ( (!\Aregno[2]~input_o ) # (((\Aregno[0]~input_o ) # (\ABUS[15]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[15]~input_o  & ( (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & 
// (\ABUS[15]~input_o  & !\Aregno[0]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\ABUS[15]~input_o ),
	.datad(!\Aregno[0]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine4|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine4|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine4|mux0|muxout[15]~15 .lut_mask = 64'h04000400BFFFBFFF;
defparam \regLine4|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N44
dffeas \regLine4|reg0|dout[15] (
	.clk(\regLine4|regLoad~combout ),
	.d(\regLine4|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine4|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine4|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine4|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \regLine5|mux0|muxout[15]~15 (
// Equation(s):
// \regLine5|mux0|muxout[15]~15_combout  = ( \BBUS[15]~input_o  & ( (!\Aregno[2]~input_o ) # (((!\Aregno[0]~input_o ) # (\ABUS[15]~input_o )) # (\Aregno[1]~input_o )) ) ) # ( !\BBUS[15]~input_o  & ( (\Aregno[2]~input_o  & (!\Aregno[1]~input_o  & 
// (\Aregno[0]~input_o  & \ABUS[15]~input_o ))) ) )

	.dataa(!\Aregno[2]~input_o ),
	.datab(!\Aregno[1]~input_o ),
	.datac(!\Aregno[0]~input_o ),
	.datad(!\ABUS[15]~input_o ),
	.datae(gnd),
	.dataf(!\BBUS[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine5|mux0|muxout[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine5|mux0|muxout[15]~15 .extended_lut = "off";
defparam \regLine5|mux0|muxout[15]~15 .lut_mask = 64'h00040004FBFFFBFF;
defparam \regLine5|mux0|muxout[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \regLine5|reg0|dout[15] (
	.clk(\regLine5|regLoad~combout ),
	.d(\regLine5|mux0|muxout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regLine5|reg0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regLine5|reg0|dout[15] .is_wysiwyg = "true";
defparam \regLine5|reg0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \regLine0|Abusdr|dataout[15]~78 (
// Equation(s):
// \regLine0|Abusdr|dataout[15]~78_combout  = ( !\regLine4|reg0|dout [15] & ( \regLine5|reg0|dout [15] & ( (!\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [15] & ( !\regLine5|reg0|dout 
// [15] & ( (\Aregno[0]~input_o  & (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [15] & ( !\regLine5|reg0|dout [15] & ( (\Adrive~input_o  & (!\Aregno[1]~input_o  & \Aregno[2]~input_o )) ) ) )

	.dataa(!\Aregno[0]~input_o ),
	.datab(!\Adrive~input_o ),
	.datac(!\Aregno[1]~input_o ),
	.datad(!\Aregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [15]),
	.dataf(!\regLine5|reg0|dout [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[15]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[15]~78 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[15]~78 .lut_mask = 64'h0030001000200000;
defparam \regLine0|Abusdr|dataout[15]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \regLine0|Abusdr|dataout[15]~47 (
// Equation(s):
// \regLine0|Abusdr|dataout[15]~47_combout  = ( \regLine6|Abusdr_load~combout  & ( !\regLine0|Abusdr|dataout[15]~78_combout  & ( (\regLine0|Abusdr|dataout[15]~79_combout  & (!\regLine0|Abusdr|dataout[15]~46_combout  & \regLine6|reg0|dout [15])) ) ) ) # ( 
// !\regLine6|Abusdr_load~combout  & ( !\regLine0|Abusdr|dataout[15]~78_combout  & ( (\regLine0|Abusdr|dataout[15]~79_combout  & !\regLine0|Abusdr|dataout[15]~46_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Abusdr|dataout[15]~79_combout ),
	.datac(!\regLine0|Abusdr|dataout[15]~46_combout ),
	.datad(!\regLine6|reg0|dout [15]),
	.datae(!\regLine6|Abusdr_load~combout ),
	.dataf(!\regLine0|Abusdr|dataout[15]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Abusdr|dataout[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Abusdr|dataout[15]~47 .extended_lut = "off";
defparam \regLine0|Abusdr|dataout[15]~47 .lut_mask = 64'h3030003000000000;
defparam \regLine0|Abusdr|dataout[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \Bdrive~input (
	.i(Bdrive),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Bdrive~input_o ));
// synopsys translate_off
defparam \Bdrive~input .bus_hold = "false";
defparam \Bdrive~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \regLine2|Bbusdr_load~0 (
// Equation(s):
// \regLine2|Bbusdr_load~0_combout  = ( \Bdrive~input_o  & ( (!\Bregno[0]~input_o  & (\Bregno[1]~input_o  & !\Bregno[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Bregno[0]~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\Bdrive~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine2|Bbusdr_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine2|Bbusdr_load~0 .extended_lut = "off";
defparam \regLine2|Bbusdr_load~0 .lut_mask = 64'h000000000C000C00;
defparam \regLine2|Bbusdr_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \regLine3|Bbusdr_load~0 (
// Equation(s):
// \regLine3|Bbusdr_load~0_combout  = ( \Bdrive~input_o  & ( (\Bregno[1]~input_o  & (\Bregno[0]~input_o  & !\Bregno[2]~input_o )) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[0]~input_o ),
	.datac(gnd),
	.datad(!\Bregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\Bdrive~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine3|Bbusdr_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine3|Bbusdr_load~0 .extended_lut = "off";
defparam \regLine3|Bbusdr_load~0 .lut_mask = 64'h0000000011001100;
defparam \regLine3|Bbusdr_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N57
cyclonev_lcell_comb \regLine7|Bbusdr_load~0 (
// Equation(s):
// \regLine7|Bbusdr_load~0_combout  = ( \Bdrive~input_o  & ( (\Bregno[1]~input_o  & (\Bregno[0]~input_o  & \Bregno[2]~input_o )) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(gnd),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\Bdrive~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine7|Bbusdr_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine7|Bbusdr_load~0 .extended_lut = "off";
defparam \regLine7|Bbusdr_load~0 .lut_mask = 64'h0000000000050005;
defparam \regLine7|Bbusdr_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[0]~49 (
// Equation(s):
// \regLine0|Bbusdr|dataout[0]~49_combout  = ( \regLine7|Bbusdr_load~0_combout  & ( \regLine7|reg0|dout [0] & ( (!\regLine3|reg0|dout [0] & (!\regLine3|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [0])))) # 
// (\regLine3|reg0|dout [0] & (((!\regLine2|Bbusdr_load~0_combout )) # (\regLine2|reg0|dout [0]))) ) ) ) # ( !\regLine7|Bbusdr_load~0_combout  & ( \regLine7|reg0|dout [0] & ( (!\regLine3|reg0|dout [0] & (!\regLine3|Bbusdr_load~0_combout  & 
// ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [0])))) # (\regLine3|reg0|dout [0] & (((!\regLine2|Bbusdr_load~0_combout )) # (\regLine2|reg0|dout [0]))) ) ) ) # ( !\regLine7|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [0] & ( 
// (!\regLine3|reg0|dout [0] & (!\regLine3|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [0])))) # (\regLine3|reg0|dout [0] & (((!\regLine2|Bbusdr_load~0_combout )) # (\regLine2|reg0|dout [0]))) ) ) )

	.dataa(!\regLine3|reg0|dout [0]),
	.datab(!\regLine2|reg0|dout [0]),
	.datac(!\regLine2|Bbusdr_load~0_combout ),
	.datad(!\regLine3|Bbusdr_load~0_combout ),
	.datae(!\regLine7|Bbusdr_load~0_combout ),
	.dataf(!\regLine7|reg0|dout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[0]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[0]~49 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[0]~49 .lut_mask = 64'hF3510000F351F351;
defparam \regLine0|Bbusdr|dataout[0]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N21
cyclonev_lcell_comb \regLine6|Bbusdr_load~0 (
// Equation(s):
// \regLine6|Bbusdr_load~0_combout  = ( \Bdrive~input_o  & ( (\Bregno[1]~input_o  & (!\Bregno[0]~input_o  & \Bregno[2]~input_o )) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(gnd),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(gnd),
	.dataf(!\Bdrive~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine6|Bbusdr_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine6|Bbusdr_load~0 .extended_lut = "off";
defparam \regLine6|Bbusdr_load~0 .lut_mask = 64'h0000000000500050;
defparam \regLine6|Bbusdr_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[0]~16 (
// Equation(s):
// \regLine0|Bbusdr|dataout[0]~16_combout  = ( !\regLine0|reg0|dout [0] & ( \regLine1|reg0|dout [0] & ( (!\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [0] & ( !\regLine1|reg0|dout [0] 
// & ( (\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [0] & ( !\regLine1|reg0|dout [0] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bregno[2]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine0|reg0|dout [0]),
	.dataf(!\regLine1|reg0|dout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[0]~16 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[0]~16 .lut_mask = 64'h00C0004000800000;
defparam \regLine0|Bbusdr|dataout[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[0]~48 (
// Equation(s):
// \regLine0|Bbusdr|dataout[0]~48_combout  = ( !\regLine4|reg0|dout [0] & ( \regLine5|reg0|dout [0] & ( (!\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine4|reg0|dout [0] & ( !\regLine5|reg0|dout [0] 
// & ( (\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [0] & ( !\regLine5|reg0|dout [0] & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bregno[2]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine4|reg0|dout [0]),
	.dataf(!\regLine5|reg0|dout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[0]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[0]~48 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[0]~48 .lut_mask = 64'h000C000400080000;
defparam \regLine0|Bbusdr|dataout[0]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[0]~17 (
// Equation(s):
// \regLine0|Bbusdr|dataout[0]~17_combout  = ( !\regLine0|Bbusdr|dataout[0]~48_combout  & ( (\regLine0|Bbusdr|dataout[0]~49_combout  & (!\regLine0|Bbusdr|dataout[0]~16_combout  & ((!\regLine6|Bbusdr_load~0_combout ) # (\regLine6|reg0|dout [0])))) ) )

	.dataa(!\regLine6|reg0|dout [0]),
	.datab(!\regLine0|Bbusdr|dataout[0]~49_combout ),
	.datac(!\regLine6|Bbusdr_load~0_combout ),
	.datad(!\regLine0|Bbusdr|dataout[0]~16_combout ),
	.datae(gnd),
	.dataf(!\regLine0|Bbusdr|dataout[0]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[0]~17 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[0]~17 .lut_mask = 64'h3100310000000000;
defparam \regLine0|Bbusdr|dataout[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N51
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[1]~50 (
// Equation(s):
// \regLine0|Bbusdr|dataout[1]~50_combout  = ( !\regLine4|reg0|dout [1] & ( \regLine5|reg0|dout [1] & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine4|reg0|dout [1] & ( !\regLine5|reg0|dout [1] 
// & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & (\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [1] & ( !\regLine5|reg0|dout [1] & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine4|reg0|dout [1]),
	.dataf(!\regLine5|reg0|dout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[1]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[1]~50 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[1]~50 .lut_mask = 64'h0022000200200000;
defparam \regLine0|Bbusdr|dataout[1]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N57
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[1]~18 (
// Equation(s):
// \regLine0|Bbusdr|dataout[1]~18_combout  = ( !\regLine0|reg0|dout [1] & ( \regLine1|reg0|dout [1] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [1] & ( !\regLine1|reg0|dout [1] 
// & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [1] & ( !\regLine1|reg0|dout [1] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine0|reg0|dout [1]),
	.dataf(!\regLine1|reg0|dout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[1]~18 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[1]~18 .lut_mask = 64'h0088000800800000;
defparam \regLine0|Bbusdr|dataout[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[1]~51 (
// Equation(s):
// \regLine0|Bbusdr|dataout[1]~51_combout  = ( \regLine2|reg0|dout [1] & ( \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [1] & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [1]))) ) ) ) # ( !\regLine2|reg0|dout [1] & ( 
// \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [1] & (!\regLine2|Bbusdr_load~0_combout  & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [1])))) ) ) ) # ( \regLine2|reg0|dout [1] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [1]) ) ) ) # ( !\regLine2|reg0|dout [1] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine2|Bbusdr_load~0_combout  & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [1]))) ) ) )

	.dataa(!\regLine7|Bbusdr_load~0_combout ),
	.datab(!\regLine3|reg0|dout [1]),
	.datac(!\regLine2|Bbusdr_load~0_combout ),
	.datad(!\regLine7|reg0|dout [1]),
	.datae(!\regLine2|reg0|dout [1]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[1]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[1]~51 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[1]~51 .lut_mask = 64'hA0F0AAFF20302233;
defparam \regLine0|Bbusdr|dataout[1]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[1]~19 (
// Equation(s):
// \regLine0|Bbusdr|dataout[1]~19_combout  = ( \regLine0|Bbusdr|dataout[1]~51_combout  & ( \regLine6|Bbusdr_load~0_combout  & ( (\regLine6|reg0|dout [1] & (!\regLine0|Bbusdr|dataout[1]~50_combout  & !\regLine0|Bbusdr|dataout[1]~18_combout )) ) ) ) # ( 
// \regLine0|Bbusdr|dataout[1]~51_combout  & ( !\regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[1]~50_combout  & !\regLine0|Bbusdr|dataout[1]~18_combout ) ) ) )

	.dataa(!\regLine6|reg0|dout [1]),
	.datab(!\regLine0|Bbusdr|dataout[1]~50_combout ),
	.datac(!\regLine0|Bbusdr|dataout[1]~18_combout ),
	.datad(gnd),
	.datae(!\regLine0|Bbusdr|dataout[1]~51_combout ),
	.dataf(!\regLine6|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[1]~19 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[1]~19 .lut_mask = 64'h0000C0C000004040;
defparam \regLine0|Bbusdr|dataout[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[2]~52 (
// Equation(s):
// \regLine0|Bbusdr|dataout[2]~52_combout  = ( !\regLine4|reg0|dout [2] & ( \regLine5|reg0|dout [2] & ( (!\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & \Bregno[2]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [2] & ( !\regLine5|reg0|dout [2] 
// & ( (\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & \Bregno[2]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [2] & ( !\regLine5|reg0|dout [2] & ( (!\Bregno[1]~input_o  & (\Bdrive~input_o  & \Bregno[2]~input_o )) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(!\regLine4|reg0|dout [2]),
	.dataf(!\regLine5|reg0|dout [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[2]~52 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[2]~52 .lut_mask = 64'h000C000400080000;
defparam \regLine0|Bbusdr|dataout[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N12
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[2]~53 (
// Equation(s):
// \regLine0|Bbusdr|dataout[2]~53_combout  = ( \regLine7|reg0|dout [2] & ( \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [2] & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [2]))) ) ) ) # ( !\regLine7|reg0|dout [2] & ( 
// \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [2] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [2])))) ) ) ) # ( \regLine7|reg0|dout [2] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [2]) ) ) ) # ( !\regLine7|reg0|dout [2] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [2]))) ) ) )

	.dataa(!\regLine2|reg0|dout [2]),
	.datab(!\regLine3|reg0|dout [2]),
	.datac(!\regLine2|Bbusdr_load~0_combout ),
	.datad(!\regLine7|Bbusdr_load~0_combout ),
	.datae(!\regLine7|reg0|dout [2]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[2]~53 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[2]~53 .lut_mask = 64'hF500F5F531003131;
defparam \regLine0|Bbusdr|dataout[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[2]~20 (
// Equation(s):
// \regLine0|Bbusdr|dataout[2]~20_combout  = ( !\regLine0|reg0|dout [2] & ( \regLine1|reg0|dout [2] & ( (!\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & !\Bregno[2]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [2] & ( !\regLine1|reg0|dout [2] 
// & ( (\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & !\Bregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [2] & ( !\regLine1|reg0|dout [2] & ( (!\Bregno[1]~input_o  & (\Bdrive~input_o  & !\Bregno[2]~input_o )) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [2]),
	.dataf(!\regLine1|reg0|dout [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[2]~20 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[2]~20 .lut_mask = 64'h0C00040008000000;
defparam \regLine0|Bbusdr|dataout[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[2]~21 (
// Equation(s):
// \regLine0|Bbusdr|dataout[2]~21_combout  = ( !\regLine0|Bbusdr|dataout[2]~20_combout  & ( \regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[2]~52_combout  & (\regLine6|reg0|dout [2] & \regLine0|Bbusdr|dataout[2]~53_combout )) ) ) ) # ( 
// !\regLine0|Bbusdr|dataout[2]~20_combout  & ( !\regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[2]~52_combout  & \regLine0|Bbusdr|dataout[2]~53_combout ) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[2]~52_combout ),
	.datab(!\regLine6|reg0|dout [2]),
	.datac(!\regLine0|Bbusdr|dataout[2]~53_combout ),
	.datad(gnd),
	.datae(!\regLine0|Bbusdr|dataout[2]~20_combout ),
	.dataf(!\regLine6|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[2]~21 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[2]~21 .lut_mask = 64'h0A0A000002020000;
defparam \regLine0|Bbusdr|dataout[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[3]~22 (
// Equation(s):
// \regLine0|Bbusdr|dataout[3]~22_combout  = ( !\regLine0|reg0|dout [3] & ( \regLine1|reg0|dout [3] & ( (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [3] & ( !\regLine1|reg0|dout [3] 
// & ( (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [3] & ( !\regLine1|reg0|dout [3] & ( (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [3]),
	.dataf(!\regLine1|reg0|dout [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[3]~22 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[3]~22 .lut_mask = 64'h0808000808000000;
defparam \regLine0|Bbusdr|dataout[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[3]~54 (
// Equation(s):
// \regLine0|Bbusdr|dataout[3]~54_combout  = ( !\regLine4|reg0|dout [3] & ( \regLine5|reg0|dout [3] & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [3] & ( !\regLine5|reg0|dout [3] 
// & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (\Bdrive~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [3] & ( !\regLine5|reg0|dout [3] & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [3]),
	.dataf(!\regLine5|reg0|dout [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[3]~54 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[3]~54 .lut_mask = 64'h0404000404000000;
defparam \regLine0|Bbusdr|dataout[3]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[3]~55 (
// Equation(s):
// \regLine0|Bbusdr|dataout[3]~55_combout  = ( \regLine7|Bbusdr_load~0_combout  & ( \regLine3|Bbusdr_load~0_combout  & ( (\regLine7|reg0|dout [3] & (\regLine3|reg0|dout [3] & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [3])))) ) ) ) # ( 
// !\regLine7|Bbusdr_load~0_combout  & ( \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [3] & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [3]))) ) ) ) # ( \regLine7|Bbusdr_load~0_combout  & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (\regLine7|reg0|dout [3] & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [3]))) ) ) ) # ( !\regLine7|Bbusdr_load~0_combout  & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [3]) ) ) )

	.dataa(!\regLine7|reg0|dout [3]),
	.datab(!\regLine2|reg0|dout [3]),
	.datac(!\regLine2|Bbusdr_load~0_combout ),
	.datad(!\regLine3|reg0|dout [3]),
	.datae(!\regLine7|Bbusdr_load~0_combout ),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[3]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[3]~55 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[3]~55 .lut_mask = 64'hF3F3515100F30051;
defparam \regLine0|Bbusdr|dataout[3]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[3]~23 (
// Equation(s):
// \regLine0|Bbusdr|dataout[3]~23_combout  = ( !\regLine0|Bbusdr|dataout[3]~54_combout  & ( \regLine0|Bbusdr|dataout[3]~55_combout  & ( (!\regLine0|Bbusdr|dataout[3]~22_combout  & ((!\regLine6|Bbusdr_load~0_combout ) # (\regLine6|reg0|dout [3]))) ) ) )

	.dataa(!\regLine6|Bbusdr_load~0_combout ),
	.datab(!\regLine0|Bbusdr|dataout[3]~22_combout ),
	.datac(!\regLine6|reg0|dout [3]),
	.datad(gnd),
	.datae(!\regLine0|Bbusdr|dataout[3]~54_combout ),
	.dataf(!\regLine0|Bbusdr|dataout[3]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[3]~23 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[3]~23 .lut_mask = 64'h000000008C8C0000;
defparam \regLine0|Bbusdr|dataout[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[4]~24 (
// Equation(s):
// \regLine0|Bbusdr|dataout[4]~24_combout  = ( !\regLine0|reg0|dout [4] & ( \regLine1|reg0|dout [4] & ( (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (!\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [4] & ( !\regLine1|reg0|dout [4] 
// & ( (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [4] & ( !\regLine1|reg0|dout [4] & ( (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine0|reg0|dout [4]),
	.dataf(!\regLine1|reg0|dout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[4]~24 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[4]~24 .lut_mask = 64'h0088000800800000;
defparam \regLine0|Bbusdr|dataout[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[4]~57 (
// Equation(s):
// \regLine0|Bbusdr|dataout[4]~57_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine2|reg0|dout [4] & ( (!\regLine7|Bbusdr_load~0_combout  & (((!\regLine3|Bbusdr_load~0_combout )) # (\regLine3|reg0|dout [4]))) # (\regLine7|Bbusdr_load~0_combout  & 
// (\regLine7|reg0|dout [4] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [4])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( \regLine2|reg0|dout [4] & ( (!\regLine7|Bbusdr_load~0_combout  & (((!\regLine3|Bbusdr_load~0_combout )) # 
// (\regLine3|reg0|dout [4]))) # (\regLine7|Bbusdr_load~0_combout  & (\regLine7|reg0|dout [4] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [4])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine2|reg0|dout [4] & ( 
// (!\regLine7|Bbusdr_load~0_combout  & (((!\regLine3|Bbusdr_load~0_combout )) # (\regLine3|reg0|dout [4]))) # (\regLine7|Bbusdr_load~0_combout  & (\regLine7|reg0|dout [4] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [4])))) ) ) )

	.dataa(!\regLine7|Bbusdr_load~0_combout ),
	.datab(!\regLine3|reg0|dout [4]),
	.datac(!\regLine3|Bbusdr_load~0_combout ),
	.datad(!\regLine7|reg0|dout [4]),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine2|reg0|dout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[4]~57 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[4]~57 .lut_mask = 64'hA2F30000A2F3A2F3;
defparam \regLine0|Bbusdr|dataout[4]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N57
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[4]~56 (
// Equation(s):
// \regLine0|Bbusdr|dataout[4]~56_combout  = ( !\regLine4|reg0|dout [4] & ( \regLine5|reg0|dout [4] & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (!\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine4|reg0|dout [4] & ( !\regLine5|reg0|dout [4] 
// & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & (\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [4] & ( !\regLine5|reg0|dout [4] & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bregno[1]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine4|reg0|dout [4]),
	.dataf(!\regLine5|reg0|dout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[4]~56 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[4]~56 .lut_mask = 64'h0044000400400000;
defparam \regLine0|Bbusdr|dataout[4]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[4]~25 (
// Equation(s):
// \regLine0|Bbusdr|dataout[4]~25_combout  = ( \regLine6|reg0|dout [4] & ( \regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[4]~24_combout  & (\regLine0|Bbusdr|dataout[4]~57_combout  & !\regLine0|Bbusdr|dataout[4]~56_combout )) ) ) ) # ( 
// \regLine6|reg0|dout [4] & ( !\regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[4]~24_combout  & (\regLine0|Bbusdr|dataout[4]~57_combout  & !\regLine0|Bbusdr|dataout[4]~56_combout )) ) ) ) # ( !\regLine6|reg0|dout [4] & ( 
// !\regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[4]~24_combout  & (\regLine0|Bbusdr|dataout[4]~57_combout  & !\regLine0|Bbusdr|dataout[4]~56_combout )) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[4]~24_combout ),
	.datab(gnd),
	.datac(!\regLine0|Bbusdr|dataout[4]~57_combout ),
	.datad(!\regLine0|Bbusdr|dataout[4]~56_combout ),
	.datae(!\regLine6|reg0|dout [4]),
	.dataf(!\regLine6|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[4]~25 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[4]~25 .lut_mask = 64'h0A000A0000000A00;
defparam \regLine0|Bbusdr|dataout[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[5]~59 (
// Equation(s):
// \regLine0|Bbusdr|dataout[5]~59_combout  = ( \regLine7|reg0|dout [5] & ( \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [5] & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [5]))) ) ) ) # ( !\regLine7|reg0|dout [5] & ( 
// \regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|Bbusdr_load~0_combout  & (\regLine3|reg0|dout [5] & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [5])))) ) ) ) # ( \regLine7|reg0|dout [5] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [5]) ) ) ) # ( !\regLine7|reg0|dout [5] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [5]))) ) ) )

	.dataa(!\regLine7|Bbusdr_load~0_combout ),
	.datab(!\regLine2|reg0|dout [5]),
	.datac(!\regLine2|Bbusdr_load~0_combout ),
	.datad(!\regLine3|reg0|dout [5]),
	.datae(!\regLine7|reg0|dout [5]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[5]~59 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[5]~59 .lut_mask = 64'hA2A2F3F300A200F3;
defparam \regLine0|Bbusdr|dataout[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N39
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[5]~26 (
// Equation(s):
// \regLine0|Bbusdr|dataout[5]~26_combout  = ( !\regLine0|reg0|dout [5] & ( \regLine1|reg0|dout [5] & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [5] & ( !\regLine1|reg0|dout [5] 
// & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & (\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [5] & ( !\regLine1|reg0|dout [5] & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bdrive~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine0|reg0|dout [5]),
	.dataf(!\regLine1|reg0|dout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[5]~26 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[5]~26 .lut_mask = 64'h4400040040000000;
defparam \regLine0|Bbusdr|dataout[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N27
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[5]~58 (
// Equation(s):
// \regLine0|Bbusdr|dataout[5]~58_combout  = ( !\regLine4|reg0|dout [5] & ( \regLine5|reg0|dout [5] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [5] & ( !\regLine5|reg0|dout [5] 
// & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [5] & ( !\regLine5|reg0|dout [5] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bdrive~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [5]),
	.dataf(!\regLine5|reg0|dout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[5]~58 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[5]~58 .lut_mask = 64'h1100010010000000;
defparam \regLine0|Bbusdr|dataout[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[5]~27 (
// Equation(s):
// \regLine0|Bbusdr|dataout[5]~27_combout  = ( !\regLine0|Bbusdr|dataout[5]~58_combout  & ( \regLine6|Bbusdr_load~0_combout  & ( (\regLine0|Bbusdr|dataout[5]~59_combout  & (\regLine6|reg0|dout [5] & !\regLine0|Bbusdr|dataout[5]~26_combout )) ) ) ) # ( 
// !\regLine0|Bbusdr|dataout[5]~58_combout  & ( !\regLine6|Bbusdr_load~0_combout  & ( (\regLine0|Bbusdr|dataout[5]~59_combout  & !\regLine0|Bbusdr|dataout[5]~26_combout ) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[5]~59_combout ),
	.datab(gnd),
	.datac(!\regLine6|reg0|dout [5]),
	.datad(!\regLine0|Bbusdr|dataout[5]~26_combout ),
	.datae(!\regLine0|Bbusdr|dataout[5]~58_combout ),
	.dataf(!\regLine6|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[5]~27 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[5]~27 .lut_mask = 64'h5500000005000000;
defparam \regLine0|Bbusdr|dataout[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N48
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[6]~60 (
// Equation(s):
// \regLine0|Bbusdr|dataout[6]~60_combout  = ( !\regLine4|reg0|dout [6] & ( \regLine5|reg0|dout [6] & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [6] & ( !\regLine5|reg0|dout [6] 
// & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & (\Bdrive~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [6] & ( !\regLine5|reg0|dout [6] & ( (!\Bregno[1]~input_o  & (\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [6]),
	.dataf(!\regLine5|reg0|dout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[6]~60 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[6]~60 .lut_mask = 64'h0202000202000000;
defparam \regLine0|Bbusdr|dataout[6]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[6]~28 (
// Equation(s):
// \regLine0|Bbusdr|dataout[6]~28_combout  = ( !\regLine0|reg0|dout [6] & ( \regLine1|reg0|dout [6] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [6] & ( !\regLine1|reg0|dout [6] 
// & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (\Bdrive~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [6] & ( !\regLine1|reg0|dout [6] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [6]),
	.dataf(!\regLine1|reg0|dout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[6]~28 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[6]~28 .lut_mask = 64'h0808000808000000;
defparam \regLine0|Bbusdr|dataout[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[6]~61 (
// Equation(s):
// \regLine0|Bbusdr|dataout[6]~61_combout  = ( \regLine3|reg0|dout [6] & ( \regLine3|Bbusdr_load~0_combout  & ( (!\regLine2|reg0|dout [6] & (!\regLine2|Bbusdr_load~0_combout  & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [6])))) # 
// (\regLine2|reg0|dout [6] & (((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [6])))) ) ) ) # ( \regLine3|reg0|dout [6] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine2|reg0|dout [6] & (!\regLine2|Bbusdr_load~0_combout  & 
// ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [6])))) # (\regLine2|reg0|dout [6] & (((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [6])))) ) ) ) # ( !\regLine3|reg0|dout [6] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine2|reg0|dout [6] & (!\regLine2|Bbusdr_load~0_combout  & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [6])))) # (\regLine2|reg0|dout [6] & (((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [6])))) ) ) )

	.dataa(!\regLine2|reg0|dout [6]),
	.datab(!\regLine2|Bbusdr_load~0_combout ),
	.datac(!\regLine7|reg0|dout [6]),
	.datad(!\regLine7|Bbusdr_load~0_combout ),
	.datae(!\regLine3|reg0|dout [6]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[6]~61 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[6]~61 .lut_mask = 64'hDD0DDD0D0000DD0D;
defparam \regLine0|Bbusdr|dataout[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[6]~29 (
// Equation(s):
// \regLine0|Bbusdr|dataout[6]~29_combout  = ( !\regLine0|Bbusdr|dataout[6]~28_combout  & ( \regLine0|Bbusdr|dataout[6]~61_combout  & ( (!\regLine0|Bbusdr|dataout[6]~60_combout  & ((!\regLine6|Bbusdr_load~0_combout ) # (\regLine6|reg0|dout [6]))) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[6]~60_combout ),
	.datab(!\regLine6|Bbusdr_load~0_combout ),
	.datac(!\regLine6|reg0|dout [6]),
	.datad(gnd),
	.datae(!\regLine0|Bbusdr|dataout[6]~28_combout ),
	.dataf(!\regLine0|Bbusdr|dataout[6]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[6]~29 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[6]~29 .lut_mask = 64'h000000008A8A0000;
defparam \regLine0|Bbusdr|dataout[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[7]~63 (
// Equation(s):
// \regLine0|Bbusdr|dataout[7]~63_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine2|reg0|dout [7] & ( (!\regLine7|reg0|dout [7] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [7])))) # 
// (\regLine7|reg0|dout [7] & (((!\regLine3|Bbusdr_load~0_combout )) # (\regLine3|reg0|dout [7]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( \regLine2|reg0|dout [7] & ( (!\regLine7|reg0|dout [7] & (!\regLine7|Bbusdr_load~0_combout  & 
// ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [7])))) # (\regLine7|reg0|dout [7] & (((!\regLine3|Bbusdr_load~0_combout )) # (\regLine3|reg0|dout [7]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine2|reg0|dout [7] & ( 
// (!\regLine7|reg0|dout [7] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [7])))) # (\regLine7|reg0|dout [7] & (((!\regLine3|Bbusdr_load~0_combout )) # (\regLine3|reg0|dout [7]))) ) ) )

	.dataa(!\regLine7|reg0|dout [7]),
	.datab(!\regLine3|reg0|dout [7]),
	.datac(!\regLine3|Bbusdr_load~0_combout ),
	.datad(!\regLine7|Bbusdr_load~0_combout ),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine2|reg0|dout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[7]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[7]~63 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[7]~63 .lut_mask = 64'hF3510000F351F351;
defparam \regLine0|Bbusdr|dataout[7]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[7]~62 (
// Equation(s):
// \regLine0|Bbusdr|dataout[7]~62_combout  = ( !\regLine4|reg0|dout [7] & ( \regLine5|reg0|dout [7] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [7] & ( !\regLine5|reg0|dout [7] 
// & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [7] & ( !\regLine5|reg0|dout [7] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bdrive~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [7]),
	.dataf(!\regLine5|reg0|dout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[7]~62 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[7]~62 .lut_mask = 64'h1010001010000000;
defparam \regLine0|Bbusdr|dataout[7]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[7]~30 (
// Equation(s):
// \regLine0|Bbusdr|dataout[7]~30_combout  = ( !\regLine0|reg0|dout [7] & ( \regLine1|reg0|dout [7] & ( (!\Bregno[0]~input_o  & (\Bdrive~input_o  & (!\Bregno[2]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [7] & ( !\regLine1|reg0|dout [7] 
// & ( (\Bregno[0]~input_o  & (\Bdrive~input_o  & (!\Bregno[2]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [7] & ( !\regLine1|reg0|dout [7] & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[2]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine0|reg0|dout [7]),
	.dataf(!\regLine1|reg0|dout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[7]~30 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[7]~30 .lut_mask = 64'h3000100020000000;
defparam \regLine0|Bbusdr|dataout[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N12
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[7]~31 (
// Equation(s):
// \regLine0|Bbusdr|dataout[7]~31_combout  = ( \regLine6|Bbusdr_load~0_combout  & ( \regLine6|reg0|dout [7] & ( (\regLine0|Bbusdr|dataout[7]~63_combout  & (!\regLine0|Bbusdr|dataout[7]~62_combout  & !\regLine0|Bbusdr|dataout[7]~30_combout )) ) ) ) # ( 
// !\regLine6|Bbusdr_load~0_combout  & ( \regLine6|reg0|dout [7] & ( (\regLine0|Bbusdr|dataout[7]~63_combout  & (!\regLine0|Bbusdr|dataout[7]~62_combout  & !\regLine0|Bbusdr|dataout[7]~30_combout )) ) ) ) # ( !\regLine6|Bbusdr_load~0_combout  & ( 
// !\regLine6|reg0|dout [7] & ( (\regLine0|Bbusdr|dataout[7]~63_combout  & (!\regLine0|Bbusdr|dataout[7]~62_combout  & !\regLine0|Bbusdr|dataout[7]~30_combout )) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[7]~63_combout ),
	.datab(!\regLine0|Bbusdr|dataout[7]~62_combout ),
	.datac(!\regLine0|Bbusdr|dataout[7]~30_combout ),
	.datad(gnd),
	.datae(!\regLine6|Bbusdr_load~0_combout ),
	.dataf(!\regLine6|reg0|dout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[7]~31 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[7]~31 .lut_mask = 64'h4040000040404040;
defparam \regLine0|Bbusdr|dataout[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[8]~32 (
// Equation(s):
// \regLine0|Bbusdr|dataout[8]~32_combout  = ( !\regLine0|reg0|dout [8] & ( \regLine1|reg0|dout [8] & ( (!\Bregno[0]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & !\Bregno[2]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [8] & ( !\regLine1|reg0|dout [8] 
// & ( (\Bregno[0]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & !\Bregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [8] & ( !\regLine1|reg0|dout [8] & ( (\Bdrive~input_o  & (!\Bregno[1]~input_o  & !\Bregno[2]~input_o )) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [8]),
	.dataf(!\regLine1|reg0|dout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[8]~32 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[8]~32 .lut_mask = 64'h3000100020000000;
defparam \regLine0|Bbusdr|dataout[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[8]~64 (
// Equation(s):
// \regLine0|Bbusdr|dataout[8]~64_combout  = ( !\regLine4|reg0|dout [8] & ( \regLine5|reg0|dout [8] & ( (\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine4|reg0|dout [8] & ( !\regLine5|reg0|dout [8] 
// & ( (\Bregno[2]~input_o  & (\Bregno[0]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [8] & ( !\regLine5|reg0|dout [8] & ( (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bregno[0]~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine4|reg0|dout [8]),
	.dataf(!\regLine5|reg0|dout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[8]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[8]~64 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[8]~64 .lut_mask = 64'h0050001000400000;
defparam \regLine0|Bbusdr|dataout[8]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N48
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[8]~65 (
// Equation(s):
// \regLine0|Bbusdr|dataout[8]~65_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine7|reg0|dout [8] & ( (\regLine2|reg0|dout [8] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [8]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( 
// \regLine7|reg0|dout [8] & ( (!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [8]) ) ) ) # ( \regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [8] & ( (!\regLine7|Bbusdr_load~0_combout  & (\regLine2|reg0|dout [8] & 
// ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [8])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [8] & ( (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [8]))) ) ) )

	.dataa(!\regLine3|reg0|dout [8]),
	.datab(!\regLine7|Bbusdr_load~0_combout ),
	.datac(!\regLine3|Bbusdr_load~0_combout ),
	.datad(!\regLine2|reg0|dout [8]),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine7|reg0|dout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[8]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[8]~65 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[8]~65 .lut_mask = 64'hC4C400C4F5F500F5;
defparam \regLine0|Bbusdr|dataout[8]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[8]~33 (
// Equation(s):
// \regLine0|Bbusdr|dataout[8]~33_combout  = ( \regLine6|reg0|dout [8] & ( \regLine0|Bbusdr|dataout[8]~65_combout  & ( (!\regLine0|Bbusdr|dataout[8]~32_combout  & !\regLine0|Bbusdr|dataout[8]~64_combout ) ) ) ) # ( !\regLine6|reg0|dout [8] & ( 
// \regLine0|Bbusdr|dataout[8]~65_combout  & ( (!\regLine0|Bbusdr|dataout[8]~32_combout  & (!\regLine0|Bbusdr|dataout[8]~64_combout  & !\regLine6|Bbusdr_load~0_combout )) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[8]~32_combout ),
	.datab(gnd),
	.datac(!\regLine0|Bbusdr|dataout[8]~64_combout ),
	.datad(!\regLine6|Bbusdr_load~0_combout ),
	.datae(!\regLine6|reg0|dout [8]),
	.dataf(!\regLine0|Bbusdr|dataout[8]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[8]~33 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[8]~33 .lut_mask = 64'h00000000A000A0A0;
defparam \regLine0|Bbusdr|dataout[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[9]~66 (
// Equation(s):
// \regLine0|Bbusdr|dataout[9]~66_combout  = ( !\regLine4|reg0|dout [9] & ( \regLine5|reg0|dout [9] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [9] & ( !\regLine5|reg0|dout [9] 
// & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [9] & ( !\regLine5|reg0|dout [9] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bdrive~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [9]),
	.dataf(!\regLine5|reg0|dout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[9]~66 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[9]~66 .lut_mask = 64'h1010001010000000;
defparam \regLine0|Bbusdr|dataout[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[9]~67 (
// Equation(s):
// \regLine0|Bbusdr|dataout[9]~67_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine7|reg0|dout [9] & ( (\regLine2|reg0|dout [9] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [9]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( 
// \regLine7|reg0|dout [9] & ( (!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [9]) ) ) ) # ( \regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [9] & ( (\regLine2|reg0|dout [9] & (!\regLine7|Bbusdr_load~0_combout  & 
// ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [9])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [9] & ( (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [9]))) ) ) )

	.dataa(!\regLine2|reg0|dout [9]),
	.datab(!\regLine3|reg0|dout [9]),
	.datac(!\regLine7|Bbusdr_load~0_combout ),
	.datad(!\regLine3|Bbusdr_load~0_combout ),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine7|reg0|dout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[9]~67 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[9]~67 .lut_mask = 64'hF0305010FF335511;
defparam \regLine0|Bbusdr|dataout[9]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[9]~34 (
// Equation(s):
// \regLine0|Bbusdr|dataout[9]~34_combout  = ( !\regLine0|reg0|dout [9] & ( \regLine1|reg0|dout [9] & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [9] & ( !\regLine1|reg0|dout [9] 
// & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & (!\Bregno[1]~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [9] & ( !\regLine1|reg0|dout [9] & ( (\Bdrive~input_o  & (!\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bdrive~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [9]),
	.dataf(!\regLine1|reg0|dout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[9]~34 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[9]~34 .lut_mask = 64'h4040004040000000;
defparam \regLine0|Bbusdr|dataout[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[9]~35 (
// Equation(s):
// \regLine0|Bbusdr|dataout[9]~35_combout  = ( \regLine6|Bbusdr_load~0_combout  & ( (\regLine6|reg0|dout [9] & (!\regLine0|Bbusdr|dataout[9]~66_combout  & (\regLine0|Bbusdr|dataout[9]~67_combout  & !\regLine0|Bbusdr|dataout[9]~34_combout ))) ) ) # ( 
// !\regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[9]~66_combout  & (\regLine0|Bbusdr|dataout[9]~67_combout  & !\regLine0|Bbusdr|dataout[9]~34_combout )) ) )

	.dataa(!\regLine6|reg0|dout [9]),
	.datab(!\regLine0|Bbusdr|dataout[9]~66_combout ),
	.datac(!\regLine0|Bbusdr|dataout[9]~67_combout ),
	.datad(!\regLine0|Bbusdr|dataout[9]~34_combout ),
	.datae(gnd),
	.dataf(!\regLine6|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[9]~35 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[9]~35 .lut_mask = 64'h0C000C0004000400;
defparam \regLine0|Bbusdr|dataout[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[10]~36 (
// Equation(s):
// \regLine0|Bbusdr|dataout[10]~36_combout  = ( !\regLine0|reg0|dout [10] & ( \regLine1|reg0|dout [10] & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [10] & ( !\regLine1|reg0|dout 
// [10] & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [10] & ( !\regLine1|reg0|dout [10] & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [10]),
	.dataf(!\regLine1|reg0|dout [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[10]~36 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[10]~36 .lut_mask = 64'h2020002020000000;
defparam \regLine0|Bbusdr|dataout[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[10]~69 (
// Equation(s):
// \regLine0|Bbusdr|dataout[10]~69_combout  = ( \regLine3|reg0|dout [10] & ( \regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|reg0|dout [10] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [10])))) # 
// (\regLine7|reg0|dout [10] & (((!\regLine2|Bbusdr_load~0_combout )) # (\regLine2|reg0|dout [10]))) ) ) ) # ( \regLine3|reg0|dout [10] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|reg0|dout [10] & (!\regLine7|Bbusdr_load~0_combout  & 
// ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [10])))) # (\regLine7|reg0|dout [10] & (((!\regLine2|Bbusdr_load~0_combout )) # (\regLine2|reg0|dout [10]))) ) ) ) # ( !\regLine3|reg0|dout [10] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine7|reg0|dout [10] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [10])))) # (\regLine7|reg0|dout [10] & (((!\regLine2|Bbusdr_load~0_combout )) # (\regLine2|reg0|dout [10]))) ) ) )

	.dataa(!\regLine7|reg0|dout [10]),
	.datab(!\regLine2|reg0|dout [10]),
	.datac(!\regLine2|Bbusdr_load~0_combout ),
	.datad(!\regLine7|Bbusdr_load~0_combout ),
	.datae(!\regLine3|reg0|dout [10]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[10]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[10]~69 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[10]~69 .lut_mask = 64'hF351F3510000F351;
defparam \regLine0|Bbusdr|dataout[10]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[10]~68 (
// Equation(s):
// \regLine0|Bbusdr|dataout[10]~68_combout  = ( !\regLine4|reg0|dout [10] & ( \regLine5|reg0|dout [10] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [10] & ( !\regLine5|reg0|dout 
// [10] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [10] & ( !\regLine5|reg0|dout [10] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [10]),
	.dataf(!\regLine5|reg0|dout [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[10]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[10]~68 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[10]~68 .lut_mask = 64'h1010001010000000;
defparam \regLine0|Bbusdr|dataout[10]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[10]~37 (
// Equation(s):
// \regLine0|Bbusdr|dataout[10]~37_combout  = ( !\regLine0|Bbusdr|dataout[10]~68_combout  & ( (!\regLine0|Bbusdr|dataout[10]~36_combout  & (\regLine0|Bbusdr|dataout[10]~69_combout  & ((!\regLine6|Bbusdr_load~0_combout ) # (\regLine6|reg0|dout [10])))) ) )

	.dataa(!\regLine6|Bbusdr_load~0_combout ),
	.datab(!\regLine0|Bbusdr|dataout[10]~36_combout ),
	.datac(!\regLine6|reg0|dout [10]),
	.datad(!\regLine0|Bbusdr|dataout[10]~69_combout ),
	.datae(gnd),
	.dataf(!\regLine0|Bbusdr|dataout[10]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[10]~37 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[10]~37 .lut_mask = 64'h008C008C00000000;
defparam \regLine0|Bbusdr|dataout[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[11]~71 (
// Equation(s):
// \regLine0|Bbusdr|dataout[11]~71_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine3|reg0|dout [11] & ( (\regLine2|reg0|dout [11] & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [11]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( 
// \regLine3|reg0|dout [11] & ( (!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [11]) ) ) ) # ( \regLine2|Bbusdr_load~0_combout  & ( !\regLine3|reg0|dout [11] & ( (\regLine2|reg0|dout [11] & (!\regLine3|Bbusdr_load~0_combout  & 
// ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [11])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine3|reg0|dout [11] & ( (!\regLine3|Bbusdr_load~0_combout  & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [11]))) ) ) 
// )

	.dataa(!\regLine7|Bbusdr_load~0_combout ),
	.datab(!\regLine2|reg0|dout [11]),
	.datac(!\regLine7|reg0|dout [11]),
	.datad(!\regLine3|Bbusdr_load~0_combout ),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine3|reg0|dout [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[11]~71 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[11]~71 .lut_mask = 64'hAF002300AFAF2323;
defparam \regLine0|Bbusdr|dataout[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[11]~70 (
// Equation(s):
// \regLine0|Bbusdr|dataout[11]~70_combout  = ( !\regLine4|reg0|dout [11] & ( \regLine5|reg0|dout [11] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [11] & ( !\regLine5|reg0|dout 
// [11] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[1]~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [11] & ( !\regLine5|reg0|dout [11] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[1]~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine4|reg0|dout [11]),
	.dataf(!\regLine5|reg0|dout [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[11]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[11]~70 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[11]~70 .lut_mask = 64'h1010001010000000;
defparam \regLine0|Bbusdr|dataout[11]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[11]~38 (
// Equation(s):
// \regLine0|Bbusdr|dataout[11]~38_combout  = ( \regLine0|reg0|dout [11] & ( !\Bregno[1]~input_o  & ( (\Bregno[0]~input_o  & (!\Bregno[2]~input_o  & (!\regLine1|reg0|dout [11] & \Bdrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [11] & ( !\Bregno[1]~input_o  
// & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & ((!\Bregno[0]~input_o ) # (!\regLine1|reg0|dout [11])))) ) ) )

	.dataa(!\Bregno[0]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\regLine1|reg0|dout [11]),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine0|reg0|dout [11]),
	.dataf(!\Bregno[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[11]~38 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[11]~38 .lut_mask = 64'h00C8004000000000;
defparam \regLine0|Bbusdr|dataout[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[11]~39 (
// Equation(s):
// \regLine0|Bbusdr|dataout[11]~39_combout  = ( \regLine6|Bbusdr_load~0_combout  & ( \regLine6|reg0|dout [11] & ( (\regLine0|Bbusdr|dataout[11]~71_combout  & (!\regLine0|Bbusdr|dataout[11]~70_combout  & !\regLine0|Bbusdr|dataout[11]~38_combout )) ) ) ) # ( 
// !\regLine6|Bbusdr_load~0_combout  & ( \regLine6|reg0|dout [11] & ( (\regLine0|Bbusdr|dataout[11]~71_combout  & (!\regLine0|Bbusdr|dataout[11]~70_combout  & !\regLine0|Bbusdr|dataout[11]~38_combout )) ) ) ) # ( !\regLine6|Bbusdr_load~0_combout  & ( 
// !\regLine6|reg0|dout [11] & ( (\regLine0|Bbusdr|dataout[11]~71_combout  & (!\regLine0|Bbusdr|dataout[11]~70_combout  & !\regLine0|Bbusdr|dataout[11]~38_combout )) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[11]~71_combout ),
	.datab(!\regLine0|Bbusdr|dataout[11]~70_combout ),
	.datac(!\regLine0|Bbusdr|dataout[11]~38_combout ),
	.datad(gnd),
	.datae(!\regLine6|Bbusdr_load~0_combout ),
	.dataf(!\regLine6|reg0|dout [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[11]~39 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[11]~39 .lut_mask = 64'h4040000040404040;
defparam \regLine0|Bbusdr|dataout[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N24
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[12]~73 (
// Equation(s):
// \regLine0|Bbusdr|dataout[12]~73_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine7|reg0|dout [12] & ( (\regLine2|reg0|dout [12] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [12]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( 
// \regLine7|reg0|dout [12] & ( (!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [12]) ) ) ) # ( \regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [12] & ( (\regLine2|reg0|dout [12] & (!\regLine7|Bbusdr_load~0_combout  & 
// ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [12])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [12] & ( (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [12]))) ) ) 
// )

	.dataa(!\regLine3|reg0|dout [12]),
	.datab(!\regLine2|reg0|dout [12]),
	.datac(!\regLine3|Bbusdr_load~0_combout ),
	.datad(!\regLine7|Bbusdr_load~0_combout ),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine7|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[12]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[12]~73 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[12]~73 .lut_mask = 64'hF5003100F5F53131;
defparam \regLine0|Bbusdr|dataout[12]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N27
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[12]~72 (
// Equation(s):
// \regLine0|Bbusdr|dataout[12]~72_combout  = ( !\regLine4|reg0|dout [12] & ( \regLine5|reg0|dout [12] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [12] & ( !\regLine5|reg0|dout 
// [12] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [12] & ( !\regLine5|reg0|dout [12] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [12]),
	.dataf(!\regLine5|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[12]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[12]~72 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[12]~72 .lut_mask = 64'h1100010010000000;
defparam \regLine0|Bbusdr|dataout[12]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N9
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[12]~40 (
// Equation(s):
// \regLine0|Bbusdr|dataout[12]~40_combout  = ( !\regLine0|reg0|dout [12] & ( \regLine1|reg0|dout [12] & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [12] & ( !\regLine1|reg0|dout 
// [12] & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & (\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [12] & ( !\regLine1|reg0|dout [12] & ( (!\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine0|reg0|dout [12]),
	.dataf(!\regLine1|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[12]~40 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[12]~40 .lut_mask = 64'h2200020020000000;
defparam \regLine0|Bbusdr|dataout[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[12]~41 (
// Equation(s):
// \regLine0|Bbusdr|dataout[12]~41_combout  = ( \regLine6|Bbusdr_load~0_combout  & ( \regLine6|reg0|dout [12] & ( (\regLine0|Bbusdr|dataout[12]~73_combout  & (!\regLine0|Bbusdr|dataout[12]~72_combout  & !\regLine0|Bbusdr|dataout[12]~40_combout )) ) ) ) # ( 
// !\regLine6|Bbusdr_load~0_combout  & ( \regLine6|reg0|dout [12] & ( (\regLine0|Bbusdr|dataout[12]~73_combout  & (!\regLine0|Bbusdr|dataout[12]~72_combout  & !\regLine0|Bbusdr|dataout[12]~40_combout )) ) ) ) # ( !\regLine6|Bbusdr_load~0_combout  & ( 
// !\regLine6|reg0|dout [12] & ( (\regLine0|Bbusdr|dataout[12]~73_combout  & (!\regLine0|Bbusdr|dataout[12]~72_combout  & !\regLine0|Bbusdr|dataout[12]~40_combout )) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Bbusdr|dataout[12]~73_combout ),
	.datac(!\regLine0|Bbusdr|dataout[12]~72_combout ),
	.datad(!\regLine0|Bbusdr|dataout[12]~40_combout ),
	.datae(!\regLine6|Bbusdr_load~0_combout ),
	.dataf(!\regLine6|reg0|dout [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[12]~41 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[12]~41 .lut_mask = 64'h3000000030003000;
defparam \regLine0|Bbusdr|dataout[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N48
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[13]~42 (
// Equation(s):
// \regLine0|Bbusdr|dataout[13]~42_combout  = ( \regLine0|reg0|dout [13] & ( \Bdrive~input_o  & ( (!\Bregno[1]~input_o  & (!\regLine1|reg0|dout [13] & (\Bregno[0]~input_o  & !\Bregno[2]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [13] & ( \Bdrive~input_o  & ( 
// (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & ((!\regLine1|reg0|dout [13]) # (!\Bregno[0]~input_o )))) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\regLine1|reg0|dout [13]),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[2]~input_o ),
	.datae(!\regLine0|reg0|dout [13]),
	.dataf(!\Bdrive~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[13]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[13]~42 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[13]~42 .lut_mask = 64'h00000000A8000800;
defparam \regLine0|Bbusdr|dataout[13]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N57
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[13]~74 (
// Equation(s):
// \regLine0|Bbusdr|dataout[13]~74_combout  = ( !\regLine4|reg0|dout [13] & ( \regLine5|reg0|dout [13] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (!\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [13] & ( !\regLine5|reg0|dout 
// [13] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & (\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [13] & ( !\regLine5|reg0|dout [13] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bdrive~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [13]),
	.dataf(!\regLine5|reg0|dout [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[13]~74 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[13]~74 .lut_mask = 64'h1100010010000000;
defparam \regLine0|Bbusdr|dataout[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[13]~75 (
// Equation(s):
// \regLine0|Bbusdr|dataout[13]~75_combout  = ( \regLine2|reg0|dout [13] & ( \regLine3|Bbusdr_load~0_combout  & ( (\regLine3|reg0|dout [13] & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [13]))) ) ) ) # ( !\regLine2|reg0|dout [13] & ( 
// \regLine3|Bbusdr_load~0_combout  & ( (!\regLine2|Bbusdr_load~0_combout  & (\regLine3|reg0|dout [13] & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [13])))) ) ) ) # ( \regLine2|reg0|dout [13] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [13]) ) ) ) # ( !\regLine2|reg0|dout [13] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine2|Bbusdr_load~0_combout  & ((!\regLine7|Bbusdr_load~0_combout ) # (\regLine7|reg0|dout [13]))) ) ) )

	.dataa(!\regLine7|Bbusdr_load~0_combout ),
	.datab(!\regLine2|Bbusdr_load~0_combout ),
	.datac(!\regLine3|reg0|dout [13]),
	.datad(!\regLine7|reg0|dout [13]),
	.datae(!\regLine2|reg0|dout [13]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[13]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[13]~75 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[13]~75 .lut_mask = 64'h88CCAAFF080C0A0F;
defparam \regLine0|Bbusdr|dataout[13]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N54
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[13]~43 (
// Equation(s):
// \regLine0|Bbusdr|dataout[13]~43_combout  = ( \regLine0|Bbusdr|dataout[13]~75_combout  & ( \regLine6|reg0|dout [13] & ( (!\regLine0|Bbusdr|dataout[13]~42_combout  & !\regLine0|Bbusdr|dataout[13]~74_combout ) ) ) ) # ( 
// \regLine0|Bbusdr|dataout[13]~75_combout  & ( !\regLine6|reg0|dout [13] & ( (!\regLine0|Bbusdr|dataout[13]~42_combout  & (!\regLine0|Bbusdr|dataout[13]~74_combout  & !\regLine6|Bbusdr_load~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Bbusdr|dataout[13]~42_combout ),
	.datac(!\regLine0|Bbusdr|dataout[13]~74_combout ),
	.datad(!\regLine6|Bbusdr_load~0_combout ),
	.datae(!\regLine0|Bbusdr|dataout[13]~75_combout ),
	.dataf(!\regLine6|reg0|dout [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[13]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[13]~43 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[13]~43 .lut_mask = 64'h0000C0000000C0C0;
defparam \regLine0|Bbusdr|dataout[13]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[14]~44 (
// Equation(s):
// \regLine0|Bbusdr|dataout[14]~44_combout  = ( !\regLine0|reg0|dout [14] & ( \regLine1|reg0|dout [14] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[0]~input_o ))) ) ) ) # ( \regLine0|reg0|dout [14] & ( !\regLine1|reg0|dout 
// [14] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (\Bdrive~input_o  & \Bregno[0]~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [14] & ( !\regLine1|reg0|dout [14] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[0]~input_o ),
	.datae(!\regLine0|reg0|dout [14]),
	.dataf(!\regLine1|reg0|dout [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[14]~44 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[14]~44 .lut_mask = 64'h0808000808000000;
defparam \regLine0|Bbusdr|dataout[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[14]~77 (
// Equation(s):
// \regLine0|Bbusdr|dataout[14]~77_combout  = ( \regLine2|Bbusdr_load~0_combout  & ( \regLine7|reg0|dout [14] & ( (\regLine2|reg0|dout [14] & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [14]))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( 
// \regLine7|reg0|dout [14] & ( (!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [14]) ) ) ) # ( \regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [14] & ( (\regLine2|reg0|dout [14] & (!\regLine7|Bbusdr_load~0_combout  & 
// ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [14])))) ) ) ) # ( !\regLine2|Bbusdr_load~0_combout  & ( !\regLine7|reg0|dout [14] & ( (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine3|Bbusdr_load~0_combout ) # (\regLine3|reg0|dout [14]))) ) ) 
// )

	.dataa(!\regLine3|reg0|dout [14]),
	.datab(!\regLine2|reg0|dout [14]),
	.datac(!\regLine3|Bbusdr_load~0_combout ),
	.datad(!\regLine7|Bbusdr_load~0_combout ),
	.datae(!\regLine2|Bbusdr_load~0_combout ),
	.dataf(!\regLine7|reg0|dout [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[14]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[14]~77 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[14]~77 .lut_mask = 64'hF5003100F5F53131;
defparam \regLine0|Bbusdr|dataout[14]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N27
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[14]~76 (
// Equation(s):
// \regLine0|Bbusdr|dataout[14]~76_combout  = ( !\regLine4|reg0|dout [14] & ( \regLine5|reg0|dout [14] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [14] & ( !\regLine5|reg0|dout 
// [14] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & (\Bregno[0]~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [14] & ( !\regLine5|reg0|dout [14] & ( (\Bdrive~input_o  & (\Bregno[2]~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bdrive~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [14]),
	.dataf(!\regLine5|reg0|dout [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[14]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[14]~76 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[14]~76 .lut_mask = 64'h1100010010000000;
defparam \regLine0|Bbusdr|dataout[14]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N39
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[14]~45 (
// Equation(s):
// \regLine0|Bbusdr|dataout[14]~45_combout  = ( !\regLine0|Bbusdr|dataout[14]~76_combout  & ( \regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[14]~44_combout  & (\regLine6|reg0|dout [14] & \regLine0|Bbusdr|dataout[14]~77_combout )) ) ) ) # ( 
// !\regLine0|Bbusdr|dataout[14]~76_combout  & ( !\regLine6|Bbusdr_load~0_combout  & ( (!\regLine0|Bbusdr|dataout[14]~44_combout  & \regLine0|Bbusdr|dataout[14]~77_combout ) ) ) )

	.dataa(!\regLine0|Bbusdr|dataout[14]~44_combout ),
	.datab(!\regLine6|reg0|dout [14]),
	.datac(!\regLine0|Bbusdr|dataout[14]~77_combout ),
	.datad(gnd),
	.datae(!\regLine0|Bbusdr|dataout[14]~76_combout ),
	.dataf(!\regLine6|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[14]~45 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[14]~45 .lut_mask = 64'h0A0A000002020000;
defparam \regLine0|Bbusdr|dataout[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[15]~79 (
// Equation(s):
// \regLine0|Bbusdr|dataout[15]~79_combout  = ( \regLine3|reg0|dout [15] & ( \regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|reg0|dout [15] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [15])))) # 
// (\regLine7|reg0|dout [15] & ((!\regLine2|Bbusdr_load~0_combout ) # ((\regLine2|reg0|dout [15])))) ) ) ) # ( \regLine3|reg0|dout [15] & ( !\regLine3|Bbusdr_load~0_combout  & ( (!\regLine7|reg0|dout [15] & (!\regLine7|Bbusdr_load~0_combout  & 
// ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [15])))) # (\regLine7|reg0|dout [15] & ((!\regLine2|Bbusdr_load~0_combout ) # ((\regLine2|reg0|dout [15])))) ) ) ) # ( !\regLine3|reg0|dout [15] & ( !\regLine3|Bbusdr_load~0_combout  & ( 
// (!\regLine7|reg0|dout [15] & (!\regLine7|Bbusdr_load~0_combout  & ((!\regLine2|Bbusdr_load~0_combout ) # (\regLine2|reg0|dout [15])))) # (\regLine7|reg0|dout [15] & ((!\regLine2|Bbusdr_load~0_combout ) # ((\regLine2|reg0|dout [15])))) ) ) )

	.dataa(!\regLine7|reg0|dout [15]),
	.datab(!\regLine2|Bbusdr_load~0_combout ),
	.datac(!\regLine7|Bbusdr_load~0_combout ),
	.datad(!\regLine2|reg0|dout [15]),
	.datae(!\regLine3|reg0|dout [15]),
	.dataf(!\regLine3|Bbusdr_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[15]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[15]~79 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[15]~79 .lut_mask = 64'hC4F5C4F50000C4F5;
defparam \regLine0|Bbusdr|dataout[15]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N3
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[15]~78 (
// Equation(s):
// \regLine0|Bbusdr|dataout[15]~78_combout  = ( !\regLine4|reg0|dout [15] & ( \regLine5|reg0|dout [15] & ( (\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( \regLine4|reg0|dout [15] & ( !\regLine5|reg0|dout 
// [15] & ( (\Bregno[2]~input_o  & (\Bregno[0]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o ))) ) ) ) # ( !\regLine4|reg0|dout [15] & ( !\regLine5|reg0|dout [15] & ( (\Bregno[2]~input_o  & (\Bdrive~input_o  & !\Bregno[1]~input_o )) ) ) )

	.dataa(!\Bregno[2]~input_o ),
	.datab(!\Bregno[0]~input_o ),
	.datac(!\Bdrive~input_o ),
	.datad(!\Bregno[1]~input_o ),
	.datae(!\regLine4|reg0|dout [15]),
	.dataf(!\regLine5|reg0|dout [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[15]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[15]~78 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[15]~78 .lut_mask = 64'h0500010004000000;
defparam \regLine0|Bbusdr|dataout[15]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N33
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[15]~46 (
// Equation(s):
// \regLine0|Bbusdr|dataout[15]~46_combout  = ( !\regLine0|reg0|dout [15] & ( \regLine1|reg0|dout [15] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (!\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( \regLine0|reg0|dout [15] & ( !\regLine1|reg0|dout 
// [15] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & (\Bregno[0]~input_o  & \Bdrive~input_o ))) ) ) ) # ( !\regLine0|reg0|dout [15] & ( !\regLine1|reg0|dout [15] & ( (!\Bregno[1]~input_o  & (!\Bregno[2]~input_o  & \Bdrive~input_o )) ) ) )

	.dataa(!\Bregno[1]~input_o ),
	.datab(!\Bregno[2]~input_o ),
	.datac(!\Bregno[0]~input_o ),
	.datad(!\Bdrive~input_o ),
	.datae(!\regLine0|reg0|dout [15]),
	.dataf(!\regLine1|reg0|dout [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[15]~46 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[15]~46 .lut_mask = 64'h0088000800800000;
defparam \regLine0|Bbusdr|dataout[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N12
cyclonev_lcell_comb \regLine0|Bbusdr|dataout[15]~47 (
// Equation(s):
// \regLine0|Bbusdr|dataout[15]~47_combout  = ( \regLine6|reg0|dout [15] & ( !\regLine0|Bbusdr|dataout[15]~46_combout  & ( (\regLine0|Bbusdr|dataout[15]~79_combout  & !\regLine0|Bbusdr|dataout[15]~78_combout ) ) ) ) # ( !\regLine6|reg0|dout [15] & ( 
// !\regLine0|Bbusdr|dataout[15]~46_combout  & ( (\regLine0|Bbusdr|dataout[15]~79_combout  & (!\regLine0|Bbusdr|dataout[15]~78_combout  & !\regLine6|Bbusdr_load~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\regLine0|Bbusdr|dataout[15]~79_combout ),
	.datac(!\regLine0|Bbusdr|dataout[15]~78_combout ),
	.datad(!\regLine6|Bbusdr_load~0_combout ),
	.datae(!\regLine6|reg0|dout [15]),
	.dataf(!\regLine0|Bbusdr|dataout[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regLine0|Bbusdr|dataout[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regLine0|Bbusdr|dataout[15]~47 .extended_lut = "off";
defparam \regLine0|Bbusdr|dataout[15]~47 .lut_mask = 64'h3000303000000000;
defparam \regLine0|Bbusdr|dataout[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y57_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
