From 301fd38aad1c8a5577f2313fb7249e15bf059fa7 Mon Sep 17 00:00:00 2001
From: User <user@example.com>
Date: Sun, 22 Dec 2024 23:11:26 +0100
Subject: [PATCH 10/10] Enable build on 6.11

---
 .../0001-Add-mellowfly-geminipi.patch         | 308 ++++++++++++++++++
 ...-Add-mellowfly-geminipi-m2we-support.patch |  58 ++++
 .../sunxi-6.11/0005-Add-gpio-line-names.patch |  84 +++++
 3 files changed, 450 insertions(+)
 create mode 100644 userpatches/kernel/archive/sunxi-6.11/0001-Add-mellowfly-geminipi.patch
 create mode 100644 userpatches/kernel/archive/sunxi-6.11/0002-Add-mellowfly-geminipi-m2we-support.patch
 create mode 100644 userpatches/kernel/archive/sunxi-6.11/0005-Add-gpio-line-names.patch

diff --git a/userpatches/kernel/archive/sunxi-6.11/0001-Add-mellowfly-geminipi.patch b/userpatches/kernel/archive/sunxi-6.11/0001-Add-mellowfly-geminipi.patch
new file mode 100644
index 000000000..16b033937
--- /dev/null
+++ b/userpatches/kernel/archive/sunxi-6.11/0001-Add-mellowfly-geminipi.patch
@@ -0,0 +1,308 @@
+From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
+From: John Doe <john.doe@somewhere.on.planet>
+Date: Wed, 13 Dec 2023 15:44:11 +0000
+Subject: Patching kernel sunxi64 files arch/arm64/boot/dts/allwinner/Makefile
+ arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+
+Signed-off-by: John Doe <john.doe@somewhere.on.planet>
+---
+ arch/arm64/boot/dts/allwinner/Makefile                         |   1 +
+ arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts | 272 ++++++++++
+ 2 files changed, 273 insertions(+)
+
+diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile
+index 83ab07b7f18a..de3c7d311e93 100644
+--- a/arch/arm64/boot/dts/allwinner/Makefile
++++ b/arch/arm64/boot/dts/allwinner/Makefile
+@@ -27,10 +27,11 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus-v1.2.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-emlid-neutis-n5-devboard.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-libretech-all-h3-cc.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-libretech-all-h3-it.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-libretech-all-h5-cc.dtb
++dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-mellowfly-geminipi.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-neo2.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-neo2-v1.1.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-neo-plus2.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-neo-core2.dtb
+ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-nanopi-r1s-h5.dtb
+diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+new file mode 100644
+--- /dev/null
++++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+@@ -0,0 +1,272 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++// Copyright (C) 2016 ARM Ltd.
++// Copyright (C) 2018 Hauke Mehrtens <hauke@hauke-m.de>
++// Copyright (C) 2022 Xiaokui Zhao <xiaok@zxkxz.cn>
++
++/dts-v1/;
++#include "sun50i-h5.dtsi"
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/input/input.h>
++#include <dt-bindings/pinctrl/sun4i-a10.h>
++
++/ {
++	model = "Mellow Fly Gemini / Pi";
++	compatible = "allwinner,sun50i-h5";
++
++	aliases {
++		ethernet0 = &emac;
++		serial0 = &uart0;
++
++		spi0 = "/soc/spi@01c68000";
++		spi1 = "/soc/spi@01c69000";
++	};
++
++	chosen {
++		stdout-path = "serial0:115200n8";
++        framebuffer-hdmi {
++            status = "okay";
++            format = "x8r8g8b8";
++            stride = <7680>;
++            width = <1920>;
++            height = <1080>;
++        };
++	};
++
++	leds {
++		compatible = "gpio-leds";
++
++        status_disk {
++			label = "mellowfly:green:disk";
++			linux,default-trigger = "mmc0";
++            // USR_LED - PG11
++			gpios = <&pio 6 11 GPIO_ACTIVE_HIGH>;
++		};
++
++		status_pwr {
++			label = "mellowfly:green:pwr";
++            // GPIOL10/PWR-LED - PL10
++			gpios = <&r_pio 0 10 GPIO_ACTIVE_HIGH>;
++			default-state = "on";
++		};
++
++		status_sys {
++			label = "mellowfly:green:sys";
++			linux,default-trigger = "heartbeat";
++            // GPIOA10/STATUS-LED - PA10
++			gpios = <&pio 0 10 GPIO_ACTIVE_HIGH>;
++		};
++
++
++	};
++
++	reg_gmac_3v3: gmac-3v3 {
++		compatible = "regulator-fixed";
++		regulator-name = "gmac-3v3";
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		startup-delay-us = <100000>;
++		enable-active-high;
++        // PD6 doesnt connect to anything
++		gpio = <&pio 3 6 GPIO_ACTIVE_HIGH>; 
++	};
++
++
++	reg_vcc1v2: vcc1v2 {
++		compatible = "regulator-fixed";
++		regulator-name = "vcc1v2";
++        // The schematic says this should be 1.2V, but the reference dts is set to  3300000, this is most likely wrong
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		regulator-always-on;
++		regulator-boot-on;
++		vin-supply = <&reg_vcc5v0>;
++        // GPIOL8/PWR-STB - PL8
++		gpio = <&r_pio 0 8 GPIO_ACTIVE_HIGH>; /* PL8 */
++		enable-active-high;
++	};
++
++	reg_vcc3v3: vcc3v3 {
++		compatible = "regulator-fixed";
++		regulator-name = "vcc3v3";
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		vin-supply = <&reg_vcc5v0>;
++	};
++
++	reg_vcc5v0: vcc5v0 {
++		compatible = "regulator-fixed";
++		regulator-name = "vcc5v0";
++		regulator-min-microvolt = <5000000>;
++		regulator-max-microvolt = <5000000>;
++	};
++
++	reg_vcc_dram: vcc-dram {
++		compatible = "regulator-fixed";
++		regulator-name = "vcc-dram";
++		regulator-min-microvolt = <1500000>;
++		regulator-max-microvolt = <1500000>;
++		regulator-always-on;
++		regulator-boot-on;
++		vin-supply = <&reg_vcc5v0>;
++        // GPIOL9/PWR-DRAM - PL9
++        gpio = <&r_pio 0 9 GPIO_ACTIVE_HIGH>; 
++		enable-active-high;
++	};
++
++	reg_vcc_io: vcc-io {
++		compatible = "regulator-fixed";
++		regulator-name = "vcc-io";
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		regulator-always-on;
++		regulator-boot-on;
++		vin-supply = <&reg_vcc3v3>;
++        // Nonsense, PL5 doesn't connect to anything
++		gpio = <&r_pio 0 5 GPIO_ACTIVE_LOW>; 
++	};
++
++	reg_vdd_cpux: vdd-cpux {
++		compatible = "regulator-fixed";
++		regulator-name = "vdd-cpux";
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		regulator-always-on;
++		regulator-boot-on;
++		vin-supply = <&reg_vcc5v0>;
++		gpio = <&r_pio 0 8 GPIO_ACTIVE_HIGH>; /* PL8 */
++		enable-active-high;
++	};
++};
++
++&ehci0 {
++	status = "okay";
++};
++
++&ehci1 {
++	status = "okay";
++};
++
++&emac {
++	phy-handle = <&int_mii_phy>;
++	phy-mode = "mii";
++	allwinner,leds-active-low;
++	status = "okay";
++};
++
++&mmc0 {
++	vmmc-supply = <&reg_vcc3v3>;
++	bus-width = <4>;
++    // SDC0-DET - PF6
++	cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; 
++	status = "okay";
++};
++
++
++&mmc2 {
++	pinctrl-names = "default";
++	pinctrl-0 = <&mmc2_8bit_pins>;
++	vmmc-supply = <&reg_vcc_io>;
++	bus-width = <8>;
++	non-removable;
++	status = "okay";
++};
++
++&pio {
++    spi0_cs_pins: spi0_cs_pins {
++        pins = "PC3", "PA18";
++        function = "gpio_out";
++    };
++
++	spi1_cs_pins: spi1_cs_pins {
++		pins = "PA13", "PA19";
++		function = "gpio_out";
++	};
++};
++&spi0  {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	status = "okay";
++
++	pinctrl-names = "default";
++	pinctrl-0 = <&spi0_pins &spi0_cs_pins>;
++    
++    // CORE_SPI0_CS - PC3, 12C1_SCL - PA18
++	cs-gpios = <&pio 2 3 GPIO_ACTIVE_HIGH>, <&pio 0 18 GPIO_ACTIVE_HIGH>;
++
++	spidev@0{
++		compatible = "spidev";
++		status = "okay";
++		reg = <0>;
++		spi-max-frequency = <1000000>;
++	};
++
++    spidev@1{
++		compatible = "spidev";
++		status = "okay";
++		reg = <1>;
++		spi-max-frequency = <1000000>;
++	};
++};
++
++&spi1  {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	status = "okay";
++
++	pinctrl-names = "default";
++	pinctrl-0 = <&spi1_pins &spi1_cs_pins>;
++    // UART3_TX - PA13, I2C1_SDA - PA19
++	cs-gpios = <&pio 0 13 GPIO_ACTIVE_HIGH>, <&pio 0 19 GPIO_ACTIVE_HIGH>;
++
++	spidev@0{
++		compatible = "spidev";
++		status = "okay";
++		reg = <0>;
++		spi-max-frequency = <1000000>;
++	};
++
++    spidev@1{
++		compatible = "spidev";
++		status = "okay";
++		reg = <1>;
++		spi-max-frequency = <1000000>;
++	};
++};
++
++&ohci0 {
++	status = "okay";
++};
++
++&ohci1 {
++	status = "okay";
++};
++
++&uart0 {
++	pinctrl-names = "default";
++	pinctrl-0 = <&uart0_pa_pins>;
++	status = "okay";
++};
++
++&uart2 {
++	pinctrl-names = "default";
++	pinctrl-0 = <&uart2_pins>;
++	status = "okay";
++};
++
++&usb_otg {
++    // This does not make sense, but the OTG port never works on current/modern but only on legacy and this is in the reference patch
++	dr_mode = "host";
++	status = "okay";
++};
++
++&usbphy {
++	// GPIOG12/USB0-OTGID - PG12
++	usb0_id_det-gpios = <&pio 6 12 GPIO_ACTIVE_HIGH>;
++    // OTG VBUS is PL2
++	usb0_vbus-supply = <&reg_vcc5v0>;
++	usb1_vbus-supply = <&reg_vcc5v0>;
++	usb2_vbus-supply = <&reg_vcc5v0>;
++	usb3_vbus-supply = <&reg_vcc5v0>;
++	status = "okay";
++};
+-- 
+Created with Armbian build tools https://github.com/armbian/build
+
diff --git a/userpatches/kernel/archive/sunxi-6.11/0002-Add-mellowfly-geminipi-m2we-support.patch b/userpatches/kernel/archive/sunxi-6.11/0002-Add-mellowfly-geminipi-m2we-support.patch
new file mode 100644
index 000000000..7512fb7bc
--- /dev/null
+++ b/userpatches/kernel/archive/sunxi-6.11/0002-Add-mellowfly-geminipi-m2we-support.patch
@@ -0,0 +1,58 @@
+From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
+From: John Doe <john.doe@somewhere.on.planet>
+Date: Sat, 6 Jan 2024 20:04:27 +0000
+Subject: Patching kernel sunxi64 files
+ arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+
+Signed-off-by: John Doe <john.doe@somewhere.on.planet>
+---
+ arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts | 18 ++++++++++
+ 1 file changed, 18 insertions(+)
+
+diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+index 0fd9645a4318..d8cae760fc07 100644
+--- a/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
++++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+@@ -135,10 +135,17 @@ reg_vdd_cpux: vdd-cpux {
+ 		regulator-boot-on;
+ 		vin-supply = <&reg_vcc5v0>;
+ 		gpio = <&r_pio 0 8 GPIO_ACTIVE_HIGH>; /* PL8 */
+ 		enable-active-high;
+ 	};
++
++	wifi_pwrseq: wifi_pwrseq {
++		compatible = "mmc-pwrseq-simple";
++		post-power-on-delay-ms = <0xc8>;
++		reset-gpios = <&r_pio 0x00 0x07 0x01>;
++	};
++
+ };
+ 
+ &ehci0 {
+ 	status = "okay";
+ };
+@@ -160,10 +167,21 @@ &mmc0 {
+     // SDC0-DET - PF6
+ 	cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; 
+ 	status = "okay";
+ };
+ 
++&mmc1 {
++	status = "okay";
++	non-removable;
++	vmmc-supply = <&reg_vcc3v3>;
++	vqmmc-supply = <&reg_vcc3v3>;
++	mmc-pwrseq = <&wifi_pwrseq>;
++	bus-width = <0x04>;
++	wifi@1 {
++		reg = <0x01>;
++	};
++};
+ 
+ &mmc2 {
+ 	pinctrl-names = "default";
+ 	pinctrl-0 = <&mmc2_8bit_pins>;
+ 	vmmc-supply = <&reg_vcc_io>;
+-- 
+Created with Armbian build tools https://github.com/armbian/build
+
diff --git a/userpatches/kernel/archive/sunxi-6.11/0005-Add-gpio-line-names.patch b/userpatches/kernel/archive/sunxi-6.11/0005-Add-gpio-line-names.patch
new file mode 100644
index 000000000..0d713c0f0
--- /dev/null
+++ b/userpatches/kernel/archive/sunxi-6.11/0005-Add-gpio-line-names.patch
@@ -0,0 +1,84 @@
+From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
+From: John Doe <john.doe@somewhere.on.planet>
+Date: Wed, 24 Jan 2024 10:14:47 +0000
+Subject: Patching kernel sunxi64 files
+ arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+
+Signed-off-by: John Doe <john.doe@somewhere.on.planet>
+---
+ arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts | 45 ++++++++++
+ 1 file changed, 45 insertions(+)
+
+diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+index 98450667d3e1..3a7659f9b30f 100644
+--- a/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
++++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-mellowfly-geminipi.dts
+@@ -189,20 +189,65 @@ &mmc2 {
+ 	non-removable;
+ 	status = "okay";
+ };
+ 
+ &pio {
++	gpio-line-names = 
++	    "PA0_uart2_tx", "PA1_uart2_rx", "PA2_uart2_rts", "PA3_uart2_cts", "PA4_uart0_tx", "PA5_uart0_rx", "PA6", "PA7",
++	    "PA8", "PA9", "PA10_status_led", "PA11_i2c0_scl", "PA12_i2c0_sda", "PA13_uart3_tx", "PA14_uart3_rx", "PA15_uart3_rts",
++	    "PA16_uart3_cts", "PA17", "PA18_i2c1_scl", "PA19_i2c1_sda", "PA20", "PA21", "", "",
++	    "", "", "", "", "", "", "", "",
++	
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	
++	    "PC0_spi0_mosi", "PC1_spi0_miso", "PC2_spi0_clk", "PC3_spi0_cs", "PC4", "PC5", "PC6", "PC7",
++	    "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15",
++	    "PC16", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	
++	    "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7",
++	    "PD8", "PD9", "PD10", "PD11", "PD12", "PD13", "PD14", "PD15",
++	    "PD16", "PD17", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	
++	    "PE0_cam_pclk", "PE1_cam_mclk", "PE2_cam_hsync", "PE3_cam_vsync", "PE4_cam_d0", "PE5_cam_d1", "PE6_cam_d2", "PE7_cam_d3",
++	    "PE8_cam_d4", "PE9_cam_d5", "PE10_cam_d6", "PE11_cam_d7", "PE12_i2c2_scl", "PE13_i2c2_sda", "PE14", "PE15",
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	
++	    "PF0_sdc0_d1", "PF1_sdc0_d0", "PF2_sdc0_clk", "PF3_sdc0_cmd", "PF4_sdc0_d3", "PF5_sdc0_d2", "PF6_sdc0_det", "",
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "",
++	
++	    "PG0", "PG1", "PG2", "PG3", "PG4", "PG5", "PG6_uart1_tx", "PG7_uart1_rx",
++	    "PG8_uart1_rts", "PG9_uart1_cts", "PG10", "PG11", "PG12_usb0_otgid", "PG13", "", "",
++	    "", "", "", "", "", "", "", "",
++	    "", "", "", "", "", "", "", "";  
++
+     spi0_cs_pins: spi0_cs_pins {
+         pins = "PC3", "PA18";
+         function = "gpio_out";
+     };
+ 
+ 	spi1_cs_pins: spi1_cs_pins {
+ 		pins = "PA13", "PA19";
+ 		function = "gpio_out";
+ 	};
+ };
++
++&r_pio {
++	gpio-line-names = 
++	  "PL0", "PL1", "PL2_usb0_drvvbus", "PL3_k1", "PL4_recovery", "PL5", "PL6", "PL7",
++	  "PL8_pwr_stb", "PL9_pwr_dram", "PL10_pwr_led", "PL11_ir_rx", "", "", "", "",
++	  "", "", "", "", "", "", "", "",
++	  "", "", "", "", "", "", "", "";
++};
++
+ &spi0  {
+ 	#address-cells = <1>;
+ 	#size-cells = <0>;
+ 	status = "okay";
+ 
+-- 
+Created with Armbian build tools https://github.com/armbian/build
+
-- 
2.47.1

