vendor_name = ModelSim
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Waveform.vwf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/db/Processador_v1_uniciclo.cbx.xml
design_name = UnidadedeControle
instance = comp, \regdest~output\, regdest~output, UnidadedeControle, 1
instance = comp, \origalu[0]~output\, origalu[0]~output, UnidadedeControle, 1
instance = comp, \origalu[1]~output\, origalu[1]~output, UnidadedeControle, 1
instance = comp, \origalu[2]~output\, origalu[2]~output, UnidadedeControle, 1
instance = comp, \origalu[3]~output\, origalu[3]~output, UnidadedeControle, 1
instance = comp, \memparareg~output\, memparareg~output, UnidadedeControle, 1
instance = comp, \escrevereg~output\, escrevereg~output, UnidadedeControle, 1
instance = comp, \lemem~output\, lemem~output, UnidadedeControle, 1
instance = comp, \escrevemem~output\, escrevemem~output, UnidadedeControle, 1
instance = comp, \jump~output\, jump~output, UnidadedeControle, 1
instance = comp, \aluSRC~output\, aluSRC~output, UnidadedeControle, 1
instance = comp, \branch~output\, branch~output, UnidadedeControle, 1
instance = comp, \entrada[1]~input\, entrada[1]~input, UnidadedeControle, 1
instance = comp, \entrada[0]~input\, entrada[0]~input, UnidadedeControle, 1
instance = comp, \entrada[2]~input\, entrada[2]~input, UnidadedeControle, 1
instance = comp, \entrada[3]~input\, entrada[3]~input, UnidadedeControle, 1
instance = comp, \Equal0~0\, Equal0~0, UnidadedeControle, 1
instance = comp, \Clock~input\, Clock~input, UnidadedeControle, 1
instance = comp, \regdest~0\, regdest~0, UnidadedeControle, 1
instance = comp, \regdest$latch\, regdest$latch, UnidadedeControle, 1
instance = comp, \origalu[0]~0\, origalu[0]~0, UnidadedeControle, 1
instance = comp, \origalu[0]$latch\, origalu[0]$latch, UnidadedeControle, 1
instance = comp, \origalu[1]~1\, origalu[1]~1, UnidadedeControle, 1
instance = comp, \origalu[1]$latch\, origalu[1]$latch, UnidadedeControle, 1
instance = comp, \origalu[2]$latch\, origalu[2]$latch, UnidadedeControle, 1
instance = comp, \escrevereg~0\, escrevereg~0, UnidadedeControle, 1
instance = comp, \escrevereg$latch\, escrevereg$latch, UnidadedeControle, 1
instance = comp, \Equal1~0\, Equal1~0, UnidadedeControle, 1
instance = comp, \lemem$latch\, lemem$latch, UnidadedeControle, 1
instance = comp, \escrevemem~0\, escrevemem~0, UnidadedeControle, 1
instance = comp, \escrevemem$latch\, escrevemem$latch, UnidadedeControle, 1
instance = comp, \jump~0\, jump~0, UnidadedeControle, 1
instance = comp, \jump$latch\, jump$latch, UnidadedeControle, 1
instance = comp, \aluSRC~0\, aluSRC~0, UnidadedeControle, 1
instance = comp, \aluSRC$latch\, aluSRC$latch, UnidadedeControle, 1
instance = comp, \branch~0\, branch~0, UnidadedeControle, 1
instance = comp, \branch$latch\, branch$latch, UnidadedeControle, 1
