{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qadd.v",
      "3": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qdiv.v",
      "4": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v",
      "5": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qtwosComp.v"
  },
  "hierTree": [
      {
          "file": "4",
          "internalSignals": [
              {
                  "name": "a_ext",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "a_mult",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "b_ext",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "b_mult",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_ext",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "retVal",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 21,
          "parameters": [
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "Q",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "c",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "qmult"
      }
  ],
  "modules": {
      "$paramod$efc152f96583443a2c4631e66c89f4ef0fe8c2c9\\qtwosComp": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flip",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod$efc152f96583443a2c4631e66c89f4ef0fe8c2c9\\qtwosComp",
          "parameters": [
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "Q",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
