{"vcs1":{"timestamp_begin":1741700425.574147645, "rt":6.24, "ut":5.94, "st":0.25}}
{"vcselab":{"timestamp_begin":1741700431.899148226, "rt":0.29, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741700432.247347324, "rt":0.29, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741700425.256779574}
{"VCS_COMP_START_TIME": 1741700425.256779574}
{"VCS_COMP_END_TIME": 1741700432.606931590}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379012}}
{"vcselab": {"peak_mem": 174728}}
