INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_sim_clk_gen_0_0/sim/design_T_fixedop_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_T_fixedop_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_0_0/sim/design_T_fixedop_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_T_fixedop_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_0_1/sim/design_T_fixedop_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_T_fixedop_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/sim/design_T_fixedop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_T_fixedop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_1_0/sim/design_T_fixedop_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_T_fixedop_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/impl/verilog/CMFfixedop_mul_mubkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMFfixedop_mul_mubkb_DSP48_0
INFO: [VRFC 10-311] analyzing module CMFfixedop_mul_mubkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/impl/verilog/CMFfixedop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMFfixedop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.srcs/sources_1/imports/hdl/design_T_fixedop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_T_fixedop_wrapper
