OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 690080 688800
[INFO GPL-0006] NumInstances: 31309
[INFO GPL-0007] NumPlaceInstances: 30575
[INFO GPL-0008] NumFixedInstances: 734
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30715
[INFO GPL-0011] NumPins: 99130
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 694310 694310
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 690080 688800
[INFO GPL-0016] CoreArea: 468606880000
[INFO GPL-0017] NonPlaceInstsArea: 780976000
[INFO GPL-0018] PlaceInstsArea: 178032736000
[INFO GPL-0019] Util(%): 38.06
[INFO GPL-0020] StdInstsArea: 178032736000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00557338 HPWL: 498110731
[InitialPlace]  Iter: 2 CG residual: 0.00672056 HPWL: 201100231
[InitialPlace]  Iter: 3 CG residual: 0.00369475 HPWL: 199462724
[InitialPlace]  Iter: 4 CG residual: 0.00052377 HPWL: 197884516
[InitialPlace]  Iter: 5 CG residual: 0.00022867 HPWL: 196244813
[InitialPlace]  Iter: 6 CG residual: 0.00019949 HPWL: 195144471
[InitialPlace]  Iter: 7 CG residual: 0.00018822 HPWL: 194153018
[InitialPlace]  Iter: 8 CG residual: 0.00017871 HPWL: 193528331
[InitialPlace]  Iter: 9 CG residual: 0.00013565 HPWL: 192650786
[InitialPlace]  Iter: 10 CG residual: 0.00011674 HPWL: 192017974
[InitialPlace]  Iter: 11 CG residual: 0.00012608 HPWL: 191150349
[InitialPlace]  Iter: 12 CG residual: 0.00013491 HPWL: 190831585
[InitialPlace]  Iter: 13 CG residual: 0.00009548 HPWL: 190270668
[InitialPlace]  Iter: 14 CG residual: 0.00009822 HPWL: 190102138
[InitialPlace]  Iter: 15 CG residual: 0.00010944 HPWL: 189600356
[InitialPlace]  Iter: 16 CG residual: 0.00009697 HPWL: 189479973
[InitialPlace]  Iter: 17 CG residual: 0.00010724 HPWL: 189086519
[InitialPlace]  Iter: 18 CG residual: 0.00009430 HPWL: 188910854
[InitialPlace]  Iter: 19 CG residual: 0.00007370 HPWL: 188399273
[InitialPlace]  Iter: 20 CG residual: 0.00009127 HPWL: 188227230
[INFO GPL-0031] FillerInit: NumGCells: 48627
[INFO GPL-0032] FillerInit: NumGNets: 30715
[INFO GPL-0033] FillerInit: NumGPins: 99130
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5822820
[INFO GPL-0025] IdealBinArea: 9704700
[INFO GPL-0026] IdealBinCnt: 48286
[INFO GPL-0027] TotalBinArea: 468606880000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5359 5338
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.99401 HPWL: 26621701
[NesterovSolve] Iter: 10 overflow: 0.989657 HPWL: 34794448
[NesterovSolve] Iter: 20 overflow: 0.988072 HPWL: 40325203
[NesterovSolve] Iter: 30 overflow: 0.987576 HPWL: 41176883
[NesterovSolve] Iter: 40 overflow: 0.987506 HPWL: 40467949
[NesterovSolve] Iter: 50 overflow: 0.987273 HPWL: 40392991
[NesterovSolve] Iter: 60 overflow: 0.987095 HPWL: 40529990
[NesterovSolve] Iter: 70 overflow: 0.98715 HPWL: 40300796
[NesterovSolve] Iter: 80 overflow: 0.986955 HPWL: 39948117
[NesterovSolve] Iter: 90 overflow: 0.987001 HPWL: 39715955
[NesterovSolve] Iter: 100 overflow: 0.986822 HPWL: 39583474
[NesterovSolve] Iter: 110 overflow: 0.986586 HPWL: 39510916
[NesterovSolve] Iter: 120 overflow: 0.98668 HPWL: 39521973
[NesterovSolve] Iter: 130 overflow: 0.986528 HPWL: 39650268
[NesterovSolve] Iter: 140 overflow: 0.986343 HPWL: 39958353
[NesterovSolve] Iter: 150 overflow: 0.986128 HPWL: 40567584
[NesterovSolve] Iter: 160 overflow: 0.98599 HPWL: 41712848
[NesterovSolve] Iter: 170 overflow: 0.98571 HPWL: 43886608
[NesterovSolve] Iter: 180 overflow: 0.985211 HPWL: 47163989
[NesterovSolve] Iter: 190 overflow: 0.983527 HPWL: 50469157
[NesterovSolve] Iter: 200 overflow: 0.981391 HPWL: 54040052
[NesterovSolve] Iter: 210 overflow: 0.9768 HPWL: 58448389
[NesterovSolve] Iter: 220 overflow: 0.969903 HPWL: 64608147
[NesterovSolve] Iter: 230 overflow: 0.960918 HPWL: 73960137
[NesterovSolve] Iter: 240 overflow: 0.951841 HPWL: 87461249
[NesterovSolve] Iter: 250 overflow: 0.940508 HPWL: 106409720
[NesterovSolve] Iter: 260 overflow: 0.924542 HPWL: 131160233
[NesterovSolve] Iter: 270 overflow: 0.907586 HPWL: 157873336
[NesterovSolve] Iter: 280 overflow: 0.889962 HPWL: 183906517
[NesterovSolve] Iter: 290 overflow: 0.869554 HPWL: 210381680
[NesterovSolve] Iter: 300 overflow: 0.842285 HPWL: 245589974
[NesterovSolve] Iter: 310 overflow: 0.814336 HPWL: 282863599
[NesterovSolve] Iter: 320 overflow: 0.786447 HPWL: 290242662
[INFO GPL-0100] worst slack -8.09e-10
[INFO GPL-0103] Weighted 2993 nets.
[NesterovSolve] Iter: 330 overflow: 0.756774 HPWL: 301532942
[NesterovSolve] Iter: 340 overflow: 0.729365 HPWL: 323025817
[NesterovSolve] Iter: 350 overflow: 0.692632 HPWL: 339544886
[NesterovSolve] Iter: 360 overflow: 0.651132 HPWL: 359293904
[INFO GPL-0100] worst slack -1.43e-09
[INFO GPL-0103] Weighted 2994 nets.
[NesterovSolve] Iter: 370 overflow: 0.604107 HPWL: 373517086
[NesterovSolve] Snapshot saved at iter = 370
[NesterovSolve] Iter: 380 overflow: 0.544549 HPWL: 377056074
[NesterovSolve] Iter: 390 overflow: 0.488472 HPWL: 378049043
[INFO GPL-0100] worst slack -9.87e-10
[INFO GPL-0103] Weighted 2991 nets.
[NesterovSolve] Iter: 400 overflow: 0.430234 HPWL: 376329566
[NesterovSolve] Iter: 410 overflow: 0.369029 HPWL: 371129458
[NesterovSolve] Iter: 420 overflow: 0.31633 HPWL: 360315602
[INFO GPL-0100] worst slack -3.23e-10
[INFO GPL-0103] Weighted 2992 nets.
[NesterovSolve] Iter: 430 overflow: 0.280861 HPWL: 353762356
[NesterovSolve] Iter: 440 overflow: 0.24401 HPWL: 350441890
[NesterovSolve] Iter: 450 overflow: 0.211763 HPWL: 346141106
[INFO GPL-0100] worst slack -1.17e-09
[INFO GPL-0103] Weighted 2993 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 4.37619161605835
[INFO GPL-0064] TotalRouteOverflowV2: 0.14285719394683838
[INFO GPL-0065] OverflowTileCnt2: 30
[INFO GPL-0066] 0.5%RC: 1.011135347623558
[INFO GPL-0067] 1.0%RC: 1.0055747663898833
[INFO GPL-0068] 2.0%RC: 1.0027873831949417
[INFO GPL-0069] 5.0%RC: 1.0011152374148977
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.008355
[NesterovSolve] Iter: 460 overflow: 0.183418 HPWL: 343460388
[NesterovSolve] Iter: 470 overflow: 0.15748 HPWL: 340612170
[INFO GPL-0100] worst slack -8.37e-10
[INFO GPL-0103] Weighted 2992 nets.
[NesterovSolve] Iter: 480 overflow: 0.136877 HPWL: 338581998
[NesterovSolve] Iter: 490 overflow: 0.118265 HPWL: 336646917
[NesterovSolve] Iter: 500 overflow: 0.101987 HPWL: 335866493
[NesterovSolve] Finished with Overflow: 0.098832

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -5349.22

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.95

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.95

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[11].sub_unit_i/_2403_/G ^
   0.46
_547_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _553_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.16                           rst_ni (net)
                  0.03    0.02    0.32 ^ _553_/RN (DFFR_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _553_/CK (DFFR_X1)
                          0.22    0.22   library removal time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2824_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2381_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2824_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2824_/Q (DLL_X1)
     1    0.99                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[16].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2381_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2381_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _537_/CK (DFFR_X1)
                  0.01    0.08    0.08 v _537_/Q (DFFR_X1)
     2    1.88                           result_o[28] (net)
                  0.01    0.00    0.08 v _492_/A3 (NAND3_X1)
                  0.01    0.02    0.10 ^ _492_/ZN (NAND3_X1)
     1    1.73                           _173_ (net)
                  0.01    0.00    0.10 ^ _494_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _494_/ZN (NAND2_X1)
     1    1.06                           _028_ (net)
                  0.01    0.00    0.12 v _537_/D (DFFR_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _537_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _553_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.16                           rst_ni (net)
                  0.03    0.02    0.32 ^ _553_/RN (DFFR_X1)
                                  0.32   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _553_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2830_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2387_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[2].sub_unit_i/_2830_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[2].sub_unit_i/_2830_/Q (DLL_X1)
     1    2.77                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[2].sub_unit_i/_2387_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2387_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 v input external delay
                  0.00    0.00    0.30 v c_addr_i[0] (in)
  1873 3728.82                           c_addr_i[0] (net)
                  2.04    1.67    1.97 v lut/gen_sub_units_scm[0].sub_unit_i/_1298_/A2 (NOR2_X2)
                  0.30    1.64    3.61 ^ lut/gen_sub_units_scm[0].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  131.65                           lut/gen_sub_units_scm[0].sub_unit_i/_0939_ (net)
                  0.30    0.01    3.62 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2203_/A1 (NAND3_X1)
                  0.06    0.04    3.65 v lut/gen_sub_units_scm[0].sub_unit_i/_2203_/ZN (NAND3_X1)
     1    1.66                           lut/gen_sub_units_scm[0].sub_unit_i/_0670_ (net)
                  0.06    0.00    3.65 v lut/gen_sub_units_scm[0].sub_unit_i/_2204_/A2 (NAND2_X1)
                  0.02    0.03    3.69 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2204_/ZN (NAND2_X1)
     1    1.92                           lut/gen_sub_units_scm[0].sub_unit_i/_0671_ (net)
                  0.02    0.00    3.69 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2205_/A2 (NOR2_X1)
                  0.01    0.01    3.70 v lut/gen_sub_units_scm[0].sub_unit_i/_2205_/ZN (NOR2_X1)
     1    1.70                           lut/gen_sub_units_scm[0].sub_unit_i/_0672_ (net)
                  0.01    0.00    3.70 v lut/gen_sub_units_scm[0].sub_unit_i/_2206_/A2 (NAND2_X1)
                  0.01    0.02    3.72 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2206_/ZN (NAND2_X1)
     1    4.37                           lut/gen_sub_units_scm[0].sub_unit_i/_0673_ (net)
                  0.01    0.00    3.72 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2207_/A2 (NOR2_X1)
                  0.01    0.01    3.73 v lut/gen_sub_units_scm[0].sub_unit_i/_2207_/ZN (NOR2_X1)
     1    3.10                           lut/gen_sub_units_scm[0].sub_unit_i/_0674_ (net)
                  0.01    0.00    3.73 v lut/gen_sub_units_scm[0].sub_unit_i/_2239_/A1 (NAND3_X1)
                  0.02    0.02    3.75 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2239_/ZN (NAND3_X1)
     1    2.97                           lut/read_outputs_subunits[253] (net)
                  0.02    0.00    3.75 ^ lut/read/_1074_/A2 (NAND2_X1)
                  0.06    0.02    3.77 v lut/read/_1074_/ZN (NAND2_X1)
     1    2.53                           lut/read/_0485_ (net)
                  0.06    0.00    3.77 v lut/read/_1075_/A2 (NAND2_X1)
                  0.03    0.06    3.83 ^ lut/read/_1075_/ZN (NAND2_X1)
     1    7.50                           lut/read/_0486_ (net)
                  0.03    0.00    3.83 ^ lut/read/_1076_/A2 (NOR2_X1)
                  0.01    0.01    3.84 v lut/read/_1076_/ZN (NOR2_X1)
     1    1.27                           lut/read/_0487_ (net)
                  0.01    0.00    3.84 v lut/read/_1077_/A2 (AND2_X1)
                  0.01    0.03    3.87 v lut/read/_1077_/ZN (AND2_X1)
     1    1.73                           lut/read/_0488_ (net)
                  0.01    0.00    3.87 v lut/read/_1097_/A1 (NAND2_X1)
                  0.01    0.02    3.89 ^ lut/read/_1097_/ZN (NAND2_X1)
     1    3.45                           rdata_o[13] (net)
                  0.01    0.00    3.89 ^ _389_/A2 (NAND2_X1)
                  0.01    0.01    3.90 v _389_/ZN (NAND2_X1)
     1    1.75                           _101_ (net)
                  0.01    0.00    3.90 v _390_/A (INV_X1)
                  0.01    0.01    3.92 ^ _390_/ZN (INV_X1)
     1    1.39                           rdata_o_n[13] (net)
                  0.01    0.00    3.92 ^ _554_/D (DFFR_X1)
                                  3.92   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _554_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.95   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _553_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.16                           rst_ni (net)
                  0.03    0.02    0.32 ^ _553_/RN (DFFR_X1)
                                  0.32   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _553_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2830_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2387_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[2].sub_unit_i/_2830_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[2].sub_unit_i/_2830_/Q (DLL_X1)
     1    2.77                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[2].sub_unit_i/_2387_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2387_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 v input external delay
                  0.00    0.00    0.30 v c_addr_i[0] (in)
  1873 3728.82                           c_addr_i[0] (net)
                  2.04    1.67    1.97 v lut/gen_sub_units_scm[0].sub_unit_i/_1298_/A2 (NOR2_X2)
                  0.30    1.64    3.61 ^ lut/gen_sub_units_scm[0].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  131.65                           lut/gen_sub_units_scm[0].sub_unit_i/_0939_ (net)
                  0.30    0.01    3.62 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2203_/A1 (NAND3_X1)
                  0.06    0.04    3.65 v lut/gen_sub_units_scm[0].sub_unit_i/_2203_/ZN (NAND3_X1)
     1    1.66                           lut/gen_sub_units_scm[0].sub_unit_i/_0670_ (net)
                  0.06    0.00    3.65 v lut/gen_sub_units_scm[0].sub_unit_i/_2204_/A2 (NAND2_X1)
                  0.02    0.03    3.69 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2204_/ZN (NAND2_X1)
     1    1.92                           lut/gen_sub_units_scm[0].sub_unit_i/_0671_ (net)
                  0.02    0.00    3.69 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2205_/A2 (NOR2_X1)
                  0.01    0.01    3.70 v lut/gen_sub_units_scm[0].sub_unit_i/_2205_/ZN (NOR2_X1)
     1    1.70                           lut/gen_sub_units_scm[0].sub_unit_i/_0672_ (net)
                  0.01    0.00    3.70 v lut/gen_sub_units_scm[0].sub_unit_i/_2206_/A2 (NAND2_X1)
                  0.01    0.02    3.72 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2206_/ZN (NAND2_X1)
     1    4.37                           lut/gen_sub_units_scm[0].sub_unit_i/_0673_ (net)
                  0.01    0.00    3.72 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2207_/A2 (NOR2_X1)
                  0.01    0.01    3.73 v lut/gen_sub_units_scm[0].sub_unit_i/_2207_/ZN (NOR2_X1)
     1    3.10                           lut/gen_sub_units_scm[0].sub_unit_i/_0674_ (net)
                  0.01    0.00    3.73 v lut/gen_sub_units_scm[0].sub_unit_i/_2239_/A1 (NAND3_X1)
                  0.02    0.02    3.75 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2239_/ZN (NAND3_X1)
     1    2.97                           lut/read_outputs_subunits[253] (net)
                  0.02    0.00    3.75 ^ lut/read/_1074_/A2 (NAND2_X1)
                  0.06    0.02    3.77 v lut/read/_1074_/ZN (NAND2_X1)
     1    2.53                           lut/read/_0485_ (net)
                  0.06    0.00    3.77 v lut/read/_1075_/A2 (NAND2_X1)
                  0.03    0.06    3.83 ^ lut/read/_1075_/ZN (NAND2_X1)
     1    7.50                           lut/read/_0486_ (net)
                  0.03    0.00    3.83 ^ lut/read/_1076_/A2 (NOR2_X1)
                  0.01    0.01    3.84 v lut/read/_1076_/ZN (NOR2_X1)
     1    1.27                           lut/read/_0487_ (net)
                  0.01    0.00    3.84 v lut/read/_1077_/A2 (AND2_X1)
                  0.01    0.03    3.87 v lut/read/_1077_/ZN (AND2_X1)
     1    1.73                           lut/read/_0488_ (net)
                  0.01    0.00    3.87 v lut/read/_1097_/A1 (NAND2_X1)
                  0.01    0.02    3.89 ^ lut/read/_1097_/ZN (NAND2_X1)
     1    3.45                           rdata_o[13] (net)
                  0.01    0.00    3.89 ^ _389_/A2 (NAND2_X1)
                  0.01    0.01    3.90 v _389_/ZN (NAND2_X1)
     1    1.75                           _101_ (net)
                  0.01    0.00    3.90 v _390_/A (INV_X1)
                  0.01    0.01    3.92 ^ _390_/ZN (INV_X1)
     1    1.39                           rdata_o_n[13] (net)
                  0.01    0.00    3.92 ^ _554_/D (DFFR_X1)
                                  3.92   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _554_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.95   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-02   6.66e-04   2.74e-04   1.13e-02  48.9%
Combinational          2.85e-03   8.49e-03   4.51e-04   1.18e-02  51.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-02   9.15e-03   7.25e-04   2.31e-02 100.0%
                          57.2%      39.7%       3.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 44703 u^2 38% utilization.

Elapsed time: 1:39.93[h:]min:sec. CPU time: user 99.71 sys 0.19 (99%). Peak memory: 434556KB.
