Starting process: module

Starting process: 

SCUBA, Version Diamond_1.2_Production (92)
Fri Jun  1 13:42:36 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/1.2/ispfpga/bin/lin/scuba -w -n lattice_sin_cos_table -lang verilog -synth synplify -bus_exp 7 -bb -arch mg5a00 -type cosine -addr_width 10 -width 24 -pfu -input_reg -mode 4 -output_reg -area -pipeline 1 -e 
    Circuit name     : lattice_sin_cos_table
    Module type      : cosine
    Module Version   : 1.2
    Ports            : 
	Inputs       : Clock, ClkEn, Reset, Theta[9:0]
	Outputs      : Sine[23:0]
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : lattice_sin_cos_table.v
    Verilog template : lattice_sin_cos_table_tmpl.v
    Verilog testbench: tb_lattice_sin_cos_table_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : lattice_sin_cos_table.srp
    Estimated Resource Usage:
            LUT : 288
            Reg : 60

END   SCUBA Module Synthesis

File: lattice_sin_cos_table.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


