{
  "design": {
    "design_info": {
      "boundary_crc": "0xAA81392C5FE03AC4",
      "device": "xcvc1902-vsva2197-2MP-e-S",
      "gen_directory": "../../../../ad9081_fmca_ebz_vck190.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "sys_cips": "",
      "axi_noc_0": "",
      "sys_rstgen": "",
      "sys_350m_rstgen": "",
      "axi_gpio": "",
      "axi_cpu_interconnect": "",
      "GND_1": "",
      "VCC_1": "",
      "axi_sysid_0": "",
      "rom_sys_0": "",
      "jesd204_phy": {
        "gt_bridge_ip_0": "",
        "gt_quad_base_0": "",
        "bufg_gt_rx_0": "",
        "bufg_gt_tx_0": "",
        "rx_adapt_0": "",
        "rx_adapt_1": "",
        "tx_adapt_0": "",
        "tx_adapt_1": "",
        "xlconcat_0": "",
        "util_reduced_logic_0": "",
        "xlconcat_iloresetdone": "",
        "util_reduced_logic_iloresetdone": "",
        "xlconcat_cplllock": "",
        "util_reduced_logic_cplllock": "",
        "xlconcat_ch": "",
        "slice_ch0": "",
        "slice_ch1": ""
      },
      "rx_device_clk_rstgen": "",
      "axi_mxfe_rx_jesd": {
        "rx_axi": "",
        "rx": ""
      },
      "rx_mxfe_tpl_core": {
        "adc_tpl_core": "",
        "data_slice_0": "",
        "enable_slice_0": "",
        "valid_slice_0": "",
        "data_slice_1": "",
        "enable_slice_1": "",
        "valid_slice_1": "",
        "data_slice_2": "",
        "enable_slice_2": "",
        "valid_slice_2": "",
        "data_slice_3": "",
        "enable_slice_3": "",
        "valid_slice_3": "",
        "data_slice_4": "",
        "enable_slice_4": "",
        "valid_slice_4": "",
        "data_slice_5": "",
        "enable_slice_5": "",
        "valid_slice_5": "",
        "data_slice_6": "",
        "enable_slice_6": "",
        "valid_slice_6": "",
        "data_slice_7": "",
        "enable_slice_7": "",
        "valid_slice_7": ""
      },
      "util_mxfe_cpack": "",
      "mxfe_rx_data_offload": {
        "i_data_offload": "",
        "storage_unit": ""
      },
      "axi_mxfe_rx_dma": "",
      "tx_device_clk_rstgen": "",
      "axi_mxfe_tx_jesd": {
        "tx_axi": "",
        "tx": ""
      },
      "tx_mxfe_tpl_core": {
        "dac_tpl_core": "",
        "data_concat0": "",
        "enable_slice_0": "",
        "valid_slice_0": "",
        "enable_slice_1": "",
        "valid_slice_1": "",
        "enable_slice_2": "",
        "valid_slice_2": "",
        "enable_slice_3": "",
        "valid_slice_3": "",
        "enable_slice_4": "",
        "valid_slice_4": "",
        "enable_slice_5": "",
        "valid_slice_5": "",
        "enable_slice_6": "",
        "valid_slice_6": "",
        "enable_slice_7": "",
        "valid_slice_7": ""
      },
      "util_mxfe_upack": "",
      "mxfe_tx_data_offload": {
        "i_data_offload": "",
        "storage_unit": ""
      },
      "axi_mxfe_tx_dma": "",
      "manual_sync_or": "",
      "cpack_rst_logic": "",
      "rx_do_rstout_logic": "",
      "cpack_reset_sources": "",
      "upack_rst_logic": "",
      "upack_reset_sources": ""
    },
    "interface_ports": {
      "ddr4_dimm1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "ddr4_dimm1_sma_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
      "spi0_csn": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "spi0_sclk": {
        "direction": "O"
      },
      "spi0_mosi": {
        "direction": "O"
      },
      "spi0_miso": {
        "direction": "I"
      },
      "spi1_csn": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "spi1_sclk": {
        "direction": "O"
      },
      "spi1_mosi": {
        "direction": "O"
      },
      "spi1_miso": {
        "direction": "I"
      },
      "gpio0_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio0_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio0_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio1_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio1_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio1_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio2_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio2_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio2_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gt_reset": {
        "direction": "I"
      },
      "rx_device_clk": {
        "direction": "I"
      },
      "tx_device_clk": {
        "direction": "I"
      },
      "ref_clk_q0": {
        "direction": "I"
      },
      "ref_clk_q1": {
        "direction": "I"
      },
      "rx_sysref_0": {
        "direction": "I"
      },
      "rx_sync_0": {
        "direction": "O"
      },
      "tx_sysref_0": {
        "direction": "I"
      },
      "tx_sync_0": {
        "direction": "I"
      },
      "GT_Serial_0_0_grx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_0_0_grx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_0_0_gtx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_0_0_gtx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_1_0_grx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_1_0_grx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_1_0_gtx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "GT_Serial_1_0_gtx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "ext_sync_in": {
        "direction": "I"
      }
    },
    "components": {
      "sys_cips": {
        "vlnv": "xilinx.com:ip:versal_cips:3.1",
        "xci_name": "system_sys_cips_0",
        "xci_path": "ip/system_sys_cips_0/system_sys_cips_0.xci",
        "inst_hier_path": "sys_cips",
        "parameters": {
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "DEBUG_MODE": {
            "value": "JTAG"
          },
          "DESIGN_MODE": {
            "value": "1"
          },
          "IO_CONFIG_MODE": {
            "value": "Custom"
          },
          "PS_BOARD_INTERFACE": {
            "value": "ps_pmc_fixed_io"
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": "CLOCK_MODE Custom DDR_MEMORY_MODE {Connectivity to DDR via NOC} DEBUG_MODE JTAG DESIGN_MODE 1 IO_CONFIG_MODE Custom PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_REF_CLK_FREQMHZ 33.3333 PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PMC_USE_PMC_NOC_AXI0 1 PS_BOARD_INTERFACE ps_pmc_fixed_io PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI6_ENABLE 1 PS_GPIO_EMIO_PERIPHERAL_ENABLE 1 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE None PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_NUM_FABRIC_RESETS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PL_CONNECTIVITY_MODE Custom PS_SPI0 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO EMIO} {GRP_SS1_ENABLE 1} {GRP_SS1_IO EMIO} {GRP_SS2_ENABLE 1} {GRP_SS2_IO EMIO} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO EMIO}} PS_SPI1 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO EMIO} {GRP_SS1_ENABLE 1} {GRP_SS1_IO EMIO} {GRP_SS2_ENABLE 1} {GRP_SS2_IO EMIO} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO EMIO}} PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 1 PS_USE_M_AXI_FPD 1 PS_USE_NOC_LPD_AXI0 1 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 1} {CH11 1} {CH12 1} {CH13 1} {CH14 1} {CH15 1} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 1} {CH7 1} {CH8 1} {CH9 1}} PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} "
          },
          "PS_PMC_CONFIG_APPLIED": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "M_AXI_FPD",
            "base_address": {
              "minimum": "0xA4000000",
              "maximum": "0x04FFFFFFFFFF",
              "width": "44"
            }
          },
          "FPD_CCI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "LPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "LPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "PMC_NOC_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "PMC_NOC_AXI_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "SPI0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "SPI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "LPD_GPIO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "addressing": {
          "address_spaces": {
            "FPD_CCI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_0:APERTURE_0": {
                    "name": "FPD_CCI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_1": {
                    "name": "FPD_CCI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_2": {
                    "name": "FPD_CCI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_3": {
                    "name": "FPD_CCI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_4": {
                    "name": "FPD_CCI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_5": {
                    "name": "FPD_CCI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_6": {
                    "name": "FPD_CCI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_7": {
                    "name": "FPD_CCI_NOC_0:APERTURE_7",
                    "display_name": "APERTURE_7",
                    "base_address": "0x00C000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_8": {
                    "name": "FPD_CCI_NOC_0:APERTURE_8",
                    "display_name": "APERTURE_8",
                    "base_address": "0x010000000000",
                    "range": "734G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_9": {
                    "name": "FPD_CCI_NOC_0:APERTURE_9",
                    "display_name": "APERTURE_9",
                    "base_address": "0x020000000000",
                    "range": "4G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_10": {
                    "name": "FPD_CCI_NOC_0:APERTURE_10",
                    "display_name": "APERTURE_10",
                    "base_address": "0x020100000000",
                    "range": "2044G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_11": {
                    "name": "FPD_CCI_NOC_0:APERTURE_11",
                    "display_name": "APERTURE_11",
                    "base_address": "0x050000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_12": {
                    "name": "FPD_CCI_NOC_0:APERTURE_12",
                    "display_name": "APERTURE_12",
                    "base_address": "0x060000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_13": {
                    "name": "FPD_CCI_NOC_0:APERTURE_13",
                    "display_name": "APERTURE_13",
                    "base_address": "0x070000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_14": {
                    "name": "FPD_CCI_NOC_0:APERTURE_14",
                    "display_name": "APERTURE_14",
                    "base_address": "0x080000000000",
                    "range": "8T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_1:APERTURE_0": {
                    "name": "FPD_CCI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_1": {
                    "name": "FPD_CCI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_2": {
                    "name": "FPD_CCI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_3": {
                    "name": "FPD_CCI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_4": {
                    "name": "FPD_CCI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_5": {
                    "name": "FPD_CCI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_6": {
                    "name": "FPD_CCI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_7": {
                    "name": "FPD_CCI_NOC_1:APERTURE_7",
                    "display_name": "APERTURE_7",
                    "base_address": "0x00C000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_8": {
                    "name": "FPD_CCI_NOC_1:APERTURE_8",
                    "display_name": "APERTURE_8",
                    "base_address": "0x010000000000",
                    "range": "734G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_9": {
                    "name": "FPD_CCI_NOC_1:APERTURE_9",
                    "display_name": "APERTURE_9",
                    "base_address": "0x020000000000",
                    "range": "4G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_10": {
                    "name": "FPD_CCI_NOC_1:APERTURE_10",
                    "display_name": "APERTURE_10",
                    "base_address": "0x020100000000",
                    "range": "2044G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_11": {
                    "name": "FPD_CCI_NOC_1:APERTURE_11",
                    "display_name": "APERTURE_11",
                    "base_address": "0x050000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_12": {
                    "name": "FPD_CCI_NOC_1:APERTURE_12",
                    "display_name": "APERTURE_12",
                    "base_address": "0x060000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_13": {
                    "name": "FPD_CCI_NOC_1:APERTURE_13",
                    "display_name": "APERTURE_13",
                    "base_address": "0x070000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_14": {
                    "name": "FPD_CCI_NOC_1:APERTURE_14",
                    "display_name": "APERTURE_14",
                    "base_address": "0x080000000000",
                    "range": "8T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_2": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_2",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_2:APERTURE_0": {
                    "name": "FPD_CCI_NOC_2:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_1": {
                    "name": "FPD_CCI_NOC_2:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_2": {
                    "name": "FPD_CCI_NOC_2:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_3": {
                    "name": "FPD_CCI_NOC_2:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_4": {
                    "name": "FPD_CCI_NOC_2:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_5": {
                    "name": "FPD_CCI_NOC_2:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_6": {
                    "name": "FPD_CCI_NOC_2:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_7": {
                    "name": "FPD_CCI_NOC_2:APERTURE_7",
                    "display_name": "APERTURE_7",
                    "base_address": "0x00C000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_8": {
                    "name": "FPD_CCI_NOC_2:APERTURE_8",
                    "display_name": "APERTURE_8",
                    "base_address": "0x010000000000",
                    "range": "734G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_9": {
                    "name": "FPD_CCI_NOC_2:APERTURE_9",
                    "display_name": "APERTURE_9",
                    "base_address": "0x020000000000",
                    "range": "4G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_10": {
                    "name": "FPD_CCI_NOC_2:APERTURE_10",
                    "display_name": "APERTURE_10",
                    "base_address": "0x020100000000",
                    "range": "2044G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_11": {
                    "name": "FPD_CCI_NOC_2:APERTURE_11",
                    "display_name": "APERTURE_11",
                    "base_address": "0x050000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_12": {
                    "name": "FPD_CCI_NOC_2:APERTURE_12",
                    "display_name": "APERTURE_12",
                    "base_address": "0x060000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_13": {
                    "name": "FPD_CCI_NOC_2:APERTURE_13",
                    "display_name": "APERTURE_13",
                    "base_address": "0x070000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_14": {
                    "name": "FPD_CCI_NOC_2:APERTURE_14",
                    "display_name": "APERTURE_14",
                    "base_address": "0x080000000000",
                    "range": "8T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_3": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_3",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_3:APERTURE_0": {
                    "name": "FPD_CCI_NOC_3:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_1": {
                    "name": "FPD_CCI_NOC_3:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_2": {
                    "name": "FPD_CCI_NOC_3:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_3": {
                    "name": "FPD_CCI_NOC_3:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_4": {
                    "name": "FPD_CCI_NOC_3:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_5": {
                    "name": "FPD_CCI_NOC_3:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_6": {
                    "name": "FPD_CCI_NOC_3:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_7": {
                    "name": "FPD_CCI_NOC_3:APERTURE_7",
                    "display_name": "APERTURE_7",
                    "base_address": "0x00C000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_8": {
                    "name": "FPD_CCI_NOC_3:APERTURE_8",
                    "display_name": "APERTURE_8",
                    "base_address": "0x010000000000",
                    "range": "734G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_9": {
                    "name": "FPD_CCI_NOC_3:APERTURE_9",
                    "display_name": "APERTURE_9",
                    "base_address": "0x020000000000",
                    "range": "4G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_10": {
                    "name": "FPD_CCI_NOC_3:APERTURE_10",
                    "display_name": "APERTURE_10",
                    "base_address": "0x020100000000",
                    "range": "2044G",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_11": {
                    "name": "FPD_CCI_NOC_3:APERTURE_11",
                    "display_name": "APERTURE_11",
                    "base_address": "0x050000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_12": {
                    "name": "FPD_CCI_NOC_3:APERTURE_12",
                    "display_name": "APERTURE_12",
                    "base_address": "0x060000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_13": {
                    "name": "FPD_CCI_NOC_3:APERTURE_13",
                    "display_name": "APERTURE_13",
                    "base_address": "0x070000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_14": {
                    "name": "FPD_CCI_NOC_3:APERTURE_14",
                    "display_name": "APERTURE_14",
                    "base_address": "0x080000000000",
                    "range": "8T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "LPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "LPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "LPD_AXI_NOC_0:APERTURE_0": {
                    "name": "LPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_1": {
                    "name": "LPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_2": {
                    "name": "LPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000600000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_3": {
                    "name": "LPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_4": {
                    "name": "LPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_5": {
                    "name": "LPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_6": {
                    "name": "LPD_AXI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_7": {
                    "name": "LPD_AXI_NOC_0:APERTURE_7",
                    "display_name": "APERTURE_7",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_8": {
                    "name": "LPD_AXI_NOC_0:APERTURE_8",
                    "display_name": "APERTURE_8",
                    "base_address": "0x008000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_9": {
                    "name": "LPD_AXI_NOC_0:APERTURE_9",
                    "display_name": "APERTURE_9",
                    "base_address": "0x00C000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_10": {
                    "name": "LPD_AXI_NOC_0:APERTURE_10",
                    "display_name": "APERTURE_10",
                    "base_address": "0x010000000000",
                    "range": "734G",
                    "width": "41",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_11": {
                    "name": "LPD_AXI_NOC_0:APERTURE_11",
                    "display_name": "APERTURE_11",
                    "base_address": "0x020000000000",
                    "range": "4G",
                    "width": "42",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_12": {
                    "name": "LPD_AXI_NOC_0:APERTURE_12",
                    "display_name": "APERTURE_12",
                    "base_address": "0x020100000000",
                    "range": "2044G",
                    "width": "42",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_13": {
                    "name": "LPD_AXI_NOC_0:APERTURE_13",
                    "display_name": "APERTURE_13",
                    "base_address": "0x050000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_14": {
                    "name": "LPD_AXI_NOC_0:APERTURE_14",
                    "display_name": "APERTURE_14",
                    "base_address": "0x060000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_15": {
                    "name": "LPD_AXI_NOC_0:APERTURE_15",
                    "display_name": "APERTURE_15",
                    "base_address": "0x070000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_16": {
                    "name": "LPD_AXI_NOC_0:APERTURE_16",
                    "display_name": "APERTURE_16",
                    "base_address": "0x080000000000",
                    "range": "8T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "PMC_NOC_AXI_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "PMC_NOC_AXI_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PMC_NOC_AXI_0:APERTURE_0": {
                    "name": "PMC_NOC_AXI_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_1": {
                    "name": "PMC_NOC_AXI_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_2": {
                    "name": "PMC_NOC_AXI_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_3": {
                    "name": "PMC_NOC_AXI_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x000600000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_4": {
                    "name": "PMC_NOC_AXI_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_5": {
                    "name": "PMC_NOC_AXI_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_6": {
                    "name": "PMC_NOC_AXI_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_7": {
                    "name": "PMC_NOC_AXI_0:APERTURE_7",
                    "display_name": "APERTURE_7",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_8": {
                    "name": "PMC_NOC_AXI_0:APERTURE_8",
                    "display_name": "APERTURE_8",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_9": {
                    "name": "PMC_NOC_AXI_0:APERTURE_9",
                    "display_name": "APERTURE_9",
                    "base_address": "0x008000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_10": {
                    "name": "PMC_NOC_AXI_0:APERTURE_10",
                    "display_name": "APERTURE_10",
                    "base_address": "0x00C000000000",
                    "range": "256G",
                    "width": "40",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_11": {
                    "name": "PMC_NOC_AXI_0:APERTURE_11",
                    "display_name": "APERTURE_11",
                    "base_address": "0x010000000000",
                    "range": "734G",
                    "width": "41",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_12": {
                    "name": "PMC_NOC_AXI_0:APERTURE_12",
                    "display_name": "APERTURE_12",
                    "base_address": "0x020000000000",
                    "range": "4G",
                    "width": "42",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_13": {
                    "name": "PMC_NOC_AXI_0:APERTURE_13",
                    "display_name": "APERTURE_13",
                    "base_address": "0x020100000000",
                    "range": "2044G",
                    "width": "42",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_14": {
                    "name": "PMC_NOC_AXI_0:APERTURE_14",
                    "display_name": "APERTURE_14",
                    "base_address": "0x050000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_15": {
                    "name": "PMC_NOC_AXI_0:APERTURE_15",
                    "display_name": "APERTURE_15",
                    "base_address": "0x060000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_16": {
                    "name": "PMC_NOC_AXI_0:APERTURE_16",
                    "display_name": "APERTURE_16",
                    "base_address": "0x070000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_17": {
                    "name": "PMC_NOC_AXI_0:APERTURE_17",
                    "display_name": "APERTURE_17",
                    "base_address": "0x080000000000",
                    "range": "8T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "M_AXI_FPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_FPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_FPD:APERTURE_0": {
                    "name": "M_AXI_FPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0xA4000000",
                    "range": "192M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_1": {
                    "name": "M_AXI_FPD:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_2": {
                    "name": "M_AXI_FPD:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000400000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_3": {
                    "name": "M_AXI_FPD:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x040000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_noc_0": {
        "vlnv": "xilinx.com:ip:axi_noc:1.0",
        "xci_name": "system_axi_noc_0_0",
        "xci_path": "ip/system_axi_noc_0_0/system_axi_noc_0_0.xci",
        "inst_hier_path": "axi_noc_0",
        "parameters": {
          "CH0_DDR4_0_BOARD_INTERFACE": {
            "value": "ddr4_dimm1"
          },
          "MC_CHAN_REGION1": {
            "value": "DDR_LOW1"
          },
          "MC_SYSTEM_CLOCK": {
            "value": "Differential"
          },
          "NUM_CLKS": {
            "value": "7"
          },
          "NUM_MC": {
            "value": "1"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_SI": {
            "value": "8"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "ddr4_dimm1_sma_clk"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "0"
              }
            },
            "memory_map_ref": "S00_AXI"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "0"
              }
            },
            "memory_map_ref": "S01_AXI"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "MC_2 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "0"
              }
            },
            "memory_map_ref": "S02_AXI"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "0"
              }
            },
            "memory_map_ref": "S03_AXI"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_rpu"
              },
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "0"
              }
            },
            "memory_map_ref": "S04_AXI"
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pmc"
              },
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "0"
              }
            },
            "memory_map_ref": "S05_AXI"
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "pl"
              },
              "CONNECTIONS": {
                "value": "MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              }
            },
            "memory_map_ref": "S06_AXI"
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "pl"
              },
              "CONNECTIONS": {
                "value": "MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              }
            },
            "memory_map_ref": "S07_AXI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_DDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "C1_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_AXI;C1_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C1_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_AXI;C1_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_AXI": {
              "address_blocks": {
                "C2_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_AXI;C2_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S02_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C2_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_AXI;C2_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S02_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_AXI": {
              "address_blocks": {
                "C3_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_AXI;C3_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S03_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C3_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_AXI;C3_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S03_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S04_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S04_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S04_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S04_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S04_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S05_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S05_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S05_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S05_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S05_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S06_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S06_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S06_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S06_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S06_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S07_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S07_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S07_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S07_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S07_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "xci_path": "ip/system_sys_rstgen_0/system_sys_rstgen_0.xci",
        "inst_hier_path": "sys_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_350m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_350m_rstgen_0",
        "xci_path": "ip/system_sys_350m_rstgen_0/system_sys_350m_rstgen_0.xci",
        "inst_hier_path": "sys_350m_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0",
        "xci_path": "ip/system_axi_gpio_0/system_axi_gpio_0.xci",
        "inst_hier_path": "axi_gpio",
        "parameters": {
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_cpu_interconnect_0",
        "xci_path": "ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0.xci",
        "inst_hier_path": "axi_cpu_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "10"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "xci_path": "ip/system_GND_1_0/system_GND_1_0.xci",
        "inst_hier_path": "GND_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "VCC_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_VCC_1_0",
        "xci_path": "ip/system_VCC_1_0/system_VCC_1_0.xci",
        "inst_hier_path": "VCC_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_sysid_0": {
        "vlnv": "analog.com:user:axi_sysid:1.0",
        "xci_name": "system_axi_sysid_0_0",
        "xci_path": "ip/system_axi_sysid_0_0/system_axi_sysid_0_0.xci",
        "inst_hier_path": "axi_sysid_0",
        "parameters": {
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "rom_sys_0": {
        "vlnv": "analog.com:user:sysid_rom:1.0",
        "xci_name": "system_rom_sys_0_0",
        "xci_path": "ip/system_rom_sys_0_0/system_rom_sys_0_0.xci",
        "inst_hier_path": "rom_sys_0",
        "parameters": {
          "PATH_TO_FILE": {
            "value": "/home/epics/adi_2022_R2_master/hdl-master/projects/ad9081_fmca_ebz/vck190/mem_init_sys.txt"
          },
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "jesd204_phy": {
        "interface_ports": {
          "GT_Serial_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "rx0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          },
          "rx1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          },
          "tx0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          }
        },
        "ports": {
          "rxusrclk_out": {
            "type": "clk",
            "direction": "O"
          },
          "txusrclk_out": {
            "type": "clk",
            "direction": "O"
          },
          "GT_REFCLK": {
            "type": "clk",
            "direction": "I"
          },
          "apb3clk": {
            "type": "clk",
            "direction": "I"
          },
          "gtreset_in": {
            "direction": "I"
          }
        },
        "components": {
          "gt_bridge_ip_0": {
            "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
            "xci_name": "system_gt_bridge_ip_0_0",
            "xci_path": "ip/system_gt_bridge_ip_0_0/system_gt_bridge_ip_0_0.xci",
            "inst_hier_path": "jesd204_phy/gt_bridge_ip_0",
            "parameters": {
              "BYPASS_MODE": {
                "value": "true"
              },
              "IP_GT_DIRECTION": {
                "value": "DUPLEX"
              },
              "IP_LR0_SETTINGS": {
                "value": "PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
              },
              "IP_NO_OF_LANES": {
                "value": "2"
              },
              "IP_PRESET": {
                "value": "GTY-JESD204_64B66B"
              }
            }
          },
          "gt_quad_base_0": {
            "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
            "xci_name": "system_gt_quad_base_0_0",
            "xci_path": "ip/system_gt_quad_base_0_0/system_gt_quad_base_0_0.xci",
            "inst_hier_path": "jesd204_phy/gt_quad_base_0",
            "parameters": {
              "PORTS_INFO_DICT": {
                "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 TX0 TX1} unconnected {RX2 RX3 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
              },
              "PROT0_GT_DIRECTION": {
                "value": "DUPLEX"
              },
              "REFCLK_STRING": {
                "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_102.400000046239_MHz_unique1"
              }
            },
            "interface_ports": {
              "APB3_INTF": {
                "vlnv": "xilinx.com:interface:apb_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "APB3_INTF"
              }
            },
            "addressing": {
              "memory_maps": {
                "APB3_INTF": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "bufg_gt_rx_0": {
            "vlnv": "xilinx.com:ip:bufg_gt:1.0",
            "xci_name": "system_bufg_gt_rx_0_0",
            "xci_path": "ip/system_bufg_gt_rx_0_0/system_bufg_gt_rx_0_0.xci",
            "inst_hier_path": "jesd204_phy/bufg_gt_rx_0"
          },
          "bufg_gt_tx_0": {
            "vlnv": "xilinx.com:ip:bufg_gt:1.0",
            "xci_name": "system_bufg_gt_tx_0_0",
            "xci_path": "ip/system_bufg_gt_tx_0_0/system_bufg_gt_tx_0_0.xci",
            "inst_hier_path": "jesd204_phy/bufg_gt_tx_0"
          },
          "rx_adapt_0": {
            "vlnv": "analog.com:user:jesd204_versal_gt_adapter_rx:1.0",
            "xci_name": "system_rx_adapt_0_0",
            "xci_path": "ip/system_rx_adapt_0_0/system_rx_adapt_0_0.xci",
            "inst_hier_path": "jesd204_phy/rx_adapt_0"
          },
          "rx_adapt_1": {
            "vlnv": "analog.com:user:jesd204_versal_gt_adapter_rx:1.0",
            "xci_name": "system_rx_adapt_1_0",
            "xci_path": "ip/system_rx_adapt_1_0/system_rx_adapt_1_0.xci",
            "inst_hier_path": "jesd204_phy/rx_adapt_1"
          },
          "tx_adapt_0": {
            "vlnv": "analog.com:user:jesd204_versal_gt_adapter_tx:1.0",
            "xci_name": "system_tx_adapt_0_0",
            "xci_path": "ip/system_tx_adapt_0_0/system_tx_adapt_0_0.xci",
            "inst_hier_path": "jesd204_phy/tx_adapt_0"
          },
          "tx_adapt_1": {
            "vlnv": "analog.com:user:jesd204_versal_gt_adapter_tx:1.0",
            "xci_name": "system_tx_adapt_1_0",
            "xci_path": "ip/system_tx_adapt_1_0/system_tx_adapt_1_0.xci",
            "inst_hier_path": "jesd204_phy/tx_adapt_1"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_0",
            "xci_path": "ip/system_xlconcat_0_0/system_xlconcat_0_0.xci",
            "inst_hier_path": "jesd204_phy/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "1"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "system_util_reduced_logic_0_0",
            "xci_path": "ip/system_util_reduced_logic_0_0/system_util_reduced_logic_0_0.xci",
            "inst_hier_path": "jesd204_phy/util_reduced_logic_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconcat_iloresetdone": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_iloresetdone_0",
            "xci_path": "ip/system_xlconcat_iloresetdone_0/system_xlconcat_iloresetdone_0.xci",
            "inst_hier_path": "jesd204_phy/xlconcat_iloresetdone",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "util_reduced_logic_iloresetdone": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "system_util_reduced_logic_iloresetdone_0",
            "xci_path": "ip/system_util_reduced_logic_iloresetdone_0/system_util_reduced_logic_iloresetdone_0.xci",
            "inst_hier_path": "jesd204_phy/util_reduced_logic_iloresetdone",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "xlconcat_cplllock": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_cplllock_0",
            "xci_path": "ip/system_xlconcat_cplllock_0/system_xlconcat_cplllock_0.xci",
            "inst_hier_path": "jesd204_phy/xlconcat_cplllock",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "util_reduced_logic_cplllock": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "system_util_reduced_logic_cplllock_0",
            "xci_path": "ip/system_util_reduced_logic_cplllock_0/system_util_reduced_logic_cplllock_0.xci",
            "inst_hier_path": "jesd204_phy/util_reduced_logic_cplllock",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "xlconcat_ch": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_ch_0",
            "xci_path": "ip/system_xlconcat_ch_0/system_xlconcat_ch_0.xci",
            "inst_hier_path": "jesd204_phy/xlconcat_ch",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "slice_ch0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_slice_ch0_0",
            "xci_path": "ip/system_slice_ch0_0/system_slice_ch0_0.xci",
            "inst_hier_path": "jesd204_phy/slice_ch0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "16"
              }
            }
          },
          "slice_ch1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_slice_ch1_0",
            "xci_path": "ip/system_slice_ch1_0/system_slice_ch1_0.xci",
            "inst_hier_path": "jesd204_phy/slice_ch1",
            "parameters": {
              "DIN_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "gt_bridge_ip_0_GT_RX0": {
            "interface_ports": [
              "gt_bridge_ip_0/GT_RX0",
              "gt_quad_base_0/RX0_GT_IP_Interface"
            ]
          },
          "gt_bridge_ip_0_GT_RX1": {
            "interface_ports": [
              "gt_bridge_ip_0/GT_RX1",
              "gt_quad_base_0/RX1_GT_IP_Interface"
            ]
          },
          "gt_bridge_ip_0_GT_TX0": {
            "interface_ports": [
              "gt_bridge_ip_0/GT_TX0",
              "gt_quad_base_0/TX0_GT_IP_Interface"
            ]
          },
          "gt_bridge_ip_0_GT_TX1": {
            "interface_ports": [
              "gt_bridge_ip_0/GT_TX1",
              "gt_quad_base_0/TX1_GT_IP_Interface"
            ]
          },
          "gt_quad_base_0_GT_Serial": {
            "interface_ports": [
              "GT_Serial_0",
              "gt_quad_base_0/GT_Serial"
            ]
          },
          "rx_adapt_0_RX": {
            "interface_ports": [
              "rx0",
              "rx_adapt_0/RX"
            ]
          },
          "rx_adapt_0_RX_GT_IP_Interface": {
            "interface_ports": [
              "rx_adapt_0/RX_GT_IP_Interface",
              "gt_bridge_ip_0/GT_RX0_EXT"
            ]
          },
          "rx_adapt_1_RX": {
            "interface_ports": [
              "rx1",
              "rx_adapt_1/RX"
            ]
          },
          "rx_adapt_1_RX_GT_IP_Interface": {
            "interface_ports": [
              "rx_adapt_1/RX_GT_IP_Interface",
              "gt_bridge_ip_0/GT_RX1_EXT"
            ]
          },
          "tx0_1": {
            "interface_ports": [
              "tx0",
              "tx_adapt_0/TX"
            ]
          },
          "tx1_1": {
            "interface_ports": [
              "tx1",
              "tx_adapt_1/TX"
            ]
          },
          "tx_adapt_0_TX_GT_IP_Interface": {
            "interface_ports": [
              "tx_adapt_0/TX_GT_IP_Interface",
              "gt_bridge_ip_0/GT_TX0_EXT"
            ]
          },
          "tx_adapt_1_TX_GT_IP_Interface": {
            "interface_ports": [
              "tx_adapt_1/TX_GT_IP_Interface",
              "gt_bridge_ip_0/GT_TX1_EXT"
            ]
          }
        },
        "nets": {
          "GT_REFCLK_1": {
            "ports": [
              "GT_REFCLK",
              "gt_quad_base_0/GT_REFCLK0"
            ]
          },
          "apb3clk_1": {
            "ports": [
              "apb3clk",
              "gt_bridge_ip_0/apb3clk",
              "gt_quad_base_0/apb3clk"
            ]
          },
          "bufg_gt_rx_0_usrclk": {
            "ports": [
              "bufg_gt_rx_0/usrclk",
              "gt_bridge_ip_0/gt_rxusrclk",
              "rx_adapt_0/usr_clk",
              "rx_adapt_1/usr_clk",
              "gt_quad_base_0/ch0_rxusrclk",
              "gt_quad_base_0/ch1_rxusrclk",
              "gt_quad_base_0/ch2_rxusrclk",
              "gt_quad_base_0/ch3_rxusrclk"
            ]
          },
          "bufg_gt_tx_0_usrclk": {
            "ports": [
              "bufg_gt_tx_0/usrclk",
              "gt_bridge_ip_0/gt_txusrclk",
              "tx_adapt_0/usr_clk",
              "tx_adapt_1/usr_clk",
              "gt_quad_base_0/ch0_txusrclk",
              "gt_quad_base_0/ch1_txusrclk",
              "gt_quad_base_0/ch2_txusrclk",
              "gt_quad_base_0/ch3_txusrclk"
            ]
          },
          "gt_bridge_ip_0_gt_ilo_reset": {
            "ports": [
              "gt_bridge_ip_0/gt_ilo_reset",
              "gt_quad_base_0/ch0_iloreset",
              "gt_quad_base_0/ch1_iloreset"
            ]
          },
          "gt_bridge_ip_0_gt_pll_reset": {
            "ports": [
              "gt_bridge_ip_0/gt_pll_reset",
              "gt_quad_base_0/hsclk0_lcpllreset",
              "gt_quad_base_0/hsclk1_lcpllreset"
            ]
          },
          "gt_bridge_ip_0_rxusrclk_out": {
            "ports": [
              "gt_bridge_ip_0/rxusrclk_out",
              "rxusrclk_out"
            ]
          },
          "gt_bridge_ip_0_txusrclk_out": {
            "ports": [
              "gt_bridge_ip_0/txusrclk_out",
              "txusrclk_out"
            ]
          },
          "gt_quad_base_0_ch0_iloresetdone": {
            "ports": [
              "gt_quad_base_0/ch0_iloresetdone",
              "xlconcat_iloresetdone/In0"
            ]
          },
          "gt_quad_base_0_ch0_pcsrsvdout": {
            "ports": [
              "gt_quad_base_0/ch0_pcsrsvdout",
              "slice_ch0/Din"
            ]
          },
          "gt_quad_base_0_ch0_rxoutclk": {
            "ports": [
              "gt_quad_base_0/ch0_rxoutclk",
              "bufg_gt_rx_0/outclk"
            ]
          },
          "gt_quad_base_0_ch0_txoutclk": {
            "ports": [
              "gt_quad_base_0/ch0_txoutclk",
              "bufg_gt_tx_0/outclk"
            ]
          },
          "gt_quad_base_0_ch1_iloresetdone": {
            "ports": [
              "gt_quad_base_0/ch1_iloresetdone",
              "xlconcat_iloresetdone/In1"
            ]
          },
          "gt_quad_base_0_ch1_pcsrsvdout": {
            "ports": [
              "gt_quad_base_0/ch1_pcsrsvdout",
              "slice_ch1/Din"
            ]
          },
          "gt_quad_base_0_gtpowergood": {
            "ports": [
              "gt_quad_base_0/gtpowergood",
              "xlconcat_0/In0"
            ]
          },
          "gt_quad_base_0_hsclk0_lcplllock": {
            "ports": [
              "gt_quad_base_0/hsclk0_lcplllock",
              "xlconcat_cplllock/In0"
            ]
          },
          "gt_quad_base_0_hsclk1_lcplllock": {
            "ports": [
              "gt_quad_base_0/hsclk1_lcplllock",
              "xlconcat_cplllock/In1"
            ]
          },
          "gtreset_in_1": {
            "ports": [
              "gtreset_in",
              "gt_bridge_ip_0/gtreset_in"
            ]
          },
          "slice_ch0_Dout": {
            "ports": [
              "slice_ch0/Dout",
              "xlconcat_ch/In0"
            ]
          },
          "slice_ch1_Dout": {
            "ports": [
              "slice_ch1/Dout",
              "xlconcat_ch/In1"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "gt_bridge_ip_0/gtpowergood"
            ]
          },
          "util_reduced_logic_cplllock_Res": {
            "ports": [
              "util_reduced_logic_cplllock/Res",
              "gt_bridge_ip_0/gt_lcpll_lock"
            ]
          },
          "util_reduced_logic_iloresetdone_Res": {
            "ports": [
              "util_reduced_logic_iloresetdone/Res",
              "gt_bridge_ip_0/ilo_resetdone"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "util_reduced_logic_0/Op1"
            ]
          },
          "xlconcat_ch_dout": {
            "ports": [
              "xlconcat_ch/dout",
              "gt_bridge_ip_0/ch_phystatus_in"
            ]
          },
          "xlconcat_cplllock_dout": {
            "ports": [
              "xlconcat_cplllock/dout",
              "util_reduced_logic_cplllock/Op1"
            ]
          },
          "xlconcat_iloresetdone_dout": {
            "ports": [
              "xlconcat_iloresetdone/dout",
              "util_reduced_logic_iloresetdone/Op1"
            ]
          }
        }
      },
      "rx_device_clk_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rx_device_clk_rstgen_0",
        "xci_path": "ip/system_rx_device_clk_rstgen_0/system_rx_device_clk_rstgen_0.xci",
        "inst_hier_path": "rx_device_clk_rstgen"
      },
      "axi_mxfe_rx_jesd": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rx_phy0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "device_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sysref": {
            "direction": "I"
          },
          "rx_eof": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "rx_sof": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "rx_data_tvalid": {
            "direction": "O"
          },
          "rx_data_tdata": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        },
        "components": {
          "rx_axi": {
            "vlnv": "analog.com:user:axi_jesd204_rx:1.0",
            "xci_name": "system_rx_axi_0",
            "xci_path": "ip/system_rx_axi_0/system_rx_axi_0.xci",
            "inst_hier_path": "axi_mxfe_rx_jesd/rx_axi",
            "parameters": {
              "LINK_MODE": {
                "value": "2"
              },
              "NUM_LANES": {
                "value": "1"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          },
          "rx": {
            "vlnv": "analog.com:user:jesd204_rx:1.0",
            "xci_name": "system_rx_0",
            "xci_path": "ip/system_rx_0/system_rx_0.xci",
            "inst_hier_path": "axi_mxfe_rx_jesd/rx",
            "parameters": {
              "LINK_MODE": {
                "value": "2"
              },
              "NUM_INPUT_PIPELINE": {
                "value": "1"
              },
              "NUM_LANES": {
                "value": "1"
              },
              "NUM_LINKS": {
                "value": "1"
              },
              "SYSREF_IOB": {
                "value": "false"
              },
              "TPL_DATA_PATH_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "rx_axi_rx_cfg": {
            "interface_ports": [
              "rx_axi/rx_cfg",
              "rx/rx_cfg"
            ]
          },
          "rx_phy0_1": {
            "interface_ports": [
              "rx_phy0",
              "rx/rx_phy0"
            ]
          },
          "rx_rx_event": {
            "interface_ports": [
              "rx/rx_event",
              "rx_axi/rx_event"
            ]
          },
          "rx_rx_status": {
            "interface_ports": [
              "rx/rx_status",
              "rx_axi/rx_status"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "rx_axi/s_axi"
            ]
          }
        },
        "nets": {
          "device_clk_1": {
            "ports": [
              "device_clk",
              "rx_axi/device_clk",
              "rx/device_clk"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "rx_axi/core_clk",
              "rx/clk"
            ]
          },
          "rx_axi_core_reset": {
            "ports": [
              "rx_axi/core_reset",
              "rx/reset"
            ]
          },
          "rx_axi_device_reset": {
            "ports": [
              "rx_axi/device_reset",
              "rx/device_reset"
            ]
          },
          "rx_axi_irq": {
            "ports": [
              "rx_axi/irq",
              "irq"
            ]
          },
          "rx_rx_data": {
            "ports": [
              "rx/rx_data",
              "rx_data_tdata"
            ]
          },
          "rx_rx_eof": {
            "ports": [
              "rx/rx_eof",
              "rx_eof"
            ]
          },
          "rx_rx_sof": {
            "ports": [
              "rx/rx_sof",
              "rx_sof"
            ]
          },
          "rx_rx_valid": {
            "ports": [
              "rx/rx_valid",
              "rx_data_tvalid"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "rx_axi/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "rx_axi/s_axi_aresetn"
            ]
          },
          "sysref_1": {
            "ports": [
              "sysref",
              "rx/sysref"
            ]
          }
        }
      },
      "rx_mxfe_tpl_core": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "link_sof": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "link_valid": {
            "direction": "I"
          },
          "link_data": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "adc_dovf": {
            "direction": "I"
          },
          "adc_enable_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_4": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_5": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_6": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_6": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_6": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_7": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_7": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_7": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ext_sync_in": {
            "direction": "I"
          },
          "adc_sync_manual_req_out": {
            "direction": "O"
          },
          "adc_sync_manual_req_in": {
            "direction": "I"
          },
          "adc_rst": {
            "direction": "O"
          }
        },
        "components": {
          "adc_tpl_core": {
            "vlnv": "analog.com:user:ad_ip_jesd204_tpl_adc:1.0",
            "xci_name": "system_adc_tpl_core_0",
            "xci_path": "ip/system_adc_tpl_core_0/system_adc_tpl_core_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/adc_tpl_core",
            "parameters": {
              "BITS_PER_SAMPLE": {
                "value": "16"
              },
              "CONVERTER_RESOLUTION": {
                "value": "16"
              },
              "DMA_BITS_PER_SAMPLE": {
                "value": "16"
              },
              "EXT_SYNC": {
                "value": "1"
              },
              "NUM_CHANNELS": {
                "value": "8"
              },
              "NUM_LANES": {
                "value": "1"
              },
              "OCTETS_PER_BEAT": {
                "value": "16"
              },
              "SAMPLES_PER_FRAME": {
                "value": "1"
              }
            }
          },
          "data_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_0_0",
            "xci_path": "ip/system_data_slice_0_0/system_data_slice_0_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_0_0",
            "xci_path": "ip/system_enable_slice_0_0/system_enable_slice_0_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_0_0",
            "xci_path": "ip/system_valid_slice_0_0/system_valid_slice_0_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_1_0",
            "xci_path": "ip/system_data_slice_1_0/system_data_slice_1_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_1_0",
            "xci_path": "ip/system_enable_slice_1_0/system_enable_slice_1_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_1_0",
            "xci_path": "ip/system_valid_slice_1_0/system_valid_slice_1_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_2_0",
            "xci_path": "ip/system_data_slice_2_0/system_data_slice_2_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_2_0",
            "xci_path": "ip/system_enable_slice_2_0/system_enable_slice_2_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_2_0",
            "xci_path": "ip/system_valid_slice_2_0/system_valid_slice_2_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_3_0",
            "xci_path": "ip/system_data_slice_3_0/system_data_slice_3_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_3_0",
            "xci_path": "ip/system_enable_slice_3_0/system_enable_slice_3_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_3_0",
            "xci_path": "ip/system_valid_slice_3_0/system_valid_slice_3_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_4_0",
            "xci_path": "ip/system_data_slice_4_0/system_data_slice_4_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "79"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_4_0",
            "xci_path": "ip/system_enable_slice_4_0/system_enable_slice_4_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_4_0",
            "xci_path": "ip/system_valid_slice_4_0/system_valid_slice_4_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_5_0",
            "xci_path": "ip/system_data_slice_5_0/system_data_slice_5_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_5",
            "parameters": {
              "DIN_FROM": {
                "value": "95"
              },
              "DIN_TO": {
                "value": "80"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_5_0",
            "xci_path": "ip/system_enable_slice_5_0/system_enable_slice_5_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_5",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_5_0",
            "xci_path": "ip/system_valid_slice_5_0/system_valid_slice_5_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_5",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_6_0",
            "xci_path": "ip/system_data_slice_6_0/system_data_slice_6_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_6",
            "parameters": {
              "DIN_FROM": {
                "value": "111"
              },
              "DIN_TO": {
                "value": "96"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_6_0",
            "xci_path": "ip/system_enable_slice_6_0/system_enable_slice_6_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_6",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_6_0",
            "xci_path": "ip/system_valid_slice_6_0/system_valid_slice_6_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_6",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "data_slice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_7_0",
            "xci_path": "ip/system_data_slice_7_0/system_data_slice_7_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/data_slice_7",
            "parameters": {
              "DIN_FROM": {
                "value": "127"
              },
              "DIN_TO": {
                "value": "112"
              },
              "DIN_WIDTH": {
                "value": "128"
              }
            }
          },
          "enable_slice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_7_0",
            "xci_path": "ip/system_enable_slice_7_0/system_enable_slice_7_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/enable_slice_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_7_0",
            "xci_path": "ip/system_valid_slice_7_0/system_valid_slice_7_0.xci",
            "inst_hier_path": "rx_mxfe_tpl_core/valid_slice_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "adc_tpl_core/s_axi"
            ]
          }
        },
        "nets": {
          "adc_dovf_1": {
            "ports": [
              "adc_dovf",
              "adc_tpl_core/adc_dovf"
            ]
          },
          "adc_sync_manual_req_in_1": {
            "ports": [
              "adc_sync_manual_req_in",
              "adc_tpl_core/adc_sync_manual_req_in"
            ]
          },
          "adc_tpl_core_adc_data": {
            "ports": [
              "adc_tpl_core/adc_data",
              "data_slice_0/Din",
              "data_slice_1/Din",
              "data_slice_2/Din",
              "data_slice_3/Din",
              "data_slice_4/Din",
              "data_slice_5/Din",
              "data_slice_6/Din",
              "data_slice_7/Din"
            ]
          },
          "adc_tpl_core_adc_rst": {
            "ports": [
              "adc_tpl_core/adc_rst",
              "adc_rst"
            ]
          },
          "adc_tpl_core_adc_sync_manual_req_out": {
            "ports": [
              "adc_tpl_core/adc_sync_manual_req_out",
              "adc_sync_manual_req_out"
            ]
          },
          "adc_tpl_core_adc_valid": {
            "ports": [
              "adc_tpl_core/adc_valid",
              "valid_slice_0/Din",
              "valid_slice_1/Din",
              "valid_slice_2/Din",
              "valid_slice_3/Din",
              "valid_slice_4/Din",
              "valid_slice_5/Din",
              "valid_slice_6/Din",
              "valid_slice_7/Din"
            ]
          },
          "adc_tpl_core_enable": {
            "ports": [
              "adc_tpl_core/enable",
              "enable_slice_0/Din",
              "enable_slice_1/Din",
              "enable_slice_2/Din",
              "enable_slice_3/Din",
              "enable_slice_4/Din",
              "enable_slice_5/Din",
              "enable_slice_6/Din",
              "enable_slice_7/Din"
            ]
          },
          "data_slice_0_Dout": {
            "ports": [
              "data_slice_0/Dout",
              "adc_data_0"
            ]
          },
          "data_slice_1_Dout": {
            "ports": [
              "data_slice_1/Dout",
              "adc_data_1"
            ]
          },
          "data_slice_2_Dout": {
            "ports": [
              "data_slice_2/Dout",
              "adc_data_2"
            ]
          },
          "data_slice_3_Dout": {
            "ports": [
              "data_slice_3/Dout",
              "adc_data_3"
            ]
          },
          "data_slice_4_Dout": {
            "ports": [
              "data_slice_4/Dout",
              "adc_data_4"
            ]
          },
          "data_slice_5_Dout": {
            "ports": [
              "data_slice_5/Dout",
              "adc_data_5"
            ]
          },
          "data_slice_6_Dout": {
            "ports": [
              "data_slice_6/Dout",
              "adc_data_6"
            ]
          },
          "data_slice_7_Dout": {
            "ports": [
              "data_slice_7/Dout",
              "adc_data_7"
            ]
          },
          "enable_slice_0_Dout": {
            "ports": [
              "enable_slice_0/Dout",
              "adc_enable_0"
            ]
          },
          "enable_slice_1_Dout": {
            "ports": [
              "enable_slice_1/Dout",
              "adc_enable_1"
            ]
          },
          "enable_slice_2_Dout": {
            "ports": [
              "enable_slice_2/Dout",
              "adc_enable_2"
            ]
          },
          "enable_slice_3_Dout": {
            "ports": [
              "enable_slice_3/Dout",
              "adc_enable_3"
            ]
          },
          "enable_slice_4_Dout": {
            "ports": [
              "enable_slice_4/Dout",
              "adc_enable_4"
            ]
          },
          "enable_slice_5_Dout": {
            "ports": [
              "enable_slice_5/Dout",
              "adc_enable_5"
            ]
          },
          "enable_slice_6_Dout": {
            "ports": [
              "enable_slice_6/Dout",
              "adc_enable_6"
            ]
          },
          "enable_slice_7_Dout": {
            "ports": [
              "enable_slice_7/Dout",
              "adc_enable_7"
            ]
          },
          "ext_sync_in_1": {
            "ports": [
              "ext_sync_in",
              "adc_tpl_core/adc_sync_in"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "adc_tpl_core/link_clk"
            ]
          },
          "link_data_1": {
            "ports": [
              "link_data",
              "adc_tpl_core/link_data"
            ]
          },
          "link_sof_1": {
            "ports": [
              "link_sof",
              "adc_tpl_core/link_sof"
            ]
          },
          "link_valid_1": {
            "ports": [
              "link_valid",
              "adc_tpl_core/link_valid"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "adc_tpl_core/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "adc_tpl_core/s_axi_aresetn"
            ]
          },
          "valid_slice_0_Dout": {
            "ports": [
              "valid_slice_0/Dout",
              "adc_valid_0"
            ]
          },
          "valid_slice_1_Dout": {
            "ports": [
              "valid_slice_1/Dout",
              "adc_valid_1"
            ]
          },
          "valid_slice_2_Dout": {
            "ports": [
              "valid_slice_2/Dout",
              "adc_valid_2"
            ]
          },
          "valid_slice_3_Dout": {
            "ports": [
              "valid_slice_3/Dout",
              "adc_valid_3"
            ]
          },
          "valid_slice_4_Dout": {
            "ports": [
              "valid_slice_4/Dout",
              "adc_valid_4"
            ]
          },
          "valid_slice_5_Dout": {
            "ports": [
              "valid_slice_5/Dout",
              "adc_valid_5"
            ]
          },
          "valid_slice_6_Dout": {
            "ports": [
              "valid_slice_6/Dout",
              "adc_valid_6"
            ]
          },
          "valid_slice_7_Dout": {
            "ports": [
              "valid_slice_7/Dout",
              "adc_valid_7"
            ]
          }
        }
      },
      "util_mxfe_cpack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_mxfe_cpack_0",
        "xci_path": "ip/system_util_mxfe_cpack_0/system_util_mxfe_cpack_0.xci",
        "inst_hier_path": "util_mxfe_cpack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "8"
          },
          "SAMPLES_PER_CHANNEL": {
            "value": "1"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "mxfe_rx_data_offload": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "init_req": {
            "direction": "I"
          },
          "sync_ext": {
            "direction": "I"
          }
        },
        "components": {
          "i_data_offload": {
            "vlnv": "analog.com:user:data_offload:1.0",
            "xci_name": "system_i_data_offload_0",
            "xci_path": "ip/system_i_data_offload_0/system_i_data_offload_0.xci",
            "inst_hier_path": "mxfe_rx_data_offload/i_data_offload",
            "parameters": {
              "DST_DATA_WIDTH": {
                "value": "128"
              },
              "MEM_SIZE_LOG2": {
                "value": "19"
              },
              "MEM_TYPE": {
                "value": "0"
              },
              "SRC_DATA_WIDTH": {
                "value": "128"
              },
              "SYNC_EXT_ADD_INTERNAL_CDC": {
                "value": "true"
              },
              "TX_OR_RXN_PATH": {
                "value": "0"
              }
            }
          },
          "storage_unit": {
            "vlnv": "analog.com:user:util_do_ram:1.0",
            "xci_name": "system_storage_unit_0",
            "xci_path": "ip/system_storage_unit_0/system_storage_unit_0.xci",
            "inst_hier_path": "mxfe_rx_data_offload/storage_unit",
            "parameters": {
              "DST_DATA_WIDTH": {
                "value": "128"
              },
              "LENGTH_WIDTH": {
                "value": "19"
              },
              "SRC_DATA_WIDTH": {
                "value": "128"
              }
            }
          }
        },
        "interface_nets": {
          "i_data_offload_m_axis": {
            "interface_ports": [
              "m_axis",
              "i_data_offload/m_axis"
            ]
          },
          "i_data_offload_m_storage_axis": {
            "interface_ports": [
              "storage_unit/s_axis",
              "i_data_offload/m_storage_axis"
            ]
          },
          "i_data_offload_rd_ctrl": {
            "interface_ports": [
              "storage_unit/rd_ctrl",
              "i_data_offload/rd_ctrl"
            ]
          },
          "i_data_offload_wr_ctrl": {
            "interface_ports": [
              "storage_unit/wr_ctrl",
              "i_data_offload/wr_ctrl"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "i_data_offload/s_axi"
            ]
          },
          "s_axis_1": {
            "interface_ports": [
              "s_axis",
              "i_data_offload/s_axis"
            ]
          },
          "storage_unit_m_axis": {
            "interface_ports": [
              "storage_unit/m_axis",
              "i_data_offload/s_storage_axis"
            ]
          }
        },
        "nets": {
          "init_req_1": {
            "ports": [
              "init_req",
              "i_data_offload/init_req"
            ]
          },
          "m_axis_aclk_1": {
            "ports": [
              "m_axis_aclk",
              "storage_unit/m_axis_aclk",
              "i_data_offload/m_axis_aclk"
            ]
          },
          "m_axis_aresetn_1": {
            "ports": [
              "m_axis_aresetn",
              "storage_unit/m_axis_aresetn",
              "i_data_offload/m_axis_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "i_data_offload/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "i_data_offload/s_axi_aresetn"
            ]
          },
          "s_axis_aclk_1": {
            "ports": [
              "s_axis_aclk",
              "storage_unit/s_axis_aclk",
              "i_data_offload/s_axis_aclk"
            ]
          },
          "s_axis_aresetn_1": {
            "ports": [
              "s_axis_aresetn",
              "storage_unit/s_axis_aresetn",
              "i_data_offload/s_axis_aresetn"
            ]
          },
          "sync_ext_1": {
            "ports": [
              "sync_ext",
              "i_data_offload/sync_ext"
            ]
          }
        }
      },
      "axi_mxfe_rx_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_mxfe_rx_dma_0",
        "xci_path": "ip/system_axi_mxfe_rx_dma_0/system_axi_mxfe_rx_dma_0.xci",
        "inst_hier_path": "axi_mxfe_rx_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "true"
          },
          "AXI_SLICE_SRC": {
            "value": "true"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "128"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "128"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "1"
          },
          "ID": {
            "value": "0"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "4096"
          },
          "SYNC_TRANSFER_START": {
            "value": "false"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "tx_device_clk_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_tx_device_clk_rstgen_0",
        "xci_path": "ip/system_tx_device_clk_rstgen_0/system_tx_device_clk_rstgen_0.xci",
        "inst_hier_path": "tx_device_clk_rstgen"
      },
      "axi_mxfe_tx_jesd": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "tx_data": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "tx_phy0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "device_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sysref": {
            "direction": "I"
          }
        },
        "components": {
          "tx_axi": {
            "vlnv": "analog.com:user:axi_jesd204_tx:1.0",
            "xci_name": "system_tx_axi_0",
            "xci_path": "ip/system_tx_axi_0/system_tx_axi_0.xci",
            "inst_hier_path": "axi_mxfe_tx_jesd/tx_axi",
            "parameters": {
              "LINK_MODE": {
                "value": "2"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          },
          "tx": {
            "vlnv": "analog.com:user:jesd204_tx:1.0",
            "xci_name": "system_tx_0",
            "xci_path": "ip/system_tx_0/system_tx_0.xci",
            "inst_hier_path": "axi_mxfe_tx_jesd/tx",
            "parameters": {
              "LINK_MODE": {
                "value": "2"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              },
              "SYSREF_IOB": {
                "value": "false"
              },
              "TPL_DATA_PATH_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "tx_axi/s_axi"
            ]
          },
          "tx_axi_tx_cfg": {
            "interface_ports": [
              "tx_axi/tx_cfg",
              "tx/tx_cfg"
            ]
          },
          "tx_data_1": {
            "interface_ports": [
              "tx_data",
              "tx/tx_data"
            ]
          },
          "tx_tx_event": {
            "interface_ports": [
              "tx/tx_event",
              "tx_axi/tx_event"
            ]
          },
          "tx_tx_phy0": {
            "interface_ports": [
              "tx_phy0",
              "tx/tx_phy0"
            ]
          },
          "tx_tx_phy1": {
            "interface_ports": [
              "tx_phy1",
              "tx/tx_phy1"
            ]
          },
          "tx_tx_status": {
            "interface_ports": [
              "tx/tx_status",
              "tx_axi/tx_status"
            ]
          }
        },
        "nets": {
          "device_clk_1": {
            "ports": [
              "device_clk",
              "tx_axi/device_clk",
              "tx/device_clk"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "tx_axi/core_clk",
              "tx/clk"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "tx_axi/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "tx_axi/s_axi_aresetn"
            ]
          },
          "sysref_1": {
            "ports": [
              "sysref",
              "tx/sysref"
            ]
          },
          "tx_axi_core_reset": {
            "ports": [
              "tx_axi/core_reset",
              "tx/reset"
            ]
          },
          "tx_axi_device_reset": {
            "ports": [
              "tx_axi/device_reset",
              "tx/device_reset"
            ]
          },
          "tx_axi_irq": {
            "ports": [
              "tx_axi/irq",
              "irq"
            ]
          }
        }
      },
      "tx_mxfe_tpl_core": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "link": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dac_dunf": {
            "direction": "I"
          },
          "dac_enable_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_5": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_6": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_6": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_6": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dac_enable_7": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_7": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_7": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ext_sync_in": {
            "direction": "I"
          },
          "dac_sync_manual_req_out": {
            "direction": "O"
          },
          "dac_sync_manual_req_in": {
            "direction": "I"
          },
          "dac_rst": {
            "direction": "O"
          }
        },
        "components": {
          "dac_tpl_core": {
            "vlnv": "analog.com:user:ad_ip_jesd204_tpl_dac:1.0",
            "xci_name": "system_dac_tpl_core_0",
            "xci_path": "ip/system_dac_tpl_core_0/system_dac_tpl_core_0.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/dac_tpl_core",
            "parameters": {
              "BITS_PER_SAMPLE": {
                "value": "16"
              },
              "CONVERTER_RESOLUTION": {
                "value": "16"
              },
              "DMA_BITS_PER_SAMPLE": {
                "value": "16"
              },
              "EXT_SYNC": {
                "value": "1"
              },
              "IQCORRECTION_DISABLE": {
                "value": "0"
              },
              "NUM_CHANNELS": {
                "value": "8"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "OCTETS_PER_BEAT": {
                "value": "8"
              },
              "SAMPLES_PER_FRAME": {
                "value": "1"
              }
            }
          },
          "data_concat0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_data_concat0_0",
            "xci_path": "ip/system_data_concat0_0/system_data_concat0_0.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/data_concat0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "enable_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_0_1",
            "xci_path": "ip/system_enable_slice_0_1/system_enable_slice_0_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_0_1",
            "xci_path": "ip/system_valid_slice_0_1/system_valid_slice_0_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_1_1",
            "xci_path": "ip/system_enable_slice_1_1/system_enable_slice_1_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_1_1",
            "xci_path": "ip/system_valid_slice_1_1/system_valid_slice_1_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_2_1",
            "xci_path": "ip/system_enable_slice_2_1/system_enable_slice_2_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_2_1",
            "xci_path": "ip/system_valid_slice_2_1/system_valid_slice_2_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_3_1",
            "xci_path": "ip/system_enable_slice_3_1/system_enable_slice_3_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_3_1",
            "xci_path": "ip/system_valid_slice_3_1/system_valid_slice_3_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_4_1",
            "xci_path": "ip/system_enable_slice_4_1/system_enable_slice_4_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_4_1",
            "xci_path": "ip/system_valid_slice_4_1/system_valid_slice_4_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_5_1",
            "xci_path": "ip/system_enable_slice_5_1/system_enable_slice_5_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_5",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_5_1",
            "xci_path": "ip/system_valid_slice_5_1/system_valid_slice_5_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_5",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_6_1",
            "xci_path": "ip/system_enable_slice_6_1/system_enable_slice_6_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_6",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_6_1",
            "xci_path": "ip/system_valid_slice_6_1/system_valid_slice_6_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_6",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "enable_slice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_7_1",
            "xci_path": "ip/system_enable_slice_7_1/system_enable_slice_7_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/enable_slice_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "valid_slice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_7_1",
            "xci_path": "ip/system_valid_slice_7_1/system_valid_slice_7_1.xci",
            "inst_hier_path": "tx_mxfe_tpl_core/valid_slice_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "dac_tpl_core_link": {
            "interface_ports": [
              "link",
              "dac_tpl_core/link"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "dac_tpl_core/s_axi"
            ]
          }
        },
        "nets": {
          "dac_data_0_1": {
            "ports": [
              "dac_data_0",
              "data_concat0/In0"
            ]
          },
          "dac_data_1_1": {
            "ports": [
              "dac_data_1",
              "data_concat0/In1"
            ]
          },
          "dac_data_2_1": {
            "ports": [
              "dac_data_2",
              "data_concat0/In2"
            ]
          },
          "dac_data_3_1": {
            "ports": [
              "dac_data_3",
              "data_concat0/In3"
            ]
          },
          "dac_data_4_1": {
            "ports": [
              "dac_data_4",
              "data_concat0/In4"
            ]
          },
          "dac_data_5_1": {
            "ports": [
              "dac_data_5",
              "data_concat0/In5"
            ]
          },
          "dac_data_6_1": {
            "ports": [
              "dac_data_6",
              "data_concat0/In6"
            ]
          },
          "dac_data_7_1": {
            "ports": [
              "dac_data_7",
              "data_concat0/In7"
            ]
          },
          "dac_dunf_1": {
            "ports": [
              "dac_dunf",
              "dac_tpl_core/dac_dunf"
            ]
          },
          "dac_sync_manual_req_in_1": {
            "ports": [
              "dac_sync_manual_req_in",
              "dac_tpl_core/dac_sync_manual_req_in"
            ]
          },
          "dac_tpl_core_dac_rst": {
            "ports": [
              "dac_tpl_core/dac_rst",
              "dac_rst"
            ]
          },
          "dac_tpl_core_dac_sync_manual_req_out": {
            "ports": [
              "dac_tpl_core/dac_sync_manual_req_out",
              "dac_sync_manual_req_out"
            ]
          },
          "dac_tpl_core_dac_valid": {
            "ports": [
              "dac_tpl_core/dac_valid",
              "valid_slice_0/Din",
              "valid_slice_1/Din",
              "valid_slice_2/Din",
              "valid_slice_3/Din",
              "valid_slice_4/Din",
              "valid_slice_5/Din",
              "valid_slice_6/Din",
              "valid_slice_7/Din"
            ]
          },
          "dac_tpl_core_enable": {
            "ports": [
              "dac_tpl_core/enable",
              "enable_slice_0/Din",
              "enable_slice_1/Din",
              "enable_slice_2/Din",
              "enable_slice_3/Din",
              "enable_slice_4/Din",
              "enable_slice_5/Din",
              "enable_slice_6/Din",
              "enable_slice_7/Din"
            ]
          },
          "data_concat0_dout": {
            "ports": [
              "data_concat0/dout",
              "dac_tpl_core/dac_ddata"
            ]
          },
          "enable_slice_0_Dout": {
            "ports": [
              "enable_slice_0/Dout",
              "dac_enable_0"
            ]
          },
          "enable_slice_1_Dout": {
            "ports": [
              "enable_slice_1/Dout",
              "dac_enable_1"
            ]
          },
          "enable_slice_2_Dout": {
            "ports": [
              "enable_slice_2/Dout",
              "dac_enable_2"
            ]
          },
          "enable_slice_3_Dout": {
            "ports": [
              "enable_slice_3/Dout",
              "dac_enable_3"
            ]
          },
          "enable_slice_4_Dout": {
            "ports": [
              "enable_slice_4/Dout",
              "dac_enable_4"
            ]
          },
          "enable_slice_5_Dout": {
            "ports": [
              "enable_slice_5/Dout",
              "dac_enable_5"
            ]
          },
          "enable_slice_6_Dout": {
            "ports": [
              "enable_slice_6/Dout",
              "dac_enable_6"
            ]
          },
          "enable_slice_7_Dout": {
            "ports": [
              "enable_slice_7/Dout",
              "dac_enable_7"
            ]
          },
          "ext_sync_in_1": {
            "ports": [
              "ext_sync_in",
              "dac_tpl_core/dac_sync_in"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "dac_tpl_core/link_clk"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "dac_tpl_core/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "dac_tpl_core/s_axi_aresetn"
            ]
          },
          "valid_slice_0_Dout": {
            "ports": [
              "valid_slice_0/Dout",
              "dac_valid_0"
            ]
          },
          "valid_slice_1_Dout": {
            "ports": [
              "valid_slice_1/Dout",
              "dac_valid_1"
            ]
          },
          "valid_slice_2_Dout": {
            "ports": [
              "valid_slice_2/Dout",
              "dac_valid_2"
            ]
          },
          "valid_slice_3_Dout": {
            "ports": [
              "valid_slice_3/Dout",
              "dac_valid_3"
            ]
          },
          "valid_slice_4_Dout": {
            "ports": [
              "valid_slice_4/Dout",
              "dac_valid_4"
            ]
          },
          "valid_slice_5_Dout": {
            "ports": [
              "valid_slice_5/Dout",
              "dac_valid_5"
            ]
          },
          "valid_slice_6_Dout": {
            "ports": [
              "valid_slice_6/Dout",
              "dac_valid_6"
            ]
          },
          "valid_slice_7_Dout": {
            "ports": [
              "valid_slice_7/Dout",
              "dac_valid_7"
            ]
          }
        }
      },
      "util_mxfe_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_util_mxfe_upack_0",
        "xci_path": "ip/system_util_mxfe_upack_0/system_util_mxfe_upack_0.xci",
        "inst_hier_path": "util_mxfe_upack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "8"
          },
          "SAMPLES_PER_CHANNEL": {
            "value": "1"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "mxfe_tx_data_offload": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "init_req": {
            "direction": "I"
          },
          "sync_ext": {
            "direction": "I"
          }
        },
        "components": {
          "i_data_offload": {
            "vlnv": "analog.com:user:data_offload:1.0",
            "xci_name": "system_i_data_offload_1",
            "xci_path": "ip/system_i_data_offload_1/system_i_data_offload_1.xci",
            "inst_hier_path": "mxfe_tx_data_offload/i_data_offload",
            "parameters": {
              "DST_CYCLIC_EN": {
                "value": "1"
              },
              "DST_DATA_WIDTH": {
                "value": "128"
              },
              "MEM_SIZE_LOG2": {
                "value": "19"
              },
              "MEM_TYPE": {
                "value": "0"
              },
              "SRC_DATA_WIDTH": {
                "value": "128"
              },
              "SYNC_EXT_ADD_INTERNAL_CDC": {
                "value": "true"
              },
              "TX_OR_RXN_PATH": {
                "value": "1"
              }
            }
          },
          "storage_unit": {
            "vlnv": "analog.com:user:util_do_ram:1.0",
            "xci_name": "system_storage_unit_1",
            "xci_path": "ip/system_storage_unit_1/system_storage_unit_1.xci",
            "inst_hier_path": "mxfe_tx_data_offload/storage_unit",
            "parameters": {
              "DST_DATA_WIDTH": {
                "value": "128"
              },
              "LENGTH_WIDTH": {
                "value": "19"
              },
              "SRC_DATA_WIDTH": {
                "value": "128"
              }
            }
          }
        },
        "interface_nets": {
          "i_data_offload_m_axis": {
            "interface_ports": [
              "m_axis",
              "i_data_offload/m_axis"
            ]
          },
          "i_data_offload_m_storage_axis": {
            "interface_ports": [
              "storage_unit/s_axis",
              "i_data_offload/m_storage_axis"
            ]
          },
          "i_data_offload_rd_ctrl": {
            "interface_ports": [
              "storage_unit/rd_ctrl",
              "i_data_offload/rd_ctrl"
            ]
          },
          "i_data_offload_wr_ctrl": {
            "interface_ports": [
              "storage_unit/wr_ctrl",
              "i_data_offload/wr_ctrl"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "i_data_offload/s_axi"
            ]
          },
          "s_axis_1": {
            "interface_ports": [
              "s_axis",
              "i_data_offload/s_axis"
            ]
          },
          "storage_unit_m_axis": {
            "interface_ports": [
              "storage_unit/m_axis",
              "i_data_offload/s_storage_axis"
            ]
          }
        },
        "nets": {
          "init_req_1": {
            "ports": [
              "init_req",
              "i_data_offload/init_req"
            ]
          },
          "m_axis_aclk_1": {
            "ports": [
              "m_axis_aclk",
              "storage_unit/m_axis_aclk",
              "i_data_offload/m_axis_aclk"
            ]
          },
          "m_axis_aresetn_1": {
            "ports": [
              "m_axis_aresetn",
              "storage_unit/m_axis_aresetn",
              "i_data_offload/m_axis_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "i_data_offload/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "i_data_offload/s_axi_aresetn"
            ]
          },
          "s_axis_aclk_1": {
            "ports": [
              "s_axis_aclk",
              "storage_unit/s_axis_aclk",
              "i_data_offload/s_axis_aclk"
            ]
          },
          "s_axis_aresetn_1": {
            "ports": [
              "s_axis_aresetn",
              "storage_unit/s_axis_aresetn",
              "i_data_offload/s_axis_aresetn"
            ]
          },
          "sync_ext_1": {
            "ports": [
              "sync_ext",
              "i_data_offload/sync_ext"
            ]
          }
        }
      },
      "axi_mxfe_tx_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_mxfe_tx_dma_0",
        "xci_path": "ip/system_axi_mxfe_tx_dma_0/system_axi_mxfe_tx_dma_0.xci",
        "inst_hier_path": "axi_mxfe_tx_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "true"
          },
          "AXI_SLICE_SRC": {
            "value": "true"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "128"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "128"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "ID": {
            "value": "0"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "4096"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "manual_sync_or": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_manual_sync_or_0",
        "xci_path": "ip/system_manual_sync_or_0/system_manual_sync_or_0.xci",
        "inst_hier_path": "manual_sync_or",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "cpack_rst_logic": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "system_cpack_rst_logic_0",
        "xci_path": "ip/system_cpack_rst_logic_0/system_cpack_rst_logic_0.xci",
        "inst_hier_path": "cpack_rst_logic",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "3"
          }
        }
      },
      "rx_do_rstout_logic": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_rx_do_rstout_logic_0",
        "xci_path": "ip/system_rx_do_rstout_logic_0/system_rx_do_rstout_logic_0.xci",
        "inst_hier_path": "rx_do_rstout_logic",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "cpack_reset_sources": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_cpack_reset_sources_0",
        "xci_path": "ip/system_cpack_reset_sources_0/system_cpack_reset_sources_0.xci",
        "inst_hier_path": "cpack_reset_sources",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "upack_rst_logic": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "system_upack_rst_logic_0",
        "xci_path": "ip/system_upack_rst_logic_0/system_upack_rst_logic_0.xci",
        "inst_hier_path": "upack_rst_logic",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "upack_reset_sources": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_upack_reset_sources_0",
        "xci_path": "ip/system_upack_reset_sources_0/system_upack_reset_sources_0.xci",
        "inst_hier_path": "upack_reset_sources",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "axi_gpio/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "axi_sysid_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "rx_mxfe_tpl_core/s_axi"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "axi_mxfe_rx_jesd/s_axi"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_mxfe_rx_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "mxfe_rx_data_offload/s_axi"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "tx_mxfe_tpl_core/s_axi"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "axi_mxfe_tx_jesd/s_axi"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "axi_mxfe_tx_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M09_AXI",
          "mxfe_tx_data_offload/s_axi"
        ]
      },
      "axi_mxfe_rx_dma_m_dest_axi": {
        "interface_ports": [
          "axi_noc_0/S06_AXI",
          "axi_mxfe_rx_dma/m_dest_axi"
        ]
      },
      "axi_mxfe_tx_dma_m_src_axi": {
        "interface_ports": [
          "axi_noc_0/S07_AXI",
          "axi_mxfe_tx_dma/m_src_axi"
        ]
      },
      "axi_mxfe_tx_jesd_tx_phy0": {
        "interface_ports": [
          "axi_mxfe_tx_jesd/tx_phy0",
          "jesd204_phy/tx0"
        ]
      },
      "axi_mxfe_tx_jesd_tx_phy1": {
        "interface_ports": [
          "axi_mxfe_tx_jesd/tx_phy1",
          "jesd204_phy/tx1"
        ]
      },
      "axi_noc_0_CH0_DDR4_0": {
        "interface_ports": [
          "ddr4_dimm1",
          "axi_noc_0/CH0_DDR4_0"
        ]
      },
      "ddr4_dimm1_sma_clk_1": {
        "interface_ports": [
          "ddr4_dimm1_sma_clk",
          "axi_noc_0/sys_clk0"
        ]
      },
      "mxfe_rx_data_offload_m_axis": {
        "interface_ports": [
          "mxfe_rx_data_offload/m_axis",
          "axi_mxfe_rx_dma/s_axis"
        ]
      },
      "mxfe_tx_data_offload_m_axis": {
        "interface_ports": [
          "util_mxfe_upack/s_axis",
          "mxfe_tx_data_offload/m_axis"
        ]
      },
      "rx_phy0_1": {
        "interface_ports": [
          "axi_mxfe_rx_jesd/rx_phy0",
          "jesd204_phy/rx0"
        ]
      },
      "s_axis_1": {
        "interface_ports": [
          "mxfe_tx_data_offload/s_axis",
          "axi_mxfe_tx_dma/m_axis"
        ]
      },
      "sys_cips_FPD_CCI_NOC_0": {
        "interface_ports": [
          "sys_cips/FPD_CCI_NOC_0",
          "axi_noc_0/S00_AXI"
        ]
      },
      "sys_cips_FPD_CCI_NOC_1": {
        "interface_ports": [
          "sys_cips/FPD_CCI_NOC_1",
          "axi_noc_0/S01_AXI"
        ]
      },
      "sys_cips_FPD_CCI_NOC_2": {
        "interface_ports": [
          "sys_cips/FPD_CCI_NOC_2",
          "axi_noc_0/S02_AXI"
        ]
      },
      "sys_cips_FPD_CCI_NOC_3": {
        "interface_ports": [
          "sys_cips/FPD_CCI_NOC_3",
          "axi_noc_0/S03_AXI"
        ]
      },
      "sys_cips_LPD_AXI_NOC_0": {
        "interface_ports": [
          "sys_cips/LPD_AXI_NOC_0",
          "axi_noc_0/S04_AXI"
        ]
      },
      "sys_cips_M_AXI_FPD": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_cips/M_AXI_FPD"
        ]
      },
      "sys_cips_PMC_NOC_AXI_0": {
        "interface_ports": [
          "sys_cips/PMC_NOC_AXI_0",
          "axi_noc_0/S05_AXI"
        ]
      },
      "tx_mxfe_tpl_core_link": {
        "interface_ports": [
          "tx_mxfe_tpl_core/link",
          "axi_mxfe_tx_jesd/tx_data"
        ]
      }
    },
    "nets": {
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_cips/SPI0_sck_i",
          "sys_cips/SPI0_io1_i",
          "sys_cips/SPI1_sck_i",
          "sys_cips/SPI1_io1_i",
          "mxfe_rx_data_offload/s_axis_tlast",
          "tx_mxfe_tpl_core/dac_dunf",
          "mxfe_rx_data_offload/sync_ext",
          "mxfe_tx_data_offload/sync_ext"
        ]
      },
      "VCC_1_dout": {
        "ports": [
          "VCC_1/dout",
          "sys_cips/SPI0_ss_i",
          "sys_cips/SPI1_ss_i",
          "mxfe_rx_data_offload/s_axis_tkeep"
        ]
      },
      "adc_dovf_1": {
        "ports": [
          "util_mxfe_cpack/fifo_wr_overflow",
          "rx_mxfe_tpl_core/adc_dovf"
        ]
      },
      "axi_gpio_gpio2_io_o": {
        "ports": [
          "axi_gpio/gpio2_io_o",
          "gpio2_o"
        ]
      },
      "axi_gpio_gpio2_io_t": {
        "ports": [
          "axi_gpio/gpio2_io_t",
          "gpio2_t"
        ]
      },
      "axi_gpio_gpio_io_o": {
        "ports": [
          "axi_gpio/gpio_io_o",
          "gpio1_o"
        ]
      },
      "axi_gpio_gpio_io_t": {
        "ports": [
          "axi_gpio/gpio_io_t",
          "gpio1_t"
        ]
      },
      "axi_gpio_ip2intc_irpt": {
        "ports": [
          "axi_gpio/ip2intc_irpt",
          "sys_cips/pl_ps_irq0"
        ]
      },
      "axi_mxfe_rx_dma_irq": {
        "ports": [
          "axi_mxfe_rx_dma/irq",
          "sys_cips/pl_ps_irq13"
        ]
      },
      "axi_mxfe_rx_jesd_irq": {
        "ports": [
          "axi_mxfe_rx_jesd/irq",
          "sys_cips/pl_ps_irq11"
        ]
      },
      "axi_mxfe_rx_jesd_rx_data_tdata": {
        "ports": [
          "axi_mxfe_rx_jesd/rx_data_tdata",
          "rx_mxfe_tpl_core/link_data"
        ]
      },
      "axi_mxfe_rx_jesd_rx_data_tvalid": {
        "ports": [
          "axi_mxfe_rx_jesd/rx_data_tvalid",
          "rx_mxfe_tpl_core/link_valid"
        ]
      },
      "axi_mxfe_rx_jesd_rx_sof": {
        "ports": [
          "axi_mxfe_rx_jesd/rx_sof",
          "rx_mxfe_tpl_core/link_sof"
        ]
      },
      "axi_mxfe_tx_dma_irq": {
        "ports": [
          "axi_mxfe_tx_dma/irq",
          "sys_cips/pl_ps_irq12"
        ]
      },
      "axi_mxfe_tx_jesd_irq": {
        "ports": [
          "axi_mxfe_tx_jesd/irq",
          "sys_cips/pl_ps_irq10"
        ]
      },
      "axi_sysid_0_rom_addr": {
        "ports": [
          "axi_sysid_0/rom_addr",
          "rom_sys_0/rom_addr"
        ]
      },
      "cpack_reset_sources_dout": {
        "ports": [
          "cpack_reset_sources/dout",
          "cpack_rst_logic/Op1"
        ]
      },
      "cpack_rst_logic_Res": {
        "ports": [
          "cpack_rst_logic/Res",
          "util_mxfe_cpack/reset"
        ]
      },
      "ext_sync_in_1": {
        "ports": [
          "ext_sync_in",
          "rx_mxfe_tpl_core/ext_sync_in",
          "tx_mxfe_tpl_core/ext_sync_in"
        ]
      },
      "gpio0_i_1": {
        "ports": [
          "gpio0_i",
          "sys_cips/LPD_GPIO_i"
        ]
      },
      "gpio1_i_1": {
        "ports": [
          "gpio1_i",
          "axi_gpio/gpio_io_i"
        ]
      },
      "gpio2_i_1": {
        "ports": [
          "gpio2_i",
          "axi_gpio/gpio2_io_i"
        ]
      },
      "gt_reset_1": {
        "ports": [
          "gt_reset",
          "jesd204_phy/gtreset_in"
        ]
      },
      "init_req_1": {
        "ports": [
          "axi_mxfe_rx_dma/s_axis_xfer_req",
          "mxfe_rx_data_offload/init_req"
        ]
      },
      "init_req_2": {
        "ports": [
          "axi_mxfe_tx_dma/m_axis_xfer_req",
          "mxfe_tx_data_offload/init_req"
        ]
      },
      "jesd204_phy_rxusrclk_out": {
        "ports": [
          "jesd204_phy/rxusrclk_out",
          "axi_mxfe_rx_jesd/link_clk"
        ]
      },
      "jesd204_phy_txusrclk_out": {
        "ports": [
          "jesd204_phy/txusrclk_out",
          "axi_mxfe_tx_jesd/link_clk"
        ]
      },
      "manual_sync_or_Res": {
        "ports": [
          "manual_sync_or/Res",
          "rx_mxfe_tpl_core/adc_sync_manual_req_in",
          "tx_mxfe_tpl_core/dac_sync_manual_req_in"
        ]
      },
      "mxfe_rx_data_offload_s_axis_tready": {
        "ports": [
          "mxfe_rx_data_offload/s_axis_tready",
          "rx_do_rstout_logic/Op1"
        ]
      },
      "ref_clk_q0_1": {
        "ports": [
          "ref_clk_q0",
          "jesd204_phy/GT_REFCLK"
        ]
      },
      "rom_sys_0_rom_data": {
        "ports": [
          "rom_sys_0/rom_data",
          "axi_sysid_0/sys_rom_data"
        ]
      },
      "rx_device_clk_1": {
        "ports": [
          "rx_device_clk",
          "rx_device_clk_rstgen/slowest_sync_clk",
          "axi_mxfe_rx_jesd/device_clk",
          "rx_mxfe_tpl_core/link_clk",
          "util_mxfe_cpack/clk",
          "mxfe_rx_data_offload/s_axis_aclk"
        ]
      },
      "rx_device_clk_rstgen_peripheral_aresetn": {
        "ports": [
          "rx_device_clk_rstgen/peripheral_aresetn",
          "mxfe_rx_data_offload/s_axis_aresetn"
        ]
      },
      "rx_device_clk_rstgen_peripheral_reset": {
        "ports": [
          "rx_device_clk_rstgen/peripheral_reset",
          "cpack_reset_sources/In0"
        ]
      },
      "rx_do_rstout_logic_Res": {
        "ports": [
          "rx_do_rstout_logic/Res",
          "cpack_reset_sources/In2"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_0": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_0",
          "util_mxfe_cpack/fifo_wr_data_0"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_1": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_1",
          "util_mxfe_cpack/fifo_wr_data_1"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_2": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_2",
          "util_mxfe_cpack/fifo_wr_data_2"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_3": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_3",
          "util_mxfe_cpack/fifo_wr_data_3"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_4": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_4",
          "util_mxfe_cpack/fifo_wr_data_4"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_5": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_5",
          "util_mxfe_cpack/fifo_wr_data_5"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_6": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_6",
          "util_mxfe_cpack/fifo_wr_data_6"
        ]
      },
      "rx_mxfe_tpl_core_adc_data_7": {
        "ports": [
          "rx_mxfe_tpl_core/adc_data_7",
          "util_mxfe_cpack/fifo_wr_data_7"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_0": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_0",
          "util_mxfe_cpack/enable_0"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_1": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_1",
          "util_mxfe_cpack/enable_1"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_2": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_2",
          "util_mxfe_cpack/enable_2"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_3": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_3",
          "util_mxfe_cpack/enable_3"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_4": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_4",
          "util_mxfe_cpack/enable_4"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_5": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_5",
          "util_mxfe_cpack/enable_5"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_6": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_6",
          "util_mxfe_cpack/enable_6"
        ]
      },
      "rx_mxfe_tpl_core_adc_enable_7": {
        "ports": [
          "rx_mxfe_tpl_core/adc_enable_7",
          "util_mxfe_cpack/enable_7"
        ]
      },
      "rx_mxfe_tpl_core_adc_rst": {
        "ports": [
          "rx_mxfe_tpl_core/adc_rst",
          "cpack_reset_sources/In1"
        ]
      },
      "rx_mxfe_tpl_core_adc_sync_manual_req_out": {
        "ports": [
          "rx_mxfe_tpl_core/adc_sync_manual_req_out",
          "manual_sync_or/Op1"
        ]
      },
      "rx_mxfe_tpl_core_adc_valid_0": {
        "ports": [
          "rx_mxfe_tpl_core/adc_valid_0",
          "util_mxfe_cpack/fifo_wr_en"
        ]
      },
      "spi0_miso_1": {
        "ports": [
          "spi0_miso",
          "sys_cips/SPI0_io0_i"
        ]
      },
      "spi1_miso_1": {
        "ports": [
          "spi1_miso",
          "sys_cips/SPI1_io0_i"
        ]
      },
      "sys_350m_clk": {
        "ports": [
          "sys_cips/pl1_ref_clk",
          "sys_350m_rstgen/slowest_sync_clk",
          "mxfe_rx_data_offload/m_axis_aclk",
          "axi_mxfe_rx_dma/s_axis_aclk",
          "axi_noc_0/aclk6",
          "axi_mxfe_rx_dma/m_dest_axi_aclk",
          "mxfe_tx_data_offload/s_axis_aclk",
          "axi_mxfe_tx_dma/m_axis_aclk",
          "axi_mxfe_tx_dma/m_src_axi_aclk"
        ]
      },
      "sys_350m_reset": {
        "ports": [
          "sys_350m_rstgen/peripheral_reset"
        ]
      },
      "sys_350m_resetn": {
        "ports": [
          "sys_350m_rstgen/peripheral_aresetn",
          "mxfe_rx_data_offload/m_axis_aresetn",
          "axi_mxfe_rx_dma/m_dest_axi_aresetn",
          "mxfe_tx_data_offload/s_axis_aresetn",
          "axi_mxfe_tx_dma/m_src_axi_aresetn"
        ]
      },
      "sys_cips_LPD_GPIO_o": {
        "ports": [
          "sys_cips/LPD_GPIO_o",
          "gpio0_o"
        ]
      },
      "sys_cips_LPD_GPIO_t": {
        "ports": [
          "sys_cips/LPD_GPIO_t",
          "gpio0_t"
        ]
      },
      "sys_cips_SPI0_io0_o": {
        "ports": [
          "sys_cips/SPI0_io0_o",
          "spi0_mosi"
        ]
      },
      "sys_cips_SPI0_sck_o": {
        "ports": [
          "sys_cips/SPI0_sck_o",
          "spi0_sclk"
        ]
      },
      "sys_cips_SPI0_ss_o": {
        "ports": [
          "sys_cips/SPI0_ss_o",
          "spi0_csn"
        ]
      },
      "sys_cips_SPI1_io0_o": {
        "ports": [
          "sys_cips/SPI1_io0_o",
          "spi1_mosi"
        ]
      },
      "sys_cips_SPI1_sck_o": {
        "ports": [
          "sys_cips/SPI1_sck_o",
          "spi1_sclk"
        ]
      },
      "sys_cips_SPI1_ss_o": {
        "ports": [
          "sys_cips/SPI1_ss_o",
          "spi1_csn"
        ]
      },
      "sys_cips_fpd_cci_noc_axi0_clk": {
        "ports": [
          "sys_cips/fpd_cci_noc_axi0_clk",
          "axi_noc_0/aclk0"
        ]
      },
      "sys_cips_fpd_cci_noc_axi1_clk": {
        "ports": [
          "sys_cips/fpd_cci_noc_axi1_clk",
          "axi_noc_0/aclk1"
        ]
      },
      "sys_cips_fpd_cci_noc_axi2_clk": {
        "ports": [
          "sys_cips/fpd_cci_noc_axi2_clk",
          "axi_noc_0/aclk2"
        ]
      },
      "sys_cips_fpd_cci_noc_axi3_clk": {
        "ports": [
          "sys_cips/fpd_cci_noc_axi3_clk",
          "axi_noc_0/aclk3"
        ]
      },
      "sys_cips_lpd_axi_noc_clk": {
        "ports": [
          "sys_cips/lpd_axi_noc_clk",
          "axi_noc_0/aclk4"
        ]
      },
      "sys_cips_pl0_resetn": {
        "ports": [
          "sys_cips/pl0_resetn",
          "sys_rstgen/ext_reset_in",
          "sys_350m_rstgen/ext_reset_in"
        ]
      },
      "sys_cips_pmc_axi_noc_axi0_clk": {
        "ports": [
          "sys_cips/pmc_axi_noc_axi0_clk",
          "axi_noc_0/aclk5"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "sys_cips/pl0_ref_clk",
          "sys_rstgen/slowest_sync_clk",
          "axi_cpu_interconnect/aclk",
          "sys_cips/m_axi_fpd_aclk",
          "axi_gpio/s_axi_aclk",
          "rom_sys_0/clk",
          "axi_sysid_0/s_axi_aclk",
          "jesd204_phy/apb3clk",
          "rx_mxfe_tpl_core/s_axi_aclk",
          "axi_mxfe_rx_jesd/s_axi_aclk",
          "axi_mxfe_rx_dma/s_axi_aclk",
          "mxfe_rx_data_offload/s_axi_aclk",
          "tx_mxfe_tpl_core/s_axi_aclk",
          "axi_mxfe_tx_jesd/s_axi_aclk",
          "axi_mxfe_tx_dma/s_axi_aclk",
          "mxfe_tx_data_offload/s_axi_aclk"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_cpu_interconnect/aresetn",
          "axi_gpio/s_axi_aresetn",
          "axi_sysid_0/s_axi_aresetn",
          "rx_device_clk_rstgen/ext_reset_in",
          "tx_device_clk_rstgen/ext_reset_in",
          "mxfe_rx_data_offload/s_axi_aresetn",
          "rx_mxfe_tpl_core/s_axi_aresetn",
          "axi_mxfe_rx_jesd/s_axi_aresetn",
          "axi_mxfe_rx_dma/s_axi_aresetn",
          "mxfe_tx_data_offload/s_axi_aresetn",
          "tx_mxfe_tpl_core/s_axi_aresetn",
          "axi_mxfe_tx_jesd/s_axi_aresetn",
          "axi_mxfe_tx_dma/s_axi_aresetn"
        ]
      },
      "sysref_1": {
        "ports": [
          "rx_sysref_0",
          "axi_mxfe_rx_jesd/sysref"
        ]
      },
      "sysref_2": {
        "ports": [
          "tx_sysref_0",
          "axi_mxfe_tx_jesd/sysref"
        ]
      },
      "tx_device_clk_1": {
        "ports": [
          "tx_device_clk",
          "tx_device_clk_rstgen/slowest_sync_clk",
          "axi_mxfe_tx_jesd/device_clk",
          "tx_mxfe_tpl_core/link_clk",
          "util_mxfe_upack/clk",
          "mxfe_tx_data_offload/m_axis_aclk"
        ]
      },
      "tx_device_clk_rstgen_peripheral_aresetn": {
        "ports": [
          "tx_device_clk_rstgen/peripheral_aresetn",
          "mxfe_tx_data_offload/m_axis_aresetn"
        ]
      },
      "tx_device_clk_rstgen_peripheral_reset": {
        "ports": [
          "tx_device_clk_rstgen/peripheral_reset",
          "upack_reset_sources/In0"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_0": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_0",
          "util_mxfe_upack/enable_0"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_1": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_1",
          "util_mxfe_upack/enable_1"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_2": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_2",
          "util_mxfe_upack/enable_2"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_3": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_3",
          "util_mxfe_upack/enable_3"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_4": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_4",
          "util_mxfe_upack/enable_4"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_5": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_5",
          "util_mxfe_upack/enable_5"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_6": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_6",
          "util_mxfe_upack/enable_6"
        ]
      },
      "tx_mxfe_tpl_core_dac_enable_7": {
        "ports": [
          "tx_mxfe_tpl_core/dac_enable_7",
          "util_mxfe_upack/enable_7"
        ]
      },
      "tx_mxfe_tpl_core_dac_rst": {
        "ports": [
          "tx_mxfe_tpl_core/dac_rst",
          "upack_reset_sources/In1"
        ]
      },
      "tx_mxfe_tpl_core_dac_sync_manual_req_out": {
        "ports": [
          "tx_mxfe_tpl_core/dac_sync_manual_req_out",
          "manual_sync_or/Op2"
        ]
      },
      "tx_mxfe_tpl_core_dac_valid_0": {
        "ports": [
          "tx_mxfe_tpl_core/dac_valid_0",
          "util_mxfe_upack/fifo_rd_en"
        ]
      },
      "upack_reset_sources_dout": {
        "ports": [
          "upack_reset_sources/dout",
          "upack_rst_logic/Op1"
        ]
      },
      "upack_rst_logic_Res": {
        "ports": [
          "upack_rst_logic/Res",
          "util_mxfe_upack/reset"
        ]
      },
      "util_mxfe_cpack_packed_fifo_wr_data": {
        "ports": [
          "util_mxfe_cpack/packed_fifo_wr_data",
          "mxfe_rx_data_offload/s_axis_tdata"
        ]
      },
      "util_mxfe_cpack_packed_fifo_wr_en": {
        "ports": [
          "util_mxfe_cpack/packed_fifo_wr_en",
          "mxfe_rx_data_offload/s_axis_tvalid"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_0": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_0",
          "tx_mxfe_tpl_core/dac_data_0"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_1": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_1",
          "tx_mxfe_tpl_core/dac_data_1"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_2": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_2",
          "tx_mxfe_tpl_core/dac_data_2"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_3": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_3",
          "tx_mxfe_tpl_core/dac_data_3"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_4": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_4",
          "tx_mxfe_tpl_core/dac_data_4"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_5": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_5",
          "tx_mxfe_tpl_core/dac_data_5"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_6": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_6",
          "tx_mxfe_tpl_core/dac_data_6"
        ]
      },
      "util_mxfe_upack_fifo_rd_data_7": {
        "ports": [
          "util_mxfe_upack/fifo_rd_data_7",
          "tx_mxfe_tpl_core/dac_data_7"
        ]
      }
    },
    "addressing": {
      "/sys_cips": {
        "address_spaces": {
          "FPD_CCI_NOC_0": {
            "segments": {
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S00_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S00_AXI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "FPD_CCI_NOC_1": {
            "segments": {
              "SEG_axi_noc_0_C1_DDR_LOW0": {
                "address_block": "/axi_noc_0/S01_AXI/C1_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C1_DDR_LOW1": {
                "address_block": "/axi_noc_0/S01_AXI/C1_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "FPD_CCI_NOC_2": {
            "segments": {
              "SEG_axi_noc_0_C2_DDR_LOW0": {
                "address_block": "/axi_noc_0/S02_AXI/C2_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C2_DDR_LOW1": {
                "address_block": "/axi_noc_0/S02_AXI/C2_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "FPD_CCI_NOC_3": {
            "segments": {
              "SEG_axi_noc_0_C3_DDR_LOW0": {
                "address_block": "/axi_noc_0/S03_AXI/C3_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C3_DDR_LOW1": {
                "address_block": "/axi_noc_0/S03_AXI/C3_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "LPD_AXI_NOC_0": {
            "segments": {
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S04_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S04_AXI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "segments": {
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S05_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S05_AXI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "M_AXI_FPD": {
            "segments": {
              "SEG_data_axi_gpio": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x000A4000000",
                "range": "4K"
              },
              "SEG_data_axi_mxfe_rx_dma": {
                "address_block": "/axi_mxfe_rx_dma/s_axi/axi_lite",
                "offset": "0x000BC420000",
                "range": "4K"
              },
              "SEG_data_axi_mxfe_rx_jesd": {
                "address_block": "/axi_mxfe_rx_jesd/rx_axi/s_axi/axi_lite",
                "offset": "0x000A4A90000",
                "range": "16K"
              },
              "SEG_data_axi_mxfe_tx_dma": {
                "address_block": "/axi_mxfe_tx_dma/s_axi/axi_lite",
                "offset": "0x000BC430000",
                "range": "4K"
              },
              "SEG_data_axi_mxfe_tx_jesd": {
                "address_block": "/axi_mxfe_tx_jesd/tx_axi/s_axi/axi_lite",
                "offset": "0x000A4B90000",
                "range": "16K"
              },
              "SEG_data_axi_sysid_0": {
                "address_block": "/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x000A5000000",
                "range": "64K"
              },
              "SEG_data_mxfe_rx_data_offload": {
                "address_block": "/mxfe_rx_data_offload/i_data_offload/s_axi/axi_lite",
                "offset": "0x000BC450000",
                "range": "64K"
              },
              "SEG_data_mxfe_tx_data_offload": {
                "address_block": "/mxfe_tx_data_offload/i_data_offload/s_axi/axi_lite",
                "offset": "0x000BC440000",
                "range": "64K"
              },
              "SEG_data_rx_mxfe_tpl_core": {
                "address_block": "/rx_mxfe_tpl_core/adc_tpl_core/s_axi/axi_lite",
                "offset": "0x000A4A10000",
                "range": "8K"
              },
              "SEG_data_tx_mxfe_tpl_core": {
                "address_block": "/tx_mxfe_tpl_core/dac_tpl_core/s_axi/axi_lite",
                "offset": "0x000A4B10000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_mxfe_rx_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S06_AXI/C0_DDR_LOW0",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S06_AXI/C0_DDR_LOW1",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_mxfe_tx_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S07_AXI/C0_DDR_LOW0",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S07_AXI/C0_DDR_LOW1",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}