<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>xhcireg.h source code [netbsd/sys/dev/usb/xhcireg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="xhci_erste,xhci_trb "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/xhcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='xhcireg.h.html'>xhcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: xhcireg.h,v 1.13 2019/06/19 15:10:17 jmcneill Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2010 Hans Petter Selasky. All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="16">16</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="18">18</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="19">19</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="20">20</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="21">21</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="22">22</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="23">23</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="24">24</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/_DEV_USB_XHCIREG_H_">_DEV_USB_XHCIREG_H_</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define	<dfn class="macro" id="_M/_DEV_USB_XHCIREG_H_" data-ref="_M/_DEV_USB_XHCIREG_H_">_DEV_USB_XHCIREG_H_</dfn></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* XHCI PCI config registers */</i></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/PCI_CBMEM" data-ref="_M/PCI_CBMEM">PCI_CBMEM</dfn>		0x10	/* configuration base MEM */</u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/PCI_INTERFACE_XHCI" data-ref="_M/PCI_INTERFACE_XHCI">PCI_INTERFACE_XHCI</dfn>	0x30</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/PCI_USBREV" data-ref="_M/PCI_USBREV">PCI_USBREV</dfn>		0x60	/* RO USB protocol revision */</u></td></tr>
<tr><th id="36">36</th><td><u>#define	 <dfn class="macro" id="_M/PCI_USBREV_MASK" data-ref="_M/PCI_USBREV_MASK">PCI_USBREV_MASK</dfn>	0xFF</u></td></tr>
<tr><th id="37">37</th><td><u>#define	 <dfn class="macro" id="_M/PCI_USBREV_3_0" data-ref="_M/PCI_USBREV_3_0">PCI_USBREV_3_0</dfn>		0x30	/* USB 3.0 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	 <dfn class="macro" id="_M/PCI_USBREV_3_1" data-ref="_M/PCI_USBREV_3_1">PCI_USBREV_3_1</dfn>		0x31	/* USB 3.1 */</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/PCI_XHCI_FLADJ" data-ref="_M/PCI_XHCI_FLADJ">PCI_XHCI_FLADJ</dfn>		0x61	/* RW frame length adjust */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/PCI_XHCI_INTEL_XUSB2PR" data-ref="_M/PCI_XHCI_INTEL_XUSB2PR">PCI_XHCI_INTEL_XUSB2PR</dfn>	0xd0    /* Intel USB2 Port Routing */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/PCI_XHCI_INTEL_USB2PRM" data-ref="_M/PCI_XHCI_INTEL_USB2PRM">PCI_XHCI_INTEL_USB2PRM</dfn>	0xd4    /* Intel USB2 Port Routing Mask */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/PCI_XHCI_INTEL_USB3_PSSEN" data-ref="_M/PCI_XHCI_INTEL_USB3_PSSEN">PCI_XHCI_INTEL_USB3_PSSEN</dfn> 0xd8  /* Intel USB3 Port SuperSpeed Enable */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PCI_XHCI_INTEL_USB3PRM" data-ref="_M/PCI_XHCI_INTEL_USB3PRM">PCI_XHCI_INTEL_USB3PRM</dfn>	0xdc    /* Intel USB3 Port Routing Mask */</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* XHCI capability registers */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/XHCI_CAPLENGTH" data-ref="_M/XHCI_CAPLENGTH">XHCI_CAPLENGTH</dfn>		0x00	/* RO capability */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CAP_CAPLENGTH" data-ref="_M/XHCI_CAP_CAPLENGTH">XHCI_CAP_CAPLENGTH</dfn>(x)	((x) &amp; 0xFF)</u></td></tr>
<tr><th id="50">50</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CAP_HCIVERSION" data-ref="_M/XHCI_CAP_HCIVERSION">XHCI_CAP_HCIVERSION</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xFFFF)	/* RO Interface version number */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCIVERSION_0_9" data-ref="_M/XHCI_HCIVERSION_0_9">XHCI_HCIVERSION_0_9</dfn>	0x0090	/* xHCI version 0.9 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCIVERSION_0_96" data-ref="_M/XHCI_HCIVERSION_0_96">XHCI_HCIVERSION_0_96</dfn>	0x0096	/* xHCI version 0.96 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCIVERSION_1_0" data-ref="_M/XHCI_HCIVERSION_1_0">XHCI_HCIVERSION_1_0</dfn>	0x0100	/* xHCI version 1.0 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCIVERSION_1_1" data-ref="_M/XHCI_HCIVERSION_1_1">XHCI_HCIVERSION_1_1</dfn>	0x0110	/* xHCI version 1.1 */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/XHCI_HCSPARAMS1" data-ref="_M/XHCI_HCSPARAMS1">XHCI_HCSPARAMS1</dfn>		0x04	/* RO structual parameters 1 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS1_MAXSLOTS" data-ref="_M/XHCI_HCS1_MAXSLOTS">XHCI_HCS1_MAXSLOTS</dfn>(x)	((x) &amp; 0xFF)</u></td></tr>
<tr><th id="58">58</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS1_MAXINTRS" data-ref="_M/XHCI_HCS1_MAXINTRS">XHCI_HCS1_MAXINTRS</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0x7FF)</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS1_MAXPORTS" data-ref="_M/XHCI_HCS1_MAXPORTS">XHCI_HCS1_MAXPORTS</dfn>(x)	(((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/XHCI_HCSPARAMS2" data-ref="_M/XHCI_HCSPARAMS2">XHCI_HCSPARAMS2</dfn>		0x08	/* RO structual parameters 2 */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS2_IST" data-ref="_M/XHCI_HCS2_IST">XHCI_HCS2_IST</dfn>(x)	((x) &amp; 0xF)</u></td></tr>
<tr><th id="63">63</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS2_ERST_MAX" data-ref="_M/XHCI_HCS2_ERST_MAX">XHCI_HCS2_ERST_MAX</dfn>(x)	(((x) &gt;&gt; 4) &amp; 0xF)</u></td></tr>
<tr><th id="64">64</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS2_SPR" data-ref="_M/XHCI_HCS2_SPR">XHCI_HCS2_SPR</dfn>(x)	(((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/XHCI_HCS2_SPBUFLO" data-ref="_M/XHCI_HCS2_SPBUFLO">XHCI_HCS2_SPBUFLO</dfn>	__BITS(31, 27)</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/XHCI_HCS2_SPBUFHI" data-ref="_M/XHCI_HCS2_SPBUFHI">XHCI_HCS2_SPBUFHI</dfn>	__BITS(25, 21)</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS2_MAXSPBUF" data-ref="_M/XHCI_HCS2_MAXSPBUF">XHCI_HCS2_MAXSPBUF</dfn>(x)	\</u></td></tr>
<tr><th id="68">68</th><td><u>    (__SHIFTOUT((x), XHCI_HCS2_SPBUFHI) &lt;&lt; 5) | \</u></td></tr>
<tr><th id="69">69</th><td><u>    (__SHIFTOUT((x), XHCI_HCS2_SPBUFLO))</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/XHCI_HCSPARAMS3" data-ref="_M/XHCI_HCSPARAMS3">XHCI_HCSPARAMS3</dfn>		0x0c	/* RO structual parameters 3 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS3_U1_DEL" data-ref="_M/XHCI_HCS3_U1_DEL">XHCI_HCS3_U1_DEL</dfn>(x)	((x) &amp; 0xFF)</u></td></tr>
<tr><th id="73">73</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCS3_U2_DEL" data-ref="_M/XHCI_HCS3_U2_DEL">XHCI_HCS3_U2_DEL</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/XHCI_HCCPARAMS" data-ref="_M/XHCI_HCCPARAMS">XHCI_HCCPARAMS</dfn>		0x10	/* RO capability parameters */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_AC64" data-ref="_M/XHCI_HCC_AC64">XHCI_HCC_AC64</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0x1)	/* 64-bit capable */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_BNC" data-ref="_M/XHCI_HCC_BNC">XHCI_HCC_BNC</dfn>(x)	(((x) &gt;&gt; 1) &amp; 0x1)	/* BW negotiation */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_CSZ" data-ref="_M/XHCI_HCC_CSZ">XHCI_HCC_CSZ</dfn>(x)	(((x) &gt;&gt; 2) &amp; 0x1)	/* context size */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_PPC" data-ref="_M/XHCI_HCC_PPC">XHCI_HCC_PPC</dfn>(x)	(((x) &gt;&gt; 3) &amp; 0x1)	/* port power control */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_PIND" data-ref="_M/XHCI_HCC_PIND">XHCI_HCC_PIND</dfn>(x)	(((x) &gt;&gt; 4) &amp; 0x1)	/* port indicators */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_LHRC" data-ref="_M/XHCI_HCC_LHRC">XHCI_HCC_LHRC</dfn>(x)	(((x) &gt;&gt; 5) &amp; 0x1)	/* light HC reset */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_LTC" data-ref="_M/XHCI_HCC_LTC">XHCI_HCC_LTC</dfn>(x)	(((x) &gt;&gt; 6) &amp; 0x1)	/* latency tolerance msg */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_NSS" data-ref="_M/XHCI_HCC_NSS">XHCI_HCC_NSS</dfn>(x)	(((x) &gt;&gt; 7) &amp; 0x1)	/* no secondary sid */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_PAE" data-ref="_M/XHCI_HCC_PAE">XHCI_HCC_PAE</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0x1)	/* Parse All Event Data */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_SPC" data-ref="_M/XHCI_HCC_SPC">XHCI_HCC_SPC</dfn>(x)	(((x) &gt;&gt; 9) &amp; 0x1)	/* Short packet */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_SEC" data-ref="_M/XHCI_HCC_SEC">XHCI_HCC_SEC</dfn>(x)	(((x) &gt;&gt; 10) &amp; 0x1)	/* Stopped EDTLA */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_CFC" data-ref="_M/XHCI_HCC_CFC">XHCI_HCC_CFC</dfn>(x)	(((x) &gt;&gt; 11) &amp; 0x1)	/* Configuous Frame ID */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_MAXPSASIZE" data-ref="_M/XHCI_HCC_MAXPSASIZE">XHCI_HCC_MAXPSASIZE</dfn>(x)	(((x) &gt;&gt; 12) &amp; 0xF)	/* max pri. stream array size */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC_XECP" data-ref="_M/XHCI_HCC_XECP">XHCI_HCC_XECP</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xFFFF)	/* extended capabilities pointer */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_DBOFF" data-ref="_M/XHCI_DBOFF">XHCI_DBOFF</dfn>		0x14	/* RO doorbell offset */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_RTSOFF" data-ref="_M/XHCI_RTSOFF">XHCI_RTSOFF</dfn>		0x18	/* RO runtime register space offset */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/XHCI_HCCPARAMS2" data-ref="_M/XHCI_HCCPARAMS2">XHCI_HCCPARAMS2</dfn>	0x1c	/* RO capability parameters 2 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_U3C" data-ref="_M/XHCI_HCC2_U3C">XHCI_HCC2_U3C</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0x1)	/* U3 Entry capable */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_CMC" data-ref="_M/XHCI_HCC2_CMC">XHCI_HCC2_CMC</dfn>(x)	(((x) &gt;&gt; 1) &amp; 0x1)	/* CEC MaxExLatTooLg */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_FSC" data-ref="_M/XHCI_HCC2_FSC">XHCI_HCC2_FSC</dfn>(x)	(((x) &gt;&gt; 2) &amp; 0x1)	/* Foce Save Context */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_CTC" data-ref="_M/XHCI_HCC2_CTC">XHCI_HCC2_CTC</dfn>(x)	(((x) &gt;&gt; 3) &amp; 0x1)	/* Compliance Transc */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_LEC" data-ref="_M/XHCI_HCC2_LEC">XHCI_HCC2_LEC</dfn>(x)	(((x) &gt;&gt; 4) &amp; 0x1)	/* Large ESIT Paylod */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_CIC" data-ref="_M/XHCI_HCC2_CIC">XHCI_HCC2_CIC</dfn>(x)	(((x) &gt;&gt; 5) &amp; 0x1)	/* Configuration Inf */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_ETC" data-ref="_M/XHCI_HCC2_ETC">XHCI_HCC2_ETC</dfn>(x)	(((x) &gt;&gt; 6) &amp; 0x1)	/* Extended TBC */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_HCC2_ETC_TSC" data-ref="_M/XHCI_HCC2_ETC_TSC">XHCI_HCC2_ETC_TSC</dfn>(x)	(((x) &gt;&gt; 7) &amp; 0x1)	/* ExtTBC TRB Status */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* XHCI operational registers.  Offset given by XHCI_CAPLENGTH register */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/XHCI_USBCMD" data-ref="_M/XHCI_USBCMD">XHCI_USBCMD</dfn>		0x00	/* XHCI command */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_RS" data-ref="_M/XHCI_CMD_RS">XHCI_CMD_RS</dfn>		0x00000001	/* RW Run/Stop */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_HCRST" data-ref="_M/XHCI_CMD_HCRST">XHCI_CMD_HCRST</dfn>		0x00000002	/* RW Host Controller Reset */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_INTE" data-ref="_M/XHCI_CMD_INTE">XHCI_CMD_INTE</dfn>		0x00000004	/* RW Interrupter Enable */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_HSEE" data-ref="_M/XHCI_CMD_HSEE">XHCI_CMD_HSEE</dfn>		0x00000008	/* RW Host System Error Enable */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_LHCRST" data-ref="_M/XHCI_CMD_LHCRST">XHCI_CMD_LHCRST</dfn>		0x00000080	/* RO/RW Light Host Controller Reset */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_CSS" data-ref="_M/XHCI_CMD_CSS">XHCI_CMD_CSS</dfn>		0x00000100	/* RW Controller Save State */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_CRS" data-ref="_M/XHCI_CMD_CRS">XHCI_CMD_CRS</dfn>		0x00000200	/* RW Controller Restore State */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_EWE" data-ref="_M/XHCI_CMD_EWE">XHCI_CMD_EWE</dfn>		0x00000400	/* RW Enable Wrap Event */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CMD_EU3S" data-ref="_M/XHCI_CMD_EU3S">XHCI_CMD_EU3S</dfn>		0x00000800	/* RW Enable U3 MFINDEX Stop */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/XHCI_WAIT_CNR" data-ref="_M/XHCI_WAIT_CNR">XHCI_WAIT_CNR</dfn>		100		/* in 1ms */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/XHCI_WAIT_HCRST" data-ref="_M/XHCI_WAIT_HCRST">XHCI_WAIT_HCRST</dfn>		100		/* in 1ms */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/XHCI_USBSTS" data-ref="_M/XHCI_USBSTS">XHCI_USBSTS</dfn>		0x04	/* XHCI status */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_HCH" data-ref="_M/XHCI_STS_HCH">XHCI_STS_HCH</dfn>		0x00000001	/* RO - Host Controller Halted */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_RSVDZ0" data-ref="_M/XHCI_STS_RSVDZ0">XHCI_STS_RSVDZ0</dfn>	0x00000002	/* RsvdZ - 2:2 */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_HSE" data-ref="_M/XHCI_STS_HSE">XHCI_STS_HSE</dfn>		0x00000004	/* RW - Host System Error */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_EINT" data-ref="_M/XHCI_STS_EINT">XHCI_STS_EINT</dfn>		0x00000008	/* RW - Event Interrupt */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_PCD" data-ref="_M/XHCI_STS_PCD">XHCI_STS_PCD</dfn>		0x00000010	/* RW - Port Change Detect */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_RSVDZ1" data-ref="_M/XHCI_STS_RSVDZ1">XHCI_STS_RSVDZ1</dfn>	__BITS(5, 7)	/* RsvdZ - 5:7 */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_SSS" data-ref="_M/XHCI_STS_SSS">XHCI_STS_SSS</dfn>		0x00000100	/* RO - Save State Status */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_RSS" data-ref="_M/XHCI_STS_RSS">XHCI_STS_RSS</dfn>		0x00000200	/* RO - Restore State Status */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_SRE" data-ref="_M/XHCI_STS_SRE">XHCI_STS_SRE</dfn>		0x00000400	/* RW - Save/Restore Error */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_CNR" data-ref="_M/XHCI_STS_CNR">XHCI_STS_CNR</dfn>		0x00000800	/* RO - Controller Not Ready */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_HCE" data-ref="_M/XHCI_STS_HCE">XHCI_STS_HCE</dfn>		0x00001000	/* RO - Host Controller Error */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_STS_RSVDP0" data-ref="_M/XHCI_STS_RSVDP0">XHCI_STS_RSVDP0</dfn>	__BITS(13, 31)	/* RsvdP - 13:31 */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/XHCI_PAGESIZE" data-ref="_M/XHCI_PAGESIZE">XHCI_PAGESIZE</dfn>		0x08	/* XHCI page size mask */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PAGESIZE_4K" data-ref="_M/XHCI_PAGESIZE_4K">XHCI_PAGESIZE_4K</dfn>	0x00000001	/* 4K Page Size */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PAGESIZE_8K" data-ref="_M/XHCI_PAGESIZE_8K">XHCI_PAGESIZE_8K</dfn>	0x00000002	/* 8K Page Size */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PAGESIZE_16K" data-ref="_M/XHCI_PAGESIZE_16K">XHCI_PAGESIZE_16K</dfn>	0x00000004	/* 16K Page Size */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PAGESIZE_32K" data-ref="_M/XHCI_PAGESIZE_32K">XHCI_PAGESIZE_32K</dfn>	0x00000008	/* 32K Page Size */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PAGESIZE_64K" data-ref="_M/XHCI_PAGESIZE_64K">XHCI_PAGESIZE_64K</dfn>	0x00000010	/* 64K Page Size */</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_DNCTRL" data-ref="_M/XHCI_DNCTRL">XHCI_DNCTRL</dfn>		0x14	/* XHCI device notification control */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/XHCI_DNCTRL_MASK" data-ref="_M/XHCI_DNCTRL_MASK">XHCI_DNCTRL_MASK</dfn>(n)	(1U &lt;&lt; (n))</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/XHCI_CRCR" data-ref="_M/XHCI_CRCR">XHCI_CRCR</dfn>		0x18	/* XHCI command ring control */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CRCR_LO_RCS" data-ref="_M/XHCI_CRCR_LO_RCS">XHCI_CRCR_LO_RCS</dfn>	0x00000001	/* RW - consumer cycle state */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CRCR_LO_CS" data-ref="_M/XHCI_CRCR_LO_CS">XHCI_CRCR_LO_CS</dfn>	0x00000002	/* RW - command stop */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CRCR_LO_CA" data-ref="_M/XHCI_CRCR_LO_CA">XHCI_CRCR_LO_CA</dfn>	0x00000004	/* RW - command abort */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CRCR_LO_CRR" data-ref="_M/XHCI_CRCR_LO_CRR">XHCI_CRCR_LO_CRR</dfn>	0x00000008	/* RW - command ring running */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_CRCR_LO_MASK" data-ref="_M/XHCI_CRCR_LO_MASK">XHCI_CRCR_LO_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/XHCI_CRCR_HI" data-ref="_M/XHCI_CRCR_HI">XHCI_CRCR_HI</dfn>		0x1c	/* XHCI command ring control */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/XHCI_DCBAAP" data-ref="_M/XHCI_DCBAAP">XHCI_DCBAAP</dfn>		0x30	/* XHCI dev context BA pointer */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/XHCI_DCBAAP_HI" data-ref="_M/XHCI_DCBAAP_HI">XHCI_DCBAAP_HI</dfn>		0x34	/* XHCI dev context BA pointer */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/XHCI_CONFIG" data-ref="_M/XHCI_CONFIG">XHCI_CONFIG</dfn>		0x38</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/XHCI_CONFIG_SLOTS_MASK" data-ref="_M/XHCI_CONFIG_SLOTS_MASK">XHCI_CONFIG_SLOTS_MASK</dfn>	0x000000FF	/* RW - number of device slots enabled */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* XHCI port status registers */</i></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/XHCI_PORTSC" data-ref="_M/XHCI_PORTSC">XHCI_PORTSC</dfn>(n)		(0x3f0 + (0x10 * (n)))	/* XHCI port status */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_CCS" data-ref="_M/XHCI_PS_CCS">XHCI_PS_CCS</dfn>		0x00000001	/* RO - current connect status */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PED" data-ref="_M/XHCI_PS_PED">XHCI_PS_PED</dfn>		0x00000002	/* RW - port enabled / disabled */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_OCA" data-ref="_M/XHCI_PS_OCA">XHCI_PS_OCA</dfn>		0x00000008	/* RO - over current active */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PR" data-ref="_M/XHCI_PS_PR">XHCI_PS_PR</dfn>		0x00000010	/* RW - port reset */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PLS_GET" data-ref="_M/XHCI_PS_PLS_GET">XHCI_PS_PLS_GET</dfn>(x)	(((x) &gt;&gt; 5) &amp; 0xF)	/* RW - port link state */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PLS_SET" data-ref="_M/XHCI_PS_PLS_SET">XHCI_PS_PLS_SET</dfn>(x)	(((x) &amp; 0xF) &lt;&lt; 5)	/* RW - port link state */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PP" data-ref="_M/XHCI_PS_PP">XHCI_PS_PP</dfn>		0x00000200	/* RW - port power */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_SPEED_GET" data-ref="_M/XHCI_PS_SPEED_GET">XHCI_PS_SPEED_GET</dfn>(x)	(((x) &gt;&gt; 10) &amp; 0xF)	/* RO - port speed */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_SPEED_FS" data-ref="_M/XHCI_PS_SPEED_FS">XHCI_PS_SPEED_FS</dfn>	1</u></td></tr>
<tr><th id="166">166</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_SPEED_LS" data-ref="_M/XHCI_PS_SPEED_LS">XHCI_PS_SPEED_LS</dfn>	2</u></td></tr>
<tr><th id="167">167</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_SPEED_HS" data-ref="_M/XHCI_PS_SPEED_HS">XHCI_PS_SPEED_HS</dfn>	3</u></td></tr>
<tr><th id="168">168</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_SPEED_SS" data-ref="_M/XHCI_PS_SPEED_SS">XHCI_PS_SPEED_SS</dfn>	4</u></td></tr>
<tr><th id="169">169</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PIC_GET" data-ref="_M/XHCI_PS_PIC_GET">XHCI_PS_PIC_GET</dfn>(x)	(((x) &gt;&gt; 14) &amp; 0x3)	/* RW - port indicator */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PIC_SET" data-ref="_M/XHCI_PS_PIC_SET">XHCI_PS_PIC_SET</dfn>(x)	(((x) &amp; 0x3) &lt;&lt; 14)	/* RW - port indicator */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_LWS" data-ref="_M/XHCI_PS_LWS">XHCI_PS_LWS</dfn>		0x00010000	/* RW - port link state write strobe */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_CSC" data-ref="_M/XHCI_PS_CSC">XHCI_PS_CSC</dfn>		0x00020000	/* RW - connect status change */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PEC" data-ref="_M/XHCI_PS_PEC">XHCI_PS_PEC</dfn>		0x00040000	/* RW - port enable/disable change */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_WRC" data-ref="_M/XHCI_PS_WRC">XHCI_PS_WRC</dfn>		0x00080000	/* RW - warm port reset change */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_OCC" data-ref="_M/XHCI_PS_OCC">XHCI_PS_OCC</dfn>		0x00100000	/* RW - over-current change */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PRC" data-ref="_M/XHCI_PS_PRC">XHCI_PS_PRC</dfn>		0x00200000	/* RW - port reset change */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_PLC" data-ref="_M/XHCI_PS_PLC">XHCI_PS_PLC</dfn>		0x00400000	/* RW - port link state change */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_CEC" data-ref="_M/XHCI_PS_CEC">XHCI_PS_CEC</dfn>		0x00800000	/* RW - config error change */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_CAS" data-ref="_M/XHCI_PS_CAS">XHCI_PS_CAS</dfn>		0x01000000	/* RO - cold attach status */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_WCE" data-ref="_M/XHCI_PS_WCE">XHCI_PS_WCE</dfn>		0x02000000	/* RW - wake on connect enable */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_WDE" data-ref="_M/XHCI_PS_WDE">XHCI_PS_WDE</dfn>		0x04000000	/* RW - wake on disconnect enable */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_WOE" data-ref="_M/XHCI_PS_WOE">XHCI_PS_WOE</dfn>		0x08000000	/* RW - wake on over-current enable */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_DR" data-ref="_M/XHCI_PS_DR">XHCI_PS_DR</dfn>		0x40000000	/* RO - device removable */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_WPR" data-ref="_M/XHCI_PS_WPR">XHCI_PS_WPR</dfn>		0x80000000U	/* RW - warm port reset */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PS_CLEAR" data-ref="_M/XHCI_PS_CLEAR">XHCI_PS_CLEAR</dfn>		0x80FF01FFU	/* command bits */</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/XHCI_PORTPMSC" data-ref="_M/XHCI_PORTPMSC">XHCI_PORTPMSC</dfn>(n)	(0x3f4 + (0x10 * (n)))	/* XHCI status and control */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM3_U1TO_GET" data-ref="_M/XHCI_PM3_U1TO_GET">XHCI_PM3_U1TO_GET</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0xFF)	/* RW - U1 timeout */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM3_U1TO_SET" data-ref="_M/XHCI_PM3_U1TO_SET">XHCI_PM3_U1TO_SET</dfn>(x)	(((x) &amp; 0xFF) &lt;&lt; 0)	/* RW - U1 timeout */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM3_U2TO_GET" data-ref="_M/XHCI_PM3_U2TO_GET">XHCI_PM3_U2TO_GET</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0xFF)	/* RW - U2 timeout */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM3_U2TO_SET" data-ref="_M/XHCI_PM3_U2TO_SET">XHCI_PM3_U2TO_SET</dfn>(x)	(((x) &amp; 0xFF) &lt;&lt; 8)	/* RW - U2 timeout */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM3_FLA" data-ref="_M/XHCI_PM3_FLA">XHCI_PM3_FLA</dfn>		0x00010000	/* RW - Force Link PM Accept */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_L1S_GET" data-ref="_M/XHCI_PM2_L1S_GET">XHCI_PM2_L1S_GET</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0x7)	/* RO - L1 status */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_RWE" data-ref="_M/XHCI_PM2_RWE">XHCI_PM2_RWE</dfn>		0x00000008		/* RW - remote wakup enable */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_HIRD_GET" data-ref="_M/XHCI_PM2_HIRD_GET">XHCI_PM2_HIRD_GET</dfn>(x)	(((x) &gt;&gt; 4) &amp; 0xF)	/* RW - host initiated resume duration */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_HIRD_SET" data-ref="_M/XHCI_PM2_HIRD_SET">XHCI_PM2_HIRD_SET</dfn>(x)	(((x) &amp; 0xF) &lt;&lt; 4)	/* RW - host initiated resume duration */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_L1SLOT_GET" data-ref="_M/XHCI_PM2_L1SLOT_GET">XHCI_PM2_L1SLOT_GET</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0xFF)	/* RW - L1 device slot */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_L1SLOT_SET" data-ref="_M/XHCI_PM2_L1SLOT_SET">XHCI_PM2_L1SLOT_SET</dfn>(x)	(((x) &amp; 0xFF) &lt;&lt; 8)	/* RW - L1 device slot */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PM2_HLE" data-ref="_M/XHCI_PM2_HLE">XHCI_PM2_HLE</dfn>		0x00010000		/* RW - hardware LPM enable */</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/XHCI_PORTLI" data-ref="_M/XHCI_PORTLI">XHCI_PORTLI</dfn>(n)		(0x3f8 + (0x10 * (n)))	/* XHCI port link info */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_PLI3_ERR_GET" data-ref="_M/XHCI_PLI3_ERR_GET">XHCI_PLI3_ERR_GET</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0xFFFF)	/* RO - port link errors */</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/XHCI_PORTRSV" data-ref="_M/XHCI_PORTRSV">XHCI_PORTRSV</dfn>(n)		(0x3fc + (0x10 * (n)))	/* XHCI port reserved */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* XHCI runtime registers.  Offset given by XHCI_CAPLENGTH + XHCI_RTSOFF registers */</i></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/XHCI_MFINDEX" data-ref="_M/XHCI_MFINDEX">XHCI_MFINDEX</dfn>		0x0000		/* RO - microframe index */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/XHCI_MFINDEX_GET" data-ref="_M/XHCI_MFINDEX_GET">XHCI_MFINDEX_GET</dfn>(x)	((x) &amp; 0x3FFF)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/XHCI_IMAN" data-ref="_M/XHCI_IMAN">XHCI_IMAN</dfn>(n)		(0x0020 + (0x20 * (n)))	/* XHCI interrupt management */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMAN_INTR_PEND" data-ref="_M/XHCI_IMAN_INTR_PEND">XHCI_IMAN_INTR_PEND</dfn>	0x00000001	/* RW - interrupt pending */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMAN_INTR_ENA" data-ref="_M/XHCI_IMAN_INTR_ENA">XHCI_IMAN_INTR_ENA</dfn>	0x00000002	/* RW - interrupt enable */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/XHCI_IMOD" data-ref="_M/XHCI_IMOD">XHCI_IMOD</dfn>(n)		(0x0024 + (0x20 * (n)))	/* XHCI interrupt moderation */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMOD_IVAL_GET" data-ref="_M/XHCI_IMOD_IVAL_GET">XHCI_IMOD_IVAL_GET</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0xFFFF)	/* 250ns unit */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMOD_IVAL_SET" data-ref="_M/XHCI_IMOD_IVAL_SET">XHCI_IMOD_IVAL_SET</dfn>(x)	(((x) &amp; 0xFFFF) &lt;&lt; 0)	/* 250ns unit */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMOD_ICNT_GET" data-ref="_M/XHCI_IMOD_ICNT_GET">XHCI_IMOD_ICNT_GET</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xFFFF)	/* 250ns unit */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMOD_ICNT_SET" data-ref="_M/XHCI_IMOD_ICNT_SET">XHCI_IMOD_ICNT_SET</dfn>(x)	(((x) &amp; 0xFFFF) &lt;&lt; 16)	/* 250ns unit */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMOD_DEFAULT" data-ref="_M/XHCI_IMOD_DEFAULT">XHCI_IMOD_DEFAULT</dfn>	0x000001F4U	/* 8000 IRQ/second */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_IMOD_DEFAULT_LP" data-ref="_M/XHCI_IMOD_DEFAULT_LP">XHCI_IMOD_DEFAULT_LP</dfn>	0x000003E8U	/* 4000 IRQ/sec for LynxPoint */</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ERSTSZ" data-ref="_M/XHCI_ERSTSZ">XHCI_ERSTSZ</dfn>(n)		(0x0028 + (0x20 * (n)))	/* XHCI event ring segment table size */</u></td></tr>
<tr><th id="223">223</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_ERSTS_GET" data-ref="_M/XHCI_ERSTS_GET">XHCI_ERSTS_GET</dfn>(x)	((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="224">224</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_ERSTS_SET" data-ref="_M/XHCI_ERSTS_SET">XHCI_ERSTS_SET</dfn>(x)	((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ERSTBA" data-ref="_M/XHCI_ERSTBA">XHCI_ERSTBA</dfn>(n)		(0x0030 + (0x20 * (n)))	/* XHCI event ring segment table BA */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ERSTBA_HI" data-ref="_M/XHCI_ERSTBA_HI">XHCI_ERSTBA_HI</dfn>(n)	(0x0034 + (0x20 * (n)))	/* XHCI event ring segment table BA */</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ERDP" data-ref="_M/XHCI_ERDP">XHCI_ERDP</dfn>(n)		(0x0038 + (0x20 * (n)))	/* XHCI event ring dequeue pointer */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ERDP_HI" data-ref="_M/XHCI_ERDP_HI">XHCI_ERDP_HI</dfn>(n)		(0x003C + (0x20 * (n)))	/* XHCI event ring dequeue pointer */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_ERDP_LO_SINDEX" data-ref="_M/XHCI_ERDP_LO_SINDEX">XHCI_ERDP_LO_SINDEX</dfn>(x)	((x) &amp; 0x7)	/* RO - dequeue segment index */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_ERDP_LO_BUSY" data-ref="_M/XHCI_ERDP_LO_BUSY">XHCI_ERDP_LO_BUSY</dfn>	0x00000008	/* RW - event handler busy */</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* XHCI doorbell registers. Offset given by XHCI_CAPLENGTH + XHCI_DBOFF registers */</i></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/XHCI_DOORBELL" data-ref="_M/XHCI_DOORBELL">XHCI_DOORBELL</dfn>(n)	(0x0000 + (4 * (n)))</u></td></tr>
<tr><th id="236">236</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_DB_TARGET_GET" data-ref="_M/XHCI_DB_TARGET_GET">XHCI_DB_TARGET_GET</dfn>(x)	((x) &amp; 0xFF)		/* RW - doorbell target */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_DB_TARGET_SET" data-ref="_M/XHCI_DB_TARGET_SET">XHCI_DB_TARGET_SET</dfn>(x)	((x) &amp; 0xFF)		/* RW - doorbell target */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_DB_SID_GET" data-ref="_M/XHCI_DB_SID_GET">XHCI_DB_SID_GET</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xFFFF)	/* RW - doorbell stream ID */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_DB_SID_SET" data-ref="_M/XHCI_DB_SID_SET">XHCI_DB_SID_SET</dfn>(x)	(((x) &amp; 0xFFFF) &lt;&lt; 16)	/* RW - doorbell stream ID */</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* 7 xHCI Extendeded capabilities */</i></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_ID" data-ref="_M/XHCI_XECP_ID">XHCI_XECP_ID</dfn>(x)		((x) &amp; 0xFF)</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_NEXT" data-ref="_M/XHCI_XECP_NEXT">XHCI_XECP_NEXT</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0xFF)</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/* XHCI extended capability ID's */</i></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_USB_LEGACY" data-ref="_M/XHCI_ID_USB_LEGACY">XHCI_ID_USB_LEGACY</dfn>	0x0001	/* USB Legacy Support */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_XECP_USBLEGSUP" data-ref="_M/XHCI_XECP_USBLEGSUP">XHCI_XECP_USBLEGSUP</dfn>	0x0000	/* Legacy Support Capability Reg */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	 <dfn class="macro" id="_M/XHCI_XECP_USBLEGCTLSTS" data-ref="_M/XHCI_XECP_USBLEGCTLSTS">XHCI_XECP_USBLEGCTLSTS</dfn>	0x0004	/* Legacy Support Ctrl &amp; Status Reg */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_PROTOCOLS" data-ref="_M/XHCI_ID_PROTOCOLS">XHCI_ID_PROTOCOLS</dfn>	0x0002	/* Supported Protocol */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_POWER_MGMT" data-ref="_M/XHCI_ID_POWER_MGMT">XHCI_ID_POWER_MGMT</dfn>	0x0003	/* Extended Power Management */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_VIRTUALIZATION" data-ref="_M/XHCI_ID_VIRTUALIZATION">XHCI_ID_VIRTUALIZATION</dfn>	0x0004	/* I/O Virtualization */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_MSG_IRQ" data-ref="_M/XHCI_ID_MSG_IRQ">XHCI_ID_MSG_IRQ</dfn>		0x0005	/* Message Interrupt */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_USB_LOCAL_MEM" data-ref="_M/XHCI_ID_USB_LOCAL_MEM">XHCI_ID_USB_LOCAL_MEM</dfn>	0x0006	/* Local Memory */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_USB_DEBUG" data-ref="_M/XHCI_ID_USB_DEBUG">XHCI_ID_USB_DEBUG</dfn>	0x000A	/* USB Debug Capability */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/XHCI_ID_XMSG_IRQ" data-ref="_M/XHCI_ID_XMSG_IRQ">XHCI_ID_XMSG_IRQ</dfn>	0x0011	/* Extended Message Interrupt */</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* 7.1 xHCI legacy support */</i></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_BIOS_SEM" data-ref="_M/XHCI_XECP_BIOS_SEM">XHCI_XECP_BIOS_SEM</dfn>	0x0002</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_OS_SEM" data-ref="_M/XHCI_XECP_OS_SEM">XHCI_XECP_OS_SEM</dfn>	0x0003</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/* 7.2 xHCI Supported Protocol Capability */</i></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_USBID" data-ref="_M/XHCI_XECP_USBID">XHCI_XECP_USBID</dfn> 0x20425355</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W0_MINOR_MASK" data-ref="_M/XHCI_XECP_SP_W0_MINOR_MASK">XHCI_XECP_SP_W0_MINOR_MASK</dfn>	__BITS(23, 16)</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W0_MINOR" data-ref="_M/XHCI_XECP_SP_W0_MINOR">XHCI_XECP_SP_W0_MINOR</dfn>(x)	__SHIFTOUT((x), XHCI_XECP_SP_W0_MINOR_MASK)</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W0_MAJOR_MASK" data-ref="_M/XHCI_XECP_SP_W0_MAJOR_MASK">XHCI_XECP_SP_W0_MAJOR_MASK</dfn>	__BITS(31, 24)</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W0_MAJOR" data-ref="_M/XHCI_XECP_SP_W0_MAJOR">XHCI_XECP_SP_W0_MAJOR</dfn>(x)	__SHIFTOUT((x), XHCI_XECP_SP_W0_MAJOR_MASK)</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_CPO_MASK" data-ref="_M/XHCI_XECP_SP_W8_CPO_MASK">XHCI_XECP_SP_W8_CPO_MASK</dfn>	__BITS(7, 0)</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_CPO" data-ref="_M/XHCI_XECP_SP_W8_CPO">XHCI_XECP_SP_W8_CPO</dfn>(x)		__SHIFTOUT((x), XHCI_XECP_SP_W8_CPO_MASK)</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_CPC_MASK" data-ref="_M/XHCI_XECP_SP_W8_CPC_MASK">XHCI_XECP_SP_W8_CPC_MASK</dfn>	__BITS(15, 8)</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_CPC" data-ref="_M/XHCI_XECP_SP_W8_CPC">XHCI_XECP_SP_W8_CPC</dfn>(x)		__SHIFTOUT((x), XHCI_XECP_SP_W8_CPC_MASK)</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_PD_MASK" data-ref="_M/XHCI_XECP_SP_W8_PD_MASK">XHCI_XECP_SP_W8_PD_MASK</dfn>		__BITS(27, 16)</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_PD" data-ref="_M/XHCI_XECP_SP_W8_PD">XHCI_XECP_SP_W8_PD</dfn>(x)		__SHIFTOUT((x), XHCI_XECP_SP_W8_PD_MASK)</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_PSIC_MASK" data-ref="_M/XHCI_XECP_SP_W8_PSIC_MASK">XHCI_XECP_SP_W8_PSIC_MASK</dfn>	__BITS(31, 28)</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/XHCI_XECP_SP_W8_PSIC" data-ref="_M/XHCI_XECP_SP_W8_PSIC">XHCI_XECP_SP_W8_PSIC</dfn>(x)		__SHIFTOUT((x), XHCI_XECP_SP_W8_PSIC_MASK)</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/XHCI_PAGE_SIZE" data-ref="_M/XHCI_PAGE_SIZE">XHCI_PAGE_SIZE</dfn>(sc) ((sc)-&gt;sc_pgsz)</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* Chapter 6, Table 49 */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/XHCI_DEVICE_CONTEXT_BASE_ADDRESS_ARRAY_ALIGN" data-ref="_M/XHCI_DEVICE_CONTEXT_BASE_ADDRESS_ARRAY_ALIGN">XHCI_DEVICE_CONTEXT_BASE_ADDRESS_ARRAY_ALIGN</dfn> 64</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/XHCI_DEVICE_CONTEXT_ALIGN" data-ref="_M/XHCI_DEVICE_CONTEXT_ALIGN">XHCI_DEVICE_CONTEXT_ALIGN</dfn> 64</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/XHCI_INPUT_CONTROL_CONTEXT_ALIGN" data-ref="_M/XHCI_INPUT_CONTROL_CONTEXT_ALIGN">XHCI_INPUT_CONTROL_CONTEXT_ALIGN</dfn> 64</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/XHCI_SLOT_CONTEXT_ALIGN" data-ref="_M/XHCI_SLOT_CONTEXT_ALIGN">XHCI_SLOT_CONTEXT_ALIGN</dfn> 32</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/XHCI_ENDPOINT_CONTEXT_ALIGN" data-ref="_M/XHCI_ENDPOINT_CONTEXT_ALIGN">XHCI_ENDPOINT_CONTEXT_ALIGN</dfn> 32</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/XHCI_STREAM_CONTEXT_ALIGN" data-ref="_M/XHCI_STREAM_CONTEXT_ALIGN">XHCI_STREAM_CONTEXT_ALIGN</dfn> 16</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/XHCI_STREAM_ARRAY_ALIGN" data-ref="_M/XHCI_STREAM_ARRAY_ALIGN">XHCI_STREAM_ARRAY_ALIGN</dfn> 16</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRANSFER_RING_SEGMENTS_ALIGN" data-ref="_M/XHCI_TRANSFER_RING_SEGMENTS_ALIGN">XHCI_TRANSFER_RING_SEGMENTS_ALIGN</dfn> 16</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/XHCI_COMMAND_RING_SEGMENTS_ALIGN" data-ref="_M/XHCI_COMMAND_RING_SEGMENTS_ALIGN">XHCI_COMMAND_RING_SEGMENTS_ALIGN</dfn> 64</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/XHCI_EVENT_RING_SEGMENTS_ALIGN" data-ref="_M/XHCI_EVENT_RING_SEGMENTS_ALIGN">XHCI_EVENT_RING_SEGMENTS_ALIGN</dfn> 64</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/XHCI_EVENT_RING_SEGMENT_TABLE_ALIGN" data-ref="_M/XHCI_EVENT_RING_SEGMENT_TABLE_ALIGN">XHCI_EVENT_RING_SEGMENT_TABLE_ALIGN</dfn> 64</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCRATCHPAD_BUFFER_ARRAY_ALIGN" data-ref="_M/XHCI_SCRATCHPAD_BUFFER_ARRAY_ALIGN">XHCI_SCRATCHPAD_BUFFER_ARRAY_ALIGN</dfn> 64</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCRATCHPAD_BUFFERS_ALIGN" data-ref="_M/XHCI_SCRATCHPAD_BUFFERS_ALIGN">XHCI_SCRATCHPAD_BUFFERS_ALIGN</dfn> XHCI_PAGE_SIZE</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/XHCI_ERSTE_ALIGN" data-ref="_M/XHCI_ERSTE_ALIGN">XHCI_ERSTE_ALIGN</dfn> 16</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ALIGN" data-ref="_M/XHCI_TRB_ALIGN">XHCI_TRB_ALIGN</dfn> 16</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><b>struct</b> <dfn class="type def" id="xhci_trb" title='xhci_trb' data-ref="xhci_trb" data-ref-filename="xhci_trb">xhci_trb</dfn> {</td></tr>
<tr><th id="299">299</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="xhci_trb::trb_0" title='xhci_trb::trb_0' data-ref="xhci_trb::trb_0" data-ref-filename="xhci_trb..trb_0">trb_0</dfn>;</td></tr>
<tr><th id="300">300</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="xhci_trb::trb_2" title='xhci_trb::trb_2' data-ref="xhci_trb::trb_2" data-ref-filename="xhci_trb..trb_2">trb_2</dfn>;</td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_ERROR_GET" data-ref="_M/XHCI_TRB_2_ERROR_GET">XHCI_TRB_2_ERROR_GET</dfn>(x)         (((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_ERROR_SET" data-ref="_M/XHCI_TRB_2_ERROR_SET">XHCI_TRB_2_ERROR_SET</dfn>(x)         (((x) &amp; 0xFF) &lt;&lt; 24)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_TDSZ_GET" data-ref="_M/XHCI_TRB_2_TDSZ_GET">XHCI_TRB_2_TDSZ_GET</dfn>(x)          (((x) &gt;&gt; 17) &amp; 0x1F)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_TDSZ_SET" data-ref="_M/XHCI_TRB_2_TDSZ_SET">XHCI_TRB_2_TDSZ_SET</dfn>(x)          (((x) &amp; 0x1F) &lt;&lt; 17)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_REM_GET" data-ref="_M/XHCI_TRB_2_REM_GET">XHCI_TRB_2_REM_GET</dfn>(x)           ((x) &amp; 0xFFFFFF)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_REM_SET" data-ref="_M/XHCI_TRB_2_REM_SET">XHCI_TRB_2_REM_SET</dfn>(x)           ((x) &amp; 0xFFFFFF)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_BYTES_GET" data-ref="_M/XHCI_TRB_2_BYTES_GET">XHCI_TRB_2_BYTES_GET</dfn>(x)         ((x) &amp; 0x1FFFF)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_BYTES_SET" data-ref="_M/XHCI_TRB_2_BYTES_SET">XHCI_TRB_2_BYTES_SET</dfn>(x)         ((x) &amp; 0x1FFFF)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_IRQ_GET" data-ref="_M/XHCI_TRB_2_IRQ_GET">XHCI_TRB_2_IRQ_GET</dfn>(x)           (((x) &gt;&gt; 22) &amp; 0x3FF)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_IRQ_SET" data-ref="_M/XHCI_TRB_2_IRQ_SET">XHCI_TRB_2_IRQ_SET</dfn>(x)           (((x) &amp; 0x3FF) &lt;&lt; 22)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_STREAM_GET" data-ref="_M/XHCI_TRB_2_STREAM_GET">XHCI_TRB_2_STREAM_GET</dfn>(x)        (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_2_STREAM_SET" data-ref="_M/XHCI_TRB_2_STREAM_SET">XHCI_TRB_2_STREAM_SET</dfn>(x)        (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="xhci_trb::trb_3" title='xhci_trb::trb_3' data-ref="xhci_trb::trb_3" data-ref-filename="xhci_trb..trb_3">trb_3</dfn>;</td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TYPE_GET" data-ref="_M/XHCI_TRB_3_TYPE_GET">XHCI_TRB_3_TYPE_GET</dfn>(x)          (((x) &gt;&gt; 10) &amp; 0x3F)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TYPE_SET" data-ref="_M/XHCI_TRB_3_TYPE_SET">XHCI_TRB_3_TYPE_SET</dfn>(x)          (((x) &amp; 0x3F) &lt;&lt; 10)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_CYCLE_BIT" data-ref="_M/XHCI_TRB_3_CYCLE_BIT">XHCI_TRB_3_CYCLE_BIT</dfn>            (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TC_BIT" data-ref="_M/XHCI_TRB_3_TC_BIT">XHCI_TRB_3_TC_BIT</dfn>               (1U &lt;&lt; 1)       /* command ring only */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_ENT_BIT" data-ref="_M/XHCI_TRB_3_ENT_BIT">XHCI_TRB_3_ENT_BIT</dfn>              (1U &lt;&lt; 1)       /* transfer ring only */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_ISP_BIT" data-ref="_M/XHCI_TRB_3_ISP_BIT">XHCI_TRB_3_ISP_BIT</dfn>              (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_NSNOOP_BIT" data-ref="_M/XHCI_TRB_3_NSNOOP_BIT">XHCI_TRB_3_NSNOOP_BIT</dfn>           (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_CHAIN_BIT" data-ref="_M/XHCI_TRB_3_CHAIN_BIT">XHCI_TRB_3_CHAIN_BIT</dfn>            (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_IOC_BIT" data-ref="_M/XHCI_TRB_3_IOC_BIT">XHCI_TRB_3_IOC_BIT</dfn>              (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_IDT_BIT" data-ref="_M/XHCI_TRB_3_IDT_BIT">XHCI_TRB_3_IDT_BIT</dfn>              (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TBC_GET" data-ref="_M/XHCI_TRB_3_TBC_GET">XHCI_TRB_3_TBC_GET</dfn>(x)           (((x) &gt;&gt; 7) &amp; 3)</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TBC_SET" data-ref="_M/XHCI_TRB_3_TBC_SET">XHCI_TRB_3_TBC_SET</dfn>(x)           (((x) &amp; 3) &lt;&lt; 7)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_BEI_BIT" data-ref="_M/XHCI_TRB_3_BEI_BIT">XHCI_TRB_3_BEI_BIT</dfn>              (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_DCEP_BIT" data-ref="_M/XHCI_TRB_3_DCEP_BIT">XHCI_TRB_3_DCEP_BIT</dfn>             (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_PRSV_BIT" data-ref="_M/XHCI_TRB_3_PRSV_BIT">XHCI_TRB_3_PRSV_BIT</dfn>             (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_BSR_BIT" data-ref="_M/XHCI_TRB_3_BSR_BIT">XHCI_TRB_3_BSR_BIT</dfn>              (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TRT_MASK" data-ref="_M/XHCI_TRB_3_TRT_MASK">XHCI_TRB_3_TRT_MASK</dfn>             (3U &lt;&lt; 16)</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TRT_NONE" data-ref="_M/XHCI_TRB_3_TRT_NONE">XHCI_TRB_3_TRT_NONE</dfn>             (0U &lt;&lt; 16)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TRT_OUT" data-ref="_M/XHCI_TRB_3_TRT_OUT">XHCI_TRB_3_TRT_OUT</dfn>              (2U &lt;&lt; 16)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TRT_IN" data-ref="_M/XHCI_TRB_3_TRT_IN">XHCI_TRB_3_TRT_IN</dfn>               (3U &lt;&lt; 16)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_DIR_IN" data-ref="_M/XHCI_TRB_3_DIR_IN">XHCI_TRB_3_DIR_IN</dfn>               (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TLBPC_GET" data-ref="_M/XHCI_TRB_3_TLBPC_GET">XHCI_TRB_3_TLBPC_GET</dfn>(x)         (((x) &gt;&gt; 16) &amp; 0xF)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_TLBPC_SET" data-ref="_M/XHCI_TRB_3_TLBPC_SET">XHCI_TRB_3_TLBPC_SET</dfn>(x)         (((x) &amp; 0xF) &lt;&lt; 16)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_EP_GET" data-ref="_M/XHCI_TRB_3_EP_GET">XHCI_TRB_3_EP_GET</dfn>(x)            (((x) &gt;&gt; 16) &amp; 0x1F)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_EP_SET" data-ref="_M/XHCI_TRB_3_EP_SET">XHCI_TRB_3_EP_SET</dfn>(x)            (((x) &amp; 0x1F) &lt;&lt; 16)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_FRID_GET" data-ref="_M/XHCI_TRB_3_FRID_GET">XHCI_TRB_3_FRID_GET</dfn>(x)          (((x) &gt;&gt; 20) &amp; 0x7FF)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_FRID_SET" data-ref="_M/XHCI_TRB_3_FRID_SET">XHCI_TRB_3_FRID_SET</dfn>(x)          (((x) &amp; 0x7FF) &lt;&lt; 20)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_ISO_SIA_BIT" data-ref="_M/XHCI_TRB_3_ISO_SIA_BIT">XHCI_TRB_3_ISO_SIA_BIT</dfn>          (1U &lt;&lt; 31)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_SUSP_EP_BIT" data-ref="_M/XHCI_TRB_3_SUSP_EP_BIT">XHCI_TRB_3_SUSP_EP_BIT</dfn>          (1U &lt;&lt; 23)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_VFID_GET" data-ref="_M/XHCI_TRB_3_VFID_GET">XHCI_TRB_3_VFID_GET</dfn>(x)          (((x) &gt;&gt; 16) &amp; 0xFF)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_VFID_SET" data-ref="_M/XHCI_TRB_3_VFID_SET">XHCI_TRB_3_VFID_SET</dfn>(x)          (((x) &amp; 0xFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_SLOT_GET" data-ref="_M/XHCI_TRB_3_SLOT_GET">XHCI_TRB_3_SLOT_GET</dfn>(x)          (((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_3_SLOT_SET" data-ref="_M/XHCI_TRB_3_SLOT_SET">XHCI_TRB_3_SLOT_SET</dfn>(x)          (((x) &amp; 0xFF) &lt;&lt; 24)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>	<i>/* Commands */</i></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_RESERVED" data-ref="_M/XHCI_TRB_TYPE_RESERVED">XHCI_TRB_TYPE_RESERVED</dfn>          0x00</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_NORMAL" data-ref="_M/XHCI_TRB_TYPE_NORMAL">XHCI_TRB_TYPE_NORMAL</dfn>            0x01</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_SETUP_STAGE" data-ref="_M/XHCI_TRB_TYPE_SETUP_STAGE">XHCI_TRB_TYPE_SETUP_STAGE</dfn>       0x02</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_DATA_STAGE" data-ref="_M/XHCI_TRB_TYPE_DATA_STAGE">XHCI_TRB_TYPE_DATA_STAGE</dfn>        0x03</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_STATUS_STAGE" data-ref="_M/XHCI_TRB_TYPE_STATUS_STAGE">XHCI_TRB_TYPE_STATUS_STAGE</dfn>      0x04</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_ISOCH" data-ref="_M/XHCI_TRB_TYPE_ISOCH">XHCI_TRB_TYPE_ISOCH</dfn>             0x05</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_LINK" data-ref="_M/XHCI_TRB_TYPE_LINK">XHCI_TRB_TYPE_LINK</dfn>              0x06</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_EVENT_DATA" data-ref="_M/XHCI_TRB_TYPE_EVENT_DATA">XHCI_TRB_TYPE_EVENT_DATA</dfn>        0x07</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_NOOP" data-ref="_M/XHCI_TRB_TYPE_NOOP">XHCI_TRB_TYPE_NOOP</dfn>              0x08</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_ENABLE_SLOT" data-ref="_M/XHCI_TRB_TYPE_ENABLE_SLOT">XHCI_TRB_TYPE_ENABLE_SLOT</dfn>       0x09</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_DISABLE_SLOT" data-ref="_M/XHCI_TRB_TYPE_DISABLE_SLOT">XHCI_TRB_TYPE_DISABLE_SLOT</dfn>      0x0A</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_ADDRESS_DEVICE" data-ref="_M/XHCI_TRB_TYPE_ADDRESS_DEVICE">XHCI_TRB_TYPE_ADDRESS_DEVICE</dfn>    0x0B</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_CONFIGURE_EP" data-ref="_M/XHCI_TRB_TYPE_CONFIGURE_EP">XHCI_TRB_TYPE_CONFIGURE_EP</dfn>      0x0C</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_EVALUATE_CTX" data-ref="_M/XHCI_TRB_TYPE_EVALUATE_CTX">XHCI_TRB_TYPE_EVALUATE_CTX</dfn>      0x0D</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_RESET_EP" data-ref="_M/XHCI_TRB_TYPE_RESET_EP">XHCI_TRB_TYPE_RESET_EP</dfn>          0x0E</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_STOP_EP" data-ref="_M/XHCI_TRB_TYPE_STOP_EP">XHCI_TRB_TYPE_STOP_EP</dfn>           0x0F</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_SET_TR_DEQUEUE" data-ref="_M/XHCI_TRB_TYPE_SET_TR_DEQUEUE">XHCI_TRB_TYPE_SET_TR_DEQUEUE</dfn>    0x10</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_RESET_DEVICE" data-ref="_M/XHCI_TRB_TYPE_RESET_DEVICE">XHCI_TRB_TYPE_RESET_DEVICE</dfn>      0x11</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_FORCE_EVENT" data-ref="_M/XHCI_TRB_TYPE_FORCE_EVENT">XHCI_TRB_TYPE_FORCE_EVENT</dfn>       0x12</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_NEGOTIATE_BW" data-ref="_M/XHCI_TRB_TYPE_NEGOTIATE_BW">XHCI_TRB_TYPE_NEGOTIATE_BW</dfn>      0x13</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_SET_LATENCY_TOL" data-ref="_M/XHCI_TRB_TYPE_SET_LATENCY_TOL">XHCI_TRB_TYPE_SET_LATENCY_TOL</dfn>   0x14</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_GET_PORT_BW" data-ref="_M/XHCI_TRB_TYPE_GET_PORT_BW">XHCI_TRB_TYPE_GET_PORT_BW</dfn>       0x15</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_FORCE_HEADER" data-ref="_M/XHCI_TRB_TYPE_FORCE_HEADER">XHCI_TRB_TYPE_FORCE_HEADER</dfn>      0x16</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_TYPE_NOOP_CMD" data-ref="_M/XHCI_TRB_TYPE_NOOP_CMD">XHCI_TRB_TYPE_NOOP_CMD</dfn>          0x17</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>	<i>/* Events */</i></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_TRANSFER" data-ref="_M/XHCI_TRB_EVENT_TRANSFER">XHCI_TRB_EVENT_TRANSFER</dfn>         0x20</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_CMD_COMPLETE" data-ref="_M/XHCI_TRB_EVENT_CMD_COMPLETE">XHCI_TRB_EVENT_CMD_COMPLETE</dfn>     0x21</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_PORT_STS_CHANGE" data-ref="_M/XHCI_TRB_EVENT_PORT_STS_CHANGE">XHCI_TRB_EVENT_PORT_STS_CHANGE</dfn>  0x22</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_BW_REQUEST" data-ref="_M/XHCI_TRB_EVENT_BW_REQUEST">XHCI_TRB_EVENT_BW_REQUEST</dfn>       0x23</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_DOORBELL" data-ref="_M/XHCI_TRB_EVENT_DOORBELL">XHCI_TRB_EVENT_DOORBELL</dfn>         0x24</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_HOST_CTRL" data-ref="_M/XHCI_TRB_EVENT_HOST_CTRL">XHCI_TRB_EVENT_HOST_CTRL</dfn>        0x25</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_DEVICE_NOTIFY" data-ref="_M/XHCI_TRB_EVENT_DEVICE_NOTIFY">XHCI_TRB_EVENT_DEVICE_NOTIFY</dfn>    0x26</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_EVENT_MFINDEX_WRAP" data-ref="_M/XHCI_TRB_EVENT_MFINDEX_WRAP">XHCI_TRB_EVENT_MFINDEX_WRAP</dfn>     0x27</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>	<i>/* Error codes */</i></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_INVALID" data-ref="_M/XHCI_TRB_ERROR_INVALID">XHCI_TRB_ERROR_INVALID</dfn>          0x00</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_SUCCESS" data-ref="_M/XHCI_TRB_ERROR_SUCCESS">XHCI_TRB_ERROR_SUCCESS</dfn>          0x01</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_DATA_BUF" data-ref="_M/XHCI_TRB_ERROR_DATA_BUF">XHCI_TRB_ERROR_DATA_BUF</dfn>         0x02</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_BABBLE" data-ref="_M/XHCI_TRB_ERROR_BABBLE">XHCI_TRB_ERROR_BABBLE</dfn>           0x03</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_XACT" data-ref="_M/XHCI_TRB_ERROR_XACT">XHCI_TRB_ERROR_XACT</dfn>             0x04</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_TRB" data-ref="_M/XHCI_TRB_ERROR_TRB">XHCI_TRB_ERROR_TRB</dfn>              0x05</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_STALL" data-ref="_M/XHCI_TRB_ERROR_STALL">XHCI_TRB_ERROR_STALL</dfn>            0x06</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_RESOURCE" data-ref="_M/XHCI_TRB_ERROR_RESOURCE">XHCI_TRB_ERROR_RESOURCE</dfn>         0x07</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_BANDWIDTH" data-ref="_M/XHCI_TRB_ERROR_BANDWIDTH">XHCI_TRB_ERROR_BANDWIDTH</dfn>        0x08</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_NO_SLOTS" data-ref="_M/XHCI_TRB_ERROR_NO_SLOTS">XHCI_TRB_ERROR_NO_SLOTS</dfn>         0x09</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_STREAM_TYPE" data-ref="_M/XHCI_TRB_ERROR_STREAM_TYPE">XHCI_TRB_ERROR_STREAM_TYPE</dfn>      0x0A</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_SLOT_NOT_ON" data-ref="_M/XHCI_TRB_ERROR_SLOT_NOT_ON">XHCI_TRB_ERROR_SLOT_NOT_ON</dfn>      0x0B</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_ENDP_NOT_ON" data-ref="_M/XHCI_TRB_ERROR_ENDP_NOT_ON">XHCI_TRB_ERROR_ENDP_NOT_ON</dfn>      0x0C</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_SHORT_PKT" data-ref="_M/XHCI_TRB_ERROR_SHORT_PKT">XHCI_TRB_ERROR_SHORT_PKT</dfn>        0x0D</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_RING_UNDERRUN" data-ref="_M/XHCI_TRB_ERROR_RING_UNDERRUN">XHCI_TRB_ERROR_RING_UNDERRUN</dfn>    0x0E</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_RING_OVERRUN" data-ref="_M/XHCI_TRB_ERROR_RING_OVERRUN">XHCI_TRB_ERROR_RING_OVERRUN</dfn>     0x0F</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_VF_RING_FULL" data-ref="_M/XHCI_TRB_ERROR_VF_RING_FULL">XHCI_TRB_ERROR_VF_RING_FULL</dfn>     0x10</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_PARAMETER" data-ref="_M/XHCI_TRB_ERROR_PARAMETER">XHCI_TRB_ERROR_PARAMETER</dfn>        0x11</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_BW_OVERRUN" data-ref="_M/XHCI_TRB_ERROR_BW_OVERRUN">XHCI_TRB_ERROR_BW_OVERRUN</dfn>       0x12</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_CONTEXT_STATE" data-ref="_M/XHCI_TRB_ERROR_CONTEXT_STATE">XHCI_TRB_ERROR_CONTEXT_STATE</dfn>    0x13</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_NO_PING_RESP" data-ref="_M/XHCI_TRB_ERROR_NO_PING_RESP">XHCI_TRB_ERROR_NO_PING_RESP</dfn>     0x14</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_EV_RING_FULL" data-ref="_M/XHCI_TRB_ERROR_EV_RING_FULL">XHCI_TRB_ERROR_EV_RING_FULL</dfn>     0x15</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_INCOMPAT_DEV" data-ref="_M/XHCI_TRB_ERROR_INCOMPAT_DEV">XHCI_TRB_ERROR_INCOMPAT_DEV</dfn>     0x16</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_MISSED_SERVICE" data-ref="_M/XHCI_TRB_ERROR_MISSED_SERVICE">XHCI_TRB_ERROR_MISSED_SERVICE</dfn>   0x17</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_CMD_RING_STOP" data-ref="_M/XHCI_TRB_ERROR_CMD_RING_STOP">XHCI_TRB_ERROR_CMD_RING_STOP</dfn>    0x18</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_CMD_ABORTED" data-ref="_M/XHCI_TRB_ERROR_CMD_ABORTED">XHCI_TRB_ERROR_CMD_ABORTED</dfn>      0x19</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_STOPPED" data-ref="_M/XHCI_TRB_ERROR_STOPPED">XHCI_TRB_ERROR_STOPPED</dfn>          0x1A</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_LENGTH" data-ref="_M/XHCI_TRB_ERROR_LENGTH">XHCI_TRB_ERROR_LENGTH</dfn>           0x1B</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_STOPPED_SHORT" data-ref="_M/XHCI_TRB_ERROR_STOPPED_SHORT">XHCI_TRB_ERROR_STOPPED_SHORT</dfn>    0x1C</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_BAD_MELAT" data-ref="_M/XHCI_TRB_ERROR_BAD_MELAT">XHCI_TRB_ERROR_BAD_MELAT</dfn>        0x1D</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_ISOC_OVERRUN" data-ref="_M/XHCI_TRB_ERROR_ISOC_OVERRUN">XHCI_TRB_ERROR_ISOC_OVERRUN</dfn>     0x1F</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_EVENT_LOST" data-ref="_M/XHCI_TRB_ERROR_EVENT_LOST">XHCI_TRB_ERROR_EVENT_LOST</dfn>       0x20</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_UNDEFINED" data-ref="_M/XHCI_TRB_ERROR_UNDEFINED">XHCI_TRB_ERROR_UNDEFINED</dfn>        0x21</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_INVALID_SID" data-ref="_M/XHCI_TRB_ERROR_INVALID_SID">XHCI_TRB_ERROR_INVALID_SID</dfn>      0x22</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_SEC_BW" data-ref="_M/XHCI_TRB_ERROR_SEC_BW">XHCI_TRB_ERROR_SEC_BW</dfn>           0x23</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_ERROR_SPLIT_XACT" data-ref="_M/XHCI_TRB_ERROR_SPLIT_XACT">XHCI_TRB_ERROR_SPLIT_XACT</dfn>       0x24</u></td></tr>
<tr><th id="421">421</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(16)))" data-ref="_M/__aligned">__aligned</a>(<a class="macro" href="#296" title="16" data-ref="_M/XHCI_TRB_ALIGN">XHCI_TRB_ALIGN</a>);</td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/XHCI_TRB_SIZE" data-ref="_M/XHCI_TRB_SIZE">XHCI_TRB_SIZE</dfn> sizeof(struct xhci_trb)</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_ROUTE_SET" data-ref="_M/XHCI_SCTX_0_ROUTE_SET">XHCI_SCTX_0_ROUTE_SET</dfn>(x)                ((x) &amp; 0xFFFFF)</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_ROUTE_GET" data-ref="_M/XHCI_SCTX_0_ROUTE_GET">XHCI_SCTX_0_ROUTE_GET</dfn>(x)                ((x) &amp; 0xFFFFF)</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_SPEED_SET" data-ref="_M/XHCI_SCTX_0_SPEED_SET">XHCI_SCTX_0_SPEED_SET</dfn>(x)                (((x) &amp; 0xF) &lt;&lt; 20)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_SPEED_GET" data-ref="_M/XHCI_SCTX_0_SPEED_GET">XHCI_SCTX_0_SPEED_GET</dfn>(x)                (((x) &gt;&gt; 20) &amp; 0xF)</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_MTT_SET" data-ref="_M/XHCI_SCTX_0_MTT_SET">XHCI_SCTX_0_MTT_SET</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_MTT_GET" data-ref="_M/XHCI_SCTX_0_MTT_GET">XHCI_SCTX_0_MTT_GET</dfn>(x)                  (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_HUB_SET" data-ref="_M/XHCI_SCTX_0_HUB_SET">XHCI_SCTX_0_HUB_SET</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_HUB_GET" data-ref="_M/XHCI_SCTX_0_HUB_GET">XHCI_SCTX_0_HUB_GET</dfn>(x)                  (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_CTX_NUM_SET" data-ref="_M/XHCI_SCTX_0_CTX_NUM_SET">XHCI_SCTX_0_CTX_NUM_SET</dfn>(x)              (((x) &amp; 0x1F) &lt;&lt; 27)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_0_CTX_NUM_GET" data-ref="_M/XHCI_SCTX_0_CTX_NUM_GET">XHCI_SCTX_0_CTX_NUM_GET</dfn>(x)              (((x) &gt;&gt; 27) &amp; 0x1F)</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_1_MAX_EL_SET" data-ref="_M/XHCI_SCTX_1_MAX_EL_SET">XHCI_SCTX_1_MAX_EL_SET</dfn>(x)               ((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_1_MAX_EL_GET" data-ref="_M/XHCI_SCTX_1_MAX_EL_GET">XHCI_SCTX_1_MAX_EL_GET</dfn>(x)               ((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_1_RH_PORT_SET" data-ref="_M/XHCI_SCTX_1_RH_PORT_SET">XHCI_SCTX_1_RH_PORT_SET</dfn>(x)              (((x) &amp; 0xFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_1_RH_PORT_GET" data-ref="_M/XHCI_SCTX_1_RH_PORT_GET">XHCI_SCTX_1_RH_PORT_GET</dfn>(x)              (((x) &gt;&gt; 16) &amp; 0xFF)</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_1_NUM_PORTS_SET" data-ref="_M/XHCI_SCTX_1_NUM_PORTS_SET">XHCI_SCTX_1_NUM_PORTS_SET</dfn>(x)            (((x) &amp; 0xFF) &lt;&lt; 24)</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_1_NUM_PORTS_GET" data-ref="_M/XHCI_SCTX_1_NUM_PORTS_GET">XHCI_SCTX_1_NUM_PORTS_GET</dfn>(x)            (((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_TT_HUB_SID_SET" data-ref="_M/XHCI_SCTX_2_TT_HUB_SID_SET">XHCI_SCTX_2_TT_HUB_SID_SET</dfn>(x)           ((x) &amp; 0xFF)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_TT_HUB_SID_GET" data-ref="_M/XHCI_SCTX_2_TT_HUB_SID_GET">XHCI_SCTX_2_TT_HUB_SID_GET</dfn>(x)           ((x) &amp; 0xFF)</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_TT_PORT_NUM_SET" data-ref="_M/XHCI_SCTX_2_TT_PORT_NUM_SET">XHCI_SCTX_2_TT_PORT_NUM_SET</dfn>(x)          (((x) &amp; 0xFF) &lt;&lt; 8)</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_TT_PORT_NUM_GET" data-ref="_M/XHCI_SCTX_2_TT_PORT_NUM_GET">XHCI_SCTX_2_TT_PORT_NUM_GET</dfn>(x)          (((x) &gt;&gt; 8) &amp; 0xFF)</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_TT_THINK_TIME_SET" data-ref="_M/XHCI_SCTX_2_TT_THINK_TIME_SET">XHCI_SCTX_2_TT_THINK_TIME_SET</dfn>(x)        (((x) &amp; 0x3) &lt;&lt; 16)</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_TT_THINK_TIME_GET" data-ref="_M/XHCI_SCTX_2_TT_THINK_TIME_GET">XHCI_SCTX_2_TT_THINK_TIME_GET</dfn>(x)        (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_IRQ_TARGET_SET" data-ref="_M/XHCI_SCTX_2_IRQ_TARGET_SET">XHCI_SCTX_2_IRQ_TARGET_SET</dfn>(x)           (((x) &amp; 0x3FF) &lt;&lt; 22)</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_2_IRQ_TARGET_GET" data-ref="_M/XHCI_SCTX_2_IRQ_TARGET_GET">XHCI_SCTX_2_IRQ_TARGET_GET</dfn>(x)           (((x) &gt;&gt; 22) &amp; 0x3FF)</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_3_DEV_ADDR_SET" data-ref="_M/XHCI_SCTX_3_DEV_ADDR_SET">XHCI_SCTX_3_DEV_ADDR_SET</dfn>(x)             ((x) &amp; 0xFF)</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_3_DEV_ADDR_GET" data-ref="_M/XHCI_SCTX_3_DEV_ADDR_GET">XHCI_SCTX_3_DEV_ADDR_GET</dfn>(x)             ((x) &amp; 0xFF)</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_3_SLOT_STATE_SET" data-ref="_M/XHCI_SCTX_3_SLOT_STATE_SET">XHCI_SCTX_3_SLOT_STATE_SET</dfn>(x)           (((x) &amp; 0x1F) &lt;&lt; 27)</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/XHCI_SCTX_3_SLOT_STATE_GET" data-ref="_M/XHCI_SCTX_3_SLOT_STATE_GET">XHCI_SCTX_3_SLOT_STATE_GET</dfn>(x)           (((x) &gt;&gt; 27) &amp; 0x1F)</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/XHCI_SLOTSTATE_DISABLED" data-ref="_M/XHCI_SLOTSTATE_DISABLED">XHCI_SLOTSTATE_DISABLED</dfn>			0 /* disabled or enabled */</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/XHCI_SLOTSTATE_ENABLED" data-ref="_M/XHCI_SLOTSTATE_ENABLED">XHCI_SLOTSTATE_ENABLED</dfn>			0</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/XHCI_SLOTSTATE_DEFAULT" data-ref="_M/XHCI_SLOTSTATE_DEFAULT">XHCI_SLOTSTATE_DEFAULT</dfn>			1</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/XHCI_SLOTSTATE_ADDRESSED" data-ref="_M/XHCI_SLOTSTATE_ADDRESSED">XHCI_SLOTSTATE_ADDRESSED</dfn>		2</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/XHCI_SLOTSTATE_CONFIGURED" data-ref="_M/XHCI_SLOTSTATE_CONFIGURED">XHCI_SLOTSTATE_CONFIGURED</dfn>		3</u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_EPSTATE_SET" data-ref="_M/XHCI_EPCTX_0_EPSTATE_SET">XHCI_EPCTX_0_EPSTATE_SET</dfn>(x)             ((x) &amp; 0x7)</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_EPSTATE_GET" data-ref="_M/XHCI_EPCTX_0_EPSTATE_GET">XHCI_EPCTX_0_EPSTATE_GET</dfn>(x)             ((x) &amp; 0x7)</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPSTATE_DISABLED" data-ref="_M/XHCI_EPSTATE_DISABLED">XHCI_EPSTATE_DISABLED</dfn>			0</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPSTATE_RUNNING" data-ref="_M/XHCI_EPSTATE_RUNNING">XHCI_EPSTATE_RUNNING</dfn>			1</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPSTATE_HALTED" data-ref="_M/XHCI_EPSTATE_HALTED">XHCI_EPSTATE_HALTED</dfn>			2</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPSTATE_STOPPED" data-ref="_M/XHCI_EPSTATE_STOPPED">XHCI_EPSTATE_STOPPED</dfn>			3</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPSTATE_ERROR" data-ref="_M/XHCI_EPSTATE_ERROR">XHCI_EPSTATE_ERROR</dfn>			4</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MULT_SET" data-ref="_M/XHCI_EPCTX_0_MULT_SET">XHCI_EPCTX_0_MULT_SET</dfn>(x)                (((x) &amp; 0x3) &lt;&lt; 8)</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MULT_GET" data-ref="_M/XHCI_EPCTX_0_MULT_GET">XHCI_EPCTX_0_MULT_GET</dfn>(x)                (((x) &gt;&gt; 8) &amp; 0x3)</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MAXP_STREAMS_SET" data-ref="_M/XHCI_EPCTX_0_MAXP_STREAMS_SET">XHCI_EPCTX_0_MAXP_STREAMS_SET</dfn>(x)        (((x) &amp; 0x1F) &lt;&lt; 10)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MAXP_STREAMS_GET" data-ref="_M/XHCI_EPCTX_0_MAXP_STREAMS_GET">XHCI_EPCTX_0_MAXP_STREAMS_GET</dfn>(x)        (((x) &gt;&gt; 10) &amp; 0x1F)</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_LSA_SET" data-ref="_M/XHCI_EPCTX_0_LSA_SET">XHCI_EPCTX_0_LSA_SET</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_LSA_GET" data-ref="_M/XHCI_EPCTX_0_LSA_GET">XHCI_EPCTX_0_LSA_GET</dfn>(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_IVAL_SET" data-ref="_M/XHCI_EPCTX_0_IVAL_SET">XHCI_EPCTX_0_IVAL_SET</dfn>(x)                (((x) &amp; 0xFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_IVAL_GET" data-ref="_M/XHCI_EPCTX_0_IVAL_GET">XHCI_EPCTX_0_IVAL_GET</dfn>(x)                (((x) &gt;&gt; 16) &amp; 0xFF)</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_MASK" data-ref="_M/XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_MASK">XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_MASK</dfn>	__BITS(31,24)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_SET" data-ref="_M/XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_SET">XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_SET</dfn>(x) __SHIFTIN((x), XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_MASK)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_GET" data-ref="_M/XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_GET">XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_GET</dfn>(x) __SHIFTOUT((x), XHCI_EPCTX_0_MAX_ESIT_PAYLOAD_HI_MASK)</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_CERR_SET" data-ref="_M/XHCI_EPCTX_1_CERR_SET">XHCI_EPCTX_1_CERR_SET</dfn>(x)                (((x) &amp; 0x3) &lt;&lt; 1)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_CERR_GET" data-ref="_M/XHCI_EPCTX_1_CERR_GET">XHCI_EPCTX_1_CERR_GET</dfn>(x)                (((x) &gt;&gt; 1) &amp; 0x3)</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_EPTYPE_SET" data-ref="_M/XHCI_EPCTX_1_EPTYPE_SET">XHCI_EPCTX_1_EPTYPE_SET</dfn>(x)              (((x) &amp; 0x7) &lt;&lt; 3)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_EPTYPE_GET" data-ref="_M/XHCI_EPCTX_1_EPTYPE_GET">XHCI_EPCTX_1_EPTYPE_GET</dfn>(x)              (((x) &gt;&gt; 3) &amp; 0x7)</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_HID_SET" data-ref="_M/XHCI_EPCTX_1_HID_SET">XHCI_EPCTX_1_HID_SET</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_HID_GET" data-ref="_M/XHCI_EPCTX_1_HID_GET">XHCI_EPCTX_1_HID_GET</dfn>(x)                 (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_MAXB_SET" data-ref="_M/XHCI_EPCTX_1_MAXB_SET">XHCI_EPCTX_1_MAXB_SET</dfn>(x)                (((x) &amp; 0xFF) &lt;&lt; 8)</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_MAXB_GET" data-ref="_M/XHCI_EPCTX_1_MAXB_GET">XHCI_EPCTX_1_MAXB_GET</dfn>(x)                (((x) &gt;&gt; 8) &amp; 0xFF)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_MAXP_SIZE_SET" data-ref="_M/XHCI_EPCTX_1_MAXP_SIZE_SET">XHCI_EPCTX_1_MAXP_SIZE_SET</dfn>(x)           (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_1_MAXP_SIZE_GET" data-ref="_M/XHCI_EPCTX_1_MAXP_SIZE_GET">XHCI_EPCTX_1_MAXP_SIZE_GET</dfn>(x)           (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_2_DCS_SET" data-ref="_M/XHCI_EPCTX_2_DCS_SET">XHCI_EPCTX_2_DCS_SET</dfn>(x)                 ((x) &amp; 0x1)</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_2_DCS_GET" data-ref="_M/XHCI_EPCTX_2_DCS_GET">XHCI_EPCTX_2_DCS_GET</dfn>(x)                 ((x) &amp; 0x1)</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_2_TR_DQ_PTR_MASK" data-ref="_M/XHCI_EPCTX_2_TR_DQ_PTR_MASK">XHCI_EPCTX_2_TR_DQ_PTR_MASK</dfn>             0xFFFFFFFFFFFFFFF0U</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_4_AVG_TRB_LEN_SET" data-ref="_M/XHCI_EPCTX_4_AVG_TRB_LEN_SET">XHCI_EPCTX_4_AVG_TRB_LEN_SET</dfn>(x)         ((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_4_AVG_TRB_LEN_GET" data-ref="_M/XHCI_EPCTX_4_AVG_TRB_LEN_GET">XHCI_EPCTX_4_AVG_TRB_LEN_GET</dfn>(x)         ((x) &amp; 0xFFFF)</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_4_MAX_ESIT_PAYLOAD_SET" data-ref="_M/XHCI_EPCTX_4_MAX_ESIT_PAYLOAD_SET">XHCI_EPCTX_4_MAX_ESIT_PAYLOAD_SET</dfn>(x)    (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/XHCI_EPCTX_4_MAX_ESIT_PAYLOAD_GET" data-ref="_M/XHCI_EPCTX_4_MAX_ESIT_PAYLOAD_GET">XHCI_EPCTX_4_MAX_ESIT_PAYLOAD_GET</dfn>(x)    (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/XHCI_INCTX_NON_CTRL_MASK" data-ref="_M/XHCI_INCTX_NON_CTRL_MASK">XHCI_INCTX_NON_CTRL_MASK</dfn>        0xFFFFFFFCU</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/XHCI_INCTX_0_DROP_MASK" data-ref="_M/XHCI_INCTX_0_DROP_MASK">XHCI_INCTX_0_DROP_MASK</dfn>(n)       (1U &lt;&lt; (n))</u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/XHCI_INCTX_1_ADD_MASK" data-ref="_M/XHCI_INCTX_1_ADD_MASK">XHCI_INCTX_1_ADD_MASK</dfn>(n)        (1U &lt;&lt; (n))</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><b>struct</b> <dfn class="type def" id="xhci_erste" title='xhci_erste' data-ref="xhci_erste" data-ref-filename="xhci_erste">xhci_erste</dfn> {</td></tr>
<tr><th id="510">510</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>       <dfn class="decl field" id="xhci_erste::erste_0" title='xhci_erste::erste_0' data-ref="xhci_erste::erste_0" data-ref-filename="xhci_erste..erste_0">erste_0</dfn>;		<i>/* 63:6 base */</i></td></tr>
<tr><th id="511">511</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>       <dfn class="decl field" id="xhci_erste::erste_2" title='xhci_erste::erste_2' data-ref="xhci_erste::erste_2" data-ref-filename="xhci_erste..erste_2">erste_2</dfn>;		<i>/* 15:0 trb count (16 to 4096) */</i></td></tr>
<tr><th id="512">512</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>       <dfn class="decl field" id="xhci_erste::erste_3" title='xhci_erste::erste_3' data-ref="xhci_erste::erste_3" data-ref-filename="xhci_erste..erste_3">erste_3</dfn>;		<i>/* RsvdZ */</i></td></tr>
<tr><th id="513">513</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(16)))" data-ref="_M/__aligned">__aligned</a>(<a class="macro" href="#295" title="16" data-ref="_M/XHCI_ERSTE_ALIGN">XHCI_ERSTE_ALIGN</a>);</td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/XHCI_ERSTE_SIZE" data-ref="_M/XHCI_ERSTE_SIZE">XHCI_ERSTE_SIZE</dfn> sizeof(struct xhci_erste)</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><u>#<span data-ppcond="28">endif</span>	/* _DEV_USB_XHCIREG_H_ */</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../pci/xhci_pci.c.html'>netbsd/sys/dev/pci/xhci_pci.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
