

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="zh-CN" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="zh-CN" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>经验总结 &mdash; FPGA 在中低能实验核物理中的应用 编写中 文档</title>
  

  
  
  
  

  
  <script type="text/javascript" src="_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script type="text/javascript" src="_static/jquery.js"></script>
        <script type="text/javascript" src="_static/underscore.js"></script>
        <script type="text/javascript" src="_static/doctools.js"></script>
        <script type="text/javascript" src="_static/language_data.js"></script>
        <script type="text/javascript" src="_static/translations.js"></script>
    
    <script type="text/javascript" src="_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="_static/graphviz.css" type="text/css" />
    <link rel="index" title="索引" href="genindex.html" />
    <link rel="search" title="搜索" href="search.html" />
    <link rel="next" title="verilog 临时存放" href="tempverilog.html" />
    <link rel="prev" title="高层次综合" href="HLS.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="index.html" class="icon icon-home"> FPGA 在中低能实验核物理中的应用
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="README.html">README</a></li>
</ul>
<p class="caption"><span class="caption-text">ISE/Altera/Vivado软件</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="Install.html">软件安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISE.html">ISE 软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="Altera.html">Altera 软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="Vivado.html">Vivado 软件</a></li>
</ul>
<p class="caption"><span class="caption-text">语法</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="VHDL.html">VHDL</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog.html">verilog</a></li>
<li class="toctree-l1"><a class="reference internal" href="TimingConstraints.html">时序约束</a></li>
<li class="toctree-l1"><a class="reference internal" href="Primitive.html">原语</a></li>
</ul>
<p class="caption"><span class="caption-text">硬件介绍</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="LUPO.html">LUPO</a></li>
<li class="toctree-l1"><a class="reference internal" href="DT5495.html">DT5495</a></li>
<li class="toctree-l1"><a class="reference internal" href="MZTIO.html">MZTIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="DT5550.html">DT5550</a></li>
<li class="toctree-l1"><a class="reference internal" href="R5560.html">R5560</a></li>
</ul>
<p class="caption"><span class="caption-text">计数器</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="counter.html">计数器</a></li>
</ul>
<p class="caption"><span class="caption-text">状态机</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="FSM.html">状态机</a></li>
</ul>
<p class="caption"><span class="caption-text">FIFO</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="FIFO.html">FIFO</a></li>
</ul>
<p class="caption"><span class="caption-text">HLS</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="HLS.html">高层次综合</a></li>
</ul>
<p class="caption"><span class="caption-text">经验总结</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">经验总结</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id2">计数器</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">状态机</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fifo">FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id4">波形</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id5">抄书</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="tempverilog.html">verilog 临时存放</a></li>
<li class="toctree-l1"><a class="reference internal" href="tempvhdl.html">VHDL temp</a></li>
<li class="toctree-l1"><a class="reference internal" href="LPM.html">LPM（library of parameterized mudules）</a></li>
<li class="toctree-l1"><a class="reference internal" href="attribute.html">attribute</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">FPGA 在中低能实验核物理中的应用</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="index.html">Docs</a> &raquo;</li>
        
      <li>经验总结</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="_sources/exp.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="id1">
<h1>经验总结<a class="headerlink" href="#id1" title="永久链接至标题">¶</a></h1>
<div class="section" id="id2">
<h2>计数器<a class="headerlink" href="#id2" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>画出输入、输出波形（根据功能要求、画出输入和输出的波形）</p></li>
<li><p>画出计数器结构</p></li>
<li><p>确定加1条件（计数器数什么，加1条件不足则加flag_add）</p></li>
<li><p>确定计数器结束条件（数多少个，个数不同时，用变量法，即用x代替；x不足以区分时则加flag_sel）</p></li>
<li><p>如果有更新波形</p></li>
<li><p>其它信号变化点条件（其它信号：即输出或内部信号；变化点：0变1、1变0）</p></li>
<li><p>写出计数器代码</p></li>
<li><p>写出其它信号代码</p></li>
</ul>
</div>
<div class="section" id="id3">
<h2>状态机<a class="headerlink" href="#id3" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>明确功能</p></li>
<li><p>输出分析</p></li>
<li><p>状态合并</p></li>
<li><p>状态转移条件</p></li>
<li><p>转移条件</p></li>
<li><p>完整性检查</p></li>
<li><p>状态机代码</p></li>
<li><p>功能代码</p></li>
</ul>
</div>
<div class="section" id="fifo">
<h2>FIFO<a class="headerlink" href="#fifo" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>FIFO的写使能写数据，同时用组合逻辑或者同时用时序逻辑。</p></li>
<li><p>FIFO的读使能，用组合逻辑。</p></li>
<li><p>数据的输出用组合逻辑。</p></li>
</ul>
</div>
<div class="section" id="id4">
<h2>波形<a class="headerlink" href="#id4" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>时序逻辑的波形观看方法：时钟上升沿前看输入，时钟上升沿后看输出。</p></li>
<li><p>组合逻辑的波形观看方法：输入变输出即刻变。</p></li>
</ul>
</div>
<div class="section" id="id5">
<h2>抄书<a class="headerlink" href="#id5" title="永久链接至标题">¶</a></h2>
<p><strong>与门</strong></p>
<p>与门是具有两个或多个输入端和一个输入端的逻辑门。当所有的输入都是逻辑1时，与门输出为逻辑1.换句话说，如果任何输出为0则输出为0。</p>
<p>从原理上说，我们可以定义具有许多输入输入端口的与门，但在具体实现时还是有实际限制的。一般来说与门的输入端最多为4个或5个，如果需要更多的输入端口，那么可以将多个与门级联起来。另外，在实际应用中，通常更倾向于使用与非门，其逻辑功能端进行逻辑与后再取反输出，主要原因是采用CMOS工艺实现的与非门工作速度比与门快得多。</p>
<p><strong>扇入扇出</strong></p>
<p>逻辑门的扇入指的是一个逻辑门正常工作时输入端的数量，例如，理论上一个与门可以有20个输入端，但是包含20个输入端的与门在工作时可能会因为输入负荷过大而出现逻辑错误或者速度下降的情况，此时扇出就不能选为20。门电路的扇出与具体的电路制造工艺和电路结构有密切关系，进行集成电路设计时，电路单元库中会给出扇入的具体参数。</p>
<p>扇出是在不降低输出电平的情况下逻辑门能够驱动的负载的数量。例如，从理论上讲一个与门可以驱动20个以上的输入端，但此时门电路的输出电容负载非常大，电路的工作速度会严重下降。集成电路单元库中会给出不同类型门电路的扇出。综合工具进行RTL代码综合时，会从单元库中读取扇入和扇出参数，以确保不超过最大值要求。</p>
<p><strong>通用D触发器</strong></p>
<p>D触发器有数据、时钟、和 RST# 输入端以及 Q 和 ！Q 两个输出端。在每一个时钟的上升沿，输出 Q 将输入D 的值锁存，直到下一个时钟上升沿出现时才继续锁存当前 D 端的值。！Q 输出的值与 Q 输出的值相反。在时钟上升沿进行输出数据更新时，D 端的输入数据必须满足称为建立时间的定时要求，否则输出端 Q 可能会出现不确定值。</p>
<p><strong>建立时间</strong></p>
<p>在时钟上升沿值之前 D 需要保持稳定的最短时间称为建立时间。如果在建立时间内 D 的值发生了变化，那么将无法确定 Q 的电平，其可能为一个不确定的电平值。</p>
<p><strong>保持时间</strong></p>
<p>在时钟的上升沿之后的一段时间内，D 的输入值也不允许改变，否则也会造成 Q 输出的不稳定，这个窗口被称为保持时间。</p>
<p><strong>亚稳态</strong></p>
<p>当输入 D 在建立时间和保持时间窗口内发生变化时，在此后的几乎一个时钟周期内。输出电平既不是 0 也不是 1，处于不确定值。这种不稳定的状态也被称为亚稳态。亚稳态的输出将在下一个时钟的上升沿之前稳定为 0 或 1。如果亚稳态输出被用于其它逻辑门的输入，那么将会造成难以预计的不良影响，可能会造成连锁反应，使整个数字系统工作不稳定。因此，必须采取一定的设计手段避免 D 触发器进入亚稳态，或者避免亚稳态被传递，影响整个系统的稳定性。</p>
<p>当触发器的输入不满足建立时间和保持时间要求时，输出为亚稳态。为了使系统正常工作，必须采取一定的手段避免或消除其影响。在只有一个时钟的数字系统中（称为单时钟域数字系统），通过控制一个 D 触发器的输出到另一个 D 触发器输入之间组合逻辑门的数量。可以减少其带来的延迟从而避免 D 触发器的输入在建立时间和保持时间窗口内发生波动。但是，当一个数字系统中有两个或两个以上时钟时（称为多时钟域系统），会出现一个时钟域的 D 触发器的输出作为另一个时钟域的 D 触发器输入的情况，当两个时钟之间没有任何关联时，亚稳态的出现时无法避免的。</p>
<p><strong>信号同步规则</strong></p>
<p>当信号从一个时钟域进入另一个时钟域时，为了使信号正确传递同时保持系统工作稳定，必须遵循以下几条设计规则。</p>
<ul class="simple">
<li><dl class="simple">
<dt>跨时钟域的信号必须直接来自源时钟域的寄存器输出。</dt><dd><ul>
<li><p>如果信号l来自组合逻辑 ，而不时直接来自触发器，可能会造成信号在目标时钟域中出现难以预料的不稳定情况，从而造成整个系统出现无法预测的问题。</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>使用逻辑单元库中的专用触发器实现两级同步器。</dt><dd><ul>
<li><p>这里所说的专用触发器与普通触发器有所不同，它们具有高驱动能力和高增益，这会使它们比常规的触发器更快地进入稳定状态。根据前面的分析，将两个或多个触发器级联起来可以减少亚稳态出现的概率，那么采用这种专用触发器，可以大大提高电路从亚稳态中摆脱出来的速度。</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>在一个点而不是在多个点上进行跨时钟域信号的同步。</dt><dd><ul>
<li><p>同步电路可以消除亚稳态及其传递，但得到的结果可能是 1 也可能是 0，当只有一个连接点时，最多是信号延迟不同的问题，如果是多个点，那么这些信号组合之后的结果可能性非常多，这会造成信号传递的错误，可能会导致下游系统出错。</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
<p><strong>事件/边沿检测</strong></p>
<p>同步上升沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">sig_a_d1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">sig_a_risedge</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="k">else</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
  <span class="k">end</span>

<span class="k">assign</span> <span class="n">sig_a_risedge</span> <span class="o">=</span> <span class="n">sig_a</span> <span class="o">&amp;</span> <span class="o">!</span><span class="n">sig_a_d1</span><span class="p">;</span>
</pre></div>
</div>
<p>同步下降沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">sig_a_d1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">sig_a_faledge</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="k">else</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
  <span class="k">end</span>

<span class="k">assign</span> <span class="n">sig_a_faledge</span> <span class="o">=</span> <span class="o">!</span><span class="n">sig_a</span> <span class="o">&amp;</span> <span class="n">sig_a_d1</span><span class="p">;</span>
</pre></div>
</div>
<p>同步上升/下降沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">sig_a_d1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">sig_a_anyedge</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="k">else</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
  <span class="k">end</span>

<span class="k">assign</span> <span class="n">sig_a_anyedge</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">sig_a</span> <span class="o">&amp;</span> <span class="n">sig_a_d1</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">sig_a</span> <span class="o">&amp;</span> <span class="o">!</span><span class="n">sig_a_d1</span><span class="p">);</span>
</pre></div>
</div>
<p>异步输入上升沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span><span class="c1">//domain clka</span>
<span class="k">input</span> <span class="n">clkb</span><span class="p">;</span>
<span class="k">input</span> <span class="n">rstb</span><span class="p">;</span>
<span class="kt">reg</span>   <span class="n">sig_a_d1</span><span class="p">,</span> <span class="n">sig_a_d2</span><span class="p">,</span> <span class="n">sig_a_d3</span><span class="p">;</span>
<span class="kt">wire</span>  <span class="n">sig_a_posedge</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">sig_a_posedge</span> <span class="o">=</span> <span class="n">sig_a_d2</span> <span class="o">&amp;</span> <span class="o">!</span><span class="n">sig_a_d3</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clkb</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">sig_a_d2</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">sig_a_d3</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
          <span class="n">sig_a_d2</span> <span class="o">&lt;=</span> <span class="n">sig_a_d1</span><span class="p">;</span>
          <span class="n">sig_a_d3</span> <span class="o">&lt;=</span> <span class="n">sig_a_d2</span><span class="p">;</span>
       <span class="k">end</span>
  <span class="k">end</span>
</pre></div>
</div>
<p><strong>同步技术</strong></p>
<p>数据同步和在不同时钟域之间进行数据传输会经常出现。为避免任何差错、系统故障和数据破坏，正确的同步和数据传输就显得格外重要。这些问题的出现往往比较隐蔽，不易被发现，因此正确进行跨时钟域处理就显得极为重要。实现数据同步有许多种方式，在不同的情况下进行恰当的同步方式选择非常重要。这里简单介绍目前常用的两种同步技术。</p>
<p><strong>使用FIFO进行的数据同步</strong></p>
<p>当存在两个异步时钟域并且二者之间进行数据包传输时，双端口FIFO最为合适。FIFO有两个端口，一个端口写入输入数据，另一个端口读出数据。两个端口工作在相互独立的时钟域内，通过各自的指针（地址）来读写数据。由于每个端口工作在相互独立的时钟域内，因此读写操作可以独立实现并且不会出现任何差错。当FIFO变满时，应停止写操作，直到FIFO中出现空闲空间，同样，当FIFO为空时，应停止读操作，直到有新的数据被写入FIFO中。FIFO有满标记和空标记，有关FIFO操作的详细描述在相应章节给出。</p>
<p><strong>握手同步方式</strong></p>
<p>FIFO可用于在不同的时钟域之间进行数据包的传输，但是在一些应用中需要在不同时钟域之间进行少量数据传输。FIFO占用的硬件资源较大，此时可以考虑使用握手同步机制。</p>
<p>以下是握手同步机制的工作步骤：</p>
<ul class="simple">
<li><p>用后缀 _t 表示发送端，用后缀 _r 表示接收端。发送时钟用 tclk 表示，接收时钟用 rclk 表示。数据从 tclk 域向 rclk 域传输；</p></li>
<li><p>当需要发送的数据准备好后，发送端将 t_rdy 信号置为有效，该信号必须在 tclk 下降沿时采样输出；</p></li>
<li><p>在 t_rdy 有效期间，t_data 必须保持稳定；</p></li>
<li><p>接收端在 rclk 域中采用双同步器同步 t_rdy 控制信号，并把同步后的信号命名为 t_rdy_rclk；</p></li>
<li><p>接收端在发现 t_rdy_rclk 信号有效时，t_data 已经安全地进入了 rclk 域，使用 rclk 对其进行采样，可以得到 t_data_rclk。由于数据已经在 rclk 域进行了正确采样，所以此后在 rclk 域使用该数据是安全的；</p></li>
<li><p>接收端将 r_ack 信号置为 1，信号必须在 rclk 下降沿输出；</p></li>
<li><p>发送端通过双同步器在 tclk 域内同步 r_ack 信号，同步后的信号称为 r_ack_tclk；</p></li>
<li><p>以上所有步骤称为“半握手”。这是因为发送端在输出下一数据之前，不会等到 r_ack_rclk 被置为 0；</p></li>
<li><p>半握手机制工作速度快，但是，使用半握手机制时需要谨慎，一旦使用不当，会导致操作错误；</p></li>
<li><p>从低频时钟域向高频时钟域传数据时，半握手机制较为适用，这是由于接收端可以更快地完成操作。然而，如果从高频时钟域向低频时钟域传输数据，则需要采用全握手机制；</p></li>
<li><p>当 r_ack_tclk 为高电平时，发送端将 t_rdy 置为 0；</p></li>
<li><p>当 t_rdy_rclk 为低电平时，接收端将 r_ack 置为 0；</p></li>
<li><p>当发送端发现 r_ack_tclk 为低电平后，全握手过程结束，传输端可以发送新的数据；</p></li>
<li><p>显然，权握手过程耗时较长，数据传输速度较慢。然而，全握手机制稳定可靠，可以在两个任意频率的时钟域内安全地进行数据传输。</p></li>
</ul>
<p>全握手机制代码如下：</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Verilog RTL for Full Handshake -Transmit</span>
<span class="k">module</span> <span class="n">handshake_tclk</span>
  <span class="p">(</span>
   <span class="n">tclk</span><span class="p">,</span>
   <span class="n">resetb_tclk</span><span class="p">,</span>
   <span class="n">t_rdy</span><span class="p">,</span>
   <span class="n">data_avail</span><span class="p">,</span>
   <span class="n">transmit_data</span><span class="p">,</span>
   <span class="n">t_data</span><span class="p">,</span>
   <span class="n">r_ack</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">tclk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">resetb_tclk</span><span class="p">;</span>

   <span class="k">input</span> <span class="n">r_ack</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">data_avail</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">transmit_data</span><span class="p">;</span>
   <span class="k">output</span>    <span class="n">t_rdy</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">t_data</span><span class="p">;</span>

   <span class="k">localparam</span> <span class="no">IDLE_T</span> <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d0</span><span class="p">,</span> <span class="no">ASSERT_TRDY</span> <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d1</span><span class="p">,</span> <span class="no">DEASSERT_TRDY</span> <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d2</span><span class="p">;</span>

   <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">t_hndshk_state</span><span class="p">,</span> <span class="n">t_hndshk_state_nxt</span><span class="p">;</span>
   <span class="kt">reg</span>                <span class="n">t_rdy</span><span class="p">,</span> <span class="n">t_rdy_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">t_data</span><span class="p">,</span> <span class="n">t_data_nxt</span><span class="p">;</span>
   <span class="kt">reg</span>                <span class="n">r_ack_d1</span><span class="p">,</span> <span class="n">r_ack_tclk</span><span class="p">;</span>


   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">t_hndshk_state_nxt</span> <span class="o">=</span> <span class="n">t_hndshk_state</span><span class="p">;</span>
     <span class="n">t_rdy_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="n">t_data_nxt</span> <span class="o">=</span> <span class="n">t_data</span><span class="p">;</span>

     <span class="k">case</span><span class="p">(</span><span class="n">t_hndshk_state</span><span class="p">)</span>
       <span class="nl">IDLE_T:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">data_avail</span><span class="p">)</span> <span class="c1">// if the data is available in transmit s ide</span>
              <span class="k">begin</span>
                 <span class="n">t_hndshk_state_nxt</span> <span class="o">=</span> <span class="no">ASSERT_TRDY</span><span class="p">;</span>
                 <span class="n">t_rdy_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                 <span class="n">t_data_nxt</span> <span class="o">=</span> <span class="n">transmit_data</span><span class="p">;</span><span class="c1">// data to be transferre d</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="nl">ASSERT_TRDY:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">r_ack_tclk</span><span class="p">)</span>
              <span class="k">begin</span>
                 <span class="n">t_rdy_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
                 <span class="n">t_hndshk_state_nxt</span> <span class="o">=</span> <span class="no">DEASSERT_TRDY</span><span class="p">;</span>
                 <span class="n">t_data_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
              <span class="k">end</span>
            <span class="k">else</span>
              <span class="k">begin</span>
                 <span class="n">t_rdy_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="c1">// keep driving until r_ack_tclk=1</span>
                 <span class="n">t_data_nxt</span> <span class="o">=</span> <span class="n">t_data</span><span class="p">;</span><span class="c1">// keep supplying data</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="nl">DEASSERT_TRDY:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">r_ack_tclk</span><span class="p">)</span>
              <span class="k">begin</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">data_avail</span><span class="p">)</span>
                   <span class="k">begin</span>
                      <span class="n">t_hndshk_state_nxt</span> <span class="o">=</span> <span class="no">ASSERT_TRDY</span><span class="p">;</span>
                      <span class="n">t_rdy_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                      <span class="n">t_data_nxt</span> <span class="o">=</span> <span class="n">transmit_data</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="n">t_hndshk_state_nxt</span> <span class="o">=</span> <span class="no">IDLE_T</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="k">default</span><span class="o">:</span>
         <span class="k">begin</span>
         <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">tclk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">resetb_tclk</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">resetb_tclk</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">t_hndshk_state</span> <span class="o">&lt;=</span> <span class="no">IDLE_T</span><span class="p">;</span>
          <span class="n">t_rdy</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">t_data</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">r_ack_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">r_ack_tclk</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">t_hndshk_state</span> <span class="o">&lt;=</span> <span class="n">t_hndshk_state_nxt</span><span class="p">;</span>
          <span class="n">t_rdy</span> <span class="o">&lt;=</span> <span class="n">t_rdy_nxt</span><span class="p">;</span>
          <span class="n">t_data</span> <span class="o">&lt;=</span> <span class="n">t_data_nxt</span><span class="p">;</span>
          <span class="n">r_ack_d1</span> <span class="o">&lt;=</span> <span class="n">r_ack</span><span class="p">;</span>
          <span class="n">r_ack_tclk</span> <span class="o">&lt;=</span> <span class="n">r_ack_d1</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Verilog RTL for Full Handshake - Receive</span>
<span class="k">module</span> <span class="n">handshake_rclk</span>
  <span class="p">(</span>
   <span class="n">rclk</span><span class="p">,</span>
   <span class="n">resetb_rclk</span><span class="p">,</span>
   <span class="n">t_rdy</span><span class="p">,</span>
   <span class="n">t_data</span><span class="p">,</span>
   <span class="n">r_ack</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">rclk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">resetb_rclk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">t_rdy</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">t_data</span><span class="p">;</span>
   <span class="k">output</span>    <span class="n">r_ack</span><span class="p">;</span>

   <span class="k">localparam</span> <span class="no">IDLE_R</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="no">ASSERT_ACK</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
   <span class="kt">reg</span>               <span class="n">r_hndshk_state</span><span class="p">,</span> <span class="n">r_hndshk_state_nxt</span><span class="p">;</span>
   <span class="kt">reg</span>               <span class="n">r_ack</span><span class="p">,</span> <span class="n">r_ack_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">t_data_rclk</span><span class="p">,</span> <span class="n">t_data_rclk_nxt</span><span class="p">;</span>
   <span class="kt">reg</span>               <span class="n">t_rdy_d1</span><span class="p">,</span> <span class="n">t_rdy_rclk</span><span class="p">;</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">r_hndshk_state_nxt</span> <span class="o">=</span> <span class="n">r_hndshk_state</span><span class="p">;</span>
     <span class="n">r_ack_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="n">t_data_rclk_nxt</span> <span class="o">=</span> <span class="n">t_data_rclk</span><span class="p">;</span>

     <span class="k">case</span><span class="p">(</span><span class="n">r_hndshk_state</span><span class="p">)</span>
       <span class="nl">IDLE_R:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">t_rdy_rclk</span><span class="p">)</span>
              <span class="k">begin</span>
                 <span class="n">r_hndshk_state_nxt</span> <span class="o">=</span> <span class="no">ASSERT_ACK</span><span class="p">;</span>
                 <span class="n">r_ack_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                 <span class="n">t_data_rclk_nxt</span> <span class="o">=</span> <span class="n">t_data</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="nl">ASSERT_ACK:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">t_rdy_rclk</span><span class="p">)</span>
              <span class="k">begin</span>
                 <span class="n">r_ack_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
                 <span class="n">r_hndshk_state_nxt</span> <span class="o">=</span> <span class="no">IDLE_R</span><span class="p">;</span>
              <span class="k">end</span>
            <span class="k">else</span>
              <span class="n">r_ack_nxt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
         <span class="k">end</span>
       <span class="k">default</span><span class="o">:</span>
         <span class="k">begin</span>
         <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">rclk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">resetb_rclk</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">resetb_rclk</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">r_hndshk_state</span> <span class="o">&lt;=</span> <span class="no">IDLE_R</span><span class="p">;</span>
          <span class="n">r_ack</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">t_data_rclk</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">t_rdy_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">t_rdy_rclk</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">r_hndshk_state</span> <span class="o">&lt;=</span> <span class="n">r_hndshk_state_nxt</span><span class="p">;</span>
          <span class="n">r_ack</span> <span class="o">&lt;=</span> <span class="n">r_ack_nxt</span><span class="p">;</span>
          <span class="n">t_data_rclk</span> <span class="o">&lt;=</span> <span class="n">t_data_rclk_nxt</span><span class="p">;</span>
          <span class="n">t_rdy_d1</span> <span class="o">&lt;=</span> <span class="n">t_rdy</span><span class="p">;</span>
          <span class="n">t_rdy_rclk</span> <span class="o">&lt;=</span> <span class="n">t_rdy_d1</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p><strong>复位方法</strong></p>
<p>复位被用来将数字电路中的触发器强制设置到一个确定的初始值上，从而使状态机和其它的控制电路可以从一个已知的初始状态开始工作。带有复位引脚的触发器所占用的芯片面积比没有复位引脚的触发器略微大一些。在某些情况下，处于数据处理路径上的触发器的初始值无关紧要，此时可以使用不带复位引脚的触发器，以将低芯片的总面积。电路中有两种典型的复位方法，非同步复位和同步复位。</p>
<p><strong>非同步复位（异步复位）</strong></p>
<p>采用异步复位时，触发器中存在一个复位端。一般情况下，复位时低电平有效的，通常用 reset# 来表示。当 reset# 为低电平时，触发器输出立刻变成 0 或 1。 reset# 可以在任何时刻被置为低电平，它与时钟边沿之间可以没有任何关系，因此这种复位方式被称为异步复位。</p>
<p>需要注意的是，当 reset# 被置为高电平时，它必须与时钟的上升沿同步。 reset# 从 0 到 1 翻转时，不能离时钟的上升沿太近，不然会产生与违反建立时间/保持时间类似的输出不稳定问题，此时它被称为复位恢复错误。有时候一个复位信号会经过不同的时钟域，此时不能直接使用该复位信号。此时它的上升沿必须与新时钟域进行同步以免产生复位恢复错误。针对跨时钟域的同步，可以使用专门设计的复位同步电路。</p>
<p><strong>复位同步电路</strong></p>
<p>这里给出一种复位同步电路的代码：</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">reset_synchronizer</span>
  <span class="p">(</span>
   <span class="n">clkb</span><span class="p">,</span>
   <span class="n">rstb_in</span><span class="p">,</span>
   <span class="n">rstb_sync</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">clkb</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">rstb_in</span><span class="p">;</span>
   <span class="k">output</span> <span class="n">rstb_sync</span><span class="p">;</span>

   <span class="kt">reg</span>         <span class="n">rstb_in_pre</span><span class="p">,</span> <span class="n">rstb_sync</span><span class="p">;</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clkb</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb_in</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb_in</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">rstb_in_pre</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">rstb_sync</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">rstb_in_pre</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
          <span class="n">rstb_sync</span> <span class="o">&lt;=</span> <span class="n">rstb_in_pre</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p><strong>同步复位</strong></p>
<p>采用同步复位时，没有专用的复位端。复位信号时决定触发器输入信号值的变量之一。由于复位信号被当成输入信号的一部分，因此它必须满足和一般数据输入一样的建立时间和保持时间要求。</p>
<p><strong>异步复位和同步复位的选择</strong></p>
<p>异步复位和同步复位都可以用于数字系统设计之中。异步复位信号必须直接来自触发器，并且复位信号中不能有毛刺。对于同步复位来说，复位信号可以容忍毛刺，前提是毛刺不能不现在建立时间和保持时间窗口内。由于异步复位不依赖于时钟，因此在时钟没有运行根本没有时钟的情况下可以使用。对于同步复位方法，必须在有时钟的情况下才能进行复位。另外，同步复位信号会出现在数据延迟路径中，可能会带来路径延迟的增加，对于告诉设计来说需要仔细考虑，可能会产生不良影响。</p>
<p><strong>仲裁</strong></p>
<p><strong>关于仲裁</strong></p>
<p>当多个源和用户需要共享同一资源时，需要某种仲裁形式，使得所有用户基于一定的规则或算法得到获取或访问资源的机会。例如，共享总线上可以连接多个总线用户。另一个例子司交换中的端口仲裁，当多个入口希望通过某一个出口输出数据时，需要使用一定的端口仲裁机制来选择某一时刻允许哪一个入口发送数据。最简单的仲裁方案是公平轮询方案，此时，仲裁器公平地对待所有的用户请求，不同用户具有均等的机会。然而，如果某些设备的速度快于其它设备，它需要更多的对共享资源的访问机会，或者某些用户具有更高的处理优先级，那么简单的循环方案是不够的。</p>
<p>在此情形下，使用严格优先级轮询或者权重轮询方案更为合适。也有一些方案将多种轮询方案结合起来使用。无论采用哪一种方案，都应该保证让某些用户始终得到资源。</p>
<p><strong>常规仲裁方案</strong></p>
<p>根据需要，设计者可以选择和设计自己所需要的仲裁（轮询）方案。下面讨论经常使用的经典方案。</p>
<ul class="simple">
<li><dl class="simple">
<dt>严格优先级轮询</dt><dd><ul>
<li><p>根据优先级的差异，用户访问共享资源的机会也不同</p></li>
<li><p>低优先级的用户可能始终无法得到资源</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>公平轮询</dt><dd><ul>
<li><p>公平地对待所有请求</p></li>
<li><p>所有用户获得均等的访问机会，不会有用户始终无法得到资源</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>权重轮询</dt><dd><ul>
<li><p>兼顾了公平和差异性</p></li>
<li><p>在一个轮询周期内，不同权重的用户会得到不同的访问次数</p></li>
<li><p>在一个轮询周期内，不同权重的用户会得到不同的访问时间片</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>混合优先级（高优先级组和低优先级组）</dt><dd><ul>
<li><p>组间按照优先级轮询，组内采用公平轮询</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
<p><strong>严格优先级轮询</strong></p>
<p>在严格优先级轮询方案中，发出请求的用户有固定的优先级。我们假设有8个用户（agent），agent0 具有最高优先级，agent7 具有最低优先级。在本方案中，优先级高的用户只要保持请求，就会持续得到授权。随着优先级不断降低，用户得到授权的机会也随之下降。该方案可以根据用户的重要性提供不同的服务，但低优先级用户可能长时间得不到服务。此时可以通过对高优先级用户增加一些请求约束的方法来避免低优先级用户被“饿死”。</p>
<p>严格优先级轮询代码如下：</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">arbiter_strict_priority</span>
  <span class="p">(</span>
   <span class="n">clk</span><span class="p">,</span>
   <span class="n">resetb</span><span class="p">,</span>
   <span class="n">req_vector</span><span class="p">,</span>
   <span class="n">end_access_vector</span><span class="p">,</span>
   <span class="n">gnt_vector</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">resetb</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vector</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">end_access_vector</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">gnt_vector</span><span class="p">;</span>

   <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">arbiter_state</span><span class="p">,</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">gnt_vector</span><span class="p">,</span> <span class="n">gnt_vector_nxt</span><span class="p">;</span>
   <span class="kt">wire</span>      <span class="n">any_request</span><span class="p">;</span>

   <span class="k">parameter</span> <span class="no">IDLE</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span> <span class="no">END_ACCESS</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">;</span>
   <span class="k">parameter</span> <span class="no">IDLE_ID</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span> <span class="no">END_ACCESS_ID</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>


   <span class="k">assign</span> <span class="n">any_request</span> <span class="o">=</span> <span class="p">(</span><span class="n">req_vector</span><span class="o">!=</span><span class="mi">&#39;d0</span><span class="p">);</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="n">arbiter_state</span><span class="p">;</span>
     <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="n">gnt_vector</span><span class="p">;</span>
     <span class="k">case</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">IDLE_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">any_request</span><span class="p">)</span> <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
            <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">;</span>
            <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
            <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="p">;</span>
            <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">3</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span>
         <span class="k">end</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">END_ACCESS_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">end_access_vector</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vector</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vector</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vector</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vector</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vector</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vector</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vector</span><span class="p">[</span><span class="mh">3</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">any_request</span><span class="p">)</span> <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                 <span class="k">else</span> <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>

                 <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">;</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="p">;</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vector</span><span class="p">[</span><span class="mh">3</span><span class="p">])</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span>
                 <span class="k">else</span> <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">resetb</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">resetb</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="no">IDLE</span><span class="p">;</span>
          <span class="n">gnt_vector</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
          <span class="n">gnt_vector</span> <span class="o">&lt;=</span> <span class="n">gnt_vector_nxt</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p><strong>公平轮询</strong></p>
<p>在公平轮询方案中，所有用户优先级相等，每个用户依次获得授权。一开始，选择用户的顺序可以是任意的，但在一个轮询周期内，所有发出请求的用户都有公平得到授权的机会。以具有个用户的总线为例，它们全部将请求信号置为有效（高电平）。request0 将首先被授权，紧跟着 request1、request2，最后是 request3。当循环完成后，request0 才会被重新授权。仲裁器每次仲裁时，依次查看每个用户的请求信号是否有效，如果一个用户的请求无效，那么将按序查看下一个用户。仲裁器会记住上一次被授权的用户，当该用户的操作完成后，仲裁器会按序轮询其它用户是否有请求。</p>
<p>一旦某个用户得到了授权，它可以长时间使用总线或占用资源，直到当前数据包传送结束或一个访问过程结束后，仲裁器才会授权其它用户进行操作。这种方案的一个特点是仲裁器没有对用户获得授权后使用总线或访问资源的时间进行约束。该方案适用于基于数据包的协议，例如，以太网交换或 PCIe 交换机，当多个入口的包希望从一个端口输出时，可以采用这种机制。此外还有一种机制，每个用户获得授权后，可以占用资源的时间片长度是受约束的，每个用户可以占用资源的时间不能超过规定的长度。如果一个用户在所分配的时间结束之前完成了操作，仲裁器将轮询后续的用户。如果在分配的时间内用户没有完成操作，则仲裁器收回授权并轮询后续用户。此方案适用于突发操作，每次处理一个突发（一个数据块），此时没有数据包的概念。传统的 PCI 总线或 AMBA 、AHB 总线采用的就是这种方案。在 PCI 中，仲裁器会给当前获得授权的主机留出一个或多个时钟周期的时间供主机保存当前操作信息，下一次再获得授权时，该主机可以接着传输数据。</p>
<p>公平轮询的代码如下：</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">arbiter_roundrobin</span>
  <span class="p">(</span>
   <span class="n">clk</span><span class="p">,</span>
   <span class="n">resetb</span><span class="p">,</span>
   <span class="n">req_vec</span><span class="p">,</span>
   <span class="n">end_access_vec</span><span class="p">,</span>
   <span class="n">gnt_vec</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">resetb</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">end_access_vec</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">gnt_vec</span><span class="p">;</span>

   <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">arbiter_state</span><span class="p">,</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">gnt_vec</span><span class="p">,</span> <span class="n">gnt_vec_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">relative_req_vec</span><span class="p">;</span>
   <span class="kt">wire</span>      <span class="n">any_req_asserted</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">grant_posn</span><span class="p">,</span> <span class="n">grant_posn_nxt</span><span class="p">;</span>


   <span class="k">parameter</span> <span class="no">IDLE</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span> <span class="no">END_ACCESS</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">;</span>
   <span class="k">parameter</span> <span class="no">IDLE_ID</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span> <span class="no">END_ACCESS_ID</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>

   <span class="k">assign</span> <span class="n">any_req_asserted</span> <span class="o">=</span> <span class="p">(</span><span class="n">req_vec</span><span class="o">!=</span><span class="mi">&#39;d0</span><span class="p">);</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="n">req_vec</span><span class="p">;</span>
     <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
       <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span> <span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span>
       <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]};</span>
       <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
       <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="n">arbiter_state</span><span class="p">;</span>
     <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="n">grant_posn</span><span class="p">;</span>
     <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="n">gnt_vec</span><span class="p">;</span>

     <span class="k">case</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">IDLE_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">gnt_vec</span><span class="o">==</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">any_req_asserted</span><span class="p">)</span> <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>

                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>

                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>

                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">END_ACCESS_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>

                 <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>

                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>

                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>

                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_pos_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">resetb</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">resetb</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="no">IDLE</span><span class="p">;</span>
          <span class="n">gnt_vec</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">grant_posn</span> <span class="o">&lt;=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
          <span class="n">gnt_vec</span> <span class="o">&lt;=</span> <span class="n">gnt_vector_nxt</span><span class="p">;</span>
          <span class="n">grant_posn</span> <span class="o">&lt;=</span> <span class="n">grant_posn_nxt</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p><strong>公平轮询（仲裁w/o死周期）</strong></p>
<p>再前面公平轮询仲裁器的 verilog 代码中，每个用户有三个信号：request（请求）、grant（授权）和 end_access（结束访问）。为了满足定时要求，我们希望 grant 为寄存器输出的，同时用户的输出数据也是寄存器输出而不是通过组合逻辑输出的。再总线使用时，我们能观察到总线上存在不能进行数据传输的死周期。当传输的数据包较长或每个突发比较长时，其对传输效率影响不大。然而，当数据包很短时，死周期会影响到总线的使用效率。下面给出了一些方法，用于减少甚至消除死周期。</p>
<ul class="simple">
<li><p>当 grant 信号有效时，该用户的第一个数据已经准备好并且有效输出。原来的方案中，再用户的 grant 有效后，它在下一个周期输出数据，现在改为当 grant 采样为高时，在同一个周期就开始输出数据。此时需要用户提前从内部电路中读出第一个数据。采用这种方案，仲裁器的设计不变，用户部分需要进行修改。</p></li>
<li><p>第二种方案时增加额外的信号 start_access，它和 end_access 一起使用。一个用户获得总线使用权并开始操作后，仲裁器通过将 start_access 置为有效表示开始新的仲裁过程，而不是等待 end_access 信号变高来开始新的仲裁过程，这样就减少了转换期间的死周期。当下一个用户被授权时，当前用户仍在使用总线，此时新用户不能立即使用总线。仲裁器在当前哦嗯核完成操作时会给出 end_access_out 信号，新的授权用户此后就可以开始操作了。仲裁器在没有用户使用公共资源时，将 resource_idle 置为1。当 resource_idle 为 1 时，获得授权的用户不需要查看 end_access_out 信号就可以开始数据操作。</p></li>
</ul>
<p><strong>带权重的轮询</strong></p>
<p>带权重的轮询方案与常规的轮询方案类似，所不同的时不同的用户得到的许可的机会存在差异，也就说，不同的用户权重不同，权重高的用户得到许可的机会更多。权重的分配存在多种方式，这里介绍两种。第一种方法是为每个用户分配一个变量，该变量决定了在一个轮询周期内该用户能够得到许可（被授权）的次数。该变量是可以通过软件编程进行修改的，因此器轮询权重也可以相应调整。例如，有三个用户， agent0 权重为 3、agent1 权重为 2、agent2 权重为 1.在一个轮询周期中，agent0 最大可以得到 3 次许可， agent1 可以得到 2 次许可， agent2 可以得到 1 次许可。在一个轮询周期开始时，变量 N_agent0、N_agent1 和 N_agent2 分别被预置为 3、2和1。每次轮询后对应的变量值减1，一个轮询周期结束后，这些变量会被重新设置为预置的初值。如果所有的用户同时请求，仲裁器将按照下面两种方式给与许可：</p>
<ul class="simple">
<li><p>一个用户可以连续地获得许可，获得许可的次数由预置的权重值决定。当所有用户同时发出请求时，许可序列依次为：（A，A，A），（B，B），C；（A，A，A），（B，B），C；……</p></li>
<li><p>在所有存在许可机会的用户之间进行公平轮询，一个轮询周期内，不同用户得到的总许可机会由预置的权重值决定。当所有请求同时发生时，许可序列为：A，B，C，A，B，A；B，C，A，B，A，A；……</p></li>
</ul>
<p>在另一种方案中，可软件编程的定时器被用于分配权重。一个仲裁周期开始，定时器数值被加载到本地变量中。当一个用户获得许可后，本地变量减1，直到减至0为止。如果被轮询的用户没有完成操作，仲裁器停止对当前用户的许可并根据优先级轮询下一个用户。</p>
<p>下面给出采用带权重轮询方案的 verilog 代码，它采用的时第一种许可方式，序列为 A，A，A，B，B，C…。</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">arbiter_wrr</span>
  <span class="p">(</span>
   <span class="n">clk</span><span class="p">,</span>
   <span class="n">resetb</span><span class="p">,</span>
   <span class="n">req_vec</span><span class="p">,</span>
   <span class="c1">// req_vec_wt,</span>
   <span class="n">req_vec_wt_0</span><span class="p">,</span>
   <span class="n">req_vec_wt_1</span><span class="p">,</span>
   <span class="n">req_vec_wt_2</span><span class="p">,</span>
   <span class="n">req_n_valid</span><span class="p">,</span>
   <span class="n">end_access_vec</span><span class="p">,</span>
   <span class="n">gnt_vec</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">resetb</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec</span><span class="p">;</span>
   <span class="c1">// input [3:0] [2:0] req_vec_wt; //from software writable registers</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec_wt_0</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec_wt_1</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec_wt_2</span><span class="p">;</span>
   <span class="k">input</span>       <span class="n">req_n_valid</span><span class="p">;</span><span class="c1">// when 1,req_vec_wt_X are valid</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">end_access_vec</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">gnt_vec</span><span class="p">;</span>


   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">arbiter_state</span><span class="p">,</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">gnt_vec</span><span class="p">,</span> <span class="n">gnt_vec_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">count_req_vec</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">count_req_vec_nxt</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">req_vec_wt</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">req_vec_wt_stored</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">req_vec_wt_stored_nxt</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">wire</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">cnt_reqdone_vec</span><span class="p">;</span>

   <span class="k">parameter</span> <span class="no">IDLE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">,</span> <span class="no">ARM_VALUE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">,</span> <span class="no">END_ACCESS</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
   <span class="k">parameter</span> <span class="no">IDLE_ID</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span> <span class="no">ARM_VALUE_ID</span> <span class="o">=</span> <span class="mh">1</span><span class="p">,</span> <span class="no">END_ACCESS_ID</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>

   <span class="k">assign</span>  <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_0</span><span class="p">;</span>
   <span class="k">assign</span>  <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_1</span><span class="p">;</span>
   <span class="k">assign</span>  <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_2</span><span class="p">;</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="n">arbiter_state</span><span class="p">;</span>
     <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="n">gnt_vec</span><span class="p">;</span>
     <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
     <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
     <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>

     <span class="k">case</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">IDLE_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">req_n_valid</span><span class="p">)</span>
              <span class="k">begin</span>
                 <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">ARM_VALUE</span><span class="p">;</span>
                 <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                 <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                 <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                 <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                 <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                 <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                 <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">ARM_VALUE_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">gnt_vec</span><span class="o">==</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="k">begin</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
                   <span class="k">end</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">END_ACCESS_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">ARM_VALUE</span><span class="p">;</span>

                 <span class="k">if</span><span class="p">(</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="k">begin</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                      <span class="n">gnt_vector_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
                   <span class="k">end</span>
              <span class="k">end</span>
         <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">assign</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mi">&#39;d0</span><span class="p">);</span>
   <span class="k">assign</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">=</span><span class="mi">&#39;d0</span><span class="p">);</span>
   <span class="k">assign</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">=</span><span class="mi">&#39;d0</span><span class="p">);</span>


   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">resetb</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">resetb</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="no">IDLE</span><span class="p">;</span>
          <span class="n">gnt_vec</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
          <span class="n">gnt_vec</span> <span class="o">&lt;=</span> <span class="n">gnt_vec_nxt</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p>下面是采用第二种权重轮询方式的 verilog 代码，当所有用户都同时发出请求时，轮询序列为：A，B，C，A，B，A；B，C，A，B，A，A；…</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">arbiter_wrr</span>
  <span class="p">(</span>
   <span class="n">clk</span><span class="p">,</span>
   <span class="n">resetb</span><span class="p">,</span>
   <span class="n">req_vec</span><span class="p">,</span>
   <span class="c1">// req_vec_wt,</span>
   <span class="n">req_vec_wt_0</span><span class="p">,</span>
   <span class="n">req_vec_wt_1</span><span class="p">,</span>
   <span class="n">req_vec_wt_2</span><span class="p">,</span>
   <span class="n">req_n_valid</span><span class="p">,</span>
   <span class="n">end_access_vec</span><span class="p">,</span>
   <span class="n">gnt_vec</span>
   <span class="p">);</span>

   <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">resetb</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec</span><span class="p">;</span>
   <span class="c1">// input [3:0] [2:0] req_vec_wt; //from software writable registers</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec_wt_0</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec_wt_1</span><span class="p">;</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">req_vec_wt_2</span><span class="p">;</span>
   <span class="k">input</span>       <span class="n">req_n_valid</span><span class="p">;</span><span class="c1">// when 1,req_vec_wt_X are valid</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">end_access_vec</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">gnt_vec</span><span class="p">;</span>


   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">arbiter_state</span><span class="p">,</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">gnt_vec</span><span class="p">,</span> <span class="n">gnt_vec_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">count_req_vec</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">count_req_vec_nxt</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">wire</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">cnt_reqdone_vec</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">relative_req_vec</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">grant_posn</span><span class="p">,</span> <span class="n">grant_posn_nxt</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">relative_cntdone_vec</span><span class="p">;</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">req_vec_wt_stored</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">req_vec_wt_stored_nxt</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="kt">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">req_vec_wt</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>

   <span class="k">parameter</span> <span class="no">IDLE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">,</span> <span class="no">ARM_VALUE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">,</span> <span class="no">END_ACCESS</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
   <span class="k">parameter</span> <span class="no">IDLE_ID</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span> <span class="no">ARM_VALUE_ID</span> <span class="o">=</span> <span class="mh">1</span><span class="p">,</span> <span class="no">END_ACCESS_ID</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>

   <span class="k">assign</span>  <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_0</span><span class="p">;</span>
   <span class="k">assign</span>  <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_1</span><span class="p">;</span>
   <span class="k">assign</span>  <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_2</span><span class="p">;</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="n">req_vec</span><span class="p">;</span>
     <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
       <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span> <span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span>
       <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]};</span>
       <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">relative_req_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">req_vec</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
       <span class="k">default</span> <span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">relative_cntdone_vec</span> <span class="o">=</span> <span class="n">cnt_reqdone_vec</span><span class="p">;</span>
     <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
       <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">relative_cntdone_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span>
       <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">relative_cntdone_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]};</span>
       <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">relative_cntdone_vec</span> <span class="o">=</span> <span class="p">{</span><span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
       <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="n">arbiter_state</span><span class="p">;</span>
     <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="n">gnt_vec</span><span class="p">;</span>
     <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
     <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
     <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
     <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="n">grant_posn</span><span class="p">;</span>

     <span class="k">case</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">IDLE_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">req_n_valid</span><span class="p">)</span>
              <span class="k">begin</span>
                 <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">ARM_VALUE</span><span class="p">;</span>
                 <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                 <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                 <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                 <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                 <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                 <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                 <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">ARM_VALUE_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">gnt_vec</span><span class="o">==</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">relative_cntdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">relative_cntdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">relative_cntdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">END_ACCESS</span><span class="p">;</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="k">begin</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                   <span class="k">end</span>
              <span class="k">end</span>
         <span class="k">end</span>
       <span class="n">arbiter_state</span><span class="p">[</span><span class="no">END_ACCESS_ID</span><span class="p">]</span><span class="o">:</span>
         <span class="k">begin</span>
            <span class="k">if</span><span class="p">((</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="o">||</span><span class="p">(</span><span class="n">end_access_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">gnt_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]))</span>
              <span class="k">begin</span>
                 <span class="n">arbiter_state_nxt</span> <span class="o">=</span> <span class="no">ARM_VALUE</span><span class="p">;</span>
                 <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">relative_cntdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">relative_cntdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">relative_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">relative_cntdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
                   <span class="k">begin</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">-</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                      <span class="k">case</span><span class="p">(</span><span class="n">grant_posn</span><span class="p">)</span>
                        <span class="mh">2</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d1</span><span class="p">;</span>
                        <span class="mh">2</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="n">grant_posn_nxt</span> <span class="o">=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
                        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="k">end</span>
                      <span class="k">endcase</span>
                   <span class="k">end</span>
                 <span class="k">else</span>
                   <span class="k">begin</span>
                      <span class="n">gnt_vec_nxt</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
                      <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
                   <span class="k">end</span>
              <span class="k">end</span>
         <span class="k">end</span>
     <span class="k">endcase</span>
     <span class="k">end</span>

   <span class="k">assign</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mi">&#39;d0</span><span class="p">);</span>
   <span class="k">assign</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">=</span><span class="mi">&#39;d0</span><span class="p">);</span>
   <span class="k">assign</span> <span class="n">cnt_reqdone_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">=</span><span class="mi">&#39;d0</span><span class="p">);</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">resetb</span><span class="p">)</span>
     <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">resetb</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="no">IDLE</span><span class="p">;</span>
          <span class="n">gnt_vec</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">&#39;d0</span><span class="p">;</span>
          <span class="n">grant_posn</span> <span class="o">&lt;=</span> <span class="mi">&#39;d2</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">arbiter_state</span> <span class="o">&lt;=</span> <span class="n">arbiter_state_nxt</span><span class="p">;</span>
          <span class="n">gnt_vec</span> <span class="o">&lt;=</span> <span class="n">gnt_vec_nxt</span><span class="p">;</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
          <span class="n">count_req_vec</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">count_req_vec_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
          <span class="n">req_vec_wt_stored</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">req_vec_wt_stored_nxt</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
          <span class="n">grant_posn</span> <span class="o">&lt;=</span> <span class="n">grant_posn_nxt</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p><strong>两组轮询</strong></p>
<p>在一些应用中，用户被分成两组：快组和慢组。快组内的用户具有相同的优先级，内部采用公平轮询方式。类似的，慢组内的用户也具有相同的优先级，慢组内部也采用公平轮询方式。快组、慢组之间采用权重轮询方式。例如，快组有两个用户（A、B），慢组也有两个用户（C、D）。如果所有用户都发出请求，那么轮询序列为：A、B、C、A、B、D、A、B、C、A、B、D……</p>
<p><strong>总线接口</strong></p>
<p>当多个（两个或两个以上）用户需要共享资源或相互之间传送数据时，可以使用总线进行互联。PCI 总线就是一种典型的并行总线，不同的用户可以通过它进行数据收发。典型的总线具有三组信号：地址线、数据线和控制信号。此外还需要一定的总线仲裁机制，使每个用户可以获得总线的使用许可，从而可以使用总线传送数据和命令。</p>
<p>在获取许可之后，用户可以开始向总线上发送命令、数据和地址。有的总线中地址线和数据线是复用的。获得许可后，用户首先输出地址，随后输出一个或多个数据。需要注意的是，获得许可后，用户可能不会立刻输出地址或数据。获得许可意味着它被选为下一个可以使用总线的用户，它需要等待（通过特定的信号）最后一个用户完成总线操作后才能开始自己的总线操作。为了提高总线效率，在选择下一个用户之前仲裁已经进行，但只有在当前用户完成总线操作后，该用户才能访问总线。</p>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="tempverilog.html" class="btn btn-neutral float-right" title="verilog 临时存放" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="HLS.html" class="btn btn-neutral float-left" title="高层次综合" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2020, Hongyi Wu(吴鸿毅)

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>