Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:42:35 -0000
Received: from icoremail.net (unknown [209.85.214.175])
	by mail-app2 (Coremail) with SMTP id by_KCgCn33zXofRblBfDAQ--.57080S3;
	Wed, 21 Nov 2018 08:07:54 +0800 (CST)
Received: from mail-pl1-f175.google.com (unknown [209.85.214.175])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCHbEjWofRb8GxgAA--.4558S3;
	Wed, 21 Nov 2018 08:07:50 +0800 (CST)
Received: by mail-pl1-f175.google.com with SMTP id f12-v6so2692730plo.1
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 16:07:50 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:from:to:cc:subject:date:message-id:in-reply-to
         :references:mime-version:content-transfer-encoding:sender:precedence
         :list-id;
        bh=rBDGZoNIx8vN49bgJXyQqBzmB/uWIIeToX5CqX3MJgI=;
        b=hkwVAH7/cam8ETGuLZZN3uYD70+38thpvPsAyU6xwWlRSk1RHpdOE9ElcVG3XZTqAC
         FhHi2l4rCL39M2T4AE1otZnbVpRAiiMwtiJ/DaqZYOmRl9WxKTxG9QMn84gk9R0OUc/h
         D08eeCuEYWpk3tjsTaDJkYBJIqo12uELen7M/9i7H+JyX2WYikoxmMXEabxHUwZhCaJS
         oik1dBbKtEftzR8/18cLnvlj0qxJSMT6d/Vw8PrzzjS1ccziRvpmAWXTBnPgFXNm3hY/
         XONiGWG6O8sAFnB5GcY/vquvIxk611gtqIOHCIAKWszwWJ/JPBzSCyV09iI7wSpqtS1y
         nDjA==
X-Gm-Message-State: AA+aEWYnhH8ZwerXe+LOakChHfq+PrMWRROwjHvC0/4v1GNwbigA9ROo
	NhKROX8NdSotmOUY7xfYjLOce6ltJvKqwSpCrXLker+UQSuEaxo=
X-Received: by 2002:a17:902:8e8a:: with SMTP id bg10mr4467362plb.192.1542758869968;
        Tue, 20 Nov 2018 16:07:49 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1280579pju;
        Tue, 20 Nov 2018 16:07:49 -0800 (PST)
X-Google-Smtp-Source: AFSGD/Wd06Lx6JyAMFFNRVM1LlRlOEY+9MyI9/YLWpOAAPtQRtrrs/ac/DPXs448f1W7Jn1MlTZc
X-Received: by 2002:a17:902:27a8:: with SMTP id d37-v6mr4487832plb.0.1542758869202;
        Tue, 20 Nov 2018 16:07:49 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542758869; cv=none;
        d=google.com; s=arc-20160816;
        b=amzOi3OJzTwBu96PXEQTftaG+pdIlM0RHJ+u548LeK3SPcftxAzI/H5BA+Aae730jH
         2I1sawf9IHzBudkF4l3qhU9I2SI0/v2p0Sbk8Gfl6kVO46gRRsU1xt329t18qr34qPdW
         aPHDxpTTLb0vY6VURqG/CA9me+yulNrHZGC9GO8c3olfUuCYBugetskmrcW9i9JEnuAk
         qieR682DbPNgt2fTWBcloFVUbX+FxhT7ab6EFCrK3SWo1OLA8NJUBN1DBNcyCuUgRZ40
         Tc6riD7poHPajYU1rC2DjEPM7+1DocWYlsluYrCLT/fFRNkQ7xYbvBOQXmOeMGgqyJdr
         y3hQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :references:in-reply-to:message-id:date:subject:cc:to:from
         :dmarc-filter:dkim-signature:dkim-signature;
        bh=rBDGZoNIx8vN49bgJXyQqBzmB/uWIIeToX5CqX3MJgI=;
        b=zQ9XCpMeig9moXH6/PWCPMBmeWW78sOzC3lpCfSzBdRD2YAY5znQ2uuD/S5bMYl8GK
         +/whEUdLqllvt/083ZHrkIEMCt8vaNmFP+/dFVEuaEgtPP3tkUK6lEIHrYdSJwupIJaj
         XBja+qN4XtehHpxZhc+bafFp0evZv/Ax4w66NwRjDKP2vIjxkGoIwv/XeMN8+ymjCrxZ
         C7zCKDl2gm6ZGhER2h9D7RP0iGzxvZTiHFhiPJCy/2qBsrcEO4gsRSyRerHsTrwr08HZ
         LYE1SCofinX4/F+kaRbE5HrhcodUEf7dkSexX5feyEDjQcLpJLK6mEo270RWqurPsoUV
         E1ew==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=RpMUejOg;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=mDpNIA+L;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id y72-v6si15945929pfd.254.2018.11.20.16.07.35;
        Tue, 20 Nov 2018 16:07:49 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727217AbeKUKjQ (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Wed, 21 Nov 2018 05:39:16 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:48134 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726594AbeKUKjN (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 05:39:13 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 9E048601D1; Wed, 21 Nov 2018 00:07:22 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542758842;
        bh=Knfrzm8RgcOWll7kftiNIAOLc4SHxZJ2nQ94bcERF0s=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=RpMUejOgoEI/7KrXadiy1wYkTyhqCbcq1XcrmRQScOzfZrPgaF3reuUi6nC35ibtO
         +60MdUDU5Td09K35c6CzqwJiqeP7HQkEs8Wi8/me7i+vKcgEvIOjaqTHdtESi0IYu6
         n/JWmhQDrpT15TXpyeLkzeTYi6EKqR3hA5ru2WgY=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from codeaurora.org (i-global254.qualcomm.com [199.106.103.254])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: ilina@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id BD3E3601D1;
        Wed, 21 Nov 2018 00:07:20 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542758841;
        bh=Knfrzm8RgcOWll7kftiNIAOLc4SHxZJ2nQ94bcERF0s=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=mDpNIA+L/bgDRcAnUGuRJQYWrmMMCRHIRs9I3GKyFoNf/kjx+w0DFUkTbtriOoJaG
         g8iX3uNP3Y2FWs1EucYGRw48FWrsP3ZjVxdNXN9122dq6d0aKW+TbTDG/BSe7S9a2S
         0TUVtoIQ+9IdXGvhOX/BReYKbngj1YEzXKq8bXFA=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org BD3E3601D1
From: Lina Iyer <ilina@codeaurora.org>
To: sboyd@kernel.org, evgreen@chromium.org, marc.zyngier@arm.com
Cc: linux-kernel@vger.kernel.org, rplsssn@codeaurora.org,
        linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
        thierry.reding@gmail.com, Lina Iyer <ilina@codeaurora.org>
Subject: [RFC v3 1/3] drivers: pinctrl: msm: setup gpio irqchip in hierarchy with pdc irqchip
Date: Tue, 20 Nov 2018 17:06:46 -0700
Message-Id: <20181121000648.29262-2-ilina@codeaurora.org>
X-Mailer: git-send-email 2.19.1
In-Reply-To: <20181121000648.29262-1-ilina@codeaurora.org>
References: <20181121000648.29262-1-ilina@codeaurora.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCHbEjWofRb8GxgAA--.4558S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW3WFy8Jw13XFW3ZF4rGw13CFg_yoW7Zw4UpF
	4UJr1Yqr4rJF1xur40ya1kA34akw4xtFW7K3ySg3s7Z34Yqrn8K3W09FyavFs0kFW5CFW5
	AF4DtFW8ur15AFJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPab7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6w1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1I6r4UMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26c
	xK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v2
	6r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2
	Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxU
	gj-eUUUUU

Signed-off-by: Lina Iyer <ilina@codeaurora.org>
---
 drivers/pinctrl/qcom/pinctrl-msm.c | 125 ++++++++++++++++++++++++++++-
 1 file changed, 121 insertions(+), 4 deletions(-)

diff --git a/drivers/pinctrl/qcom/pinctrl-msm.c b/drivers/pinctrl/qcom/pinctrl-msm.c
index 7c7d083e2c0d..3857aa5539e0 100644
--- a/drivers/pinctrl/qcom/pinctrl-msm.c
+++ b/drivers/pinctrl/qcom/pinctrl-msm.c
@@ -17,6 +17,7 @@
 #include <linux/io.h>
 #include <linux/module.h>
 #include <linux/of.h>
+#include <linux/of_irq.h>
 #include <linux/platform_device.h>
 #include <linux/pinctrl/machine.h>
 #include <linux/pinctrl/pinctrl.h>
@@ -735,6 +736,9 @@ static void msm_gpio_irq_mask(struct irq_data *d)
 	clear_bit(d->hwirq, pctrl->enabled_irqs);
 
 	raw_spin_unlock_irqrestore(&pctrl->lock, flags);
+
+	if (d->parent_data)
+		irq_chip_mask_parent(d);
 }
 
 static void msm_gpio_irq_unmask(struct irq_data *d)
@@ -757,6 +761,9 @@ static void msm_gpio_irq_unmask(struct irq_data *d)
 	set_bit(d->hwirq, pctrl->enabled_irqs);
 
 	raw_spin_unlock_irqrestore(&pctrl->lock, flags);
+
+	if (d->parent_data)
+		irq_chip_unmask_parent(d);
 }
 
 static void msm_gpio_irq_ack(struct irq_data *d)
@@ -875,6 +882,9 @@ static int msm_gpio_irq_set_type(struct irq_data *d, unsigned int type)
 	else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
 		irq_set_handler_locked(d, handle_edge_irq);
 
+	if (d->parent_data)
+		irq_chip_set_type_parent(d, type);
+
 	return 0;
 }
 
@@ -890,6 +900,9 @@ static int msm_gpio_irq_set_wake(struct irq_data *d, unsigned int on)
 
 	raw_spin_unlock_irqrestore(&pctrl->lock, flags);
 
+	if (d->parent_data)
+		irq_chip_set_wake_parent(d, on);
+
 	return 0;
 }
 
@@ -967,11 +980,103 @@ static bool msm_gpio_needs_valid_mask(struct msm_pinctrl *pctrl)
 	return device_property_read_u16_array(pctrl->dev, "gpios", NULL, 0) > 0;
 }
 
+static int get_parent_hwirq(struct msm_pinctrl *pctrl, unsigned int hwirq)
+{
+	int i, n, ret;
+	int gpio, pdc = -EINVAL;
+	struct device_node *np = pctrl->dev->of_node;
+
+	n = of_property_count_elems_of_size(np, "wake-irq", sizeof(u32));
+	if (n <= 0 || n % 2)
+		return -EINVAL;
+
+	for (i = 0; i < n / 2; i++) {
+		ret = of_property_read_u32_index(np, "wake-irq", 2 * i, &gpio);
+		if (ret)
+			return ret;
+		if (gpio != hwirq)
+			continue;
+		ret = of_property_read_u32_index(np, "wake-irq", 2 * i + 1,
+						 &pdc);
+		if (ret)
+			return ret;
+	}
+
+	return pdc;
+}
+
+static int msm_gpio_domain_translate(struct irq_domain *d,
+				     struct irq_fwspec *fwspec,
+				     unsigned long *hwirq, unsigned int *type)
+{
+	if (is_of_node(fwspec->fwnode)) {
+		if (fwspec->param_count < 2)
+			return -EINVAL;
+		*hwirq = fwspec->param[0];
+		*type = fwspec->param[1] & IRQ_TYPE_SENSE_MASK;
+		return 0;
+	}
+
+	return -EINVAL;
+}
+
+static int msm_gpio_domain_alloc(struct irq_domain *domain, unsigned int virq,
+				 unsigned int nr_irqs, void *arg)
+{
+	int ret = 0;
+	irq_hw_number_t hwirq;
+	int parent_hwirq;
+	struct gpio_chip *gc = domain->host_data;
+	struct msm_pinctrl *pctrl = gpiochip_get_data(gc);
+	struct irq_fwspec parent_fwspec, *fwspec = arg;
+	unsigned int type;
+
+	ret = msm_gpio_domain_translate(domain, fwspec, &hwirq, &type);
+	if (ret)
+		return ret;
+
+	parent_hwirq = get_parent_hwirq(pctrl, hwirq);
+	if (parent_hwirq < 0)
+		return 0;
+
+	ret = irq_domain_set_hwirq_and_chip(domain, virq, hwirq,
+					    &pctrl->irq_chip, gc);
+	if (ret < 0)
+		return ret;
+
+	parent_fwspec.fwnode      = domain->parent->fwnode;
+	parent_fwspec.param_count = 2;
+	parent_fwspec.param[0]    = parent_hwirq;
+	parent_fwspec.param[1]    = type;
+
+	return irq_domain_alloc_irqs_parent(domain, virq, nr_irqs,
+					    &parent_fwspec);
+}
+
+static int msm_gpio_to_irq(struct gpio_chip *chip, unsigned int offset)
+{
+	struct irq_fwspec fwspec;
+
+	fwspec.fwnode = of_node_to_fwnode(chip->of_node);
+	fwspec.param[0] = offset;
+	fwspec.param[1] = IRQ_TYPE_LEVEL_HIGH;
+	fwspec.param_count = 2;
+
+	return irq_create_fwspec_mapping(&fwspec);
+}
+
+static const struct irq_domain_ops msm_gpiod_ops = {
+	.translate = msm_gpio_domain_translate,
+	.alloc     = msm_gpio_domain_alloc,
+	.free      = irq_domain_free_irqs_top,
+};
+
 static int msm_gpio_init(struct msm_pinctrl *pctrl)
 {
 	struct gpio_chip *chip;
 	int ret;
 	unsigned ngpio = pctrl->soc->ngpios;
+	struct device_node *dn;
 
 	if (WARN_ON(ngpio > MAX_NR_GPIO))
 		return -EINVAL;
@@ -1015,9 +1120,19 @@ static int msm_gpio_init(struct msm_pinctrl *pctrl)
 			dev_name(pctrl->dev), 0, 0, chip->ngpio);
 		if (ret) {
 			dev_err(pctrl->dev, "Failed to add pin range\n");
-			gpiochip_remove(&pctrl->chip);
-			return ret;
+			goto fail;
+		}
+	}
+
+	dn = of_parse_phandle(pctrl->dev->of_node, "wakeup-parent", 0);
+	if (dn) {
+		chip->irq.parent_domain = irq_find_host(dn);
+		of_node_put(dn);
+		if (!chip->irq.parent_domain) {
+			ret = -EPROBE_DEFER;
+			goto fail;
 		}
+		chip->to_irq = msm_gpio_to_irq;
 	}
 
 	ret = gpiochip_irqchip_add(chip,
@@ -1027,14 +1142,16 @@ static int msm_gpio_init(struct msm_pinctrl *pctrl)
 				   IRQ_TYPE_NONE);
 	if (ret) {
 		dev_err(pctrl->dev, "Failed to add irqchip to gpiochip\n");
-		gpiochip_remove(&pctrl->chip);
-		return -ENOSYS;
+		goto fail;
 	}
 
 	gpiochip_set_chained_irqchip(chip, &pctrl->irq_chip, pctrl->irq,
 				     msm_gpio_irq_handler);
 
 	return 0;
+fail:
+	gpiochip_remove(&pctrl->chip);
+	return ret;
 }
 
 static int msm_ps_hold_restart(struct notifier_block *nb, unsigned long action,
-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
