

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   104006|   104006|  0.535 ms|  0.535 ms|  104006|  104006|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |   104004|   104004|       109|        104|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    302|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    651|    -|
|Register         |        -|    -|     620|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     620|    953|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_164_p2     |         +|   0|  0|  13|          10|           1|
    |and_ln19_fu_242_p2     |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_187_p2     |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln16_fu_158_p2    |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln19_1_fu_224_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln19_fu_218_p2    |      icmp|   0|  0|  12|          11|           2|
    |or_ln19_fu_238_p2      |        or|   0|  0|   2|           1|           1|
    |beta_fu_195_p3         |    select|   0|  0|  64|           1|          64|
    |result_2_fu_247_p3     |    select|   0|  0|  64|           1|          62|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 302|         152|         204|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  522|        105|    1|        105|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|   10|         20|
    |gold_address0                |   14|          3|   10|         30|
    |grp_fu_113_p1                |   14|          3|   64|        192|
    |grp_fu_119_p0                |   20|          4|   64|        256|
    |grp_fu_119_p1                |    9|          2|   64|        128|
    |i_2_fu_62                    |    9|          2|   10|         20|
    |reuse_addr_reg_fu_54         |    9|          2|   64|        128|
    |reuse_reg_fu_58              |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  651|        133|  355|       1015|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |addr_cmp_reg_315             |    1|   0|    1|          0|
    |addr_in_load_reg_295         |   10|   0|   10|          0|
    |addr_out_load_reg_348        |   10|   0|   10|          0|
    |ap_CS_fsm                    |  104|   0|  104|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |beta_reg_320                 |   64|   0|   64|          0|
    |gold_load_reg_310            |   64|   0|   64|          0|
    |i_2_fu_62                    |   10|   0|   10|          0|
    |icmp_ln16_reg_281            |    1|   0|    1|          0|
    |icmp_ln19_1_reg_333          |    1|   0|    1|          0|
    |icmp_ln19_reg_328            |    1|   0|    1|          0|
    |reg_129                      |   64|   0|   64|          0|
    |reg_135                      |   64|   0|   64|          0|
    |result_2_reg_358             |   64|   0|   64|          0|
    |reuse_addr_reg_fu_54         |   64|   0|   64|          0|
    |reuse_reg_fu_58              |   64|   0|   64|          0|
    |tmp_3_reg_338                |    1|   0|    1|          0|
    |zext_ln16_reg_285            |   10|   0|   64|         54|
    |zext_ln17_reg_300            |   10|   0|   64|         54|
    |zext_ln26_reg_353            |   10|   0|   64|         54|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  620|   0|  782|        162|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_dout0   |   in|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_dout0   |   in|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|addr_in_address0     |  out|   10|   ap_memory|                        addr_in|         array|
|addr_in_ce0          |  out|    1|   ap_memory|                        addr_in|         array|
|addr_in_q0           |   in|   10|   ap_memory|                        addr_in|         array|
|gold_address0        |  out|   10|   ap_memory|                           gold|         array|
|gold_ce0             |  out|    1|   ap_memory|                           gold|         array|
|gold_we0             |  out|    1|   ap_memory|                           gold|         array|
|gold_d0              |  out|   64|   ap_memory|                           gold|         array|
|gold_q0              |   in|   64|   ap_memory|                           gold|         array|
|addr_out_address0    |  out|   10|   ap_memory|                       addr_out|         array|
|addr_out_ce0         |  out|    1|   ap_memory|                       addr_out|         array|
|addr_out_q0          |   in|   10|   ap_memory|                       addr_out|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

