{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 17:37:26 2010 " "Info: Processing started: Fri Jul 02 17:37:26 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_rabbit_184 -c read_rabbit_184 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off read_rabbit_184 -c read_rabbit_184" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader " "Info: Found entity 1: reader" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_rabbit_184.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_rabbit_184.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_rabbit_184 " "Info: Found entity 1: read_rabbit_184" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "converter.v(60) " "Warning (10268): Verilog HDL information at converter.v(60): Always Construct contains both blocking and non-blocking assignments" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Info: Found entity 1: converter" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "read_rabbit_184 " "Info: Elaborating entity \"read_rabbit_184\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:triggering " "Info: Elaborating entity \"trigger\" for hierarchy \"trigger:triggering\"" {  } { { "read_rabbit_184.v" "triggering" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reader reader:reading " "Info: Elaborating entity \"reader\" for hierarchy \"reader:reading\"" {  } { { "read_rabbit_184.v" "reading" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:converting " "Info: Elaborating entity \"converter\" for hierarchy \"converter:converting\"" {  } { { "read_rabbit_184.v" "converting" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 converter.v(70) " "Warning (10230): Verilog HDL assignment warning at converter.v(70): truncated value with size 32 to match size of target (8)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(118) " "Warning (10230): Verilog HDL assignment warning at converter.v(118): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(123) " "Warning (10230): Verilog HDL assignment warning at converter.v(123): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(128) " "Warning (10230): Verilog HDL assignment warning at converter.v(128): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(133) " "Warning (10230): Verilog HDL assignment warning at converter.v(133): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(138) " "Warning (10230): Verilog HDL assignment warning at converter.v(138): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(143) " "Warning (10230): Verilog HDL assignment warning at converter.v(143): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(148) " "Warning (10230): Verilog HDL assignment warning at converter.v(148): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(153) " "Warning (10230): Verilog HDL assignment warning at converter.v(153): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[7\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[7\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[6\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[6\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[5\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[5\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[4\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[4\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[3\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[3\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[2\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[2\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "converter:converting\|LED_8bit\[1\] converter:converting\|LED_8bit\[0\] " "Info: Duplicate register \"converter:converting\|LED_8bit\[1\]\" merged to single register \"converter:converting\|LED_8bit\[0\]\"" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[0\] reader:reading\|M\[0\] " "Info: Duplicate register \"reader:reading\|N\[0\]\" merged to single register \"reader:reading\|M\[0\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[1\] reader:reading\|M\[1\] " "Info: Duplicate register \"reader:reading\|N\[1\]\" merged to single register \"reader:reading\|M\[1\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[2\] reader:reading\|M\[2\] " "Info: Duplicate register \"reader:reading\|N\[2\]\" merged to single register \"reader:reading\|M\[2\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[3\] reader:reading\|M\[3\] " "Info: Duplicate register \"reader:reading\|N\[3\]\" merged to single register \"reader:reading\|M\[3\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[4\] reader:reading\|M\[4\] " "Info: Duplicate register \"reader:reading\|N\[4\]\" merged to single register \"reader:reading\|M\[4\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[5\] reader:reading\|M\[5\] " "Info: Duplicate register \"reader:reading\|N\[5\]\" merged to single register \"reader:reading\|M\[5\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[6\] reader:reading\|M\[6\] " "Info: Duplicate register \"reader:reading\|N\[6\]\" merged to single register \"reader:reading\|M\[6\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[7\] reader:reading\|M\[7\] " "Info: Duplicate register \"reader:reading\|N\[7\]\" merged to single register \"reader:reading\|M\[7\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[8\] reader:reading\|M\[8\] " "Info: Duplicate register \"reader:reading\|N\[8\]\" merged to single register \"reader:reading\|M\[8\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[9\] reader:reading\|M\[9\] " "Info: Duplicate register \"reader:reading\|N\[9\]\" merged to single register \"reader:reading\|M\[9\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[10\] reader:reading\|M\[10\] " "Info: Duplicate register \"reader:reading\|N\[10\]\" merged to single register \"reader:reading\|M\[10\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[11\] reader:reading\|M\[11\] " "Info: Duplicate register \"reader:reading\|N\[11\]\" merged to single register \"reader:reading\|M\[11\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[12\] reader:reading\|M\[12\] " "Info: Duplicate register \"reader:reading\|N\[12\]\" merged to single register \"reader:reading\|M\[12\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[13\] reader:reading\|M\[13\] " "Info: Duplicate register \"reader:reading\|N\[13\]\" merged to single register \"reader:reading\|M\[13\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[14\] reader:reading\|M\[14\] " "Info: Duplicate register \"reader:reading\|N\[14\]\" merged to single register \"reader:reading\|M\[14\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[15\] reader:reading\|M\[15\] " "Info: Duplicate register \"reader:reading\|N\[15\]\" merged to single register \"reader:reading\|M\[15\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[16\] reader:reading\|M\[16\] " "Info: Duplicate register \"reader:reading\|N\[16\]\" merged to single register \"reader:reading\|M\[16\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[17\] reader:reading\|M\[17\] " "Info: Duplicate register \"reader:reading\|N\[17\]\" merged to single register \"reader:reading\|M\[17\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[18\] reader:reading\|M\[18\] " "Info: Duplicate register \"reader:reading\|N\[18\]\" merged to single register \"reader:reading\|M\[18\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[19\] reader:reading\|M\[19\] " "Info: Duplicate register \"reader:reading\|N\[19\]\" merged to single register \"reader:reading\|M\[19\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[20\] reader:reading\|M\[20\] " "Info: Duplicate register \"reader:reading\|N\[20\]\" merged to single register \"reader:reading\|M\[20\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[21\] reader:reading\|M\[21\] " "Info: Duplicate register \"reader:reading\|N\[21\]\" merged to single register \"reader:reading\|M\[21\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[22\] reader:reading\|M\[22\] " "Info: Duplicate register \"reader:reading\|N\[22\]\" merged to single register \"reader:reading\|M\[22\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[23\] reader:reading\|M\[23\] " "Info: Duplicate register \"reader:reading\|N\[23\]\" merged to single register \"reader:reading\|M\[23\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[24\] reader:reading\|M\[24\] " "Info: Duplicate register \"reader:reading\|N\[24\]\" merged to single register \"reader:reading\|M\[24\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[25\] reader:reading\|M\[25\] " "Info: Duplicate register \"reader:reading\|N\[25\]\" merged to single register \"reader:reading\|M\[25\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[26\] reader:reading\|M\[26\] " "Info: Duplicate register \"reader:reading\|N\[26\]\" merged to single register \"reader:reading\|M\[26\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[27\] reader:reading\|M\[27\] " "Info: Duplicate register \"reader:reading\|N\[27\]\" merged to single register \"reader:reading\|M\[27\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[28\] reader:reading\|M\[28\] " "Info: Duplicate register \"reader:reading\|N\[28\]\" merged to single register \"reader:reading\|M\[28\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[29\] reader:reading\|M\[29\] " "Info: Duplicate register \"reader:reading\|N\[29\]\" merged to single register \"reader:reading\|M\[29\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[30\] reader:reading\|M\[30\] " "Info: Duplicate register \"reader:reading\|N\[30\]\" merged to single register \"reader:reading\|M\[30\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[31\] reader:reading\|M\[31\] " "Info: Duplicate register \"reader:reading\|N\[31\]\" merged to single register \"reader:reading\|M\[31\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.map.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Info: Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Info: Implemented 65 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1151 " "Info: Implemented 1151 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 17:37:42 2010 " "Info: Processing ended: Fri Jul 02 17:37:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 17:37:43 2010 " "Info: Processing started: Fri Jul 02 17:37:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "read_rabbit_184 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"read_rabbit_184\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1503 Top " "Info: Previous placement does not exist for 1503 of 1503 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifty_MHz_int (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node fifty_MHz_int (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_int" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.863 ns register register " "Info: Estimated most critical path is register to register delay of 5.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[2\] 1 REG LAB_X45_Y16 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X45_Y16; Fanout = 33; REG Node = 'reader:reading\|M\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[2] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.275 ns) 1.109 ns reader:reading\|Decoder0~6482 2 COMB LAB_X44_Y14 3 " "Info: 2: + IC(0.834 ns) + CELL(0.275 ns) = 1.109 ns; Loc. = LAB_X44_Y14; Fanout = 3; COMB Node = 'reader:reading\|Decoder0~6482'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { reader:reading|M[2] reader:reading|Decoder0~6482 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.674 ns reader:reading\|LessThan0~496 3 COMB LAB_X44_Y14 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.674 ns; Loc. = LAB_X44_Y14; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~496'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { reader:reading|Decoder0~6482 reader:reading|LessThan0~496 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.239 ns reader:reading\|LessThan0~497 4 COMB LAB_X44_Y14 1 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.239 ns; Loc. = LAB_X44_Y14; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~497'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { reader:reading|LessThan0~496 reader:reading|LessThan0~497 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.416 ns) 2.800 ns reader:reading\|LessThan0~505 5 COMB LAB_X44_Y14 218 " "Info: 5: + IC(0.145 ns) + CELL(0.416 ns) = 2.800 ns; Loc. = LAB_X44_Y14; Fanout = 218; COMB Node = 'reader:reading\|LessThan0~505'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { reader:reading|LessThan0~497 reader:reading|LessThan0~505 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.398 ns) 3.325 ns reader:reading\|Decoder0~6483 6 COMB LAB_X44_Y14 6 " "Info: 6: + IC(0.127 ns) + CELL(0.398 ns) = 3.325 ns; Loc. = LAB_X44_Y14; Fanout = 6; COMB Node = 'reader:reading\|Decoder0~6483'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { reader:reading|LessThan0~505 reader:reading|Decoder0~6483 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 3.890 ns reader:reading\|Decoder0~6491 7 COMB LAB_X44_Y14 12 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 3.890 ns; Loc. = LAB_X44_Y14; Fanout = 12; COMB Node = 'reader:reading\|Decoder0~6491'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { reader:reading|Decoder0~6483 reader:reading|Decoder0~6491 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.438 ns) 5.214 ns reader:reading\|Decoder0~6502 8 COMB LAB_X40_Y16 3 " "Info: 8: + IC(0.886 ns) + CELL(0.438 ns) = 5.214 ns; Loc. = LAB_X40_Y16; Fanout = 3; COMB Node = 'reader:reading\|Decoder0~6502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { reader:reading|Decoder0~6491 reader:reading|Decoder0~6502 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.779 ns reader:reading\|temp_184\[128\]~15937 9 COMB LAB_X40_Y16 1 " "Info: 9: + IC(0.290 ns) + CELL(0.275 ns) = 5.779 ns; Loc. = LAB_X40_Y16; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[128\]~15937'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { reader:reading|Decoder0~6502 reader:reading|temp_184[128]~15937 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.863 ns reader:reading\|temp_184\[128\] 10 REG LAB_X40_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 5.863 ns; Loc. = LAB_X40_Y16; Fanout = 2; REG Node = 'reader:reading\|temp_184\[128\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[128]~15937 reader:reading|temp_184[128] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.164 ns ( 53.97 % ) " "Info: Total cell delay = 3.164 ns ( 53.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.699 ns ( 46.03 % ) " "Info: Total interconnect delay = 2.699 ns ( 46.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { reader:reading|M[2] reader:reading|Decoder0~6482 reader:reading|LessThan0~496 reader:reading|LessThan0~497 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6491 reader:reading|Decoder0~6502 reader:reading|temp_184[128]~15937 reader:reading|temp_184[128] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 14 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 14%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X33_Y12 X43_Y23 " "Info: The peak interconnect region extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[7\] 0 " "Info: Pin \"LEDS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[6\] 0 " "Info: Pin \"LEDS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[5\] 0 " "Info: Pin \"LEDS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[4\] 0 " "Info: Pin \"LEDS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[3\] 0 " "Info: Pin \"LEDS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[2\] 0 " "Info: Pin \"LEDS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[1\] 0 " "Info: Pin \"LEDS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[0\] 0 " "Info: Pin \"LEDS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[0\] 0 " "Info: Pin \"HEXX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[1\] 0 " "Info: Pin \"HEXX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[2\] 0 " "Info: Pin \"HEXX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[3\] 0 " "Info: Pin \"HEXX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[4\] 0 " "Info: Pin \"HEXX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[5\] 0 " "Info: Pin \"HEXX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[6\] 0 " "Info: Pin \"HEXX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[7\] 0 " "Info: Pin \"HEXX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[8\] 0 " "Info: Pin \"HEXX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[9\] 0 " "Info: Pin \"HEXX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[10\] 0 " "Info: Pin \"HEXX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[11\] 0 " "Info: Pin \"HEXX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[12\] 0 " "Info: Pin \"HEXX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[13\] 0 " "Info: Pin \"HEXX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[14\] 0 " "Info: Pin \"HEXX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[15\] 0 " "Info: Pin \"HEXX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[16\] 0 " "Info: Pin \"HEXX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[17\] 0 " "Info: Pin \"HEXX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[18\] 0 " "Info: Pin \"HEXX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[19\] 0 " "Info: Pin \"HEXX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[20\] 0 " "Info: Pin \"HEXX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[21\] 0 " "Info: Pin \"HEXX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[22\] 0 " "Info: Pin \"HEXX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[23\] 0 " "Info: Pin \"HEXX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[24\] 0 " "Info: Pin \"HEXX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[25\] 0 " "Info: Pin \"HEXX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[26\] 0 " "Info: Pin \"HEXX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[27\] 0 " "Info: Pin \"HEXX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[28\] 0 " "Info: Pin \"HEXX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[29\] 0 " "Info: Pin \"HEXX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[30\] 0 " "Info: Pin \"HEXX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[31\] 0 " "Info: Pin \"HEXX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[32\] 0 " "Info: Pin \"HEXX\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[33\] 0 " "Info: Pin \"HEXX\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[34\] 0 " "Info: Pin \"HEXX\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[35\] 0 " "Info: Pin \"HEXX\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[36\] 0 " "Info: Pin \"HEXX\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[37\] 0 " "Info: Pin \"HEXX\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[38\] 0 " "Info: Pin \"HEXX\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[39\] 0 " "Info: Pin \"HEXX\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[40\] 0 " "Info: Pin \"HEXX\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[41\] 0 " "Info: Pin \"HEXX\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[42\] 0 " "Info: Pin \"HEXX\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[43\] 0 " "Info: Pin \"HEXX\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[44\] 0 " "Info: Pin \"HEXX\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[45\] 0 " "Info: Pin \"HEXX\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[46\] 0 " "Info: Pin \"HEXX\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[47\] 0 " "Info: Pin \"HEXX\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[48\] 0 " "Info: Pin \"HEXX\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[49\] 0 " "Info: Pin \"HEXX\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[50\] 0 " "Info: Pin \"HEXX\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[51\] 0 " "Info: Pin \"HEXX\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[52\] 0 " "Info: Pin \"HEXX\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[53\] 0 " "Info: Pin \"HEXX\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[54\] 0 " "Info: Pin \"HEXX\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXX\[55\] 0 " "Info: Pin \"HEXX\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger_out 0 " "Info: Pin \"trigger_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Allocated 246 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 17:38:00 2010 " "Info: Processing ended: Fri Jul 02 17:38:00 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 17:38:01 2010 " "Info: Processing started: Fri Jul 02 17:38:01 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 17:38:13 2010 " "Info: Processing ended: Fri Jul 02 17:38:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 17:38:14 2010 " "Info: Processing started: Fri Jul 02 17:38:14 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "fifty_MHz_int " "Info: Assuming node \"fifty_MHz_int\" is an undefined clock" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_int" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader:reading\|M\[20\] register reader:reading\|temp_184\[15\] 177.12 MHz 5.646 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 177.12 MHz between source register \"reader:reading\|M\[20\]\" and destination register \"reader:reading\|temp_184\[15\]\" (period= 5.646 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.473 ns + Longest register register " "Info: + Longest register to register delay is 5.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[20\] 1 REG LCFF_X45_Y15_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y15_N9; Fanout = 3; REG Node = 'reader:reading\|M\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[20] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.371 ns) 1.088 ns reader:reading\|LessThan0~501 2 COMB LCCOMB_X46_Y15_N16 1 " "Info: 2: + IC(0.717 ns) + CELL(0.371 ns) = 1.088 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~501'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { reader:reading|M[20] reader:reading|LessThan0~501 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.410 ns) 2.181 ns reader:reading\|LessThan0~502 3 COMB LCCOMB_X44_Y14_N20 1 " "Info: 3: + IC(0.683 ns) + CELL(0.410 ns) = 2.181 ns; Loc. = LCCOMB_X44_Y14_N20; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { reader:reading|LessThan0~501 reader:reading|LessThan0~502 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.708 ns reader:reading\|LessThan0~505 4 COMB LCCOMB_X44_Y14_N28 218 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 2.708 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 218; COMB Node = 'reader:reading\|LessThan0~505'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { reader:reading|LessThan0~502 reader:reading|LessThan0~505 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 3.129 ns reader:reading\|Decoder0~6483 5 COMB LCCOMB_X44_Y14_N0 6 " "Info: 5: + IC(0.271 ns) + CELL(0.150 ns) = 3.129 ns; Loc. = LCCOMB_X44_Y14_N0; Fanout = 6; COMB Node = 'reader:reading\|Decoder0~6483'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { reader:reading|LessThan0~505 reader:reading|Decoder0~6483 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.150 ns) 4.047 ns reader:reading\|Decoder0~6484 6 COMB LCCOMB_X43_Y16_N18 16 " "Info: 6: + IC(0.768 ns) + CELL(0.150 ns) = 4.047 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 16; COMB Node = 'reader:reading\|Decoder0~6484'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.150 ns) 5.389 ns reader:reading\|temp_184\[15\]~16071 7 COMB LCCOMB_X42_Y15_N8 1 " "Info: 7: + IC(1.192 ns) + CELL(0.150 ns) = 5.389 ns; Loc. = LCCOMB_X42_Y15_N8; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[15\]~16071'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.473 ns reader:reading\|temp_184\[15\] 8 REG LCFF_X42_Y15_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.473 ns; Loc. = LCFF_X42_Y15_N9; Fanout = 2; REG Node = 'reader:reading\|temp_184\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 29.05 % ) " "Info: Total cell delay = 1.590 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 70.95 % ) " "Info: Total interconnect delay = 3.883 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } { 0.000ns 0.717ns 0.683ns 0.252ns 0.271ns 0.768ns 1.192ns 0.000ns } { 0.000ns 0.371ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns - Smallest " "Info: - Smallest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.314 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SCLK_PE_3 1 CLK PIN_U20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.537 ns) 3.314 ns reader:reading\|temp_184\[15\] 2 REG LCFF_X42_Y15_N9 2 " "Info: 2: + IC(1.945 ns) + CELL(0.537 ns) = 3.314 ns; Loc. = LCFF_X42_Y15_N9; Fanout = 2; REG Node = 'reader:reading\|temp_184\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 41.31 % ) " "Info: Total cell delay = 1.369 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 58.69 % ) " "Info: Total interconnect delay = 1.945 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[15] } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.273 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SCLK_PE_3 1 CLK PIN_U20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.537 ns) 3.273 ns reader:reading\|M\[20\] 2 REG LCFF_X45_Y15_N9 3 " "Info: 2: + IC(1.904 ns) + CELL(0.537 ns) = 3.273 ns; Loc. = LCFF_X45_Y15_N9; Fanout = 3; REG Node = 'reader:reading\|M\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 41.83 % ) " "Info: Total cell delay = 1.369 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.904 ns ( 58.17 % ) " "Info: Total interconnect delay = 1.904 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[20] } { 0.000ns 0.000ns 1.904ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[15] } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[20] } { 0.000ns 0.000ns 1.904ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } { 0.000ns 0.717ns 0.683ns 0.252ns 0.271ns 0.768ns 1.192ns 0.000ns } { 0.000ns 0.371ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[15] } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[20] } { 0.000ns 0.000ns 1.904ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "fifty_MHz_int " "Info: No valid register-to-register data paths exist for clock \"fifty_MHz_int\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "converter:converting\|HexDisplay_output\[20\] starter\[1\] fifty_MHz_int 21.051 ns register " "Info: tsu for register \"converter:converting\|HexDisplay_output\[20\]\" (data pin = \"starter\[1\]\", clock pin = \"fifty_MHz_int\") is 21.051 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.740 ns + Longest pin register " "Info: + Longest pin to register delay is 23.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns starter\[1\] 1 PIN PIN_U3 42 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 42; PIN Node = 'starter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { starter[1] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.209 ns) + CELL(0.420 ns) 7.471 ns converter:converting\|Add0~337 2 COMB LCCOMB_X41_Y16_N8 3 " "Info: 2: + IC(6.209 ns) + CELL(0.420 ns) = 7.471 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 3; COMB Node = 'converter:converting\|Add0~337'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { starter[1] converter:converting|Add0~337 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.438 ns) 8.955 ns converter:converting\|BYTE3~1929 3 COMB LCCOMB_X38_Y12_N30 36 " "Info: 3: + IC(1.046 ns) + CELL(0.438 ns) = 8.955 ns; Loc. = LCCOMB_X38_Y12_N30; Fanout = 36; COMB Node = 'converter:converting\|BYTE3~1929'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { converter:converting|Add0~337 converter:converting|BYTE3~1929 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.275 ns) 11.668 ns converter:converting\|BYTE3~1995 4 COMB LCCOMB_X44_Y11_N8 1 " "Info: 4: + IC(2.438 ns) + CELL(0.275 ns) = 11.668 ns; Loc. = LCCOMB_X44_Y11_N8; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1995'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.275 ns) 13.444 ns converter:converting\|BYTE3~1996 5 COMB LCCOMB_X38_Y17_N24 1 " "Info: 5: + IC(1.501 ns) + CELL(0.275 ns) = 13.444 ns; Loc. = LCCOMB_X38_Y17_N24; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1996'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.150 ns) 14.568 ns converter:converting\|BYTE3~1997 6 COMB LCCOMB_X42_Y15_N2 1 " "Info: 6: + IC(0.974 ns) + CELL(0.150 ns) = 14.568 ns; Loc. = LCCOMB_X42_Y15_N2; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1997'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 15.233 ns converter:converting\|BYTE3~2000 7 COMB LCCOMB_X42_Y15_N14 1 " "Info: 7: + IC(0.245 ns) + CELL(0.420 ns) = 15.233 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~2000'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.438 ns) 16.091 ns converter:converting\|BYTE3~2001 8 COMB LCCOMB_X43_Y15_N2 1 " "Info: 8: + IC(0.420 ns) + CELL(0.438 ns) = 16.091 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~2001'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 16.989 ns converter:converting\|BYTE3~2008 9 COMB LCCOMB_X43_Y15_N22 2 " "Info: 9: + IC(0.460 ns) + CELL(0.438 ns) = 16.989 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 2; COMB Node = 'converter:converting\|BYTE3~2008'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.275 ns) 18.510 ns converter:converting\|BYTE3~2009 10 COMB LCCOMB_X36_Y13_N18 9 " "Info: 10: + IC(1.246 ns) + CELL(0.275 ns) = 18.510 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 9; COMB Node = 'converter:converting\|BYTE3~2009'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.420 ns) 20.159 ns converter:converting\|Equal121~148 11 COMB LCCOMB_X34_Y15_N26 16 " "Info: 11: + IC(1.229 ns) + CELL(0.420 ns) = 20.159 ns; Loc. = LCCOMB_X34_Y15_N26; Fanout = 16; COMB Node = 'converter:converting\|Equal121~148'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { converter:converting|BYTE3~2009 converter:converting|Equal121~148 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.410 ns) 21.812 ns converter:converting\|HexDisplay_output\[13\]~2947 12 COMB LCCOMB_X41_Y11_N16 9 " "Info: 12: + IC(1.243 ns) + CELL(0.410 ns) = 21.812 ns; Loc. = LCCOMB_X41_Y11_N16; Fanout = 9; COMB Node = 'converter:converting\|HexDisplay_output\[13\]~2947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.398 ns) 22.687 ns converter:converting\|display2~1789 13 COMB LCCOMB_X40_Y11_N16 2 " "Info: 13: + IC(0.477 ns) + CELL(0.398 ns) = 22.687 ns; Loc. = LCCOMB_X40_Y11_N16; Fanout = 2; COMB Node = 'converter:converting\|display2~1789'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.275 ns) 23.656 ns converter:converting\|display2~1794 14 COMB LCCOMB_X41_Y11_N8 1 " "Info: 14: + IC(0.694 ns) + CELL(0.275 ns) = 23.656 ns; Loc. = LCCOMB_X41_Y11_N8; Fanout = 1; COMB Node = 'converter:converting\|display2~1794'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { converter:converting|display2~1789 converter:converting|display2~1794 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 23.740 ns converter:converting\|HexDisplay_output\[20\] 15 REG LCFF_X41_Y11_N9 1 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 23.740 ns; Loc. = LCFF_X41_Y11_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.558 ns ( 23.41 % ) " "Info: Total cell delay = 5.558 ns ( 23.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.182 ns ( 76.59 % ) " "Info: Total interconnect delay = 18.182 ns ( 76.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.740 ns" { starter[1] converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "23.740 ns" { starter[1] starter[1]~combout converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 6.209ns 1.046ns 2.438ns 1.501ns 0.974ns 0.245ns 0.420ns 0.460ns 1.246ns 1.229ns 1.243ns 0.477ns 0.694ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.438ns 0.275ns 0.275ns 0.150ns 0.420ns 0.438ns 0.438ns 0.275ns 0.420ns 0.410ns 0.398ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"fifty_MHz_int\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns converter:converting\|HexDisplay_output\[20\] 3 REG LCFF_X41_Y11_N9 1 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X41_Y11_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.740 ns" { starter[1] converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "23.740 ns" { starter[1] starter[1]~combout converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 6.209ns 1.046ns 2.438ns 1.501ns 0.974ns 0.245ns 0.420ns 0.460ns 1.246ns 1.229ns 1.243ns 0.477ns 0.694ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.438ns 0.275ns 0.275ns 0.150ns 0.420ns 0.438ns 0.438ns 0.275ns 0.420ns 0.410ns 0.398ns 0.275ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "fifty_MHz_int HEXX\[47\] converter:converting\|HexDisplay_output\[47\] 9.590 ns register " "Info: tco from clock \"fifty_MHz_int\" to destination pin \"HEXX\[47\]\" through register \"converter:converting\|HexDisplay_output\[47\]\" is 9.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int source 2.662 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_int\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns converter:converting\|HexDisplay_output\[47\] 3 REG LCFF_X34_Y15_N29 1 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X34_Y15_N29; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[47\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.678 ns + Longest register pin " "Info: + Longest register to pin delay is 6.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns converter:converting\|HexDisplay_output\[47\] 1 REG LCFF_X34_Y15_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y15_N29; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[47\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(2.622 ns) 6.678 ns HEXX\[47\] 2 PIN PIN_M5 0 " "Info: 2: + IC(4.056 ns) + CELL(2.622 ns) = 6.678 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'HEXX\[47\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 39.26 % ) " "Info: Total cell delay = 2.622 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 60.74 % ) " "Info: Total interconnect delay = 4.056 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } { 0.000ns 4.056ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } { 0.000ns 4.056ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "converter:converting\|HexDisplay_output\[39\] ender\[3\] fifty_MHz_int -1.346 ns register " "Info: th for register \"converter:converting\|HexDisplay_output\[39\]\" (data pin = \"ender\[3\]\", clock pin = \"fifty_MHz_int\") is -1.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_int\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns converter:converting\|HexDisplay_output\[39\] 3 REG LCFF_X35_Y16_N9 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X35_Y16_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[39\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.278 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ender\[3\] 1 PIN PIN_AE14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 5; PIN Node = 'ender\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ender[3] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.436 ns) 2.506 ns converter:converting\|Add3~129 2 COMB LCCOMB_X36_Y16_N10 1 " "Info: 2: + IC(1.071 ns) + CELL(0.436 ns) = 2.506 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 1; COMB Node = 'converter:converting\|Add3~129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ender[3] converter:converting|Add3~129 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.275 ns) 3.220 ns converter:converting\|LessThan4~341 3 COMB LCCOMB_X35_Y16_N22 4 " "Info: 3: + IC(0.439 ns) + CELL(0.275 ns) = 3.220 ns; Loc. = LCCOMB_X35_Y16_N22; Fanout = 4; COMB Node = 'converter:converting\|LessThan4~341'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { converter:converting|Add3~129 converter:converting|LessThan4~341 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.150 ns) 3.664 ns converter:converting\|display5~627 4 COMB LCCOMB_X35_Y16_N14 2 " "Info: 4: + IC(0.294 ns) + CELL(0.150 ns) = 3.664 ns; Loc. = LCCOMB_X35_Y16_N14; Fanout = 2; COMB Node = 'converter:converting\|display5~627'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { converter:converting|LessThan4~341 converter:converting|display5~627 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.194 ns converter:converting\|display5~624 5 COMB LCCOMB_X35_Y16_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.194 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 1; COMB Node = 'converter:converting\|display5~624'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { converter:converting|display5~627 converter:converting|display5~624 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.278 ns converter:converting\|HexDisplay_output\[39\] 6 REG LCFF_X35_Y16_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.278 ns; Loc. = LCFF_X35_Y16_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[39\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { converter:converting|display5~624 converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 51.87 % ) " "Info: Total cell delay = 2.219 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 48.13 % ) " "Info: Total interconnect delay = 2.059 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { ender[3] converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { ender[3] ender[3]~combout converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 1.071ns 0.439ns 0.294ns 0.255ns 0.000ns } { 0.000ns 0.999ns 0.436ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { ender[3] converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { ender[3] ender[3]~combout converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 1.071ns 0.439ns 0.294ns 0.255ns 0.000ns } { 0.000ns 0.999ns 0.436ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 17:38:15 2010 " "Info: Processing ended: Fri Jul 02 17:38:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
