#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555d63a20 .scope module, "top_tb" "top_tb" 2 25;
 .timescale -12 -12;
L_0x7f289a6f4018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e57820_0 .net/2u *"_ivl_0", 0 0, L_0x7f289a6f4018;  1 drivers
v0x555555e57920_0 .net *"_ivl_10", 0 0, L_0x555555e7c650;  1 drivers
L_0x7f289a6f53c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e579e0_0 .net/2u *"_ivl_12", 0 0, L_0x7f289a6f53c8;  1 drivers
v0x555555e57ad0_0 .net *"_ivl_15", 0 0, L_0x555555e7c6f0;  1 drivers
L_0x7f289a6f4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e57bb0_0 .net/2u *"_ivl_4", 0 0, L_0x7f289a6f4060;  1 drivers
L_0x7f289a6f5380 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555555e57ce0_0 .net/2u *"_ivl_8", 31 0, L_0x7f289a6f5380;  1 drivers
v0x555555e57dc0_0 .net "boot", 0 0, L_0x555555c438b0;  1 drivers
v0x555555e57e60_0 .var "clk", 0 0;
v0x555555e57f00_0 .var "clk_48mhz", 0 0;
v0x555555e57fa0_0 .var "crc16", 15 0;
v0x555555e58060_0 .var "crc16_invert", 0 0;
v0x555555e58120_0 .var "crc5", 4 0;
v0x555555e58200_0 .var "crc5_invert", 0 0;
v0x555555e582c0_0 .var "eop", 1 0;
v0x555555e583a0_0 .var/i "get_usb_bitstuff_count", 31 0;
v0x555555e58480_0 .var/i "i", 31 0;
v0x555555e58560_0 .net "led", 0 0, L_0x555555e6a1b0;  1 drivers
v0x555555e58630_0 .var "miso_data", 8192 0;
v0x555555e586f0_0 .var "mosi_data", 8192 0;
v0x555555e587d0_0 .var "prev_usb_p_tx", 0 0;
v0x555555e58890_0 .var "raw_usb_data", 1023 0;
v0x555555e58970_0 .var "reset", 0 0;
v0x555555e58a10_0 .var/i "send_usb_bitstuff_count", 31 0;
v0x555555e58af0_0 .var "send_usb_nrzi_state", 0 0;
v0x555555e58bb0_0 .net "spi_cs", 0 0, v0x555555e4a6d0_0;  1 drivers
v0x555555e58c50_0 .net "spi_miso", 0 0, L_0x555555e7c7e0;  1 drivers
v0x555555e58d40_0 .var "spi_miso_length", 31 0;
v0x555555e58e20_0 .net "spi_mosi", 0 0, L_0x555555e6db40;  1 drivers
v0x555555e58f10_0 .var "spi_mosi_length", 31 0;
v0x555555e58ff0_0 .net "spi_sck", 0 0, v0x555555e4af50_0;  1 drivers
v0x555555e590e0_0 .var "sync", 7 0;
v0x555555e591c0_0 .var "usb_n_rx", 0 0;
v0x555555e59260_0 .net "usb_n_tx", 0 0, L_0x555555e59af0;  1 drivers
v0x555555e59530_0 .net "usb_n_tx_raw", 0 0, v0x555555e43470_0;  1 drivers
v0x555555e595d0_0 .var "usb_p_rx", 0 0;
v0x555555e59670_0 .net "usb_p_tx", 0 0, L_0x555555e59a30;  1 drivers
v0x555555e59730_0 .net "usb_p_tx_raw", 0 0, v0x555555e43530_0;  1 drivers
v0x555555e597d0_0 .var "usb_tx_data", 1023 0;
v0x555555e598b0_0 .net "usb_tx_en", 0 0, v0x555555e436d0_0;  1 drivers
v0x555555e59950_0 .var "usb_tx_len", 10 0;
E_0x555555b678b0 .event posedge, v0x555555e4af50_0;
E_0x555555b67410 .event negedge, v0x555555e4af50_0;
L_0x555555e59a30 .functor MUXZ 1, L_0x7f289a6f4018, v0x555555e43530_0, v0x555555e436d0_0, C4<>;
L_0x555555e59af0 .functor MUXZ 1, L_0x7f289a6f4060, v0x555555e43470_0, v0x555555e436d0_0, C4<>;
L_0x555555e7c650 .cmp/eq 32, v0x555555e58d40_0, L_0x7f289a6f5380;
L_0x555555e7c6f0 .part/v v0x555555e58630_0, v0x555555e58d40_0, 1;
L_0x555555e7c7e0 .functor MUXZ 1, L_0x555555e7c6f0, L_0x7f289a6f53c8, L_0x555555e7c650, C4<>;
S_0x555555de7250 .scope task, "calc_crc16" "calc_crc16" 2 360, 2 360 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555d80cb0_0 .var "data", 511 0;
v0x555555d7bfa0_0 .var "length", 10 0;
TD_top_tb.calc_crc16 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555555e57fa0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x555555e58480_0;
    %load/vec4 v0x555555d7bfa0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555555d80cb0_0;
    %load/vec4 v0x555555e58480_0;
    %part/s 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x555555e58060_0, 0, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555e58060_0;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e58060_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
    %load/vec4 v0x555555e58060_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e57fa0_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555555e58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
S_0x555555de8dd0 .scope task, "calc_crc5" "calc_crc5" 2 298, 2 298 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555d4c060_0 .var "data", 10 0;
TD_top_tb.calc_crc5 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555555e58120_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
T_1.3 ; Top of for-loop 
    %load/vec4 v0x555555e58480_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_1.4, 5;
    %load/vec4 v0x555555d4c060_0;
    %load/vec4 v0x555555e58480_0;
    %part/s 1;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 4, 4;
    %xor;
    %store/vec4 v0x555555e58200_0, 0, 1;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58120_0, 4, 1;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58120_0, 4, 1;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e58200_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58120_0, 4, 1;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58120_0, 4, 1;
    %load/vec4 v0x555555e58200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58120_0, 4, 1;
T_1.5 ; for-loop step statement
    %load/vec4 v0x555555e58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
    %jmp T_1.3;
T_1.4 ; for-loop exit label
    %end;
S_0x555555de92a0 .scope module, "dut" "tinyfpga_bootloader" 2 81, 3 1 0, S_0x555555d63a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "usb_p_tx";
    .port_info 4 /OUTPUT 1 "usb_n_tx";
    .port_info 5 /INPUT 1 "usb_p_rx";
    .port_info 6 /INPUT 1 "usb_n_rx";
    .port_info 7 /OUTPUT 1 "usb_tx_en";
    .port_info 8 /OUTPUT 1 "led";
    .port_info 9 /OUTPUT 1 "spi_cs";
    .port_info 10 /OUTPUT 1 "spi_sck";
    .port_info 11 /OUTPUT 1 "spi_mosi";
    .port_info 12 /INPUT 1 "spi_miso";
    .port_info 13 /OUTPUT 1 "boot";
L_0x555555c438b0 .functor OR 1, v0x555555e4d320_0, v0x555555e487b0_0, C4<0>, C4<0>;
v0x555555e4b6f0_0 .net *"_ivl_0", 31 0, L_0x555555e59c20;  1 drivers
L_0x7f289a6f4138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e4b7f0_0 .net *"_ivl_11", 21 0, L_0x7f289a6f4138;  1 drivers
L_0x7f289a6f4180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x555555e4b8d0_0 .net/2u *"_ivl_12", 31 0, L_0x7f289a6f4180;  1 drivers
L_0x7f289a6f40a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e4b990_0 .net *"_ivl_3", 25 0, L_0x7f289a6f40a8;  1 drivers
L_0x7f289a6f5218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4ba70_0 .net/2u *"_ivl_38", 0 0, L_0x7f289a6f5218;  1 drivers
L_0x7f289a6f40f0 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x555555e4bb50_0 .net/2u *"_ivl_4", 31 0, L_0x7f289a6f40f0;  1 drivers
L_0x7f289a6f5260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4bc30_0 .net/2u *"_ivl_50", 0 0, L_0x7f289a6f5260;  1 drivers
L_0x7f289a6f52a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555e4bd10_0 .net/2u *"_ivl_54", 7 0, L_0x7f289a6f52a8;  1 drivers
L_0x7f289a6f52f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4bdf0_0 .net/2u *"_ivl_58", 0 0, L_0x7f289a6f52f0;  1 drivers
L_0x7f289a6f5338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4bed0_0 .net/2u *"_ivl_62", 0 0, L_0x7f289a6f5338;  1 drivers
v0x555555e4bfb0_0 .net *"_ivl_8", 31 0, L_0x555555e69ed0;  1 drivers
v0x555555e4c090_0 .net "boot", 0 0, L_0x555555c438b0;  alias, 1 drivers
v0x555555e4c150_0 .net "boot_to_user_design", 0 0, v0x555555e487b0_0;  1 drivers
v0x555555e4c1f0_0 .net "clk", 0 0, v0x555555e57e60_0;  1 drivers
v0x555555e4c290_0 .net "clk_48mhz", 0 0, v0x555555e57f00_0;  1 drivers
v0x555555e4c330_0 .var "count_down", 0 0;
v0x555555e4c3d0_0 .net "ctrl_in_ep_acked", 0 0, L_0x555555e7c4d0;  1 drivers
v0x555555e4c4a0_0 .net "ctrl_in_ep_data", 7 0, L_0x555555e6d440;  1 drivers
v0x555555e4c570_0 .net "ctrl_in_ep_data_done", 0 0, L_0x555555e6c600;  1 drivers
v0x555555e4c640_0 .net "ctrl_in_ep_data_free", 0 0, L_0x555555e7b8c0;  1 drivers
v0x555555e4c6e0_0 .net "ctrl_in_ep_data_put", 0 0, L_0x555555e6cfa0;  1 drivers
v0x555555e4c7b0_0 .net "ctrl_in_ep_grant", 0 0, L_0x555555e7b680;  1 drivers
v0x555555e4c880_0 .net "ctrl_in_ep_req", 0 0, L_0x555555e6ca60;  1 drivers
v0x555555e4c950_0 .net "ctrl_in_ep_stall", 0 0, v0x555555daecf0_0;  1 drivers
v0x555555e4ca20_0 .net "ctrl_out_ep_acked", 0 0, L_0x555555e7ad80;  1 drivers
v0x555555e4caf0_0 .net "ctrl_out_ep_data_avail", 0 0, L_0x555555e7a710;  1 drivers
v0x555555e4cb90_0 .net "ctrl_out_ep_data_get", 0 0, L_0x555555dfcb60;  1 drivers
v0x555555e4cc60_0 .net "ctrl_out_ep_grant", 0 0, L_0x555555e7a530;  1 drivers
v0x555555e4cd30_0 .net "ctrl_out_ep_req", 0 0, L_0x555555d39260;  1 drivers
v0x555555e4ce00_0 .net "ctrl_out_ep_setup", 0 0, L_0x555555e7a9c0;  1 drivers
L_0x7f289a6f41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4ced0_0 .net "ctrl_out_ep_stall", 0 0, L_0x7f289a6f41c8;  1 drivers
v0x555555e4cfa0_0 .net "dev_addr", 6 0, v0x555555db49b0_0;  1 drivers
v0x555555e4d040_0 .net "frame_index", 10 0, L_0x555555e6e070;  1 drivers
v0x555555e4d320_0 .var "host_presence_timeout", 0 0;
v0x555555e4d3c0_0 .var "host_presence_timer", 31 0;
v0x555555e4d460_0 .net "led", 0 0, L_0x555555e6a1b0;  alias, 1 drivers
v0x555555e4d500_0 .var "led_pwm", 7 0;
v0x555555e4d5a0_0 .net "nak_in_ep_acked", 0 0, L_0x555555e7c200;  1 drivers
v0x555555e4d640_0 .net "nak_in_ep_data_free", 0 0, L_0x555555e7b770;  1 drivers
v0x555555e4d6e0_0 .net "nak_in_ep_grant", 0 0, L_0x555555e7b450;  1 drivers
v0x555555e4d780_0 .var "ns_cnt", 5 0;
v0x555555e4d820_0 .net "ns_rst", 0 0, L_0x555555e69d60;  1 drivers
v0x555555e4d8e0_0 .net "out_ep_data", 7 0, v0x555555e350c0_0;  1 drivers
v0x555555e4da30_0 .var "pwm_cnt", 7 0;
v0x555555e4db10_0 .net "reset", 0 0, v0x555555e58970_0;  1 drivers
v0x555555e4dbb0_0 .net "serial_in_ep_acked", 0 0, L_0x555555e7c2f0;  1 drivers
v0x555555e4dc80_0 .net "serial_in_ep_data", 7 0, L_0x555555e6da50;  1 drivers
v0x555555e4dd50_0 .net "serial_in_ep_data_done", 0 0, v0x555555e49140_0;  1 drivers
v0x555555e4de20_0 .net "serial_in_ep_data_free", 0 0, L_0x555555e7b5e0;  1 drivers
v0x555555e4def0_0 .net "serial_in_ep_data_put", 0 0, v0x555555e49440_0;  1 drivers
v0x555555e4dfc0_0 .net "serial_in_ep_grant", 0 0, L_0x555555e7b540;  1 drivers
v0x555555e4e090_0 .net "serial_in_ep_req", 0 0, v0x555555e495c0_0;  1 drivers
L_0x7f289a6f4528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4e160_0 .net "serial_in_ep_stall", 0 0, L_0x7f289a6f4528;  1 drivers
v0x555555e4e230_0 .net "serial_out_ep_acked", 0 0, L_0x555555e7abc0;  1 drivers
v0x555555e4e300_0 .net "serial_out_ep_data_avail", 0 0, L_0x555555e7a670;  1 drivers
v0x555555e4e3d0_0 .net "serial_out_ep_data_get", 0 0, L_0x555555e6d940;  1 drivers
v0x555555e4e4a0_0 .net "serial_out_ep_grant", 0 0, L_0x555555e7a440;  1 drivers
v0x555555e4e570_0 .net "serial_out_ep_req", 0 0, L_0x555555e6d810;  1 drivers
v0x555555e4e640_0 .net "serial_out_ep_setup", 0 0, L_0x555555e7a920;  1 drivers
L_0x7f289a6f44e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e4e710_0 .net "serial_out_ep_stall", 0 0, L_0x7f289a6f44e0;  1 drivers
v0x555555e4e7e0_0 .net "sof_valid", 0 0, L_0x555555e6dfb0;  1 drivers
v0x555555e4e8b0_0 .net "spi_cs", 0 0, v0x555555e4a6d0_0;  alias, 1 drivers
v0x555555e4e980_0 .net "spi_miso", 0 0, L_0x555555e7c7e0;  alias, 1 drivers
v0x555555e4ea50_0 .net "spi_mosi", 0 0, L_0x555555e6db40;  alias, 1 drivers
v0x555555e4eb20_0 .net "spi_sck", 0 0, v0x555555e4af50_0;  alias, 1 drivers
v0x555555e4f000_0 .var "us_cnt", 9 0;
v0x555555e4f0a0_0 .net "us_rst", 0 0, L_0x555555e6a040;  1 drivers
v0x555555e4f140_0 .net "usb_n_rx", 0 0, v0x555555e591c0_0;  1 drivers
v0x555555e4f1e0_0 .net "usb_n_tx", 0 0, v0x555555e43470_0;  alias, 1 drivers
v0x555555e4f280_0 .net "usb_p_rx", 0 0, v0x555555e595d0_0;  1 drivers
v0x555555e4f320_0 .net "usb_p_tx", 0 0, v0x555555e43530_0;  alias, 1 drivers
v0x555555e4f3c0_0 .net "usb_tx_en", 0 0, v0x555555e436d0_0;  alias, 1 drivers
L_0x555555e59c20 .concat [ 6 26 0 0], v0x555555e4d780_0, L_0x7f289a6f40a8;
L_0x555555e69d60 .cmp/eq 32, L_0x555555e59c20, L_0x7f289a6f40f0;
L_0x555555e69ed0 .concat [ 10 22 0 0], v0x555555e4f000_0, L_0x7f289a6f4138;
L_0x555555e6a040 .cmp/eq 32, L_0x555555e69ed0, L_0x7f289a6f4180;
L_0x555555e6a1b0 .cmp/gt 8, v0x555555e4d500_0, v0x555555e4da30_0;
L_0x555555e7a350 .concat [ 1 1 0 0], L_0x555555d39260, L_0x555555e6d810;
L_0x555555e7a440 .part v0x555555e16a70_0, 1, 1;
L_0x555555e7a530 .part v0x555555e16a70_0, 0, 1;
L_0x555555e7a670 .part L_0x555555e71330, 1, 1;
L_0x555555e7a710 .part L_0x555555e71330, 0, 1;
L_0x555555e7a920 .part v0x555555e35580_0, 1, 1;
L_0x555555e7a9c0 .part v0x555555e35580_0, 0, 1;
L_0x555555e7aad0 .concat [ 1 1 0 0], L_0x555555dfcb60, L_0x555555e6d940;
L_0x555555e7abc0 .part v0x555555e35020_0, 1, 1;
L_0x555555e7ad80 .part v0x555555e35020_0, 0, 1;
L_0x555555e7b280 .concat [ 1 1 1 0], L_0x555555e6ca60, v0x555555e495c0_0, L_0x7f289a6f5218;
L_0x555555e7b450 .part v0x555555b60660_0, 2, 1;
L_0x555555e7b540 .part v0x555555b60660_0, 1, 1;
L_0x555555e7b680 .part v0x555555b60660_0, 0, 1;
L_0x555555e7b770 .part v0x555555b560e0_0, 2, 1;
L_0x555555e7b5e0 .part v0x555555b560e0_0, 1, 1;
L_0x555555e7b8c0 .part v0x555555b560e0_0, 0, 1;
L_0x555555e7bab0 .concat [ 1 1 1 0], L_0x555555e6cfa0, v0x555555e49440_0, L_0x7f289a6f5260;
L_0x555555e7bbf0 .concat [ 8 8 8 0], L_0x555555e6d440, L_0x555555e6da50, L_0x7f289a6f52a8;
L_0x555555e7be00 .concat [ 1 1 1 0], L_0x555555e6c600, v0x555555e49140_0, L_0x7f289a6f52f0;
L_0x555555e7bf90 .concat [ 1 1 1 0], v0x555555daecf0_0, L_0x7f289a6f4528, L_0x7f289a6f5338;
L_0x555555e7c200 .part v0x555555c7a350_0, 2, 1;
L_0x555555e7c2f0 .part v0x555555c7a350_0, 1, 1;
L_0x555555e7c4d0 .part v0x555555c7a350_0, 0, 1;
S_0x555555d74390 .scope module, "ctrl_ep_inst" "usb_serial_ctrl_ep" 3 139, 4 1 0, S_0x555555de92a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "dev_addr";
    .port_info 3 /OUTPUT 1 "out_ep_req";
    .port_info 4 /INPUT 1 "out_ep_grant";
    .port_info 5 /INPUT 1 "out_ep_data_avail";
    .port_info 6 /INPUT 1 "out_ep_setup";
    .port_info 7 /OUTPUT 1 "out_ep_data_get";
    .port_info 8 /INPUT 8 "out_ep_data";
    .port_info 9 /OUTPUT 1 "out_ep_stall";
    .port_info 10 /INPUT 1 "out_ep_acked";
    .port_info 11 /OUTPUT 1 "in_ep_req";
    .port_info 12 /INPUT 1 "in_ep_grant";
    .port_info 13 /INPUT 1 "in_ep_data_free";
    .port_info 14 /OUTPUT 1 "in_ep_data_put";
    .port_info 15 /OUTPUT 8 "in_ep_data";
    .port_info 16 /OUTPUT 1 "in_ep_data_done";
    .port_info 17 /OUTPUT 1 "in_ep_stall";
    .port_info 18 /INPUT 1 "in_ep_acked";
P_0x555555dfedd0 .param/l "DATA_IN" 1 4 35, +C4<00000000000000000000000000000010>;
P_0x555555dfee10 .param/l "DATA_OUT" 1 4 36, +C4<00000000000000000000000000000011>;
P_0x555555dfee50 .param/l "IDLE" 1 4 33, +C4<00000000000000000000000000000000>;
P_0x555555dfee90 .param/l "SETUP" 1 4 34, +C4<00000000000000000000000000000001>;
P_0x555555dfeed0 .param/l "STATUS_IN" 1 4 37, +C4<00000000000000000000000000000100>;
P_0x555555dfef10 .param/l "STATUS_OUT" 1 4 38, +C4<00000000000000000000000000000101>;
L_0x555555d39260 .functor BUFZ 1, L_0x555555e7a710, C4<0>, C4<0>, C4<0>;
L_0x555555dfcb60 .functor BUFZ 1, L_0x555555e7a710, C4<0>, C4<0>, C4<0>;
L_0x555555e6b1d0 .functor AND 1, L_0x555555c238d0, L_0x555555e7a9c0, C4<1>, C4<1>;
L_0x555555e6b400 .functor AND 1, L_0x555555e6b2c0, L_0x555555e6b560, C4<1>, C4<1>;
L_0x555555e6b810 .functor AND 1, L_0x555555e6b2c0, L_0x555555e6b770, C4<1>, C4<1>;
L_0x555555e6be90 .functor OR 1, L_0x555555e6bb20, L_0x555555e6bda0, C4<0>, C4<0>;
L_0x555555e6c4f0 .functor AND 1, L_0x555555e6c140, L_0x555555e6c2f0, C4<1>, C4<1>;
L_0x555555e6c600 .functor OR 1, L_0x555555e6c4f0, v0x555555d3d150_0, C4<0>, C4<0>;
L_0x555555e6ca60 .functor AND 1, L_0x555555e6c850, L_0x555555e6bff0, C4<1>, C4<1>;
L_0x555555e6cee0 .functor AND 1, L_0x555555e6ccc0, L_0x555555e6bff0, C4<1>, C4<1>;
L_0x555555e6cfa0 .functor AND 1, L_0x555555e6cee0, L_0x555555e7b8c0, C4<1>, C4<1>;
L_0x555555e6d440 .functor BUFZ 8, L_0x555555e6d170, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555dc7960_0 .net *"_ivl_101", 0 0, L_0x555555e6cee0;  1 drivers
v0x555555dc7a20_0 .net *"_ivl_104", 7 0, L_0x555555e6d170;  1 drivers
v0x555555dc6790_0 .net *"_ivl_106", 9 0, L_0x555555e6d210;  1 drivers
L_0x7f289a6f4498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555dc6850_0 .net *"_ivl_109", 2 0, L_0x7f289a6f4498;  1 drivers
v0x555555dd2ca0_0 .net *"_ivl_14", 7 0, L_0x555555e6a560;  1 drivers
v0x555555dd2d80_0 .net *"_ivl_17", 7 0, L_0x555555e6a660;  1 drivers
v0x555555dcd210_0 .net *"_ivl_22", 7 0, L_0x555555e6a8d0;  1 drivers
v0x555555dcd2d0_0 .net *"_ivl_25", 7 0, L_0x555555e6a9b0;  1 drivers
v0x555555dcf4e0_0 .net *"_ivl_30", 7 0, L_0x555555e6ac40;  1 drivers
v0x555555dcf5c0_0 .net *"_ivl_33", 7 0, L_0x555555e6ace0;  1 drivers
L_0x7f289a6f4210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555daacd0_0 .net/2u *"_ivl_40", 15 0, L_0x7f289a6f4210;  1 drivers
v0x555555daad90_0 .net *"_ivl_45", 0 0, L_0x555555e6b470;  1 drivers
v0x555555dabff0_0 .net *"_ivl_47", 0 0, L_0x555555e6b560;  1 drivers
v0x555555dac0b0_0 .net *"_ivl_51", 0 0, L_0x555555e6b770;  1 drivers
v0x555555dab5f0_0 .net *"_ivl_54", 7 0, L_0x555555e6b910;  1 drivers
L_0x7f289a6f4258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555dab6d0_0 .net *"_ivl_57", 0 0, L_0x7f289a6f4258;  1 drivers
v0x555555da29f0_0 .net *"_ivl_58", 0 0, L_0x555555e6bb20;  1 drivers
v0x555555da2a90_0 .net *"_ivl_60", 15 0, L_0x555555e6bbc0;  1 drivers
L_0x7f289a6f42a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555d99740_0 .net *"_ivl_63", 7 0, L_0x7f289a6f42a0;  1 drivers
v0x555555d99800_0 .net *"_ivl_64", 0 0, L_0x555555e6bda0;  1 drivers
v0x555555d9aba0_0 .net *"_ivl_70", 31 0, L_0x555555e6c250;  1 drivers
L_0x7f289a6f42e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d9ac60_0 .net *"_ivl_73", 25 0, L_0x7f289a6f42e8;  1 drivers
L_0x7f289a6f4330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d86540_0 .net/2u *"_ivl_74", 31 0, L_0x7f289a6f4330;  1 drivers
v0x555555d86620_0 .net *"_ivl_76", 0 0, L_0x555555e6c2f0;  1 drivers
v0x555555d86eb0_0 .net *"_ivl_79", 0 0, L_0x555555e6c4f0;  1 drivers
v0x555555d86f70_0 .net *"_ivl_82", 31 0, L_0x555555e6c710;  1 drivers
L_0x7f289a6f4378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d37c30_0 .net *"_ivl_85", 25 0, L_0x7f289a6f4378;  1 drivers
L_0x7f289a6f43c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d37d10_0 .net/2u *"_ivl_86", 31 0, L_0x7f289a6f43c0;  1 drivers
v0x555555d36910_0 .net *"_ivl_88", 0 0, L_0x555555e6c850;  1 drivers
v0x555555d369d0_0 .net *"_ivl_92", 31 0, L_0x555555e6cc20;  1 drivers
L_0x7f289a6f4408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d623a0_0 .net *"_ivl_95", 25 0, L_0x7f289a6f4408;  1 drivers
L_0x7f289a6f4450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d62480_0 .net/2u *"_ivl_96", 31 0, L_0x7f289a6f4450;  1 drivers
v0x555555d740b0_0 .net *"_ivl_98", 0 0, L_0x555555e6ccc0;  1 drivers
v0x555555d74150_0 .net "all_data_sent", 0 0, L_0x555555e6be90;  1 drivers
v0x555555dead10_0 .net "bRequest", 7 0, L_0x555555e6a4c0;  1 drivers
v0x555555deadd0_0 .net "bmRequestType", 7 0, L_0x555555e6a420;  1 drivers
v0x555555dcb0c0_0 .var "bytes_sent", 7 0;
v0x555555dcb1a0_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555dc4190_0 .var "ctrl_xfr_state", 5 0;
v0x555555dc4270_0 .var "ctrl_xfr_state_next", 5 0;
v0x555555dc2b20_0 .var "data_stage_end", 0 0;
v0x555555dc2be0_0 .net "dev_addr", 6 0, v0x555555db49b0_0;  alias, 1 drivers
v0x555555db49b0_0 .var "dev_addr_i", 6 0;
v0x555555db4a90 .array "ep_rom", 0 255, 7 0;
v0x555555db39b0_0 .net "has_data_stage", 0 0, L_0x555555e6b2c0;  1 drivers
v0x555555db3a70_0 .net "in_data_stage", 0 0, L_0x555555e6b810;  1 drivers
v0x555555db26b0_0 .net "in_data_transfer_done", 0 0, L_0x555555e6c140;  1 drivers
v0x555555db2750_0 .net "in_ep_acked", 0 0, L_0x555555e7c4d0;  alias, 1 drivers
v0x555555db1320_0 .net "in_ep_data", 7 0, L_0x555555e6d440;  alias, 1 drivers
v0x555555db1400_0 .net "in_ep_data_done", 0 0, L_0x555555e6c600;  alias, 1 drivers
v0x555555db0cd0_0 .net "in_ep_data_free", 0 0, L_0x555555e7b8c0;  alias, 1 drivers
v0x555555db0d90_0 .net "in_ep_data_put", 0 0, L_0x555555e6cfa0;  alias, 1 drivers
v0x555555dafd70_0 .net "in_ep_grant", 0 0, L_0x555555e7b680;  alias, 1 drivers
v0x555555dafe30_0 .net "in_ep_req", 0 0, L_0x555555e6ca60;  alias, 1 drivers
v0x555555daecf0_0 .var "in_ep_stall", 0 0;
v0x555555daedb0_0 .net "more_data_to_send", 0 0, L_0x555555e6bff0;  1 drivers
v0x555555db7380_0 .var "new_dev_addr", 6 0;
v0x555555db7460_0 .net "out_data_stage", 0 0, L_0x555555e6b400;  1 drivers
v0x555555d8f720_0 .net "out_ep_acked", 0 0, L_0x555555e7ad80;  alias, 1 drivers
v0x555555d8f7e0_0 .net "out_ep_data", 7 0, v0x555555e350c0_0;  alias, 1 drivers
v0x555555d8c9e0_0 .net "out_ep_data_avail", 0 0, L_0x555555e7a710;  alias, 1 drivers
v0x555555d8ca80_0 .net "out_ep_data_get", 0 0, L_0x555555dfcb60;  alias, 1 drivers
v0x555555d8bb60_0 .var "out_ep_data_valid", 0 0;
v0x555555d8bc20_0 .net "out_ep_grant", 0 0, L_0x555555e7a530;  alias, 1 drivers
v0x555555d8ac30_0 .net "out_ep_req", 0 0, L_0x555555d39260;  alias, 1 drivers
v0x555555d8acf0_0 .net "out_ep_setup", 0 0, L_0x555555e7a9c0;  alias, 1 drivers
v0x555555d89bb0_0 .net "out_ep_stall", 0 0, L_0x7f289a6f41c8;  alias, 1 drivers
v0x555555d89c70_0 .net "pkt_end", 0 0, L_0x555555e06d00;  1 drivers
v0x555555d48bc0_0 .net "pkt_start", 0 0, L_0x555555c238d0;  1 drivers
v0x555555d48c60 .array "raw_setup_data", 0 7, 9 0;
v0x555555d477d0_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
v0x555555d47890_0 .var "rom_addr", 6 0;
v0x555555d3d4c0_0 .var "rom_length", 6 0;
v0x555555d3d5a0_0 .var "save_dev_addr", 0 0;
v0x555555d3d150_0 .var "send_zero_length_data_pkt", 0 0;
v0x555555d3d210_0 .var "setup_data_addr", 3 0;
v0x555555d3ade0_0 .net "setup_pkt_start", 0 0, L_0x555555e6b1d0;  1 drivers
v0x555555d3aea0_0 .var "setup_stage_end", 0 0;
v0x555555dd1ef0_0 .var "status_stage_end", 0 0;
v0x555555dd1fb0_0 .net "wIndex", 15 0, L_0x555555e6aa80;  1 drivers
v0x555555d8fab0_0 .net "wLength", 15 0, L_0x555555e6ae10;  1 drivers
v0x555555d8fb90_0 .net "wValue", 15 0, L_0x555555e6a760;  1 drivers
E_0x555555b67c60/0 .event anyedge, v0x555555dc4190_0, v0x555555d3ade0_0, v0x555555dfe480_0, v0x555555db3a70_0;
E_0x555555b67c60/1 .event anyedge, v0x555555db7460_0, v0x555555daecf0_0, v0x555555db2750_0, v0x555555d39370_0;
E_0x555555b67c60/2 .event anyedge, v0x555555d8f720_0;
E_0x555555b67c60 .event/or E_0x555555b67c60/0, E_0x555555b67c60/1, E_0x555555b67c60/2;
v0x555555d48c60_0 .array/port v0x555555d48c60, 0;
L_0x555555e6a420 .part v0x555555d48c60_0, 0, 8;
v0x555555d48c60_1 .array/port v0x555555d48c60, 1;
L_0x555555e6a4c0 .part v0x555555d48c60_1, 0, 8;
v0x555555d48c60_3 .array/port v0x555555d48c60, 3;
L_0x555555e6a560 .part v0x555555d48c60_3, 0, 8;
v0x555555d48c60_2 .array/port v0x555555d48c60, 2;
L_0x555555e6a660 .part v0x555555d48c60_2, 0, 8;
L_0x555555e6a760 .concat [ 8 8 0 0], L_0x555555e6a660, L_0x555555e6a560;
v0x555555d48c60_5 .array/port v0x555555d48c60, 5;
L_0x555555e6a8d0 .part v0x555555d48c60_5, 0, 8;
v0x555555d48c60_4 .array/port v0x555555d48c60, 4;
L_0x555555e6a9b0 .part v0x555555d48c60_4, 0, 8;
L_0x555555e6aa80 .concat [ 8 8 0 0], L_0x555555e6a9b0, L_0x555555e6a8d0;
v0x555555d48c60_7 .array/port v0x555555d48c60, 7;
L_0x555555e6ac40 .part v0x555555d48c60_7, 0, 8;
v0x555555d48c60_6 .array/port v0x555555d48c60, 6;
L_0x555555e6ace0 .part v0x555555d48c60_6, 0, 8;
L_0x555555e6ae10 .concat [ 8 8 0 0], L_0x555555e6ace0, L_0x555555e6ac40;
L_0x555555e6b2c0 .cmp/ne 16, L_0x555555e6ae10, L_0x7f289a6f4210;
L_0x555555e6b470 .part L_0x555555e6a420, 7, 1;
L_0x555555e6b560 .reduce/nor L_0x555555e6b470;
L_0x555555e6b770 .part L_0x555555e6a420, 7, 1;
L_0x555555e6b910 .concat [ 7 1 0 0], v0x555555d3d4c0_0, L_0x7f289a6f4258;
L_0x555555e6bb20 .cmp/ge 8, v0x555555dcb0c0_0, L_0x555555e6b910;
L_0x555555e6bbc0 .concat [ 8 8 0 0], v0x555555dcb0c0_0, L_0x7f289a6f42a0;
L_0x555555e6bda0 .cmp/ge 16, L_0x555555e6bbc0, L_0x555555e6ae10;
L_0x555555e6bff0 .reduce/nor L_0x555555e6be90;
L_0x555555e6c250 .concat [ 6 26 0 0], v0x555555dc4190_0, L_0x7f289a6f42e8;
L_0x555555e6c2f0 .cmp/eq 32, L_0x555555e6c250, L_0x7f289a6f4330;
L_0x555555e6c710 .concat [ 6 26 0 0], v0x555555dc4190_0, L_0x7f289a6f4378;
L_0x555555e6c850 .cmp/eq 32, L_0x555555e6c710, L_0x7f289a6f43c0;
L_0x555555e6cc20 .concat [ 6 26 0 0], v0x555555dc4190_0, L_0x7f289a6f4408;
L_0x555555e6ccc0 .cmp/eq 32, L_0x555555e6cc20, L_0x7f289a6f4450;
L_0x555555e6d170 .array/port v0x555555db4a90, L_0x555555e6d210;
L_0x555555e6d210 .concat [ 7 3 0 0], v0x555555d47890_0, L_0x7f289a6f4498;
S_0x555555d626b0 .scope module, "detect_in_data_transfer_done" "rising_edge_detector" 4 111, 5 1 0, S_0x555555d74390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555e6c140 .functor AND 1, L_0x555555e6bcb0, L_0x555555e6be90, C4<1>, C4<1>;
v0x555555d53ce0_0 .net *"_ivl_1", 0 0, L_0x555555e6bcb0;  1 drivers
v0x555555d38820_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555d39370_0 .net "in", 0 0, L_0x555555e6be90;  alias, 1 drivers
v0x555555d27540_0 .var "in_q", 0 0;
v0x555555d27600_0 .net "out", 0 0, L_0x555555e6c140;  alias, 1 drivers
E_0x555555b676a0 .event posedge, v0x555555d38820_0;
L_0x555555e6bcb0 .reduce/nor v0x555555d27540_0;
S_0x555555d63590 .scope module, "detect_pkt_end" "falling_edge_detector" 4 81, 5 15 0, S_0x555555d74390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555e06d00 .functor AND 1, v0x555555dff370_0, L_0x555555e6b040, C4<1>, C4<1>;
v0x555555dff890_0 .net *"_ivl_1", 0 0, L_0x555555e6b040;  1 drivers
v0x555555dff970_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555dff2a0_0 .net "in", 0 0, L_0x555555e7a710;  alias, 1 drivers
v0x555555dff370_0 .var "in_q", 0 0;
v0x555555dfe480_0 .net "out", 0 0, L_0x555555e06d00;  alias, 1 drivers
L_0x555555e6b040 .reduce/nor L_0x555555e7a710;
S_0x555555dfd3c0 .scope module, "detect_pkt_start" "rising_edge_detector" 4 75, 5 1 0, S_0x555555d74390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555c238d0 .functor AND 1, L_0x555555e6af00, L_0x555555e7a710, C4<1>, C4<1>;
v0x555555de2dc0_0 .net *"_ivl_1", 0 0, L_0x555555e6af00;  1 drivers
v0x555555de6dc0_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555de3e10_0 .net "in", 0 0, L_0x555555e7a710;  alias, 1 drivers
v0x555555de3eb0_0 .var "in_q", 0 0;
v0x555555debce0_0 .net "out", 0 0, L_0x555555c238d0;  alias, 1 drivers
L_0x555555e6af00 .reduce/nor v0x555555de3eb0_0;
S_0x555555e0ab60 .scope module, "usb_fs_pe_inst" "usb_fs_pe" 3 207, 6 1 0, S_0x555555de92a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "dev_addr";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "out_ep_req";
    .port_info 5 /OUTPUT 2 "out_ep_grant";
    .port_info 6 /OUTPUT 2 "out_ep_data_avail";
    .port_info 7 /OUTPUT 2 "out_ep_setup";
    .port_info 8 /INPUT 2 "out_ep_data_get";
    .port_info 9 /OUTPUT 8 "out_ep_data";
    .port_info 10 /INPUT 2 "out_ep_stall";
    .port_info 11 /OUTPUT 2 "out_ep_acked";
    .port_info 12 /INPUT 3 "in_ep_req";
    .port_info 13 /OUTPUT 3 "in_ep_grant";
    .port_info 14 /OUTPUT 3 "in_ep_data_free";
    .port_info 15 /INPUT 3 "in_ep_data_put";
    .port_info 16 /INPUT 24 "in_ep_data";
    .port_info 17 /INPUT 3 "in_ep_data_done";
    .port_info 18 /INPUT 3 "in_ep_stall";
    .port_info 19 /OUTPUT 3 "in_ep_acked";
    .port_info 20 /OUTPUT 1 "sof_valid";
    .port_info 21 /OUTPUT 11 "frame_index";
    .port_info 22 /OUTPUT 1 "usb_p_tx";
    .port_info 23 /OUTPUT 1 "usb_n_tx";
    .port_info 24 /INPUT 1 "usb_p_rx";
    .port_info 25 /INPUT 1 "usb_n_rx";
    .port_info 26 /OUTPUT 1 "usb_tx_en";
P_0x555555dfcad0 .param/l "NUM_IN_EPS" 0 6 3, C4<00011>;
P_0x555555dfcb10 .param/l "NUM_OUT_EPS" 0 6 2, C4<00010>;
L_0x555555e6de10 .functor AND 1, L_0x555555e77c50, L_0x555555e775a0, C4<1>, C4<1>;
L_0x555555e6dfb0 .functor AND 1, L_0x555555e6de10, L_0x555555e6de80, C4<1>, C4<1>;
L_0x555555e6e070 .functor BUFZ 11, L_0x555555e78330, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x555555e44f10_0 .net *"_ivl_1", 0 0, L_0x555555e6de10;  1 drivers
L_0x7f289a6f45b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x555555e44ff0_0 .net/2u *"_ivl_2", 3 0, L_0x7f289a6f45b8;  1 drivers
v0x555555e450d0_0 .net *"_ivl_4", 0 0, L_0x555555e6de80;  1 drivers
v0x555555e45170_0 .net "arb_in_ep_data", 7 0, v0x555555d50100_0;  1 drivers
v0x555555e45280_0 .net "bit_strobe", 0 0, L_0x555555e753d0;  1 drivers
v0x555555e453c0_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e45460_0 .net "clk_48mhz", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e45500_0 .net "dev_addr", 6 0, v0x555555db49b0_0;  alias, 1 drivers
v0x555555e455c0_0 .net "frame_index", 10 0, L_0x555555e6e070;  alias, 1 drivers
v0x555555e456a0_0 .net "in_ep_acked", 2 0, v0x555555c7a350_0;  1 drivers
v0x555555e45760_0 .net "in_ep_data", 23 0, L_0x555555e7bbf0;  1 drivers
v0x555555e45800_0 .net "in_ep_data_done", 2 0, L_0x555555e7be00;  1 drivers
v0x555555e458a0_0 .net "in_ep_data_free", 2 0, v0x555555b560e0_0;  1 drivers
v0x555555e45940_0 .net "in_ep_data_put", 2 0, L_0x555555e7bab0;  1 drivers
v0x555555e459e0_0 .net "in_ep_grant", 2 0, v0x555555b60660_0;  1 drivers
v0x555555e45ab0_0 .net "in_ep_req", 2 0, L_0x555555e7b280;  1 drivers
v0x555555e45b80_0 .net "in_ep_stall", 2 0, L_0x555555e7bf90;  1 drivers
v0x555555e45c50_0 .net "in_tx_pid", 3 0, v0x555555e160d0_0;  1 drivers
v0x555555e45cf0_0 .net "in_tx_pkt_start", 0 0, v0x555555e16270_0;  1 drivers
v0x555555e45de0_0 .net "out_ep_acked", 1 0, v0x555555e35020_0;  1 drivers
v0x555555e45ea0_0 .net "out_ep_data", 7 0, v0x555555e350c0_0;  alias, 1 drivers
v0x555555e45f90_0 .net "out_ep_data_avail", 1 0, L_0x555555e71330;  1 drivers
v0x555555e46050_0 .net "out_ep_data_get", 1 0, L_0x555555e7aad0;  1 drivers
v0x555555e460f0_0 .net "out_ep_grant", 1 0, v0x555555e16a70_0;  1 drivers
v0x555555e461c0_0 .net "out_ep_req", 1 0, L_0x555555e7a350;  1 drivers
v0x555555e46290_0 .net "out_ep_setup", 1 0, v0x555555e35580_0;  1 drivers
L_0x7f289a6f5410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e46360_0 .net "out_ep_stall", 1 0, L_0x7f289a6f5410;  1 drivers
v0x555555e46430_0 .net "out_tx_pid", 3 0, v0x555555e36530_0;  1 drivers
v0x555555e46520_0 .net "out_tx_pkt_start", 0 0, v0x555555e366a0_0;  1 drivers
v0x555555e46610_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
v0x555555e466b0_0 .net "rx_addr", 6 0, L_0x555555e78100;  1 drivers
v0x555555e46770_0 .net "rx_data", 7 0, L_0x555555e788e0;  1 drivers
v0x555555e46830_0 .net "rx_data_put", 0 0, L_0x555555e78820;  1 drivers
v0x555555e468d0_0 .net "rx_endp", 3 0, L_0x555555e781a0;  1 drivers
v0x555555e46990_0 .net "rx_frame_num", 10 0, L_0x555555e78330;  1 drivers
v0x555555e46a50_0 .net "rx_pid", 3 0, L_0x555555e77f30;  1 drivers
v0x555555e46b10_0 .net "rx_pkt_end", 0 0, L_0x555555e77c50;  1 drivers
v0x555555e46bb0_0 .net "rx_pkt_start", 0 0, L_0x555555e77940;  1 drivers
v0x555555e46ce0_0 .net "rx_pkt_valid", 0 0, L_0x555555e775a0;  1 drivers
v0x555555e46e10_0 .net "sof_valid", 0 0, L_0x555555e6dfb0;  alias, 1 drivers
v0x555555e46ed0_0 .net "tx_data", 7 0, v0x555555e0cd80_0;  1 drivers
v0x555555e46f90_0 .net "tx_data_avail", 0 0, L_0x555555e707e0;  1 drivers
v0x555555e47030_0 .net "tx_data_get", 0 0, L_0x555555e793c0;  1 drivers
v0x555555e470d0_0 .net "tx_pid", 3 0, L_0x555555e78c90;  1 drivers
v0x555555e47190_0 .net "tx_pkt_end", 0 0, L_0x555555e7a020;  1 drivers
v0x555555e472c0_0 .net "tx_pkt_start", 0 0, L_0x555555e78b90;  1 drivers
v0x555555e47360_0 .net "usb_n_rx", 0 0, v0x555555e591c0_0;  alias, 1 drivers
v0x555555e47400_0 .net "usb_n_tx", 0 0, v0x555555e43470_0;  alias, 1 drivers
v0x555555e474a0_0 .net "usb_p_rx", 0 0, v0x555555e595d0_0;  alias, 1 drivers
v0x555555e47540_0 .net "usb_p_tx", 0 0, v0x555555e43530_0;  alias, 1 drivers
v0x555555e47610_0 .net "usb_tx_en", 0 0, v0x555555e436d0_0;  alias, 1 drivers
L_0x555555e6de80 .cmp/eq 4, L_0x555555e77f30, L_0x7f289a6f45b8;
S_0x555555dfba10 .scope module, "usb_fs_in_arb_inst" "usb_fs_in_arb" 6 104, 7 1 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in_ep_req";
    .port_info 1 /OUTPUT 3 "in_ep_grant";
    .port_info 2 /INPUT 24 "in_ep_data";
    .port_info 3 /OUTPUT 8 "arb_in_ep_data";
P_0x555555dfbbf0 .param/l "NUM_IN_EPS" 0 7 2, C4<00011>;
v0x555555d50100_0 .var "arb_in_ep_data", 7 0;
v0x555555b60400_0 .var "grant", 0 0;
v0x555555b604c0_0 .var/i "i", 31 0;
v0x555555b60580_0 .net "in_ep_data", 23 0, L_0x555555e7bbf0;  alias, 1 drivers
v0x555555b60660_0 .var "in_ep_grant", 2 0;
v0x555555b5eaf0_0 .net "in_ep_req", 2 0, L_0x555555e7b280;  alias, 1 drivers
E_0x555555b678f0 .event anyedge, v0x555555b5eaf0_0, v0x555555b60400_0, v0x555555b60580_0;
S_0x555555b5ec50 .scope module, "usb_fs_in_pe_inst" "usb_fs_in_pe" 6 124, 8 2 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 3 "in_ep_data_free";
    .port_info 5 /INPUT 3 "in_ep_data_put";
    .port_info 6 /INPUT 8 "in_ep_data";
    .port_info 7 /INPUT 3 "in_ep_data_done";
    .port_info 8 /INPUT 3 "in_ep_stall";
    .port_info 9 /OUTPUT 3 "in_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /OUTPUT 1 "tx_pkt_start";
    .port_info 18 /INPUT 1 "tx_pkt_end";
    .port_info 19 /OUTPUT 4 "tx_pid";
    .port_info 20 /OUTPUT 1 "tx_data_avail";
    .port_info 21 /INPUT 1 "tx_data_get";
    .port_info 22 /OUTPUT 8 "tx_data";
P_0x555555e09220 .param/l "GETTING_PKT" 1 8 70, +C4<00000000000000000000000000000010>;
P_0x555555e09260 .param/l "IDLE" 1 8 79, +C4<00000000000000000000000000000000>;
P_0x555555e092a0 .param/l "MAX_IN_PACKET_SIZE" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x555555e092e0 .param/l "NUM_IN_EPS" 0 8 3, C4<00011>;
P_0x555555e09320 .param/l "PUTTING_PKT" 1 8 69, +C4<00000000000000000000000000000001>;
P_0x555555e09360 .param/l "RCVD_IN" 1 8 80, +C4<00000000000000000000000000000001>;
P_0x555555e093a0 .param/l "READY_FOR_PKT" 1 8 68, +C4<00000000000000000000000000000000>;
P_0x555555e093e0 .param/l "SEND_DATA" 1 8 81, +C4<00000000000000000000000000000010>;
P_0x555555e09420 .param/l "STALL" 1 8 71, +C4<00000000000000000000000000000011>;
P_0x555555e09460 .param/l "WAIT_ACK" 1 8 82, +C4<00000000000000000000000000000011>;
L_0x555555e6e260 .functor BUFZ 2, L_0x555555e6e1c0, C4<00>, C4<00>, C4<00>;
L_0x555555e6e8b0 .functor AND 1, L_0x555555e77c50, L_0x555555e775a0, C4<1>, C4<1>;
L_0x555555e6eb50 .functor AND 1, L_0x555555e6e8b0, L_0x555555e6ea10, C4<1>, C4<1>;
L_0x555555e6edf0 .functor AND 1, L_0x555555e6eb50, L_0x555555e6ec60, C4<1>, C4<1>;
L_0x555555e6f140 .functor AND 1, L_0x555555e6edf0, L_0x555555e6ef90, C4<1>, C4<1>;
L_0x555555e6f0d0 .functor AND 1, L_0x555555e6f140, L_0x555555e6f2f0, C4<1>, C4<1>;
L_0x555555e6f800 .functor AND 1, L_0x555555e6f140, L_0x555555e6f630, C4<1>, C4<1>;
L_0x555555e6f8c0 .functor AND 1, L_0x555555e77c50, L_0x555555e775a0, C4<1>, C4<1>;
L_0x555555e6fb80 .functor AND 1, L_0x555555e6f8c0, L_0x555555e6f980, C4<1>, C4<1>;
L_0x555555e70010 .functor BUFZ 6, L_0x555555e6fd30, C4<000000>, C4<000000>, C4<000000>;
L_0x555555e70290 .functor BUFZ 6, L_0x555555e70130, C4<000000>, C4<000000>, C4<000000>;
L_0x555555e70660 .functor AND 1, L_0x555555e70420, L_0x555555e6fe70, C4<1>, C4<1>;
L_0x555555e707e0 .functor BUFZ 1, L_0x555555e70660, C4<0>, C4<0>, C4<0>;
v0x555555b7f990_0 .net *"_ivl_0", 1 0, L_0x555555e6e1c0;  1 drivers
v0x555555b7fa70_0 .net *"_ivl_10", 5 0, L_0x555555e6e5a0;  1 drivers
v0x555555b7fb50_0 .net *"_ivl_13", 4 0, L_0x555555e6e690;  1 drivers
v0x555555b7fc40_0 .net *"_ivl_17", 0 0, L_0x555555e6e8b0;  1 drivers
v0x555555b839c0_0 .net *"_ivl_19", 1 0, L_0x555555e6e920;  1 drivers
L_0x7f289a6f4600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555b83af0_0 .net/2u *"_ivl_20", 1 0, L_0x7f289a6f4600;  1 drivers
v0x555555b83bd0_0 .net *"_ivl_22", 0 0, L_0x555555e6ea10;  1 drivers
v0x555555b83c90_0 .net *"_ivl_25", 0 0, L_0x555555e6eb50;  1 drivers
v0x555555b83d50_0 .net *"_ivl_26", 0 0, L_0x555555e6ec60;  1 drivers
v0x555555bb1410_0 .net *"_ivl_29", 0 0, L_0x555555e6edf0;  1 drivers
v0x555555bb14d0_0 .net *"_ivl_30", 4 0, L_0x555555e6ee60;  1 drivers
L_0x7f289a6f4648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555bb15b0_0 .net *"_ivl_33", 0 0, L_0x7f289a6f4648;  1 drivers
L_0x7f289a6f4690 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555555bb1690_0 .net/2u *"_ivl_34", 4 0, L_0x7f289a6f4690;  1 drivers
v0x555555bb1770_0 .net *"_ivl_36", 0 0, L_0x555555e6ef90;  1 drivers
v0x555555bb4500_0 .net *"_ivl_4", 5 0, L_0x555555e6e2d0;  1 drivers
v0x555555bb45e0_0 .net *"_ivl_41", 1 0, L_0x555555e6f250;  1 drivers
L_0x7f289a6f46d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555bb46c0_0 .net/2u *"_ivl_42", 1 0, L_0x7f289a6f46d8;  1 drivers
v0x555555bb47a0_0 .net *"_ivl_44", 0 0, L_0x555555e6f2f0;  1 drivers
v0x555555bb4860_0 .net *"_ivl_49", 1 0, L_0x555555e6f590;  1 drivers
L_0x7f289a6f4720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555555be6490_0 .net/2u *"_ivl_50", 1 0, L_0x7f289a6f4720;  1 drivers
v0x555555be6570_0 .net *"_ivl_52", 0 0, L_0x555555e6f630;  1 drivers
v0x555555be6630_0 .net *"_ivl_57", 0 0, L_0x555555e6f8c0;  1 drivers
L_0x7f289a6f4768 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555555be66f0_0 .net/2u *"_ivl_58", 3 0, L_0x7f289a6f4768;  1 drivers
v0x555555be67d0_0 .net *"_ivl_60", 0 0, L_0x555555e6f980;  1 drivers
v0x555555be6890_0 .net *"_ivl_64", 5 0, L_0x555555e6fc90;  1 drivers
v0x555555bf7d40_0 .net *"_ivl_66", 5 0, L_0x555555e6fdd0;  1 drivers
v0x555555bf7e00_0 .net *"_ivl_7", 4 0, L_0x555555e6e370;  1 drivers
v0x555555bf7ee0_0 .net *"_ivl_70", 5 0, L_0x555555e6fd30;  1 drivers
v0x555555bf7fc0_0 .net *"_ivl_74", 5 0, L_0x555555e70130;  1 drivers
v0x555555bf80a0_0 .net *"_ivl_78", 31 0, L_0x555555e70300;  1 drivers
L_0x7f289a6f47b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c20a50_0 .net *"_ivl_81", 29 0, L_0x7f289a6f47b0;  1 drivers
L_0x7f289a6f47f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555c20b30_0 .net/2u *"_ivl_82", 31 0, L_0x7f289a6f47f8;  1 drivers
v0x555555c20c10_0 .net *"_ivl_84", 0 0, L_0x555555e70420;  1 drivers
v0x555555c20cd0_0 .net "ack_received", 0 0, L_0x555555e6fb80;  1 drivers
v0x555555c20d90_0 .net "buffer_get_addr", 8 0, L_0x555555e6e7c0;  1 drivers
v0x555555c413c0_0 .net "buffer_put_addr", 8 0, L_0x555555e6e460;  1 drivers
v0x555555c414a0_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555c41540_0 .var "current_endp", 3 0;
v0x555555c41620_0 .net "current_ep_get_addr", 5 0, L_0x555555e70010;  1 drivers
v0x555555c41700_0 .net "current_ep_put_addr", 5 0, L_0x555555e70290;  1 drivers
v0x555555c43470_0 .net "current_ep_state", 1 0, L_0x555555e6e260;  1 drivers
v0x555555c43550_0 .var "data_toggle", 2 0;
v0x555555c43630_0 .net "dev_addr", 6 0, v0x555555db49b0_0;  alias, 1 drivers
v0x555555c436f0_0 .var "endp_free", 2 0;
v0x555555c437d0_0 .var "endp_ready_to_send", 2 0;
v0x555555c46d50 .array "ep_get_addr", 0 2, 5 0;
v0x555555c46e10_0 .var/i "ep_num_decoder", 31 0;
v0x555555c46ef0 .array "ep_put_addr", 0 2, 5 0;
v0x555555c47030 .array "ep_state", 0 2, 1 0;
v0x555555c7a0f0 .array "ep_state_next", 0 2, 1 0;
v0x555555c7a1b0_0 .var/i "i", 31 0;
v0x555555c7a290 .array "in_data_buffer", 0 95, 7 0;
v0x555555c7a350_0 .var "in_ep_acked", 2 0;
v0x555555c7a430_0 .net "in_ep_data", 7 0, v0x555555d50100_0;  alias, 1 drivers
v0x555555c7a4f0_0 .net "in_ep_data_done", 2 0, L_0x555555e7be00;  alias, 1 drivers
v0x555555b560e0_0 .var "in_ep_data_free", 2 0;
v0x555555b561c0_0 .net "in_ep_data_put", 2 0, L_0x555555e7bab0;  alias, 1 drivers
v0x555555b562a0_0 .var "in_ep_num", 3 0;
v0x555555b56380_0 .net "in_ep_stall", 2 0, L_0x555555e7bf90;  alias, 1 drivers
v0x555555b56460_0 .net "in_token_received", 0 0, L_0x555555e6f800;  1 drivers
v0x555555b52b00_0 .var "in_xfr_end", 0 0;
v0x555555b52bc0_0 .var "in_xfr_start", 0 0;
v0x555555b52c80_0 .var "in_xfr_state", 1 0;
v0x555555b52d60_0 .var "in_xfr_state_next", 1 0;
v0x555555b52e40_0 .var/i "j", 31 0;
v0x555555b67170_0 .net "more_data_to_send", 0 0, L_0x555555e6fe70;  1 drivers
v0x555555b52ee0_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
L_0x7f289a6f4840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555e0c4c0_0 .net "reset_ep", 2 0, L_0x7f289a6f4840;  1 drivers
v0x555555e0c580_0 .var "rollback_in_xfr", 0 0;
v0x555555e0c640_0 .net "rx_addr", 6 0, L_0x555555e78100;  alias, 1 drivers
v0x555555e0c720_0 .net "rx_endp", 3 0, L_0x555555e781a0;  alias, 1 drivers
v0x555555e0c800_0 .net "rx_frame_num", 10 0, L_0x555555e78330;  alias, 1 drivers
v0x555555e0c8e0_0 .net "rx_pid", 3 0, L_0x555555e77f30;  alias, 1 drivers
v0x555555e0c9c0_0 .net "rx_pkt_end", 0 0, L_0x555555e77c50;  alias, 1 drivers
v0x555555e0ca80_0 .net "rx_pkt_start", 0 0, L_0x555555e77940;  alias, 1 drivers
v0x555555e0cb40_0 .net "rx_pkt_valid", 0 0, L_0x555555e775a0;  alias, 1 drivers
v0x555555e0cc00_0 .net "setup_token_received", 0 0, L_0x555555e6f0d0;  1 drivers
v0x555555e0ccc0_0 .net "token_received", 0 0, L_0x555555e6f140;  1 drivers
v0x555555e0cd80_0 .var "tx_data", 7 0;
v0x555555e0ce60_0 .net "tx_data_avail", 0 0, L_0x555555e707e0;  alias, 1 drivers
v0x555555e15f50_0 .net "tx_data_avail_i", 0 0, L_0x555555e70660;  1 drivers
v0x555555e16010_0 .net "tx_data_get", 0 0, L_0x555555e793c0;  alias, 1 drivers
v0x555555e160d0_0 .var "tx_pid", 3 0;
v0x555555e161b0_0 .net "tx_pkt_end", 0 0, L_0x555555e7a020;  alias, 1 drivers
v0x555555e16270_0 .var "tx_pkt_start", 0 0;
v0x555555c47030_0 .array/port v0x555555c47030, 0;
E_0x555555ada140/0 .event anyedge, v0x555555b52c80_0, v0x555555b56460_0, v0x555555c41540_0, v0x555555c47030_0;
v0x555555c47030_1 .array/port v0x555555c47030, 1;
v0x555555c47030_2 .array/port v0x555555c47030, 2;
E_0x555555ada140/1 .event anyedge, v0x555555c47030_1, v0x555555c47030_2, v0x555555c43550_0, v0x555555b67170_0;
E_0x555555ada140/2 .event anyedge, v0x555555c20cd0_0, v0x555555e0c9c0_0;
E_0x555555ada140 .event/or E_0x555555ada140/0, E_0x555555ada140/1, E_0x555555ada140/2;
E_0x555555b5ef60 .event anyedge, v0x555555b561c0_0;
L_0x555555e6e1c0 .array/port v0x555555c47030, v0x555555c41540_0;
L_0x555555e6e2d0 .array/port v0x555555c46ef0, v0x555555b562a0_0;
L_0x555555e6e370 .part L_0x555555e6e2d0, 0, 5;
L_0x555555e6e460 .concat [ 5 4 0 0], L_0x555555e6e370, v0x555555b562a0_0;
L_0x555555e6e5a0 .array/port v0x555555c46d50, v0x555555c41540_0;
L_0x555555e6e690 .part L_0x555555e6e5a0, 0, 5;
L_0x555555e6e7c0 .concat [ 5 4 0 0], L_0x555555e6e690, v0x555555c41540_0;
L_0x555555e6e920 .part L_0x555555e77f30, 0, 2;
L_0x555555e6ea10 .cmp/eq 2, L_0x555555e6e920, L_0x7f289a6f4600;
L_0x555555e6ec60 .cmp/eq 7, L_0x555555e78100, v0x555555db49b0_0;
L_0x555555e6ee60 .concat [ 4 1 0 0], L_0x555555e781a0, L_0x7f289a6f4648;
L_0x555555e6ef90 .cmp/gt 5, L_0x7f289a6f4690, L_0x555555e6ee60;
L_0x555555e6f250 .part L_0x555555e77f30, 2, 2;
L_0x555555e6f2f0 .cmp/eq 2, L_0x555555e6f250, L_0x7f289a6f46d8;
L_0x555555e6f590 .part L_0x555555e77f30, 2, 2;
L_0x555555e6f630 .cmp/eq 2, L_0x555555e6f590, L_0x7f289a6f4720;
L_0x555555e6f980 .cmp/eq 4, L_0x555555e77f30, L_0x7f289a6f4768;
L_0x555555e6fc90 .array/port v0x555555c46d50, v0x555555c41540_0;
L_0x555555e6fdd0 .array/port v0x555555c46ef0, v0x555555c41540_0;
L_0x555555e6fe70 .cmp/gt 6, L_0x555555e6fdd0, L_0x555555e6fc90;
L_0x555555e6fd30 .array/port v0x555555c46d50, v0x555555c41540_0;
L_0x555555e70130 .array/port v0x555555c46ef0, v0x555555c41540_0;
L_0x555555e70300 .concat [ 2 30 0 0], v0x555555b52c80_0, L_0x7f289a6f47b0;
L_0x555555e70420 .cmp/eq 32, L_0x555555e70300, L_0x7f289a6f47f8;
S_0x555555b68fd0 .scope generate, "genblk1[0]" "genblk1[0]" 8 165, 8 165 0, S_0x555555b5ec50;
 .timescale -12 -12;
P_0x555555b61f00 .param/l "ep_num" 1 8 165, +C4<00>;
E_0x555555b61fe0/0 .event anyedge, v0x555555c47030_0, v0x555555c47030_1, v0x555555c47030_2, v0x555555b56380_0;
v0x555555c46ef0_0 .array/port v0x555555c46ef0, 0;
v0x555555c46ef0_1 .array/port v0x555555c46ef0, 1;
v0x555555c46ef0_2 .array/port v0x555555c46ef0, 2;
E_0x555555b61fe0/1 .event anyedge, v0x555555c7a4f0_0, v0x555555c46ef0_0, v0x555555c46ef0_1, v0x555555c46ef0_2;
E_0x555555b61fe0/2 .event anyedge, v0x555555b52b00_0, v0x555555c41540_0, v0x555555e0cc00_0, v0x555555e0c720_0;
E_0x555555b61fe0/3 .event anyedge, v0x555555c436f0_0;
E_0x555555b61fe0 .event/or E_0x555555b61fe0/0, E_0x555555b61fe0/1, E_0x555555b61fe0/2, E_0x555555b61fe0/3;
S_0x555555ab6d40 .scope generate, "genblk1[1]" "genblk1[1]" 8 165, 8 165 0, S_0x555555b5ec50;
 .timescale -12 -12;
P_0x555555ab6f60 .param/l "ep_num" 1 8 165, +C4<01>;
S_0x555555ab7020 .scope generate, "genblk1[2]" "genblk1[2]" 8 165, 8 165 0, S_0x555555b5ec50;
 .timescale -12 -12;
P_0x555555b7f8d0 .param/l "ep_num" 1 8 165, +C4<010>;
S_0x555555e16610 .scope module, "usb_fs_out_arb_inst" "usb_fs_out_arb" 6 116, 9 1 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "out_ep_req";
    .port_info 1 /OUTPUT 2 "out_ep_grant";
P_0x555555b83a60 .param/l "NUM_OUT_EPS" 0 9 2, C4<00010>;
v0x555555e168b0_0 .var "grant", 0 0;
v0x555555e16990_0 .var/i "i", 31 0;
v0x555555e16a70_0 .var "out_ep_grant", 1 0;
v0x555555e16b60_0 .net "out_ep_req", 1 0, L_0x555555e7a350;  alias, 1 drivers
E_0x555555e16830 .event anyedge, v0x555555e16b60_0, v0x555555e168b0_0;
S_0x555555e16ca0 .scope module, "usb_fs_out_pe_inst" "usb_fs_out_pe" 6 158, 10 2 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 2 "out_ep_data_avail";
    .port_info 5 /OUTPUT 2 "out_ep_setup";
    .port_info 6 /INPUT 2 "out_ep_data_get";
    .port_info 7 /OUTPUT 8 "out_ep_data";
    .port_info 8 /INPUT 2 "out_ep_stall";
    .port_info 9 /OUTPUT 2 "out_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /INPUT 1 "rx_data_put";
    .port_info 18 /INPUT 8 "rx_data";
    .port_info 19 /OUTPUT 1 "tx_pkt_start";
    .port_info 20 /INPUT 1 "tx_pkt_end";
    .port_info 21 /OUTPUT 4 "tx_pid";
P_0x555555e16e80 .param/l "GETTING_PKT" 1 10 56, +C4<00000000000000000000000000000010>;
P_0x555555e16ec0 .param/l "IDLE" 1 10 66, +C4<00000000000000000000000000000000>;
P_0x555555e16f00 .param/l "MAX_OUT_PACKET_SIZE" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x555555e16f40 .param/l "NUM_OUT_EPS" 0 10 3, C4<00010>;
P_0x555555e16f80 .param/l "PUTTING_PKT" 1 10 55, +C4<00000000000000000000000000000001>;
P_0x555555e16fc0 .param/l "RCVD_DATA_END" 1 10 69, +C4<00000000000000000000000000000011>;
P_0x555555e17000 .param/l "RCVD_DATA_START" 1 10 68, +C4<00000000000000000000000000000010>;
P_0x555555e17040 .param/l "RCVD_OUT" 1 10 67, +C4<00000000000000000000000000000001>;
P_0x555555e17080 .param/l "READY_FOR_PKT" 1 10 54, +C4<00000000000000000000000000000000>;
P_0x555555e170c0 .param/l "STALL" 1 10 57, +C4<00000000000000000000000000000011>;
L_0x555555e71dd0 .functor BUFZ 2, L_0x555555e71d30, C4<00>, C4<00>, C4<00>;
L_0x555555e724f0 .functor AND 1, L_0x555555e77c50, L_0x555555e775a0, C4<1>, C4<1>;
L_0x555555e728b0 .functor AND 1, L_0x555555e724f0, L_0x555555e72710, C4<1>, C4<1>;
L_0x555555e72a10 .functor AND 1, L_0x555555e728b0, L_0x555555e72970, C4<1>, C4<1>;
L_0x555555e72df0 .functor AND 1, L_0x555555e72a10, L_0x555555e72cb0, C4<1>, C4<1>;
L_0x555555e72bf0 .functor AND 1, L_0x555555e72df0, L_0x555555e73020, C4<1>, C4<1>;
L_0x555555e734b0 .functor AND 1, L_0x555555e72df0, L_0x555555e73370, C4<1>, C4<1>;
L_0x555555e736b0 .functor AND 1, L_0x555555e77c50, L_0x555555e73570, C4<1>, C4<1>;
L_0x555555e737c0 .functor AND 1, L_0x555555e77c50, L_0x555555e775a0, C4<1>, C4<1>;
L_0x555555e73b20 .functor AND 1, L_0x555555e737c0, L_0x555555e73900, C4<1>, C4<1>;
L_0x555555e73c90 .functor AND 1, L_0x555555e77c50, L_0x555555e775a0, C4<1>, C4<1>;
L_0x555555e73ee0 .functor AND 1, L_0x555555e73c90, L_0x555555e73d00, C4<1>, C4<1>;
L_0x555555e74270 .functor XOR 1, L_0x555555e74060, L_0x555555e74100, C4<0>, C4<0>;
L_0x555555e743b0 .functor AND 1, L_0x555555e73b20, L_0x555555e74270, C4<1>, C4<1>;
L_0x555555e73ff0 .functor OR 1, L_0x555555e747b0, L_0x555555e74bc0, C4<0>, C4<0>;
v0x555555e19380_0 .net *"_ivl_101", 0 0, L_0x555555e747b0;  1 drivers
v0x555555e19460_0 .net *"_ivl_103", 1 0, L_0x555555e748f0;  1 drivers
v0x555555e19540_0 .net *"_ivl_105", 31 0, L_0x555555e74a80;  1 drivers
L_0x7f289a6f4de0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e19600_0 .net *"_ivl_108", 29 0, L_0x7f289a6f4de0;  1 drivers
L_0x7f289a6f4e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e196e0_0 .net/2u *"_ivl_109", 31 0, L_0x7f289a6f4e28;  1 drivers
v0x555555e197c0_0 .net *"_ivl_111", 0 0, L_0x555555e74bc0;  1 drivers
v0x555555e19880_0 .net *"_ivl_12", 4 0, L_0x555555e71f80;  1 drivers
v0x555555e19960_0 .net *"_ivl_15", 5 0, L_0x555555e72190;  1 drivers
v0x555555e19a40_0 .net *"_ivl_18", 4 0, L_0x555555e72270;  1 drivers
v0x555555e19b20_0 .net *"_ivl_22", 0 0, L_0x555555e724f0;  1 drivers
v0x555555e19be0_0 .net *"_ivl_24", 1 0, L_0x555555e72670;  1 drivers
L_0x7f289a6f4b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e19cc0_0 .net/2u *"_ivl_25", 1 0, L_0x7f289a6f4b58;  1 drivers
v0x555555e19da0_0 .net *"_ivl_27", 0 0, L_0x555555e72710;  1 drivers
v0x555555e19e60_0 .net *"_ivl_30", 0 0, L_0x555555e728b0;  1 drivers
v0x555555e19f20_0 .net *"_ivl_31", 0 0, L_0x555555e72970;  1 drivers
v0x555555e19fe0_0 .net *"_ivl_34", 0 0, L_0x555555e72a10;  1 drivers
v0x555555e1a0a0_0 .net *"_ivl_35", 4 0, L_0x555555e72b50;  1 drivers
L_0x7f289a6f4ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e1a180_0 .net *"_ivl_38", 0 0, L_0x7f289a6f4ba0;  1 drivers
L_0x7f289a6f4be8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x555555e1a260_0 .net/2u *"_ivl_39", 4 0, L_0x7f289a6f4be8;  1 drivers
v0x555555e1a340_0 .net *"_ivl_41", 0 0, L_0x555555e72cb0;  1 drivers
v0x555555e1a400_0 .net *"_ivl_46", 1 0, L_0x555555e72f00;  1 drivers
L_0x7f289a6f4c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e1a4e0_0 .net/2u *"_ivl_47", 1 0, L_0x7f289a6f4c30;  1 drivers
v0x555555e1a5c0_0 .net *"_ivl_49", 0 0, L_0x555555e73020;  1 drivers
v0x555555e1a680_0 .net *"_ivl_5", 1 0, L_0x555555e71d30;  1 drivers
v0x555555e1a760_0 .net *"_ivl_54", 1 0, L_0x555555e73240;  1 drivers
L_0x7f289a6f4c78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555e1a840_0 .net/2u *"_ivl_55", 1 0, L_0x7f289a6f4c78;  1 drivers
v0x555555e1a920_0 .net *"_ivl_57", 0 0, L_0x555555e73370;  1 drivers
v0x555555e1a9e0_0 .net *"_ivl_62", 0 0, L_0x555555e73570;  1 drivers
v0x555555e1aaa0_0 .net *"_ivl_66", 0 0, L_0x555555e737c0;  1 drivers
v0x555555e1ab60_0 .net *"_ivl_68", 2 0, L_0x555555e73830;  1 drivers
L_0x7f289a6f4cc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555e1ac40_0 .net/2u *"_ivl_69", 2 0, L_0x7f289a6f4cc0;  1 drivers
v0x555555e1ad20_0 .net *"_ivl_71", 0 0, L_0x555555e73900;  1 drivers
v0x555555e1ade0_0 .net *"_ivl_76", 0 0, L_0x555555e73c90;  1 drivers
v0x555555e1aea0_0 .net *"_ivl_78", 2 0, L_0x555555e73610;  1 drivers
L_0x7f289a6f4d08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555e1af80_0 .net/2u *"_ivl_79", 2 0, L_0x7f289a6f4d08;  1 drivers
v0x555555e1b060_0 .net *"_ivl_81", 0 0, L_0x555555e73d00;  1 drivers
v0x555555e1b120_0 .net *"_ivl_86", 0 0, L_0x555555e74060;  1 drivers
v0x555555e1b200_0 .net *"_ivl_88", 0 0, L_0x555555e74100;  1 drivers
v0x555555e1b2e0_0 .net *"_ivl_89", 0 0, L_0x555555e74270;  1 drivers
v0x555555e1b3a0_0 .net *"_ivl_9", 5 0, L_0x555555e71e90;  1 drivers
v0x555555e1b480_0 .net *"_ivl_93", 1 0, L_0x555555e74540;  1 drivers
v0x555555e1b560_0 .net *"_ivl_95", 31 0, L_0x555555e745e0;  1 drivers
L_0x7f289a6f4d50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e1b640_0 .net *"_ivl_98", 29 0, L_0x7f289a6f4d50;  1 drivers
L_0x7f289a6f4d98 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e1b720_0 .net/2u *"_ivl_99", 31 0, L_0x7f289a6f4d98;  1 drivers
v0x555555e1b800_0 .net "bad_data_toggle", 0 0, L_0x555555e743b0;  1 drivers
v0x555555e1b8c0_0 .net "buffer_get_addr", 8 0, L_0x555555e72360;  1 drivers
v0x555555e1b9a0_0 .net "buffer_put_addr", 8 0, L_0x555555e720a0;  1 drivers
v0x555555e1ba80_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e1bb20_0 .var "current_endp", 3 0;
v0x555555e1bc00_0 .net "current_ep_busy", 0 0, L_0x555555e73ff0;  1 drivers
v0x555555e1bcc0_0 .net "current_ep_state", 1 0, L_0x555555e71dd0;  1 drivers
v0x555555e1bda0_0 .net "data_packet_received", 0 0, L_0x555555e73b20;  1 drivers
v0x555555e1be60_0 .var "data_toggle", 1 0;
v0x555555e1bf40_0 .net "dev_addr", 6 0, v0x555555db49b0_0;  alias, 1 drivers
v0x555555e1c000 .array "ep_get_addr", 0 1, 5 0;
v0x555555e1c120 .array "ep_get_addr_next", 0 1, 5 0;
v0x555555e1c1e0_0 .var/i "ep_num_decoder", 31 0;
v0x555555e1c2c0 .array "ep_put_addr", 0 1, 5 0;
v0x555555e1c3e0 .array "ep_state", 0 1, 1 0;
v0x555555e1c500 .array "ep_state_next", 0 1, 1 0;
v0x555555e1c620_0 .var/i "i", 31 0;
v0x555555e1c700_0 .net "invalid_packet_received", 0 0, L_0x555555e736b0;  1 drivers
v0x555555e1c7c0_0 .var/i "j", 31 0;
v0x555555e1c8a0_0 .var "nak_out_transfer", 0 0;
v0x555555e1c960_0 .var "new_pkt_end", 0 0;
v0x555555e1ce10_0 .net "non_data_packet_received", 0 0, L_0x555555e73ee0;  1 drivers
v0x555555e34f80 .array "out_data_buffer", 0 63, 7 0;
v0x555555e35020_0 .var "out_ep_acked", 1 0;
v0x555555e350c0_0 .var "out_ep_data", 7 0;
v0x555555e35160_0 .net "out_ep_data_avail", 1 0, L_0x555555e71330;  alias, 1 drivers
v0x555555e35200_0 .var "out_ep_data_avail_i", 1 0;
v0x555555e352e0_0 .var "out_ep_data_avail_j", 1 0;
v0x555555e353c0_0 .net "out_ep_data_get", 1 0, L_0x555555e7aad0;  alias, 1 drivers
v0x555555e354a0_0 .var "out_ep_num", 3 0;
v0x555555e35580_0 .var "out_ep_setup", 1 0;
v0x555555e35660_0 .net "out_ep_stall", 1 0, L_0x7f289a6f5410;  alias, 1 drivers
v0x555555e35740_0 .net "out_token_received", 0 0, L_0x555555e72bf0;  1 drivers
v0x555555e35800_0 .var "out_xfr_start", 0 0;
v0x555555e358c0_0 .var "out_xfr_state", 1 0;
v0x555555e359a0_0 .var "out_xfr_state_next", 1 0;
v0x555555e35a80_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
L_0x7f289a6f4e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e35b70_0 .net "reset_ep", 1 0, L_0x7f289a6f4e70;  1 drivers
v0x555555e35c50_0 .var "rollback_data", 0 0;
v0x555555e35d10_0 .net "rx_addr", 6 0, L_0x555555e78100;  alias, 1 drivers
v0x555555e35dd0_0 .net "rx_data", 7 0, L_0x555555e788e0;  alias, 1 drivers
v0x555555e35e90_0 .net "rx_data_put", 0 0, L_0x555555e78820;  alias, 1 drivers
v0x555555e35f50_0 .net "rx_endp", 3 0, L_0x555555e781a0;  alias, 1 drivers
v0x555555e36010_0 .net "rx_frame_num", 10 0, L_0x555555e78330;  alias, 1 drivers
v0x555555e360b0_0 .net "rx_pid", 3 0, L_0x555555e77f30;  alias, 1 drivers
v0x555555e36180_0 .net "rx_pkt_end", 0 0, L_0x555555e77c50;  alias, 1 drivers
v0x555555e36250_0 .net "rx_pkt_start", 0 0, L_0x555555e77940;  alias, 1 drivers
v0x555555e36320_0 .net "rx_pkt_valid", 0 0, L_0x555555e775a0;  alias, 1 drivers
v0x555555e363f0_0 .net "setup_token_received", 0 0, L_0x555555e734b0;  1 drivers
v0x555555e36490_0 .net "token_received", 0 0, L_0x555555e72df0;  1 drivers
v0x555555e36530_0 .var "tx_pid", 3 0;
v0x555555e365d0_0 .net "tx_pkt_end", 0 0, L_0x555555e7a020;  alias, 1 drivers
v0x555555e366a0_0 .var "tx_pkt_start", 0 0;
E_0x555555e17820/0 .event anyedge, v0x555555e358c0_0, v0x555555e35740_0, v0x555555e363f0_0, v0x555555e0ca80_0;
E_0x555555e17820/1 .event anyedge, v0x555555e1b800_0, v0x555555e1c700_0, v0x555555e1ce10_0, v0x555555e1bda0_0;
v0x555555e1c3e0_0 .array/port v0x555555e1c3e0, 0;
v0x555555e1c3e0_1 .array/port v0x555555e1c3e0, 1;
E_0x555555e17820/2 .event anyedge, v0x555555e1bb20_0, v0x555555e1c3e0_0, v0x555555e1c3e0_1, v0x555555e1c8a0_0;
E_0x555555e17820 .event/or E_0x555555e17820/0, E_0x555555e17820/1, E_0x555555e17820/2;
E_0x555555e17860 .event anyedge, v0x555555e353c0_0;
L_0x555555e71330 .concat8 [ 1 1 0 0], L_0x555555e70d40, L_0x555555e716f0;
L_0x555555e71d30 .array/port v0x555555e1c3e0, v0x555555e1bb20_0;
L_0x555555e71e90 .array/port v0x555555e1c2c0, v0x555555e1bb20_0;
L_0x555555e71f80 .part L_0x555555e71e90, 0, 5;
L_0x555555e720a0 .concat [ 5 4 0 0], L_0x555555e71f80, v0x555555e1bb20_0;
L_0x555555e72190 .array/port v0x555555e1c000, v0x555555e354a0_0;
L_0x555555e72270 .part L_0x555555e72190, 0, 5;
L_0x555555e72360 .concat [ 5 4 0 0], L_0x555555e72270, v0x555555e354a0_0;
L_0x555555e72670 .part L_0x555555e77f30, 0, 2;
L_0x555555e72710 .cmp/eq 2, L_0x555555e72670, L_0x7f289a6f4b58;
L_0x555555e72970 .cmp/eq 7, L_0x555555e78100, v0x555555db49b0_0;
L_0x555555e72b50 .concat [ 4 1 0 0], L_0x555555e781a0, L_0x7f289a6f4ba0;
L_0x555555e72cb0 .cmp/gt 5, L_0x7f289a6f4be8, L_0x555555e72b50;
L_0x555555e72f00 .part L_0x555555e77f30, 2, 2;
L_0x555555e73020 .cmp/eq 2, L_0x555555e72f00, L_0x7f289a6f4c30;
L_0x555555e73240 .part L_0x555555e77f30, 2, 2;
L_0x555555e73370 .cmp/eq 2, L_0x555555e73240, L_0x7f289a6f4c78;
L_0x555555e73570 .reduce/nor L_0x555555e775a0;
L_0x555555e73830 .part L_0x555555e77f30, 0, 3;
L_0x555555e73900 .cmp/eq 3, L_0x555555e73830, L_0x7f289a6f4cc0;
L_0x555555e73610 .part L_0x555555e77f30, 0, 3;
L_0x555555e73d00 .cmp/ne 3, L_0x555555e73610, L_0x7f289a6f4d08;
L_0x555555e74060 .part L_0x555555e77f30, 3, 1;
L_0x555555e74100 .part/v v0x555555e1be60_0, L_0x555555e781a0, 1;
L_0x555555e74540 .array/port v0x555555e1c3e0, v0x555555e1bb20_0;
L_0x555555e745e0 .concat [ 2 30 0 0], L_0x555555e74540, L_0x7f289a6f4d50;
L_0x555555e747b0 .cmp/eq 32, L_0x555555e745e0, L_0x7f289a6f4d98;
L_0x555555e748f0 .array/port v0x555555e1c3e0, v0x555555e1bb20_0;
L_0x555555e74a80 .concat [ 2 30 0 0], L_0x555555e748f0, L_0x7f289a6f4de0;
L_0x555555e74bc0 .cmp/eq 32, L_0x555555e74a80, L_0x7f289a6f4e28;
S_0x555555e178c0 .scope generate, "genblk1[0]" "genblk1[0]" 10 154, 10 154 0, S_0x555555e16ca0;
 .timescale -12 -12;
P_0x555555e17ae0 .param/l "ep_num" 1 10 154, +C4<00>;
L_0x555555e70d40 .functor AND 1, L_0x555555e70e80, L_0x555555e710e0, C4<1>, C4<1>;
v0x555555e17c00_0 .net *"_ivl_1", 31 0, L_0x555555e70850;  1 drivers
L_0x7f289a6f4918 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e17d00_0 .net/2u *"_ivl_10", 31 0, L_0x7f289a6f4918;  1 drivers
v0x555555e17de0_0 .net *"_ivl_12", 31 0, L_0x555555e70ca0;  1 drivers
v0x555555e17ed0_0 .net *"_ivl_14", 0 0, L_0x555555e70e80;  1 drivers
v0x555555e17f90_0 .net *"_ivl_17", 31 0, L_0x555555e70ff0;  1 drivers
L_0x7f289a6f4960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e180c0_0 .net *"_ivl_20", 29 0, L_0x7f289a6f4960;  1 drivers
L_0x7f289a6f49a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e181a0_0 .net/2u *"_ivl_21", 31 0, L_0x7f289a6f49a8;  1 drivers
v0x555555e18280_0 .net *"_ivl_23", 0 0, L_0x555555e710e0;  1 drivers
v0x555555e18340_0 .net *"_ivl_26", 0 0, L_0x555555e70d40;  1 drivers
L_0x7f289a6f4888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e18400_0 .net *"_ivl_4", 25 0, L_0x7f289a6f4888;  1 drivers
v0x555555e184e0_0 .net *"_ivl_6", 31 0, L_0x555555e70940;  1 drivers
L_0x7f289a6f48d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e185c0_0 .net *"_ivl_9", 25 0, L_0x7f289a6f48d0;  1 drivers
E_0x555555e17bc0/0 .event anyedge, v0x555555e1c3e0_0, v0x555555e1c3e0_1, v0x555555e35660_0, v0x555555e35800_0;
E_0x555555e17bc0/1 .event anyedge, v0x555555e0c720_0, v0x555555e1c960_0, v0x555555e1bb20_0, v0x555555e35c50_0;
v0x555555e1c000_0 .array/port v0x555555e1c000, 0;
v0x555555e1c000_1 .array/port v0x555555e1c000, 1;
v0x555555e1c2c0_0 .array/port v0x555555e1c2c0, 0;
v0x555555e1c2c0_1 .array/port v0x555555e1c2c0, 1;
E_0x555555e17bc0/2 .event anyedge, v0x555555e1c000_0, v0x555555e1c000_1, v0x555555e1c2c0_0, v0x555555e1c2c0_1;
v0x555555e1c500_0 .array/port v0x555555e1c500, 0;
v0x555555e1c500_1 .array/port v0x555555e1c500, 1;
E_0x555555e17bc0/3 .event anyedge, v0x555555e363f0_0, v0x555555e1c500_0, v0x555555e1c500_1, v0x555555e353c0_0;
E_0x555555e17bc0 .event/or E_0x555555e17bc0/0, E_0x555555e17bc0/1, E_0x555555e17bc0/2, E_0x555555e17bc0/3;
L_0x555555e70850 .concat [ 6 26 0 0], v0x555555e1c000_0, L_0x7f289a6f4888;
L_0x555555e70940 .concat [ 6 26 0 0], v0x555555e1c2c0_0, L_0x7f289a6f48d0;
L_0x555555e70ca0 .arith/sub 32, L_0x555555e70940, L_0x7f289a6f4918;
L_0x555555e70e80 .cmp/gt 32, L_0x555555e70ca0, L_0x555555e70850;
L_0x555555e70ff0 .concat [ 2 30 0 0], v0x555555e1c3e0_0, L_0x7f289a6f4960;
L_0x555555e710e0 .cmp/eq 32, L_0x555555e70ff0, L_0x7f289a6f49a8;
S_0x555555e186a0 .scope generate, "genblk1[1]" "genblk1[1]" 10 154, 10 154 0, S_0x555555e16ca0;
 .timescale -12 -12;
P_0x555555e18870 .param/l "ep_num" 1 10 154, +C4<01>;
L_0x555555e716f0 .functor AND 1, L_0x555555e71830, L_0x555555e71a90, C4<1>, C4<1>;
v0x555555e18930_0 .net *"_ivl_1", 31 0, L_0x555555e71470;  1 drivers
L_0x7f289a6f4a80 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e18a10_0 .net/2u *"_ivl_10", 31 0, L_0x7f289a6f4a80;  1 drivers
v0x555555e18af0_0 .net *"_ivl_12", 31 0, L_0x555555e71650;  1 drivers
v0x555555e18bb0_0 .net *"_ivl_14", 0 0, L_0x555555e71830;  1 drivers
v0x555555e18c70_0 .net *"_ivl_17", 31 0, L_0x555555e719a0;  1 drivers
L_0x7f289a6f4ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e18da0_0 .net *"_ivl_20", 29 0, L_0x7f289a6f4ac8;  1 drivers
L_0x7f289a6f4b10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e18e80_0 .net/2u *"_ivl_21", 31 0, L_0x7f289a6f4b10;  1 drivers
v0x555555e18f60_0 .net *"_ivl_23", 0 0, L_0x555555e71a90;  1 drivers
v0x555555e19020_0 .net *"_ivl_26", 0 0, L_0x555555e716f0;  1 drivers
L_0x7f289a6f49f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e190e0_0 .net *"_ivl_4", 25 0, L_0x7f289a6f49f0;  1 drivers
v0x555555e191c0_0 .net *"_ivl_6", 31 0, L_0x555555e71560;  1 drivers
L_0x7f289a6f4a38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e192a0_0 .net *"_ivl_9", 25 0, L_0x7f289a6f4a38;  1 drivers
L_0x555555e71470 .concat [ 6 26 0 0], v0x555555e1c000_1, L_0x7f289a6f49f0;
L_0x555555e71560 .concat [ 6 26 0 0], v0x555555e1c2c0_1, L_0x7f289a6f4a38;
L_0x555555e71650 .arith/sub 32, L_0x555555e71560, L_0x7f289a6f4a80;
L_0x555555e71830 .cmp/gt 32, L_0x555555e71650, L_0x555555e71470;
L_0x555555e719a0 .concat [ 2 30 0 0], v0x555555e1c3e0_1, L_0x7f289a6f4ac8;
L_0x555555e71a90 .cmp/eq 32, L_0x555555e719a0, L_0x7f289a6f4b10;
S_0x555555e36a00 .scope module, "usb_fs_rx_inst" "usb_fs_rx" 6 189, 11 1 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "dp";
    .port_info 4 /INPUT 1 "dn";
    .port_info 5 /OUTPUT 1 "bit_strobe";
    .port_info 6 /OUTPUT 1 "pkt_start";
    .port_info 7 /OUTPUT 1 "pkt_end";
    .port_info 8 /OUTPUT 4 "pid";
    .port_info 9 /OUTPUT 7 "addr";
    .port_info 10 /OUTPUT 4 "endp";
    .port_info 11 /OUTPUT 11 "frame_num";
    .port_info 12 /OUTPUT 1 "rx_data_put";
    .port_info 13 /OUTPUT 8 "rx_data";
    .port_info 14 /OUTPUT 1 "valid_packet";
P_0x555555e36c30 .param/l "DJ" 1 11 77, C4<010>;
P_0x555555e36c70 .param/l "DK" 1 11 78, C4<001>;
P_0x555555e36cb0 .param/l "DT" 1 11 76, C4<100>;
P_0x555555e36cf0 .param/l "SE0" 1 11 79, C4<000>;
P_0x555555e36d30 .param/l "SE1" 1 11 80, C4<011>;
L_0x555555e755f0 .functor AND 1, v0x555555e3d2d0_0, L_0x555555e75510, C4<1>, C4<1>;
L_0x555555e757f0 .functor AND 1, L_0x555555e75700, v0x555555e3d4d0_0, C4<1>, C4<1>;
L_0x555555e75b80 .functor AND 1, v0x555555e3cad0_0, L_0x555555e75a90, C4<1>, C4<1>;
L_0x555555e75de0 .functor NOT 4, L_0x555555e75d40, C4<0000>, C4<0000>, C4<0000>;
L_0x555555e76010 .functor XOR 1, v0x555555e3c610_0, L_0x555555e762f0, C4<0>, C4<0>;
L_0x555555e76730 .functor XOR 1, v0x555555e3c610_0, L_0x555555e76640, C4<0>, C4<0>;
L_0x555555e76fa0 .functor AND 1, L_0x555555e76920, L_0x555555e76460, C4<1>, C4<1>;
L_0x555555e770b0 .functor OR 1, L_0x555555e76e30, L_0x555555e76fa0, C4<0>, C4<0>;
L_0x555555e77210 .functor AND 1, L_0x555555e769c0, L_0x555555e76120, C4<1>, C4<1>;
L_0x555555e77320 .functor OR 1, L_0x555555e770b0, L_0x555555e77210, C4<0>, C4<0>;
L_0x555555e77490 .functor AND 1, L_0x555555e75ed0, L_0x555555e77320, C4<1>, C4<1>;
v0x555555e3a440_0 .net *"_ivl_10", 31 0, L_0x555555e75260;  1 drivers
L_0x7f289a6f4f48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e3a520_0 .net *"_ivl_13", 29 0, L_0x7f289a6f4f48;  1 drivers
L_0x7f289a6f4f90 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e3a600_0 .net/2u *"_ivl_14", 31 0, L_0x7f289a6f4f90;  1 drivers
v0x555555e3a6c0_0 .net *"_ivl_19", 0 0, L_0x555555e75510;  1 drivers
v0x555555e3a780_0 .net *"_ivl_2", 31 0, L_0x555555e74f70;  1 drivers
v0x555555e3a8b0_0 .net *"_ivl_23", 0 0, L_0x555555e75700;  1 drivers
L_0x7f289a6f4fd8 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555e3a970_0 .net/2u *"_ivl_26", 5 0, L_0x7f289a6f4fd8;  1 drivers
v0x555555e3aa50_0 .net *"_ivl_28", 0 0, L_0x555555e75950;  1 drivers
v0x555555e3ab10_0 .net *"_ivl_31", 0 0, L_0x555555e75a90;  1 drivers
v0x555555e3abd0_0 .net *"_ivl_35", 3 0, L_0x555555e75c40;  1 drivers
v0x555555e3acb0_0 .net *"_ivl_37", 3 0, L_0x555555e75d40;  1 drivers
v0x555555e3ad90_0 .net *"_ivl_38", 3 0, L_0x555555e75de0;  1 drivers
L_0x7f289a6f5020 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555555e3ae70_0 .net/2u *"_ivl_44", 4 0, L_0x7f289a6f5020;  1 drivers
v0x555555e3af50_0 .net *"_ivl_49", 0 0, L_0x555555e762f0;  1 drivers
L_0x7f289a6f4eb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e3b030_0 .net *"_ivl_5", 29 0, L_0x7f289a6f4eb8;  1 drivers
L_0x7f289a6f5068 .functor BUFT 1, C4<1000000000001101>, C4<0>, C4<0>, C4<0>;
v0x555555e3b110_0 .net/2u *"_ivl_52", 15 0, L_0x7f289a6f5068;  1 drivers
v0x555555e3b1f0_0 .net *"_ivl_57", 0 0, L_0x555555e76640;  1 drivers
L_0x7f289a6f4f00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555555e3b2d0_0 .net/2u *"_ivl_6", 31 0, L_0x7f289a6f4f00;  1 drivers
v0x555555e3b3b0_0 .net *"_ivl_61", 1 0, L_0x555555e76880;  1 drivers
L_0x7f289a6f50b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e3b490_0 .net/2u *"_ivl_62", 1 0, L_0x7f289a6f50b0;  1 drivers
v0x555555e3b570_0 .net *"_ivl_67", 1 0, L_0x555555e76ab0;  1 drivers
L_0x7f289a6f50f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555e3b650_0 .net/2u *"_ivl_68", 1 0, L_0x7f289a6f50f8;  1 drivers
v0x555555e3b730_0 .net *"_ivl_73", 1 0, L_0x555555e76cd0;  1 drivers
L_0x7f289a6f5140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555555e3b810_0 .net/2u *"_ivl_74", 1 0, L_0x7f289a6f5140;  1 drivers
v0x555555e3b8f0_0 .net *"_ivl_79", 0 0, L_0x555555e76fa0;  1 drivers
v0x555555e3b9b0_0 .net *"_ivl_81", 0 0, L_0x555555e770b0;  1 drivers
v0x555555e3ba70_0 .net *"_ivl_83", 0 0, L_0x555555e77210;  1 drivers
v0x555555e3bb30_0 .net *"_ivl_85", 0 0, L_0x555555e77320;  1 drivers
v0x555555e3bbf0_0 .net "addr", 6 0, L_0x555555e78100;  alias, 1 drivers
v0x555555e3bcb0_0 .var "addr_48", 6 0;
v0x555555e3bd90_0 .var "bit_phase", 1 0;
v0x555555e3be70_0 .net "bit_strobe", 0 0, L_0x555555e753d0;  alias, 1 drivers
v0x555555e3bf30_0 .var "bitstuff_history", 5 0;
v0x555555e3c010_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e3c0b0_0 .net "clk_48mhz", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e3c150_0 .var "crc16", 15 0;
v0x555555e3c230_0 .net "crc16_invert", 0 0, L_0x555555e76730;  1 drivers
v0x555555e3c2f0_0 .net "crc16_valid", 0 0, L_0x555555e76460;  1 drivers
v0x555555e3c3b0_0 .var "crc5", 4 0;
v0x555555e3c490_0 .net "crc5_invert", 0 0, L_0x555555e76010;  1 drivers
v0x555555e3c550_0 .net "crc5_valid", 0 0, L_0x555555e76120;  1 drivers
v0x555555e3c610_0 .var "din", 0 0;
v0x555555e3c6d0_0 .net "dn", 0 0, v0x555555e591c0_0;  alias, 1 drivers
v0x555555e3c790_0 .net "dp", 0 0, v0x555555e595d0_0;  alias, 1 drivers
v0x555555e3c850_0 .net "dpair", 1 0, L_0x555555e74ed0;  1 drivers
v0x555555e3c930_0 .var "dpair_q", 3 0;
v0x555555e3ca10_0 .net "dvalid", 0 0, L_0x555555e75b80;  1 drivers
v0x555555e3cad0_0 .var "dvalid_raw", 0 0;
v0x555555e3cb90_0 .net "endp", 3 0, L_0x555555e781a0;  alias, 1 drivers
v0x555555e3cca0_0 .var "endp_48", 3 0;
v0x555555e3cd80_0 .net "frame_num", 10 0, L_0x555555e78330;  alias, 1 drivers
v0x555555e3ce90_0 .var "frame_num_48", 10 0;
v0x555555e3cf70_0 .var "full_pid", 8 0;
v0x555555e3d050_0 .var "line_history", 5 0;
v0x555555e3d130_0 .var "line_state", 2 0;
v0x555555e3d210_0 .net "line_state_valid", 0 0, L_0x555555e750f0;  1 drivers
v0x555555e3d2d0_0 .var "next_packet_valid", 0 0;
v0x555555e3d390_0 .net "packet_end", 0 0, L_0x555555e757f0;  1 drivers
v0x555555e3d430_0 .net "packet_start", 0 0, L_0x555555e755f0;  1 drivers
v0x555555e3d4d0_0 .var "packet_valid", 0 0;
v0x555555e3d570_0 .net "pid", 3 0, L_0x555555e77f30;  alias, 1 drivers
v0x555555e3d660_0 .net "pid_48", 3 0, L_0x555555e783d0;  1 drivers
v0x555555e3d740_0 .net "pid_complete", 0 0, L_0x555555e76080;  1 drivers
v0x555555e3d800_0 .net "pid_valid", 0 0, L_0x555555e75ed0;  1 drivers
v0x555555e3d8c0_0 .net "pkt_end", 0 0, L_0x555555e77c50;  alias, 1 drivers
v0x555555e3dd70_0 .net "pkt_is_data", 0 0, L_0x555555e76920;  1 drivers
v0x555555e3de30_0 .net "pkt_is_handshake", 0 0, L_0x555555e76e30;  1 drivers
v0x555555e3def0_0 .net "pkt_is_token", 0 0, L_0x555555e769c0;  1 drivers
v0x555555e3dfb0_0 .net "pkt_start", 0 0, L_0x555555e77940;  alias, 1 drivers
v0x555555e3e050_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
v0x555555e3e0f0_0 .net "rx_data", 7 0, L_0x555555e788e0;  alias, 1 drivers
v0x555555e3e200_0 .var "rx_data_buffer", 8 0;
v0x555555e3e2e0_0 .net "rx_data_buffer_full", 0 0, L_0x555555e78570;  1 drivers
v0x555555e3e380_0 .net "rx_data_put", 0 0, L_0x555555e78820;  alias, 1 drivers
v0x555555e3e470_0 .var "token_payload", 11 0;
v0x555555e3e530_0 .net "token_payload_done", 0 0, L_0x555555e77640;  1 drivers
v0x555555e3e5f0_0 .net "valid_packet", 0 0, L_0x555555e775a0;  alias, 1 drivers
v0x555555e3e690_0 .net "valid_packet_48", 0 0, L_0x555555e77490;  1 drivers
E_0x555555e37140 .event anyedge, v0x555555e3d050_0, v0x555555e3d4d0_0, v0x555555e3d210_0;
E_0x555555e371a0 .event anyedge, v0x555555e3d210_0, v0x555555e3d4d0_0, v0x555555e3d050_0;
L_0x555555e74ed0 .part v0x555555e3c930_0, 2, 2;
L_0x555555e74f70 .concat [ 2 30 0 0], v0x555555e3bd90_0, L_0x7f289a6f4eb8;
L_0x555555e750f0 .cmp/eq 32, L_0x555555e74f70, L_0x7f289a6f4f00;
L_0x555555e75260 .concat [ 2 30 0 0], v0x555555e3bd90_0, L_0x7f289a6f4f48;
L_0x555555e753d0 .cmp/eq 32, L_0x555555e75260, L_0x7f289a6f4f90;
L_0x555555e75510 .reduce/nor v0x555555e3d4d0_0;
L_0x555555e75700 .reduce/nor v0x555555e3d2d0_0;
L_0x555555e75950 .cmp/eq 6, v0x555555e3bf30_0, L_0x7f289a6f4fd8;
L_0x555555e75a90 .reduce/nor L_0x555555e75950;
L_0x555555e75c40 .part v0x555555e3cf70_0, 1, 4;
L_0x555555e75d40 .part v0x555555e3cf70_0, 5, 4;
L_0x555555e75ed0 .cmp/eq 4, L_0x555555e75c40, L_0x555555e75de0;
L_0x555555e76080 .part v0x555555e3cf70_0, 0, 1;
L_0x555555e76120 .cmp/eq 5, v0x555555e3c3b0_0, L_0x7f289a6f5020;
L_0x555555e762f0 .part v0x555555e3c3b0_0, 4, 1;
L_0x555555e76460 .cmp/eq 16, v0x555555e3c150_0, L_0x7f289a6f5068;
L_0x555555e76640 .part v0x555555e3c150_0, 15, 1;
L_0x555555e76880 .part v0x555555e3cf70_0, 1, 2;
L_0x555555e769c0 .cmp/eq 2, L_0x555555e76880, L_0x7f289a6f50b0;
L_0x555555e76ab0 .part v0x555555e3cf70_0, 1, 2;
L_0x555555e76920 .cmp/eq 2, L_0x555555e76ab0, L_0x7f289a6f50f8;
L_0x555555e76cd0 .part v0x555555e3cf70_0, 1, 2;
L_0x555555e76e30 .cmp/eq 2, L_0x555555e76cd0, L_0x7f289a6f5140;
L_0x555555e77640 .part v0x555555e3e470_0, 0, 1;
L_0x555555e77dd0 .concat [ 11 4 7 4], v0x555555e3ce90_0, v0x555555e3cca0_0, v0x555555e3bcb0_0, L_0x555555e783d0;
L_0x555555e77f30 .part v0x555555e37980_0, 22, 4;
L_0x555555e78100 .part v0x555555e37980_0, 15, 7;
L_0x555555e781a0 .part v0x555555e37980_0, 11, 4;
L_0x555555e78330 .part v0x555555e37980_0, 0, 11;
L_0x555555e783d0 .part v0x555555e3cf70_0, 1, 4;
L_0x555555e78570 .part v0x555555e3e200_0, 0, 1;
L_0x555555e789e0 .part v0x555555e3e200_0, 1, 8;
S_0x555555e37200 .scope module, "pkt_end_strobe" "strobe" 11 354, 12 1 0, S_0x555555e36a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 26 "data_in";
    .port_info 5 /OUTPUT 26 "data_out";
P_0x555555c20e70 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555c20eb0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000011010>;
L_0x555555e77c50 .functor XOR 1, L_0x555555e77ac0, L_0x555555e77b60, C4<0>, C4<0>;
v0x555555e37630_0 .net *"_ivl_1", 0 0, L_0x555555e77ac0;  1 drivers
v0x555555e37730_0 .net *"_ivl_3", 0 0, L_0x555555e77b60;  1 drivers
v0x555555e37810_0 .net "clk_in", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e378e0_0 .net "clk_out", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e37980_0 .var "data", 25 0;
v0x555555e37ab0_0 .net "data_in", 25 0, L_0x555555e77dd0;  1 drivers
v0x555555e37b90_0 .net "data_out", 25 0, v0x555555e37980_0;  1 drivers
v0x555555e37c70_0 .var "flag", 0 0;
v0x555555e37d30_0 .var "prev_strobe", 0 0;
v0x555555e37df0_0 .net "strobe_in", 0 0, L_0x555555e757f0;  alias, 1 drivers
v0x555555e37eb0_0 .net "strobe_out", 0 0, L_0x555555e77c50;  alias, 1 drivers
v0x555555e37f50_0 .var "sync", 2 0;
E_0x555555e375b0 .event posedge, v0x555555e37810_0;
L_0x555555e77ac0 .part v0x555555e37f50_0, 2, 1;
L_0x555555e77b60 .part v0x555555e37f50_0, 1, 1;
S_0x555555e38130 .scope module, "pkt_start_strobe" "strobe" 11 346, 12 1 0, S_0x555555e36a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555b91ea0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555b91ee0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555e77940 .functor XOR 1, L_0x555555e777b0, L_0x555555e77850, C4<0>, C4<0>;
L_0x555555e77a50 .functor BUFZ 1, v0x555555e387d0_0, C4<0>, C4<0>, C4<0>;
v0x555555e38470_0 .net *"_ivl_1", 0 0, L_0x555555e777b0;  1 drivers
v0x555555e38550_0 .net *"_ivl_3", 0 0, L_0x555555e77850;  1 drivers
v0x555555e38630_0 .net "clk_in", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e38730_0 .net "clk_out", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e387d0_0 .var "data", 0 0;
o0x7f289a741ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e388c0_0 .net "data_in", 0 0, o0x7f289a741ab8;  0 drivers
v0x555555e389a0_0 .net "data_out", 0 0, L_0x555555e77a50;  1 drivers
v0x555555e38a80_0 .var "flag", 0 0;
v0x555555e38b40_0 .var "prev_strobe", 0 0;
v0x555555e38c00_0 .net "strobe_in", 0 0, L_0x555555e755f0;  alias, 1 drivers
v0x555555e38cc0_0 .net "strobe_out", 0 0, L_0x555555e77940;  alias, 1 drivers
v0x555555e38d60_0 .var "sync", 2 0;
L_0x555555e777b0 .part v0x555555e38d60_0, 2, 1;
L_0x555555e77850 .part v0x555555e38d60_0, 1, 1;
S_0x555555e38f40 .scope module, "rx_data_strobe" "strobe" 11 374, 12 1 0, S_0x555555e36a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x555555e39120 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e39160 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000001000>;
L_0x555555e78820 .functor XOR 1, L_0x555555e78660, L_0x555555e78700, C4<0>, C4<0>;
L_0x555555e788e0 .functor BUFZ 8, v0x555555e39730_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555e393b0_0 .net *"_ivl_1", 0 0, L_0x555555e78660;  1 drivers
v0x555555e39490_0 .net *"_ivl_3", 0 0, L_0x555555e78700;  1 drivers
v0x555555e39570_0 .net "clk_in", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e39690_0 .net "clk_out", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e39730_0 .var "data", 7 0;
v0x555555e39840_0 .net "data_in", 7 0, L_0x555555e789e0;  1 drivers
v0x555555e39920_0 .net "data_out", 7 0, L_0x555555e788e0;  alias, 1 drivers
v0x555555e399e0_0 .var "flag", 0 0;
v0x555555e39a80_0 .var "prev_strobe", 0 0;
v0x555555e39b40_0 .net "strobe_in", 0 0, L_0x555555e78570;  alias, 1 drivers
v0x555555e39c00_0 .net "strobe_out", 0 0, L_0x555555e78820;  alias, 1 drivers
v0x555555e39ca0_0 .var "sync", 2 0;
L_0x555555e78660 .part v0x555555e39ca0_0, 2, 1;
L_0x555555e78700 .part v0x555555e39ca0_0, 1, 1;
S_0x555555e39e60 .scope module, "valid_buffer" "dflip" 11 322, 12 51 0, S_0x555555e36a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555e3a060_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e3a120_0 .var "d", 2 0;
v0x555555e3a200_0 .net "in", 0 0, L_0x555555e77490;  alias, 1 drivers
v0x555555e3a2d0_0 .net "out", 0 0, L_0x555555e775a0;  alias, 1 drivers
L_0x555555e775a0 .part v0x555555e3a120_0, 2, 1;
S_0x555555e3e8f0 .scope module, "usb_fs_tx_inst" "usb_fs_tx" 6 221, 13 1 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "bit_strobe";
    .port_info 4 /OUTPUT 1 "oe";
    .port_info 5 /OUTPUT 1 "dp";
    .port_info 6 /OUTPUT 1 "dn";
    .port_info 7 /INPUT 1 "pkt_start";
    .port_info 8 /OUTPUT 1 "pkt_end";
    .port_info 9 /INPUT 4 "pid";
    .port_info 10 /INPUT 1 "tx_data_avail";
    .port_info 11 /OUTPUT 1 "tx_data_get";
    .port_info 12 /INPUT 8 "tx_data";
P_0x555555e3ead0 .param/l "CRC16_1" 1 13 102, +C4<00000000000000000000000000000100>;
P_0x555555e3eb10 .param/l "DATA_OR_CRC16_0" 1 13 101, +C4<00000000000000000000000000000011>;
P_0x555555e3eb50 .param/l "EOP" 1 13 103, +C4<00000000000000000000000000000101>;
P_0x555555e3eb90 .param/l "IDLE" 1 13 98, +C4<00000000000000000000000000000000>;
P_0x555555e3ebd0 .param/l "PID" 1 13 100, +C4<00000000000000000000000000000010>;
P_0x555555e3ec10 .param/l "SYNC" 1 13 99, +C4<00000000000000000000000000000001>;
L_0x555555e79d40 .functor AND 1, L_0x555555e753d0, L_0x555555e79c00, C4<1>, C4<1>;
L_0x555555e7a290 .functor XOR 1, L_0x555555e79580, L_0x555555e7a1a0, C4<0>, C4<0>;
v0x555555e42350_0 .net *"_ivl_13", 1 0, L_0x555555e79b10;  1 drivers
L_0x7f289a6f51d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e42450_0 .net/2u *"_ivl_14", 1 0, L_0x7f289a6f51d0;  1 drivers
v0x555555e42530_0 .net *"_ivl_16", 0 0, L_0x555555e79c00;  1 drivers
v0x555555e42600_0 .net *"_ivl_21", 0 0, L_0x555555e7a1a0;  1 drivers
L_0x7f289a6f5188 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555e426e0_0 .net/2u *"_ivl_8", 5 0, L_0x7f289a6f5188;  1 drivers
v0x555555e427c0_0 .var "bit_count", 2 0;
v0x555555e428a0_0 .net "bit_history", 5 0, L_0x555555e79820;  1 drivers
v0x555555e42980_0 .var "bit_history_q", 4 0;
v0x555555e42a60_0 .net "bit_strobe", 0 0, L_0x555555e753d0;  alias, 1 drivers
v0x555555e42b90_0 .net "bitstuff", 0 0, L_0x555555e799a0;  1 drivers
v0x555555e42c30_0 .var "bitstuff_q", 0 0;
v0x555555e42cf0_0 .var "bitstuff_qq", 0 0;
v0x555555e42db0_0 .var "bitstuff_qqq", 0 0;
v0x555555e42e70_0 .var "bitstuff_qqqq", 0 0;
v0x555555e42f30_0 .var "byte_strobe", 0 0;
v0x555555e42ff0_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e43090_0 .net "clk_48mhz", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e43130_0 .var "crc16", 15 0;
v0x555555e43210_0 .net "crc16_invert", 0 0, L_0x555555e7a290;  1 drivers
v0x555555e432d0_0 .var "data_payload", 0 0;
v0x555555e43390_0 .var "data_shift_reg", 7 0;
v0x555555e43470_0 .var "dn", 0 0;
v0x555555e43530_0 .var "dp", 0 0;
v0x555555e435f0_0 .var "dp_eop", 2 0;
v0x555555e436d0_0 .var "oe", 0 0;
v0x555555e43790_0 .var "oe_shift_reg", 7 0;
v0x555555e43870_0 .net "pid", 3 0, L_0x555555e78c90;  alias, 1 drivers
v0x555555e43960_0 .net "pidq", 3 0, L_0x555555e79080;  1 drivers
v0x555555e43a30_0 .net "pkt_end", 0 0, L_0x555555e7a020;  alias, 1 drivers
v0x555555e43ad0_0 .net "pkt_end_48", 0 0, L_0x555555e79d40;  1 drivers
v0x555555e43ba0_0 .net "pkt_start", 0 0, L_0x555555e78b90;  alias, 1 drivers
v0x555555e43c70_0 .net "pkt_start_48", 0 0, L_0x555555e78fc0;  1 drivers
v0x555555e43d40_0 .var "pkt_state", 31 0;
v0x555555e43de0_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
v0x555555e43e80_0 .var "se0_shift_reg", 7 0;
v0x555555e43f20_0 .net "serial_tx_data", 0 0, L_0x555555e79580;  1 drivers
v0x555555e43fe0_0 .net "serial_tx_oe", 0 0, L_0x555555e79620;  1 drivers
v0x555555e440a0_0 .net "serial_tx_se0", 0 0, L_0x555555e79720;  1 drivers
v0x555555e44160_0 .net "tx_data", 7 0, v0x555555e0cd80_0;  alias, 1 drivers
v0x555555e44250_0 .net "tx_data_avail", 0 0, L_0x555555e707e0;  alias, 1 drivers
v0x555555e442f0_0 .net "tx_data_avail_48", 0 0, L_0x555555e79140;  1 drivers
v0x555555e44390_0 .net "tx_data_get", 0 0, L_0x555555e793c0;  alias, 1 drivers
v0x555555e44430_0 .var "tx_data_get_48", 0 0;
L_0x555555e79580 .part v0x555555e43390_0, 0, 1;
L_0x555555e79620 .part v0x555555e43790_0, 0, 1;
L_0x555555e79720 .part v0x555555e43e80_0, 0, 1;
L_0x555555e79820 .concat [ 5 1 0 0], v0x555555e42980_0, L_0x555555e79580;
L_0x555555e799a0 .cmp/eq 6, L_0x555555e79820, L_0x7f289a6f5188;
L_0x555555e79b10 .part v0x555555e43e80_0, 0, 2;
L_0x555555e79c00 .cmp/eq 2, L_0x555555e79b10, L_0x7f289a6f51d0;
L_0x555555e7a1a0 .part v0x555555e43130_0, 15, 1;
S_0x555555e3f010 .scope module, "pkt_end_strobe" "strobe" 13 88, 12 1 0, S_0x555555e3e8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555e39200 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e39240 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555e7a020 .functor XOR 1, L_0x555555e79e90, L_0x555555e79f30, C4<0>, C4<0>;
L_0x555555e7a130 .functor BUFZ 1, v0x555555e3f790_0, C4<0>, C4<0>, C4<0>;
v0x555555e3f440_0 .net *"_ivl_1", 0 0, L_0x555555e79e90;  1 drivers
v0x555555e3f540_0 .net *"_ivl_3", 0 0, L_0x555555e79f30;  1 drivers
v0x555555e3f620_0 .net "clk_in", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e3f6f0_0 .net "clk_out", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e3f790_0 .var "data", 0 0;
o0x7f289a742f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e3f850_0 .net "data_in", 0 0, o0x7f289a742f88;  0 drivers
v0x555555e3f930_0 .net "data_out", 0 0, L_0x555555e7a130;  1 drivers
v0x555555e3fa10_0 .var "flag", 0 0;
v0x555555e3fad0_0 .var "prev_strobe", 0 0;
v0x555555e3fc20_0 .net "strobe_in", 0 0, L_0x555555e79d40;  alias, 1 drivers
v0x555555e3fce0_0 .net "strobe_out", 0 0, L_0x555555e7a020;  alias, 1 drivers
v0x555555e3fd80_0 .var "sync", 2 0;
L_0x555555e79e90 .part v0x555555e3fd80_0, 2, 1;
L_0x555555e79f30 .part v0x555555e3fd80_0, 1, 1;
S_0x555555e3ff60 .scope module, "pkt_start_strobe" "strobe" 13 34, 12 1 0, S_0x555555e3e8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x555555e40160 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e401a0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000100>;
L_0x555555e78fc0 .functor XOR 1, L_0x555555e78e50, L_0x555555e78ef0, C4<0>, C4<0>;
L_0x555555e79080 .functor BUFZ 4, v0x555555e406f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555555e403c0_0 .net *"_ivl_1", 0 0, L_0x555555e78e50;  1 drivers
v0x555555e404a0_0 .net *"_ivl_3", 0 0, L_0x555555e78ef0;  1 drivers
v0x555555e40580_0 .net "clk_in", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e40650_0 .net "clk_out", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e406f0_0 .var "data", 3 0;
v0x555555e40800_0 .net "data_in", 3 0, L_0x555555e78c90;  alias, 1 drivers
v0x555555e408e0_0 .net "data_out", 3 0, L_0x555555e79080;  alias, 1 drivers
v0x555555e409c0_0 .var "flag", 0 0;
v0x555555e40a80_0 .var "prev_strobe", 0 0;
v0x555555e40b40_0 .net "strobe_in", 0 0, L_0x555555e78b90;  alias, 1 drivers
v0x555555e40c00_0 .net "strobe_out", 0 0, L_0x555555e78fc0;  alias, 1 drivers
v0x555555e40cc0_0 .var "sync", 2 0;
L_0x555555e78e50 .part v0x555555e40cc0_0, 2, 1;
L_0x555555e78ef0 .part v0x555555e40cc0_0, 1, 1;
S_0x555555e40ea0 .scope module, "tx_data_avail_buffer" "dflip" 13 41, 12 51 0, S_0x555555e3e8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555e41080_0 .net "clk", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e41140_0 .var "d", 2 0;
v0x555555e41220_0 .net "in", 0 0, L_0x555555e707e0;  alias, 1 drivers
v0x555555e41320_0 .net "out", 0 0, L_0x555555e79140;  alias, 1 drivers
L_0x555555e79140 .part v0x555555e41140_0, 2, 1;
S_0x555555e41440 .scope module, "tx_data_get_strobe" "strobe" 13 50, 12 1 0, S_0x555555e3e8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555e41620 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e41660 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555e793c0 .functor XOR 1, L_0x555555e79230, L_0x555555e792d0, C4<0>, C4<0>;
L_0x555555e79510 .functor BUFZ 1, v0x555555e41be0_0, C4<0>, C4<0>, C4<0>;
v0x555555e418b0_0 .net *"_ivl_1", 0 0, L_0x555555e79230;  1 drivers
v0x555555e41990_0 .net *"_ivl_3", 0 0, L_0x555555e792d0;  1 drivers
v0x555555e41a70_0 .net "clk_in", 0 0, v0x555555e57f00_0;  alias, 1 drivers
v0x555555e41b40_0 .net "clk_out", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e41be0_0 .var "data", 0 0;
o0x7f289a743648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e41cf0_0 .net "data_in", 0 0, o0x7f289a743648;  0 drivers
v0x555555e41dd0_0 .net "data_out", 0 0, L_0x555555e79510;  1 drivers
v0x555555e41eb0_0 .var "flag", 0 0;
v0x555555e41f70_0 .var "prev_strobe", 0 0;
v0x555555e42030_0 .net "strobe_in", 0 0, v0x555555e44430_0;  1 drivers
v0x555555e420f0_0 .net "strobe_out", 0 0, L_0x555555e793c0;  alias, 1 drivers
v0x555555e42190_0 .var "sync", 2 0;
L_0x555555e79230 .part v0x555555e42190_0, 2, 1;
L_0x555555e792d0 .part v0x555555e42190_0, 1, 1;
S_0x555555e44610 .scope module, "usb_fs_tx_mux_inst" "usb_fs_tx_mux" 6 207, 14 1 0, S_0x555555e0ab60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in_tx_pkt_start";
    .port_info 1 /INPUT 4 "in_tx_pid";
    .port_info 2 /INPUT 1 "out_tx_pkt_start";
    .port_info 3 /INPUT 4 "out_tx_pid";
    .port_info 4 /OUTPUT 1 "tx_pkt_start";
    .port_info 5 /OUTPUT 4 "tx_pid";
L_0x555555e78b90 .functor OR 1, v0x555555e16270_0, v0x555555e366a0_0, C4<0>, C4<0>;
v0x555555e44890_0 .net "in_tx_pid", 3 0, v0x555555e160d0_0;  alias, 1 drivers
v0x555555e449a0_0 .net "in_tx_pkt_start", 0 0, v0x555555e16270_0;  alias, 1 drivers
v0x555555e44a70_0 .net "out_tx_pid", 3 0, v0x555555e36530_0;  alias, 1 drivers
v0x555555e44b70_0 .net "out_tx_pkt_start", 0 0, v0x555555e366a0_0;  alias, 1 drivers
v0x555555e44c40_0 .net "tx_pid", 3 0, L_0x555555e78c90;  alias, 1 drivers
v0x555555e44d80_0 .net "tx_pkt_start", 0 0, L_0x555555e78b90;  alias, 1 drivers
L_0x555555e78c90 .functor MUXZ 4, v0x555555e160d0_0, v0x555555e36530_0, v0x555555e366a0_0, C4<>;
S_0x555555e479a0 .scope module, "usb_spi_bridge_ep_inst" "usb_spi_bridge_ep" 3 166, 15 1 0, S_0x555555de92a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out_ep_req";
    .port_info 3 /INPUT 1 "out_ep_grant";
    .port_info 4 /INPUT 1 "out_ep_data_avail";
    .port_info 5 /INPUT 1 "out_ep_setup";
    .port_info 6 /OUTPUT 1 "out_ep_data_get";
    .port_info 7 /INPUT 8 "out_ep_data";
    .port_info 8 /OUTPUT 1 "out_ep_stall";
    .port_info 9 /INPUT 1 "out_ep_acked";
    .port_info 10 /OUTPUT 1 "in_ep_req";
    .port_info 11 /INPUT 1 "in_ep_grant";
    .port_info 12 /INPUT 1 "in_ep_data_free";
    .port_info 13 /OUTPUT 1 "in_ep_data_put";
    .port_info 14 /OUTPUT 8 "in_ep_data";
    .port_info 15 /OUTPUT 1 "in_ep_data_done";
    .port_info 16 /OUTPUT 1 "in_ep_stall";
    .port_info 17 /INPUT 1 "in_ep_acked";
    .port_info 18 /OUTPUT 1 "spi_cs_b";
    .port_info 19 /OUTPUT 1 "spi_sck";
    .port_info 20 /OUTPUT 1 "spi_mosi";
    .port_info 21 /INPUT 1 "spi_miso";
    .port_info 22 /OUTPUT 1 "boot_to_user_design";
P_0x555555d0ce10 .param/l "CMD_DO_IN" 1 15 77, +C4<00000000000000000000000000001001>;
P_0x555555d0ce50 .param/l "CMD_DO_OUT" 1 15 76, +C4<00000000000000000000000000000111>;
P_0x555555d0ce90 .param/l "CMD_IDLE" 1 15 67, +C4<00000000000000000000000000000000>;
P_0x555555d0ced0 .param/l "CMD_OP_BOOT" 1 15 69, +C4<00000000000000000000000000000010>;
P_0x555555d0cf10 .param/l "CMD_PRE" 1 15 68, +C4<00000000000000000000000000000001>;
P_0x555555d0cf50 .param/l "CMD_SAVE_DIL_HI" 1 15 75, +C4<00000000000000000000000000000110>;
P_0x555555d0cf90 .param/l "CMD_SAVE_DIL_LO" 1 15 74, +C4<00000000000000000000000000000101>;
P_0x555555d0cfd0 .param/l "CMD_SAVE_DOL_HI" 1 15 73, +C4<00000000000000000000000000000100>;
P_0x555555d0d010 .param/l "CMD_SAVE_DOL_LO" 1 15 72, +C4<00000000000000000000000000000011>;
P_0x555555d0d050 .param/l "SPI_END" 1 15 96, +C4<00000000000000000000000000000100>;
P_0x555555d0d090 .param/l "SPI_GET_BIT" 1 15 95, +C4<00000000000000000000000000000011>;
P_0x555555d0d0d0 .param/l "SPI_IDLE" 1 15 92, +C4<00000000000000000000000000000000>;
P_0x555555d0d110 .param/l "SPI_SEND_BIT" 1 15 94, +C4<00000000000000000000000000000010>;
P_0x555555d0d150 .param/l "SPI_START" 1 15 93, +C4<00000000000000000000000000000001>;
L_0x555555e6d5f0 .functor AND 1, L_0x555555e7a440, L_0x555555e7a670, C4<1>, C4<1>;
L_0x555555e6d700 .functor AND 1, L_0x555555e7b540, L_0x555555e7b5e0, C4<1>, C4<1>;
L_0x555555e6d810 .functor BUFZ 1, L_0x555555e7a670, C4<0>, C4<0>, C4<0>;
L_0x555555e6d8d0 .functor OR 1, v0x555555e48e20_0, v0x555555e48ca0_0, C4<0>, C4<0>;
L_0x555555e6d940 .functor AND 1, L_0x555555e6d8d0, L_0x555555e7a440, C4<1>, C4<1>;
L_0x555555e6dcd0 .functor AND 1, L_0x555555e7a440, L_0x555555e7a670, C4<1>, C4<1>;
v0x555555e485f0_0 .net *"_ivl_11", 0 0, L_0x555555e6d8d0;  1 drivers
L_0x7f289a6f4570 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x555555e486d0_0 .net/2u *"_ivl_18", 3 0, L_0x7f289a6f4570;  1 drivers
v0x555555e487b0_0 .var "boot_to_user_design", 0 0;
v0x555555e48880_0 .net "clk", 0 0, v0x555555e57e60_0;  alias, 1 drivers
v0x555555e48920_0 .var "cmd_state", 3 0;
v0x555555e48a00_0 .var "cmd_state_next", 3 0;
v0x555555e48ae0_0 .var "data_in_length", 15 0;
v0x555555e48bc0_0 .var "data_out_length", 15 0;
v0x555555e48ca0_0 .var "get_cmd_out_data", 0 0;
v0x555555e48d60_0 .var "get_cmd_out_data_q", 0 0;
v0x555555e48e20_0 .var "get_spi_out_data", 0 0;
v0x555555e48ee0_0 .var "get_spi_out_data_q", 0 0;
v0x555555e48fa0_0 .net "in_ep_acked", 0 0, L_0x555555e7c2f0;  alias, 1 drivers
v0x555555e49060_0 .net "in_ep_data", 7 0, L_0x555555e6da50;  alias, 1 drivers
v0x555555e49140_0 .var "in_ep_data_done", 0 0;
v0x555555e49200_0 .var "in_ep_data_done_i", 0 0;
v0x555555e492c0_0 .var "in_ep_data_done_q", 0 0;
v0x555555e49380_0 .net "in_ep_data_free", 0 0, L_0x555555e7b5e0;  alias, 1 drivers
v0x555555e49440_0 .var "in_ep_data_put", 0 0;
v0x555555e49500_0 .net "in_ep_grant", 0 0, L_0x555555e7b540;  alias, 1 drivers
v0x555555e495c0_0 .var "in_ep_req", 0 0;
v0x555555e49680_0 .var "in_ep_req_i", 0 0;
v0x555555e49740_0 .net "in_ep_stall", 0 0, L_0x7f289a6f4528;  alias, 1 drivers
v0x555555e49800_0 .net "out_data_ready", 0 0, L_0x555555e6dcd0;  1 drivers
v0x555555e498c0_0 .var "out_data_valid", 0 0;
v0x555555e49980_0 .net "out_ep_acked", 0 0, L_0x555555e7abc0;  alias, 1 drivers
v0x555555e49a40_0 .net "out_ep_data", 7 0, v0x555555e350c0_0;  alias, 1 drivers
v0x555555e49b00_0 .net "out_ep_data_avail", 0 0, L_0x555555e7a670;  alias, 1 drivers
v0x555555e49bc0_0 .net "out_ep_data_get", 0 0, L_0x555555e6d940;  alias, 1 drivers
v0x555555e49c80_0 .net "out_ep_grant", 0 0, L_0x555555e7a440;  alias, 1 drivers
v0x555555e49d40_0 .net "out_ep_req", 0 0, L_0x555555e6d810;  alias, 1 drivers
v0x555555e49e00_0 .net "out_ep_setup", 0 0, L_0x555555e7a920;  alias, 1 drivers
v0x555555e49ec0_0 .net "out_ep_stall", 0 0, L_0x7f289a6f44e0;  alias, 1 drivers
v0x555555e4a190_0 .var "put_spi_in_data", 0 0;
v0x555555e4a250_0 .net "reset", 0 0, v0x555555e58970_0;  alias, 1 drivers
v0x555555e4a2f0_0 .var "reset_spi_bit_counter", 0 0;
v0x555555e4a3b0_0 .var "spi_bit_counter", 3 0;
v0x555555e4a490_0 .net "spi_byte_done", 0 0, L_0x555555e6dbe0;  1 drivers
v0x555555e4a550_0 .net "spi_byte_in_xfr_ready", 0 0, L_0x555555e6d700;  1 drivers
v0x555555e4a610_0 .net "spi_byte_out_xfr_ready", 0 0, L_0x555555e6d5f0;  1 drivers
v0x555555e4a6d0_0 .var "spi_cs_b", 0 0;
v0x555555e4a790_0 .var "spi_dir_transition", 0 0;
v0x555555e4a850_0 .var "spi_get_bit", 0 0;
v0x555555e4a910_0 .var "spi_get_bit_q", 0 0;
v0x555555e4a9d0_0 .var "spi_has_more_in_bytes", 0 0;
v0x555555e4aa90_0 .var "spi_has_more_out_bytes", 0 0;
v0x555555e4ab50_0 .var "spi_in_data", 8 0;
v0x555555e4ac30_0 .net "spi_miso", 0 0, L_0x555555e7c7e0;  alias, 1 drivers
v0x555555e4acf0_0 .net "spi_mosi", 0 0, L_0x555555e6db40;  alias, 1 drivers
v0x555555e4adb0_0 .var "spi_out_data", 8 0;
v0x555555e4ae90_0 .var "spi_put_last_in_byte", 0 0;
v0x555555e4af50_0 .var "spi_sck", 0 0;
v0x555555e4b010_0 .var "spi_send_bit", 0 0;
v0x555555e4b0d0_0 .var "spi_start_new_xfr", 0 0;
v0x555555e4b190_0 .var "spi_state", 2 0;
v0x555555e4b270_0 .var "spi_state_next", 2 0;
v0x555555e4b350_0 .var "update_spi_byte_counters", 0 0;
E_0x555555e374d0/0 .event anyedge, v0x555555e4b190_0, v0x555555e4b0d0_0, v0x555555e4aa90_0, v0x555555e4a9d0_0;
E_0x555555e374d0/1 .event anyedge, v0x555555e4a790_0, v0x555555e4a490_0, v0x555555e4a610_0, v0x555555e4a550_0;
E_0x555555e374d0/2 .event anyedge, v0x555555e4ae90_0;
E_0x555555e374d0 .event/or E_0x555555e374d0/0, E_0x555555e374d0/1, E_0x555555e374d0/2;
E_0x555555e48570/0 .event anyedge, v0x555555e48920_0, v0x555555e49800_0, v0x555555e498c0_0, v0x555555d8f7e0_0;
E_0x555555e48570/1 .event anyedge, v0x555555e48bc0_0, v0x555555e48ae0_0;
E_0x555555e48570 .event/or E_0x555555e48570/0, E_0x555555e48570/1;
L_0x555555e6da50 .part v0x555555e4ab50_0, 0, 8;
L_0x555555e6db40 .part v0x555555e4adb0_0, 8, 1;
L_0x555555e6dbe0 .cmp/eq 4, v0x555555e4a3b0_0, L_0x7f289a6f4570;
S_0x555555e4f4b0 .scope task, "expect_usb_ack" "expect_usb_ack" 2 531, 2 531 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.expect_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555e50480_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555e502a0;
    %join;
    %end;
S_0x555555e4f690 .scope task, "expect_usb_data" "expect_usb_data" 2 549, 2 549 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e4f8c0_0 .var "data", 1023 0;
v0x555555e4f980_0 .var "length", 10 0;
v0x555555e4fa60_0 .var "pid", 3 0;
TD_top_tb.expect_usb_data ;
    %load/vec4 v0x555555e4f8c0_0;
    %pad/u 512;
    %store/vec4 v0x555555d80cb0_0, 0, 512;
    %load/vec4 v0x555555e4f980_0;
    %store/vec4 v0x555555d7bfa0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x555555de7250;
    %join;
    %load/vec4 v0x555555e4fa60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58890_0, 4, 4;
    %load/vec4 v0x555555e4fa60_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58890_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x555555e58480_0;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x555555e4f8c0_0;
    %load/vec4 v0x555555e58480_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e58480_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
T_3.8 ; for-loop step statement
    %load/vec4 v0x555555e58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %add;
    %addi 16, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
T_3.9 ; Top of for-loop 
    %load/vec4 v0x555555e58480_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.10, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555555e58480_0;
    %store/vec4 v0x555555e58890_0, 4, 1;
T_3.11 ; for-loop step statement
    %load/vec4 v0x555555e58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
    %jmp T_3.9;
T_3.10 ; for-loop exit label
    %fork TD_top_tb.get_usb_raw, S_0x555555e50980;
    %join;
    %load/vec4 v0x555555e50b60_0;
    %store/vec4 v0x555555e597d0_0, 0, 1024;
    %load/vec4 v0x555555e50c60_0;
    %store/vec4 v0x555555e59950_0, 0, 11;
    %load/vec4 v0x555555e59950_0;
    %pad/u 32;
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 589 "$display", "%d ERROR (%m): %s. usb_tx_len != length + 24", $time, "data length" {0 0 0};
    %vpi_call 2 590 "$display", "    actual:   %x", v0x555555e59950_0 {0 0 0};
    %load/vec4 v0x555555e4f980_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %vpi_call 2 591 "$display", "    expected: %x", S<0,vec4,u32> {1 0 0};
T_3.12 ;
    %load/vec4 v0x555555e597d0_0;
    %load/vec4 v0x555555e58890_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 590 "$display", "%d ERROR (%m): %s. usb_tx_data != raw_usb_data", $time, "data mismatch" {0 0 0};
    %vpi_call 2 591 "$display", "    actual:   %x", v0x555555e597d0_0 {0 0 0};
    %vpi_call 2 592 "$display", "    expected: %x", v0x555555e58890_0 {0 0 0};
T_3.14 ;
    %load/vec4 v0x555555e59950_0;
    %parti/s 3, 0, 2;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 591 "$display", "%d ERROR (%m): %s. usb_tx_len[2:0] != 3'b000", $time, "data packet lengths are a multiple of 8 bits" {0 0 0};
    %vpi_call 2 592 "$display", "    actual:   %x", &PV<v0x555555e59950_0, 0, 3> {0 0 0};
    %vpi_call 2 593 "$display", "    expected: %x", 3'b000 {0 0 0};
T_3.16 ;
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_3.18, 6;
    %vpi_call 2 592 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 593 "$display", "    actual:   %x", &PV<v0x555555e597d0_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 594 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_3.18 ;
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555e4fa60_0;
    %cmp/ne;
    %jmp/0xz  T_3.20, 6;
    %vpi_call 2 593 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "data pid mismatch" {0 0 0};
    %vpi_call 2 594 "$display", "    actual:   %x", &PV<v0x555555e597d0_0, 0, 4> {0 0 0};
    %vpi_call 2 595 "$display", "    expected: %x", v0x555555e4fa60_0 {0 0 0};
T_3.20 ;
    %end;
S_0x555555e4fb20 .scope task, "expect_usb_data0" "expect_usb_data0" 2 603, 2 603 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e4fd00_0 .var "data", 1023 0;
v0x555555e4fe00_0 .var "length", 10 0;
TD_top_tb.expect_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e4fa60_0, 0, 4;
    %load/vec4 v0x555555e4fd00_0;
    %store/vec4 v0x555555e4f8c0_0, 0, 1024;
    %load/vec4 v0x555555e4fe00_0;
    %store/vec4 v0x555555e4f980_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555555e4f690;
    %join;
    %end;
S_0x555555e4fee0 .scope task, "expect_usb_data1" "expect_usb_data1" 2 595, 2 595 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e500c0_0 .var "data", 1023 0;
v0x555555e501c0_0 .var "length", 10 0;
TD_top_tb.expect_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555555e4fa60_0, 0, 4;
    %load/vec4 v0x555555e500c0_0;
    %store/vec4 v0x555555e4f8c0_0, 0, 1024;
    %load/vec4 v0x555555e501c0_0;
    %store/vec4 v0x555555e4f980_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555555e4f690;
    %join;
    %end;
S_0x555555e502a0 .scope task, "expect_usb_handshake" "expect_usb_handshake" 2 521, 2 521 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e50480_0 .var "pid", 3 0;
TD_top_tb.expect_usb_handshake ;
    %fork TD_top_tb.get_usb_raw, S_0x555555e50980;
    %join;
    %load/vec4 v0x555555e50b60_0;
    %store/vec4 v0x555555e597d0_0, 0, 1024;
    %load/vec4 v0x555555e50c60_0;
    %store/vec4 v0x555555e59950_0, 0, 11;
    %load/vec4 v0x555555e59950_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_6.22, 6;
    %vpi_call 2 527 "$display", "%d ERROR (%m): %s. usb_tx_len != 8", $time, "handshake packets are 8 bits long" {0 0 0};
    %vpi_call 2 528 "$display", "    actual:   %x", v0x555555e59950_0 {0 0 0};
    %vpi_call 2 529 "$display", "    expected: %x", 32'sb00000000000000000000000000001000 {0 0 0};
T_6.22 ;
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555e50480_0;
    %cmp/ne;
    %jmp/0xz  T_6.24, 6;
    %vpi_call 2 528 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "handshake pid mismatch" {0 0 0};
    %vpi_call 2 529 "$display", "    actual:   %x", &PV<v0x555555e597d0_0, 0, 4> {0 0 0};
    %vpi_call 2 530 "$display", "    expected: %x", v0x555555e50480_0 {0 0 0};
T_6.24 ;
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_6.26, 6;
    %vpi_call 2 529 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 530 "$display", "    actual:   %x", &PV<v0x555555e597d0_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555e597d0_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 531 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_6.26 ;
    %end;
S_0x555555e50580 .scope task, "expect_usb_nak" "expect_usb_nak" 2 537, 2 537 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.expect_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555555e50480_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555e502a0;
    %join;
    %end;
S_0x555555e507f0 .scope task, "expect_usb_stall" "expect_usb_stall" 2 543, 2 543 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.expect_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555555e50480_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555e502a0;
    %join;
    %end;
S_0x555555e50980 .scope task, "get_usb_raw" "get_usb_raw" 2 462, 2 462 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e50b60_0 .var "data", 1023 0;
v0x555555e50c60_0 .var "length", 10 0;
TD_top_tb.get_usb_raw ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555555e50c60_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e590e0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555555e582c0_0, 0, 2;
T_9.28 ;
    %load/vec4 v0x555555e590e0_0;
    %cmpi/ne 84, 0, 8;
    %jmp/0xz T_9.29, 4;
    %load/vec4 v0x555555e590e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555555e59670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e590e0_0, 0, 8;
    %load/vec4 v0x555555e59670_0;
    %store/vec4 v0x555555e587d0_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.28;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e583a0_0, 0, 32;
T_9.30 ;
    %load/vec4 v0x555555e582c0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz T_9.31, 4;
    %load/vec4 v0x555555e59670_0;
    %load/vec4 v0x555555e59260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e582c0_0, 0, 2;
    %load/vec4 v0x555555e582c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.32, 4;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x555555e583a0_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x555555e59670_0;
    %load/vec4 v0x555555e587d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %vpi_call 2 490 "$display", "%d ERROR (%m): %s. (usb_p_tx != prev_usb_p_tx) == FALSE", $time, "one '0' must follow six '1's" {0 0 0};
T_9.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e583a0_0, 0, 32;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x555555e50c60_0;
    %addi 1, 0, 11;
    %store/vec4 v0x555555e50c60_0, 0, 11;
    %load/vec4 v0x555555e59670_0;
    %load/vec4 v0x555555e587d0_0;
    %cmp/e;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555555e50b60_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e50b60_0, 0, 1024;
    %load/vec4 v0x555555e583a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e583a0_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555555e50b60_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e50b60_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e583a0_0, 0, 32;
T_9.39 ;
T_9.35 ;
T_9.33 ;
    %load/vec4 v0x555555e59670_0;
    %store/vec4 v0x555555e587d0_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.30;
T_9.31 ;
    %load/vec4 v0x555555e59670_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.42, 4;
    %load/vec4 v0x555555e59260_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %vpi_call 2 511 "$display", "%d ERROR (%m): %s. (usb_p_tx == 1'b0 && usb_n_tx == 1'b0) == FALSE", $time, "eop must have two se0 bits" {0 0 0};
T_9.40 ;
    %load/vec4 v0x555555e50b60_0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x555555e50c60_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555555e50b60_0, 0, 1024;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555e57640;
    %join;
    %end;
S_0x555555e50d40 .scope task, "prepare_spi_xfer" "prepare_spi_xfer" 2 118, 2 118 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e50f20_0 .var "new_length", 31 0;
v0x555555e51020_0 .var "new_miso_data", 8192 0;
v0x555555e51100_0 .var "new_mosi_data", 8192 0;
TD_top_tb.prepare_spi_xfer ;
    %load/vec4 v0x555555e51100_0;
    %store/vec4 v0x555555e586f0_0, 0, 8193;
    %load/vec4 v0x555555e51020_0;
    %store/vec4 v0x555555e58630_0, 0, 8193;
    %load/vec4 v0x555555e50f20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e58f10_0, 0;
    %load/vec4 v0x555555e50f20_0;
    %assign/vec4 v0x555555e58d40_0, 0;
    %end;
S_0x555555e511c0 .scope task, "send_usb_ack" "send_usb_ack" 2 272, 2 272 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555e52cc0_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e52ae0;
    %join;
    %end;
S_0x555555e513a0 .scope task, "send_usb_address_device" "send_usb_address_device" 2 628, 2 628 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e51580_0 .var "new_addr", 7 0;
v0x555555e51680_0 .var "old_addr", 7 0;
TD_top_tb.send_usb_address_device ;
    %load/vec4 v0x555555e51680_0;
    %store/vec4 v0x555555e51940_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x555555e51580_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 8;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555555e51a40_0, 0, 64;
    %fork TD_top_tb.send_usb_ctrl_xfer, S_0x555555e51760;
    %join;
    %load/vec4 v0x555555e4cfa0_0;
    %cmpi/ne 30, 0, 7;
    %jmp/0xz  T_12.43, 6;
    %vpi_call 2 635 "$display", "%d ERROR (%m): %s. dut.dev_addr != 7'h1e", $time, "new device address" {0 0 0};
    %vpi_call 2 636 "$display", "    actual:   %x", v0x555555e4cfa0_0 {0 0 0};
    %vpi_call 2 637 "$display", "    expected: %x", 7'b0011110 {0 0 0};
T_12.43 ;
    %end;
S_0x555555e51760 .scope task, "send_usb_ctrl_xfer" "send_usb_ctrl_xfer" 2 611, 2 611 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e51940_0 .var "addr", 7 0;
v0x555555e51a40_0 .var "setup_data", 63 0;
TD_top_tb.send_usb_ctrl_xfer ;
    %load/vec4 v0x555555e51940_0;
    %pad/u 7;
    %store/vec4 v0x555555e54d60_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e54e60_0, 0, 4;
    %fork TD_top_tb.send_usb_setup, S_0x555555e54b80;
    %join;
    %load/vec4 v0x555555e51a40_0;
    %pad/u 512;
    %store/vec4 v0x555555e52180_0, 0, 512;
    %pushi/vec4 64, 0, 11;
    %store/vec4 v0x555555e52280_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555e51fa0;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555e4f4b0;
    %join;
    %load/vec4 v0x555555e51940_0;
    %pad/u 7;
    %store/vec4 v0x555555e52fa0_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e530a0_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e52dc0;
    %join;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x555555e500c0_0, 0, 1024;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555555e501c0_0, 0, 11;
    %fork TD_top_tb.expect_usb_data1, S_0x555555e4fee0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555555e511c0;
    %join;
    %end;
S_0x555555e51b20 .scope task, "send_usb_data" "send_usb_data" 2 390, 2 390 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e51d00_0 .var "data", 511 0;
v0x555555e51e00_0 .var "length", 10 0;
v0x555555e51ee0_0 .var "pid", 3 0;
TD_top_tb.send_usb_data ;
    %load/vec4 v0x555555e51d00_0;
    %store/vec4 v0x555555d80cb0_0, 0, 512;
    %load/vec4 v0x555555e51e00_0;
    %store/vec4 v0x555555d7bfa0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x555555de7250;
    %join;
    %load/vec4 v0x555555e51ee0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58890_0, 4, 4;
    %load/vec4 v0x555555e51ee0_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e58890_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
T_14.45 ; Top of for-loop 
    %load/vec4 v0x555555e58480_0;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_14.46, 5;
    %load/vec4 v0x555555e51d00_0;
    %load/vec4 v0x555555e58480_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e58480_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
T_14.47 ; for-loop step statement
    %load/vec4 v0x555555e58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
    %jmp T_14.45;
T_14.46 ; for-loop exit label
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e57fa0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e51e00_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e58890_0, 4, 1;
    %load/vec4 v0x555555e58890_0;
    %store/vec4 v0x555555e54540_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %load/vec4 v0x555555e51e00_0;
    %add;
    %addi 16, 0, 11;
    %store/vec4 v0x555555e54440_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555e54260;
    %join;
    %end;
S_0x555555e51fa0 .scope task, "send_usb_data0" "send_usb_data0" 2 424, 2 424 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e52180_0 .var "data", 511 0;
v0x555555e52280_0 .var "length", 10 0;
TD_top_tb.send_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e51ee0_0, 0, 4;
    %load/vec4 v0x555555e52180_0;
    %store/vec4 v0x555555e51d00_0, 0, 512;
    %load/vec4 v0x555555e52280_0;
    %store/vec4 v0x555555e51e00_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e51b20;
    %join;
    %end;
S_0x555555e52360 .scope task, "send_usb_data1" "send_usb_data1" 2 432, 2 432 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e52540_0 .var "data", 511 0;
v0x555555e52640_0 .var "length", 10 0;
TD_top_tb.send_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555555e51ee0_0, 0, 4;
    %load/vec4 v0x555555e52540_0;
    %store/vec4 v0x555555e51d00_0, 0, 512;
    %load/vec4 v0x555555e52640_0;
    %store/vec4 v0x555555e51e00_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e51b20;
    %join;
    %end;
S_0x555555e52720 .scope task, "send_usb_data2" "send_usb_data2" 2 440, 2 440 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e52900_0 .var "data", 511 0;
v0x555555e52a00_0 .var "length", 10 0;
TD_top_tb.send_usb_data2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555555e51ee0_0, 0, 4;
    %load/vec4 v0x555555e52900_0;
    %store/vec4 v0x555555e51d00_0, 0, 512;
    %load/vec4 v0x555555e52a00_0;
    %store/vec4 v0x555555e51e00_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e51b20;
    %join;
    %end;
S_0x555555e52ae0 .scope task, "send_usb_handshake" "send_usb_handshake" 2 265, 2 265 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e52cc0_0 .var "pid", 3 0;
TD_top_tb.send_usb_handshake ;
    %load/vec4 v0x555555e52cc0_0;
    %inv;
    %load/vec4 v0x555555e52cc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555555e54540_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x555555e54440_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555e54260;
    %join;
    %end;
S_0x555555e52dc0 .scope task, "send_usb_in" "send_usb_in" 2 324, 2 324 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e52fa0_0 .var "addr", 6 0;
v0x555555e530a0_0 .var "endp", 3 0;
TD_top_tb.send_usb_in ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555555e556e0_0, 0, 4;
    %load/vec4 v0x555555e530a0_0;
    %load/vec4 v0x555555e52fa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e555e0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e55400;
    %join;
    %end;
S_0x555555e53180 .scope task, "send_usb_j" "send_usb_j" 2 189, 2 189 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_j ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e548e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e54800_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e54620;
    %join;
    %end;
S_0x555555e53360 .scope task, "send_usb_k" "send_usb_k" 2 183, 2 183 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_k ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e548e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e54800_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e54620;
    %join;
    %end;
S_0x555555e53540 .scope task, "send_usb_mdata" "send_usb_mdata" 2 448, 2 448 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e53720_0 .var "data", 511 0;
v0x555555e53820_0 .var "length", 10 0;
TD_top_tb.send_usb_mdata ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555555e51ee0_0, 0, 4;
    %load/vec4 v0x555555e53720_0;
    %store/vec4 v0x555555e51d00_0, 0, 512;
    %load/vec4 v0x555555e53820_0;
    %store/vec4 v0x555555e51e00_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e51b20;
    %join;
    %end;
S_0x555555e53900 .scope task, "send_usb_nak" "send_usb_nak" 2 278, 2 278 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555555e52cc0_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e52ae0;
    %join;
    %end;
S_0x555555e53ae0 .scope task, "send_usb_nyet" "send_usb_nyet" 2 290, 2 290 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_nyet ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555555e52cc0_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e52ae0;
    %join;
    %end;
S_0x555555e53cc0 .scope task, "send_usb_out" "send_usb_out" 2 332, 2 332 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e53ea0_0 .var "addr", 6 0;
v0x555555e53fa0_0 .var "endp", 3 0;
TD_top_tb.send_usb_out ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e556e0_0, 0, 4;
    %load/vec4 v0x555555e53fa0_0;
    %load/vec4 v0x555555e53ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e555e0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e55400;
    %join;
    %end;
S_0x555555e54080 .scope task, "send_usb_port_reset" "send_usb_port_reset" 2 201, 2 201 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_port_reset ;
    %fork TD_top_tb.send_usb_se0, S_0x555555e549a0;
    %join;
    %delay 1250000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e58970_0, 0, 1;
    %fork TD_top_tb.send_usb_j, S_0x555555e53180;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e58970_0, 0, 1;
    %end;
S_0x555555e54260 .scope task, "send_usb_raw" "send_usb_raw" 2 214, 2 214 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e54440_0 .var "length", 10 0;
v0x555555e54540_0 .var "payload", 1023 0;
TD_top_tb.send_usb_raw ;
    %fork TD_top_tb.send_usb_k, S_0x555555e53360;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e53180;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e53360;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e53180;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e53360;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e53180;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e53360;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e53360;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e58af0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555e58a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
T_27.48 ; Top of for-loop 
    %load/vec4 v0x555555e58480_0;
    %load/vec4 v0x555555e54440_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_27.49, 5;
    %load/vec4 v0x555555e54540_0;
    %load/vec4 v0x555555e58480_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x555555e58af0_0;
    %nor/r;
    %store/vec4 v0x555555e58af0_0, 0, 1;
T_27.51 ;
    %load/vec4 v0x555555e58af0_0;
    %store/vec4 v0x555555e548e0_0, 0, 1;
    %load/vec4 v0x555555e58af0_0;
    %nor/r;
    %store/vec4 v0x555555e54800_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e54620;
    %join;
    %load/vec4 v0x555555e54540_0;
    %load/vec4 v0x555555e58480_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.53, 8;
    %load/vec4 v0x555555e58a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58a10_0, 0, 32;
    %jmp T_27.54;
T_27.53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58a10_0, 0, 32;
T_27.54 ;
    %load/vec4 v0x555555e58a10_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58a10_0, 0, 32;
    %load/vec4 v0x555555e58af0_0;
    %nor/r;
    %store/vec4 v0x555555e58af0_0, 0, 1;
    %load/vec4 v0x555555e58af0_0;
    %store/vec4 v0x555555e548e0_0, 0, 1;
    %load/vec4 v0x555555e58af0_0;
    %nor/r;
    %store/vec4 v0x555555e54800_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e54620;
    %join;
T_27.55 ;
T_27.50 ; for-loop step statement
    %load/vec4 v0x555555e58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e58480_0, 0, 32;
    %jmp T_27.48;
T_27.49 ; for-loop exit label
    %fork TD_top_tb.send_usb_se0, S_0x555555e549a0;
    %join;
    %fork TD_top_tb.send_usb_se0, S_0x555555e549a0;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e53180;
    %join;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555e57640;
    %join;
    %end;
S_0x555555e54620 .scope task, "send_usb_raw_bit" "send_usb_raw_bit" 2 173, 2 173 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e54800_0 .var "usbn", 0 0;
v0x555555e548e0_0 .var "usbp", 0 0;
TD_top_tb.send_usb_raw_bit ;
    %load/vec4 v0x555555e548e0_0;
    %assign/vec4 v0x555555e595d0_0, 0;
    %load/vec4 v0x555555e54800_0;
    %assign/vec4 v0x555555e591c0_0, 0;
    %delay 83328, 0;
    %end;
S_0x555555e549a0 .scope task, "send_usb_se0" "send_usb_se0" 2 195, 2 195 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_se0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e548e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e54800_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e54620;
    %join;
    %end;
S_0x555555e54b80 .scope task, "send_usb_setup" "send_usb_setup" 2 340, 2 340 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e54d60_0 .var "addr", 6 0;
v0x555555e54e60_0 .var "endp", 3 0;
TD_top_tb.send_usb_setup ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555555e556e0_0, 0, 4;
    %load/vec4 v0x555555e54e60_0;
    %load/vec4 v0x555555e54d60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e555e0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e55400;
    %join;
    %end;
S_0x555555e54f40 .scope task, "send_usb_sof" "send_usb_sof" 2 348, 2 348 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e55120_0 .var "frame", 10 0;
TD_top_tb.send_usb_sof ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555555e556e0_0, 0, 4;
    %load/vec4 v0x555555e55120_0;
    %store/vec4 v0x555555e555e0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e55400;
    %join;
    %end;
S_0x555555e55220 .scope task, "send_usb_stall" "send_usb_stall" 2 284, 2 284 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.send_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555555e52cc0_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e52ae0;
    %join;
    %end;
S_0x555555e55400 .scope task, "send_usb_token" "send_usb_token" 2 315, 2 315 0, S_0x555555d63a20;
 .timescale -12 -12;
v0x555555e555e0_0 .var "data", 10 0;
v0x555555e556e0_0 .var "pid", 3 0;
TD_top_tb.send_usb_token ;
    %load/vec4 v0x555555e555e0_0;
    %store/vec4 v0x555555d4c060_0, 0, 11;
    %fork TD_top_tb.calc_crc5, S_0x555555de8dd0;
    %join;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 1, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 3, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e58120_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e555e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e556e0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e556e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555555e54540_0, 0, 1024;
    %pushi/vec4 24, 0, 11;
    %store/vec4 v0x555555e54440_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555e54260;
    %join;
    %end;
S_0x555555e557c0 .scope module, "vtg" "vlog_tap_generator" 2 42, 16 19 0, S_0x555555d63a20;
 .timescale -12 -12;
P_0x555555c6d0f0 .param/l "MAX_FILENAME_LEN" 0 16 23, +C4<00000000000000000000010000000000>;
P_0x555555c6d130 .param/l "MAX_STRING_LEN" 0 16 22, +C4<00000000000000000000000001010000>;
P_0x555555c6d170 .param/l "NUM_TESTS" 0 16 21, +C4<00000000000000000000000000000000>;
P_0x555555c6d1b0 .param/str "TAPFILE" 0 16 20, "test.tap";
v0x555555e56aa0_0 .var/i "cur_tc", 31 0;
v0x555555e56ba0_0 .var/i "f", 31 0;
v0x555555e56c80_0 .var/i "numtests", 31 0;
v0x555555e56d40_0 .var "tapfile", 8191 0;
S_0x555555e55b00 .scope task, "nok" "nok" 16 89, 16 89 0, S_0x555555e557c0;
 .timescale -12 -12;
v0x555555e55d00_0 .var "description", 639 0;
TD_top_tb.vtg.nok ;
    %load/vec4 v0x555555e55d00_0;
    %store/vec4 v0x555555e568e0_0, 0, 640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e569e0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555e566b0;
    %join;
    %end;
S_0x555555e55e00 .scope task, "ok" "ok" 16 82, 16 82 0, S_0x555555e557c0;
 .timescale -12 -12;
v0x555555e56000_0 .var "description", 639 0;
TD_top_tb.vtg.ok ;
    %load/vec4 v0x555555e56000_0;
    %store/vec4 v0x555555e568e0_0, 0, 640;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e569e0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555e566b0;
    %join;
    %end;
S_0x555555e560e0 .scope task, "set_file" "set_file" 16 37, 16 37 0, S_0x555555e557c0;
 .timescale -12 -12;
v0x555555e562f0_0 .var "f", 8191 0;
TD_top_tb.vtg.set_file ;
    %load/vec4 v0x555555e56aa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.57, 4;
    %vpi_call 16 41 "$display", "Error: Can't change file. Already started writing to %0s", v0x555555e56d40_0 {0 0 0};
    %jmp T_36.58;
T_36.57 ;
    %load/vec4 v0x555555e562f0_0;
    %store/vec4 v0x555555e56d40_0, 0, 8192;
T_36.58 ;
    %end;
S_0x555555e563d0 .scope task, "set_numtests" "set_numtests" 16 47, 16 47 0, S_0x555555e557c0;
 .timescale -12 -12;
v0x555555e565b0_0 .var/i "i", 31 0;
TD_top_tb.vtg.set_numtests ;
    %load/vec4 v0x555555e56aa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.59, 4;
    %vpi_call 16 51 "$display", "Error: Can't change number of tests. Already started writing to %0s", v0x555555e56d40_0 {0 0 0};
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x555555e565b0_0;
    %store/vec4 v0x555555e56c80_0, 0, 32;
T_37.60 ;
    %end;
S_0x555555e566b0 .scope task, "write_tc" "write_tc" 16 57, 16 57 0, S_0x555555e557c0;
 .timescale -12 -12;
v0x555555e568e0_0 .var "description", 639 0;
v0x555555e569e0_0 .var "ok_i", 0 0;
TD_top_tb.vtg.write_tc ;
    %load/vec4 v0x555555e56ba0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_38.61, 6;
    %load/vec4 v0x555555e56d40_0;
    %cmpi/e 0, 0, 8192;
    %jmp/0xz  T_38.63, 4;
    %vpi_call 16 63 "$display", "No TAP file specified" {0 0 0};
    %jmp T_38.64;
T_38.63 ;
    %load/vec4 v0x555555e56c80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.65, 4;
    %vpi_call 16 65 "$display", "Number of tests must be specified" {0 0 0};
    %jmp T_38.66;
T_38.65 ;
    %vpi_func 16 67 "$fopen" 32, v0x555555e56d40_0, "w" {0 0 0};
    %store/vec4 v0x555555e56ba0_0, 0, 32;
    %vpi_call 16 68 "$fwrite", v0x555555e56ba0_0, "1..%0d\012", v0x555555e56c80_0 {0 0 0};
T_38.66 ;
T_38.64 ;
T_38.61 ;
    %load/vec4 v0x555555e56ba0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.67, 4;
    %load/vec4 v0x555555e56aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e56aa0_0, 0, 32;
    %load/vec4 v0x555555e569e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.69, 8;
    %vpi_call 16 76 "$fwrite", v0x555555e56ba0_0, "not " {0 0 0};
T_38.69 ;
    %vpi_call 16 77 "$fwrite", v0x555555e56ba0_0, "ok %0d - %0s\012", v0x555555e56aa0_0, v0x555555e568e0_0 {0 0 0};
T_38.67 ;
    %end;
S_0x555555e56e20 .scope module, "vtu" "vlog_tb_utils" 2 32, 17 19 0, S_0x555555d63a20;
 .timescale -12 -12;
P_0x555555e50760 .param/l "CHAR_WIDTH" 1 17 21, +C4<00000000000000000000000000001000>;
P_0x555555e507a0 .param/l "MAX_STRING_LEN" 0 17 20, +C4<00000000000000000000000010000000>;
v0x555555e57190_0 .var "heartbeat", 63 0;
v0x555555e57290_0 .var "testcase", 1023 0;
v0x555555e57370_0 .var "timeout", 63 0;
S_0x555555e57460 .scope task, "wait_usb_eop" "wait_usb_eop" 2 165, 2 165 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.wait_usb_eop ;
T_39.71 ;
    %load/vec4 v0x555555e598b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.72, 8;
    %delay 83328, 0;
    %jmp T_39.71;
T_39.72 ;
T_39.73 ;
    %load/vec4 v0x555555e598b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_39.74, 8;
    %delay 83328, 0;
    %jmp T_39.73;
T_39.74 ;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555e57640;
    %join;
    %end;
S_0x555555e57640 .scope task, "wait_usb_interpacket_delay" "wait_usb_interpacket_delay" 2 154, 2 154 0, S_0x555555d63a20;
 .timescale -12 -12;
TD_top_tb.wait_usb_interpacket_delay ;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %end;
    .scope S_0x555555e56e20;
T_41 ;
    %vpi_func 17 26 "$value$plusargs" 32, "timeout=%d", v0x555555e57370_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x555555e57370_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 27 "$display", "Timeout: Forcing end of simulation" {0 0 0};
    %vpi_call 17 28 "$finish" {0 0 0};
T_41.0 ;
    %end;
    .thread T_41;
    .scope S_0x555555e56e20;
T_42 ;
    %vpi_func 17 35 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %vpi_func 17 36 "$value$plusargs" 32, "testcase=%s", v0x555555e57290_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x555555e57290_0;
    %pushi/vec4 779510628, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 17 37 "$dumpfile", S<0,vec4,u1056> {1 0 0};
    %jmp T_42.3;
T_42.2 ;
    %vpi_call 17 39 "$dumpfile", "testlog.vcd" {0 0 0};
T_42.3 ;
    %vpi_call 17 40 "$dumpvars" {0 0 0};
T_42.0 ;
    %end;
    .thread T_42;
    .scope S_0x555555e56e20;
T_43 ;
    %vpi_func 17 47 "$value$plusargs" 32, "heartbeat=%d", v0x555555e57190_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
T_43.2 ;
    %load/vec4 v0x555555e57190_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 48 "$display", "Heartbeat : Time=%0t", $time {0 0 0};
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %end;
    .thread T_43;
    .scope S_0x555555e557c0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e56aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e56c80_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x555555e557c0;
T_45 ;
    %vpi_func 16 33 "$value$plusargs" 32, "tapfile=%s", v0x555555e56d40_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3905611496, 0, 8161;
    %concati/vec4 779379056, 0, 31;
    %store/vec4 v0x555555e56d40_0, 0, 8192;
T_45.0 ;
    %end;
    .thread T_45;
    .scope S_0x555555dfd3c0;
T_46 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555de3e10_0;
    %assign/vec4 v0x555555de3eb0_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555555d63590;
T_47 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555dff2a0_0;
    %assign/vec4 v0x555555dff370_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555555d626b0;
T_48 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555d39370_0;
    %assign/vec4 v0x555555d27540_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555555d74390;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555dc4190_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555db49b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d8bb60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555dcb0c0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555d3d4c0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555d47890_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d3d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555db7380_0, 0, 7;
    %end;
    .thread T_49;
    .scope S_0x555555d74390;
T_50 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555d8c9e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x555555d8bc20_0;
    %and;
T_50.0;
    %assign/vec4 v0x555555d8bb60_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x555555d74390;
T_51 ;
    %wait E_0x555555b67c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d3aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555dc2b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555dd1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d3d150_0, 0;
    %load/vec4 v0x555555dc4190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %jmp T_51.7;
T_51.0 ;
    %load/vec4 v0x555555d3ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
T_51.9 ;
    %jmp T_51.7;
T_51.1 ;
    %load/vec4 v0x555555d89c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d3aea0_0, 0;
    %load/vec4 v0x555555db3a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %jmp T_51.13;
T_51.12 ;
    %load/vec4 v0x555555db7460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %jmp T_51.15;
T_51.14 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d3d150_0, 0;
T_51.15 ;
T_51.13 ;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
T_51.11 ;
    %jmp T_51.7;
T_51.2 ;
    %load/vec4 v0x555555daecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dc2b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dd1ef0_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %load/vec4 v0x555555db2750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.20, 9;
    %load/vec4 v0x555555d74150_0;
    %and;
T_51.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dc2b20_0, 0;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
T_51.19 ;
T_51.17 ;
    %jmp T_51.7;
T_51.3 ;
    %load/vec4 v0x555555d8f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.21, 8;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d3d150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dc2b20_0, 0;
    %jmp T_51.22;
T_51.21 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
T_51.22 ;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0x555555db2750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.23, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dd1ef0_0, 0;
    %jmp T_51.24;
T_51.23 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
T_51.24 ;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0x555555d8f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.25, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dd1ef0_0, 0;
    %jmp T_51.26;
T_51.25 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x555555dc4270_0, 0;
T_51.26 ;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555555d74390;
T_52 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555d477d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555dc4190_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x555555dc4270_0;
    %assign/vec4 v0x555555dc4190_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555555d74390;
T_53 ;
    %wait E_0x555555b676a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555daecf0_0, 0;
    %load/vec4 v0x555555d8acf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x555555d8bb60_0;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x555555d8f7e0_0;
    %pad/u 10;
    %load/vec4 v0x555555d3d210_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d48c60, 0, 4;
    %load/vec4 v0x555555d3d210_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555d3d210_0, 0;
T_53.0 ;
    %load/vec4 v0x555555d3aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x555555dead10_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.13;
T_53.5 ;
    %load/vec4 v0x555555d8fb90_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 67, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.17;
T_53.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555daecf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
    %jmp T_53.13;
T_53.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d3d5a0_0, 0;
    %load/vec4 v0x555555d8fb90_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x555555db7380_0, 0;
    %jmp T_53.13;
T_53.7 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.13;
T_53.8 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.13;
T_53.9 ;
    %pushi/vec4 85, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.13;
T_53.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.13;
T_53.11 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %jmp T_53.13;
T_53.13 ;
    %pop/vec4 1;
T_53.3 ;
    %load/vec4 v0x555555dc4190_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_53.22, 4;
    %load/vec4 v0x555555daedb0_0;
    %and;
T_53.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.21, 10;
    %load/vec4 v0x555555dafd70_0;
    %and;
T_53.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.20, 9;
    %load/vec4 v0x555555db0cd0_0;
    %and;
T_53.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v0x555555d47890_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %load/vec4 v0x555555dcb0c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555dcb0c0_0, 0;
T_53.18 ;
    %load/vec4 v0x555555dd1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.23, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555d3d210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555dcb0c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d47890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d3d4c0_0, 0;
    %load/vec4 v0x555555d3d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d3d5a0_0, 0;
    %load/vec4 v0x555555db7380_0;
    %assign/vec4 v0x555555db49b0_0, 0;
T_53.25 ;
T_53.23 ;
    %load/vec4 v0x555555d477d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.27, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555db49b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555d3d210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d3d5a0_0, 0;
T_53.27 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555555d74390;
T_54 ;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 29, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 192, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555db4a90, 0, 4;
    %end;
    .thread T_54;
    .scope S_0x555555e479a0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e495c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e49440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e49140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e487b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e48bc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e48ae0_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555e4adb0_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e48920_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e48a00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e48ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e48d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4a9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e4b190_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e4b270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e48e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4a190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4b350_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e4a3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e49680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e49200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e492c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e498c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e48ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4a910_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x555555e479a0;
T_56 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4a9d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_56.1, 8;
    %load/vec4 v0x555555e4ae90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_56.1;
    %flag_get/vec4 8;
    %jmp/0 T_56.0, 8;
    %load/vec4 v0x555555e49380_0;
    %and;
T_56.0;
    %assign/vec4 v0x555555e49680_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555555e479a0;
T_57 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e49680_0;
    %assign/vec4 v0x555555e495c0_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555555e479a0;
T_58 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4a190_0;
    %assign/vec4 v0x555555e49440_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555555e479a0;
T_59 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e49200_0;
    %assign/vec4 v0x555555e492c0_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555555e479a0;
T_60 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e492c0_0;
    %assign/vec4 v0x555555e49140_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555555e479a0;
T_61 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e49800_0;
    %assign/vec4 v0x555555e498c0_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x555555e479a0;
T_62 ;
    %wait E_0x555555e48570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e48ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e487b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e49200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4b0d0_0, 0;
    %load/vec4 v0x555555e48920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.9;
T_62.0 ;
    %load/vec4 v0x555555e49800_0;
    %assign/vec4 v0x555555e48ca0_0, 0;
    %load/vec4 v0x555555e498c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v0x555555e49a40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.11;
T_62.10 ;
    %load/vec4 v0x555555e498c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.15, 9;
    %load/vec4 v0x555555e49a40_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.13, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.14;
T_62.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
T_62.14 ;
T_62.11 ;
    %jmp T_62.9;
T_62.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e487b0_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x555555e49800_0;
    %assign/vec4 v0x555555e48ca0_0, 0;
    %load/vec4 v0x555555e498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.16, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.17;
T_62.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
T_62.17 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x555555e49800_0;
    %assign/vec4 v0x555555e48ca0_0, 0;
    %load/vec4 v0x555555e498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.18, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.19;
T_62.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x555555e49800_0;
    %assign/vec4 v0x555555e48ca0_0, 0;
    %load/vec4 v0x555555e498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.21;
T_62.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
T_62.21 ;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x555555e498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.22, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4b0d0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %load/vec4 v0x555555e49800_0;
    %assign/vec4 v0x555555e48ca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
T_62.23 ;
    %jmp T_62.9;
T_62.6 ;
    %load/vec4 v0x555555e48bc0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.24, 4;
    %load/vec4 v0x555555e48ae0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %jmp T_62.27;
T_62.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a790_0, 0;
T_62.27 ;
    %jmp T_62.25;
T_62.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4aa90_0, 0;
T_62.25 ;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x555555e48ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e49200_0, 0;
    %jmp T_62.29;
T_62.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555555e48a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a9d0_0, 0;
T_62.29 ;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555555e479a0;
T_63 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e48a00_0;
    %assign/vec4 v0x555555e48920_0, 0;
    %load/vec4 v0x555555e48ca0_0;
    %assign/vec4 v0x555555e48d60_0, 0;
    %load/vec4 v0x555555e48d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x555555e48920_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %jmp T_63.6;
T_63.2 ;
    %load/vec4 v0x555555e49a40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e48bc0_0, 4, 5;
    %jmp T_63.6;
T_63.3 ;
    %load/vec4 v0x555555e49a40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e48bc0_0, 4, 5;
    %jmp T_63.6;
T_63.4 ;
    %load/vec4 v0x555555e49a40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e48ae0_0, 4, 5;
    %jmp T_63.6;
T_63.5 ;
    %load/vec4 v0x555555e49a40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e48ae0_0, 4, 5;
    %jmp T_63.6;
T_63.6 ;
    %pop/vec4 1;
T_63.0 ;
    %load/vec4 v0x555555e4b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0x555555e48920_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v0x555555e48bc0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555e48bc0_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x555555e48ae0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555e48ae0_0, 0;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
T_63.7 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555555e479a0;
T_64 ;
    %wait E_0x555555e374d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e48e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4b350_0, 0;
    %load/vec4 v0x555555e4b190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4af50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.6;
T_64.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4af50_0, 0;
    %load/vec4 v0x555555e4b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a2f0_0, 0;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.8 ;
    %jmp T_64.6;
T_64.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4af50_0, 0;
    %load/vec4 v0x555555e4aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e48e20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.10;
T_64.9 ;
    %load/vec4 v0x555555e4a9d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.13, 8;
    %load/vec4 v0x555555e4a790_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.13;
    %jmp/0xz  T_64.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.12;
T_64.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.12 ;
T_64.10 ;
    %jmp T_64.6;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4b010_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.6;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a850_0, 0;
    %load/vec4 v0x555555e4a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4b350_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.15;
T_64.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.15 ;
    %jmp T_64.6;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a2f0_0, 0;
    %load/vec4 v0x555555e4aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %load/vec4 v0x555555e4a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %load/vec4 v0x555555e4a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %load/vec4 v0x555555e4a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.22, 8;
    %load/vec4 v0x555555e4a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a190_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.25;
T_64.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.25 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x555555e4ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x555555e4a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4a190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.29 ;
    %jmp T_64.27;
T_64.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e4b270_0, 0;
T_64.27 ;
T_64.23 ;
T_64.21 ;
T_64.17 ;
    %jmp T_64.6;
T_64.6 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555555e479a0;
T_65 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e48e20_0;
    %assign/vec4 v0x555555e48ee0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555555e479a0;
T_66 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4a850_0;
    %assign/vec4 v0x555555e4a910_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555555e479a0;
T_67 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4b270_0;
    %assign/vec4 v0x555555e4b190_0, 0;
    %load/vec4 v0x555555e4a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555555e4ab50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555555e4ac30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e4ab50_0, 0;
    %load/vec4 v0x555555e4a3b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555e4a3b0_0, 0;
T_67.0 ;
    %load/vec4 v0x555555e4a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e4a3b0_0, 0;
T_67.2 ;
    %load/vec4 v0x555555e4b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x555555e48ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x555555e49a40_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4adb0_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x555555e4adb0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4adb0_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x555555e48ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v0x555555e49a40_0;
    %pad/u 9;
    %assign/vec4 v0x555555e4adb0_0, 0;
T_67.8 ;
T_67.5 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555555dfba10;
T_68 ;
    %wait E_0x555555b678f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555b60400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555d50100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555b604c0_0, 0, 32;
T_68.0 ; Top of for-loop 
    %load/vec4 v0x555555b604c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555b604c0_0;
    %assign/vec4/off/d v0x555555b60660_0, 4, 5;
    %load/vec4 v0x555555b5eaf0_0;
    %load/vec4 v0x555555b604c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.5, 9;
    %load/vec4 v0x555555b60400_0;
    %nor/r;
    %and;
T_68.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555b604c0_0;
    %assign/vec4/off/d v0x555555b60660_0, 4, 5;
    %load/vec4 v0x555555b60580_0;
    %load/vec4 v0x555555b604c0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %assign/vec4 v0x555555d50100_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555b60400_0, 0, 1;
T_68.3 ;
T_68.2 ; for-loop step statement
    %load/vec4 v0x555555b604c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555b604c0_0, 0, 32;
    %jmp T_68.0;
T_68.1 ; for-loop exit label
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x555555e16610;
T_69 ;
    %wait E_0x555555e16830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e168b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e16990_0, 0, 32;
T_69.0 ; Top of for-loop 
    %load/vec4 v0x555555e16990_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e16990_0;
    %assign/vec4/off/d v0x555555e16a70_0, 4, 5;
    %load/vec4 v0x555555e16b60_0;
    %load/vec4 v0x555555e16990_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.5, 9;
    %load/vec4 v0x555555e168b0_0;
    %nor/r;
    %and;
T_69.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e16990_0;
    %assign/vec4/off/d v0x555555e16a70_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e168b0_0, 0, 1;
T_69.3 ;
T_69.2 ; for-loop step statement
    %load/vec4 v0x555555e16990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e16990_0, 0, 32;
    %jmp T_69.0;
T_69.1 ; for-loop exit label
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x555555b68fd0;
T_70 ;
    %wait E_0x555555b61fe0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c7a350_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %load/vec4 v0x555555b56380_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_70.7;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_70.7;
T_70.3 ;
    %load/vec4 v0x555555c7a4f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_70.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_70.10;
    %jmp/0xz  T_70.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_70.9;
T_70.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_70.9 ;
    %jmp T_70.7;
T_70.4 ;
    %load/vec4 v0x555555b52b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.13, 9;
    %load/vec4 v0x555555c41540_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c7a350_0, 4, 5;
    %jmp T_70.12;
T_70.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_70.12 ;
    %jmp T_70.7;
T_70.5 ;
    %load/vec4 v0x555555e0cc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.16, 9;
    %load/vec4 v0x555555e0c720_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_70.15;
T_70.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_70.15 ;
    %jmp T_70.7;
T_70.7 ;
    %pop/vec4 1;
T_70.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c436f0_0, 4, 1;
    %load/vec4 v0x555555c436f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_70.17, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555b560e0_0, 4, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x555555b68fd0;
T_71 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555b52ee0_0;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x555555e0c4c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c7a0f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %jmp T_71.7;
T_71.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
    %jmp T_71.7;
T_71.4 ;
    %load/vec4 v0x555555b561c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %addi 1, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
T_71.8 ;
    %jmp T_71.7;
T_71.5 ;
    %jmp T_71.7;
T_71.6 ;
    %jmp T_71.7;
T_71.7 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x555555ab6d40;
T_72 ;
    %wait E_0x555555b61fe0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c7a350_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %load/vec4 v0x555555b56380_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_72.7;
T_72.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x555555c7a4f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_72.10, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.10;
    %jmp/0xz  T_72.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_72.9;
T_72.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_72.9 ;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x555555b52b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.13, 9;
    %load/vec4 v0x555555c41540_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c7a350_0, 4, 5;
    %jmp T_72.12;
T_72.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_72.12 ;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x555555e0cc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.16, 9;
    %load/vec4 v0x555555e0c720_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_72.15;
T_72.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_72.15 ;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
T_72.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c436f0_0, 4, 1;
    %load/vec4 v0x555555c436f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555b560e0_0, 4, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555555ab6d40;
T_73 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555b52ee0_0;
    %flag_set/vec4 8;
    %jmp/1 T_73.2, 8;
    %load/vec4 v0x555555e0c4c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.2;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c7a0f0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %jmp T_73.7;
T_73.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
    %jmp T_73.7;
T_73.4 ;
    %load/vec4 v0x555555b561c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %addi 1, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
T_73.8 ;
    %jmp T_73.7;
T_73.5 ;
    %jmp T_73.7;
T_73.6 ;
    %jmp T_73.7;
T_73.7 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x555555ab7020;
T_74 ;
    %wait E_0x555555b61fe0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c7a350_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %load/vec4 v0x555555b56380_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_74.7;
T_74.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v0x555555c7a4f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/1 T_74.10, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.10;
    %jmp/0xz  T_74.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_74.9;
T_74.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_74.9 ;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v0x555555b52b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.13, 9;
    %load/vec4 v0x555555c41540_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c7a350_0, 4, 5;
    %jmp T_74.12;
T_74.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_74.12 ;
    %jmp T_74.7;
T_74.5 ;
    %load/vec4 v0x555555e0cc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.16, 9;
    %load/vec4 v0x555555e0c720_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
    %jmp T_74.15;
T_74.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a0f0, 0, 4;
T_74.15 ;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
T_74.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c436f0_0, 4, 1;
    %load/vec4 v0x555555c436f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555b560e0_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x555555ab7020;
T_75 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555b52ee0_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x555555e0c4c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.2;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c7a0f0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %jmp T_75.7;
T_75.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x555555b561c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c46ef0, 4;
    %addi 1, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
T_75.8 ;
    %jmp T_75.7;
T_75.5 ;
    %jmp T_75.7;
T_75.6 ;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555555b5ec50;
T_76 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555b560e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c7a350_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555c41540_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555b52c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555b52bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555b52b00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c43550_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c7a1b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c437d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c436f0_0, 0, 3;
    %end;
    .thread T_76;
    .scope S_0x555555b5ec50;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c7a1b0_0, 0, 32;
T_77.0 ; Top of for-loop 
    %load/vec4 v0x555555c7a1b0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555c7a1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46ef0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555c7a1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46d50, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x555555c7a1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c47030, 0, 4;
T_77.2 ; for-loop step statement
    %load/vec4 v0x555555c7a1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c7a1b0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ; for-loop exit label
    %end;
    .thread T_77;
    .scope S_0x555555b5ec50;
T_78 ;
    %wait E_0x555555b5ef60;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555b562a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c46e10_0, 0, 32;
T_78.0 ; Top of for-loop 
    %load/vec4 v0x555555c46e10_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_78.1, 5;
    %load/vec4 v0x555555b561c0_0;
    %load/vec4 v0x555555c46e10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x555555c46e10_0;
    %pad/s 4;
    %assign/vec4 v0x555555b562a0_0, 0;
T_78.3 ;
T_78.2 ; for-loop step statement
    %load/vec4 v0x555555c46e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c46e10_0, 0, 32;
    %jmp T_78.0;
T_78.1 ; for-loop exit label
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x555555b5ec50;
T_79 ;
    %wait E_0x555555b676a0;
    %ix/getv 4, v0x555555b562a0_0;
    %load/vec4a v0x555555c47030, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x555555b561c0_0;
    %load/vec4 v0x555555b562a0_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %ix/getv 4, v0x555555b562a0_0;
    %load/vec4a v0x555555c46ef0, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x555555c7a430_0;
    %ix/getv 3, v0x555555c413c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c7a290, 0, 4;
T_79.2 ;
    %jmp T_79.1;
T_79.1 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x555555b5ec50;
T_80 ;
    %wait E_0x555555ada140;
    %load/vec4 v0x555555b52c80_0;
    %assign/vec4 v0x555555b52d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555b52bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555b52b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e16270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e160d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e0c580_0, 0;
    %load/vec4 v0x555555b52c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %jmp T_80.4;
T_80.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e0c580_0, 0;
    %load/vec4 v0x555555b56460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
T_80.6 ;
    %jmp T_80.4;
T_80.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e16270_0, 0;
    %ix/getv 4, v0x555555c41540_0;
    %load/vec4a v0x555555c47030, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_80.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555e160d0_0, 0;
    %jmp T_80.8;
T_80.7 ;
    %ix/getv 4, v0x555555c41540_0;
    %load/vec4a v0x555555c47030, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_80.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %load/vec4 v0x555555c43550_0;
    %load/vec4 v0x555555c41540_0;
    %part/u 1;
    %concati/vec4 3, 0, 3;
    %assign/vec4 v0x555555e160d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555b52bc0_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555e160d0_0, 0;
T_80.10 ;
T_80.8 ;
    %jmp T_80.4;
T_80.2 ;
    %load/vec4 v0x555555b67170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
T_80.12 ;
    %jmp T_80.4;
T_80.3 ;
    %load/vec4 v0x555555c20cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555b52b00_0, 0;
    %jmp T_80.14;
T_80.13 ;
    %load/vec4 v0x555555b56460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e0c580_0, 0;
    %jmp T_80.16;
T_80.15 ;
    %load/vec4 v0x555555e0c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.17, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e0c580_0, 0;
    %jmp T_80.18;
T_80.17 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555b52d60_0, 0;
T_80.18 ;
T_80.16 ;
T_80.14 ;
    %jmp T_80.4;
T_80.4 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555555b5ec50;
T_81 ;
    %wait E_0x555555b676a0;
    %ix/getv 4, v0x555555c20d90_0;
    %load/vec4a v0x555555c7a290, 4;
    %assign/vec4 v0x555555e0cd80_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x555555b5ec50;
T_82 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555b52ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b52c80_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x555555b52d60_0;
    %assign/vec4 v0x555555b52c80_0, 0;
    %load/vec4 v0x555555e0cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e0c720_0;
    %assign/vec4/off/d v0x555555c43550_0, 4, 5;
T_82.2 ;
    %load/vec4 v0x555555b56460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x555555e0c720_0;
    %assign/vec4 v0x555555c41540_0, 0;
T_82.4 ;
    %load/vec4 v0x555555e0c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555555c41540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46d50, 0, 4;
T_82.6 ;
    %load/vec4 v0x555555b52c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %jmp T_82.12;
T_82.8 ;
    %jmp T_82.12;
T_82.9 ;
    %jmp T_82.12;
T_82.10 ;
    %load/vec4 v0x555555e16010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.15, 9;
    %load/vec4 v0x555555e15f50_0;
    %and;
T_82.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %ix/getv 4, v0x555555c41540_0;
    %load/vec4a v0x555555c46d50, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555555c41540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46d50, 0, 4;
T_82.13 ;
    %jmp T_82.12;
T_82.11 ;
    %load/vec4 v0x555555c20cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.16, 8;
    %load/vec4 v0x555555c43550_0;
    %load/vec4 v0x555555c41540_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555c41540_0;
    %assign/vec4/off/d v0x555555c43550_0, 4, 5;
T_82.16 ;
    %jmp T_82.12;
T_82.12 ;
    %pop/vec4 1;
T_82.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555b52e40_0, 0, 32;
T_82.18 ; Top of for-loop 
    %load/vec4 v0x555555b52e40_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_82.19, 5;
    %load/vec4 v0x555555b52ee0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.23, 8;
    %load/vec4 v0x555555e0c4c0_0;
    %load/vec4 v0x555555b52e40_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.23;
    %jmp/0xz  T_82.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555b52e40_0;
    %assign/vec4/off/d v0x555555c43550_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555b52e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c46d50, 0, 4;
T_82.21 ;
T_82.20 ; for-loop step statement
    %load/vec4 v0x555555b52e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555b52e40_0, 0, 32;
    %jmp T_82.18;
T_82.19 ; for-loop exit label
    %jmp T_82;
    .thread T_82;
    .scope S_0x555555e178c0;
T_83 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c3e0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c000, 4, 0;
    %end;
    .thread T_83;
    .scope S_0x555555e178c0;
T_84 ;
    %wait E_0x555555e17bc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c3e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %load/vec4 v0x555555e35660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.1;
T_84.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c3e0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.7;
T_84.2 ;
    %load/vec4 v0x555555e35800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.10, 9;
    %load/vec4 v0x555555e35f50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.9;
T_84.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_84.9 ;
    %jmp T_84.7;
T_84.3 ;
    %load/vec4 v0x555555e1c960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.13, 9;
    %load/vec4 v0x555555e1bb20_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.12;
T_84.11 ;
    %load/vec4 v0x555555e35c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.16, 9;
    %load/vec4 v0x555555e1bb20_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.15;
T_84.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_84.15 ;
T_84.12 ;
    %jmp T_84.7;
T_84.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c2c0, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c000, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.18;
T_84.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_84.18 ;
    %jmp T_84.7;
T_84.5 ;
    %load/vec4 v0x555555e363f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.21, 9;
    %load/vec4 v0x555555e35f50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_84.20;
T_84.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_84.20 ;
    %jmp T_84.7;
T_84.7 ;
    %pop/vec4 1;
T_84.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c500, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
    %jmp T_84.23;
T_84.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c500, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_84.26, 4;
    %load/vec4 v0x555555e353c0_0;
    %parti/s 1, 0, 2;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c000, 4;
    %addi 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
    %jmp T_84.25;
T_84.24 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c000, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
T_84.25 ;
T_84.23 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x555555e178c0;
T_85 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e35a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v0x555555e35b70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c3e0, 0, 4;
    %jmp T_85.1;
T_85.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c500, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c3e0, 0, 4;
T_85.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c120, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c000, 0, 4;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555555e186a0;
T_86 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c3e0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c000, 4, 0;
    %end;
    .thread T_86;
    .scope S_0x555555e186a0;
T_87 ;
    %wait E_0x555555e17bc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c3e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %load/vec4 v0x555555e35660_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c3e0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.7;
T_87.2 ;
    %load/vec4 v0x555555e35800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.10, 9;
    %load/vec4 v0x555555e35f50_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.9;
T_87.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %load/vec4 v0x555555e1c960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.13, 9;
    %load/vec4 v0x555555e1bb20_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.12;
T_87.11 ;
    %load/vec4 v0x555555e35c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.16, 9;
    %load/vec4 v0x555555e1bb20_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.15;
T_87.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_87.15 ;
T_87.12 ;
    %jmp T_87.7;
T_87.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c2c0, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c000, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_87.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.18;
T_87.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_87.18 ;
    %jmp T_87.7;
T_87.5 ;
    %load/vec4 v0x555555e363f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.21, 9;
    %load/vec4 v0x555555e35f50_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
    %jmp T_87.20;
T_87.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c500, 4, 0;
T_87.20 ;
    %jmp T_87.7;
T_87.7 ;
    %pop/vec4 1;
T_87.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c500, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
    %jmp T_87.23;
T_87.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c500, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.26, 4;
    %load/vec4 v0x555555e353c0_0;
    %parti/s 1, 1, 2;
    %and;
T_87.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.24, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c000, 4;
    %addi 1, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
    %jmp T_87.25;
T_87.24 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c000, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e1c120, 4, 0;
T_87.25 ;
T_87.23 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x555555e186a0;
T_88 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e35a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.2, 8;
    %load/vec4 v0x555555e35b70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.2;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c3e0, 0, 4;
    %jmp T_88.1;
T_88.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c500, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c3e0, 0, 4;
T_88.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e1c120, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c000, 0, 4;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555555e16ca0;
T_89 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e35020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e358c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e1c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e35200_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e352e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e1c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e1be60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e1bb20_0, 0, 4;
    %end;
    .thread T_89;
    .scope S_0x555555e16ca0;
T_90 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e35a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e35580_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x555555e363f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e35f50_0;
    %assign/vec4/off/d v0x555555e35580_0, 4, 5;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x555555e35740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e35f50_0;
    %assign/vec4/off/d v0x555555e35580_0, 4, 5;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e1c620_0, 0, 32;
T_90.6 ; Top of for-loop 
    %load/vec4 v0x555555e1c620_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_90.7, 5;
    %load/vec4 v0x555555e35b70_0;
    %load/vec4 v0x555555e1c620_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e1c620_0;
    %assign/vec4/off/d v0x555555e35580_0, 4, 5;
T_90.9 ;
T_90.8 ; for-loop step statement
    %load/vec4 v0x555555e1c620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e1c620_0, 0, 32;
    %jmp T_90.6;
T_90.7 ; for-loop exit label
    %jmp T_90;
    .thread T_90;
    .scope S_0x555555e16ca0;
T_91 ;
    %wait E_0x555555b676a0;
    %ix/getv 4, v0x555555e1b8c0_0;
    %load/vec4a v0x555555e34f80, 4;
    %assign/vec4 v0x555555e350c0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555555e16ca0;
T_92 ;
    %wait E_0x555555e17860;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e354a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e1c1e0_0, 0, 32;
T_92.0 ; Top of for-loop 
    %load/vec4 v0x555555e1c1e0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0x555555e353c0_0;
    %load/vec4 v0x555555e1c1e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.3, 8;
    %load/vec4 v0x555555e1c1e0_0;
    %pad/s 4;
    %assign/vec4 v0x555555e354a0_0, 0;
T_92.3 ;
T_92.2 ; for-loop step statement
    %load/vec4 v0x555555e1c1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e1c1e0_0, 0, 32;
    %jmp T_92.0;
T_92.1 ; for-loop exit label
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x555555e16ca0;
T_93 ;
    %wait E_0x555555e17820;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e35020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e35800_0, 0;
    %load/vec4 v0x555555e358c0_0;
    %assign/vec4 v0x555555e359a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e366a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e36530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e1c960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e35c50_0, 0;
    %load/vec4 v0x555555e358c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %jmp T_93.5;
T_93.0 ;
    %load/vec4 v0x555555e35740_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x555555e363f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %jmp/0xz  T_93.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e35800_0, 0;
    %jmp T_93.7;
T_93.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
T_93.7 ;
    %jmp T_93.5;
T_93.1 ;
    %load/vec4 v0x555555e36250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %jmp T_93.10;
T_93.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
T_93.10 ;
    %jmp T_93.5;
T_93.2 ;
    %load/vec4 v0x555555e1b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e35c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e366a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e36530_0, 0;
    %jmp T_93.12;
T_93.11 ;
    %load/vec4 v0x555555e1c700_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.15, 8;
    %load/vec4 v0x555555e1ce10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.15;
    %jmp/0xz  T_93.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e35c50_0, 0;
    %jmp T_93.14;
T_93.13 ;
    %load/vec4 v0x555555e1bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.16, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %jmp T_93.17;
T_93.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
T_93.17 ;
T_93.14 ;
T_93.12 ;
    %jmp T_93.5;
T_93.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e359a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e366a0_0, 0;
    %ix/getv 4, v0x555555e1bb20_0;
    %load/vec4a v0x555555e1c3e0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_93.18, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555e36530_0, 0;
    %jmp T_93.19;
T_93.18 ;
    %load/vec4 v0x555555e1c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.20, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555e36530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e35c50_0, 0;
    %jmp T_93.21;
T_93.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e36530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e1c960_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e1bb20_0;
    %assign/vec4/off/d v0x555555e35020_0, 4, 5;
T_93.21 ;
T_93.19 ;
    %jmp T_93.5;
T_93.5 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x555555e16ca0;
T_94 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e35a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e358c0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x555555e359a0_0;
    %assign/vec4 v0x555555e358c0_0, 0;
    %load/vec4 v0x555555e35800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555555e35f50_0;
    %assign/vec4 v0x555555e1bb20_0, 0;
T_94.2 ;
    %load/vec4 v0x555555e1c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555555e1be60_0;
    %load/vec4 v0x555555e1bb20_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e1bb20_0;
    %assign/vec4/off/d v0x555555e1be60_0, 4, 5;
T_94.4 ;
    %load/vec4 v0x555555e363f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e35f50_0;
    %assign/vec4/off/d v0x555555e1be60_0, 4, 5;
T_94.6 ;
    %load/vec4 v0x555555e358c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.11, 6;
    %jmp T_94.12;
T_94.8 ;
    %jmp T_94.12;
T_94.9 ;
    %load/vec4 v0x555555e1bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e1c8a0_0, 0;
    %jmp T_94.14;
T_94.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e1c8a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555555e1bb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c2c0, 0, 4;
T_94.14 ;
    %jmp T_94.12;
T_94.10 ;
    %load/vec4 v0x555555e1c8a0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.18, 10;
    %load/vec4 v0x555555e35e90_0;
    %and;
T_94.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.17, 9;
    %ix/getv 4, v0x555555e1bb20_0;
    %load/vec4a v0x555555e1c2c0, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_94.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.15, 8;
    %load/vec4 v0x555555e35dd0_0;
    %ix/getv 3, v0x555555e1b9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e34f80, 0, 4;
T_94.15 ;
    %load/vec4 v0x555555e1c8a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.21, 9;
    %load/vec4 v0x555555e35e90_0;
    %and;
T_94.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.19, 8;
    %ix/getv 4, v0x555555e1bb20_0;
    %load/vec4a v0x555555e1c2c0, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555555e1bb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c2c0, 0, 4;
T_94.19 ;
    %jmp T_94.12;
T_94.11 ;
    %jmp T_94.12;
T_94.12 ;
    %pop/vec4 1;
T_94.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e1c7c0_0, 0, 32;
T_94.22 ; Top of for-loop 
    %load/vec4 v0x555555e1c7c0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_94.23, 5;
    %load/vec4 v0x555555e35a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.27, 8;
    %load/vec4 v0x555555e35b70_0;
    %load/vec4 v0x555555e1c7c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.27;
    %jmp/0xz  T_94.25, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e1c7c0_0;
    %assign/vec4/off/d v0x555555e1be60_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555e1c7c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e1c2c0, 0, 4;
T_94.25 ;
T_94.24 ; for-loop step statement
    %load/vec4 v0x555555e1c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e1c7c0_0, 0, 32;
    %jmp T_94.22;
T_94.23 ; for-loop exit label
    %jmp T_94;
    .thread T_94;
    .scope S_0x555555e39e60;
T_95 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e3a120_0, 0, 3;
    %end;
    .thread T_95;
    .scope S_0x555555e39e60;
T_96 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e3a120_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e3a200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3a120_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x555555e38130;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e38a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e38b40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e38d60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e387d0_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x555555e38130;
T_98 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e38a80_0;
    %load/vec4 v0x555555e38c00_0;
    %xor;
    %assign/vec4 v0x555555e38a80_0, 0;
    %load/vec4 v0x555555e38c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555555e388c0_0;
    %assign/vec4 v0x555555e387d0_0, 0;
T_98.0 ;
    %load/vec4 v0x555555e38c00_0;
    %assign/vec4 v0x555555e38b40_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555555e38130;
T_99 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e38d60_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e38a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e38d60_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555555e37200;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e37c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e37d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e37f50_0, 0, 3;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x555555e37980_0, 0, 26;
    %end;
    .thread T_100;
    .scope S_0x555555e37200;
T_101 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e37c70_0;
    %load/vec4 v0x555555e37df0_0;
    %xor;
    %assign/vec4 v0x555555e37c70_0, 0;
    %load/vec4 v0x555555e37df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x555555e37ab0_0;
    %assign/vec4 v0x555555e37980_0, 0;
T_101.0 ;
    %load/vec4 v0x555555e37df0_0;
    %assign/vec4 v0x555555e37d30_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x555555e37200;
T_102 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e37f50_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e37c70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e37f50_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555555e38f40;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e399e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e39a80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e39ca0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e39730_0, 0, 8;
    %end;
    .thread T_103;
    .scope S_0x555555e38f40;
T_104 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e399e0_0;
    %load/vec4 v0x555555e39b40_0;
    %xor;
    %assign/vec4 v0x555555e399e0_0, 0;
    %load/vec4 v0x555555e39b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x555555e39840_0;
    %assign/vec4 v0x555555e39730_0, 0;
T_104.0 ;
    %load/vec4 v0x555555e39b40_0;
    %assign/vec4 v0x555555e39a80_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555555e38f40;
T_105 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e39ca0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e399e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e39ca0_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x555555e36a00;
T_106 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e3c930_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e3d130_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e3bd90_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555e3d050_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e3d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555e3bf30_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555e3cf70_0, 0, 9;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555e3c3b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e3c150_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x555555e3e470_0, 0, 12;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555e3e200_0, 0, 9;
    %end;
    .thread T_106;
    .scope S_0x555555e36a00;
T_107 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3c930_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e3c790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e3c6d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3c930_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x555555e36a00;
T_108 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d130_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
    %jmp T_108.6;
T_108.0 ;
    %load/vec4 v0x555555e3c850_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.10, 6;
    %jmp T_108.11;
T_108.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
    %jmp T_108.11;
T_108.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
    %jmp T_108.11;
T_108.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
    %jmp T_108.11;
T_108.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
    %jmp T_108.11;
T_108.11 ;
    %pop/vec4 1;
    %jmp T_108.6;
T_108.1 ;
    %load/vec4 v0x555555e3c850_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_108.12, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
T_108.12 ;
    %jmp T_108.6;
T_108.2 ;
    %load/vec4 v0x555555e3c850_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_108.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
T_108.14 ;
    %jmp T_108.6;
T_108.3 ;
    %load/vec4 v0x555555e3c850_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_108.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
T_108.16 ;
    %jmp T_108.6;
T_108.4 ;
    %load/vec4 v0x555555e3c850_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_108.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e3d130_0, 0;
T_108.18 ;
    %jmp T_108.6;
T_108.6 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555555e36a00;
T_109 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d130_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_109.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e3bd90_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555555e3bd90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555555e3bd90_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555555e36a00;
T_110 ;
    %wait E_0x555555e371a0;
    %load/vec4 v0x555555e3d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x555555e3d4d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.4, 9;
    %load/vec4 v0x555555e3d050_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3d2d0_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x555555e3d4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.7, 9;
    %load/vec4 v0x555555e3d050_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3d2d0_0, 0;
    %jmp T_110.6;
T_110.5 ;
    %load/vec4 v0x555555e3d4d0_0;
    %assign/vec4 v0x555555e3d2d0_0, 0;
T_110.6 ;
T_110.3 ;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x555555e3d4d0_0;
    %assign/vec4 v0x555555e3d2d0_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x555555e36a00;
T_111 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v0x555555e3d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3d4d0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x555555e3d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x555555e3d050_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555e3d130_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3d050_0, 0;
T_111.2 ;
T_111.1 ;
    %load/vec4 v0x555555e3d2d0_0;
    %assign/vec4 v0x555555e3d4d0_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x555555e36a00;
T_112 ;
    %wait E_0x555555e37140;
    %load/vec4 v0x555555e3d050_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3c610_0, 0;
    %jmp T_112.5;
T_112.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3c610_0, 0;
    %jmp T_112.5;
T_112.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3c610_0, 0;
    %jmp T_112.5;
T_112.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3c610_0, 0;
    %jmp T_112.5;
T_112.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3c610_0, 0;
    %jmp T_112.5;
T_112.5 ;
    %pop/vec4 1;
    %load/vec4 v0x555555e3d4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.8, 9;
    %load/vec4 v0x555555e3d210_0;
    %and;
T_112.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x555555e3d050_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.12, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3cad0_0, 0;
    %jmp T_112.14;
T_112.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3cad0_0, 0;
    %jmp T_112.14;
T_112.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3cad0_0, 0;
    %jmp T_112.14;
T_112.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3cad0_0, 0;
    %jmp T_112.14;
T_112.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e3cad0_0, 0;
    %jmp T_112.14;
T_112.14 ;
    %pop/vec4 1;
    %jmp T_112.7;
T_112.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e3cad0_0, 0;
T_112.7 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555555e36a00;
T_113 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3e050_0;
    %flag_set/vec4 8;
    %jmp/1 T_113.2, 8;
    %load/vec4 v0x555555e3d390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_113.2;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555e3bf30_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555555e3cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.3, 8;
    %load/vec4 v0x555555e3bf30_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x555555e3c610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3bf30_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555555e36a00;
T_114 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555e3cf70_0, 0;
T_114.0 ;
    %load/vec4 v0x555555e3ca10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_114.4, 9;
    %load/vec4 v0x555555e3d740_0;
    %nor/r;
    %and;
T_114.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x555555e3c610_0;
    %load/vec4 v0x555555e3cf70_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3cf70_0, 0;
T_114.2 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x555555e36a00;
T_115 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555555e3c3b0_0, 0;
T_115.0 ;
    %load/vec4 v0x555555e3ca10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v0x555555e3d740_0;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x555555e3c3b0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c3b0_0, 4, 5;
    %load/vec4 v0x555555e3c3b0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c3b0_0, 4, 5;
    %load/vec4 v0x555555e3c3b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e3c490_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c3b0_0, 4, 5;
    %load/vec4 v0x555555e3c3b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c3b0_0, 4, 5;
    %load/vec4 v0x555555e3c490_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c3b0_0, 4, 5;
T_115.2 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555555e36a00;
T_116 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555555e3c150_0, 0;
T_116.0 ;
    %load/vec4 v0x555555e3ca10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.4, 9;
    %load/vec4 v0x555555e3d740_0;
    %and;
T_116.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555e3c230_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e3c230_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c150_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
    %load/vec4 v0x555555e3c230_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e3c150_0, 4, 5;
T_116.2 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555555e36a00;
T_117 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x555555e3e470_0, 0;
T_117.0 ;
    %load/vec4 v0x555555e3ca10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_117.6, 11;
    %load/vec4 v0x555555e3d740_0;
    %and;
T_117.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_117.5, 10;
    %load/vec4 v0x555555e3def0_0;
    %and;
T_117.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.4, 9;
    %load/vec4 v0x555555e3e530_0;
    %nor/r;
    %and;
T_117.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x555555e3c610_0;
    %load/vec4 v0x555555e3e470_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3e470_0, 0;
T_117.2 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555555e36a00;
T_118 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3e530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x555555e3def0_0;
    %and;
T_118.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x555555e3e470_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x555555e3bcb0_0, 0;
    %load/vec4 v0x555555e3e470_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x555555e3cca0_0, 0;
    %load/vec4 v0x555555e3e470_0;
    %parti/s 11, 1, 2;
    %assign/vec4 v0x555555e3ce90_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555555e36a00;
T_119 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3d430_0;
    %flag_set/vec4 8;
    %jmp/1 T_119.2, 8;
    %load/vec4 v0x555555e3e2e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.2;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555e3e200_0, 0;
T_119.0 ;
    %load/vec4 v0x555555e3ca10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_119.6, 10;
    %load/vec4 v0x555555e3d740_0;
    %and;
T_119.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.5, 9;
    %load/vec4 v0x555555e3dd70_0;
    %and;
T_119.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.3, 8;
    %load/vec4 v0x555555e3c610_0;
    %load/vec4 v0x555555e3e200_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3e200_0, 0;
T_119.3 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555555e3ff60;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e409c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e40a80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e40cc0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e406f0_0, 0, 4;
    %end;
    .thread T_120;
    .scope S_0x555555e3ff60;
T_121 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e409c0_0;
    %load/vec4 v0x555555e40b40_0;
    %xor;
    %assign/vec4 v0x555555e409c0_0, 0;
    %load/vec4 v0x555555e40b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x555555e40800_0;
    %assign/vec4 v0x555555e406f0_0, 0;
T_121.0 ;
    %load/vec4 v0x555555e40b40_0;
    %assign/vec4 v0x555555e40a80_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x555555e3ff60;
T_122 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e40cc0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e409c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e40cc0_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x555555e40ea0;
T_123 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e41140_0, 0, 3;
    %end;
    .thread T_123;
    .scope S_0x555555e40ea0;
T_124 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e41140_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e41220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e41140_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x555555e41440;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e41eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e41f70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e42190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e41be0_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x555555e41440;
T_126 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e41eb0_0;
    %load/vec4 v0x555555e42030_0;
    %xor;
    %assign/vec4 v0x555555e41eb0_0, 0;
    %load/vec4 v0x555555e42030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x555555e41cf0_0;
    %assign/vec4 v0x555555e41be0_0, 0;
T_126.0 ;
    %load/vec4 v0x555555e42030_0;
    %assign/vec4 v0x555555e41f70_0, 0;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555555e41440;
T_127 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e42190_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e41eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e42190_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x555555e3f010;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e3fa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e3fad0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e3fd80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e3f790_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x555555e3f010;
T_129 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e3fa10_0;
    %load/vec4 v0x555555e3fc20_0;
    %xor;
    %assign/vec4 v0x555555e3fa10_0, 0;
    %load/vec4 v0x555555e3fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x555555e3f850_0;
    %assign/vec4 v0x555555e3f790_0, 0;
T_129.0 ;
    %load/vec4 v0x555555e3fc20_0;
    %assign/vec4 v0x555555e3fad0_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x555555e3f010;
T_130 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e3fd80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e3fa10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e3fd80_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x555555e3e8f0;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e43530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e43470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e43390_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e43790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e43e80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e42f30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e427c0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555e42980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e42c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e42cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e42db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e42e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e432d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e43d40_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e43130_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e435f0_0, 0, 3;
    %end;
    .thread T_131;
    .scope S_0x555555e3e8f0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e44430_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x555555e3e8f0;
T_133 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e42b90_0;
    %assign/vec4 v0x555555e42c30_0, 0;
    %load/vec4 v0x555555e42c30_0;
    %assign/vec4 v0x555555e42cf0_0, 0;
    %load/vec4 v0x555555e42cf0_0;
    %assign/vec4 v0x555555e42db0_0, 0;
    %load/vec4 v0x555555e42db0_0;
    %assign/vec4 v0x555555e42e70_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555555e3e8f0;
T_134 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e43d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %jmp T_134.6;
T_134.0 ;
    %load/vec4 v0x555555e43c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
T_134.7 ;
    %jmp T_134.6;
T_134.1 ;
    %load/vec4 v0x555555e42f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.9, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x555555e43390_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e43790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e43e80_0, 0;
T_134.9 ;
    %jmp T_134.6;
T_134.2 ;
    %load/vec4 v0x555555e42f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.11, 8;
    %load/vec4 v0x555555e43960_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_134.13, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
    %jmp T_134.14;
T_134.13 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
T_134.14 ;
    %load/vec4 v0x555555e43960_0;
    %inv;
    %load/vec4 v0x555555e43960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e43390_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e43790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e43e80_0, 0;
T_134.11 ;
    %jmp T_134.6;
T_134.3 ;
    %load/vec4 v0x555555e42f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.15, 8;
    %load/vec4 v0x555555e442f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.17, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e432d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e44430_0, 0;
    %load/vec4 v0x555555e44160_0;
    %assign/vec4 v0x555555e43390_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e43790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e43e80_0, 0;
    %jmp T_134.18;
T_134.17 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e432d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e44430_0, 0;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555e43390_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e43790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e43e80_0, 0;
T_134.18 ;
    %jmp T_134.16;
T_134.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e44430_0, 0;
T_134.16 ;
    %jmp T_134.6;
T_134.4 ;
    %load/vec4 v0x555555e42f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.19, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555e43390_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e43790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e43e80_0, 0;
T_134.19 ;
    %jmp T_134.6;
T_134.5 ;
    %load/vec4 v0x555555e42f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e43d40_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555e43790_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555e43e80_0, 0;
T_134.21 ;
    %jmp T_134.6;
T_134.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555555e42a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.25, 9;
    %load/vec4 v0x555555e42b90_0;
    %nor/r;
    %and;
T_134.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.23, 8;
    %load/vec4 v0x555555e427c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x555555e42f30_0, 0;
    %jmp T_134.24;
T_134.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e42f30_0, 0;
T_134.24 ;
    %load/vec4 v0x555555e43c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e427c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555e42980_0, 0;
    %jmp T_134.27;
T_134.26 ;
    %load/vec4 v0x555555e42a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.28, 8;
    %load/vec4 v0x555555e42b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.30, 8;
    %load/vec4 v0x555555e428a0_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555555e42980_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43390_0, 4, 5;
    %jmp T_134.31;
T_134.30 ;
    %load/vec4 v0x555555e427c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555555e427c0_0, 0;
    %load/vec4 v0x555555e43390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e43390_0, 0;
    %load/vec4 v0x555555e43790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e43790_0, 0;
    %load/vec4 v0x555555e43e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e43e80_0, 0;
    %load/vec4 v0x555555e428a0_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555555e42980_0, 0;
T_134.31 ;
T_134.28 ;
T_134.27 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x555555e3e8f0;
T_135 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e43c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555555e43130_0, 0;
T_135.0 ;
    %load/vec4 v0x555555e42a60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_135.6, 11;
    %load/vec4 v0x555555e432d0_0;
    %and;
T_135.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_135.5, 10;
    %load/vec4 v0x555555e42e70_0;
    %nor/r;
    %and;
T_135.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_135.4, 9;
    %load/vec4 v0x555555e43c70_0;
    %nor/r;
    %and;
T_135.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555e43210_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e43210_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43130_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
    %load/vec4 v0x555555e43210_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e43130_0, 4, 5;
T_135.2 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x555555e3e8f0;
T_136 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e43c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e43530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e43470_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e435f0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x555555e42a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0x555555e43fe0_0;
    %assign/vec4 v0x555555e436d0_0, 0;
    %load/vec4 v0x555555e440a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %load/vec4 v0x555555e435f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555555e43530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e43470_0, 0;
    %load/vec4 v0x555555e435f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e435f0_0, 0;
    %jmp T_136.5;
T_136.4 ;
    %load/vec4 v0x555555e43f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.6, 8;
    %jmp T_136.7;
T_136.6 ;
    %load/vec4 v0x555555e43530_0;
    %nor/r;
    %assign/vec4 v0x555555e43530_0, 0;
    %load/vec4 v0x555555e43470_0;
    %nor/r;
    %assign/vec4 v0x555555e43470_0, 0;
T_136.7 ;
T_136.5 ;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x555555de92a0;
T_137 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e4d500_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e4da30_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555e4d780_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555e4f000_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4c330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e4d3c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e4d320_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x555555de92a0;
T_138 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555e4d780_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x555555e4d780_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555555e4d780_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x555555de92a0;
T_139 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555e4f000_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x555555e4d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x555555e4f000_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555e4f000_0, 0;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x555555de92a0;
T_140 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x555555e4c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x555555e4d500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_140.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4c330_0, 0;
    %jmp T_140.5;
T_140.4 ;
    %load/vec4 v0x555555e4d500_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x555555e4d500_0, 0;
T_140.5 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x555555e4d500_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_140.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4c330_0, 0;
    %jmp T_140.7;
T_140.6 ;
    %load/vec4 v0x555555e4d500_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555e4d500_0, 0;
T_140.7 ;
T_140.3 ;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x555555de92a0;
T_141 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4da30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555e4da30_0, 0;
    %jmp T_141;
    .thread T_141;
    .scope S_0x555555de92a0;
T_142 ;
    %wait E_0x555555b676a0;
    %load/vec4 v0x555555e4e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e4d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e4d320_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x555555e4d3c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555555e4d3c0_0, 0;
T_142.1 ;
    %load/vec4 v0x555555e4d3c0_0;
    %cmpi/u 196000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e4d320_0, 0;
T_142.2 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555555d63a20;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e57e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e58970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e595d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e591c0_0, 0, 1;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555e586f0_0, 0, 8193;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555e58630_0, 0, 8193;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e58d40_0, 0, 32;
    %end;
    .thread T_143;
    .scope S_0x555555d63a20;
T_144 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e57f00_0, 0;
T_144.0 ;
    %delay 10416, 0;
    %load/vec4 v0x555555e57f00_0;
    %nor/r;
    %assign/vec4 v0x555555e57f00_0, 0;
    %jmp T_144.0;
T_144.1 ;
    %end;
    .thread T_144;
    .scope S_0x555555d63a20;
T_145 ;
    %wait E_0x555555e375b0;
    %load/vec4 v0x555555e57e60_0;
    %nor/r;
    %assign/vec4 v0x555555e57e60_0, 0;
    %jmp T_145;
    .thread T_145;
    .scope S_0x555555d63a20;
T_146 ;
    %wait E_0x555555b67410;
    %load/vec4 v0x555555e58bb0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_146.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555e58d40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_146.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555555e58d40_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e58d40_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x555555d63a20;
T_147 ;
    %wait E_0x555555b678b0;
    %load/vec4 v0x555555e58bb0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_147.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555e58f10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_147.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555555e58e20_0;
    %load/vec4 v0x555555e586f0_0;
    %load/vec4 v0x555555e58f10_0;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_147.3, 6;
    %vpi_call 2 142 "$display", "%d ERROR (%m): %s. spi_mosi != mosi_data[spi_mosi_length]", $time, "SPI MOSI data" {0 0 0};
    %vpi_call 2 143 "$display", "    actual:   %x", v0x555555e58e20_0 {0 0 0};
    %vpi_call 2 144 "$display", "    expected: %x", &PV<v0x555555e586f0_0, v0x555555e58f10_0, 1> {0 0 0};
T_147.3 ;
    %load/vec4 v0x555555e58f10_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e58f10_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x555555d63a20;
T_148 ;
    %pushi/vec4 3405691582, 0, 8065;
    %concati/vec4 0, 0, 128;
    %store/vec4 v0x555555e51100_0, 0, 8193;
    %pushi/vec4 2164359682, 0, 8104;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2282260745, 0, 32;
    %concati/vec4 18093334, 0, 25;
    %store/vec4 v0x555555e51020_0, 0, 8193;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0x555555e50f20_0, 0, 32;
    %fork TD_top_tb.prepare_spi_xfer, S_0x555555e50d40;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e53ea0_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e53fa0_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555e53cc0;
    %join;
    %pushi/vec4 268436481, 0, 512;
    %store/vec4 v0x555555e52180_0, 0, 512;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x555555e52280_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555e51fa0;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555e4f4b0;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e53ea0_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e53fa0_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555e53cc0;
    %join;
    %pushi/vec4 3199925962, 0, 512;
    %store/vec4 v0x555555e52540_0, 0, 512;
    %pushi/vec4 32, 0, 11;
    %store/vec4 v0x555555e52640_0, 0, 11;
    %fork TD_top_tb.send_usb_data1, S_0x555555e52360;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555e4f4b0;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e52fa0_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e530a0_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e52dc0;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555555e50580;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e52fa0_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e530a0_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e52dc0;
    %join;
    %pushi/vec4 2963841176, 0, 931;
    %concati/vec4 2424864840, 0, 32;
    %concati/vec4 2154848336, 0, 33;
    %concati/vec4 67305985, 0, 28;
    %store/vec4 v0x555555e4fd00_0, 0, 1024;
    %pushi/vec4 128, 0, 11;
    %store/vec4 v0x555555e4fe00_0, 0, 11;
    %fork TD_top_tb.expect_usb_data0, S_0x555555e4fb20;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555555e511c0;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e52fa0_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e530a0_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e52dc0;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555555e50580;
    %join;
    %vpi_call 18 30 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_148;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "../top_tb_header.vh";
    "../../common/tinyfpga_bootloader.v";
    "../../common/usb_serial_ctrl_ep.v";
    "../../common/edge_detect.v";
    "../../common/usb_fs_pe.v";
    "../../common/usb_fs_in_arb.v";
    "../../common/usb_fs_in_pe.v";
    "../../common/usb_fs_out_arb.v";
    "../../common/usb_fs_out_pe.v";
    "../../common/usb_fs_rx.v";
    "../../common/strobe.v";
    "../../common/usb_fs_tx.v";
    "../../common/usb_fs_tx_mux.v";
    "../../common/usb_spi_bridge_ep.v";
    "../vlog_tb_utils/vlog_tap_generator.v";
    "../vlog_tb_utils/vlog_tb_utils.v";
    "test.v";
