#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 19 23:00:14 2021
# Process ID: 17412
# Current directory: C:/Vivado/test_iris/test_iris.runs/synth_1
# Command line: vivado.exe -log fpga_basicIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl
# Log file: C:/Vivado/test_iris/test_iris.runs/synth_1/fpga_basicIO.vds
# Journal file: C:/Vivado/test_iris/test_iris.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga_basicIO.tcl -notrace
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.691 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:91]
WARNING: [Synth 8-1565] actual for formal port sw is neither a static name nor a globally static expression [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:115]
WARNING: [Synth 8-1565] actual for formal port sw is neither a static name nor a globally static expression [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:104]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (1#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/disp7.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:113]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (2#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:114]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:115]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:116]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/clkdiv.vhd:9' bound to instance 'inst_clkdiv' of component 'clkdiv' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/clkdiv.vhd:15]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/clkdiv.vhd:40]
INFO: [Synth 8-113] binding component instance 'BUFG_INST3' to cell 'BUFG' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/clkdiv.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/clkdiv.vhd:15]
INFO: [Synth 8-3491] module 'circuito' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:13' bound to instance 'inst_circuito' of component 'circuito' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:123]
INFO: [Synth 8-638] synthesizing module 'circuito' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:25]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Vivado/test_iris/test_iris.runs/synth_1/.Xil/Vivado-17412-DESKTOP-G74GFK5/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'feature_mem_instance' of component 'blk_mem_gen_0' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:77]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Vivado/test_iris/test_iris.runs/synth_1/.Xil/Vivado-17412-DESKTOP-G74GFK5/realtime/blk_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'C:/Vivado/test_iris/test_iris.runs/synth_1/.Xil/Vivado-17412-DESKTOP-G74GFK5/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'class_mem_instance' of component 'dist_mem_gen_0' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:82]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Vivado/test_iris/test_iris.runs/synth_1/.Xil/Vivado-17412-DESKTOP-G74GFK5/realtime/dist_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd:10' bound to instance 'control_unit' of component 'control' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:86]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd:20]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd:45]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd:20]
INFO: [Synth 8-3491] module 'knn' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:35' bound to instance 'knn_port' of component 'knn' [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:89]
INFO: [Synth 8-638] synthesizing module 'knn' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:45]
INFO: [Synth 8-3491] module 'distance' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/distance.vhd:26' bound to instance 'distancer' of component 'distance' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:85]
INFO: [Synth 8-638] synthesizing module 'distance' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/distance.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'distance' (5#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/distance.vhd:34]
INFO: [Synth 8-3491] module 'insert_push_sort' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd:34' bound to instance 'list' of component 'insert_push_sort' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:90]
INFO: [Synth 8-638] synthesizing module 'insert_push_sort' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd:42]
INFO: [Synth 8-3491] module 'insert_push_cell' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list.vhd:34' bound to instance 'u' of component 'insert_push_cell' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd:79]
INFO: [Synth 8-638] synthesizing module 'insert_push_cell' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'insert_push_cell' (6#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list.vhd:46]
INFO: [Synth 8-3491] module 'insert_push_cell' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list.vhd:34' bound to instance 'u' of component 'insert_push_cell' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd:79]
INFO: [Synth 8-3491] module 'insert_push_cell' declared at 'C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list.vhd:34' bound to instance 'u' of component 'insert_push_cell' [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'insert_push_sort' (7#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd:42]
WARNING: [Synth 8-614] signal 'flower_class3' is read in the process but is not in the sensitivity list [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:132]
WARNING: [Synth 8-614] signal 'dout_classes' is read in the process but is not in the sensitivity list [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'knn' (8#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'circuito' (9#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (10#1) [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.691 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1137.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado/test_iris/test_iris.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'inst_circuito/class_mem_instance'
Finished Parsing XDC File [c:/Vivado/test_iris/test_iris.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'inst_circuito/class_mem_instance'
Parsing XDC File [c:/Vivado/test_iris/test_iris.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst_circuito/feature_mem_instance'
Finished Parsing XDC File [c:/Vivado/test_iris/test_iris.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst_circuito/feature_mem_instance'
Parsing XDC File [C:/Vivado/test_iris/test_iris.srcs/constrs_1/imports/L0/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Vivado/test_iris/test_iris.srcs/constrs_1/imports/L0/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/test_iris/test_iris.srcs/constrs_1/imports/L0/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1151.176 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/class_mem_instance' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/feature_mem_instance' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/class_mem_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/feature_mem_instance. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                               00 |                               00
               s_working |                               01 |                               10
                   s_end |                               10 |                               01
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   26 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               26 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst_circuito/knn_port/distancer/rmul4_reg, operation Mode is: (A2*B2)'.
DSP Report: register inst_circuito/knn_port/distancer/rsub4_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul4_reg.
DSP Report: register inst_circuito/knn_port/distancer/rsub4_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul4_reg.
DSP Report: register inst_circuito/knn_port/distancer/rmul4_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul4_reg.
DSP Report: operator inst_circuito/knn_port/distancer/mul4 is absorbed into DSP inst_circuito/knn_port/distancer/rmul4_reg.
DSP Report: Generating DSP inst_circuito/knn_port/distancer/rmul2_reg, operation Mode is: (A2*B2)'.
DSP Report: register inst_circuito/knn_port/distancer/rsub2_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul2_reg.
DSP Report: register inst_circuito/knn_port/distancer/rsub2_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul2_reg.
DSP Report: register inst_circuito/knn_port/distancer/rmul2_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul2_reg.
DSP Report: operator inst_circuito/knn_port/distancer/mul2 is absorbed into DSP inst_circuito/knn_port/distancer/rmul2_reg.
DSP Report: Generating DSP inst_circuito/knn_port/distancer/rmul3_reg, operation Mode is: (A2*B2)'.
DSP Report: register inst_circuito/knn_port/distancer/rsub3_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul3_reg.
DSP Report: register inst_circuito/knn_port/distancer/rsub3_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul3_reg.
DSP Report: register inst_circuito/knn_port/distancer/rmul3_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul3_reg.
DSP Report: operator inst_circuito/knn_port/distancer/mul3 is absorbed into DSP inst_circuito/knn_port/distancer/rmul3_reg.
DSP Report: Generating DSP inst_circuito/knn_port/distancer/rmul1_reg, operation Mode is: (A2*B2)'.
DSP Report: register inst_circuito/knn_port/distancer/rsub1_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul1_reg.
DSP Report: register inst_circuito/knn_port/distancer/rsub1_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul1_reg.
DSP Report: register inst_circuito/knn_port/distancer/rmul1_reg is absorbed into DSP inst_circuito/knn_port/distancer/rmul1_reg.
DSP Report: operator inst_circuito/knn_port/distancer/mul1 is absorbed into DSP inst_circuito/knn_port/distancer/rmul1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|distance    | (A2*B2)'    | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|distance    | (A2*B2)'    | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|distance    | (A2*B2)'    | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|distance    | (A2*B2)'    | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1157.402 ; gain = 19.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_261/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: i_261/I1 (LUT2)
     2: i_107/O (LUT4)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: i_107/I3 (LUT4)
     4: i_260/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     5: i_260/I0 (LUT2)
     6: i_110/O (LUT3)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     7: i_110/I1 (LUT3)
     8: i_261/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I1 -to O i_261"
Found timing loop:
     0: i_260/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: i_260/I0 (LUT2)
     2: i_110/O (LUT3)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: i_110/I1 (LUT3)
     4: i_261/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     5: i_261/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I0 -to O i_260"
Found timing loop:
     0: i_261/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: i_261/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Found timing loop:
     0: i_262/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: i_262/I1 (LUT2)
     2: i_261/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: i_261/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I1 -to O i_262"
Found timing loop:
     0: i_261/O (LUT2)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: i_261/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_262/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.359 ; gain = 34.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
Found timing loop:
     0: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: \FSM_sequential_currstate[1]_i_2 /I3 (LUT5)
     2: \FSM_sequential_currstate[1]_i_6 /O (LUT4)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: \FSM_sequential_currstate[1]_i_6 /I1 (LUT4)
     4: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I3 -to O \FSM_sequential_currstate[1]_i_2 "
Found timing loop:
     0: \FSM_sequential_currstate[1]_i_6 /O (LUT4)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: \FSM_sequential_currstate[1]_i_6 /I1 (LUT4)
     2: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: \FSM_sequential_currstate[1]_i_2 /I1 (LUT5)
     4: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I1 -to O \FSM_sequential_currstate[1]_i_6 "
Found timing loop:
     0: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: \FSM_sequential_currstate[1]_i_2 /I2 (LUT5)
     2: \FSM_sequential_currstate[1]_i_5 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: \FSM_sequential_currstate[1]_i_5 /I4 (LUT5)
     4: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I2 -to O \FSM_sequential_currstate[1]_i_2 "
Found timing loop:
     0: \FSM_sequential_currstate[1]_i_5 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: \FSM_sequential_currstate[1]_i_5 /I4 (LUT5)
     2: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     3: \FSM_sequential_currstate[1]_i_2 /I1 (LUT5)
     4: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I4 -to O \FSM_sequential_currstate[1]_i_5 "
Found timing loop:
     0: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
      [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd:94]
     1: \FSM_sequential_currstate[1]_i_2 /I1 (LUT5)
     2: \FSM_sequential_currstate[1]_i_2 /O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/fpga_basicIO.vhd:36]
Inferred a: "set_disable_timing -from I1 -to O \FSM_sequential_currstate[1]_i_2 "
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \FSM_sequential_currstate[1]_i_6 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \FSM_sequential_currstate[1]_i_5 /O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_0  |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_0_bbox  |     1|
|2     |dist_mem_gen_0_bbox |     1|
|3     |BUFG                |     3|
|4     |CARRY4              |    41|
|5     |DSP48E1             |     4|
|6     |LUT1                |     4|
|7     |LUT2                |    61|
|8     |LUT3                |    84|
|9     |LUT4                |    90|
|10    |LUT5                |    34|
|11    |LUT6                |    67|
|12    |FDRE                |   383|
|13    |FDSE                |   104|
|14    |IBUF                |    22|
|15    |OBUF                |    28|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1186.320 ; gain = 28.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 48.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1186.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 21f94c4f
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1205.090 ; gain = 67.398
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/test_iris/test_iris.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 19 23:01:03 2021...
