

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Tue Aug 07 11:19:32 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          467
LUT:           1118
FF:            1052
DSP:             18
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.601
CP achieved post-implementation:    9.016
Timing met
