#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 23 08:47:48 2020
# Process ID: 5236
# Current directory: D:/FPGA/Segment2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2616 D:\FPGA\Segment2019\Segment2019.xpr
# Log file: D:/FPGA/Segment2019/vivado.log
# Journal file: D:/FPGA/Segment2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Segment2019/Segment2019.xpr
INFO: [Project 1-313] Project file moved from 'C:/FPGA/Segment2019' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 734.375 ; gain = 87.531
open_bd_design {D:/FPGA/Segment2019/Segment2019.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from BD file <D:/FPGA/Segment2019/Segment2019.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 859.012 ; gain = 63.070
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 08:49:54 2020...
