Loading plugins phase: Elapsed time ==> 0s.130ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -d CYBLE-416045-02 -s C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_1. Off-chip Vref bypass does not have any effect when Vref is set to VDDA.
 * C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.170ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.126ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Final_project_demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -dcpsoc3 Final_project_demo.v -verilog
======================================================================

======================================================================
Compiling:  Final_project_demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -dcpsoc3 Final_project_demo.v -verilog
======================================================================

======================================================================
Compiling:  Final_project_demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -dcpsoc3 -verilog Final_project_demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 09 00:21:31 2020


======================================================================
Compiling:  Final_project_demo.v
Program  :   vpp
Options  :    -yv2 -q10 Final_project_demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 09 00:21:31 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Final_project_demo.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Final_project_demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -dcpsoc3 -verilog Final_project_demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 09 00:21:32 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\codegentemp\Final_project_demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\codegentemp\Final_project_demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.

tovif:  No errors.


======================================================================
Compiling:  Final_project_demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -dcpsoc3 -verilog Final_project_demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 09 00:21:33 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\codegentemp\Final_project_demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\codegentemp\Final_project_demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_1:Net_34\
	\ADC_1:Net_33\
	Net_395
	\UART_1:Net_22\
	\UART_1:Net_23\
	Net_442
	Net_443
	Net_449
	Net_450


Deleted 9 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \GraphicLCDIntf_1:cmd\ to Net_86_1
Aliasing \GraphicLCDIntf_1:status_7\ to zero
Aliasing \GraphicLCDIntf_1:status_6\ to zero
Aliasing \GraphicLCDIntf_1:status_5\ to zero
Aliasing \GraphicLCDIntf_1:status_4\ to zero
Aliasing \GraphicLCDIntf_1:status_3\ to zero
Aliasing \GraphicLCDIntf_1:status_2\ to zero
Aliasing \ADC_1:Net_40\ to zero
Aliasing \ADC_1:Net_41\ to zero
Aliasing \ADC_1:Net_42\ to zero
Aliasing \ADC_1:Net_43\ to zero
Aliasing \ADC_1:st_sel_1\ to zero
Aliasing \ADC_1:st_sel_0\ to zero
Aliasing \ADC_1:Net_29\ to zero
Aliasing \UART_1:cts_wire\ to zero
Removing Rhs of wire Net_86_7[25] = \GraphicLCDIntf_1:data_lsb_7\[82]
Removing Rhs of wire Net_86_6[26] = \GraphicLCDIntf_1:data_lsb_6\[83]
Removing Rhs of wire Net_86_5[27] = \GraphicLCDIntf_1:data_lsb_5\[84]
Removing Rhs of wire Net_86_4[28] = \GraphicLCDIntf_1:data_lsb_4\[85]
Removing Rhs of wire Net_86_3[29] = \GraphicLCDIntf_1:data_lsb_3\[86]
Removing Rhs of wire Net_86_2[30] = \GraphicLCDIntf_1:data_lsb_2\[87]
Removing Rhs of wire Net_86_1[31] = \GraphicLCDIntf_1:data_lsb_1\[51]
Removing Rhs of wire Net_86_0[32] = \GraphicLCDIntf_1:data_lsb_0\[80]
Removing Lhs of wire \GraphicLCDIntf_1:cmd\[50] = Net_86_1[31]
Removing Lhs of wire \GraphicLCDIntf_1:status_0\[61] = \GraphicLCDIntf_1:full\[58]
Removing Rhs of wire \GraphicLCDIntf_1:status_1\[62] = \GraphicLCDIntf_1:data_valid\[63]
Removing Lhs of wire \GraphicLCDIntf_1:status_7\[64] = zero[12]
Removing Lhs of wire \GraphicLCDIntf_1:status_6\[65] = zero[12]
Removing Lhs of wire \GraphicLCDIntf_1:status_5\[66] = zero[12]
Removing Lhs of wire \GraphicLCDIntf_1:status_4\[67] = zero[12]
Removing Lhs of wire \GraphicLCDIntf_1:status_3\[68] = zero[12]
Removing Lhs of wire \GraphicLCDIntf_1:status_2\[69] = zero[12]
Removing Lhs of wire \ADC_1:Net_40\[119] = zero[12]
Removing Lhs of wire \ADC_1:Net_41\[120] = zero[12]
Removing Lhs of wire \ADC_1:Net_42\[121] = zero[12]
Removing Lhs of wire \ADC_1:Net_43\[122] = zero[12]
Removing Lhs of wire \ADC_1:st_sel_1\[123] = zero[12]
Removing Lhs of wire \ADC_1:st_sel_0\[124] = zero[12]
Removing Lhs of wire \ADC_1:sarClock\[125] = \ADC_1:Net_428\[102]
Removing Lhs of wire \ADC_1:Net_415\[126] = zero[12]
Removing Lhs of wire \ADC_1:Net_29\[127] = zero[12]
Removing Lhs of wire \UART_1:clock_wire\[740] = \UART_1:Net_847\[739]
Removing Lhs of wire \UART_1:rx_wire\[752] = \UART_1:Net_1172\[749]
Removing Lhs of wire \UART_1:cts_wire\[753] = zero[12]
Removing Rhs of wire Net_444[772] = \UART_1:intr_wire\[766]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\GraphicLCDIntf_1:cmd_ready\' (cost = 0):
\GraphicLCDIntf_1:cmd_ready\ <= (not \GraphicLCDIntf_1:cmd_empty\);

Note:  Expanding virtual equation for '\GraphicLCDIntf_1:data_ready\' (cost = 0):
\GraphicLCDIntf_1:data_ready\ <= (not \GraphicLCDIntf_1:data_empty\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj" -dcpsoc3 Final_project_demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.377ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Wednesday, 09 December 2020 00:21:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Haque\Documents\PSoC Creator\Final_project_demo.cydsn\Final_project_demo.cyprj -d CYBLE-416045-02 Final_project_demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.628ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clk_33MHz'. Fanout=2, Signal=Net_74_digital
    Fixed Function Clock 0: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff0\
    Fixed Function Clock 49: Automatic-assigning  clock 'ADC_1_intSarClock'. Signal=\ADC_1:Net_428_ff49\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GraphicLCDIntf_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:CLK_GEN.gen_clk_out_0 was determined to be a global clock that is synchronous to Clk_Peri
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:CLK_GEN.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \GraphicLCDIntf_1:StsClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:CLK_GEN.gen_clk_out_0 was determined to be a global clock that is synchronous to Clk_Peri
        EnableIn: \GraphicLCDIntf_1:status_1\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:CLK_GEN.gen_clk_out_0, EnableOut: \GraphicLCDIntf_1:status_1\:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named d(0) at location P9[0] prevents usage of special purposes: SCB[2].uart_rx. (App=cydsfit)
Info: plm.M0038: The pin named d(0) at location P9[0] prevents usage of special purposes: SCB[2].i2c_scl. (App=cydsfit)
Info: plm.M0038: The pin named d(0) at location P9[0] prevents usage of special purposes: SCB[2].spi_mosi. (App=cydsfit)
Info: plm.M0038: The pin named d(0) at location P9[0] prevents usage of special purposes: CPUSS[0].trace_data[3]. (App=cydsfit)
Info: plm.M0038: The pin named d(1) at location P9[1] prevents usage of special purposes: SCB[2].uart_tx. (App=cydsfit)
Info: plm.M0038: The pin named d(1) at location P9[1] prevents usage of special purposes: SCB[2].i2c_sda. (App=cydsfit)
Info: plm.M0038: The pin named d(1) at location P9[1] prevents usage of special purposes: SCB[2].spi_miso. (App=cydsfit)
Info: plm.M0038: The pin named d(1) at location P9[1] prevents usage of special purposes: CPUSS[0].trace_data[2]. (App=cydsfit)
Info: plm.M0038: The pin named d(2) at location P9[2] prevents usage of special purposes: SCB[2].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named d(2) at location P9[2] prevents usage of special purposes: SCB[2].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named d(2) at location P9[2] prevents usage of special purposes: CPUSS[0].trace_data[1]. (App=cydsfit)
Info: plm.M0038: The pin named d(3) at location P9[4] prevents usage of special purposes: SCB[2].spi_select[1]. (App=cydsfit)
Info: plm.M0038: The pin named d(4) at location P9[5] prevents usage of special purposes: SCB[2].spi_select[2]. (App=cydsfit)
Info: plm.M0038: The pin named d(5) at location P6[2] prevents usage of special purposes: SCB[3].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named d(5) at location P6[2] prevents usage of special purposes: SCB[3].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named d(5) at location P6[2] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named d(6) at location P6[5] prevents usage of special purposes: SCB[8].i2c_sda. (App=cydsfit)
Info: plm.M0038: The pin named d(6) at location P6[5] prevents usage of special purposes: SCB[6].uart_tx. (App=cydsfit)
Info: plm.M0038: The pin named d(6) at location P6[5] prevents usage of special purposes: SCB[6].i2c_sda. (App=cydsfit)
Info: plm.M0038: The pin named d(6) at location P6[5] prevents usage of special purposes: SCB[6].spi_miso. (App=cydsfit)
Info: plm.M0038: The pin named d(6) at location P6[5] prevents usage of special purposes: CPUSS[0].swj_swdoe_tdi. (App=cydsfit)
Info: plm.M0038: The pin named d(6) at location P6[5] prevents usage of special purposes: SCB[8].spi_miso. (App=cydsfit)
Info: plm.M0038: The pin named d(7) at location P6[3] prevents usage of special purposes: SCB[3].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named d(7) at location P6[3] prevents usage of special purposes: SCB[3].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named d(7) at location P6[3] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
            fb => CPUSS_swj_swclk_tclk );

    Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
            fb => CPUSS_swj_swdio_tms );

    Pin : Name = nrd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => nrd(0)__PA ,
            pin_input => Net_131 ,
            pad => nrd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nwr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => nwr(0)__PA ,
            pin_input => Net_130 ,
            pad => nwr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RESET_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RESET_N(0)__PA ,
            pad => LCD_RESET_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d_c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d_c(0)__PA ,
            pin_input => Net_132 ,
            pad => d_c(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(0)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_0 ,
            fb => Net_133_0 ,
            pad => d(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(1)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_1 ,
            fb => Net_133_1 ,
            pad => d(1)_PAD );
        Properties:
        {
        }

    Pin : Name = d(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(2)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_2 ,
            fb => Net_133_2 ,
            pad => d(2)_PAD );
        Properties:
        {
        }

    Pin : Name = d(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(3)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_3 ,
            fb => Net_133_3 ,
            pad => d(3)_PAD );
        Properties:
        {
        }

    Pin : Name = d(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(4)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_4 ,
            fb => Net_133_4 ,
            pad => d(4)_PAD );
        Properties:
        {
        }

    Pin : Name = d(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(5)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_5 ,
            fb => Net_133_5 ,
            pad => d(5)_PAD );
        Properties:
        {
        }

    Pin : Name = d(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(6)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_6 ,
            fb => Net_133_6 ,
            pad => d(6)_PAD );
        Properties:
        {
        }

    Pin : Name = d(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => d(7)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_7 ,
            fb => Net_133_7 ,
            pad => d(7)_PAD );
        Properties:
        {
        }

    Pin : Name = ch1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ch1(0)__PA ,
            analog_term => Net_398 ,
            pad => ch1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ch2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ch2(0)__PA ,
            analog_term => Net_425 ,
            pad => ch2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pot1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pot1(0)__PA ,
            analog_term => Net_432 ,
            pad => Pot1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pot2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pot2(0)__PA ,
            analog_term => Net_434 ,
            pad => Pot2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            pin_input => \UART_1:tx_wire\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_1172\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\GraphicLCDIntf_1:full\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \GraphicLCDIntf_1:cmd_not_full\ * 
              \GraphicLCDIntf_1:data_not_full\
        );
        Output = \GraphicLCDIntf_1:full\ (fanout=1)

    MacroCell: Name=\GraphicLCDIntf_1:status_1\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\ * 
              \GraphicLCDIntf_1:z0_detect\
        );
        Output = \GraphicLCDIntf_1:status_1\ (fanout=2)

    MacroCell: Name=Net_131, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_0\
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=Net_130, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
        );
        Output = Net_130 (fanout=1)

    MacroCell: Name=Net_132, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_132 * Net_86_0 * \GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_2\ * !\GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\
            + Net_132 * !Net_86_0 * \GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_2\ * !\GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\
        );
        Output = Net_132 (fanout=2)

    MacroCell: Name=Net_127, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\
        );
        Output = Net_127 (fanout=8)

    MacroCell: Name=\GraphicLCDIntf_1:state_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_86_1 * \GraphicLCDIntf_1:data_empty\ * 
              \GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_0\
        );
        Output = \GraphicLCDIntf_1:state_3\ (fanout=9)

    MacroCell: Name=\GraphicLCDIntf_1:state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_86_1 * \GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
            + \GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\
            + \GraphicLCDIntf_1:state_2\ * \GraphicLCDIntf_1:state_1\ * 
              \GraphicLCDIntf_1:state_0\ * \GraphicLCDIntf_1:z1_detect\
        );
        Output = \GraphicLCDIntf_1:state_2\ (fanout=10)

    MacroCell: Name=\GraphicLCDIntf_1:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_86_1 * !\GraphicLCDIntf_1:data_empty\ * 
              \GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\ * !\GraphicLCDIntf_1:z0_detect\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              \GraphicLCDIntf_1:state_0\ * !\GraphicLCDIntf_1:z1_detect\
        );
        Output = \GraphicLCDIntf_1:state_1\ (fanout=9)

    MacroCell: Name=\GraphicLCDIntf_1:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\GraphicLCDIntf_1:cmd_empty\ * !\GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_2\ * !\GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:cmd_empty\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\ * \GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\ * \GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\ * \GraphicLCDIntf_1:z0_detect\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              \GraphicLCDIntf_1:state_0\ * !\GraphicLCDIntf_1:z1_detect\
        );
        Output = \GraphicLCDIntf_1:state_0\ (fanout=9)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GraphicLCDIntf_1:GraphLcd8:Lsb\
        PORT MAP (
            clock => Net_74_digital ,
            cs_addr_2 => \GraphicLCDIntf_1:state_2\ ,
            cs_addr_1 => \GraphicLCDIntf_1:state_1\ ,
            cs_addr_0 => \GraphicLCDIntf_1:state_0\ ,
            z0_comb => \GraphicLCDIntf_1:z0_detect\ ,
            z1_comb => \GraphicLCDIntf_1:z1_detect\ ,
            f0_bus_stat_comb => \GraphicLCDIntf_1:cmd_not_full\ ,
            f0_blk_stat_comb => \GraphicLCDIntf_1:cmd_empty\ ,
            f1_bus_stat_comb => \GraphicLCDIntf_1:data_not_full\ ,
            f1_blk_stat_comb => \GraphicLCDIntf_1:data_empty\ ,
            p_out_7 => Net_86_7 ,
            p_out_6 => Net_86_6 ,
            p_out_5 => Net_86_5 ,
            p_out_4 => Net_86_4 ,
            p_out_3 => Net_86_3 ,
            p_out_2 => Net_86_2 ,
            p_out_1 => Net_86_1 ,
            p_out_0 => Net_86_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00001000"
            d1_init = "00001001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\GraphicLCDIntf_1:StsReg\
        PORT MAP (
            clock => Net_74_digital ,
            status_1 => \GraphicLCDIntf_1:status_1\ ,
            status_0 => \GraphicLCDIntf_1:full\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000010"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\GraphicLCDIntf_1:LsbReg\
        PORT MAP (
            clock => Net_74_digital ,
            status_7 => Net_133_7 ,
            status_6 => Net_133_6 ,
            status_5 => Net_133_5 ,
            status_4 => Net_133_4 ,
            status_3 => Net_133_3 ,
            status_2 => Net_133_2 ,
            status_1 => Net_133_1 ,
            status_0 => Net_133_0 ,
            clk_en => \GraphicLCDIntf_1:status_1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\GraphicLCDIntf_1:status_1\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\DMA_1:DW\
        PORT MAP (
            dmareq => Net_389 ,
            termout => Net_436 ,
            interrupt => Net_437 );
        Properties:
        {
            cy_registers = ""
            priority = "11"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =DMA_ISR
        PORT MAP (
            interrupt => Net_437 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =UART_1_INT
        PORT MAP (
            interrupt => Net_444 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Crypto Accelerator            :    0 :    1 :    1 :  0.00 %
Interrupts [CM0+]             :    5 :   27 :   32 : 15.63 %
Interrupts [CM4]              :    3 :  144 :  147 :  2.04 %
IO                            :   20 :   16 :   36 : 55.56 %
Interprocessor Communication  :    0 :   16 :   16 :  0.00 %
MCWDT                         :    0 :    2 :    2 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Energy Profiler               :    0 :    1 :    1 :  0.00 %
Real Time Clock               :    0 :    1 :    1 :  0.00 %
Bluetooth Low Energy          :    0 :    1 :    1 :  0.00 %
I2S                           :    0 :    1 :    1 :  0.00 %
PDM/PCM                       :    0 :    1 :    1 :  0.00 %
SCB                           :    1 :    8 :    9 : 11.11 %
DMA Channels                  :    1 :   31 :   32 :  3.13 %
LCD                           :    0 :    1 :    1 :  0.00 %
SmartIO                       :    0 :    2 :    2 :  0.00 %
TCPWM                         :    0 :   32 :   32 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   86 :   96 : 10.42 %
  Unique P-terms              :   20 :  172 :  192 : 10.42 %
  Total P-terms               :   23 :      :      :        
  Datapath Cells              :    1 :   11 :   12 :  8.33 %
  Status Cells                :    2 :   10 :   12 : 16.67 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    1 :   11 :   12 :  8.33 %
    Datapath Parallel Out     :    1 :      :      :        
7-Bit IDAC                    :    0 :    2 :    2 :  0.00 %
Continuous Time DAC           :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Opamp                         :    0 :    2 :    2 :  0.00 %
Sample and Hold               :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DieTemp Sensor                :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.213ms
Tech Mapping phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
CY_CPUSS_SWJ_SWCLK_TCLK(0)          : [IOP=(6)][IoId=(7)]                
CY_CPUSS_SWJ_SWDIO_TMS(0)           : [IOP=(6)][IoId=(6)]                
nrd(0)                              : [IOP=(5)][IoId=(5)]                
nwr(0)                              : [IOP=(5)][IoId=(4)]                
LCD_RESET_N(0)                      : [IOP=(5)][IoId=(2)]                
d_c(0)                              : [IOP=(6)][IoId=(4)]                
d(0)                                : [IOP=(9)][IoId=(0)]                
d(1)                                : [IOP=(9)][IoId=(1)]                
d(2)                                : [IOP=(9)][IoId=(2)]                
d(3)                                : [IOP=(9)][IoId=(4)]                
d(4)                                : [IOP=(9)][IoId=(5)]                
d(5)                                : [IOP=(6)][IoId=(2)]                
d(6)                                : [IOP=(6)][IoId=(5)]                
d(7)                                : [IOP=(6)][IoId=(3)]                
ch1(0)                              : [IOP=(10)][IoId=(4)]               
ch2(0)                              : [IOP=(10)][IoId=(5)]               
Pot1(0)                             : [IOP=(10)][IoId=(0)]               
Pot2(0)                             : [IOP=(10)][IoId=(1)]               
\UART_1:tx(0)\                      : [IOP=(5)][IoId=(1)]                
\UART_1:rx(0)\                      : [IOP=(5)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
CPUSS                               : CPUSS_[FFB(CPUSS,0)]               
\ADC_1:SAR\                         : SARADC_[FFB(SARADC,0)]             
\UART_1:SCB\                        : SCB_[FFB(SCB,5)]                   
\ADC_1:vRef_4\                      : Vref_[FFB(Vref,0)]                 
\ADC_1:vRef_8\                      : Vref_[FFB(Vref,1)]                 

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1212292s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.743ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0242512 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_398 {
    p10_4
  }
  Net: Net_425 {
    p10_5
  }
  Net: Net_432 {
    p10_0
  }
  Net: Net_434 {
    p10_1
  }
  Net: \ADC_1:Net_102\ {
    PASS0_SARADC0_ext_vref_internal
    PASS0_SARADC0_swh_1
    sar_ext_vref
  }
  Net: \ADC_1:Net_1448\ {
  }
  Net: \ADC_1:Net_213\ {
  }
  Net: \ADC_1:Net_218\ {
  }
  Net: \ADC_1:Net_21_0\ {
  }
  Net: \ADC_1:Net_220\ {
  }
  Net: \ADC_1:Net_222\ {
  }
  Net: \ADC_1:muxoutPlus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw4
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw0
    PASS0_SARMUX0_sw1
  }
  Net: \ADC_1:muxoutMinus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p10_4                                            -> Net_398
  p10_5                                            -> Net_425
  p10_0                                            -> Net_432
  p10_1                                            -> Net_434
  PASS0_SARADC0_ext_vref_internal                  -> \ADC_1:Net_102\
  PASS0_SARADC0_swh_1                              -> \ADC_1:Net_102\
  sar_ext_vref                                     -> \ADC_1:Net_102\
  PASS0_sarmux_vplus                               -> \ADC_1:muxoutPlus\
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw0                                -> AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw1                                -> AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_1:muxoutMinus\
}
Mux Info {
  Mux: \ADC_1:SARMUX\_CYAMUXSIDE_A {
     Mouth: \ADC_1:muxoutPlus\
     Guts:  AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_398
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p10_4
      }
    }
    Arm: 1 {
      Net:   Net_425
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p10_5
      }
    }
    Arm: 2 {
      Net:   Net_432
      Outer: PASS0_SARMUX0_sw0
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw0
        p10_0
      }
    }
    Arm: 3 {
      Net:   Net_434
      Outer: PASS0_SARMUX0_sw1
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw1
        p10_1
      }
    }
  }
  Mux: \ADC_1:SARMUX\_CYAMUXSIDE_B {
     Mouth: \ADC_1:muxoutMinus\
     Guts:  AMuxNet::\ADC_1:SARMUX\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_1:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_1:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_1:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC_1:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
Warning: placer did not place the following components:
   \ADC_1:SARMUX\:SARMUX
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   21 :   24 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.33
                   Pterms :            7.33
               Macrocells :            3.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       9.50 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GraphicLCDIntf_1:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_86_1 * !\GraphicLCDIntf_1:data_empty\ * 
              \GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\ * !\GraphicLCDIntf_1:z0_detect\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              \GraphicLCDIntf_1:state_0\ * !\GraphicLCDIntf_1:z1_detect\
        );
        Output = \GraphicLCDIntf_1:state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GraphicLCDIntf_1:state_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_86_1 * \GraphicLCDIntf_1:data_empty\ * 
              \GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_0\
        );
        Output = \GraphicLCDIntf_1:state_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GraphicLCDIntf_1:status_1\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\ * 
              \GraphicLCDIntf_1:z0_detect\
        );
        Output = \GraphicLCDIntf_1:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_127, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\
        );
        Output = Net_127 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GraphicLCDIntf_1:state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\GraphicLCDIntf_1:cmd_empty\ * !\GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_2\ * !\GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:cmd_empty\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\ * \GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_1\ * \GraphicLCDIntf_1:state_0\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\ * \GraphicLCDIntf_1:z0_detect\
            + !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_1\ * 
              \GraphicLCDIntf_1:state_0\ * !\GraphicLCDIntf_1:z1_detect\
        );
        Output = \GraphicLCDIntf_1:state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GraphicLCDIntf_1:full\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \GraphicLCDIntf_1:cmd_not_full\ * 
              \GraphicLCDIntf_1:data_not_full\
        );
        Output = \GraphicLCDIntf_1:full\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_131, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\ * 
              !\GraphicLCDIntf_1:state_0\
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GraphicLCDIntf_1:GraphLcd8:Lsb\
    PORT MAP (
        clock => Net_74_digital ,
        cs_addr_2 => \GraphicLCDIntf_1:state_2\ ,
        cs_addr_1 => \GraphicLCDIntf_1:state_1\ ,
        cs_addr_0 => \GraphicLCDIntf_1:state_0\ ,
        z0_comb => \GraphicLCDIntf_1:z0_detect\ ,
        z1_comb => \GraphicLCDIntf_1:z1_detect\ ,
        f0_bus_stat_comb => \GraphicLCDIntf_1:cmd_not_full\ ,
        f0_blk_stat_comb => \GraphicLCDIntf_1:cmd_empty\ ,
        f1_bus_stat_comb => \GraphicLCDIntf_1:data_not_full\ ,
        f1_blk_stat_comb => \GraphicLCDIntf_1:data_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00001000"
        d1_init = "00001001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\GraphicLCDIntf_1:LsbReg\
    PORT MAP (
        clock => Net_74_digital ,
        status_7 => Net_133_7 ,
        status_6 => Net_133_6 ,
        status_5 => Net_133_5 ,
        status_4 => Net_133_4 ,
        status_3 => Net_133_3 ,
        status_2 => Net_133_2 ,
        status_1 => Net_133_1 ,
        status_0 => Net_133_0 ,
        clk_en => \GraphicLCDIntf_1:status_1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\GraphicLCDIntf_1:status_1\)

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_132, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_132 * Net_86_0 * \GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_2\ * !\GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\
            + Net_132 * !Net_86_0 * \GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_2\ * !\GraphicLCDIntf_1:state_1\ * 
              !\GraphicLCDIntf_1:state_0\
        );
        Output = Net_132 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GraphicLCDIntf_1:state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_86_1 * \GraphicLCDIntf_1:state_3\ * 
              !\GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
            + \GraphicLCDIntf_1:state_3\ * \GraphicLCDIntf_1:state_2\
            + \GraphicLCDIntf_1:state_2\ * \GraphicLCDIntf_1:state_1\ * 
              \GraphicLCDIntf_1:state_0\ * \GraphicLCDIntf_1:z1_detect\
        );
        Output = \GraphicLCDIntf_1:state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf_1:state_3\ * !\GraphicLCDIntf_1:state_2\ * 
              \GraphicLCDIntf_1:state_1\ * !\GraphicLCDIntf_1:state_0\
        );
        Output = Net_130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\GraphicLCDIntf_1:StsReg\
    PORT MAP (
        clock => Net_74_digital ,
        status_1 => \GraphicLCDIntf_1:status_1\ ,
        status_0 => \GraphicLCDIntf_1:full\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000010"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(46)] 
    interrupt: Name =UART_1_INT
        PORT MAP (
            interrupt => Net_444 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(50)] 
    interrupt: Name =DMA_ISR
        PORT MAP (
            interrupt => Net_437 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(138)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\DMA_1:DW\
        PORT MAP (
            dmareq => Net_389 ,
            termout => Net_436 ,
            interrupt => Net_437 );
        Properties:
        {
            cy_registers = ""
            priority = "11"
        }
Port 0 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_1172\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        pin_input => \UART_1:tx_wire\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LCD_RESET_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RESET_N(0)__PA ,
        pad => LCD_RESET_N(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = nwr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => nwr(0)__PA ,
        pin_input => Net_130 ,
        pad => nwr(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = nrd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => nrd(0)__PA ,
        pin_input => Net_131 ,
        pad => nrd(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = d(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(5)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_5 ,
        fb => Net_133_5 ,
        pad => d(5)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = d(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(7)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_7 ,
        fb => Net_133_7 ,
        pad => d(7)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = d_c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d_c(0)__PA ,
        pin_input => Net_132 ,
        pad => d_c(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = d(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(6)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_6 ,
        fb => Net_133_6 ,
        pad => d(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
        fb => CPUSS_swj_swdio_tms );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
        fb => CPUSS_swj_swclk_tclk );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Port 9 contains the following IO cells:
[IoId=0]: 
Pin : Name = d(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(0)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_0 ,
        fb => Net_133_0 ,
        pad => d(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = d(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(1)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_1 ,
        fb => Net_133_1 ,
        pad => d(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = d(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(2)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_2 ,
        fb => Net_133_2 ,
        pad => d(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = d(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(3)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_3 ,
        fb => Net_133_3 ,
        pad => d(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = d(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => d(4)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_4 ,
        fb => Net_133_4 ,
        pad => d(4)_PAD );
    Properties:
    {
    }

Port 10 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pot1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pot1(0)__PA ,
        analog_term => Net_432 ,
        pad => Pot1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pot2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pot2(0)__PA ,
        analog_term => Net_434 ,
        pad => Pot2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ch1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ch1(0)__PA ,
        analog_term => Net_398 ,
        pad => ch1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ch2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ch2(0)__PA ,
        analog_term => Net_425 ,
        pad => ch2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    Clock: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            altHf => ClockBlock_AltHF ,
            eco => ClockBlock_ECO ,
            fll => ClockBlock_FLL ,
            pll_0 => ClockBlock_PLL0 ,
            hfclk_0 => ClockBlock_HFClk0 ,
            hfclk_1 => ClockBlock_HFClk1 ,
            hfclk_2 => ClockBlock_HFClk2 ,
            hfclk_3 => ClockBlock_HFClk3 ,
            hfclk_4 => ClockBlock_HFClk4 ,
            fastclk => ClockBlock_FastClk ,
            periclk => ClockBlock_PeriClk ,
            slowclk => ClockBlock_SlowClk ,
            ilo => ClockBlock_ILO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFClk ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_0 => \UART_1:Net_847_ff0\ ,
            ff_div_49 => \ADC_1:Net_428_ff49\ );
        Properties:
        {
        }
LCD group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,2): 
    vrefcell: Name =\ADC_1:vRef_4\
        PORT MAP (
            vout => \ADC_1:Net_1379\ );
        Properties:
        {
            autoenable = 1
            guid = "6E0C5DC9-D531-4D01-9B49-536487FE4A82"
            ignoresleep = 0
            name = "Bandgap Reference"
        }
    Vref Block @ F(Vref,5): 
    vrefcell: Name =\ADC_1:vRef_8\
        PORT MAP (
            vout => \ADC_1:Net_102\ );
        Properties:
        {
            autoenable = 1
            guid = "A74A229D-E18B-4A00-BEEC-CCDCB446AC07 "
            ignoresleep = 0
            name = ""
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB @ F(SCB,5): 
    SCB: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff0\ ,
            uart_rx => \UART_1:Net_1172\ ,
            uart_tx => \UART_1:tx_wire\ ,
            uart_rts => \UART_1:rts_wire\ ,
            interrupt => Net_444 ,
            tr_tx_req => Net_447 ,
            tr_rx_req => Net_446 ,
            tr_i2c_scl_filtered => \UART_1:Net_161\ );
        Properties:
        {
            cy_registers = ""
            master = 0
            mode = 2
            requires_io_preconfigure = 0
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    SARADC: Name =\ADC_1:SAR\
        PORT MAP (
            vplus => \ADC_1:muxoutPlus\ ,
            vminus => \ADC_1:muxoutMinus\ ,
            vref => \ADC_1:Net_1448\ ,
            ext_vref => \ADC_1:Net_102\ ,
            dsi_sar_sample_done => Net_388 ,
            dsi_sar_chan_id_valid => Net_390 ,
            dsi_sar_data_valid => Net_392 ,
            tr_sar_out => Net_389 ,
            dsi_sar_data_11 => Net_393_11 ,
            dsi_sar_data_10 => Net_393_10 ,
            dsi_sar_data_9 => Net_393_9 ,
            dsi_sar_data_8 => Net_393_8 ,
            dsi_sar_data_7 => Net_393_7 ,
            dsi_sar_data_6 => Net_393_6 ,
            dsi_sar_data_5 => Net_393_5 ,
            dsi_sar_data_4 => Net_393_4 ,
            dsi_sar_data_3 => Net_393_3 ,
            dsi_sar_data_2 => Net_393_2 ,
            dsi_sar_data_1 => Net_393_1 ,
            dsi_sar_data_0 => Net_393_0 ,
            dsi_sar_chan_id_3 => Net_391_3 ,
            dsi_sar_chan_id_2 => Net_391_2 ,
            dsi_sar_chan_id_1 => Net_391_1 ,
            dsi_sar_chan_id_0 => Net_391_0 ,
            clock => \ADC_1:Net_428_ff49\ ,
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
            edge_trigger = 0
        }
CLK_GEN group 0: 
    MxS40 Clock Gen Block @ F(CLK_GEN,0): 
    CLK_GEN: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_74_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
PROFILE group 0: empty
SRSS group 0: empty
CPUSS group 0: 
    CPUSS Block @ F(CPUSS,0): 
    CPUSS: Name =CPUSS
        PORT MAP (
            swj_swclk_tclk => CPUSS_swj_swclk_tclk ,
            swj_swdio_tms => CPUSS_swj_swdio_tms );
        Properties:
        {
        }
IOSS group 0: empty
UDB group 0: empty
IPC group 0: empty
I2S group 0: empty
PDM group 0: empty
CTDAC group 0: empty
SAMPLEHOLD group 0: empty
MCWDT group 0: empty
RTC group 0: empty

Blocks not positioned by the digital component placer:
    SarMux @ <No Location>: 
    mxs40_sarmux: Name =\ADC_1:SARMUX\
        PORT MAP (
            muxin_plus_3 => Net_434 ,
            muxin_plus_2 => Net_432 ,
            muxin_plus_1 => Net_425 ,
            muxin_plus_0 => Net_398 ,
            muxin_minus_3 => \ADC_1:Net_222\ ,
            muxin_minus_2 => \ADC_1:Net_220\ ,
            muxin_minus_1 => \ADC_1:Net_218\ ,
            muxin_minus_0 => \ADC_1:Net_213\ ,
            cmn_neg_0 => \ADC_1:Net_21_0\ ,
            muxout_plus => \ADC_1:muxoutPlus\ ,
            muxout_minus => \ADC_1:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "0000"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |             \UART_1:rx(0)\ | FB(\UART_1:Net_1172\)
     |   1 |     * |      NONE |         CMOS_OUT |             \UART_1:tx(0)\ | In(\UART_1:tx_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |             LCD_RESET_N(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                     nwr(0) | In(Net_130)
     |   5 |     * |      NONE |         CMOS_OUT |                     nrd(0) | In(Net_131)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |                       d(5) | FB(Net_133_5), In(Net_86_5), OE(Net_127)
     |   3 |     * |      NONE |         CMOS_OUT |                       d(7) | FB(Net_133_7), In(Net_86_7), OE(Net_127)
     |   4 |     * |      NONE |         CMOS_OUT |                     d_c(0) | In(Net_132)
     |   5 |     * |      NONE |         CMOS_OUT |                       d(6) | FB(Net_133_6), In(Net_86_6), OE(Net_127)
     |   6 |     * |      NONE |      RES_PULL_UP |  CY_CPUSS_SWJ_SWDIO_TMS(0) | FB(CPUSS_swj_swdio_tms)
     |   7 |     * |      NONE |    RES_PULL_DOWN | CY_CPUSS_SWJ_SWCLK_TCLK(0) | FB(CPUSS_swj_swclk_tclk)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
   9 |   0 |     * |      NONE |         CMOS_OUT |                       d(0) | FB(Net_133_0), In(Net_86_0), OE(Net_127)
     |   1 |     * |      NONE |         CMOS_OUT |                       d(1) | FB(Net_133_1), In(Net_86_1), OE(Net_127)
     |   2 |     * |      NONE |         CMOS_OUT |                       d(2) | FB(Net_133_2), In(Net_86_2), OE(Net_127)
     |   4 |     * |      NONE |         CMOS_OUT |                       d(3) | FB(Net_133_3), In(Net_86_3), OE(Net_127)
     |   5 |     * |      NONE |         CMOS_OUT |                       d(4) | FB(Net_133_4), In(Net_86_4), OE(Net_127)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
  10 |   0 |     * |      NONE |      HI_Z_ANALOG |                    Pot1(0) | Analog(Net_432)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                    Pot2(0) | Analog(Net_434)
     |   4 |     * |      NONE |      HI_Z_ANALOG |                     ch1(0) | Analog(Net_398)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                     ch2(0) | Analog(Net_425)
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.036ms
Digital Placement phase: Elapsed time ==> 6s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc6/0/route_arch-rrg.cydata" --vh2-path "Final_project_demo_r.vh2" --pcf-path "Final_project_demo.pco" --des-name "Final_project_demo" --dsf-path "Final_project_demo.dsf" --sdc-path "Final_project_demo.sdc" --lib-path "Final_project_demo_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.986ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.503ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Final_project_demo_timing.html.
Static timing analysis phase: Elapsed time ==> 9s.602ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.177ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 20s.152ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 20s.153ms
API generation phase: Elapsed time ==> 1s.295ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
