// Seed: 3158910040
module module_0 (
    id_1,
    id_2,
    id_3
);
  input tri id_3;
  output wire id_2;
  output wor id_1;
  wor id_4 = 1, id_5 = -1;
  assign id_1 = id_3;
  assign id_5 = 1;
  uwire [-1 'd0 -  1 'd0 : -1] id_6 = -1'd0;
  if (1) assign id_1.id_3 = id_4 * 1;
  else parameter id_7 = 1 == -1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd89
) (
    _id_1[-1 : id_1],
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input logic [7:0] _id_1;
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
