// Seed: 4156479419
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    output uwire id_4
);
  wire id_6;
  assign module_1.type_1 = 0;
  wor id_7 = id_0;
  assign id_3 = 1;
  assign id_7 = 1;
  always @(id_6 or negedge id_0) begin : LABEL_0
    wait (id_0);
  end
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply1 id_7
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_7,
      id_4
  );
endmodule
