---
title: "verilog-highlight-translate-off"
layout: doc
---
<strong>verilog-highlight-translate-off</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
<ul><li>  This variable is safe as a file local variable if its value</br>
  satisfies the predicate `verilog-booleanp'.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Non-nil means background-highlight code excluded from translation.</br>
That is, all code between "// synopsys translate_off" and</br>
"// synopsys translate_on" is highlighted using a different background color</br>
(face `verilog-font-lock-translate-off-face').</br>
</br>
Note: This will slow down on-the-fly fontification (and thus editing).</br>
</br>
Note: Activate the new setting in a Verilog buffer by re-fontifying it (menu</br>
entry "Fontify Buffer").  XEmacs: turn off and on font locking.</br>
</br>
You can customize this variable.
