

================================================================
== Vivado HLS Report for 'multiply'
================================================================
* Date:           Tue May 26 09:23:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accel_8
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.503|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     47|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|       0|     47|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+---------------------+
    |         Instance        |        Module        |      Expression     |
    +-------------------------+----------------------+---------------------+
    |accel_8_ama_addmubkb_U1  |accel_8_ama_addmubkb  | i0 + (i1 + i2) * i3 |
    +-------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |and_ln688_1_fu_82_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln688_fu_62_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln895_1_fu_68_p2  |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln895_fu_56_p2    |   icmp   |      0|  0|  11|           8|           1|
    |or_ln688_fu_88_p2      |    or    |      0|  0|   2|           1|           1|
    |grp_fu_146_p30         |  select  |      0|  0|  19|           1|          19|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  47|          20|          24|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs |   multiply   | return value |
|ap_return_0  | out |   16| ap_ctrl_hs |   multiply   | return value |
|ap_return_1  | out |   16| ap_ctrl_hs |   multiply   | return value |
|w1_V         |  in |    8|   ap_none  |     w1_V     |    scalar    |
|w2_V         |  in |    8|   ap_none  |     w2_V     |    scalar    |
|a_V          |  in |    8|   ap_none  |      a_V     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

