`timescale 1ns / 1ps

module bcd_updown_tb;

reg clk;
reg reset;
reg up_down;
wire [3:0] count;

bcd_updown uut (
    .clk(clk),
    .reset(reset),
    .up_down(up_down),
    .count(count)
);

always #5 clk = ~clk;

initial begin
    clk = 0;
    reset = 1;
    up_down = 1;

    repeat (2) @(posedge clk);
    reset = 0;

    repeat (15) @(posedge clk);

    up_down = 0;
    repeat (15) @(posedge clk);
    
    up_down=1;
    repeat(6)@(posedge clk);

    $finish;
end

endmodule
