<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT0_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT0__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT0_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 0 (PORT0)  
 <a href="structPORT0__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a54cea37921f69ab376986c6f8b680d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a54cea37921f69ab376986c6f8b680d60">OUT</a></td></tr>
<tr class="separator:a54cea37921f69ab376986c6f8b680d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aedfaa161beb5c7097d6caf9e3e2595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a2aedfaa161beb5c7097d6caf9e3e2595">OMR</a></td></tr>
<tr class="separator:a2aedfaa161beb5c7097d6caf9e3e2595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a071de83a0b959dee6390457289989c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a4a071de83a0b959dee6390457289989c">RESERVED</a> [2]</td></tr>
<tr class="separator:a4a071de83a0b959dee6390457289989c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65dd730fdec519943c596c4ac7abc495"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a65dd730fdec519943c596c4ac7abc495">IOCR0</a></td></tr>
<tr class="separator:a65dd730fdec519943c596c4ac7abc495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae521866e4fc270ee7793f4a70784f65b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#ae521866e4fc270ee7793f4a70784f65b">IOCR4</a></td></tr>
<tr class="separator:ae521866e4fc270ee7793f4a70784f65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9e9e72f8c9a3f873eaf7ce53289655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#acf9e9e72f8c9a3f873eaf7ce53289655">IOCR8</a></td></tr>
<tr class="separator:acf9e9e72f8c9a3f873eaf7ce53289655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d11ba84e637ed37c166150402b1d46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a26d11ba84e637ed37c166150402b1d46">IOCR12</a></td></tr>
<tr class="separator:a26d11ba84e637ed37c166150402b1d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64d80f9429a2aca04f3c32d8e21fc4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#ad64d80f9429a2aca04f3c32d8e21fc4c">RESERVED1</a></td></tr>
<tr class="separator:ad64d80f9429a2aca04f3c32d8e21fc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d20b813e5bc33500188eed5ece0136c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a4d20b813e5bc33500188eed5ece0136c">IN</a></td></tr>
<tr class="separator:a4d20b813e5bc33500188eed5ece0136c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450a64e4b83096fd36c7b914141ac840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a450a64e4b83096fd36c7b914141ac840">RESERVED2</a> [6]</td></tr>
<tr class="separator:a450a64e4b83096fd36c7b914141ac840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8cfa67623d2057892e8981fe871a6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#aab8cfa67623d2057892e8981fe871a6a">PDR0</a></td></tr>
<tr class="separator:aab8cfa67623d2057892e8981fe871a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc3ef4861be4d1cf8dfcbc5da68eea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#adbc3ef4861be4d1cf8dfcbc5da68eea1">PDR1</a></td></tr>
<tr class="separator:adbc3ef4861be4d1cf8dfcbc5da68eea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb87a1fb01ec63a8361d007163858ff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#adb87a1fb01ec63a8361d007163858ff6">RESERVED3</a> [6]</td></tr>
<tr class="separator:adb87a1fb01ec63a8361d007163858ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f737608359454737bccb872b66876e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#ac7f737608359454737bccb872b66876e">PDISC</a></td></tr>
<tr class="separator:ac7f737608359454737bccb872b66876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18af2306c83b4f8a0cd8d6606bd525c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#aa18af2306c83b4f8a0cd8d6606bd525c">RESERVED4</a> [3]</td></tr>
<tr class="separator:aa18af2306c83b4f8a0cd8d6606bd525c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb89d8baf4d4d08c37cf84dcee95703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a3bb89d8baf4d4d08c37cf84dcee95703">PPS</a></td></tr>
<tr class="separator:a3bb89d8baf4d4d08c37cf84dcee95703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b647b4a3dc236aff488d4ed9bd58e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT0__Type.html#a49b647b4a3dc236aff488d4ed9bd58e2">HWSEL</a></td></tr>
<tr class="separator:a49b647b4a3dc236aff488d4ed9bd58e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02407">2407</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a49b647b4a3dc236aff488d4ed9bd58e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b647b4a3dc236aff488d4ed9bd58e2">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028074) Port 0 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02424">2424</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4d20b813e5bc33500188eed5ece0136c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d20b813e5bc33500188eed5ece0136c">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028024) Port 0 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02416">2416</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a65dd730fdec519943c596c4ac7abc495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65dd730fdec519943c596c4ac7abc495">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028010) Port 0 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02411">2411</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a26d11ba84e637ed37c166150402b1d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d11ba84e637ed37c166150402b1d46">&#9670;&nbsp;</a></span>IOCR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::IOCR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4802801C) Port 0 Input/Output Control Register 12 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02414">2414</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae521866e4fc270ee7793f4a70784f65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae521866e4fc270ee7793f4a70784f65b">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028014) Port 0 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02412">2412</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acf9e9e72f8c9a3f873eaf7ce53289655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9e9e72f8c9a3f873eaf7ce53289655">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028018) Port 0 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02413">2413</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2aedfaa161beb5c7097d6caf9e3e2595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aedfaa161beb5c7097d6caf9e3e2595">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT0_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028004) Port 0 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02409">2409</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a54cea37921f69ab376986c6f8b680d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54cea37921f69ab376986c6f8b680d60">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028000) PORT0 Structure <br  />
 (@ 0x48028000) Port 0 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02408">2408</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac7f737608359454737bccb872b66876e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f737608359454737bccb872b66876e">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028060) Port 0 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02421">2421</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aab8cfa67623d2057892e8981fe871a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8cfa67623d2057892e8981fe871a6a">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028040) Port 0 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02418">2418</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="adbc3ef4861be4d1cf8dfcbc5da68eea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc3ef4861be4d1cf8dfcbc5da68eea1">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028044) Port 0 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02419">2419</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3bb89d8baf4d4d08c37cf84dcee95703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb89d8baf4d4d08c37cf84dcee95703">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT0_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028070) Port 0 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02423">2423</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4a071de83a0b959dee6390457289989c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a071de83a0b959dee6390457289989c">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02410">2410</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad64d80f9429a2aca04f3c32d8e21fc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64d80f9429a2aca04f3c32d8e21fc4c">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02415">2415</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a450a64e4b83096fd36c7b914141ac840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450a64e4b83096fd36c7b914141ac840">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02417">2417</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="adb87a1fb01ec63a8361d007163858ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb87a1fb01ec63a8361d007163858ff6">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02420">2420</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa18af2306c83b4f8a0cd8d6606bd525c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18af2306c83b4f8a0cd8d6606bd525c">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT0_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02422">2422</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
