# Copyright (c) 2023 The Regents of the University of California
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

from gem5.components.processors.simple_processor import SimpleProcessor
from gem5.components.memory.multi_channel import DualChannelDDR4_2400
from gem5.components.processors.cpu_types import CPUTypes
from gem5.components.boards.simple_board import SimpleBoard
from gem5.components.cachehierarchies.classic.private_l1_shared_l2_cache_hierarchy \
                                        import PrivateL1SharedL2CacheHierarchy
from gem5.simulate.simulator import ExitEvent
from gem5.simulate.simulator import Simulator
from gem5.resources.elfie import ELFieInfo
from gem5.resources.resource import BinaryResource
from gem5.utils.requires import requires
from m5.params import PcCountPair
from gem5.isas import ISA
import m5

requires(isa_required = ISA.X86)
ELFIE_PATH="bwaves-s.1_globalr1.sysstate/bwaves-s.1_globalr1.sim.elfie"
STARTPC="0x41aeb5"
STARTPCCOUNT=1
ENDPC="0x4178f3"
ENDPCCOUNT=1158101

cache_hierarchy = PrivateL1SharedL2CacheHierarchy(
    l1i_size="32KiB",
    l1i_assoc=8,
    l1d_size="32KiB",
    l1d_assoc=8,
    l2_size="2MiB",
    l2_assoc=16
)

memory = DualChannelDDR4_2400("3GB")

processor = SimpleProcessor(
    # This processor uses a simple timing CPU with 1 core
    #cpu_type=CPUTypes.TIMING, isa=ISA.X86,num_cores=1
    cpu_type=CPUTypes.TIMING, isa=ISA.X86,num_cores=8
)

board = SimpleBoard(
    processor = processor,
    cache_hierarchy = cache_hierarchy,
    memory = memory,
    clk_freq = "2GHz"
)

board.set_se_binary_workload(
    # pass in the local path to the elfie binary
    binary = BinaryResource(local_path=ELFIE_PATH)
)

# pass in the start PC Count marker and the end PC Count marker

elfie = ELFieInfo(start = PcCountPair(int(STARTPC, 0),STARTPCCOUNT), end = PcCountPair(int(ENDPC, 0),ENDPCCOUNT)) # for bwaves-s.1.r9

# we use the ELFieInfo module to setup the exit events for the start and end
# marker that we passed in above
elfie.setup_processor(
    processor = processor
)

targets = elfie.get_targets()

def start_end_handler():
    # This is a generator to handle exit event produced by the
    # start marker and end marker.
    # When we reach the start marker, we reset the stats and
    # continue the simulation.
    print(f"reached {targets[0]}\n")
    print("now reset stats\n")
    m5.stats.reset()
    print("fall back to simulation\n")
    yield False
    # When we reach the end marker, we dump the stats to the stats file
    # and exit the simulation.
    print(f"reached {targets[1]}\n")
    print("now dump stats and exit simulation\n")
    m5.stats.dump()
    yield True

simulator = Simulator(
    board=board,
    on_exit_event={
        ExitEvent.SIMPOINT_BEGIN : start_end_handler()
    }
)

# simulation starts here
simulator.run()

print("simulation done\n")


