// Seed: 87266287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout supply0 id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_13;
  ;
  assign id_10 = 1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd47
) (
    input  tri1 id_0,
    output tri  _id_1,
    input  wor  id_2
);
  final $clog2(38);
  ;
  wire id_4[-1 : id_1], id_5, id_6, id_7;
  assign id_7 = id_2;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4,
      id_7,
      id_7,
      id_5
  );
endmodule
