Running PRESTO HDLC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/types.vhd
Compiling Package Declaration SCAM_MODEL_TYPES
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/MasterAgent.vhd
Compiling Entity Declaration MASTERAGENT
Compiling Architecture MASTERAGENT_ARCH of MASTERAGENT
Presto compilation completed successfully.
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'
Error: Required argument 'attribute_value' was not found (CMD-007)
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine MasterAgent line 33 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/MasterAgent.vhd'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
|        wait_signal_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          section_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  agent_to_bus_req_signal_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  agent_to_bus_resp_signal_reg  | Flip-flop |  33   |  Y  | N  | N  | N  | N  | N  | N  |
|        agent_to_bus_reg        | Flip-flop |  67   |  Y  | N  | N  | N  | N  | N  | N  |
|      agent_to_master_reg       | Flip-flop |  33   |  Y  | N  | N  | N  | N  | N  | N  |
| agent_to_master_notify_int_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| master_to_agent_notify_int_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==========================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MasterAgent'.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MasterAgent'
Information: The register 'wait_signal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'wait_signal_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1153.1      0.00       0.0       0.0
    0:00:01    1153.1      0.00       0.0       0.0
    0:00:01    1153.1      0.00       0.0       0.0
    0:00:01    1153.1      0.00       0.0       0.0
    0:00:01    1153.1      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     930.2      0.00       0.0       0.0
    0:00:01     928.6      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
    0:00:01     927.5      0.00       0.0       0.0
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------

Thank you...
