--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Pov.twx Pov.ncd -o Pov.twr Pov.pcf

Design file:              Pov.ncd
Physical constraint file: Pov.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17677 paths analyzed, 510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.980ns.
--------------------------------------------------------------------------------

Paths for end point pov_7 (SLICE_X3Y10.SR), 1179 paths
--------------------------------------------------------------------------------
Slack (setup path):     71.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          pov_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.979ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.241 - 0.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to pov_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.XQ      Tcko                  0.495   contador<3>
                                                       contador_3
    SLICE_X15Y10.G2      net (fanout=54)       1.661   contador<3>
    SLICE_X15Y10.Y       Tilo                  0.561   N203
                                                       pov_or0008_SW1
    SLICE_X9Y10.G1       net (fanout=5)        0.680   N133
    SLICE_X9Y10.Y        Tilo                  0.561   pov_mux0001<4>34
                                                       pov_or0008
    SLICE_X17Y11.F1      net (fanout=4)        1.644   pov_or0008
    SLICE_X17Y11.X       Tilo                  0.562   pov_mux0001<7>11230
                                                       pov_mux0001<7>11230
    SLICE_X16Y10.F3      net (fanout=1)        0.510   pov_mux0001<7>11230
    SLICE_X16Y10.X       Tilo                  0.601   N32
                                                       pov_mux0001<7>11264
    SLICE_X6Y10.F1       net (fanout=3)        1.457   N32
    SLICE_X6Y10.X        Tilo                  0.601   N79
                                                       pov_mux0001<7>111207_SW1
    SLICE_X4Y11.F1       net (fanout=2)        0.647   N79
    SLICE_X4Y11.X        Tilo                  0.601   pov_8
                                                       pov_mux0001<7>12
    SLICE_X3Y10.SR       net (fanout=1)        0.965   N8
    SLICE_X3Y10.CLK      Tsrck                 0.433   pov_7
                                                       pov_7
    -------------------------------------------------  ---------------------------
    Total                                     11.979ns (4.415ns logic, 7.564ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     71.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_5 (FF)
  Destination:          pov_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.433 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_5 to pov_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.XQ      Tcko                  0.495   contador<5>
                                                       contador_5
    SLICE_X15Y10.G4      net (fanout=43)       1.387   contador<5>
    SLICE_X15Y10.Y       Tilo                  0.561   N203
                                                       pov_or0008_SW1
    SLICE_X9Y10.G1       net (fanout=5)        0.680   N133
    SLICE_X9Y10.Y        Tilo                  0.561   pov_mux0001<4>34
                                                       pov_or0008
    SLICE_X17Y11.F1      net (fanout=4)        1.644   pov_or0008
    SLICE_X17Y11.X       Tilo                  0.562   pov_mux0001<7>11230
                                                       pov_mux0001<7>11230
    SLICE_X16Y10.F3      net (fanout=1)        0.510   pov_mux0001<7>11230
    SLICE_X16Y10.X       Tilo                  0.601   N32
                                                       pov_mux0001<7>11264
    SLICE_X6Y10.F1       net (fanout=3)        1.457   N32
    SLICE_X6Y10.X        Tilo                  0.601   N79
                                                       pov_mux0001<7>111207_SW1
    SLICE_X4Y11.F1       net (fanout=2)        0.647   N79
    SLICE_X4Y11.X        Tilo                  0.601   pov_8
                                                       pov_mux0001<7>12
    SLICE_X3Y10.SR       net (fanout=1)        0.965   N8
    SLICE_X3Y10.CLK      Tsrck                 0.433   pov_7
                                                       pov_7
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (4.415ns logic, 7.290ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     71.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_4 (FF)
  Destination:          pov_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.670ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.433 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_4 to pov_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.YQ      Tcko                  0.524   contador<4>
                                                       contador_4
    SLICE_X15Y10.G3      net (fanout=42)       1.323   contador<4>
    SLICE_X15Y10.Y       Tilo                  0.561   N203
                                                       pov_or0008_SW1
    SLICE_X9Y10.G1       net (fanout=5)        0.680   N133
    SLICE_X9Y10.Y        Tilo                  0.561   pov_mux0001<4>34
                                                       pov_or0008
    SLICE_X17Y11.F1      net (fanout=4)        1.644   pov_or0008
    SLICE_X17Y11.X       Tilo                  0.562   pov_mux0001<7>11230
                                                       pov_mux0001<7>11230
    SLICE_X16Y10.F3      net (fanout=1)        0.510   pov_mux0001<7>11230
    SLICE_X16Y10.X       Tilo                  0.601   N32
                                                       pov_mux0001<7>11264
    SLICE_X6Y10.F1       net (fanout=3)        1.457   N32
    SLICE_X6Y10.X        Tilo                  0.601   N79
                                                       pov_mux0001<7>111207_SW1
    SLICE_X4Y11.F1       net (fanout=2)        0.647   N79
    SLICE_X4Y11.X        Tilo                  0.601   pov_8
                                                       pov_mux0001<7>12
    SLICE_X3Y10.SR       net (fanout=1)        0.965   N8
    SLICE_X3Y10.CLK      Tsrck                 0.433   pov_7
                                                       pov_7
    -------------------------------------------------  ---------------------------
    Total                                     11.670ns (4.444ns logic, 7.226ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point pov_6 (SLICE_X3Y11.SR), 951 paths
--------------------------------------------------------------------------------
Slack (setup path):     71.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          pov_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.611ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.241 - 0.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to pov_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.YQ      Tcko                  0.524   contador<3>
                                                       contador_2
    SLICE_X17Y14.G4      net (fanout=93)       2.741   contador<2>
    SLICE_X17Y14.Y       Tilo                  0.561   pov_or0005
                                                       pov_or0005_SW0
    SLICE_X17Y14.F3      net (fanout=1)        0.021   pov_or0005_SW0/O
    SLICE_X17Y14.X       Tilo                  0.562   pov_or0005
                                                       pov_or0005
    SLICE_X7Y8.G4        net (fanout=10)       1.515   pov_or0005
    SLICE_X7Y8.Y         Tilo                  0.561   N308
                                                       pov_mux0001<7>111114
    SLICE_X7Y8.F1        net (fanout=1)        0.383   pov_mux0001<7>111114/O
    SLICE_X7Y8.X         Tilo                  0.562   N308
                                                       pov_mux0001<7>111321_SW0
    SLICE_X6Y8.G3        net (fanout=1)        0.023   N308
    SLICE_X6Y8.Y         Tilo                  0.616   N298
                                                       pov_mux0001<7>111321
    SLICE_X6Y8.F1        net (fanout=3)        0.392   pov_mux0001<7>11132
    SLICE_X6Y8.X         Tilo                  0.601   N298
                                                       pov_mux0001<4>111_SW0_SW0
    SLICE_X2Y10.F2       net (fanout=1)        0.550   N298
    SLICE_X2Y10.X        Tilo                  0.601   N10
                                                       pov_mux0001<6>1
    SLICE_X3Y11.SR       net (fanout=2)        0.965   N10
    SLICE_X3Y11.CLK      Tsrck                 0.433   pov_6
                                                       pov_6
    -------------------------------------------------  ---------------------------
    Total                                     11.611ns (5.021ns logic, 6.590ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     71.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_0 (FF)
  Destination:          pov_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.558ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.241 - 0.238)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_0 to pov_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.495   contador<0>
                                                       contador_0
    SLICE_X17Y14.G2      net (fanout=92)       2.717   contador<0>
    SLICE_X17Y14.Y       Tilo                  0.561   pov_or0005
                                                       pov_or0005_SW0
    SLICE_X17Y14.F3      net (fanout=1)        0.021   pov_or0005_SW0/O
    SLICE_X17Y14.X       Tilo                  0.562   pov_or0005
                                                       pov_or0005
    SLICE_X7Y8.G4        net (fanout=10)       1.515   pov_or0005
    SLICE_X7Y8.Y         Tilo                  0.561   N308
                                                       pov_mux0001<7>111114
    SLICE_X7Y8.F1        net (fanout=1)        0.383   pov_mux0001<7>111114/O
    SLICE_X7Y8.X         Tilo                  0.562   N308
                                                       pov_mux0001<7>111321_SW0
    SLICE_X6Y8.G3        net (fanout=1)        0.023   N308
    SLICE_X6Y8.Y         Tilo                  0.616   N298
                                                       pov_mux0001<7>111321
    SLICE_X6Y8.F1        net (fanout=3)        0.392   pov_mux0001<7>11132
    SLICE_X6Y8.X         Tilo                  0.601   N298
                                                       pov_mux0001<4>111_SW0_SW0
    SLICE_X2Y10.F2       net (fanout=1)        0.550   N298
    SLICE_X2Y10.X        Tilo                  0.601   N10
                                                       pov_mux0001<6>1
    SLICE_X3Y11.SR       net (fanout=2)        0.965   N10
    SLICE_X3Y11.CLK      Tsrck                 0.433   pov_6
                                                       pov_6
    -------------------------------------------------  ---------------------------
    Total                                     11.558ns (4.992ns logic, 6.566ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          pov_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.241 - 0.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to pov_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.YQ      Tcko                  0.524   contador<3>
                                                       contador_2
    SLICE_X14Y6.G2       net (fanout=93)       1.629   contador<2>
    SLICE_X14Y6.Y        Tilo                  0.616   pov_or0000
                                                       pov_or00161_SW0
    SLICE_X14Y6.F4       net (fanout=2)        0.055   N199
    SLICE_X14Y6.X        Tilo                  0.601   pov_or0000
                                                       pov_or00002
    SLICE_X11Y15.G1      net (fanout=9)        1.447   pov_or0000
    SLICE_X11Y15.Y       Tilo                  0.561   N37
                                                       pov_mux0001<11>42
    SLICE_X8Y19.G4       net (fanout=2)        0.668   pov_mux0001<11>42
    SLICE_X8Y19.Y        Tilo                  0.616   N25
                                                       pov_mux0001<6>1170_SW0
    SLICE_X8Y19.F3       net (fanout=1)        0.021   pov_mux0001<6>1170_SW0/O
    SLICE_X8Y19.X        Tilo                  0.601   N25
                                                       pov_mux0001<6>1170
    SLICE_X6Y8.F4        net (fanout=2)        0.788   N25
    SLICE_X6Y8.X         Tilo                  0.601   N298
                                                       pov_mux0001<4>111_SW0_SW0
    SLICE_X2Y10.F2       net (fanout=1)        0.550   N298
    SLICE_X2Y10.X        Tilo                  0.601   N10
                                                       pov_mux0001<6>1
    SLICE_X3Y11.SR       net (fanout=2)        0.965   N10
    SLICE_X3Y11.CLK      Tsrck                 0.433   pov_6
                                                       pov_6
    -------------------------------------------------  ---------------------------
    Total                                     11.277ns (5.154ns logic, 6.123ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point pov_3 (SLICE_X3Y9.BY), 1096 paths
--------------------------------------------------------------------------------
Slack (setup path):     72.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          pov_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.181ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.243 - 0.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to pov_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.XQ      Tcko                  0.495   contador<3>
                                                       contador_3
    SLICE_X15Y10.G2      net (fanout=54)       1.661   contador<3>
    SLICE_X15Y10.Y       Tilo                  0.561   N203
                                                       pov_or0008_SW1
    SLICE_X9Y10.G1       net (fanout=5)        0.680   N133
    SLICE_X9Y10.Y        Tilo                  0.561   pov_mux0001<4>34
                                                       pov_or0008
    SLICE_X17Y11.F1      net (fanout=4)        1.644   pov_or0008
    SLICE_X17Y11.X       Tilo                  0.562   pov_mux0001<7>11230
                                                       pov_mux0001<7>11230
    SLICE_X16Y10.F3      net (fanout=1)        0.510   pov_mux0001<7>11230
    SLICE_X16Y10.X       Tilo                  0.601   N32
                                                       pov_mux0001<7>11264
    SLICE_X6Y10.F1       net (fanout=3)        1.457   N32
    SLICE_X6Y10.X        Tilo                  0.601   N79
                                                       pov_mux0001<7>111207_SW1
    SLICE_X2Y11.F1       net (fanout=2)        0.644   N79
    SLICE_X2Y11.X        Tilo                  0.601   pov_2
                                                       pov_mux0001<2>
    SLICE_X3Y9.BY        net (fanout=1)        0.356   pov_mux0001<2>
    SLICE_X3Y9.CLK       Tdick                 0.247   pov_3
                                                       pov_3
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (4.229ns logic, 6.952ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_5 (FF)
  Destination:          pov_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      10.907ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.435 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_5 to pov_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.XQ      Tcko                  0.495   contador<5>
                                                       contador_5
    SLICE_X15Y10.G4      net (fanout=43)       1.387   contador<5>
    SLICE_X15Y10.Y       Tilo                  0.561   N203
                                                       pov_or0008_SW1
    SLICE_X9Y10.G1       net (fanout=5)        0.680   N133
    SLICE_X9Y10.Y        Tilo                  0.561   pov_mux0001<4>34
                                                       pov_or0008
    SLICE_X17Y11.F1      net (fanout=4)        1.644   pov_or0008
    SLICE_X17Y11.X       Tilo                  0.562   pov_mux0001<7>11230
                                                       pov_mux0001<7>11230
    SLICE_X16Y10.F3      net (fanout=1)        0.510   pov_mux0001<7>11230
    SLICE_X16Y10.X       Tilo                  0.601   N32
                                                       pov_mux0001<7>11264
    SLICE_X6Y10.F1       net (fanout=3)        1.457   N32
    SLICE_X6Y10.X        Tilo                  0.601   N79
                                                       pov_mux0001<7>111207_SW1
    SLICE_X2Y11.F1       net (fanout=2)        0.644   N79
    SLICE_X2Y11.X        Tilo                  0.601   pov_2
                                                       pov_mux0001<2>
    SLICE_X3Y9.BY        net (fanout=1)        0.356   pov_mux0001<2>
    SLICE_X3Y9.CLK       Tdick                 0.247   pov_3
                                                       pov_3
    -------------------------------------------------  ---------------------------
    Total                                     10.907ns (4.229ns logic, 6.678ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_4 (FF)
  Destination:          pov_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      10.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.435 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_4 to pov_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.YQ      Tcko                  0.524   contador<4>
                                                       contador_4
    SLICE_X15Y10.G3      net (fanout=42)       1.323   contador<4>
    SLICE_X15Y10.Y       Tilo                  0.561   N203
                                                       pov_or0008_SW1
    SLICE_X9Y10.G1       net (fanout=5)        0.680   N133
    SLICE_X9Y10.Y        Tilo                  0.561   pov_mux0001<4>34
                                                       pov_or0008
    SLICE_X17Y11.F1      net (fanout=4)        1.644   pov_or0008
    SLICE_X17Y11.X       Tilo                  0.562   pov_mux0001<7>11230
                                                       pov_mux0001<7>11230
    SLICE_X16Y10.F3      net (fanout=1)        0.510   pov_mux0001<7>11230
    SLICE_X16Y10.X       Tilo                  0.601   N32
                                                       pov_mux0001<7>11264
    SLICE_X6Y10.F1       net (fanout=3)        1.457   N32
    SLICE_X6Y10.X        Tilo                  0.601   N79
                                                       pov_mux0001<7>111207_SW1
    SLICE_X2Y11.F1       net (fanout=2)        0.644   N79
    SLICE_X2Y11.X        Tilo                  0.601   pov_2
                                                       pov_mux0001<2>
    SLICE_X3Y9.BY        net (fanout=1)        0.356   pov_mux0001<2>
    SLICE_X3Y9.CLK       Tdick                 0.247   pov_3
                                                       pov_3
    -------------------------------------------------  ---------------------------
    Total                                     10.872ns (4.258ns logic, 6.614ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point decenas_0_1 (SLICE_X7Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dec_2 (FF)
  Destination:          decenas_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.299 - 0.264)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dec_2 to decenas_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.XQ       Tcko                  0.417   dec<2>
                                                       dec_2
    SLICE_X7Y27.BY       net (fanout=2)        0.364   dec<2>
    SLICE_X7Y27.CLK      Tckdi       (-Th)    -0.122   decenas_0_1
                                                       decenas_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.539ns logic, 0.364ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point decenas_3_1 (SLICE_X6Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dec_6 (FF)
  Destination:          decenas_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.039ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.293 - 0.264)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dec_6 to decenas_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.YQ       Tcko                  0.419   dec<8>
                                                       dec_6
    SLICE_X6Y25.BY       net (fanout=2)        0.483   dec<6>
    SLICE_X6Y25.CLK      Tckdi       (-Th)    -0.137   decenas_3_1
                                                       decenas_3_1
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.556ns logic, 0.483ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point decenas_1_5 (SLICE_X5Y27.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dec_8 (FF)
  Destination:          decenas_1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.049 - 0.041)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dec_8 to decenas_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.XQ       Tcko                  0.396   dec<8>
                                                       dec_8
    SLICE_X5Y27.G4       net (fanout=1)        0.232   dec<8>
    SLICE_X5Y27.CLK      Tckg        (-Th)    -0.406   decenas_1_5
                                                       decenas_1_mux0001<5>11
                                                       decenas_1_5
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.802ns logic, 0.232ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: color_1/CLK
  Logical resource: color_1/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: color_1/CLK
  Logical resource: color_1/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: pov_1/CLK
  Logical resource: pov_1/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.980|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17677 paths, 0 nets, and 2014 connections

Design statistics:
   Minimum period:  11.980ns{1}   (Maximum frequency:  83.472MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 02 14:07:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



