<dec f='llvm/llvm/include/llvm/CodeGen/PseudoSourceValue.h' l='85' type='bool llvm::PseudoSourceValue::isAliased(const llvm::MachineFrameInfo * ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/PseudoSourceValue.h' l='83'>/// Test whether the memory pointed to by this PseudoSourceValue may also be
  /// pointed to by an LLVM IR Value.</doc>
<def f='llvm/llvm/lib/CodeGen/PseudoSourceValue.cpp' l='50' ll='54' type='bool llvm::PseudoSourceValue::isAliased(const llvm::MachineFrameInfo * ) const'/>
<ovr f='llvm/llvm/lib/CodeGen/PseudoSourceValue.cpp' l='65' c='_ZNK4llvm27FixedStackPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE'/>
<ovr f='llvm/llvm/lib/CodeGen/PseudoSourceValue.cpp' l='90' c='_ZNK4llvm26CallEntryPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='150' u='c' c='_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='51' c='_ZNK4llvm23AMDGPUPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1360' c='_ZZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrEENK22CrashPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='536' u='c' c='_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE'/>
