--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o
Main_TOP.twr Main_TOP.pcf -ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_i = PERIOD TIMEGRP "CLK_i" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_i = PERIOD TIMEGRP "CLK_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: U1/clkout0
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkout1 = PERIOD TIMEGRP "U1_clkout1" TS_CLK_i / 2 
PHASE 2.5 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkout1 = PERIOD TIMEGRP "U1_clkout1" TS_CLK_i / 2 PHASE 2.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y62.CLK0
  Clock network: clk_dac_s
--------------------------------------------------------------------------------
Slack: 3.597ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y62.CLK1
  Clock network: clk_dac_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkout0 = PERIOD TIMEGRP "U1_clkout0" TS_CLK_i / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18783 paths analyzed, 2021 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.713ns.
--------------------------------------------------------------------------------

Paths for end point U6/D_DAC_s_4 (OLOGIC_X10Y60.D1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/att_o_0 (FF)
  Destination:          U6/D_DAC_s_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 2)
  Clock Path Skew:      0.430ns (0.996 - 0.566)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/att_o_0 to U6/D_DAC_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.447   U3/att_o<3>
                                                       U3/att_o_0
    SLICE_X9Y46.A6       net (fanout=11)       0.633   U3/att_o<0>
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y48.D3       net (fanout=2)        0.952   lut546_57
    SLICE_X9Y48.D        Tilo                  0.259   ][2527_74
                                                       lut563_73
    OLOGIC_X10Y60.D1     net (fanout=1)        1.705   ][2527_74
    OLOGIC_X10Y60.CLK0   Todck                 0.803   U6/D_DAC_s<4>
                                                       U6/D_DAC_s_4
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (1.768ns logic, 3.290ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/D_DAC_s_12_1 (FF)
  Destination:          U6/D_DAC_s_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 2)
  Clock Path Skew:      0.429ns (0.996 - 0.567)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/D_DAC_s_12_1 to U6/D_DAC_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.447   U5/D_DAC_s_10_1
                                                       U5/D_DAC_s_12_1
    SLICE_X9Y46.A2       net (fanout=3)        0.610   U5/D_DAC_s_12_1
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y48.D3       net (fanout=2)        0.952   lut546_57
    SLICE_X9Y48.D        Tilo                  0.259   ][2527_74
                                                       lut563_73
    OLOGIC_X10Y60.D1     net (fanout=1)        1.705   ][2527_74
    OLOGIC_X10Y60.CLK0   Todck                 0.803   U6/D_DAC_s<4>
                                                       U6/D_DAC_s_4
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.768ns logic, 3.267ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/D_DAC_s_13_1 (FF)
  Destination:          U6/D_DAC_s_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.032ns (Levels of Logic = 2)
  Clock Path Skew:      0.429ns (0.996 - 0.567)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/D_DAC_s_13_1 to U6/D_DAC_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.447   U5/D_DAC_s_10_1
                                                       U5/D_DAC_s_13_1
    SLICE_X9Y46.A1       net (fanout=3)        0.607   U5/D_DAC_s_13_1
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y48.D3       net (fanout=2)        0.952   lut546_57
    SLICE_X9Y48.D        Tilo                  0.259   ][2527_74
                                                       lut563_73
    OLOGIC_X10Y60.D1     net (fanout=1)        1.705   ][2527_74
    OLOGIC_X10Y60.CLK0   Todck                 0.803   U6/D_DAC_s<4>
                                                       U6/D_DAC_s_4
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (1.768ns logic, 3.264ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/D_DAC_s_0 (OLOGIC_X11Y60.D1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/att_o_0 (FF)
  Destination:          U6/D_DAC_s_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 2)
  Clock Path Skew:      0.430ns (0.996 - 0.566)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/att_o_0 to U6/D_DAC_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.447   U3/att_o<3>
                                                       U3/att_o_0
    SLICE_X9Y46.A6       net (fanout=11)       0.633   U3/att_o<0>
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y48.D3       net (fanout=2)        0.952   lut546_57
    SLICE_X9Y48.DMUX     Tilo                  0.313   ][2527_74
                                                       lut579_89
    OLOGIC_X11Y60.D1     net (fanout=1)        1.626   ][2535_90
    OLOGIC_X11Y60.CLK0   Todck                 0.803   U6/D_DAC_s<0>
                                                       U6/D_DAC_s_0
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (1.822ns logic, 3.211ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/D_DAC_s_12_1 (FF)
  Destination:          U6/D_DAC_s_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.429ns (0.996 - 0.567)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/D_DAC_s_12_1 to U6/D_DAC_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.447   U5/D_DAC_s_10_1
                                                       U5/D_DAC_s_12_1
    SLICE_X9Y46.A2       net (fanout=3)        0.610   U5/D_DAC_s_12_1
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y48.D3       net (fanout=2)        0.952   lut546_57
    SLICE_X9Y48.DMUX     Tilo                  0.313   ][2527_74
                                                       lut579_89
    OLOGIC_X11Y60.D1     net (fanout=1)        1.626   ][2535_90
    OLOGIC_X11Y60.CLK0   Todck                 0.803   U6/D_DAC_s<0>
                                                       U6/D_DAC_s_0
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (1.822ns logic, 3.188ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/D_DAC_s_13_1 (FF)
  Destination:          U6/D_DAC_s_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.429ns (0.996 - 0.567)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/D_DAC_s_13_1 to U6/D_DAC_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.447   U5/D_DAC_s_10_1
                                                       U5/D_DAC_s_13_1
    SLICE_X9Y46.A1       net (fanout=3)        0.607   U5/D_DAC_s_13_1
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y48.D3       net (fanout=2)        0.952   lut546_57
    SLICE_X9Y48.DMUX     Tilo                  0.313   ][2527_74
                                                       lut579_89
    OLOGIC_X11Y60.D1     net (fanout=1)        1.626   ][2535_90
    OLOGIC_X11Y60.CLK0   Todck                 0.803   U6/D_DAC_s<0>
                                                       U6/D_DAC_s_0
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (1.822ns logic, 3.185ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/D_DAC_s_8 (OLOGIC_X9Y60.D1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/att_o_0 (FF)
  Destination:          U6/D_DAC_s_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 2)
  Clock Path Skew:      0.424ns (0.990 - 0.566)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/att_o_0 to U6/D_DAC_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.447   U3/att_o<3>
                                                       U3/att_o_0
    SLICE_X9Y46.A6       net (fanout=11)       0.633   U3/att_o<0>
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y46.B4       net (fanout=2)        0.944   lut546_57
    SLICE_X9Y46.BMUX     Tilo                  0.313   U5/D_DAC_s_7_1
                                                       lut547_58
    OLOGIC_X9Y60.D1      net (fanout=1)        1.559   lut547_58
    OLOGIC_X9Y60.CLK0    Todck                 0.803   U6/D_DAC_s<8>
                                                       U6/D_DAC_s_8
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (1.822ns logic, 3.136ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/D_DAC_s_12_1 (FF)
  Destination:          U6/D_DAC_s_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.423ns (0.990 - 0.567)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/D_DAC_s_12_1 to U6/D_DAC_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.447   U5/D_DAC_s_10_1
                                                       U5/D_DAC_s_12_1
    SLICE_X9Y46.A2       net (fanout=3)        0.610   U5/D_DAC_s_12_1
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y46.B4       net (fanout=2)        0.944   lut546_57
    SLICE_X9Y46.BMUX     Tilo                  0.313   U5/D_DAC_s_7_1
                                                       lut547_58
    OLOGIC_X9Y60.D1      net (fanout=1)        1.559   lut547_58
    OLOGIC_X9Y60.CLK0    Todck                 0.803   U6/D_DAC_s<8>
                                                       U6/D_DAC_s_8
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.822ns logic, 3.113ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/D_DAC_s_13_1 (FF)
  Destination:          U6/D_DAC_s_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.423ns (0.990 - 0.567)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/D_DAC_s_13_1 to U6/D_DAC_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.447   U5/D_DAC_s_10_1
                                                       U5/D_DAC_s_13_1
    SLICE_X9Y46.A1       net (fanout=3)        0.607   U5/D_DAC_s_13_1
    SLICE_X9Y46.A        Tilo                  0.259   U5/D_DAC_s_7_1
                                                       lut546_57
    SLICE_X9Y46.B4       net (fanout=2)        0.944   lut546_57
    SLICE_X9Y46.BMUX     Tilo                  0.313   U5/D_DAC_s_7_1
                                                       lut547_58
    OLOGIC_X9Y60.D1      net (fanout=1)        1.559   lut547_58
    OLOGIC_X9Y60.CLK0    Todck                 0.803   U6/D_DAC_s<8>
                                                       U6/D_DAC_s_8
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (1.822ns logic, 3.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clkout0 = PERIOD TIMEGRP "U1_clkout0" TS_CLK_i / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/D_SRAM_o_s_6 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         DCM_CLK_s rising at 5.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/D_SRAM_o_s_6 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   U5/D_SRAM_o_s<9>
                                                       U5/D_SRAM_o_s_6
    RAMB16_X1Y18.DIA1    net (fanout=16)       0.185   U5/D_SRAM_o_s<6>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.145ns logic, 0.185ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y10.WEA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/mem_wr_ack_s (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         DCM_CLK_s rising at 5.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/mem_wr_ack_s to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.AMUX    Tshcko                0.238   lut3059_745
                                                       U5/mem_wr_ack_s
    RAMB16_X1Y10.WEA1    net (fanout=91)       0.156   U5/mem_wr_ack_s
    RAMB16_X1Y10.CLKA    Trckc_WEA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.185ns logic, 0.156ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y10.WEA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/mem_wr_ack_s (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         DCM_CLK_s rising at 5.000ns
  Destination Clock:    DCM_CLK_s rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/mem_wr_ack_s to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.AMUX    Tshcko                0.238   lut3059_745
                                                       U5/mem_wr_ack_s
    RAMB16_X1Y10.WEA3    net (fanout=91)       0.156   U5/mem_wr_ack_s
    RAMB16_X1Y10.CLKA    Trckc_WEA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.185ns logic, 0.156ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkout0 = PERIOD TIMEGRP "U1_clkout0" TS_CLK_i / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_i                       |     10.000ns|      3.334ns|      9.426ns|            0|            0|            0|        18783|
| TS_U1_clkout1                 |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_U1_clkout0                 |      5.000ns|      4.713ns|          N/A|            0|            0|        18783|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    4.713|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18783 paths, 0 nets, and 2650 connections

Design statistics:
   Minimum period:   4.713ns{1}   (Maximum frequency: 212.179MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 28 20:45:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



