v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out32,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out24,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out30,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out22,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out16,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out14,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out20,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out12,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out28,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out26,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_out18,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|csr_mtime_extclk_sync1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|SEL[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_wbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|dpll_state.10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|dpll_state.11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|dpll_state.00,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|dpll_state.01,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|SEL[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp_wbuf[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_hwrite,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_hwrite,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_contention_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_contention_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_contention_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_contention_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|rp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|rp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_ctrl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_contention_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_contention_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|dphase_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_contention_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_contention_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|dphase_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|ierx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_ctrl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|wp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|wp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|ietx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_rbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh_rbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimecmph[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_div[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_mem_cdata_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_mem_cdata_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtimeh[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|csr_mtime_extclk_sync3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|csr_mtime_extclk_sync2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|prescaler[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_dphase,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_latched[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_latched[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_latched[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_latched[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d_default[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_phase_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_phase_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_phase_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_phase_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d_default[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_a_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|WE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|CE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|SEL[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_phase_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|wp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|wp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|div1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|dphase_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|dphase_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|dphase_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|dphase_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|dphase_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_phase_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|rp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|rp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdd0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,PORT:U_PORT|pdr0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d_default[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_a_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_a_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_ctrl_ints,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|mtime_ctrl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,INT_GEN:U_INT_GEN|irq_ext[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,CSR_MTIME:U_CSR_MTIME|msoftirq[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,UART:U_UART|SEL[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_hsize[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_hsize[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|s_dphase_haddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_hsize[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_hsize[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|s_dphase_haddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|ready_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|ready_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|ready_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM:U_RAM0|ready_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|ready_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|ready_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|ready_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,RAM_FPGA:U_RAM1|ready_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[16],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|RES_SYS~0,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|res_dmihard_async,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|RES_CPU,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK50,PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLK50,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_mult25,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_mult27,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated|mac_mult29,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000002;IO_000001;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000047;IO_000046;IO_000045;IO_000027;IO_000026;IO_000024;IO_000023;IO_000022;IO_000021;IO_000020;IO_000019;IO_000018;IO_000015;IO_000014;IO_000013;IO_000012;IO_000011;IO_000010;IO_000009;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,0;108;108;0;0;108;108;0;0;0;0;0;0;101;0;0;104;104;101;0;104;104;0;101;0;108;108;108;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,108;0;0;108;108;0;0;108;108;108;108;108;108;7;108;108;4;4;7;108;4;4;108;7;108;0;0;0;108;108,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,TDO,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TXD,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CLK,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CKE,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CSn,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[12],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[13],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[14],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[15],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[16],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[17],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[18],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[19],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[20],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[21],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[22],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[23],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[24],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[25],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[26],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[27],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[28],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[29],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[30],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO0[31],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[12],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[13],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[14],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[15],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[16],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[17],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[18],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[19],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[20],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[21],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[22],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[23],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[24],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[25],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[26],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[27],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[28],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[29],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[30],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO1[31],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[12],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[13],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[14],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[15],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[16],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[17],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[18],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[19],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[20],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[21],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[22],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[23],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[24],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[25],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[26],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[27],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[28],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[29],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[30],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,GPIO2[31],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RES_N,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TCK,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TRSTn,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK50,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TDI,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TMS,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RXD,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,14,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,16,
