
F303RE_LEO_cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000117b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba8  08011958  08011958  00021958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012500  08012500  000301e4  2**0
                  CONTENTS
  4 .ARM          00000000  08012500  08012500  000301e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012500  08012500  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012500  08012500  00022500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012504  08012504  00022504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08012508  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d248  200001e8  080126ec  000301e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000a00  2000d430  080126ec  0003d430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00046ca3  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007d28  00000000  00000000  00076eb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00018e77  00000000  00000000  0007ebdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001b10  00000000  00000000  00097a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00004178  00000000  00000000  00099568  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000164ff  00000000  00000000  0009d6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00009902  00000000  00000000  000b3bdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bd4e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065e8  00000000  00000000  000bd55c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801193c 	.word	0x0801193c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0801193c 	.word	0x0801193c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <parseCounterCmd>:
  * @param  None
  * @retval Command ACK or ERR
  */
#ifdef USE_COUNTER
command parseCounterCmd(void)
{
 8000c98:	b510      	push	{r4, lr}
 8000c9a:	b082      	sub	sp, #8
  * @param  None
  * @retval Command
  */
command giveNextCmd(void){
	uint8_t cmdNext[5];
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000c9c:	4668      	mov	r0, sp
 8000c9e:	2105      	movs	r1, #5
 8000ca0:	f001 fbb4 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000ca4:	2803      	cmp	r0, #3
 8000ca6:	d802      	bhi.n	8000cae <parseCounterCmd+0x16>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ca8:	48bd      	ldr	r0, [pc, #756]	; (8000fa0 <parseCounterCmd+0x308>)
}
 8000caa:	b002      	add	sp, #8
 8000cac:	bd10      	pop	{r4, pc}
 8000cae:	9b00      	ldr	r3, [sp, #0]
	switch(cmdIn){		
 8000cb0:	4abc      	ldr	r2, [pc, #752]	; (8000fa4 <parseCounterCmd+0x30c>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	f000 8100 	beq.w	8000eb8 <parseCounterCmd+0x220>
 8000cb8:	d828      	bhi.n	8000d0c <parseCounterCmd+0x74>
 8000cba:	4abb      	ldr	r2, [pc, #748]	; (8000fa8 <parseCounterCmd+0x310>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d071      	beq.n	8000da4 <parseCounterCmd+0x10c>
 8000cc0:	f240 8082 	bls.w	8000dc8 <parseCounterCmd+0x130>
 8000cc4:	4ab9      	ldr	r2, [pc, #740]	; (8000fac <parseCounterCmd+0x314>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	f000 810f 	beq.w	8000eea <parseCounterCmd+0x252>
 8000ccc:	f240 813a 	bls.w	8000f44 <parseCounterCmd+0x2ac>
 8000cd0:	4ab7      	ldr	r2, [pc, #732]	; (8000fb0 <parseCounterCmd+0x318>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d04e      	beq.n	8000d74 <parseCounterCmd+0xdc>
 8000cd6:	f502 227f 	add.w	r2, r2, #1044480	; 0xff000
 8000cda:	f502 72fd 	add.w	r2, r2, #506	; 0x1fa
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d1e2      	bne.n	8000ca8 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ce2:	4668      	mov	r0, sp
 8000ce4:	2105      	movs	r1, #5
 8000ce6:	f001 fb91 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cea:	2803      	cmp	r0, #3
 8000cec:	d92e      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000cee:	9b00      	ldr	r3, [sp, #0]
			if(isCounterEtrGate(cmdIn)){
 8000cf0:	4ab0      	ldr	r2, [pc, #704]	; (8000fb4 <parseCounterCmd+0x31c>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	f000 8186 	beq.w	8001004 <parseCounterCmd+0x36c>
 8000cf8:	4aaf      	ldr	r2, [pc, #700]	; (8000fb8 <parseCounterCmd+0x320>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	f040 818b 	bne.w	8001016 <parseCounterCmd+0x37e>
					counterSetEtrGate(500);
 8000d00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d04:	f002 fa92 	bl	800322c <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d08:	48a5      	ldr	r0, [pc, #660]	; (8000fa0 <parseCounterCmd+0x308>)
 8000d0a:	e7ce      	b.n	8000caa <parseCounterCmd+0x12>
	switch(cmdIn){		
 8000d0c:	4aab      	ldr	r2, [pc, #684]	; (8000fbc <parseCounterCmd+0x324>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d044      	beq.n	8000d9c <parseCounterCmd+0x104>
 8000d12:	f240 808f 	bls.w	8000e34 <parseCounterCmd+0x19c>
 8000d16:	4aaa      	ldr	r2, [pc, #680]	; (8000fc0 <parseCounterCmd+0x328>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d00a      	beq.n	8000d32 <parseCounterCmd+0x9a>
 8000d1c:	f240 80f8 	bls.w	8000f10 <parseCounterCmd+0x278>
 8000d20:	4aa8      	ldr	r2, [pc, #672]	; (8000fc4 <parseCounterCmd+0x32c>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d015      	beq.n	8000d52 <parseCounterCmd+0xba>
 8000d26:	f502 226f 	add.w	r2, r2, #978944	; 0xef000
 8000d2a:	f602 62ef 	addw	r2, r2, #3823	; 0xeef
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d1ba      	bne.n	8000ca8 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d32:	4668      	mov	r0, sp
 8000d34:	2105      	movs	r1, #5
 8000d36:	f001 fb69 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d3a:	2803      	cmp	r0, #3
 8000d3c:	d906      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000d3e:	9b00      	ldr	r3, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){				
 8000d40:	4a97      	ldr	r2, [pc, #604]	; (8000fa0 <parseCounterCmd+0x308>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d002      	beq.n	8000d4c <parseCounterCmd+0xb4>
 8000d46:	4aa0      	ldr	r2, [pc, #640]	; (8000fc8 <parseCounterCmd+0x330>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d1ad      	bne.n	8000ca8 <parseCounterCmd+0x10>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d4c:	2096      	movs	r0, #150	; 0x96
}
 8000d4e:	b002      	add	sp, #8
 8000d50:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d52:	4668      	mov	r0, sp
 8000d54:	2105      	movs	r1, #5
 8000d56:	f001 fb59 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d5a:	2803      	cmp	r0, #3
 8000d5c:	d9f6      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000d5e:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000d60:	4b8f      	ldr	r3, [pc, #572]	; (8000fa0 <parseCounterCmd+0x308>)
 8000d62:	4298      	cmp	r0, r3
 8000d64:	d0f2      	beq.n	8000d4c <parseCounterCmd+0xb4>
 8000d66:	4b98      	ldr	r3, [pc, #608]	; (8000fc8 <parseCounterCmd+0x330>)
 8000d68:	4298      	cmp	r0, r3
 8000d6a:	d0ef      	beq.n	8000d4c <parseCounterCmd+0xb4>
				counterSetRefSampleCount((uint32_t)cmdIn);
 8000d6c:	f002 fa72 	bl	8003254 <counterSetRefSampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d70:	488b      	ldr	r0, [pc, #556]	; (8000fa0 <parseCounterCmd+0x308>)
 8000d72:	e79a      	b.n	8000caa <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d74:	4668      	mov	r0, sp
 8000d76:	2105      	movs	r1, #5
 8000d78:	f001 fb48 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d7c:	2803      	cmp	r0, #3
 8000d7e:	d9e5      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000d80:	9b00      	ldr	r3, [sp, #0]
			if(isCounterMode(cmdIn)){				
 8000d82:	4a92      	ldr	r2, [pc, #584]	; (8000fcc <parseCounterCmd+0x334>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	f000 8105 	beq.w	8000f94 <parseCounterCmd+0x2fc>
 8000d8a:	4a91      	ldr	r2, [pc, #580]	; (8000fd0 <parseCounterCmd+0x338>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	f040 81be 	bne.w	800110e <parseCounterCmd+0x476>
					counterSetMode(IC);
 8000d92:	2001      	movs	r0, #1
 8000d94:	f002 f9f4 	bl	8003180 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d98:	4881      	ldr	r0, [pc, #516]	; (8000fa0 <parseCounterCmd+0x308>)
 8000d9a:	e786      	b.n	8000caa <parseCounterCmd+0x12>
			counterSendStart();
 8000d9c:	f002 fa22 	bl	80031e4 <counterSendStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8000da0:	487f      	ldr	r0, [pc, #508]	; (8000fa0 <parseCounterCmd+0x308>)
 8000da2:	e782      	b.n	8000caa <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000da4:	4668      	mov	r0, sp
 8000da6:	2105      	movs	r1, #5
 8000da8:	f001 fb30 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dac:	2803      	cmp	r0, #3
 8000dae:	d9cd      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000db0:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){				
 8000db2:	4c7b      	ldr	r4, [pc, #492]	; (8000fa0 <parseCounterCmd+0x308>)
 8000db4:	42a0      	cmp	r0, r4
 8000db6:	d0c9      	beq.n	8000d4c <parseCounterCmd+0xb4>
 8000db8:	4b83      	ldr	r3, [pc, #524]	; (8000fc8 <parseCounterCmd+0x330>)
 8000dba:	4298      	cmp	r0, r3
 8000dbc:	d0c6      	beq.n	8000d4c <parseCounterCmd+0xb4>
				counterSetIc2SampleCount((uint16_t)cmdIn);
 8000dbe:	b280      	uxth	r0, r0
 8000dc0:	f002 fa6a 	bl	8003298 <counterSetIc2SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	e770      	b.n	8000caa <parseCounterCmd+0x12>
	switch(cmdIn){		
 8000dc8:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d077      	beq.n	8000ec0 <parseCounterCmd+0x228>
 8000dd0:	4a80      	ldr	r2, [pc, #512]	; (8000fd4 <parseCounterCmd+0x33c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d019      	beq.n	8000e0a <parseCounterCmd+0x172>
 8000dd6:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	f47f af64 	bne.w	8000ca8 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000de0:	4668      	mov	r0, sp
 8000de2:	2105      	movs	r1, #5
 8000de4:	f001 fb12 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000de8:	2803      	cmp	r0, #3
 8000dea:	d9af      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000dec:	9a00      	ldr	r2, [sp, #0]
			if(isCounterIcPresc1(cmdIn)){
 8000dee:	4b7a      	ldr	r3, [pc, #488]	; (8000fd8 <parseCounterCmd+0x340>)
 8000df0:	4413      	add	r3, r2
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	f240 80b4 	bls.w	8000f60 <parseCounterCmd+0x2c8>
 8000df8:	4b78      	ldr	r3, [pc, #480]	; (8000fdc <parseCounterCmd+0x344>)
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	f040 817e 	bne.w	80010fc <parseCounterCmd+0x464>
					counterSetIc1Prescaler(4);
 8000e00:	2004      	movs	r0, #4
 8000e02:	f002 fa63 	bl	80032cc <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e06:	4866      	ldr	r0, [pc, #408]	; (8000fa0 <parseCounterCmd+0x308>)
 8000e08:	e74f      	b.n	8000caa <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e0a:	4668      	mov	r0, sp
 8000e0c:	2105      	movs	r1, #5
 8000e0e:	f001 fafd 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e12:	2803      	cmp	r0, #3
 8000e14:	d99a      	bls.n	8000d4c <parseCounterCmd+0xb4>
 8000e16:	9a00      	ldr	r2, [sp, #0]
			if(isCounterIcPresc2(cmdIn)){
 8000e18:	4b6f      	ldr	r3, [pc, #444]	; (8000fd8 <parseCounterCmd+0x340>)
 8000e1a:	4413      	add	r3, r2
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	f240 80a8 	bls.w	8000f72 <parseCounterCmd+0x2da>
 8000e22:	4b6e      	ldr	r3, [pc, #440]	; (8000fdc <parseCounterCmd+0x344>)
 8000e24:	429a      	cmp	r2, r3
 8000e26:	f040 8160 	bne.w	80010ea <parseCounterCmd+0x452>
					counterSetIc2Prescaler(4);
 8000e2a:	2004      	movs	r0, #4
 8000e2c:	f002 fa5a 	bl	80032e4 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e30:	485b      	ldr	r0, [pc, #364]	; (8000fa0 <parseCounterCmd+0x308>)
 8000e32:	e73a      	b.n	8000caa <parseCounterCmd+0x12>
	switch(cmdIn){		
 8000e34:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8000e38:	f502 027d 	add.w	r2, r2, #16580608	; 0xfd0000
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d037      	beq.n	8000eb0 <parseCounterCmd+0x218>
 8000e40:	f102 727f 	add.w	r2, r2, #66846720	; 0x3fc0000
 8000e44:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
 8000e48:	f502 72f9 	add.w	r2, r2, #498	; 0x1f2
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d01b      	beq.n	8000e88 <parseCounterCmd+0x1f0>
 8000e50:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8000e54:	f5a2 3286 	sub.w	r2, r2, #68608	; 0x10c00
 8000e58:	3af1      	subs	r2, #241	; 0xf1
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	f47f af24 	bne.w	8000ca8 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e60:	4668      	mov	r0, sp
 8000e62:	2105      	movs	r1, #5
 8000e64:	f001 fad2 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e68:	2803      	cmp	r0, #3
 8000e6a:	f67f af6f 	bls.w	8000d4c <parseCounterCmd+0xb4>
 8000e6e:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){				
 8000e70:	4b4b      	ldr	r3, [pc, #300]	; (8000fa0 <parseCounterCmd+0x308>)
 8000e72:	4298      	cmp	r0, r3
 8000e74:	f43f af6a 	beq.w	8000d4c <parseCounterCmd+0xb4>
 8000e78:	4b53      	ldr	r3, [pc, #332]	; (8000fc8 <parseCounterCmd+0x330>)
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	f43f af66 	beq.w	8000d4c <parseCounterCmd+0xb4>
				counterSetTiTimeout((uint32_t)cmdIn);
 8000e80:	f002 faac 	bl	80033dc <counterSetTiTimeout>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e84:	4846      	ldr	r0, [pc, #280]	; (8000fa0 <parseCounterCmd+0x308>)
 8000e86:	e710      	b.n	8000caa <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e88:	4668      	mov	r0, sp
 8000e8a:	2105      	movs	r1, #5
 8000e8c:	f001 fabe 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e90:	2803      	cmp	r0, #3
 8000e92:	f67f af5b 	bls.w	8000d4c <parseCounterCmd+0xb4>
 8000e96:	9b00      	ldr	r3, [sp, #0]
			if(isCounterIcTiEvent(cmdIn)){
 8000e98:	4a51      	ldr	r2, [pc, #324]	; (8000fe0 <parseCounterCmd+0x348>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d076      	beq.n	8000f8c <parseCounterCmd+0x2f4>
 8000e9e:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	f040 8100 	bne.w	80010a8 <parseCounterCmd+0x410>
					counterSetIcTi2_RisingFalling();
 8000ea8:	f002 fa6a 	bl	8003380 <counterSetIcTi2_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eac:	483c      	ldr	r0, [pc, #240]	; (8000fa0 <parseCounterCmd+0x308>)
 8000eae:	e6fc      	b.n	8000caa <parseCounterCmd+0x12>
			counterSendStop();
 8000eb0:	f002 f9a4 	bl	80031fc <counterSendStop>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eb4:	483a      	ldr	r0, [pc, #232]	; (8000fa0 <parseCounterCmd+0x308>)
 8000eb6:	e6f8      	b.n	8000caa <parseCounterCmd+0x12>
			counterDeinit();
 8000eb8:	f002 f9ac 	bl	8003214 <counterDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ebc:	4838      	ldr	r0, [pc, #224]	; (8000fa0 <parseCounterCmd+0x308>)
 8000ebe:	e6f4      	b.n	8000caa <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ec0:	4668      	mov	r0, sp
 8000ec2:	2105      	movs	r1, #5
 8000ec4:	f001 faa2 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000ec8:	2803      	cmp	r0, #3
 8000eca:	f67f af3f 	bls.w	8000d4c <parseCounterCmd+0xb4>
 8000ece:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){				
 8000ed0:	4c33      	ldr	r4, [pc, #204]	; (8000fa0 <parseCounterCmd+0x308>)
 8000ed2:	42a0      	cmp	r0, r4
 8000ed4:	f43f af3a 	beq.w	8000d4c <parseCounterCmd+0xb4>
 8000ed8:	4b3b      	ldr	r3, [pc, #236]	; (8000fc8 <parseCounterCmd+0x330>)
 8000eda:	4298      	cmp	r0, r3
 8000edc:	f43f af36 	beq.w	8000d4c <parseCounterCmd+0xb4>
				counterSetIc1SampleCount((uint16_t)cmdIn);
 8000ee0:	b280      	uxth	r0, r0
 8000ee2:	f002 f9bf 	bl	8003264 <counterSetIc1SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ee6:	4620      	mov	r0, r4
 8000ee8:	e6df      	b.n	8000caa <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000eea:	4668      	mov	r0, sp
 8000eec:	2105      	movs	r1, #5
 8000eee:	f001 fa8d 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000ef2:	2803      	cmp	r0, #3
 8000ef4:	f67f af2a 	bls.w	8000d4c <parseCounterCmd+0xb4>
 8000ef8:	9b00      	ldr	r3, [sp, #0]
			if(isCounterTiMode(cmdIn)){
 8000efa:	4a3a      	ldr	r2, [pc, #232]	; (8000fe4 <parseCounterCmd+0x34c>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d041      	beq.n	8000f84 <parseCounterCmd+0x2ec>
 8000f00:	4a39      	ldr	r2, [pc, #228]	; (8000fe8 <parseCounterCmd+0x350>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	f47f af22 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterSetTiMode_Independent();
 8000f08:	f002 fa58 	bl	80033bc <counterSetTiMode_Independent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f0c:	4824      	ldr	r0, [pc, #144]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f0e:	e6cc      	b.n	8000caa <parseCounterCmd+0x12>
	switch(cmdIn){		
 8000f10:	f102 427a 	add.w	r2, r2, #4194304000	; 0xfa000000
 8000f14:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	f47f aec5 	bne.w	8000ca8 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000f1e:	4668      	mov	r0, sp
 8000f20:	2105      	movs	r1, #5
 8000f22:	f001 fa73 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000f26:	2803      	cmp	r0, #3
 8000f28:	f67f af10 	bls.w	8000d4c <parseCounterCmd+0xb4>
 8000f2c:	9b00      	ldr	r3, [sp, #0]
			if(isCounterIcDutyCycle(cmdIn)){
 8000f2e:	4a2f      	ldr	r2, [pc, #188]	; (8000fec <parseCounterCmd+0x354>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d06c      	beq.n	800100e <parseCounterCmd+0x376>
 8000f34:	4a2e      	ldr	r2, [pc, #184]	; (8000ff0 <parseCounterCmd+0x358>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	f040 8092 	bne.w	8001060 <parseCounterCmd+0x3c8>
					counterIc2DutyCycleInit();
 8000f3c:	f002 f9f0 	bl	8003320 <counterIc2DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f40:	4817      	ldr	r0, [pc, #92]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f42:	e6b2      	b.n	8000caa <parseCounterCmd+0x12>
	switch(cmdIn){		
 8000f44:	4a2b      	ldr	r2, [pc, #172]	; (8000ff4 <parseCounterCmd+0x35c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	f47f aeae 	bne.w	8000ca8 <parseCounterCmd+0x10>
			xQueueSendToBack(messageQueue, "DSendCntConfig", portMAX_DELAY);
 8000f4c:	4b2a      	ldr	r3, [pc, #168]	; (8000ff8 <parseCounterCmd+0x360>)
 8000f4e:	492b      	ldr	r1, [pc, #172]	; (8000ffc <parseCounterCmd+0x364>)
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	f04f 32ff 	mov.w	r2, #4294967295
 8000f56:	2300      	movs	r3, #0
 8000f58:	f007 ffcc 	bl	8008ef4 <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f5c:	4810      	ldr	r0, [pc, #64]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f5e:	e6a4      	b.n	8000caa <parseCounterCmd+0x12>
				if(cmdIn == CMD_PRESC1_1x){
 8000f60:	4b27      	ldr	r3, [pc, #156]	; (8001000 <parseCounterCmd+0x368>)
 8000f62:	429a      	cmp	r2, r3
					counterSetIc1Prescaler(1);				
 8000f64:	bf0c      	ite	eq
 8000f66:	2001      	moveq	r0, #1
					counterSetIc1Prescaler(2);
 8000f68:	2002      	movne	r0, #2
 8000f6a:	f002 f9af 	bl	80032cc <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f6e:	480c      	ldr	r0, [pc, #48]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f70:	e69b      	b.n	8000caa <parseCounterCmd+0x12>
				if(cmdIn == CMD_PRESC2_1x){
 8000f72:	4b23      	ldr	r3, [pc, #140]	; (8001000 <parseCounterCmd+0x368>)
 8000f74:	429a      	cmp	r2, r3
					counterSetIc2Prescaler(1);				
 8000f76:	bf0c      	ite	eq
 8000f78:	2001      	moveq	r0, #1
					counterSetIc2Prescaler(2);
 8000f7a:	2002      	movne	r0, #2
 8000f7c:	f002 f9b2 	bl	80032e4 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f80:	4807      	ldr	r0, [pc, #28]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f82:	e692      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetTiMode_Dependent();
 8000f84:	f002 fa22 	bl	80033cc <counterSetTiMode_Dependent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f8a:	e68e      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetIcTi1_RisingFalling();
 8000f8c:	f002 f9de 	bl	800334c <counterSetIcTi1_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f90:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f92:	e68a      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetMode(ETR);				
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 f8f3 	bl	8003180 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f9a:	4801      	ldr	r0, [pc, #4]	; (8000fa0 <parseCounterCmd+0x308>)
 8000f9c:	e685      	b.n	8000caa <parseCounterCmd+0x12>
 8000f9e:	bf00      	nop
 8000fa0:	5f444e45 	.word	0x5f444e45
 8000fa4:	4e494544 	.word	0x4e494544
 8000fa8:	32465542 	.word	0x32465542
 8000fac:	444d4954 	.word	0x444d4954
 8000fb0:	45444f4d 	.word	0x45444f4d
 8000fb4:	6d303031 	.word	0x6d303031
 8000fb8:	6d303035 	.word	0x6d303035
 8000fbc:	54525453 	.word	0x54525453
 8000fc0:	5f435350 	.word	0x5f435350
 8000fc4:	5f435352 	.word	0x5f435352
 8000fc8:	5f525245 	.word	0x5f525245
 8000fcc:	5f525445 	.word	0x5f525445
 8000fd0:	5f5f4349 	.word	0x5f5f4349
 8000fd4:	32455250 	.word	0x32455250
 8000fd8:	a0a087cf 	.word	0xa0a087cf
 8000fdc:	5f5f7834 	.word	0x5f5f7834
 8000fe0:	5f314652 	.word	0x5f314652
 8000fe4:	44514553 	.word	0x44514553
 8000fe8:	49514553 	.word	0x49514553
 8000fec:	31494344 	.word	0x31494344
 8000ff0:	32494344 	.word	0x32494344
 8000ff4:	3f474643 	.word	0x3f474643
 8000ff8:	200047cc 	.word	0x200047cc
 8000ffc:	08011a90 	.word	0x08011a90
 8001000:	5f5f7831 	.word	0x5f5f7831
					counterSetEtrGate(100);				
 8001004:	2064      	movs	r0, #100	; 0x64
 8001006:	f002 f911 	bl	800322c <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 800100a:	4858      	ldr	r0, [pc, #352]	; (800116c <parseCounterCmd+0x4d4>)
 800100c:	e64d      	b.n	8000caa <parseCounterCmd+0x12>
					counterIc1DutyCycleInit();
 800100e:	f002 f975 	bl	80032fc <counterIc1DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8001012:	4856      	ldr	r0, [pc, #344]	; (800116c <parseCounterCmd+0x4d4>)
 8001014:	e649      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterEtrGate(cmdIn)){
 8001016:	f102 4272 	add.w	r2, r2, #4060086272	; 0xf2000000
 800101a:	f502 123d 	add.w	r2, r2, #3096576	; 0x2f4000
 800101e:	f502 723f 	add.w	r2, r2, #764	; 0x2fc
 8001022:	4293      	cmp	r3, r2
 8001024:	d010      	beq.n	8001048 <parseCounterCmd+0x3b0>
 8001026:	3204      	adds	r2, #4
 8001028:	4293      	cmp	r3, r2
 800102a:	d013      	beq.n	8001054 <parseCounterCmd+0x3bc>
 800102c:	f502 129d 	add.w	r2, r2, #1286144	; 0x13a000
 8001030:	f502 52e7 	add.w	r2, r2, #7392	; 0x1ce0
 8001034:	321c      	adds	r2, #28
 8001036:	4293      	cmp	r3, r2
 8001038:	f47f ae88 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterSetEtrGate(10000);
 800103c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001040:	f002 f8f4 	bl	800322c <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8001044:	4849      	ldr	r0, [pc, #292]	; (800116c <parseCounterCmd+0x4d4>)
 8001046:	e630      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetEtrGate(1000);
 8001048:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800104c:	f002 f8ee 	bl	800322c <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8001050:	4846      	ldr	r0, [pc, #280]	; (800116c <parseCounterCmd+0x4d4>)
 8001052:	e62a      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetEtrGate(5000);					
 8001054:	f241 3088 	movw	r0, #5000	; 0x1388
 8001058:	f002 f8e8 	bl	800322c <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 800105c:	4843      	ldr	r0, [pc, #268]	; (800116c <parseCounterCmd+0x4d4>)
 800105e:	e624      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterIcDutyCycle(cmdIn)){
 8001060:	f102 427e 	add.w	r2, r2, #4261412864	; 0xfe000000
 8001064:	f502 027b 	add.w	r2, r2, #16449536	; 0xfb0000
 8001068:	4293      	cmp	r3, r2
 800106a:	d011      	beq.n	8001090 <parseCounterCmd+0x3f8>
 800106c:	f102 7280 	add.w	r2, r2, #16777216	; 0x1000000
 8001070:	4293      	cmp	r3, r2
 8001072:	d011      	beq.n	8001098 <parseCounterCmd+0x400>
 8001074:	f102 5234 	add.w	r2, r2, #754974720	; 0x2d000000
 8001078:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800107c:	4293      	cmp	r3, r2
 800107e:	d00f      	beq.n	80010a0 <parseCounterCmd+0x408>
 8001080:	f502 1298 	add.w	r2, r2, #1245184	; 0x130000
 8001084:	4293      	cmp	r3, r2
 8001086:	f47f ae61 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterIcDutyCycleDisable();
 800108a:	f002 f95d 	bl	8003348 <counterIcDutyCycleDisable>
 800108e:	e60b      	b.n	8000ca8 <parseCounterCmd+0x10>
					counterIc1DutyCycleDeinit();
 8001090:	f002 f93c 	bl	800330c <counterIc1DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8001094:	4835      	ldr	r0, [pc, #212]	; (800116c <parseCounterCmd+0x4d4>)
 8001096:	e608      	b.n	8000caa <parseCounterCmd+0x12>
					counterIc2DutyCycleDeinit();
 8001098:	f002 f94a 	bl	8003330 <counterIc2DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 800109c:	4833      	ldr	r0, [pc, #204]	; (800116c <parseCounterCmd+0x4d4>)
 800109e:	e604      	b.n	8000caa <parseCounterCmd+0x12>
					counterIcDutyCycleEnable();
 80010a0:	f002 f950 	bl	8003344 <counterIcDutyCycleEnable>
	cmdIn = (error > 0) ? error : CMD_END;
 80010a4:	4831      	ldr	r0, [pc, #196]	; (800116c <parseCounterCmd+0x4d4>)
 80010a6:	e600      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterIcTiEvent(cmdIn)){
 80010a8:	f5a2 4277 	sub.w	r2, r2, #63232	; 0xf700
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d010      	beq.n	80010d2 <parseCounterCmd+0x43a>
 80010b0:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d010      	beq.n	80010da <parseCounterCmd+0x442>
 80010b8:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 80010bc:	3a0c      	subs	r2, #12
 80010be:	4293      	cmp	r3, r2
 80010c0:	d00f      	beq.n	80010e2 <parseCounterCmd+0x44a>
 80010c2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d12e      	bne.n	8001128 <parseCounterCmd+0x490>
					counterSetIcTi2_Falling();
 80010ca:	f002 f96b 	bl	80033a4 <counterSetIcTi2_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 80010ce:	4827      	ldr	r0, [pc, #156]	; (800116c <parseCounterCmd+0x4d4>)
 80010d0:	e5eb      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetIcTi1_Rising();
 80010d2:	f002 f945 	bl	8003360 <counterSetIcTi1_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 80010d6:	4825      	ldr	r0, [pc, #148]	; (800116c <parseCounterCmd+0x4d4>)
 80010d8:	e5e7      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetIcTi2_Rising();
 80010da:	f002 f95b 	bl	8003394 <counterSetIcTi2_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 80010de:	4823      	ldr	r0, [pc, #140]	; (800116c <parseCounterCmd+0x4d4>)
 80010e0:	e5e3      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetIcTi1_Falling();
 80010e2:	f002 f945 	bl	8003370 <counterSetIcTi1_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 80010e6:	4821      	ldr	r0, [pc, #132]	; (800116c <parseCounterCmd+0x4d4>)
 80010e8:	e5df      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterIcPresc2(cmdIn)){
 80010ea:	3304      	adds	r3, #4
 80010ec:	429a      	cmp	r2, r3
 80010ee:	f47f ae2d 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterSetIc2Prescaler(8);	
 80010f2:	2008      	movs	r0, #8
 80010f4:	f002 f8f6 	bl	80032e4 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 80010f8:	481c      	ldr	r0, [pc, #112]	; (800116c <parseCounterCmd+0x4d4>)
 80010fa:	e5d6      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterIcPresc1(cmdIn)){
 80010fc:	3304      	adds	r3, #4
 80010fe:	429a      	cmp	r2, r3
 8001100:	f47f ae24 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterSetIc1Prescaler(8);								
 8001104:	2008      	movs	r0, #8
 8001106:	f002 f8e1 	bl	80032cc <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 800110a:	4818      	ldr	r0, [pc, #96]	; (800116c <parseCounterCmd+0x4d4>)
 800110c:	e5cd      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterMode(cmdIn)){				
 800110e:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8001112:	f502 0267 	add.w	r2, r2, #15138816	; 0xe70000
 8001116:	f202 2209 	addw	r2, r2, #521	; 0x209
 800111a:	4293      	cmp	r3, r2
 800111c:	d119      	bne.n	8001152 <parseCounterCmd+0x4ba>
					counterSetMode(REF);
 800111e:	2003      	movs	r0, #3
 8001120:	f002 f82e 	bl	8003180 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8001124:	4811      	ldr	r0, [pc, #68]	; (800116c <parseCounterCmd+0x4d4>)
 8001126:	e5c0      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterIcTiEvent(cmdIn)){
 8001128:	f102 4263 	add.w	r2, r2, #3808428032	; 0xe3000000
 800112c:	f502 2270 	add.w	r2, r2, #983040	; 0xf0000
 8001130:	f202 220d 	addw	r2, r2, #525	; 0x20d
 8001134:	4293      	cmp	r3, r2
 8001136:	d008      	beq.n	800114a <parseCounterCmd+0x4b2>
 8001138:	f5a2 027f 	sub.w	r2, r2, #16711680	; 0xff0000
 800113c:	4293      	cmp	r3, r2
 800113e:	f47f ae05 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterSetTiSequence_BA();
 8001142:	f002 f939 	bl	80033b8 <counterSetTiSequence_BA>
	cmdIn = (error > 0) ? error : CMD_END;
 8001146:	4809      	ldr	r0, [pc, #36]	; (800116c <parseCounterCmd+0x4d4>)
 8001148:	e5af      	b.n	8000caa <parseCounterCmd+0x12>
					counterSetTiSequence_AB();
 800114a:	f002 f933 	bl	80033b4 <counterSetTiSequence_AB>
	cmdIn = (error > 0) ? error : CMD_END;
 800114e:	4807      	ldr	r0, [pc, #28]	; (800116c <parseCounterCmd+0x4d4>)
 8001150:	e5ab      	b.n	8000caa <parseCounterCmd+0x12>
			if(isCounterMode(cmdIn)){				
 8001152:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
 8001156:	f202 4202 	addw	r2, r2, #1026	; 0x402
 800115a:	4293      	cmp	r3, r2
 800115c:	f47f adf6 	bne.w	8000d4c <parseCounterCmd+0xb4>
					counterSetMode(TI);
 8001160:	2002      	movs	r0, #2
 8001162:	f002 f80d 	bl	8003180 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8001166:	4801      	ldr	r0, [pc, #4]	; (800116c <parseCounterCmd+0x4d4>)
 8001168:	e59f      	b.n	8000caa <parseCounterCmd+0x12>
 800116a:	bf00      	nop
 800116c:	5f444e45 	.word	0x5f444e45

08001170 <parseScopeCmd>:
command parseScopeCmd(void){
 8001170:	b510      	push	{r4, lr}
 8001172:	b082      	sub	sp, #8
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001174:	4668      	mov	r0, sp
 8001176:	2105      	movs	r1, #5
 8001178:	f001 f948 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800117c:	2803      	cmp	r0, #3
 800117e:	d806      	bhi.n	800118e <parseScopeCmd+0x1e>
		cmdIn=CMD_END;
 8001180:	4bbf      	ldr	r3, [pc, #764]	; (8001480 <parseScopeCmd+0x310>)
		return BUILD_CMD(cmdNext);
	}else if(bytesRead == 0){
 8001182:	2800      	cmp	r0, #0
		cmdIn=CMD_END;
 8001184:	bf14      	ite	ne
 8001186:	2032      	movne	r0, #50	; 0x32
 8001188:	4618      	moveq	r0, r3
}
 800118a:	b002      	add	sp, #8
 800118c:	bd10      	pop	{r4, pc}
 800118e:	9800      	ldr	r0, [sp, #0]
		switch(cmdIn){
 8001190:	4bbc      	ldr	r3, [pc, #752]	; (8001484 <parseScopeCmd+0x314>)
 8001192:	4298      	cmp	r0, r3
 8001194:	f000 80cc 	beq.w	8001330 <parseScopeCmd+0x1c0>
 8001198:	d82c      	bhi.n	80011f4 <parseScopeCmd+0x84>
 800119a:	f1a3 733f 	sub.w	r3, r3, #50069504	; 0x2fc0000
 800119e:	f6a3 630f 	subw	r3, r3, #3599	; 0xe0f
 80011a2:	4298      	cmp	r0, r3
 80011a4:	d04d      	beq.n	8001242 <parseScopeCmd+0xd2>
 80011a6:	f240 809b 	bls.w	80012e0 <parseScopeCmd+0x170>
 80011aa:	4bb7      	ldr	r3, [pc, #732]	; (8001488 <parseScopeCmd+0x318>)
 80011ac:	4298      	cmp	r0, r3
 80011ae:	f000 80f1 	beq.w	8001394 <parseScopeCmd+0x224>
 80011b2:	f240 8135 	bls.w	8001420 <parseScopeCmd+0x2b0>
 80011b6:	4bb5      	ldr	r3, [pc, #724]	; (800148c <parseScopeCmd+0x31c>)
 80011b8:	4298      	cmp	r0, r3
 80011ba:	d038      	beq.n	800122e <parseScopeCmd+0xbe>
 80011bc:	f503 239e 	add.w	r3, r3, #323584	; 0x4f000
 80011c0:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80011c4:	4298      	cmp	r0, r3
 80011c6:	f040 8095 	bne.w	80012f4 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80011ca:	4668      	mov	r0, sp
 80011cc:	2105      	movs	r1, #5
 80011ce:	f001 f91d 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 80011d2:	2803      	cmp	r0, #3
 80011d4:	d932      	bls.n	800123c <parseScopeCmd+0xcc>
 80011d6:	9a00      	ldr	r2, [sp, #0]
				if(isScopeNumOfSamples(cmdIn)){
 80011d8:	4bad      	ldr	r3, [pc, #692]	; (8001490 <parseScopeCmd+0x320>)
 80011da:	4413      	add	r3, r2
 80011dc:	2b01      	cmp	r3, #1
 80011de:	f240 8195 	bls.w	800150c <parseScopeCmd+0x39c>
 80011e2:	4bac      	ldr	r3, [pc, #688]	; (8001494 <parseScopeCmd+0x324>)
 80011e4:	429a      	cmp	r2, r3
 80011e6:	f040 8222 	bne.w	800162e <parseScopeCmd+0x4be>
						error=scopeSetNumOfSamples(500);
 80011ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011ee:	f003 fc53 	bl	8004a98 <scopeSetNumOfSamples>
 80011f2:	e0d1      	b.n	8001398 <parseScopeCmd+0x228>
		switch(cmdIn){
 80011f4:	4ba8      	ldr	r3, [pc, #672]	; (8001498 <parseScopeCmd+0x328>)
 80011f6:	4298      	cmp	r0, r3
 80011f8:	d036      	beq.n	8001268 <parseScopeCmd+0xf8>
 80011fa:	d865      	bhi.n	80012c8 <parseScopeCmd+0x158>
 80011fc:	f1a3 639d 	sub.w	r3, r3, #82313216	; 0x4e80000
 8001200:	f5a3 23e1 	sub.w	r3, r3, #460800	; 0x70800
 8001204:	f2a3 43fa 	subw	r3, r3, #1274	; 0x4fa
 8001208:	4298      	cmp	r0, r3
 800120a:	f000 80ae 	beq.w	800136a <parseScopeCmd+0x1fa>
 800120e:	f240 810f 	bls.w	8001430 <parseScopeCmd+0x2c0>
 8001212:	4ba2      	ldr	r3, [pc, #648]	; (800149c <parseScopeCmd+0x32c>)
 8001214:	4298      	cmp	r0, r3
 8001216:	d03c      	beq.n	8001292 <parseScopeCmd+0x122>
 8001218:	f103 7303 	add.w	r3, r3, #34340864	; 0x20c0000
 800121c:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8001220:	3310      	adds	r3, #16
 8001222:	4298      	cmp	r0, r3
 8001224:	d166      	bne.n	80012f4 <parseScopeCmd+0x184>
				scopeStop();
 8001226:	f003 fdb5 	bl	8004d94 <scopeStop>
		cmdIn=CMD_END;
 800122a:	4895      	ldr	r0, [pc, #596]	; (8001480 <parseScopeCmd+0x310>)
 800122c:	e7ad      	b.n	800118a <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800122e:	4668      	mov	r0, sp
 8001230:	2105      	movs	r1, #5
 8001232:	f001 f8eb 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001236:	2803      	cmp	r0, #3
 8001238:	f200 80d3 	bhi.w	80013e2 <parseScopeCmd+0x272>
 800123c:	2036      	movs	r0, #54	; 0x36
}
 800123e:	b002      	add	sp, #8
 8001240:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001242:	4668      	mov	r0, sp
 8001244:	2105      	movs	r1, #5
 8001246:	f001 f8e1 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800124a:	2803      	cmp	r0, #3
 800124c:	d9f6      	bls.n	800123c <parseScopeCmd+0xcc>
 800124e:	9b00      	ldr	r3, [sp, #0]
				if(isScopeTrigEdge(cmdIn)){
 8001250:	4a93      	ldr	r2, [pc, #588]	; (80014a0 <parseScopeCmd+0x330>)
 8001252:	4293      	cmp	r3, r2
 8001254:	f000 816b 	beq.w	800152e <parseScopeCmd+0x3be>
 8001258:	4a92      	ldr	r2, [pc, #584]	; (80014a4 <parseScopeCmd+0x334>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d1ee      	bne.n	800123c <parseScopeCmd+0xcc>
						scopeSetTriggerEdge(EDGE_FALLING);
 800125e:	2001      	movs	r0, #1
 8001260:	f003 fb56 	bl	8004910 <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001264:	4886      	ldr	r0, [pc, #536]	; (8001480 <parseScopeCmd+0x310>)
 8001266:	e790      	b.n	800118a <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001268:	4668      	mov	r0, sp
 800126a:	2105      	movs	r1, #5
 800126c:	f001 f8ce 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001270:	2803      	cmp	r0, #3
 8001272:	f200 80c4 	bhi.w	80013fe <parseScopeCmd+0x28e>
 8001276:	4a82      	ldr	r2, [pc, #520]	; (8001480 <parseScopeCmd+0x310>)
 8001278:	4b8b      	ldr	r3, [pc, #556]	; (80014a8 <parseScopeCmd+0x338>)
 800127a:	2800      	cmp	r0, #0
 800127c:	bf0c      	ite	eq
 800127e:	4610      	moveq	r0, r2
 8001280:	4618      	movne	r0, r3
				if(isScopeFreq(cmdIn)){
 8001282:	4b8a      	ldr	r3, [pc, #552]	; (80014ac <parseScopeCmd+0x33c>)
 8001284:	4298      	cmp	r0, r3
 8001286:	d1d9      	bne.n	800123c <parseScopeCmd+0xcc>
						error=scopeSetSamplingFreq(UINT32_MAX);
 8001288:	f04f 30ff 	mov.w	r0, #4294967295
 800128c:	f003 fbb0 	bl	80049f0 <scopeSetSamplingFreq>
 8001290:	e082      	b.n	8001398 <parseScopeCmd+0x228>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001292:	4668      	mov	r0, sp
 8001294:	2105      	movs	r1, #5
 8001296:	f001 f8b9 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800129a:	2803      	cmp	r0, #3
 800129c:	d9ce      	bls.n	800123c <parseScopeCmd+0xcc>
 800129e:	9a00      	ldr	r2, [sp, #0]
				if(isChannel(cmdIn)){
 80012a0:	4b83      	ldr	r3, [pc, #524]	; (80014b0 <parseScopeCmd+0x340>)
 80012a2:	4413      	add	r3, r2
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d8c9      	bhi.n	800123c <parseScopeCmd+0xcc>
					if(cmdIn == CMD_CHANNELS_1){
 80012a8:	4b82      	ldr	r3, [pc, #520]	; (80014b4 <parseScopeCmd+0x344>)
 80012aa:	429a      	cmp	r2, r3
 80012ac:	f000 8152 	beq.w	8001554 <parseScopeCmd+0x3e4>
					}else if(cmdIn == CMD_CHANNELS_2){
 80012b0:	4b81      	ldr	r3, [pc, #516]	; (80014b8 <parseScopeCmd+0x348>)
 80012b2:	429a      	cmp	r2, r3
 80012b4:	f000 8156 	beq.w	8001564 <parseScopeCmd+0x3f4>
					}else if(cmdIn == CMD_CHANNELS_3){
 80012b8:	4b80      	ldr	r3, [pc, #512]	; (80014bc <parseScopeCmd+0x34c>)
 80012ba:	429a      	cmp	r2, r3
 80012bc:	f040 80db 	bne.w	8001476 <parseScopeCmd+0x306>
						error=scopeSetNumOfChannels(3);
 80012c0:	2003      	movs	r0, #3
 80012c2:	f003 fc0f 	bl	8004ae4 <scopeSetNumOfChannels>
 80012c6:	e067      	b.n	8001398 <parseScopeCmd+0x228>
		switch(cmdIn){
 80012c8:	4b7d      	ldr	r3, [pc, #500]	; (80014c0 <parseScopeCmd+0x350>)
 80012ca:	4298      	cmp	r0, r3
 80012cc:	d06a      	beq.n	80013a4 <parseScopeCmd+0x234>
 80012ce:	d96d      	bls.n	80013ac <parseScopeCmd+0x23c>
 80012d0:	4b7c      	ldr	r3, [pc, #496]	; (80014c4 <parseScopeCmd+0x354>)
 80012d2:	4298      	cmp	r0, r3
 80012d4:	f040 8130 	bne.w	8001538 <parseScopeCmd+0x3c8>
				scopeRestart();
 80012d8:	f003 fd44 	bl	8004d64 <scopeRestart>
		cmdIn=CMD_END;
 80012dc:	4868      	ldr	r0, [pc, #416]	; (8001480 <parseScopeCmd+0x310>)
 80012de:	e754      	b.n	800118a <parseScopeCmd+0x1a>
		switch(cmdIn){
 80012e0:	4b79      	ldr	r3, [pc, #484]	; (80014c8 <parseScopeCmd+0x358>)
 80012e2:	4298      	cmp	r0, r3
 80012e4:	d019      	beq.n	800131a <parseScopeCmd+0x1aa>
 80012e6:	4b79      	ldr	r3, [pc, #484]	; (80014cc <parseScopeCmd+0x35c>)
 80012e8:	4298      	cmp	r0, r3
 80012ea:	d005      	beq.n	80012f8 <parseScopeCmd+0x188>
 80012ec:	4b78      	ldr	r3, [pc, #480]	; (80014d0 <parseScopeCmd+0x360>)
 80012ee:	4298      	cmp	r0, r3
 80012f0:	f000 8093 	beq.w	800141a <parseScopeCmd+0x2aa>
 80012f4:	2032      	movs	r0, #50	; 0x32
 80012f6:	e748      	b.n	800118a <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80012f8:	4668      	mov	r0, sp
 80012fa:	2105      	movs	r1, #5
 80012fc:	f001 f886 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001300:	2803      	cmp	r0, #3
 8001302:	d99b      	bls.n	800123c <parseScopeCmd+0xcc>
 8001304:	9b00      	ldr	r3, [sp, #0]
				if(isScopeDataDepth(cmdIn)){
 8001306:	4a73      	ldr	r2, [pc, #460]	; (80014d4 <parseScopeCmd+0x364>)
 8001308:	4293      	cmp	r3, r2
 800130a:	f000 8107 	beq.w	800151c <parseScopeCmd+0x3ac>
 800130e:	4a72      	ldr	r2, [pc, #456]	; (80014d8 <parseScopeCmd+0x368>)
 8001310:	4293      	cmp	r3, r2
 8001312:	f040 812b 	bne.w	800156c <parseScopeCmd+0x3fc>
 8001316:	2037      	movs	r0, #55	; 0x37
 8001318:	e737      	b.n	800118a <parseScopeCmd+0x1a>
				xQueueSendToBack(messageQueue, "BSendScpInputs", portMAX_DELAY);
 800131a:	4b70      	ldr	r3, [pc, #448]	; (80014dc <parseScopeCmd+0x36c>)
 800131c:	4970      	ldr	r1, [pc, #448]	; (80014e0 <parseScopeCmd+0x370>)
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	f04f 32ff 	mov.w	r2, #4294967295
 8001324:	2300      	movs	r3, #0
 8001326:	f007 fde5 	bl	8008ef4 <xQueueGenericSend>
		cmdIn=CMD_END;
 800132a:	4855      	ldr	r0, [pc, #340]	; (8001480 <parseScopeCmd+0x310>)
}
 800132c:	b002      	add	sp, #8
 800132e:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001330:	4668      	mov	r0, sp
 8001332:	2105      	movs	r1, #5
 8001334:	f001 f86a 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001338:	2803      	cmp	r0, #3
 800133a:	f67f af7f 	bls.w	800123c <parseScopeCmd+0xcc>
 800133e:	9a00      	ldr	r2, [sp, #0]
				if(isChannel(cmdIn)){
 8001340:	4b5b      	ldr	r3, [pc, #364]	; (80014b0 <parseScopeCmd+0x340>)
 8001342:	4413      	add	r3, r2
 8001344:	2b03      	cmp	r3, #3
 8001346:	f63f af79 	bhi.w	800123c <parseScopeCmd+0xcc>
					if(cmdIn == CMD_CHANNELS_1){
 800134a:	4b5a      	ldr	r3, [pc, #360]	; (80014b4 <parseScopeCmd+0x344>)
 800134c:	429a      	cmp	r2, r3
 800134e:	f000 80fd 	beq.w	800154c <parseScopeCmd+0x3dc>
					}else if(cmdIn == CMD_CHANNELS_2){
 8001352:	4b59      	ldr	r3, [pc, #356]	; (80014b8 <parseScopeCmd+0x348>)
 8001354:	429a      	cmp	r2, r3
 8001356:	f000 8101 	beq.w	800155c <parseScopeCmd+0x3ec>
					}else if(cmdIn == CMD_CHANNELS_3){
 800135a:	4b58      	ldr	r3, [pc, #352]	; (80014bc <parseScopeCmd+0x34c>)
 800135c:	429a      	cmp	r2, r3
 800135e:	f040 8086 	bne.w	800146e <parseScopeCmd+0x2fe>
						error=scopeSetTrigChannel(3);
 8001362:	2003      	movs	r0, #3
 8001364:	f003 fc2e 	bl	8004bc4 <scopeSetTrigChannel>
 8001368:	e016      	b.n	8001398 <parseScopeCmd+0x228>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800136a:	4668      	mov	r0, sp
 800136c:	2105      	movs	r1, #5
 800136e:	f001 f84d 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001372:	2803      	cmp	r0, #3
 8001374:	f67f af62 	bls.w	800123c <parseScopeCmd+0xcc>
 8001378:	9800      	ldr	r0, [sp, #0]
				if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800137a:	4c41      	ldr	r4, [pc, #260]	; (8001480 <parseScopeCmd+0x310>)
 800137c:	42a0      	cmp	r0, r4
 800137e:	f43f af5d 	beq.w	800123c <parseScopeCmd+0xcc>
 8001382:	4b49      	ldr	r3, [pc, #292]	; (80014a8 <parseScopeCmd+0x338>)
 8001384:	4298      	cmp	r0, r3
 8001386:	f43f af59 	beq.w	800123c <parseScopeCmd+0xcc>
					scopeSetTrigLevel((uint16_t)cmdIn);
 800138a:	b280      	uxth	r0, r0
 800138c:	f003 fb5c 	bl	8004a48 <scopeSetTrigLevel>
		cmdIn=CMD_END;
 8001390:	4620      	mov	r0, r4
 8001392:	e6fa      	b.n	800118a <parseScopeCmd+0x1a>
			error=scopeSetADCInputChannelVref();
 8001394:	f003 fca8 	bl	8004ce8 <scopeSetADCInputChannelVref>
 8001398:	4b39      	ldr	r3, [pc, #228]	; (8001480 <parseScopeCmd+0x310>)
 800139a:	2800      	cmp	r0, #0
 800139c:	bf08      	it	eq
 800139e:	4618      	moveq	r0, r3
}
 80013a0:	b002      	add	sp, #8
 80013a2:	bd10      	pop	{r4, pc}
				scopeStart();
 80013a4:	f003 fcea 	bl	8004d7c <scopeStart>
		cmdIn=CMD_END;
 80013a8:	4835      	ldr	r0, [pc, #212]	; (8001480 <parseScopeCmd+0x310>)
 80013aa:	e6ee      	b.n	800118a <parseScopeCmd+0x1a>
		switch(cmdIn){
 80013ac:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80013b0:	f2a3 2303 	subw	r3, r3, #515	; 0x203
 80013b4:	4298      	cmp	r0, r3
 80013b6:	d19d      	bne.n	80012f4 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80013b8:	4668      	mov	r0, sp
 80013ba:	2105      	movs	r1, #5
 80013bc:	f001 f826 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 80013c0:	2803      	cmp	r0, #3
 80013c2:	f67f af3b 	bls.w	800123c <parseScopeCmd+0xcc>
 80013c6:	9800      	ldr	r0, [sp, #0]
				if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80013c8:	4b2d      	ldr	r3, [pc, #180]	; (8001480 <parseScopeCmd+0x310>)
 80013ca:	4298      	cmp	r0, r3
 80013cc:	f43f af36 	beq.w	800123c <parseScopeCmd+0xcc>
 80013d0:	4b35      	ldr	r3, [pc, #212]	; (80014a8 <parseScopeCmd+0x338>)
 80013d2:	4298      	cmp	r0, r3
 80013d4:	f43f af32 	beq.w	800123c <parseScopeCmd+0xcc>
					scopeSetPretrigger((uint16_t)cmdIn);
 80013d8:	b280      	uxth	r0, r0
 80013da:	f003 fb49 	bl	8004a70 <scopeSetPretrigger>
		cmdIn=CMD_END;
 80013de:	4828      	ldr	r0, [pc, #160]	; (8001480 <parseScopeCmd+0x310>)
 80013e0:	e6d3      	b.n	800118a <parseScopeCmd+0x1a>
 80013e2:	9b00      	ldr	r3, [sp, #0]
				if(isScopeTrigMode(cmdIn)){
 80013e4:	4a3f      	ldr	r2, [pc, #252]	; (80014e4 <parseScopeCmd+0x374>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	f000 809c 	beq.w	8001524 <parseScopeCmd+0x3b4>
 80013ec:	4a3e      	ldr	r2, [pc, #248]	; (80014e8 <parseScopeCmd+0x378>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	f040 80cc 	bne.w	800158c <parseScopeCmd+0x41c>
						scopeSetTriggerMode(TRIG_AUTO);
 80013f4:	2001      	movs	r0, #1
 80013f6:	f003 fa77 	bl	80048e8 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 80013fa:	4821      	ldr	r0, [pc, #132]	; (8001480 <parseScopeCmd+0x310>)
 80013fc:	e6c5      	b.n	800118a <parseScopeCmd+0x1a>
 80013fe:	9800      	ldr	r0, [sp, #0]
				if(isScopeFreq(cmdIn)){
 8001400:	4b3a      	ldr	r3, [pc, #232]	; (80014ec <parseScopeCmd+0x37c>)
 8001402:	4403      	add	r3, r0
 8001404:	2b01      	cmp	r3, #1
 8001406:	d977      	bls.n	80014f8 <parseScopeCmd+0x388>
 8001408:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <parseScopeCmd+0x380>)
 800140a:	4298      	cmp	r0, r3
 800140c:	f040 80c7 	bne.w	800159e <parseScopeCmd+0x42e>
						error=scopeSetSamplingFreq(5000);
 8001410:	f241 3088 	movw	r0, #5000	; 0x1388
 8001414:	f003 faec 	bl	80049f0 <scopeSetSamplingFreq>
 8001418:	e7be      	b.n	8001398 <parseScopeCmd+0x228>
				xQueueSendToBack(messageQueue, "5SendScpCfg", portMAX_DELAY);
 800141a:	4b30      	ldr	r3, [pc, #192]	; (80014dc <parseScopeCmd+0x36c>)
 800141c:	4935      	ldr	r1, [pc, #212]	; (80014f4 <parseScopeCmd+0x384>)
 800141e:	e77e      	b.n	800131e <parseScopeCmd+0x1ae>
		switch(cmdIn){
 8001420:	f5a3 6360 	sub.w	r3, r3, #3584	; 0xe00
 8001424:	4298      	cmp	r0, r3
 8001426:	f47f af65 	bne.w	80012f4 <parseScopeCmd+0x184>
			error=scopeSetADCInputChannelDefault();
 800142a:	f003 fc25 	bl	8004c78 <scopeSetADCInputChannelDefault>
 800142e:	e7b3      	b.n	8001398 <parseScopeCmd+0x228>
		switch(cmdIn){
 8001430:	f1a3 6382 	sub.w	r3, r3, #68157440	; 0x4100000
 8001434:	f5a3 3339 	sub.w	r3, r3, #189440	; 0x2e400
 8001438:	f2a3 230b 	subw	r3, r3, #523	; 0x20b
 800143c:	4298      	cmp	r0, r3
 800143e:	f47f af59 	bne.w	80012f4 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001442:	4668      	mov	r0, sp
 8001444:	2105      	movs	r1, #5
 8001446:	f000 ffe1 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800144a:	2803      	cmp	r0, #3
 800144c:	f67f aef6 	bls.w	800123c <parseScopeCmd+0xcc>
 8001450:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001452:	4b0b      	ldr	r3, [pc, #44]	; (8001480 <parseScopeCmd+0x310>)
 8001454:	4298      	cmp	r0, r3
 8001456:	f43f aef1 	beq.w	800123c <parseScopeCmd+0xcc>
 800145a:	4b13      	ldr	r3, [pc, #76]	; (80014a8 <parseScopeCmd+0x338>)
 800145c:	4298      	cmp	r0, r3
 800145e:	f43f aeed 	beq.w	800123c <parseScopeCmd+0xcc>
				error=scopeSetADCInputChannel((uint8_t)(cmdIn>>8),(uint8_t)(cmdIn));
 8001462:	b2c1      	uxtb	r1, r0
 8001464:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8001468:	f003 fbd6 	bl	8004c18 <scopeSetADCInputChannel>
 800146c:	e794      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetTrigChannel(4);
 800146e:	2004      	movs	r0, #4
 8001470:	f003 fba8 	bl	8004bc4 <scopeSetTrigChannel>
 8001474:	e790      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfChannels(4);
 8001476:	2004      	movs	r0, #4
 8001478:	f003 fb34 	bl	8004ae4 <scopeSetNumOfChannels>
 800147c:	e78c      	b.n	8001398 <parseScopeCmd+0x228>
 800147e:	bf00      	nop
 8001480:	5f444e45 	.word	0x5f444e45
 8001484:	48435254 	.word	0x48435254
 8001488:	46455241 	.word	0x46455241
 800148c:	47495254 	.word	0x47495254
 8001490:	a0cfcfcf 	.word	0xa0cfcfcf
 8001494:	5f303035 	.word	0x5f303035
 8001498:	51455246 	.word	0x51455246
 800149c:	4e414843 	.word	0x4e414843
 80014a0:	45534952 	.word	0x45534952
 80014a4:	4c4c4146 	.word	0x4c4c4146
 80014a8:	5f525245 	.word	0x5f525245
 80014ac:	5f58414d 	.word	0x5f58414d
 80014b0:	a0b7bccf 	.word	0xa0b7bccf
 80014b4:	5f484331 	.word	0x5f484331
 80014b8:	5f484332 	.word	0x5f484332
 80014bc:	5f484333 	.word	0x5f484333
 80014c0:	54525453 	.word	0x54525453
 80014c4:	5458454e 	.word	0x5458454e
 80014c8:	3f504e49 	.word	0x3f504e49
 80014cc:	41544144 	.word	0x41544144
 80014d0:	3f474643 	.word	0x3f474643
 80014d4:	5f423231 	.word	0x5f423231
 80014d8:	5f423031 	.word	0x5f423031
 80014dc:	200047cc 	.word	0x200047cc
 80014e0:	08011ae4 	.word	0x08011ae4
 80014e4:	4d524f4e 	.word	0x4d524f4e
 80014e8:	4f545541 	.word	0x4f545541
 80014ec:	a0a0b4cf 	.word	0xa0a0b4cf
 80014f0:	5f5f4b35 	.word	0x5f5f4b35
 80014f4:	08011ad8 	.word	0x08011ad8
					if(cmdIn == CMD_FREQ_1K){
 80014f8:	4b7f      	ldr	r3, [pc, #508]	; (80016f8 <parseScopeCmd+0x588>)
 80014fa:	4298      	cmp	r0, r3
						error=scopeSetSamplingFreq(1000);
 80014fc:	bf0c      	ite	eq
 80014fe:	f44f 707a 	moveq.w	r0, #1000	; 0x3e8
						error=scopeSetSamplingFreq(2000);
 8001502:	f44f 60fa 	movne.w	r0, #2000	; 0x7d0
 8001506:	f003 fa73 	bl	80049f0 <scopeSetSamplingFreq>
 800150a:	e745      	b.n	8001398 <parseScopeCmd+0x228>
					if(cmdIn == CMD_SAMPLES_100){
 800150c:	4b7b      	ldr	r3, [pc, #492]	; (80016fc <parseScopeCmd+0x58c>)
 800150e:	429a      	cmp	r2, r3
						error=scopeSetNumOfSamples(100);
 8001510:	bf0c      	ite	eq
 8001512:	2064      	moveq	r0, #100	; 0x64
						error=scopeSetNumOfSamples(200);
 8001514:	20c8      	movne	r0, #200	; 0xc8
 8001516:	f003 fabf 	bl	8004a98 <scopeSetNumOfSamples>
 800151a:	e73d      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetDataDepth(12);
 800151c:	200c      	movs	r0, #12
 800151e:	f003 fa17 	bl	8004950 <scopeSetDataDepth>
 8001522:	e739      	b.n	8001398 <parseScopeCmd+0x228>
						scopeSetTriggerMode(TRIG_NORMAL);
 8001524:	2000      	movs	r0, #0
 8001526:	f003 f9df 	bl	80048e8 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 800152a:	4875      	ldr	r0, [pc, #468]	; (8001700 <parseScopeCmd+0x590>)
 800152c:	e62d      	b.n	800118a <parseScopeCmd+0x1a>
						scopeSetTriggerEdge(EDGE_RISING);
 800152e:	2000      	movs	r0, #0
 8001530:	f003 f9ee 	bl	8004910 <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001534:	4872      	ldr	r0, [pc, #456]	; (8001700 <parseScopeCmd+0x590>)
 8001536:	e628      	b.n	800118a <parseScopeCmd+0x1a>
		switch(cmdIn){
 8001538:	f103 632e 	add.w	r3, r3, #182452224	; 0xae00000
 800153c:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 8001540:	f603 03f7 	addw	r3, r3, #2295	; 0x8f7
 8001544:	4298      	cmp	r0, r3
 8001546:	f43f ae20 	beq.w	800118a <parseScopeCmd+0x1a>
 800154a:	e6d3      	b.n	80012f4 <parseScopeCmd+0x184>
						error=scopeSetTrigChannel(1);
 800154c:	2001      	movs	r0, #1
 800154e:	f003 fb39 	bl	8004bc4 <scopeSetTrigChannel>
 8001552:	e721      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfChannels(1);
 8001554:	2001      	movs	r0, #1
 8001556:	f003 fac5 	bl	8004ae4 <scopeSetNumOfChannels>
 800155a:	e71d      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetTrigChannel(2);
 800155c:	2002      	movs	r0, #2
 800155e:	f003 fb31 	bl	8004bc4 <scopeSetTrigChannel>
 8001562:	e719      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfChannels(2);
 8001564:	2002      	movs	r0, #2
 8001566:	f003 fabd 	bl	8004ae4 <scopeSetNumOfChannels>
 800156a:	e715      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeDataDepth(cmdIn)){
 800156c:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 8001570:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 8001574:	3207      	adds	r2, #7
 8001576:	4293      	cmp	r3, r2
 8001578:	d004      	beq.n	8001584 <parseScopeCmd+0x414>
 800157a:	3a02      	subs	r2, #2
 800157c:	4293      	cmp	r3, r2
 800157e:	f43f aeca 	beq.w	8001316 <parseScopeCmd+0x1a6>
 8001582:	e65b      	b.n	800123c <parseScopeCmd+0xcc>
						error=scopeSetDataDepth(8);
 8001584:	2008      	movs	r0, #8
 8001586:	f003 f9e3 	bl	8004950 <scopeSetDataDepth>
 800158a:	e705      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeTrigMode(cmdIn)){
 800158c:	4a5d      	ldr	r2, [pc, #372]	; (8001704 <parseScopeCmd+0x594>)
 800158e:	4293      	cmp	r3, r2
 8001590:	f040 8091 	bne.w	80016b6 <parseScopeCmd+0x546>
						scopeSetTriggerMode(TRIG_AUTO_FAST);
 8001594:	2002      	movs	r0, #2
 8001596:	f003 f9a7 	bl	80048e8 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 800159a:	4859      	ldr	r0, [pc, #356]	; (8001700 <parseScopeCmd+0x590>)
 800159c:	e5f5      	b.n	800118a <parseScopeCmd+0x1a>
				if(isScopeFreq(cmdIn)){
 800159e:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 80015a2:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 80015a6:	3b04      	subs	r3, #4
 80015a8:	4298      	cmp	r0, r3
 80015aa:	d010      	beq.n	80015ce <parseScopeCmd+0x45e>
 80015ac:	3301      	adds	r3, #1
 80015ae:	4298      	cmp	r0, r3
 80015b0:	d012      	beq.n	80015d8 <parseScopeCmd+0x468>
 80015b2:	3303      	adds	r3, #3
 80015b4:	4298      	cmp	r0, r3
 80015b6:	d014      	beq.n	80015e2 <parseScopeCmd+0x472>
 80015b8:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 80015bc:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 80015c0:	3b04      	subs	r3, #4
 80015c2:	4298      	cmp	r0, r3
 80015c4:	d112      	bne.n	80015ec <parseScopeCmd+0x47c>
						error=scopeSetSamplingFreq(100000);
 80015c6:	4850      	ldr	r0, [pc, #320]	; (8001708 <parseScopeCmd+0x598>)
 80015c8:	f003 fa12 	bl	80049f0 <scopeSetSamplingFreq>
 80015cc:	e6e4      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetSamplingFreq(10000);
 80015ce:	f242 7010 	movw	r0, #10000	; 0x2710
 80015d2:	f003 fa0d 	bl	80049f0 <scopeSetSamplingFreq>
 80015d6:	e6df      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetSamplingFreq(20000);
 80015d8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015dc:	f003 fa08 	bl	80049f0 <scopeSetSamplingFreq>
 80015e0:	e6da      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetSamplingFreq(50000);
 80015e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015e6:	f003 fa03 	bl	80049f0 <scopeSetSamplingFreq>
 80015ea:	e6d5      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeFreq(cmdIn)){
 80015ec:	3301      	adds	r3, #1
 80015ee:	4298      	cmp	r0, r3
 80015f0:	d00e      	beq.n	8001610 <parseScopeCmd+0x4a0>
 80015f2:	3303      	adds	r3, #3
 80015f4:	4298      	cmp	r0, r3
 80015f6:	d00f      	beq.n	8001618 <parseScopeCmd+0x4a8>
 80015f8:	f103 53a1 	add.w	r3, r3, #337641472	; 0x14200000
 80015fc:	f503 2371 	add.w	r3, r3, #987136	; 0xf1000
 8001600:	f603 43fc 	addw	r3, r3, #3324	; 0xcfc
 8001604:	4298      	cmp	r0, r3
 8001606:	d10b      	bne.n	8001620 <parseScopeCmd+0x4b0>
						error=scopeSetSamplingFreq(1000000);
 8001608:	4840      	ldr	r0, [pc, #256]	; (800170c <parseScopeCmd+0x59c>)
 800160a:	f003 f9f1 	bl	80049f0 <scopeSetSamplingFreq>
 800160e:	e6c3      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetSamplingFreq(200000);
 8001610:	483f      	ldr	r0, [pc, #252]	; (8001710 <parseScopeCmd+0x5a0>)
 8001612:	f003 f9ed 	bl	80049f0 <scopeSetSamplingFreq>
 8001616:	e6bf      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetSamplingFreq(500000);
 8001618:	483e      	ldr	r0, [pc, #248]	; (8001714 <parseScopeCmd+0x5a4>)
 800161a:	f003 f9e9 	bl	80049f0 <scopeSetSamplingFreq>
 800161e:	e6bb      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeFreq(cmdIn)){
 8001620:	3301      	adds	r3, #1
 8001622:	4298      	cmp	r0, r3
 8001624:	d155      	bne.n	80016d2 <parseScopeCmd+0x562>
						error=scopeSetSamplingFreq(2000000);
 8001626:	483c      	ldr	r0, [pc, #240]	; (8001718 <parseScopeCmd+0x5a8>)
 8001628:	f003 f9e2 	bl	80049f0 <scopeSetSamplingFreq>
 800162c:	e6b4      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeNumOfSamples(cmdIn)){
 800162e:	f503 133c 	add.w	r3, r3, #3080192	; 0x2f0000
 8001632:	f503 53d7 	add.w	r3, r3, #6880	; 0x1ae0
 8001636:	331c      	adds	r3, #28
 8001638:	429a      	cmp	r2, r3
 800163a:	d011      	beq.n	8001660 <parseScopeCmd+0x4f0>
 800163c:	3301      	adds	r3, #1
 800163e:	429a      	cmp	r2, r3
 8001640:	d013      	beq.n	800166a <parseScopeCmd+0x4fa>
 8001642:	3303      	adds	r3, #3
 8001644:	429a      	cmp	r2, r3
 8001646:	d015      	beq.n	8001674 <parseScopeCmd+0x504>
 8001648:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 800164c:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 8001650:	3b04      	subs	r3, #4
 8001652:	429a      	cmp	r2, r3
 8001654:	d113      	bne.n	800167e <parseScopeCmd+0x50e>
						error=scopeSetNumOfSamples(10000);
 8001656:	f242 7010 	movw	r0, #10000	; 0x2710
 800165a:	f003 fa1d 	bl	8004a98 <scopeSetNumOfSamples>
 800165e:	e69b      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfSamples(1000);
 8001660:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001664:	f003 fa18 	bl	8004a98 <scopeSetNumOfSamples>
 8001668:	e696      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfSamples(2000);
 800166a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800166e:	f003 fa13 	bl	8004a98 <scopeSetNumOfSamples>
 8001672:	e691      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfSamples(5000);
 8001674:	f241 3088 	movw	r0, #5000	; 0x1388
 8001678:	f003 fa0e 	bl	8004a98 <scopeSetNumOfSamples>
 800167c:	e68c      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeNumOfSamples(cmdIn)){
 800167e:	3301      	adds	r3, #1
 8001680:	429a      	cmp	r2, r3
 8001682:	d00e      	beq.n	80016a2 <parseScopeCmd+0x532>
 8001684:	3303      	adds	r3, #3
 8001686:	429a      	cmp	r2, r3
 8001688:	d010      	beq.n	80016ac <parseScopeCmd+0x53c>
 800168a:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 800168e:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 8001692:	3b04      	subs	r3, #4
 8001694:	429a      	cmp	r2, r3
 8001696:	f47f add1 	bne.w	800123c <parseScopeCmd+0xcc>
						error=scopeSetNumOfSamples(100000);
 800169a:	481b      	ldr	r0, [pc, #108]	; (8001708 <parseScopeCmd+0x598>)
 800169c:	f003 f9fc 	bl	8004a98 <scopeSetNumOfSamples>
 80016a0:	e67a      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfSamples(20000);
 80016a2:	f644 6020 	movw	r0, #20000	; 0x4e20
 80016a6:	f003 f9f7 	bl	8004a98 <scopeSetNumOfSamples>
 80016aa:	e675      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetNumOfSamples(50000);
 80016ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016b0:	f003 f9f2 	bl	8004a98 <scopeSetNumOfSamples>
 80016b4:	e670      	b.n	8001398 <parseScopeCmd+0x228>
				if(isScopeTrigMode(cmdIn)){
 80016b6:	f102 4268 	add.w	r2, r2, #3892314112	; 0xe8000000
 80016ba:	f502 224e 	add.w	r2, r2, #843776	; 0xce000
 80016be:	f602 220d 	addw	r2, r2, #2573	; 0xa0d
 80016c2:	4293      	cmp	r3, r2
 80016c4:	f47f adba 	bne.w	800123c <parseScopeCmd+0xcc>
						scopeSetTriggerMode(TRIG_SINGLE);
 80016c8:	2003      	movs	r0, #3
 80016ca:	f003 f90d 	bl	80048e8 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 80016ce:	480c      	ldr	r0, [pc, #48]	; (8001700 <parseScopeCmd+0x590>)
 80016d0:	e55b      	b.n	800118a <parseScopeCmd+0x1a>
				if(isScopeFreq(cmdIn)){
 80016d2:	3303      	adds	r3, #3
 80016d4:	4298      	cmp	r0, r3
 80016d6:	d00b      	beq.n	80016f0 <parseScopeCmd+0x580>
 80016d8:	f5a3 1390 	sub.w	r3, r3, #1179648	; 0x120000
 80016dc:	f5a3 53e8 	sub.w	r3, r3, #7424	; 0x1d00
 80016e0:	3b04      	subs	r3, #4
 80016e2:	4298      	cmp	r0, r3
 80016e4:	f47f adcd 	bne.w	8001282 <parseScopeCmd+0x112>
						error=scopeSetSamplingFreq(10000000);
 80016e8:	480c      	ldr	r0, [pc, #48]	; (800171c <parseScopeCmd+0x5ac>)
 80016ea:	f003 f981 	bl	80049f0 <scopeSetSamplingFreq>
 80016ee:	e653      	b.n	8001398 <parseScopeCmd+0x228>
						error=scopeSetSamplingFreq(5000000);
 80016f0:	480b      	ldr	r0, [pc, #44]	; (8001720 <parseScopeCmd+0x5b0>)
 80016f2:	f003 f97d 	bl	80049f0 <scopeSetSamplingFreq>
 80016f6:	e64f      	b.n	8001398 <parseScopeCmd+0x228>
 80016f8:	5f5f4b31 	.word	0x5f5f4b31
 80016fc:	5f303031 	.word	0x5f303031
 8001700:	5f444e45 	.word	0x5f444e45
 8001704:	5f415f46 	.word	0x5f415f46
 8001708:	000186a0 	.word	0x000186a0
 800170c:	000f4240 	.word	0x000f4240
 8001710:	00030d40 	.word	0x00030d40
 8001714:	0007a120 	.word	0x0007a120
 8001718:	001e8480 	.word	0x001e8480
 800171c:	00989680 	.word	0x00989680
 8001720:	004c4b40 	.word	0x004c4b40

08001724 <parseSyncPwmCmd>:
command parseSyncPwmCmd(void){
 8001724:	b510      	push	{r4, lr}
 8001726:	b082      	sub	sp, #8
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001728:	4668      	mov	r0, sp
 800172a:	2105      	movs	r1, #5
 800172c:	f000 fe6e 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001730:	2803      	cmp	r0, #3
 8001732:	d806      	bhi.n	8001742 <parseSyncPwmCmd+0x1e>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001734:	4b67      	ldr	r3, [pc, #412]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
	}else if(bytesRead == 0){
 8001736:	2800      	cmp	r0, #0
	cmdIn = (error > 0) ? error : CMD_END;	
 8001738:	bf14      	ite	ne
 800173a:	2097      	movne	r0, #151	; 0x97
 800173c:	4618      	moveq	r0, r3
}
 800173e:	b002      	add	sp, #8
 8001740:	bd10      	pop	{r4, pc}
 8001742:	9800      	ldr	r0, [sp, #0]
	switch(cmdIn){
 8001744:	4b64      	ldr	r3, [pc, #400]	; (80018d8 <parseSyncPwmCmd+0x1b4>)
 8001746:	4298      	cmp	r0, r3
 8001748:	d064      	beq.n	8001814 <parseSyncPwmCmd+0xf0>
 800174a:	d922      	bls.n	8001792 <parseSyncPwmCmd+0x6e>
 800174c:	4b63      	ldr	r3, [pc, #396]	; (80018dc <parseSyncPwmCmd+0x1b8>)
 800174e:	4298      	cmp	r0, r3
 8001750:	d00d      	beq.n	800176e <parseSyncPwmCmd+0x4a>
 8001752:	d968      	bls.n	8001826 <parseSyncPwmCmd+0x102>
 8001754:	4b62      	ldr	r3, [pc, #392]	; (80018e0 <parseSyncPwmCmd+0x1bc>)
 8001756:	4298      	cmp	r0, r3
 8001758:	f040 80a0 	bne.w	800189c <parseSyncPwmCmd+0x178>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800175c:	4668      	mov	r0, sp
 800175e:	2105      	movs	r1, #5
 8001760:	f000 fe54 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001764:	2803      	cmp	r0, #3
 8001766:	d879      	bhi.n	800185c <parseSyncPwmCmd+0x138>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001768:	2097      	movs	r0, #151	; 0x97
}
 800176a:	b002      	add	sp, #8
 800176c:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800176e:	4668      	mov	r0, sp
 8001770:	2105      	movs	r1, #5
 8001772:	f000 fe4b 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001776:	2803      	cmp	r0, #3
 8001778:	d9f6      	bls.n	8001768 <parseSyncPwmCmd+0x44>
 800177a:	9b00      	ldr	r3, [sp, #0]
			if(isSyncPwmStepMode(cmdIn)){				
 800177c:	4a59      	ldr	r2, [pc, #356]	; (80018e4 <parseSyncPwmCmd+0x1c0>)
 800177e:	4293      	cmp	r3, r2
 8001780:	f000 8084 	beq.w	800188c <parseSyncPwmCmd+0x168>
 8001784:	4a58      	ldr	r2, [pc, #352]	; (80018e8 <parseSyncPwmCmd+0x1c4>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d1ee      	bne.n	8001768 <parseSyncPwmCmd+0x44>
					syncPwmResetStepMode();	
 800178a:	f003 fba5 	bl	8004ed8 <syncPwmResetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 800178e:	4851      	ldr	r0, [pc, #324]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 8001790:	e7d5      	b.n	800173e <parseSyncPwmCmd+0x1a>
	switch(cmdIn){
 8001792:	f103 4373 	add.w	r3, r3, #4076863488	; 0xf3000000
 8001796:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800179a:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 800179e:	4298      	cmp	r0, r3
 80017a0:	d024      	beq.n	80017ec <parseSyncPwmCmd+0xc8>
 80017a2:	f103 633f 	add.w	r3, r3, #200278016	; 0xbf00000
 80017a6:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 80017aa:	4298      	cmp	r0, r3
 80017ac:	d00d      	beq.n	80017ca <parseSyncPwmCmd+0xa6>
 80017ae:	4b4f      	ldr	r3, [pc, #316]	; (80018ec <parseSyncPwmCmd+0x1c8>)
 80017b0:	4298      	cmp	r0, r3
 80017b2:	d1d9      	bne.n	8001768 <parseSyncPwmCmd+0x44>
				xQueueSendToBack(messageQueue, "WSendSyncPwmConfig", portMAX_DELAY);
 80017b4:	4b4e      	ldr	r3, [pc, #312]	; (80018f0 <parseSyncPwmCmd+0x1cc>)
 80017b6:	494f      	ldr	r1, [pc, #316]	; (80018f4 <parseSyncPwmCmd+0x1d0>)
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	f04f 32ff 	mov.w	r2, #4294967295
 80017be:	2300      	movs	r3, #0
 80017c0:	f007 fb98 	bl	8008ef4 <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017c4:	4843      	ldr	r0, [pc, #268]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
}
 80017c6:	b002      	add	sp, #8
 80017c8:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80017ca:	4668      	mov	r0, sp
 80017cc:	2105      	movs	r1, #5
 80017ce:	f000 fe1d 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 80017d2:	2803      	cmp	r0, #3
 80017d4:	d9c8      	bls.n	8001768 <parseSyncPwmCmd+0x44>
 80017d6:	9b00      	ldr	r3, [sp, #0]
			if(isSyncPwm(cmdIn)){				
 80017d8:	4a47      	ldr	r2, [pc, #284]	; (80018f8 <parseSyncPwmCmd+0x1d4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d05a      	beq.n	8001894 <parseSyncPwmCmd+0x170>
 80017de:	4a47      	ldr	r2, [pc, #284]	; (80018fc <parseSyncPwmCmd+0x1d8>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d165      	bne.n	80018b0 <parseSyncPwmCmd+0x18c>
					syncPwmSendDeinit();		
 80017e4:	f003 fb44 	bl	8004e70 <syncPwmSendDeinit>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017e8:	483a      	ldr	r0, [pc, #232]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 80017ea:	e7a8      	b.n	800173e <parseSyncPwmCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80017ec:	4668      	mov	r0, sp
 80017ee:	2105      	movs	r1, #5
 80017f0:	f000 fe0c 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 80017f4:	2803      	cmp	r0, #3
 80017f6:	d9b7      	bls.n	8001768 <parseSyncPwmCmd+0x44>
 80017f8:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80017fa:	4c36      	ldr	r4, [pc, #216]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 80017fc:	42a0      	cmp	r0, r4
 80017fe:	d0b3      	beq.n	8001768 <parseSyncPwmCmd+0x44>
 8001800:	4b3f      	ldr	r3, [pc, #252]	; (8001900 <parseSyncPwmCmd+0x1dc>)
 8001802:	4298      	cmp	r0, r3
 8001804:	d0b0      	beq.n	8001768 <parseSyncPwmCmd+0x44>
				syncPwmSetChannelState(((cmdIn)&0xff00)>>8,(uint8_t)(cmdIn));
 8001806:	b2c1      	uxtb	r1, r0
 8001808:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800180c:	f003 fb60 	bl	8004ed0 <syncPwmSetChannelState>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001810:	4620      	mov	r0, r4
 8001812:	e794      	b.n	800173e <parseSyncPwmCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001814:	4668      	mov	r0, sp
 8001816:	2105      	movs	r1, #5
 8001818:	f000 fdf8 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800181c:	2803      	cmp	r0, #3
 800181e:	d829      	bhi.n	8001874 <parseSyncPwmCmd+0x150>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001820:	482c      	ldr	r0, [pc, #176]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
}
 8001822:	b002      	add	sp, #8
 8001824:	bd10      	pop	{r4, pc}
	switch(cmdIn){
 8001826:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 800182a:	f503 231e 	add.w	r3, r3, #647168	; 0x9e000
 800182e:	f503 636f 	add.w	r3, r3, #3824	; 0xef0
 8001832:	4298      	cmp	r0, r3
 8001834:	d198      	bne.n	8001768 <parseSyncPwmCmd+0x44>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001836:	4668      	mov	r0, sp
 8001838:	2105      	movs	r1, #5
 800183a:	f000 fde7 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800183e:	2803      	cmp	r0, #3
 8001840:	d9ee      	bls.n	8001820 <parseSyncPwmCmd+0xfc>
 8001842:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001844:	4c23      	ldr	r4, [pc, #140]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 8001846:	42a0      	cmp	r0, r4
 8001848:	d0ea      	beq.n	8001820 <parseSyncPwmCmd+0xfc>
 800184a:	4b2d      	ldr	r3, [pc, #180]	; (8001900 <parseSyncPwmCmd+0x1dc>)
 800184c:	4298      	cmp	r0, r3
 800184e:	d0e7      	beq.n	8001820 <parseSyncPwmCmd+0xfc>
				syncPwmChannelConfig(((cmdIn)&0xffff0000)>>16,(uint16_t)(cmdIn));					
 8001850:	b281      	uxth	r1, r0
 8001852:	0c00      	lsrs	r0, r0, #16
 8001854:	f003 fb36 	bl	8004ec4 <syncPwmChannelConfig>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001858:	4620      	mov	r0, r4
 800185a:	e770      	b.n	800173e <parseSyncPwmCmd+0x1a>
 800185c:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800185e:	4c1d      	ldr	r4, [pc, #116]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 8001860:	42a0      	cmp	r0, r4
 8001862:	d081      	beq.n	8001768 <parseSyncPwmCmd+0x44>
 8001864:	4b26      	ldr	r3, [pc, #152]	; (8001900 <parseSyncPwmCmd+0x1dc>)
 8001866:	4298      	cmp	r0, r3
 8001868:	f43f af7e 	beq.w	8001768 <parseSyncPwmCmd+0x44>
				syncPwmFreqReconfig((uint32_t)(cmdIn));
 800186c:	f003 fb2e 	bl	8004ecc <syncPwmFreqReconfig>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001870:	4620      	mov	r0, r4
 8001872:	e764      	b.n	800173e <parseSyncPwmCmd+0x1a>
 8001874:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001876:	4c17      	ldr	r4, [pc, #92]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 8001878:	42a0      	cmp	r0, r4
 800187a:	d0d1      	beq.n	8001820 <parseSyncPwmCmd+0xfc>
 800187c:	4b20      	ldr	r3, [pc, #128]	; (8001900 <parseSyncPwmCmd+0x1dc>)
 800187e:	4298      	cmp	r0, r3
 8001880:	d0ce      	beq.n	8001820 <parseSyncPwmCmd+0xfc>
				syncPwmChannelNumber((uint8_t)cmdIn);
 8001882:	b2c0      	uxtb	r0, r0
 8001884:	f003 fb18 	bl	8004eb8 <syncPwmChannelNumber>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001888:	4620      	mov	r0, r4
 800188a:	e758      	b.n	800173e <parseSyncPwmCmd+0x1a>
					syncPwmSetStepMode();				
 800188c:	f003 fb22 	bl	8004ed4 <syncPwmSetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001890:	4810      	ldr	r0, [pc, #64]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 8001892:	e754      	b.n	800173e <parseSyncPwmCmd+0x1a>
					syncPwmSendInit();				
 8001894:	f003 fae0 	bl	8004e58 <syncPwmSendInit>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001898:	480e      	ldr	r0, [pc, #56]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 800189a:	e750      	b.n	800173e <parseSyncPwmCmd+0x1a>
	switch(cmdIn){
 800189c:	f103 635f 	add.w	r3, r3, #233832448	; 0xdf00000
 80018a0:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 80018a4:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 80018a8:	4298      	cmp	r0, r3
 80018aa:	f43f af48 	beq.w	800173e <parseSyncPwmCmd+0x1a>
 80018ae:	e75b      	b.n	8001768 <parseSyncPwmCmd+0x44>
			if(isSyncPwm(cmdIn)){				
 80018b0:	4a14      	ldr	r2, [pc, #80]	; (8001904 <parseSyncPwmCmd+0x1e0>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d103      	bne.n	80018be <parseSyncPwmCmd+0x19a>
					syncPwmSendStart();		
 80018b6:	f003 fae7 	bl	8004e88 <syncPwmSendStart>
	cmdIn = (error > 0) ? error : CMD_END;	
 80018ba:	4806      	ldr	r0, [pc, #24]	; (80018d4 <parseSyncPwmCmd+0x1b0>)
 80018bc:	e73f      	b.n	800173e <parseSyncPwmCmd+0x1a>
			if(isSyncPwm(cmdIn)){				
 80018be:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 80018c2:	f502 027d 	add.w	r2, r2, #16580608	; 0xfd0000
 80018c6:	4293      	cmp	r3, r2
 80018c8:	f47f af4e 	bne.w	8001768 <parseSyncPwmCmd+0x44>
					syncPwmSendStop();								
 80018cc:	f003 fae8 	bl	8004ea0 <syncPwmSendStop>
 80018d0:	e7a6      	b.n	8001820 <parseSyncPwmCmd+0xfc>
 80018d2:	bf00      	nop
 80018d4:	5f444e45 	.word	0x5f444e45
 80018d8:	4d554e43 	.word	0x4d554e43
 80018dc:	50455453 	.word	0x50455453
 80018e0:	51524653 	.word	0x51524653
 80018e4:	45455453 	.word	0x45455453
 80018e8:	44455453 	.word	0x44455453
 80018ec:	3f474643 	.word	0x3f474643
 80018f0:	200047cc 	.word	0x200047cc
 80018f4:	08011af4 	.word	0x08011af4
 80018f8:	54494e49 	.word	0x54494e49
 80018fc:	494e4944 	.word	0x494e4944
 8001900:	5f525245 	.word	0x5f525245
 8001904:	54525453 	.word	0x54525453

08001908 <parseLogAnlysCmd>:
command parseLogAnlysCmd(void){
 8001908:	b530      	push	{r4, r5, lr}
 800190a:	b083      	sub	sp, #12
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800190c:	4668      	mov	r0, sp
 800190e:	2105      	movs	r1, #5
 8001910:	f000 fd7c 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001914:	2803      	cmp	r0, #3
 8001916:	d855      	bhi.n	80019c4 <parseLogAnlysCmd+0xbc>
		return CMD_END;
 8001918:	4dac      	ldr	r5, [pc, #688]	; (8001bcc <parseLogAnlysCmd+0x2c4>)
 800191a:	4bad      	ldr	r3, [pc, #692]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
 800191c:	2800      	cmp	r0, #0
 800191e:	bf08      	it	eq
 8001920:	461d      	moveq	r5, r3
 8001922:	4cac      	ldr	r4, [pc, #688]	; (8001bd4 <parseLogAnlysCmd+0x2cc>)
	while(logAnlys.state == LOGA_DATA_SENDING);
 8001924:	7ca3      	ldrb	r3, [r4, #18]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d0fc      	beq.n	8001924 <parseLogAnlysCmd+0x1c>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 800192a:	7ca3      	ldrb	r3, [r4, #18]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d04b      	beq.n	80019c8 <parseLogAnlysCmd+0xc0>
	switch (cmdIn)
 8001930:	4ba9      	ldr	r3, [pc, #676]	; (8001bd8 <parseLogAnlysCmd+0x2d0>)
 8001932:	429d      	cmp	r5, r3
 8001934:	f000 8101 	beq.w	8001b3a <parseLogAnlysCmd+0x232>
 8001938:	d827      	bhi.n	800198a <parseLogAnlysCmd+0x82>
 800193a:	f103 4376 	add.w	r3, r3, #4127195136	; 0xf6000000
 800193e:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8001942:	f503 6351 	add.w	r3, r3, #3344	; 0xd10
 8001946:	429d      	cmp	r5, r3
 8001948:	f000 80ec 	beq.w	8001b24 <parseLogAnlysCmd+0x21c>
 800194c:	d94a      	bls.n	80019e4 <parseLogAnlysCmd+0xdc>
 800194e:	4ba3      	ldr	r3, [pc, #652]	; (8001bdc <parseLogAnlysCmd+0x2d4>)
 8001950:	429d      	cmp	r5, r3
 8001952:	f000 80a1 	beq.w	8001a98 <parseLogAnlysCmd+0x190>
 8001956:	f103 63de 	add.w	r3, r3, #116391936	; 0x6f00000
 800195a:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 800195e:	f203 5301 	addw	r3, r3, #1281	; 0x501
 8001962:	429d      	cmp	r5, r3
 8001964:	d126      	bne.n	80019b4 <parseLogAnlysCmd+0xac>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001966:	4668      	mov	r0, sp
 8001968:	2105      	movs	r1, #5
 800196a:	f000 fd4f 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800196e:	2803      	cmp	r0, #3
 8001970:	f200 80ea 	bhi.w	8001b48 <parseLogAnlysCmd+0x240>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001974:	7ca3      	ldrb	r3, [r4, #18]
	}else if(bytesRead == 0){
 8001976:	2800      	cmp	r0, #0
 8001978:	f000 80db 	beq.w	8001b32 <parseLogAnlysCmd+0x22a>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 800197c:	2b04      	cmp	r3, #4
 800197e:	d12b      	bne.n	80019d8 <parseLogAnlysCmd+0xd0>
		logAnlysStart();
 8001980:	f002 fb6a 	bl	8004058 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8001984:	4892      	ldr	r0, [pc, #584]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
}
 8001986:	b003      	add	sp, #12
 8001988:	bd30      	pop	{r4, r5, pc}
	switch (cmdIn)
 800198a:	4b95      	ldr	r3, [pc, #596]	; (8001be0 <parseLogAnlysCmd+0x2d8>)
 800198c:	429d      	cmp	r5, r3
 800198e:	f000 8094 	beq.w	8001aba <parseLogAnlysCmd+0x1b2>
 8001992:	d967      	bls.n	8001a64 <parseLogAnlysCmd+0x15c>
 8001994:	4b93      	ldr	r3, [pc, #588]	; (8001be4 <parseLogAnlysCmd+0x2dc>)
 8001996:	429d      	cmp	r5, r3
 8001998:	d058      	beq.n	8001a4c <parseLogAnlysCmd+0x144>
 800199a:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 800199e:	33fd      	adds	r3, #253	; 0xfd
 80019a0:	429d      	cmp	r5, r3
 80019a2:	f000 80ab 	beq.w	8001afc <parseLogAnlysCmd+0x1f4>
 80019a6:	f5a3 2320 	sub.w	r3, r3, #655360	; 0xa0000
 80019aa:	f46f 7283 	mvn.w	r2, #262	; 0x106
 80019ae:	4413      	add	r3, r2
 80019b0:	429d      	cmp	r5, r3
 80019b2:	d051      	beq.n	8001a58 <parseLogAnlysCmd+0x150>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80019b4:	7ca3      	ldrb	r3, [r4, #18]
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	d101      	bne.n	80019be <parseLogAnlysCmd+0xb6>
		logAnlysStart();
 80019ba:	f002 fb4d 	bl	8004058 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 80019be:	2098      	movs	r0, #152	; 0x98
}
 80019c0:	b003      	add	sp, #12
 80019c2:	bd30      	pop	{r4, r5, pc}
 80019c4:	9d00      	ldr	r5, [sp, #0]
 80019c6:	e7ac      	b.n	8001922 <parseLogAnlysCmd+0x1a>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 80019c8:	4b87      	ldr	r3, [pc, #540]	; (8001be8 <parseLogAnlysCmd+0x2e0>)
 80019ca:	429d      	cmp	r5, r3
 80019cc:	d107      	bne.n	80019de <parseLogAnlysCmd+0xd6>
			logAnlysSendStop();		
 80019ce:	f002 fb27 	bl	8004020 <logAnlysSendStop>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80019d2:	7ca3      	ldrb	r3, [r4, #18]
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	d036      	beq.n	8001a46 <parseLogAnlysCmd+0x13e>
	cmdIn = (error > 0) ? error : CMD_END;
 80019d8:	487d      	ldr	r0, [pc, #500]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
}
 80019da:	b003      	add	sp, #12
 80019dc:	bd30      	pop	{r4, r5, pc}
		logAnlysStop(); 
 80019de:	f002 fb57 	bl	8004090 <logAnlysStop>
 80019e2:	e7a5      	b.n	8001930 <parseLogAnlysCmd+0x28>
	switch (cmdIn)
 80019e4:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 80019e8:	f46f 6141 	mvn.w	r1, #3088	; 0xc10
 80019ec:	440b      	add	r3, r1
 80019ee:	429d      	cmp	r5, r3
 80019f0:	d077      	beq.n	8001ae2 <parseLogAnlysCmd+0x1da>
 80019f2:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 80019f6:	f603 4311 	addw	r3, r3, #3089	; 0xc11
 80019fa:	429d      	cmp	r5, r3
 80019fc:	d1da      	bne.n	80019b4 <parseLogAnlysCmd+0xac>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019fe:	4668      	mov	r0, sp
 8001a00:	2105      	movs	r1, #5
 8001a02:	f000 fd03 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a06:	2803      	cmp	r0, #3
 8001a08:	d9d4      	bls.n	80019b4 <parseLogAnlysCmd+0xac>
 8001a0a:	9d00      	ldr	r5, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a0c:	4b70      	ldr	r3, [pc, #448]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
 8001a0e:	429d      	cmp	r5, r3
 8001a10:	d0d0      	beq.n	80019b4 <parseLogAnlysCmd+0xac>
 8001a12:	4b6e      	ldr	r3, [pc, #440]	; (8001bcc <parseLogAnlysCmd+0x2c4>)
 8001a14:	429d      	cmp	r5, r3
 8001a16:	d0cd      	beq.n	80019b4 <parseLogAnlysCmd+0xac>
				logAnlysSetTriggerChannel((uint32_t)cmdIn);
 8001a18:	4628      	mov	r0, r5
 8001a1a:	f002 fb7b 	bl	8004114 <logAnlysSetTriggerChannel>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a1e:	7ca3      	ldrb	r3, [r4, #18]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d0ad      	beq.n	8001980 <parseLogAnlysCmd+0x78>
		|| (cmdIn == CMD_LOG_ANLYS_POSTTRIG)
 8001a24:	4b71      	ldr	r3, [pc, #452]	; (8001bec <parseLogAnlysCmd+0x2e4>)
 8001a26:	429d      	cmp	r5, r3
 8001a28:	d0aa      	beq.n	8001980 <parseLogAnlysCmd+0x78>
	  || (cmdIn == CMD_LOG_ANLYS_TRIGGER_EVENT)
 8001a2a:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001a2e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001a32:	f503 7341 	add.w	r3, r3, #772	; 0x304
 8001a36:	f025 6200 	bic.w	r2, r5, #134217728	; 0x8000000
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d003      	beq.n	8001a46 <parseLogAnlysCmd+0x13e>
		|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_CHANNEL)
 8001a3e:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 8001a42:	429d      	cmp	r5, r3
 8001a44:	d1c8      	bne.n	80019d8 <parseLogAnlysCmd+0xd0>
		logAnlysStart();
 8001a46:	f002 fb07 	bl	8004058 <logAnlysStart>
 8001a4a:	e7c5      	b.n	80019d8 <parseLogAnlysCmd+0xd0>
			logAnlysSendStart();			
 8001a4c:	f002 fadc 	bl	8004008 <logAnlysSendStart>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a50:	7ca3      	ldrb	r3, [r4, #18]
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	d1c0      	bne.n	80019d8 <parseLogAnlysCmd+0xd0>
 8001a56:	e7f6      	b.n	8001a46 <parseLogAnlysCmd+0x13e>
			logAnlysSendInit();		
 8001a58:	f002 fabe 	bl	8003fd8 <logAnlysSendInit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a5c:	7ca3      	ldrb	r3, [r4, #18]
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	d1ba      	bne.n	80019d8 <parseLogAnlysCmd+0xd0>
 8001a62:	e7f0      	b.n	8001a46 <parseLogAnlysCmd+0x13e>
	switch (cmdIn)
 8001a64:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001a68:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8001a6c:	f603 3303 	addw	r3, r3, #2819	; 0xb03
 8001a70:	429d      	cmp	r5, r3
 8001a72:	f040 808c 	bne.w	8001b8e <parseLogAnlysCmd+0x286>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a76:	4668      	mov	r0, sp
 8001a78:	2105      	movs	r1, #5
 8001a7a:	f000 fcc7 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a7e:	2803      	cmp	r0, #3
 8001a80:	d998      	bls.n	80019b4 <parseLogAnlysCmd+0xac>
 8001a82:	9d00      	ldr	r5, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){			
 8001a84:	4b52      	ldr	r3, [pc, #328]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
 8001a86:	429d      	cmp	r5, r3
 8001a88:	d094      	beq.n	80019b4 <parseLogAnlysCmd+0xac>
 8001a8a:	4b50      	ldr	r3, [pc, #320]	; (8001bcc <parseLogAnlysCmd+0x2c4>)
 8001a8c:	429d      	cmp	r5, r3
 8001a8e:	d091      	beq.n	80019b4 <parseLogAnlysCmd+0xac>
				logAnlysSetSamplesNum((uint16_t)cmdIn);
 8001a90:	b2a8      	uxth	r0, r5
 8001a92:	f002 fb1f 	bl	80040d4 <logAnlysSetSamplesNum>
 8001a96:	e7c2      	b.n	8001a1e <parseLogAnlysCmd+0x116>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a98:	4668      	mov	r0, sp
 8001a9a:	2105      	movs	r1, #5
 8001a9c:	f000 fcb6 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001aa0:	2803      	cmp	r0, #3
 8001aa2:	d987      	bls.n	80019b4 <parseLogAnlysCmd+0xac>
 8001aa4:	9d00      	ldr	r5, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001aa6:	4b4a      	ldr	r3, [pc, #296]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
 8001aa8:	429d      	cmp	r5, r3
 8001aaa:	d083      	beq.n	80019b4 <parseLogAnlysCmd+0xac>
 8001aac:	4b47      	ldr	r3, [pc, #284]	; (8001bcc <parseLogAnlysCmd+0x2c4>)
 8001aae:	429d      	cmp	r5, r3
 8001ab0:	d080      	beq.n	80019b4 <parseLogAnlysCmd+0xac>
				logAnlysSetSamplingFreq((uint32_t)cmdIn);		
 8001ab2:	4628      	mov	r0, r5
 8001ab4:	f002 faf6 	bl	80040a4 <logAnlysSetSamplingFreq>
 8001ab8:	e7b1      	b.n	8001a1e <parseLogAnlysCmd+0x116>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001aba:	4668      	mov	r0, sp
 8001abc:	2105      	movs	r1, #5
 8001abe:	f000 fca5 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001ac2:	2803      	cmp	r0, #3
 8001ac4:	f67f af76 	bls.w	80019b4 <parseLogAnlysCmd+0xac>
 8001ac8:	9d00      	ldr	r5, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001aca:	4b41      	ldr	r3, [pc, #260]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
 8001acc:	429d      	cmp	r5, r3
 8001ace:	f43f af71 	beq.w	80019b4 <parseLogAnlysCmd+0xac>
 8001ad2:	4b3e      	ldr	r3, [pc, #248]	; (8001bcc <parseLogAnlysCmd+0x2c4>)
 8001ad4:	429d      	cmp	r5, r3
 8001ad6:	f43f af6d 	beq.w	80019b4 <parseLogAnlysCmd+0xac>
				logAnlysSetPretrigger((uint32_t)cmdIn);	
 8001ada:	4628      	mov	r0, r5
 8001adc:	f002 fae6 	bl	80040ac <logAnlysSetPretrigger>
 8001ae0:	e79d      	b.n	8001a1e <parseLogAnlysCmd+0x116>
				xQueueSendToBack(messageQueue, "YSendLogAnlysConfig", portMAX_DELAY);
 8001ae2:	4b43      	ldr	r3, [pc, #268]	; (8001bf0 <parseLogAnlysCmd+0x2e8>)
 8001ae4:	4943      	ldr	r1, [pc, #268]	; (8001bf4 <parseLogAnlysCmd+0x2ec>)
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aec:	2300      	movs	r3, #0
 8001aee:	f007 fa01 	bl	8008ef4 <xQueueGenericSend>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001af2:	7ca3      	ldrb	r3, [r4, #18]
 8001af4:	2b04      	cmp	r3, #4
 8001af6:	f47f af6f 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001afa:	e7a4      	b.n	8001a46 <parseLogAnlysCmd+0x13e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001afc:	4668      	mov	r0, sp
 8001afe:	2105      	movs	r1, #5
 8001b00:	f000 fc84 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001b04:	2803      	cmp	r0, #3
 8001b06:	f67f af55 	bls.w	80019b4 <parseLogAnlysCmd+0xac>
 8001b0a:	9d00      	ldr	r5, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){						
 8001b0c:	4b30      	ldr	r3, [pc, #192]	; (8001bd0 <parseLogAnlysCmd+0x2c8>)
 8001b0e:	429d      	cmp	r5, r3
 8001b10:	f43f af50 	beq.w	80019b4 <parseLogAnlysCmd+0xac>
 8001b14:	4b2d      	ldr	r3, [pc, #180]	; (8001bcc <parseLogAnlysCmd+0x2c4>)
 8001b16:	429d      	cmp	r5, r3
 8001b18:	f43f af4c 	beq.w	80019b4 <parseLogAnlysCmd+0xac>
				logAnlysSetPosttrigger((uint32_t)cmdIn);
 8001b1c:	4628      	mov	r0, r5
 8001b1e:	f002 fac3 	bl	80040a8 <logAnlysSetPosttrigger>
 8001b22:	e77c      	b.n	8001a1e <parseLogAnlysCmd+0x116>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001b24:	4668      	mov	r0, sp
 8001b26:	2105      	movs	r1, #5
 8001b28:	f000 fc70 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001b2c:	2803      	cmp	r0, #3
 8001b2e:	d819      	bhi.n	8001b64 <parseLogAnlysCmd+0x25c>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b30:	7ca3      	ldrb	r3, [r4, #18]
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	f47f af50 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001b38:	e722      	b.n	8001980 <parseLogAnlysCmd+0x78>
			logAnlysSendDeinit();		
 8001b3a:	f002 fa59 	bl	8003ff0 <logAnlysSendDeinit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b3e:	7ca3      	ldrb	r3, [r4, #18]
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	f47f af49 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001b46:	e77e      	b.n	8001a46 <parseLogAnlysCmd+0x13e>
 8001b48:	9d00      	ldr	r5, [sp, #0]
			if(isLogAnlysTriggerMode(cmdIn)){				
 8001b4a:	4b2b      	ldr	r3, [pc, #172]	; (8001bf8 <parseLogAnlysCmd+0x2f0>)
 8001b4c:	429d      	cmp	r5, r3
 8001b4e:	d01b      	beq.n	8001b88 <parseLogAnlysCmd+0x280>
 8001b50:	4b2a      	ldr	r3, [pc, #168]	; (8001bfc <parseLogAnlysCmd+0x2f4>)
 8001b52:	429d      	cmp	r5, r3
 8001b54:	d12a      	bne.n	8001bac <parseLogAnlysCmd+0x2a4>
					logAnlys.triggerMode = LOGA_MODE_NORMAL;
 8001b56:	2301      	movs	r3, #1
 8001b58:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b5a:	7ca3      	ldrb	r3, [r4, #18]
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	f47f af3b 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001b62:	e70d      	b.n	8001980 <parseLogAnlysCmd+0x78>
 8001b64:	9b00      	ldr	r3, [sp, #0]
			if(isLogAnlysTriggerEvent(cmdIn)){
 8001b66:	4a26      	ldr	r2, [pc, #152]	; (8001c00 <parseLogAnlysCmd+0x2f8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d018      	beq.n	8001b9e <parseLogAnlysCmd+0x296>
 8001b6c:	f102 62df 	add.w	r2, r2, #116916224	; 0x6f80000
 8001b70:	f502 4277 	add.w	r2, r2, #63232	; 0xf700
 8001b74:	32f4      	adds	r2, #244	; 0xf4
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d1da      	bne.n	8001b30 <parseLogAnlysCmd+0x228>
					logAnlysSetTriggerFalling();
 8001b7a:	f002 fac5 	bl	8004108 <logAnlysSetTriggerFalling>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b7e:	7ca3      	ldrb	r3, [r4, #18]
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	f47f af29 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001b86:	e6fb      	b.n	8001980 <parseLogAnlysCmd+0x78>
					logAnlys.triggerMode = LOGA_MODE_AUTO;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	7523      	strb	r3, [r4, #20]
 8001b8c:	e7d0      	b.n	8001b30 <parseLogAnlysCmd+0x228>
	switch (cmdIn)
 8001b8e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8001b92:	f5a3 4379 	sub.w	r3, r3, #63744	; 0xf900
 8001b96:	429d      	cmp	r5, r3
 8001b98:	f47f af0c 	bne.w	80019b4 <parseLogAnlysCmd+0xac>
 8001b9c:	e717      	b.n	80019ce <parseLogAnlysCmd+0xc6>
					logAnlysSetTriggerRising();
 8001b9e:	f002 faad 	bl	80040fc <logAnlysSetTriggerRising>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001ba2:	7ca3      	ldrb	r3, [r4, #18]
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	f47f af17 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001baa:	e6e9      	b.n	8001980 <parseLogAnlysCmd+0x78>
			if(isLogAnlysTriggerMode(cmdIn)){				
 8001bac:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001bb0:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
 8001bb4:	f2a3 53fb 	subw	r3, r3, #1531	; 0x5fb
 8001bb8:	429d      	cmp	r5, r3
 8001bba:	f47f af30 	bne.w	8001a1e <parseLogAnlysCmd+0x116>
					logAnlys.triggerMode = LOGA_MODE_SINGLE;  ////// myslim ze nestaci jenom zmenit mode ale musi se znova spustit vzorkovani nebo neco ne???????
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001bc2:	7ca3      	ldrb	r3, [r4, #18]
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	f47f af07 	bne.w	80019d8 <parseLogAnlysCmd+0xd0>
 8001bca:	e6d9      	b.n	8001980 <parseLogAnlysCmd+0x78>
 8001bcc:	5f525245 	.word	0x5f525245
 8001bd0:	5f444e45 	.word	0x5f444e45
 8001bd4:	20005438 	.word	0x20005438
 8001bd8:	4e494544 	.word	0x4e494544
 8001bdc:	46504d53 	.word	0x46504d53
 8001be0:	54455250 	.word	0x54455250
 8001be4:	54525453 	.word	0x54525453
 8001be8:	504f5453 	.word	0x504f5453
 8001bec:	54534f50 	.word	0x54534f50
 8001bf0:	200047cc 	.word	0x200047cc
 8001bf4:	08011ac4 	.word	0x08011ac4
 8001bf8:	4f545541 	.word	0x4f545541
 8001bfc:	4d524f4e 	.word	0x4d524f4e
 8001c00:	45534952 	.word	0x45534952

08001c04 <parseGeneratorCmd>:
command parseGeneratorCmd(void){
 8001c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c06:	b083      	sub	sp, #12
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c08:	4668      	mov	r0, sp
 8001c0a:	2105      	movs	r1, #5
 8001c0c:	f000 fbfe 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001c10:	2803      	cmp	r0, #3
 8001c12:	d806      	bhi.n	8001c22 <parseGeneratorCmd+0x1e>
		cmdIn=CMD_END;
 8001c14:	4bbb      	ldr	r3, [pc, #748]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001c16:	2800      	cmp	r0, #0
 8001c18:	bf14      	ite	ne
 8001c1a:	2064      	movne	r0, #100	; 0x64
 8001c1c:	4618      	moveq	r0, r3
}
 8001c1e:	b003      	add	sp, #12
 8001c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c22:	9b00      	ldr	r3, [sp, #0]
	switch(cmdIn){
 8001c24:	4ab8      	ldr	r2, [pc, #736]	; (8001f08 <parseGeneratorCmd+0x304>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	f000 80ce 	beq.w	8001dc8 <parseGeneratorCmd+0x1c4>
 8001c2c:	d81b      	bhi.n	8001c66 <parseGeneratorCmd+0x62>
 8001c2e:	f102 4276 	add.w	r2, r2, #4127195136	; 0xf6000000
 8001c32:	f502 2250 	add.w	r2, r2, #851968	; 0xd0000
 8001c36:	f202 12ff 	addw	r2, r2, #511	; 0x1ff
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	f000 80c0 	beq.w	8001dc0 <parseGeneratorCmd+0x1bc>
 8001c40:	d83e      	bhi.n	8001cc0 <parseGeneratorCmd+0xbc>
 8001c42:	4ab2      	ldr	r2, [pc, #712]	; (8001f0c <parseGeneratorCmd+0x308>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	f000 80d7 	beq.w	8001df8 <parseGeneratorCmd+0x1f4>
 8001c4a:	f240 817f 	bls.w	8001f4c <parseGeneratorCmd+0x348>
 8001c4e:	4ab0      	ldr	r2, [pc, #704]	; (8001f10 <parseGeneratorCmd+0x30c>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d06f      	beq.n	8001d34 <parseGeneratorCmd+0x130>
 8001c54:	f502 3281 	add.w	r2, r2, #66048	; 0x10200
 8001c58:	32f3      	adds	r2, #243	; 0xf3
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	f040 81cb 	bne.w	8001ff6 <parseGeneratorCmd+0x3f2>
			xQueueSendToBack(messageQueue, "6SendGenConfig", portMAX_DELAY);
 8001c60:	4bac      	ldr	r3, [pc, #688]	; (8001f14 <parseGeneratorCmd+0x310>)
 8001c62:	49ad      	ldr	r1, [pc, #692]	; (8001f18 <parseGeneratorCmd+0x314>)
 8001c64:	e068      	b.n	8001d38 <parseGeneratorCmd+0x134>
	switch(cmdIn){
 8001c66:	4aad      	ldr	r2, [pc, #692]	; (8001f1c <parseGeneratorCmd+0x318>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d049      	beq.n	8001d00 <parseGeneratorCmd+0xfc>
 8001c6c:	d86c      	bhi.n	8001d48 <parseGeneratorCmd+0x144>
 8001c6e:	f102 427d 	add.w	r2, r2, #4244635648	; 0xfd000000
 8001c72:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
 8001c76:	f602 42fc 	addw	r2, r2, #3324	; 0xcfc
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	f000 809c 	beq.w	8001db8 <parseGeneratorCmd+0x1b4>
 8001c80:	f240 80e3 	bls.w	8001e4a <parseGeneratorCmd+0x246>
 8001c84:	4aa6      	ldr	r2, [pc, #664]	; (8001f20 <parseGeneratorCmd+0x31c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d051      	beq.n	8001d2e <parseGeneratorCmd+0x12a>
 8001c8a:	f502 22ff 	add.w	r2, r2, #522240	; 0x7f800
 8001c8e:	f202 32f3 	addw	r2, r2, #1011	; 0x3f3
 8001c92:	4293      	cmp	r3, r2
 8001c94:	f040 81af 	bne.w	8001ff6 <parseGeneratorCmd+0x3f2>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c98:	4668      	mov	r0, sp
 8001c9a:	2105      	movs	r1, #5
 8001c9c:	f000 fbb6 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001ca0:	2803      	cmp	r0, #3
 8001ca2:	d92a      	bls.n	8001cfa <parseGeneratorCmd+0xf6>
 8001ca4:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ca6:	4c97      	ldr	r4, [pc, #604]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001ca8:	42a0      	cmp	r0, r4
 8001caa:	d026      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
 8001cac:	4b9d      	ldr	r3, [pc, #628]	; (8001f24 <parseGeneratorCmd+0x320>)
 8001cae:	4298      	cmp	r0, r3
 8001cb0:	d023      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
				genSetPwmFrequencyPSC(((cmdIn)&0x00ffff00)>>8,(uint8_t)(cmdIn));					
 8001cb2:	b2c1      	uxtb	r1, r0
 8001cb4:	f3c0 200f 	ubfx	r0, r0, #8, #16
 8001cb8:	f001 ff36 	bl	8003b28 <genSetPwmFrequencyPSC>
		cmdIn=CMD_END;
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	e7ae      	b.n	8001c1e <parseGeneratorCmd+0x1a>
	switch(cmdIn){
 8001cc0:	4a99      	ldr	r2, [pc, #612]	; (8001f28 <parseGeneratorCmd+0x324>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	f000 8084 	beq.w	8001dd0 <parseGeneratorCmd+0x1cc>
 8001cc8:	f240 80e7 	bls.w	8001e9a <parseGeneratorCmd+0x296>
 8001ccc:	4a97      	ldr	r2, [pc, #604]	; (8001f2c <parseGeneratorCmd+0x328>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00c      	beq.n	8001cec <parseGeneratorCmd+0xe8>
 8001cd2:	f102 7285 	add.w	r2, r2, #17432576	; 0x10a0000
 8001cd6:	f502 3287 	add.w	r2, r2, #69120	; 0x10e00
 8001cda:	f202 12f5 	addw	r2, r2, #501	; 0x1f5
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	f040 8189 	bne.w	8001ff6 <parseGeneratorCmd+0x3f2>
			genUnsetOutputBuffer();
 8001ce4:	f002 f826 	bl	8003d34 <genUnsetOutputBuffer>
		cmdIn=CMD_END;
 8001ce8:	4886      	ldr	r0, [pc, #536]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001cea:	e798      	b.n	8001c1e <parseGeneratorCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001cec:	4668      	mov	r0, sp
 8001cee:	2105      	movs	r1, #5
 8001cf0:	f000 fb8c 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001cf4:	2803      	cmp	r0, #3
 8001cf6:	f200 809a 	bhi.w	8001e2e <parseGeneratorCmd+0x22a>
		cmdIn=CMD_END;
 8001cfa:	4882      	ldr	r0, [pc, #520]	; (8001f04 <parseGeneratorCmd+0x300>)
}
 8001cfc:	b003      	add	sp, #12
 8001cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d00:	4668      	mov	r0, sp
 8001d02:	2105      	movs	r1, #5
 8001d04:	f000 fb82 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d08:	2803      	cmp	r0, #3
 8001d0a:	d9f6      	bls.n	8001cfa <parseGeneratorCmd+0xf6>
 8001d0c:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001d0e:	4b7d      	ldr	r3, [pc, #500]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001d10:	4298      	cmp	r0, r3
 8001d12:	d0f2      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
 8001d14:	4b83      	ldr	r3, [pc, #524]	; (8001f24 <parseGeneratorCmd+0x320>)
 8001d16:	4298      	cmp	r0, r3
 8001d18:	d0ef      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
				error=genSetFrequency(((cmdIn)&0xffffff00)>>8,(uint8_t)(cmdIn));
 8001d1a:	b2c1      	uxtb	r1, r0
 8001d1c:	0a00      	lsrs	r0, r0, #8
 8001d1e:	f001 ff4d 	bl	8003bbc <genSetFrequency>
 8001d22:	4604      	mov	r4, r0
	if(error>0){
 8001d24:	2c00      	cmp	r4, #0
 8001d26:	d0e8      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
 8001d28:	4620      	mov	r0, r4
}
 8001d2a:	b003      	add	sp, #12
 8001d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			genStop();
 8001d2e:	f002 f8c5 	bl	8003ebc <genStop>
 8001d32:	e7e2      	b.n	8001cfa <parseGeneratorCmd+0xf6>
			xQueueSendToBack(messageQueue, "PSendGenPwmConfig", portMAX_DELAY);
 8001d34:	4b77      	ldr	r3, [pc, #476]	; (8001f14 <parseGeneratorCmd+0x310>)
 8001d36:	497e      	ldr	r1, [pc, #504]	; (8001f30 <parseGeneratorCmd+0x32c>)
 8001d38:	6818      	ldr	r0, [r3, #0]
 8001d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3e:	2300      	movs	r3, #0
 8001d40:	f007 f8d8 	bl	8008ef4 <xQueueGenericSend>
		cmdIn=CMD_END;
 8001d44:	486f      	ldr	r0, [pc, #444]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001d46:	e7d9      	b.n	8001cfc <parseGeneratorCmd+0xf8>
	switch(cmdIn){
 8001d48:	4a7a      	ldr	r2, [pc, #488]	; (8001f34 <parseGeneratorCmd+0x330>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d01a      	beq.n	8001d84 <parseGeneratorCmd+0x180>
 8001d4e:	f200 8147 	bhi.w	8001fe0 <parseGeneratorCmd+0x3dc>
 8001d52:	f102 4275 	add.w	r2, r2, #4110417920	; 0xf5000000
 8001d56:	f502 3204 	add.w	r2, r2, #135168	; 0x21000
 8001d5a:	f202 220e 	addw	r2, r2, #526	; 0x20e
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d00c      	beq.n	8001d7c <parseGeneratorCmd+0x178>
 8001d62:	f502 2250 	add.w	r2, r2, #851968	; 0xd0000
 8001d66:	f202 1201 	addw	r2, r2, #257	; 0x101
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	f040 8143 	bne.w	8001ff6 <parseGeneratorCmd+0x3f2>
			genStart();
 8001d70:	f002 f898 	bl	8003ea4 <genStart>
			genStatusOK();
 8001d74:	f001 ff58 	bl	8003c28 <genStatusOK>
		cmdIn=CMD_END;
 8001d78:	4862      	ldr	r0, [pc, #392]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001d7a:	e750      	b.n	8001c1e <parseGeneratorCmd+0x1a>
			genReset();
 8001d7c:	f002 f8aa 	bl	8003ed4 <genReset>
		cmdIn=CMD_END;
 8001d80:	4860      	ldr	r0, [pc, #384]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001d82:	e74c      	b.n	8001c1e <parseGeneratorCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d84:	4668      	mov	r0, sp
 8001d86:	2105      	movs	r1, #5
 8001d88:	f000 fb40 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d8c:	2803      	cmp	r0, #3
 8001d8e:	d84a      	bhi.n	8001e26 <parseGeneratorCmd+0x222>
	}else if(bytesRead == 0){
 8001d90:	2800      	cmp	r0, #0
 8001d92:	f645 7244 	movw	r2, #24388	; 0x5f44
 8001d96:	f644 6345 	movw	r3, #20037	; 0x4e45
 8001d9a:	f645 7152 	movw	r1, #24402	; 0x5f52
 8001d9e:	f245 2045 	movw	r0, #21061	; 0x5245
 8001da2:	bf04      	itt	eq
 8001da4:	4611      	moveq	r1, r2
 8001da6:	4618      	moveq	r0, r3
			error=genSetDAC((uint16_t)(cmdIn),(uint16_t)(cmdIn>>16));
 8001da8:	f001 ffc6 	bl	8003d38 <genSetDAC>
 8001dac:	4604      	mov	r4, r0
			genStatusOK();
 8001dae:	f001 ff3b 	bl	8003c28 <genStatusOK>
	if(error>0){
 8001db2:	2c00      	cmp	r4, #0
 8001db4:	d1b8      	bne.n	8001d28 <parseGeneratorCmd+0x124>
 8001db6:	e7a0      	b.n	8001cfa <parseGeneratorCmd+0xf6>
			genSetOutputBuffer();
 8001db8:	f001 ffba 	bl	8003d30 <genSetOutputBuffer>
		cmdIn=CMD_END;
 8001dbc:	4851      	ldr	r0, [pc, #324]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001dbe:	e72e      	b.n	8001c1e <parseGeneratorCmd+0x1a>
			genSendRealSamplingFreq();
 8001dc0:	f001 ff1a 	bl	8003bf8 <genSendRealSamplingFreq>
		cmdIn=CMD_END;
 8001dc4:	484f      	ldr	r0, [pc, #316]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001dc6:	e72a      	b.n	8001c1e <parseGeneratorCmd+0x1a>
			generator_deinit();
 8001dc8:	f001 fea0 	bl	8003b0c <generator_deinit>
		cmdIn=CMD_END;
 8001dcc:	484d      	ldr	r0, [pc, #308]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001dce:	e726      	b.n	8001c1e <parseGeneratorCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001dd0:	4668      	mov	r0, sp
 8001dd2:	2105      	movs	r1, #5
 8001dd4:	f000 fb1a 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001dd8:	2803      	cmp	r0, #3
 8001dda:	d98e      	bls.n	8001cfa <parseGeneratorCmd+0xf6>
 8001ddc:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001dde:	4c49      	ldr	r4, [pc, #292]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001de0:	42a0      	cmp	r0, r4
 8001de2:	d08a      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
 8001de4:	4b4f      	ldr	r3, [pc, #316]	; (8001f24 <parseGeneratorCmd+0x320>)
 8001de6:	4298      	cmp	r0, r3
 8001de8:	d087      	beq.n	8001cfa <parseGeneratorCmd+0xf6>
				genSetPwmFrequencyARR(((cmdIn)&0x00ffff00)>>8,(uint8_t)(cmdIn));
 8001dea:	b2c1      	uxtb	r1, r0
 8001dec:	f3c0 200f 	ubfx	r0, r0, #8, #16
 8001df0:	f001 fe9e 	bl	8003b30 <genSetPwmFrequencyARR>
		cmdIn=CMD_END;
 8001df4:	4620      	mov	r0, r4
 8001df6:	e712      	b.n	8001c1e <parseGeneratorCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001df8:	4668      	mov	r0, sp
 8001dfa:	2105      	movs	r1, #5
 8001dfc:	f000 fb06 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001e00:	2803      	cmp	r0, #3
 8001e02:	f67f af7a 	bls.w	8001cfa <parseGeneratorCmd+0xf6>
 8001e06:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001e08:	4b3e      	ldr	r3, [pc, #248]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001e0a:	4298      	cmp	r0, r3
 8001e0c:	f43f af75 	beq.w	8001cfa <parseGeneratorCmd+0xf6>
 8001e10:	4b44      	ldr	r3, [pc, #272]	; (8001f24 <parseGeneratorCmd+0x320>)
 8001e12:	4298      	cmp	r0, r3
 8001e14:	f43f af71 	beq.w	8001cfa <parseGeneratorCmd+0xf6>
				error=genSetLength(cmdIn,2);
 8001e18:	2102      	movs	r1, #2
 8001e1a:	f001 ff19 	bl	8003c50 <genSetLength>
 8001e1e:	4604      	mov	r4, r0
	if(error>0){
 8001e20:	2c00      	cmp	r4, #0
 8001e22:	d181      	bne.n	8001d28 <parseGeneratorCmd+0x124>
 8001e24:	e769      	b.n	8001cfa <parseGeneratorCmd+0xf6>
 8001e26:	9900      	ldr	r1, [sp, #0]
 8001e28:	b288      	uxth	r0, r1
 8001e2a:	0c09      	lsrs	r1, r1, #16
 8001e2c:	e7bc      	b.n	8001da8 <parseGeneratorCmd+0x1a4>
 8001e2e:	9b00      	ldr	r3, [sp, #0]
			if(isGeneratorMode(cmdIn)){				
 8001e30:	4a41      	ldr	r2, [pc, #260]	; (8001f38 <parseGeneratorCmd+0x334>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	f000 80c8 	beq.w	8001fc8 <parseGeneratorCmd+0x3c4>
 8001e38:	4a3e      	ldr	r2, [pc, #248]	; (8001f34 <parseGeneratorCmd+0x330>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	f47f af5d 	bne.w	8001cfa <parseGeneratorCmd+0xf6>
					genSetMode(GEN_DAC);
 8001e40:	2001      	movs	r0, #1
 8001e42:	f001 fe49 	bl	8003ad8 <genSetMode>
		cmdIn=CMD_END;
 8001e46:	482f      	ldr	r0, [pc, #188]	; (8001f04 <parseGeneratorCmd+0x300>)
 8001e48:	e6e9      	b.n	8001c1e <parseGeneratorCmd+0x1a>
	switch(cmdIn){
 8001e4a:	f5a2 2261 	sub.w	r2, r2, #921600	; 0xe1000
 8001e4e:	f2a2 62ff 	subw	r2, r2, #1791	; 0x6ff
 8001e52:	4293      	cmp	r3, r2
 8001e54:	f040 80cf 	bne.w	8001ff6 <parseGeneratorCmd+0x3f2>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001e58:	4668      	mov	r0, sp
 8001e5a:	2105      	movs	r1, #5
 8001e5c:	f000 fad6 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001e60:	2803      	cmp	r0, #3
 8001e62:	f67f af4a 	bls.w	8001cfa <parseGeneratorCmd+0xf6>
 8001e66:	9a00      	ldr	r2, [sp, #0]
			if(isChannel(cmdIn)){
 8001e68:	4b34      	ldr	r3, [pc, #208]	; (8001f3c <parseGeneratorCmd+0x338>)
 8001e6a:	4413      	add	r3, r2
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	f63f af44 	bhi.w	8001cfa <parseGeneratorCmd+0xf6>
				if(cmdIn == CMD_CHANNELS_1){
 8001e72:	4b33      	ldr	r3, [pc, #204]	; (8001f40 <parseGeneratorCmd+0x33c>)
 8001e74:	429a      	cmp	r2, r3
 8001e76:	f000 80ab 	beq.w	8001fd0 <parseGeneratorCmd+0x3cc>
				}else if(cmdIn == CMD_CHANNELS_2){
 8001e7a:	4b32      	ldr	r3, [pc, #200]	; (8001f44 <parseGeneratorCmd+0x340>)
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	f000 80bc 	beq.w	8001ffa <parseGeneratorCmd+0x3f6>
				}else if(cmdIn == CMD_CHANNELS_3){
 8001e82:	4b31      	ldr	r3, [pc, #196]	; (8001f48 <parseGeneratorCmd+0x344>)
 8001e84:	429a      	cmp	r2, r3
 8001e86:	f040 8097 	bne.w	8001fb8 <parseGeneratorCmd+0x3b4>
					error=genSetNumOfChannels(3);
 8001e8a:	2003      	movs	r0, #3
 8001e8c:	f001 ff0e 	bl	8003cac <genSetNumOfChannels>
 8001e90:	4604      	mov	r4, r0
	if(error>0){
 8001e92:	2c00      	cmp	r4, #0
 8001e94:	f47f af48 	bne.w	8001d28 <parseGeneratorCmd+0x124>
 8001e98:	e72f      	b.n	8001cfa <parseGeneratorCmd+0xf6>
	switch(cmdIn){
 8001e9a:	f5a2 3243 	sub.w	r2, r2, #199680	; 0x30c00
 8001e9e:	f2a2 3202 	subw	r2, r2, #770	; 0x302
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	f040 80a7 	bne.w	8001ff6 <parseGeneratorCmd+0x3f2>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001ea8:	2105      	movs	r1, #5
 8001eaa:	4668      	mov	r0, sp
 8001eac:	f000 faae 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001eb0:	2803      	cmp	r0, #3
 8001eb2:	d867      	bhi.n	8001f84 <parseGeneratorCmd+0x380>
	}else if(bytesRead == 0){
 8001eb4:	2800      	cmp	r0, #0
 8001eb6:	f244 534e 	movw	r3, #17742	; 0x454e
 8001eba:	f244 5752 	movw	r7, #17746	; 0x4552
 8001ebe:	bf13      	iteet	ne
 8001ec0:	2652      	movne	r6, #82	; 0x52
 8001ec2:	461f      	moveq	r7, r3
 8001ec4:	2644      	moveq	r6, #68	; 0x44
 8001ec6:	25a4      	movne	r5, #164	; 0xa4
 8001ec8:	bf08      	it	eq
 8001eca:	2588      	moveq	r5, #136	; 0x88
 8001ecc:	235f      	movs	r3, #95	; 0x5f
			chan=cmdIn>>24;
 8001ece:	f88d 3000 	strb.w	r3, [sp]
 8001ed2:	f241 3488 	movw	r4, #5000	; 0x1388
 8001ed6:	e004      	b.n	8001ee2 <parseGeneratorCmd+0x2de>
 8001ed8:	3c01      	subs	r4, #1
 8001eda:	b2a4      	uxth	r4, r4
				osDelay(1);
 8001edc:	f006 ff70 	bl	8008dc0 <osDelay>
			while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001ee0:	b12c      	cbz	r4, 8001eee <parseGeneratorCmd+0x2ea>
 8001ee2:	f000 fb2b 	bl	800253c <getBytesAvailable>
 8001ee6:	42a8      	cmp	r0, r5
				osDelay(1);
 8001ee8:	f04f 0001 	mov.w	r0, #1
			while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001eec:	ddf4      	ble.n	8001ed8 <parseGeneratorCmd+0x2d4>
			if(getBytesAvailable()<length*2+1){
 8001eee:	f000 fb25 	bl	800253c <getBytesAvailable>
 8001ef2:	42a8      	cmp	r0, r5
 8001ef4:	dc4f      	bgt.n	8001f96 <parseGeneratorCmd+0x392>
				while(commBufferReadByte(&chan)==0);
 8001ef6:	4668      	mov	r0, sp
 8001ef8:	f000 fa66 	bl	80023c8 <commBufferReadByte>
 8001efc:	2800      	cmp	r0, #0
 8001efe:	d0fa      	beq.n	8001ef6 <parseGeneratorCmd+0x2f2>
 8001f00:	2068      	movs	r0, #104	; 0x68
 8001f02:	e68c      	b.n	8001c1e <parseGeneratorCmd+0x1a>
 8001f04:	5f444e45 	.word	0x5f444e45
 8001f08:	49445047 	.word	0x49445047
 8001f0c:	3248434c 	.word	0x3248434c
 8001f10:	3f464350 	.word	0x3f464350
 8001f14:	200047cc 	.word	0x200047cc
 8001f18:	08011aa0 	.word	0x08011aa0
 8001f1c:	51455246 	.word	0x51455246
 8001f20:	504f5453 	.word	0x504f5453
 8001f24:	5f525245 	.word	0x5f525245
 8001f28:	41575046 	.word	0x41575046
 8001f2c:	45444f4d 	.word	0x45444f4d
 8001f30:	08011ab0 	.word	0x08011ab0
 8001f34:	5f434144 	.word	0x5f434144
 8001f38:	5f4d5750 	.word	0x5f4d5750
 8001f3c:	a0b7bccf 	.word	0xa0b7bccf
 8001f40:	5f484331 	.word	0x5f484331
 8001f44:	5f484332 	.word	0x5f484332
 8001f48:	5f484333 	.word	0x5f484333
	switch(cmdIn){
 8001f4c:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d150      	bne.n	8001ff6 <parseGeneratorCmd+0x3f2>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001f54:	4668      	mov	r0, sp
 8001f56:	2105      	movs	r1, #5
 8001f58:	f000 fa58 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001f5c:	2803      	cmp	r0, #3
 8001f5e:	f67f aecc 	bls.w	8001cfa <parseGeneratorCmd+0xf6>
 8001f62:	9800      	ldr	r0, [sp, #0]
			if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001f64:	4b2b      	ldr	r3, [pc, #172]	; (8002014 <parseGeneratorCmd+0x410>)
 8001f66:	4298      	cmp	r0, r3
 8001f68:	f43f aec7 	beq.w	8001cfa <parseGeneratorCmd+0xf6>
 8001f6c:	4b2a      	ldr	r3, [pc, #168]	; (8002018 <parseGeneratorCmd+0x414>)
 8001f6e:	4298      	cmp	r0, r3
 8001f70:	f43f aec3 	beq.w	8001cfa <parseGeneratorCmd+0xf6>
				error=genSetLength(cmdIn,1);
 8001f74:	2101      	movs	r1, #1
 8001f76:	f001 fe6b 	bl	8003c50 <genSetLength>
 8001f7a:	4604      	mov	r4, r0
	if(error>0){
 8001f7c:	2c00      	cmp	r4, #0
 8001f7e:	f47f aed3 	bne.w	8001d28 <parseGeneratorCmd+0x124>
 8001f82:	e6ba      	b.n	8001cfa <parseGeneratorCmd+0xf6>
 8001f84:	9b00      	ldr	r3, [sp, #0]
 8001f86:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8001f8a:	ba5f      	rev16	r7, r3
 8001f8c:	004d      	lsls	r5, r1, #1
 8001f8e:	460e      	mov	r6, r1
 8001f90:	b2bf      	uxth	r7, r7
 8001f92:	0e1b      	lsrs	r3, r3, #24
 8001f94:	e79b      	b.n	8001ece <parseGeneratorCmd+0x2ca>
				error=genSetData(index,length*2,chan);
 8001f96:	0071      	lsls	r1, r6, #1
 8001f98:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8001f9c:	4638      	mov	r0, r7
 8001f9e:	f89d 2000 	ldrb.w	r2, [sp]
 8001fa2:	f001 fdc9 	bl	8003b38 <genSetData>
				if (error){
 8001fa6:	4604      	mov	r4, r0
 8001fa8:	b378      	cbz	r0, 800200a <parseGeneratorCmd+0x406>
					while(commBufferReadByte(&chan)==0);
 8001faa:	4668      	mov	r0, sp
 8001fac:	f000 fa0c 	bl	80023c8 <commBufferReadByte>
 8001fb0:	2800      	cmp	r0, #0
 8001fb2:	d0fa      	beq.n	8001faa <parseGeneratorCmd+0x3a6>
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	e6b8      	b.n	8001d2a <parseGeneratorCmd+0x126>
					error=genSetNumOfChannels(4);
 8001fb8:	2004      	movs	r0, #4
 8001fba:	f001 fe77 	bl	8003cac <genSetNumOfChannels>
 8001fbe:	4604      	mov	r4, r0
	if(error>0){
 8001fc0:	2c00      	cmp	r4, #0
 8001fc2:	f47f aeb1 	bne.w	8001d28 <parseGeneratorCmd+0x124>
 8001fc6:	e698      	b.n	8001cfa <parseGeneratorCmd+0xf6>
					genSetMode(GEN_PWM);				
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f001 fd85 	bl	8003ad8 <genSetMode>
 8001fce:	e694      	b.n	8001cfa <parseGeneratorCmd+0xf6>
					error=genSetNumOfChannels(1);
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f001 fe6b 	bl	8003cac <genSetNumOfChannels>
 8001fd6:	4604      	mov	r4, r0
	if(error>0){
 8001fd8:	2c00      	cmp	r4, #0
 8001fda:	f47f aea5 	bne.w	8001d28 <parseGeneratorCmd+0x124>
 8001fde:	e68c      	b.n	8001cfa <parseGeneratorCmd+0xf6>
	switch(cmdIn){
 8001fe0:	4a0c      	ldr	r2, [pc, #48]	; (8002014 <parseGeneratorCmd+0x410>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	f43f ae89 	beq.w	8001cfa <parseGeneratorCmd+0xf6>
 8001fe8:	f502 221f 	add.w	r2, r2, #651264	; 0x9f000
 8001fec:	f202 7202 	addw	r2, r2, #1794	; 0x702
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	f43f ae82 	beq.w	8001cfa <parseGeneratorCmd+0xf6>
 8001ff6:	2064      	movs	r0, #100	; 0x64
 8001ff8:	e611      	b.n	8001c1e <parseGeneratorCmd+0x1a>
					error=genSetNumOfChannels(2);
 8001ffa:	2002      	movs	r0, #2
 8001ffc:	f001 fe56 	bl	8003cac <genSetNumOfChannels>
 8002000:	4604      	mov	r4, r0
	if(error>0){
 8002002:	2c00      	cmp	r4, #0
 8002004:	f47f ae90 	bne.w	8001d28 <parseGeneratorCmd+0x124>
 8002008:	e677      	b.n	8001cfa <parseGeneratorCmd+0xf6>
					genDataOKSendNext();
 800200a:	f001 fe01 	bl	8003c10 <genDataOKSendNext>
		cmdIn=CMD_END;
 800200e:	4801      	ldr	r0, [pc, #4]	; (8002014 <parseGeneratorCmd+0x410>)
 8002010:	e605      	b.n	8001c1e <parseGeneratorCmd+0x1a>
 8002012:	bf00      	nop
 8002014:	5f444e45 	.word	0x5f444e45
 8002018:	5f525245 	.word	0x5f525245

0800201c <CmdParserTask>:
void CmdParserTask(void const *argument){
 800201c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	cmdParserMessageQueue = xQueueCreate(5, 20);
 8002020:	2200      	movs	r2, #0
void CmdParserTask(void const *argument){
 8002022:	b089      	sub	sp, #36	; 0x24
	cmdParserMessageQueue = xQueueCreate(5, 20);
 8002024:	2114      	movs	r1, #20
 8002026:	2005      	movs	r0, #5
 8002028:	f006 ff20 	bl	8008e6c <xQueueGenericCreate>
 800202c:	f8df 838c 	ldr.w	r8, [pc, #908]	; 80023bc <CmdParserTask+0x3a0>
 8002030:	f8df a38c 	ldr.w	sl, [pc, #908]	; 80023c0 <CmdParserTask+0x3a4>
				switch (BUILD_CMD(cmdIn)){
 8002034:	f8df 938c 	ldr.w	r9, [pc, #908]	; 80023c4 <CmdParserTask+0x3a8>
	cmdParserMessageQueue = xQueueCreate(5, 20);
 8002038:	f8c8 0000 	str.w	r0, [r8]
 800203c:	e001      	b.n	8002042 <CmdParserTask+0x26>
 800203e:	f8d8 0000 	ldr.w	r0, [r8]
		xQueueReceive(cmdParserMessageQueue, message, portMAX_DELAY);
 8002042:	2300      	movs	r3, #0
 8002044:	f04f 32ff 	mov.w	r2, #4294967295
 8002048:	a903      	add	r1, sp, #12
 800204a:	f007 f9fb 	bl	8009444 <xQueueGenericReceive>
		if(message[0] == '1'){//parsing of command
 800204e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8002052:	2b31      	cmp	r3, #49	; 0x31
 8002054:	d1f3      	bne.n	800203e <CmdParserTask+0x22>
 8002056:	f89d 4003 	ldrb.w	r4, [sp, #3]
 800205a:	e009      	b.n	8002070 <CmdParserTask+0x54>
			}while(byteRead==0 && chr != ':' && chr != ';');
 800205c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002060:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
 8002064:	2a01      	cmp	r2, #1
 8002066:	d90f      	bls.n	8002088 <CmdParserTask+0x6c>
 8002068:	462f      	mov	r7, r5
 800206a:	4635      	mov	r5, r6
 800206c:	4626      	mov	r6, r4
 800206e:	461c      	mov	r4, r3
				byteRead = commBufferReadByte(&chr);
 8002070:	f10d 0003 	add.w	r0, sp, #3
 8002074:	f000 f9a8 	bl	80023c8 <commBufferReadByte>
			}while(byteRead==0 && chr != ':' && chr != ';');
 8002078:	2800      	cmp	r0, #0
 800207a:	d0ef      	beq.n	800205c <CmdParserTask+0x40>
 800207c:	462f      	mov	r7, r5
 800207e:	f8d8 0000 	ldr.w	r0, [r8]
 8002082:	4635      	mov	r5, r6
 8002084:	4626      	mov	r6, r4
 8002086:	e7dc      	b.n	8002042 <CmdParserTask+0x26>
				switch (BUILD_CMD(cmdIn)){
 8002088:	0433      	lsls	r3, r6, #16
 800208a:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 800208e:	431f      	orrs	r7, r3
 8002090:	ea47 2705 	orr.w	r7, r7, r5, lsl #8
 8002094:	454f      	cmp	r7, r9
 8002096:	4683      	mov	fp, r0
 8002098:	f000 80ce 	beq.w	8002238 <CmdParserTask+0x21c>
 800209c:	dc1a      	bgt.n	80020d4 <CmdParserTask+0xb8>
 800209e:	4bb4      	ldr	r3, [pc, #720]	; (8002370 <CmdParserTask+0x354>)
 80020a0:	429f      	cmp	r7, r3
 80020a2:	f000 8119 	beq.w	80022d8 <CmdParserTask+0x2bc>
 80020a6:	dc43      	bgt.n	8002130 <CmdParserTask+0x114>
 80020a8:	4bb2      	ldr	r3, [pc, #712]	; (8002374 <CmdParserTask+0x358>)
 80020aa:	429f      	cmp	r7, r3
 80020ac:	f000 8122 	beq.w	80022f4 <CmdParserTask+0x2d8>
 80020b0:	4bb1      	ldr	r3, [pc, #708]	; (8002378 <CmdParserTask+0x35c>)
 80020b2:	429f      	cmp	r7, r3
 80020b4:	f040 80e3 	bne.w	800227e <CmdParserTask+0x262>
						xQueueSendToBack(messageQueue, "0_IDN", portMAX_DELAY);
 80020b8:	465b      	mov	r3, fp
 80020ba:	f04f 32ff 	mov.w	r2, #4294967295
 80020be:	49af      	ldr	r1, [pc, #700]	; (800237c <CmdParserTask+0x360>)
 80020c0:	f8da 0000 	ldr.w	r0, [sl]
 80020c4:	f006 ff16 	bl	8008ef4 <xQueueGenericSend>
 80020c8:	462f      	mov	r7, r5
 80020ca:	f8d8 0000 	ldr.w	r0, [r8]
 80020ce:	4635      	mov	r5, r6
 80020d0:	4626      	mov	r6, r4
 80020d2:	e7b6      	b.n	8002042 <CmdParserTask+0x26>
				switch (BUILD_CMD(cmdIn)){
 80020d4:	4baa      	ldr	r3, [pc, #680]	; (8002380 <CmdParserTask+0x364>)
 80020d6:	429f      	cmp	r7, r3
 80020d8:	f000 80b4 	beq.w	8002244 <CmdParserTask+0x228>
 80020dc:	dc70      	bgt.n	80021c0 <CmdParserTask+0x1a4>
 80020de:	f103 437b 	add.w	r3, r3, #4211081216	; 0xfb000000
 80020e2:	f503 037b 	add.w	r3, r3, #16449536	; 0xfb0000
 80020e6:	429f      	cmp	r7, r3
 80020e8:	f000 8093 	beq.w	8002212 <CmdParserTask+0x1f6>
 80020ec:	f103 733f 	add.w	r3, r3, #50069504	; 0x2fc0000
 80020f0:	f503 333d 	add.w	r3, r3, #193536	; 0x2f400
 80020f4:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80020f8:	429f      	cmp	r7, r3
 80020fa:	f040 80c0 	bne.w	800227e <CmdParserTask+0x262>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80020fe:	2105      	movs	r1, #5
 8002100:	a801      	add	r0, sp, #4
 8002102:	f000 f983 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 8002106:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8002108:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 800210a:	f200 8117 	bhi.w	800233c <CmdParserTask+0x320>
 800210e:	f8da 0000 	ldr.w	r0, [sl]
	}else if(bytesRead == 0){
 8002112:	2b00      	cmp	r3, #0
 8002114:	f040 80ff 	bne.w	8002316 <CmdParserTask+0x2fa>
  * @retval None
  */
void printErrResponse(command cmd){
	uint8_t err[5];
  if(cmd == CMD_END){
		xQueueSendToBack(messageQueue, STR_ACK, portMAX_DELAY);
 8002118:	2300      	movs	r3, #0
 800211a:	f04f 32ff 	mov.w	r2, #4294967295
 800211e:	4999      	ldr	r1, [pc, #612]	; (8002384 <CmdParserTask+0x368>)
 8002120:	f006 fee8 	bl	8008ef4 <xQueueGenericSend>
 8002124:	462f      	mov	r7, r5
 8002126:	f8d8 0000 	ldr.w	r0, [r8]
 800212a:	4635      	mov	r5, r6
 800212c:	4626      	mov	r6, r4
 800212e:	e788      	b.n	8002042 <CmdParserTask+0x26>
				switch (BUILD_CMD(cmdIn)){
 8002130:	4b95      	ldr	r3, [pc, #596]	; (8002388 <CmdParserTask+0x36c>)
 8002132:	429f      	cmp	r7, r3
 8002134:	f000 80bc 	beq.w	80022b0 <CmdParserTask+0x294>
 8002138:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800213c:	f203 63f9 	addw	r3, r3, #1785	; 0x6f9
 8002140:	429f      	cmp	r7, r3
 8002142:	f040 809c 	bne.w	800227e <CmdParserTask+0x262>
						tempCmd = parseLogAnlysCmd();
 8002146:	f7ff fbdf 	bl	8001908 <parseLogAnlysCmd>
  if(cmd == CMD_END){
 800214a:	4b90      	ldr	r3, [pc, #576]	; (800238c <CmdParserTask+0x370>)
 800214c:	4298      	cmp	r0, r3
 800214e:	d065      	beq.n	800221c <CmdParserTask+0x200>
	}else{
		err[0]=ERROR_PREFIX;
		err[1]=(cmd/100)%10+48;
 8002150:	4a8f      	ldr	r2, [pc, #572]	; (8002390 <CmdParserTask+0x374>)
 8002152:	4990      	ldr	r1, [pc, #576]	; (8002394 <CmdParserTask+0x378>)
		err[2]=(cmd/10)%10+48;
		err[3]=cmd%10+48;
		err[4]=0;
 8002154:	f88d b008 	strb.w	fp, [sp, #8]
		err[1]=(cmd/100)%10+48;
 8002158:	fba1 3100 	umull	r3, r1, r1, r0
		err[2]=(cmd/10)%10+48;
 800215c:	fba2 7300 	umull	r7, r3, r2, r0
 8002160:	08db      	lsrs	r3, r3, #3
		err[1]=(cmd/100)%10+48;
 8002162:	0949      	lsrs	r1, r1, #5
 8002164:	fba2 c701 	umull	ip, r7, r2, r1
		err[2]=(cmd/10)%10+48;
 8002168:	fba2 c203 	umull	ip, r2, r2, r3
		err[1]=(cmd/100)%10+48;
 800216c:	08ff      	lsrs	r7, r7, #3
		err[2]=(cmd/10)%10+48;
 800216e:	08d2      	lsrs	r2, r2, #3
		err[1]=(cmd/100)%10+48;
 8002170:	eb07 0787 	add.w	r7, r7, r7, lsl #2
		err[2]=(cmd/10)%10+48;
 8002174:	eb02 0282 	add.w	r2, r2, r2, lsl #2
		err[1]=(cmd/100)%10+48;
 8002178:	eba1 0147 	sub.w	r1, r1, r7, lsl #1
		err[2]=(cmd/10)%10+48;
 800217c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
		err[3]=cmd%10+48;
 8002180:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8002184:	eba0 0747 	sub.w	r7, r0, r7, lsl #1
		err[1]=(cmd/100)%10+48;
 8002188:	3130      	adds	r1, #48	; 0x30
		err[2]=(cmd/10)%10+48;
 800218a:	f102 0030 	add.w	r0, r2, #48	; 0x30
		err[3]=cmd%10+48;
 800218e:	3730      	adds	r7, #48	; 0x30
		err[0]=ERROR_PREFIX;
 8002190:	f04f 0c45 	mov.w	ip, #69	; 0x45
		err[1]=(cmd/100)%10+48;
 8002194:	f88d 1005 	strb.w	r1, [sp, #5]
		err[2]=(cmd/10)%10+48;
 8002198:	f88d 0006 	strb.w	r0, [sp, #6]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 800219c:	465b      	mov	r3, fp
 800219e:	f04f 32ff 	mov.w	r2, #4294967295
 80021a2:	a901      	add	r1, sp, #4
 80021a4:	f8da 0000 	ldr.w	r0, [sl]
		err[3]=cmd%10+48;
 80021a8:	f88d 7007 	strb.w	r7, [sp, #7]
		err[0]=ERROR_PREFIX;
 80021ac:	f88d c004 	strb.w	ip, [sp, #4]
 80021b0:	462f      	mov	r7, r5
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80021b2:	f006 fe9f 	bl	8008ef4 <xQueueGenericSend>
 80021b6:	4635      	mov	r5, r6
 80021b8:	f8d8 0000 	ldr.w	r0, [r8]
 80021bc:	4626      	mov	r6, r4
 80021be:	e740      	b.n	8002042 <CmdParserTask+0x26>
				switch (BUILD_CMD(cmdIn)){
 80021c0:	4b75      	ldr	r3, [pc, #468]	; (8002398 <CmdParserTask+0x37c>)
 80021c2:	429f      	cmp	r7, r3
 80021c4:	f000 8082 	beq.w	80022cc <CmdParserTask+0x2b0>
 80021c8:	f503 23c1 	add.w	r3, r3, #395264	; 0x60800
 80021cc:	33fc      	adds	r3, #252	; 0xfc
 80021ce:	429f      	cmp	r7, r3
 80021d0:	d155      	bne.n	800227e <CmdParserTask+0x262>
						tempCmd = parseCounterCmd();
 80021d2:	f7fe fd61 	bl	8000c98 <parseCounterCmd>
  if(cmd == CMD_END){
 80021d6:	4b6d      	ldr	r3, [pc, #436]	; (800238c <CmdParserTask+0x370>)
 80021d8:	4298      	cmp	r0, r3
 80021da:	d01f      	beq.n	800221c <CmdParserTask+0x200>
		err[1]=(cmd/100)%10+48;
 80021dc:	4b6c      	ldr	r3, [pc, #432]	; (8002390 <CmdParserTask+0x374>)
 80021de:	496d      	ldr	r1, [pc, #436]	; (8002394 <CmdParserTask+0x378>)
		err[4]=0;
 80021e0:	f88d b008 	strb.w	fp, [sp, #8]
		err[1]=(cmd/100)%10+48;
 80021e4:	fba1 2100 	umull	r2, r1, r1, r0
		err[2]=(cmd/10)%10+48;
 80021e8:	fba3 7200 	umull	r7, r2, r3, r0
 80021ec:	08d2      	lsrs	r2, r2, #3
		err[1]=(cmd/100)%10+48;
 80021ee:	0949      	lsrs	r1, r1, #5
 80021f0:	fba3 c701 	umull	ip, r7, r3, r1
		err[2]=(cmd/10)%10+48;
 80021f4:	fba3 c302 	umull	ip, r3, r3, r2
		err[1]=(cmd/100)%10+48;
 80021f8:	08ff      	lsrs	r7, r7, #3
		err[2]=(cmd/10)%10+48;
 80021fa:	08db      	lsrs	r3, r3, #3
		err[1]=(cmd/100)%10+48;
 80021fc:	eb07 0787 	add.w	r7, r7, r7, lsl #2
		err[2]=(cmd/10)%10+48;
 8002200:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		err[1]=(cmd/100)%10+48;
 8002204:	eba1 0147 	sub.w	r1, r1, r7, lsl #1
		err[3]=cmd%10+48;
 8002208:	eb02 0782 	add.w	r7, r2, r2, lsl #2
		err[2]=(cmd/10)%10+48;
 800220c:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
 8002210:	e7b8      	b.n	8002184 <CmdParserTask+0x168>
						tempCmd = parseSyncPwmCmd();
 8002212:	f7ff fa87 	bl	8001724 <parseSyncPwmCmd>
  if(cmd == CMD_END){
 8002216:	4b5d      	ldr	r3, [pc, #372]	; (800238c <CmdParserTask+0x370>)
 8002218:	4298      	cmp	r0, r3
 800221a:	d1df      	bne.n	80021dc <CmdParserTask+0x1c0>
		xQueueSendToBack(messageQueue, STR_ACK, portMAX_DELAY);
 800221c:	465b      	mov	r3, fp
 800221e:	f04f 32ff 	mov.w	r2, #4294967295
 8002222:	4958      	ldr	r1, [pc, #352]	; (8002384 <CmdParserTask+0x368>)
 8002224:	f8da 0000 	ldr.w	r0, [sl]
 8002228:	f006 fe64 	bl	8008ef4 <xQueueGenericSend>
 800222c:	462f      	mov	r7, r5
 800222e:	f8d8 0000 	ldr.w	r0, [r8]
 8002232:	4635      	mov	r5, r6
 8002234:	4626      	mov	r6, r4
 8002236:	e704      	b.n	8002042 <CmdParserTask+0x26>
						tempCmd = parseScopeCmd();
 8002238:	f7fe ff9a 	bl	8001170 <parseScopeCmd>
  if(cmd == CMD_END){
 800223c:	4b53      	ldr	r3, [pc, #332]	; (800238c <CmdParserTask+0x370>)
 800223e:	4298      	cmp	r0, r3
 8002240:	d1cc      	bne.n	80021dc <CmdParserTask+0x1c0>
 8002242:	e7eb      	b.n	800221c <CmdParserTask+0x200>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8002244:	2105      	movs	r1, #5
 8002246:	a801      	add	r0, sp, #4
 8002248:	f000 f8e0 	bl	800240c <commBufferReadNBytes>
	if(bytesRead >= 4){
 800224c:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800224e:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 8002250:	d865      	bhi.n	800231e <CmdParserTask+0x302>
 8002252:	f8da 0000 	ldr.w	r0, [sl]
	}else if(bytesRead == 0){
 8002256:	2b00      	cmp	r3, #0
 8002258:	f43f af5e 	beq.w	8002118 <CmdParserTask+0xfc>
		err[4]=0;
 800225c:	2200      	movs	r2, #0
		err[0]=ERROR_PREFIX;
 800225e:	4f4f      	ldr	r7, [pc, #316]	; (800239c <CmdParserTask+0x380>)
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002260:	4613      	mov	r3, r2
		err[4]=0;
 8002262:	f88d 2008 	strb.w	r2, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002266:	a901      	add	r1, sp, #4
 8002268:	f04f 32ff 	mov.w	r2, #4294967295
		err[0]=ERROR_PREFIX;
 800226c:	9701      	str	r7, [sp, #4]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 800226e:	f006 fe41 	bl	8008ef4 <xQueueGenericSend>
 8002272:	462f      	mov	r7, r5
 8002274:	f8d8 0000 	ldr.w	r0, [r8]
 8002278:	4635      	mov	r5, r6
 800227a:	4626      	mov	r6, r4
 800227c:	e6e1      	b.n	8002042 <CmdParserTask+0x26>
					xQueueSendToBack(messageQueue, UNSUPORTED_FUNCTION_ERR_STR, portMAX_DELAY);
 800227e:	2300      	movs	r3, #0
 8002280:	f04f 32ff 	mov.w	r2, #4294967295
 8002284:	4946      	ldr	r1, [pc, #280]	; (80023a0 <CmdParserTask+0x384>)
 8002286:	f8da 0000 	ldr.w	r0, [sl]
 800228a:	f006 fe33 	bl	8008ef4 <xQueueGenericSend>
					while(commBufferReadByte(&chr)==0 && chr!=';');
 800228e:	f10d 0003 	add.w	r0, sp, #3
 8002292:	f000 f899 	bl	80023c8 <commBufferReadByte>
 8002296:	2800      	cmp	r0, #0
 8002298:	f47f aef0 	bne.w	800207c <CmdParserTask+0x60>
 800229c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80022a0:	2b3b      	cmp	r3, #59	; 0x3b
 80022a2:	d1f4      	bne.n	800228e <CmdParserTask+0x272>
 80022a4:	462f      	mov	r7, r5
 80022a6:	f8d8 0000 	ldr.w	r0, [r8]
 80022aa:	4635      	mov	r5, r6
 80022ac:	4626      	mov	r6, r4
 80022ae:	e6c8      	b.n	8002042 <CmdParserTask+0x26>
						xQueueSendToBack(messageQueue, "Cshield", portMAX_DELAY);
 80022b0:	465b      	mov	r3, fp
 80022b2:	f04f 32ff 	mov.w	r2, #4294967295
 80022b6:	493b      	ldr	r1, [pc, #236]	; (80023a4 <CmdParserTask+0x388>)
 80022b8:	f8da 0000 	ldr.w	r0, [sl]
 80022bc:	f006 fe1a 	bl	8008ef4 <xQueueGenericSend>
 80022c0:	462f      	mov	r7, r5
 80022c2:	f8d8 0000 	ldr.w	r0, [r8]
 80022c6:	4635      	mov	r5, r6
 80022c8:	4626      	mov	r6, r4
 80022ca:	e6ba      	b.n	8002042 <CmdParserTask+0x26>
						tempCmd = parseGeneratorCmd();
 80022cc:	f7ff fc9a 	bl	8001c04 <parseGeneratorCmd>
  if(cmd == CMD_END){
 80022d0:	4b2e      	ldr	r3, [pc, #184]	; (800238c <CmdParserTask+0x370>)
 80022d2:	4298      	cmp	r0, r3
 80022d4:	d182      	bne.n	80021dc <CmdParserTask+0x1c0>
 80022d6:	e7a1      	b.n	800221c <CmdParserTask+0x200>
						xQueueSendToBack(messageQueue, "9SendSystVersion", portMAX_DELAY);
 80022d8:	465b      	mov	r3, fp
 80022da:	f04f 32ff 	mov.w	r2, #4294967295
 80022de:	4932      	ldr	r1, [pc, #200]	; (80023a8 <CmdParserTask+0x38c>)
 80022e0:	f8da 0000 	ldr.w	r0, [sl]
 80022e4:	f006 fe06 	bl	8008ef4 <xQueueGenericSend>
 80022e8:	462f      	mov	r7, r5
 80022ea:	f8d8 0000 	ldr.w	r0, [r8]
 80022ee:	4635      	mov	r5, r6
 80022f0:	4626      	mov	r6, r4
 80022f2:	e6a6      	b.n	8002042 <CmdParserTask+0x26>
						resetDevice();
 80022f4:	f009 f9ec 	bl	800b6d0 <resetDevice>
 80022f8:	462f      	mov	r7, r5
 80022fa:	f8d8 0000 	ldr.w	r0, [r8]
 80022fe:	4635      	mov	r5, r6
 8002300:	4626      	mov	r6, r4
 8002302:	e69e      	b.n	8002042 <CmdParserTask+0x26>
		switch(cmdIn){
 8002304:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 8002308:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 800230c:	f602 0202 	addw	r2, r2, #2050	; 0x802
 8002310:	4293      	cmp	r3, r2
 8002312:	f43f af01 	beq.w	8002118 <CmdParserTask+0xfc>
		err[4]=0;
 8002316:	2200      	movs	r2, #0
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002318:	4613      	mov	r3, r2
		err[0]=ERROR_PREFIX;
 800231a:	4f24      	ldr	r7, [pc, #144]	; (80023ac <CmdParserTask+0x390>)
 800231c:	e7a1      	b.n	8002262 <CmdParserTask+0x246>
 800231e:	9b01      	ldr	r3, [sp, #4]
		switch(cmdIn){
 8002320:	4a23      	ldr	r2, [pc, #140]	; (80023b0 <CmdParserTask+0x394>)
 8002322:	f8da 0000 	ldr.w	r0, [sl]
 8002326:	4293      	cmp	r3, r2
 8002328:	d117      	bne.n	800235a <CmdParserTask+0x33e>
				xQueueSendToBack(messageQueue, "3SendSystemConfig", portMAX_DELAY);
 800232a:	465b      	mov	r3, fp
 800232c:	f04f 32ff 	mov.w	r2, #4294967295
 8002330:	4920      	ldr	r1, [pc, #128]	; (80023b4 <CmdParserTask+0x398>)
 8002332:	f006 fddf 	bl	8008ef4 <xQueueGenericSend>
 8002336:	f8da 0000 	ldr.w	r0, [sl]
 800233a:	e6ed      	b.n	8002118 <CmdParserTask+0xfc>
 800233c:	9b01      	ldr	r3, [sp, #4]
		switch(cmdIn){
 800233e:	4a1c      	ldr	r2, [pc, #112]	; (80023b0 <CmdParserTask+0x394>)
 8002340:	f8da 0000 	ldr.w	r0, [sl]
 8002344:	4293      	cmp	r3, r2
 8002346:	d1dd      	bne.n	8002304 <CmdParserTask+0x2e8>
				xQueueSendToBack(messageQueue, "4SendCommsConfig", portMAX_DELAY);
 8002348:	2300      	movs	r3, #0
 800234a:	f04f 32ff 	mov.w	r2, #4294967295
 800234e:	491a      	ldr	r1, [pc, #104]	; (80023b8 <CmdParserTask+0x39c>)
 8002350:	f006 fdd0 	bl	8008ef4 <xQueueGenericSend>
 8002354:	f8da 0000 	ldr.w	r0, [sl]
 8002358:	e6de      	b.n	8002118 <CmdParserTask+0xfc>
		switch(cmdIn){
 800235a:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 800235e:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 8002362:	f602 0202 	addw	r2, r2, #2050	; 0x802
 8002366:	4293      	cmp	r3, r2
 8002368:	f43f aed6 	beq.w	8002118 <CmdParserTask+0xfc>
 800236c:	e776      	b.n	800225c <CmdParserTask+0x240>
 800236e:	bf00      	nop
 8002370:	3f524556 	.word	0x3f524556
 8002374:	21534552 	.word	0x21534552
 8002378:	3f4e4449 	.word	0x3f4e4449
 800237c:	08011a48 	.word	0x08011a48
 8002380:	54535953 	.word	0x54535953
 8002384:	08011a6c 	.word	0x08011a6c
 8002388:	3f5f4853 	.word	0x3f5f4853
 800238c:	5f444e45 	.word	0x5f444e45
 8002390:	cccccccd 	.word	0xcccccccd
 8002394:	51eb851f 	.word	0x51eb851f
 8002398:	5f4e4547 	.word	0x5f4e4547
 800239c:	31303045 	.word	0x31303045
 80023a0:	08011a74 	.word	0x08011a74
 80023a4:	08011a64 	.word	0x08011a64
 80023a8:	08011a50 	.word	0x08011a50
 80023ac:	32303045 	.word	0x32303045
 80023b0:	3f474643 	.word	0x3f474643
 80023b4:	08011b08 	.word	0x08011b08
 80023b8:	08011a7c 	.word	0x08011a7c
 80023bc:	200047c8 	.word	0x200047c8
 80023c0:	200047cc 	.word	0x200047cc
 80023c4:	5043534f 	.word	0x5043534f

080023c8 <commBufferReadByte>:
  * @brief  Read byte from coms buffer
  * @param  pointer where byte will be written
  * @retval 0 success, 1 error - buffer empty
  */
uint8_t commBufferReadByte(uint8_t *ret){
	if(comm.state == BUFF_EMPTY){
 80023c8:	4b0f      	ldr	r3, [pc, #60]	; (8002408 <commBufferReadByte+0x40>)
 80023ca:	7a9a      	ldrb	r2, [r3, #10]
 80023cc:	b172      	cbz	r2, 80023ec <commBufferReadByte+0x24>
uint8_t commBufferReadByte(uint8_t *ret){
 80023ce:	b430      	push	{r4, r5}
		return 1;
	}else{
		*ret = *(comm.memory + comm.readPointer);
 80023d0:	891c      	ldrh	r4, [r3, #8]
 80023d2:	681d      	ldr	r5, [r3, #0]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023d4:	1c61      	adds	r1, r4, #1
 80023d6:	b2c9      	uxtb	r1, r1
		*ret = *(comm.memory + comm.readPointer);
 80023d8:	5d2c      	ldrb	r4, [r5, r4]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023da:	8119      	strh	r1, [r3, #8]
		if(comm.state == BUFF_FULL){
 80023dc:	2a02      	cmp	r2, #2
		*ret = *(comm.memory + comm.readPointer);
 80023de:	7004      	strb	r4, [r0, #0]
		if(comm.state == BUFF_FULL){
 80023e0:	d006      	beq.n	80023f0 <commBufferReadByte+0x28>
			comm.state = BUFF_DATA;
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023e2:	2a01      	cmp	r2, #1
 80023e4:	d009      	beq.n	80023fa <commBufferReadByte+0x32>
			comm.state = BUFF_EMPTY;
		}
		return 0;
 80023e6:	2000      	movs	r0, #0
	}
}
 80023e8:	bc30      	pop	{r4, r5}
 80023ea:	4770      	bx	lr
		return 1;
 80023ec:	2001      	movs	r0, #1
}
 80023ee:	4770      	bx	lr
			comm.state = BUFF_DATA;
 80023f0:	2201      	movs	r2, #1
		return 0;
 80023f2:	2000      	movs	r0, #0
			comm.state = BUFF_DATA;
 80023f4:	729a      	strb	r2, [r3, #10]
}
 80023f6:	bc30      	pop	{r4, r5}
 80023f8:	4770      	bx	lr
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023fa:	88da      	ldrh	r2, [r3, #6]
 80023fc:	428a      	cmp	r2, r1
			comm.state = BUFF_EMPTY;
 80023fe:	f04f 0000 	mov.w	r0, #0
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002402:	d1f1      	bne.n	80023e8 <commBufferReadByte+0x20>
			comm.state = BUFF_EMPTY;
 8002404:	7298      	strb	r0, [r3, #10]
 8002406:	e7ef      	b.n	80023e8 <commBufferReadByte+0x20>
 8002408:	20000204 	.word	0x20000204

0800240c <commBufferReadNBytes>:
  * @brief  Read N bytes from coms buffer
  * @param  pointer where bytes will be written and number of bytes to read
  * @retval Number of bytes read
  */
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
	for(uint16_t i = 0; i < count; i++){
 800240c:	2900      	cmp	r1, #0
 800240e:	d03a      	beq.n	8002486 <commBufferReadNBytes+0x7a>
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
 8002410:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(comm.state == BUFF_EMPTY){
 8002412:	4e21      	ldr	r6, [pc, #132]	; (8002498 <commBufferReadNBytes+0x8c>)
 8002414:	7ab2      	ldrb	r2, [r6, #10]
 8002416:	b1e2      	cbz	r2, 8002452 <commBufferReadNBytes+0x46>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002418:	f04f 0c00 	mov.w	ip, #0
		*ret = *(comm.memory + comm.readPointer);
 800241c:	6837      	ldr	r7, [r6, #0]
 800241e:	8933      	ldrh	r3, [r6, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002420:	f8b6 e006 	ldrh.w	lr, [r6, #6]
 8002424:	1e44      	subs	r4, r0, #1
	for(uint16_t i = 0; i < count; i++){
 8002426:	4660      	mov	r0, ip
		*ret = *(comm.memory + comm.readPointer);
 8002428:	5cfd      	ldrb	r5, [r7, r3]
 800242a:	f804 5f01 	strb.w	r5, [r4, #1]!
 800242e:	3001      	adds	r0, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002430:	3301      	adds	r3, #1
		if(comm.state == BUFF_FULL){
 8002432:	2a02      	cmp	r2, #2
 8002434:	b280      	uxth	r0, r0
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002436:	b2db      	uxtb	r3, r3
		if(comm.state == BUFF_FULL){
 8002438:	d00d      	beq.n	8002456 <commBufferReadNBytes+0x4a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800243a:	2a01      	cmp	r2, #1
 800243c:	d011      	beq.n	8002462 <commBufferReadNBytes+0x56>
	for(uint16_t i = 0; i < count; i++){
 800243e:	4281      	cmp	r1, r0
 8002440:	d913      	bls.n	800246a <commBufferReadNBytes+0x5e>
	if(comm.state == BUFF_EMPTY){
 8002442:	2a00      	cmp	r2, #0
 8002444:	d1f0      	bne.n	8002428 <commBufferReadNBytes+0x1c>
 8002446:	8133      	strh	r3, [r6, #8]
 8002448:	f1bc 0f00 	cmp.w	ip, #0
 800244c:	d11d      	bne.n	800248a <commBufferReadNBytes+0x7e>
 800244e:	b2c0      	uxtb	r0, r0
		if(commBufferReadByte(mem++) == 1){
			return i;
		}
	}
	return count;
}
 8002450:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(comm.state == BUFF_EMPTY){
 8002452:	4610      	mov	r0, r2
}
 8002454:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for(uint16_t i = 0; i < count; i++){
 8002456:	4281      	cmp	r1, r0
 8002458:	d919      	bls.n	800248e <commBufferReadNBytes+0x82>
 800245a:	f04f 0c01 	mov.w	ip, #1
	if(comm.state == BUFF_EMPTY){
 800245e:	4662      	mov	r2, ip
 8002460:	e7e2      	b.n	8002428 <commBufferReadNBytes+0x1c>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002462:	4573      	cmp	r3, lr
 8002464:	d008      	beq.n	8002478 <commBufferReadNBytes+0x6c>
	for(uint16_t i = 0; i < count; i++){
 8002466:	4281      	cmp	r1, r0
 8002468:	d8de      	bhi.n	8002428 <commBufferReadNBytes+0x1c>
 800246a:	8133      	strh	r3, [r6, #8]
 800246c:	f1bc 0f00 	cmp.w	ip, #0
 8002470:	d000      	beq.n	8002474 <commBufferReadNBytes+0x68>
 8002472:	72b2      	strb	r2, [r6, #10]
	return count;
 8002474:	b2c8      	uxtb	r0, r1
}
 8002476:	bdf0      	pop	{r4, r5, r6, r7, pc}
			comm.state = BUFF_EMPTY;
 8002478:	2200      	movs	r2, #0
	for(uint16_t i = 0; i < count; i++){
 800247a:	4281      	cmp	r1, r0
 800247c:	8133      	strh	r3, [r6, #8]
			comm.state = BUFF_EMPTY;
 800247e:	72b2      	strb	r2, [r6, #10]
	for(uint16_t i = 0; i < count; i++){
 8002480:	d9f8      	bls.n	8002474 <commBufferReadNBytes+0x68>
 8002482:	b2c0      	uxtb	r0, r0
 8002484:	e7e4      	b.n	8002450 <commBufferReadNBytes+0x44>
	return count;
 8002486:	b2c8      	uxtb	r0, r1
}
 8002488:	4770      	bx	lr
 800248a:	72b2      	strb	r2, [r6, #10]
 800248c:	e7df      	b.n	800244e <commBufferReadNBytes+0x42>
 800248e:	2201      	movs	r2, #1
 8002490:	8133      	strh	r3, [r6, #8]
 8002492:	72b2      	strb	r2, [r6, #10]
 8002494:	e7ee      	b.n	8002474 <commBufferReadNBytes+0x68>
 8002496:	bf00      	nop
 8002498:	20000204 	.word	0x20000204

0800249c <commInputByte>:
/**
  * @brief  Processing of incoming byte
  * @param  incomming byte
  * @retval 0 success, 1 error - buffer full
  */
uint8_t commInputByte(uint8_t chr){
 800249c:	b530      	push	{r4, r5, lr}
 800249e:	4a24      	ldr	r2, [pc, #144]	; (8002530 <commInputByte+0x94>)
	portBASE_TYPE xHigherPriorityTaskWoken;
	uint8_t result=0;	
	if (chr==';'){
 80024a0:	283b      	cmp	r0, #59	; 0x3b
uint8_t commInputByte(uint8_t chr){
 80024a2:	b083      	sub	sp, #12
 80024a4:	7a93      	ldrb	r3, [r2, #10]
	if (chr==';'){
 80024a6:	d012      	beq.n	80024ce <commInputByte+0x32>
	if(comm.state == BUFF_FULL){
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d00c      	beq.n	80024c6 <commInputByte+0x2a>
		*(comm.memory + comm.writePointer) = chr;
 80024ac:	88d4      	ldrh	r4, [r2, #6]
 80024ae:	6815      	ldr	r5, [r2, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024b0:	1c61      	adds	r1, r4, #1
 80024b2:	b2c9      	uxtb	r1, r1
		*(comm.memory + comm.writePointer) = chr;
 80024b4:	5528      	strb	r0, [r5, r4]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024b6:	80d1      	strh	r1, [r2, #6]
		if(comm.state == BUFF_EMPTY){
 80024b8:	b1fb      	cbz	r3, 80024fa <commInputByte+0x5e>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d023      	beq.n	8002506 <commInputByte+0x6a>
		return 0;
 80024be:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, "1TryParseCmd", &xHigherPriorityTaskWoken);
		return result;
	}else{
		return commBufferStoreByte(chr);
	}
}
 80024c0:	4620      	mov	r0, r4
 80024c2:	b003      	add	sp, #12
 80024c4:	bd30      	pop	{r4, r5, pc}
		return 1;
 80024c6:	2401      	movs	r4, #1
}
 80024c8:	4620      	mov	r0, r4
 80024ca:	b003      	add	sp, #12
 80024cc:	bd30      	pop	{r4, r5, pc}
	if(comm.state == BUFF_FULL){
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d024      	beq.n	800251c <commInputByte+0x80>
		*(comm.memory + comm.writePointer) = chr;
 80024d2:	88d4      	ldrh	r4, [r2, #6]
 80024d4:	6815      	ldr	r5, [r2, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024d6:	1c61      	adds	r1, r4, #1
 80024d8:	b2c9      	uxtb	r1, r1
		*(comm.memory + comm.writePointer) = chr;
 80024da:	5528      	strb	r0, [r5, r4]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024dc:	80d1      	strh	r1, [r2, #6]
		if(comm.state == BUFF_EMPTY){
 80024de:	b1cb      	cbz	r3, 8002514 <commInputByte+0x78>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d01d      	beq.n	8002520 <commInputByte+0x84>
		return 0;
 80024e4:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, "1TryParseCmd", &xHigherPriorityTaskWoken);
 80024e6:	4b13      	ldr	r3, [pc, #76]	; (8002534 <commInputByte+0x98>)
 80024e8:	4913      	ldr	r1, [pc, #76]	; (8002538 <commInputByte+0x9c>)
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	aa01      	add	r2, sp, #4
 80024ee:	2300      	movs	r3, #0
 80024f0:	f006 ff12 	bl	8009318 <xQueueGenericSendFromISR>
}
 80024f4:	4620      	mov	r0, r4
 80024f6:	b003      	add	sp, #12
 80024f8:	bd30      	pop	{r4, r5, pc}
		return 0;
 80024fa:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 80024fc:	2101      	movs	r1, #1
}
 80024fe:	4620      	mov	r0, r4
			comm.state = BUFF_DATA;
 8002500:	7291      	strb	r1, [r2, #10]
}
 8002502:	b003      	add	sp, #12
 8002504:	bd30      	pop	{r4, r5, pc}
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002506:	8913      	ldrh	r3, [r2, #8]
 8002508:	428b      	cmp	r3, r1
 800250a:	d1d8      	bne.n	80024be <commInputByte+0x22>
			comm.state = BUFF_FULL;
 800250c:	2302      	movs	r3, #2
 800250e:	7293      	strb	r3, [r2, #10]
		return 0;
 8002510:	2400      	movs	r4, #0
 8002512:	e7d9      	b.n	80024c8 <commInputByte+0x2c>
			comm.state = BUFF_DATA;
 8002514:	2101      	movs	r1, #1
		return 0;
 8002516:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 8002518:	7291      	strb	r1, [r2, #10]
 800251a:	e7e4      	b.n	80024e6 <commInputByte+0x4a>
		return 1;
 800251c:	2401      	movs	r4, #1
 800251e:	e7e2      	b.n	80024e6 <commInputByte+0x4a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002520:	8913      	ldrh	r3, [r2, #8]
 8002522:	428b      	cmp	r3, r1
 8002524:	d1de      	bne.n	80024e4 <commInputByte+0x48>
			comm.state = BUFF_FULL;
 8002526:	2302      	movs	r3, #2
 8002528:	7293      	strb	r3, [r2, #10]
		return 0;
 800252a:	2400      	movs	r4, #0
 800252c:	e7db      	b.n	80024e6 <commInputByte+0x4a>
 800252e:	bf00      	nop
 8002530:	20000204 	.word	0x20000204
 8002534:	200047c8 	.word	0x200047c8
 8002538:	08011c34 	.word	0x08011c34

0800253c <getBytesAvailable>:

uint16_t getBytesAvailable(){
	uint16_t result; 
	if(comm.state==BUFF_FULL){
 800253c:	4b09      	ldr	r3, [pc, #36]	; (8002564 <getBytesAvailable+0x28>)
 800253e:	7a98      	ldrb	r0, [r3, #10]
 8002540:	2802      	cmp	r0, #2
 8002542:	d00c      	beq.n	800255e <getBytesAvailable+0x22>
		return COMM_BUFFER_SIZE;
	}else if(comm.state==BUFF_EMPTY){
 8002544:	b168      	cbz	r0, 8002562 <getBytesAvailable+0x26>
		return 0;
	}else{
		result = (comm.writePointer+COMM_BUFFER_SIZE-comm.readPointer)%COMM_BUFFER_SIZE;
 8002546:	88d8      	ldrh	r0, [r3, #6]
 8002548:	891b      	ldrh	r3, [r3, #8]
 800254a:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800254e:	1ac0      	subs	r0, r0, r3
 8002550:	4243      	negs	r3, r0
 8002552:	b2db      	uxtb	r3, r3
 8002554:	b2c0      	uxtb	r0, r0
 8002556:	bf58      	it	pl
 8002558:	4258      	negpl	r0, r3
 800255a:	b280      	uxth	r0, r0
		return result;
 800255c:	4770      	bx	lr
		return COMM_BUFFER_SIZE;
 800255e:	f44f 7080 	mov.w	r0, #256	; 0x100
	}
}
 8002562:	4770      	bx	lr
 8002564:	20000204 	.word	0x20000204

08002568 <sendScopeConf>:
/**
  * @brief  Send Scope configuration.
  * @param  None
  * @retval None
  */
void sendScopeConf(){
 8002568:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	commsSendString("OSCP");
 800256a:	4821      	ldr	r0, [pc, #132]	; (80025f0 <sendScopeConf+0x88>)
				break;
			case 1:
				commsSendString(SCOPE_CH2_PIN_STR);
				break;
			case 2:
				commsSendString(SCOPE_CH3_PIN_STR);
 800256c:	4e21      	ldr	r6, [pc, #132]	; (80025f4 <sendScopeConf+0x8c>)
				break;
			case 3:
				commsSendString(SCOPE_CH4_PIN_STR);
 800256e:	4d22      	ldr	r5, [pc, #136]	; (80025f8 <sendScopeConf+0x90>)
				commsSendString(SCOPE_CH2_PIN_STR);
 8002570:	4c22      	ldr	r4, [pc, #136]	; (80025fc <sendScopeConf+0x94>)
void sendScopeConf(){
 8002572:	b082      	sub	sp, #8
	commsSendString("OSCP");
 8002574:	f009 f8da 	bl	800b72c <commsSendString>
	commsSendUint32(MAX_SAMPLING_FREQ_12B);
 8002578:	4821      	ldr	r0, [pc, #132]	; (8002600 <sendScopeConf+0x98>)
 800257a:	f009 f8b3 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(MAX_SCOPE_BUFF_SIZE);
 800257e:	f247 5030 	movw	r0, #30000	; 0x7530
 8002582:	f009 f8af 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(MAX_ADC_CHANNELS);
 8002586:	2004      	movs	r0, #4
 8002588:	f009 f8ac 	bl	800b6e4 <commsSendUint32>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 800258c:	2300      	movs	r3, #0
 800258e:	f88d 3007 	strb.w	r3, [sp, #7]
 8002592:	e00e      	b.n	80025b2 <sendScopeConf+0x4a>
		switch(i){
 8002594:	2b03      	cmp	r3, #3
				commsSendString(SCOPE_CH1_PIN_STR);
 8002596:	481b      	ldr	r0, [pc, #108]	; (8002604 <sendScopeConf+0x9c>)
		switch(i){
 8002598:	d015      	beq.n	80025c6 <sendScopeConf+0x5e>
 800259a:	2b01      	cmp	r3, #1
 800259c:	d00f      	beq.n	80025be <sendScopeConf+0x56>
				commsSendString(SCOPE_CH4_PIN_STR);
 800259e:	f009 f8c5 	bl	800b72c <commsSendString>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 80025a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80025a6:	3301      	adds	r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	f88d 3007 	strb.w	r3, [sp, #7]
 80025b0:	d80b      	bhi.n	80025ca <sendScopeConf+0x62>
		switch(i){
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d1ee      	bne.n	8002594 <sendScopeConf+0x2c>
				commsSendString(SCOPE_CH3_PIN_STR);
 80025b6:	4630      	mov	r0, r6
 80025b8:	f009 f8b8 	bl	800b72c <commsSendString>
				break;
 80025bc:	e7f1      	b.n	80025a2 <sendScopeConf+0x3a>
				commsSendString(SCOPE_CH2_PIN_STR);
 80025be:	4620      	mov	r0, r4
 80025c0:	f009 f8b4 	bl	800b72c <commsSendString>
				break;
 80025c4:	e7ed      	b.n	80025a2 <sendScopeConf+0x3a>
				commsSendString(SCOPE_CH4_PIN_STR);
 80025c6:	4628      	mov	r0, r5
 80025c8:	e7e9      	b.n	800259e <sendScopeConf+0x36>
				break;
		}
	}
	commsSendUint32(SCOPE_VREF);
 80025ca:	f640 40e4 	movw	r0, #3300	; 0xce4
 80025ce:	f009 f889 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(SCOPE_VREF_INT);
 80025d2:	4b0d      	ldr	r3, [pc, #52]	; (8002608 <sendScopeConf+0xa0>)
 80025d4:	8818      	ldrh	r0, [r3, #0]
 80025d6:	f009 f885 	bl	800b6e4 <commsSendUint32>
	commsSendBuff((uint8_t*)scopeGetRanges(&i),i);
 80025da:	f10d 0007 	add.w	r0, sp, #7
 80025de:	f002 fbbb 	bl	8004d58 <scopeGetRanges>
 80025e2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80025e6:	f009 f897 	bl	800b718 <commsSendBuff>
}
 80025ea:	b002      	add	sp, #8
 80025ec:	bd70      	pop	{r4, r5, r6, pc}
 80025ee:	bf00      	nop
 80025f0:	08011cf8 	.word	0x08011cf8
 80025f4:	08011d10 	.word	0x08011d10
 80025f8:	08011d18 	.word	0x08011d18
 80025fc:	08011d08 	.word	0x08011d08
 8002600:	003d0900 	.word	0x003d0900
 8002604:	08011d00 	.word	0x08011d00
 8002608:	1ffff7ba 	.word	0x1ffff7ba

0800260c <sendScopeInputs>:
/**
  * @brief  Send Scope input channels.
  * @param  None
  * @retval None
  */
void sendScopeInputs(){
 800260c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t i,j;
	commsSendString("INP_");
 8002610:	482b      	ldr	r0, [pc, #172]	; (80026c0 <sendScopeInputs+0xb4>)
 8002612:	4f2c      	ldr	r7, [pc, #176]	; (80026c4 <sendScopeInputs+0xb8>)
	if(MAX_ADC_CHANNELS>=4){
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
	}
	
	for (i=0;i<MAX_ADC_CHANNELS;i++){
		commsSendString("/");
 8002614:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 80026d0 <sendScopeInputs+0xc4>
				break;
			case 1:
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
				break;
			case 2:
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 8002618:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80026d8 <sendScopeInputs+0xcc>
				break;
			case 3:
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 800261c:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80026dc <sendScopeInputs+0xd0>
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 8002620:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 80026e0 <sendScopeInputs+0xd4>
	commsSendString("INP_");
 8002624:	f009 f882 	bl	800b72c <commsSendString>
		commsSend(ANALOG_DEFAULT_INPUTS[0]);
 8002628:	2002      	movs	r0, #2
 800262a:	f009 f859 	bl	800b6e0 <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[1]);
 800262e:	2004      	movs	r0, #4
 8002630:	f009 f856 	bl	800b6e0 <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[2]);
 8002634:	2002      	movs	r0, #2
 8002636:	f009 f853 	bl	800b6e0 <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
 800263a:	2001      	movs	r0, #1
 800263c:	f009 f850 	bl	800b6e0 <commsSend>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002640:	2500      	movs	r5, #0
		commsSendString("/");
 8002642:	4658      	mov	r0, fp
 8002644:	f009 f872 	bl	800b72c <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002648:	f817 6b01 	ldrb.w	r6, [r7], #1
 800264c:	b316      	cbz	r6, 8002694 <sendScopeInputs+0x88>
 800264e:	2400      	movs	r4, #0
 8002650:	1c63      	adds	r3, r4, #1
			switch(i){
 8002652:	2d02      	cmp	r5, #2
 8002654:	4622      	mov	r2, r4
 8002656:	b2dc      	uxtb	r4, r3
 8002658:	d016      	beq.n	8002688 <sendScopeInputs+0x7c>
 800265a:	2d03      	cmp	r5, #3
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 800265c:	4b1a      	ldr	r3, [pc, #104]	; (80026c8 <sendScopeInputs+0xbc>)
			switch(i){
 800265e:	d025      	beq.n	80026ac <sendScopeInputs+0xa0>
 8002660:	2d01      	cmp	r5, #1
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 8002662:	bf14      	ite	ne
 8002664:	f853 0022 	ldrne.w	r0, [r3, r2, lsl #2]
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 8002668:	f858 0022 	ldreq.w	r0, [r8, r2, lsl #2]
 800266c:	f009 f85e 	bl	800b72c <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002670:	42a6      	cmp	r6, r4
 8002672:	d90f      	bls.n	8002694 <sendScopeInputs+0x88>
			if(j>0){
 8002674:	2c00      	cmp	r4, #0
 8002676:	d0eb      	beq.n	8002650 <sendScopeInputs+0x44>
				commsSendString(":");
 8002678:	4814      	ldr	r0, [pc, #80]	; (80026cc <sendScopeInputs+0xc0>)
 800267a:	f009 f857 	bl	800b72c <commsSendString>
 800267e:	1c63      	adds	r3, r4, #1
			switch(i){
 8002680:	2d02      	cmp	r5, #2
 8002682:	4622      	mov	r2, r4
 8002684:	b2dc      	uxtb	r4, r3
 8002686:	d1e8      	bne.n	800265a <sendScopeInputs+0x4e>
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 8002688:	f85a 0022 	ldr.w	r0, [sl, r2, lsl #2]
 800268c:	f009 f84e 	bl	800b72c <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002690:	42a6      	cmp	r6, r4
 8002692:	d8ef      	bhi.n	8002674 <sendScopeInputs+0x68>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002694:	3501      	adds	r5, #1
 8002696:	b2ed      	uxtb	r5, r5
 8002698:	2d04      	cmp	r5, #4
 800269a:	d1d2      	bne.n	8002642 <sendScopeInputs+0x36>
				break;
			}
		}
	}
	commsSendString("/");
 800269c:	480c      	ldr	r0, [pc, #48]	; (80026d0 <sendScopeInputs+0xc4>)
 800269e:	f009 f845 	bl	800b72c <commsSendString>
	commsSendString(";");
 80026a2:	480c      	ldr	r0, [pc, #48]	; (80026d4 <sendScopeInputs+0xc8>)
}
 80026a4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	commsSendString(";");
 80026a8:	f009 b840 	b.w	800b72c <commsSendString>
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 80026ac:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 80026b0:	f009 f83c 	bl	800b72c <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 80026b4:	42a6      	cmp	r6, r4
 80026b6:	d9f1      	bls.n	800269c <sendScopeInputs+0x90>
			if(j>0){
 80026b8:	2c00      	cmp	r4, #0
 80026ba:	d0c9      	beq.n	8002650 <sendScopeInputs+0x44>
 80026bc:	e7dc      	b.n	8002678 <sendScopeInputs+0x6c>
 80026be:	bf00      	nop
 80026c0:	08011d20 	.word	0x08011d20
 80026c4:	08011c44 	.word	0x08011c44
 80026c8:	08011b1c 	.word	0x08011b1c
 80026cc:	08011d2c 	.word	0x08011d2c
 80026d0:	08011d28 	.word	0x08011d28
 80026d4:	08011d30 	.word	0x08011d30
 80026d8:	08011b68 	.word	0x08011b68
 80026dc:	08011b78 	.word	0x08011b78
 80026e0:	08011b40 	.word	0x08011b40

080026e4 <sendLogAnlysConf>:
}
#endif //USE_SYNC_PWM

#ifdef USE_LOG_ANLYS
void sendLogAnlysConf(void)
{
 80026e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t i;
	commsSendString("LOGA");
 80026e8:	4823      	ldr	r0, [pc, #140]	; (8002778 <sendLogAnlysConf+0x94>)
				break;
			case 5:
				commsSendString(LOG_ANLYS_PIN_CH6);	
				break;
			case 6:
				commsSendString(LOG_ANLYS_PIN_CH7);	
 80026ea:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 80027a4 <sendLogAnlysConf+0xc0>
				commsSendString(LOG_ANLYS_PIN_CH6);	
 80026ee:	4f23      	ldr	r7, [pc, #140]	; (800277c <sendLogAnlysConf+0x98>)
				commsSendString(LOG_ANLYS_PIN_CH5);	
 80026f0:	4e23      	ldr	r6, [pc, #140]	; (8002780 <sendLogAnlysConf+0x9c>)
	commsSendString("LOGA");
 80026f2:	f009 f81b 	bl	800b72c <commsSendString>
	commsSendUint32(LOG_ANLYS_POSTTRIG_PERIPH_CLOCK);
 80026f6:	4823      	ldr	r0, [pc, #140]	; (8002784 <sendLogAnlysConf+0xa0>)
 80026f8:	f008 fff4 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_TIMEBASE_PERIPH_CLOCK);
 80026fc:	4822      	ldr	r0, [pc, #136]	; (8002788 <sendLogAnlysConf+0xa4>)
 80026fe:	f008 fff1 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_SAMPLING_FREQ);
 8002702:	4822      	ldr	r0, [pc, #136]	; (800278c <sendLogAnlysConf+0xa8>)
 8002704:	f008 ffee 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_BUFFER_LENGTH);
 8002708:	f644 6020 	movw	r0, #20000	; 0x4e20
 800270c:	f008 ffea 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_CHANNELS_NUM);
 8002710:	2008      	movs	r0, #8
 8002712:	f008 ffe7 	bl	800b6e4 <commsSendUint32>
 8002716:	2400      	movs	r4, #0
 8002718:	b2e5      	uxtb	r5, r4
		switch(i){
 800271a:	1e6b      	subs	r3, r5, #1
 800271c:	2b06      	cmp	r3, #6
 800271e:	d805      	bhi.n	800272c <sendLogAnlysConf+0x48>
 8002720:	e8df f003 	tbb	[pc, r3]
 8002724:	13171b1f 	.word	0x13171b1f
 8002728:	0b0f      	.short	0x0b0f
 800272a:	23          	.byte	0x23
 800272b:	00          	.byte	0x00
				commsSendString(LOG_ANLYS_PIN_CH1);
 800272c:	4818      	ldr	r0, [pc, #96]	; (8002790 <sendLogAnlysConf+0xac>)
 800272e:	f008 fffd 	bl	800b72c <commsSendString>
	for (i=0;i<LOG_ANLYS_CHANNELS_NUM;i++){
 8002732:	2d07      	cmp	r5, #7
 8002734:	d01e      	beq.n	8002774 <sendLogAnlysConf+0x90>
 8002736:	3401      	adds	r4, #1
 8002738:	e7ee      	b.n	8002718 <sendLogAnlysConf+0x34>
				commsSendString(LOG_ANLYS_PIN_CH7);	
 800273a:	4640      	mov	r0, r8
 800273c:	f008 fff6 	bl	800b72c <commsSendString>
				break;
 8002740:	e7f9      	b.n	8002736 <sendLogAnlysConf+0x52>
				commsSendString(LOG_ANLYS_PIN_CH6);	
 8002742:	4638      	mov	r0, r7
 8002744:	f008 fff2 	bl	800b72c <commsSendString>
				break;
 8002748:	e7f5      	b.n	8002736 <sendLogAnlysConf+0x52>
				commsSendString(LOG_ANLYS_PIN_CH5);	
 800274a:	4630      	mov	r0, r6
 800274c:	f008 ffee 	bl	800b72c <commsSendString>
				break;
 8002750:	e7f1      	b.n	8002736 <sendLogAnlysConf+0x52>
				commsSendString(LOG_ANLYS_PIN_CH4);	
 8002752:	4810      	ldr	r0, [pc, #64]	; (8002794 <sendLogAnlysConf+0xb0>)
 8002754:	f008 ffea 	bl	800b72c <commsSendString>
				break;
 8002758:	e7ed      	b.n	8002736 <sendLogAnlysConf+0x52>
				commsSendString(LOG_ANLYS_PIN_CH3);	
 800275a:	480f      	ldr	r0, [pc, #60]	; (8002798 <sendLogAnlysConf+0xb4>)
 800275c:	f008 ffe6 	bl	800b72c <commsSendString>
				break;
 8002760:	e7e9      	b.n	8002736 <sendLogAnlysConf+0x52>
				commsSendString(LOG_ANLYS_PIN_CH2);
 8002762:	480e      	ldr	r0, [pc, #56]	; (800279c <sendLogAnlysConf+0xb8>)
 8002764:	f008 ffe2 	bl	800b72c <commsSendString>
				break;			
 8002768:	e7e5      	b.n	8002736 <sendLogAnlysConf+0x52>
			case 7:
				commsSendString(LOG_ANLYS_PIN_CH8);	
 800276a:	480d      	ldr	r0, [pc, #52]	; (80027a0 <sendLogAnlysConf+0xbc>)
				break;			
		}
	}	
}
 800276c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				commsSendString(LOG_ANLYS_PIN_CH8);	
 8002770:	f008 bfdc 	b.w	800b72c <commsSendString>
}
 8002774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002778:	08011cb0 	.word	0x08011cb0
 800277c:	08011ce0 	.word	0x08011ce0
 8002780:	08011cd8 	.word	0x08011cd8
 8002784:	044aa200 	.word	0x044aa200
 8002788:	08954400 	.word	0x08954400
 800278c:	02255100 	.word	0x02255100
 8002790:	08011cb8 	.word	0x08011cb8
 8002794:	08011cd0 	.word	0x08011cd0
 8002798:	08011cc8 	.word	0x08011cc8
 800279c:	08011cc0 	.word	0x08011cc0
 80027a0:	08011cf0 	.word	0x08011cf0
 80027a4:	08011ce8 	.word	0x08011ce8

080027a8 <CommTask>:
void CommTask(void const *argument){
 80027a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	messageQueue = xQueueCreate(5, 30);
 80027ac:	2200      	movs	r2, #0
void CommTask(void const *argument){
 80027ae:	b097      	sub	sp, #92	; 0x5c
	messageQueue = xQueueCreate(5, 30);
 80027b0:	211e      	movs	r1, #30
 80027b2:	2005      	movs	r0, #5
 80027b4:	f006 fb5a 	bl	8008e6c <xQueueGenericCreate>
 80027b8:	4fca      	ldr	r7, [pc, #808]	; (8002ae4 <CommTask+0x33c>)
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80027ba:	f8df 8358 	ldr.w	r8, [pc, #856]	; 8002b14 <CommTask+0x36c>
	messageQueue = xQueueCreate(5, 30);
 80027be:	6038      	str	r0, [r7, #0]
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80027c0:	2004      	movs	r0, #4
 80027c2:	f006 fd55 	bl	8009270 <xQueueCreateMutex>
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80027c6:	f04f 31ff 	mov.w	r1, #4294967295
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80027ca:	f8c8 0000 	str.w	r0, [r8]
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80027ce:	f006 ffc1 	bl	8009754 <xQueueTakeMutexRecursive>
	MX_USART2_UART_Init();
 80027d2:	f00b ff03 	bl	800e5dc <MX_USART2_UART_Init>
	comm.memory = commBuffMem;
 80027d6:	4bc4      	ldr	r3, [pc, #784]	; (8002ae8 <CommTask+0x340>)
 80027d8:	4ac4      	ldr	r2, [pc, #784]	; (8002aec <CommTask+0x344>)
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80027da:	4cc5      	ldr	r4, [pc, #788]	; (8002af0 <CommTask+0x348>)
	comm.memory = commBuffMem;
 80027dc:	601a      	str	r2, [r3, #0]
	comm.bufferSize = COMM_BUFFER_SIZE;
 80027de:	f44f 7180 	mov.w	r1, #256	; 0x100
	comm.readPointer = 0;
 80027e2:	2200      	movs	r2, #0
	comm.bufferSize = COMM_BUFFER_SIZE;
 80027e4:	6059      	str	r1, [r3, #4]
	xSemaphoreGiveRecursive(commsMutex);
 80027e6:	f8d8 0000 	ldr.w	r0, [r8]
	comm.readPointer = 0;
 80027ea:	811a      	strh	r2, [r3, #8]
	comm.state = BUFF_EMPTY;
 80027ec:	729a      	strb	r2, [r3, #10]
	xSemaphoreGiveRecursive(commsMutex);
 80027ee:	f006 fd73 	bl	80092d8 <xQueueGiveMutexRecursive>
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80027f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027f6:	ad0a      	add	r5, sp, #40	; 0x28
	uint8_t header_gen[12]="GEN_xCH_Fxxx";
 80027f8:	3414      	adds	r4, #20
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80027fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	uint8_t header_gen[12]="GEN_xCH_Fxxx";
 80027fe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002802:	ab07      	add	r3, sp, #28
 8002804:	f8df b310 	ldr.w	fp, [pc, #784]	; 8002b18 <CommTask+0x370>
 8002808:	f8df a310 	ldr.w	sl, [pc, #784]	; 8002b1c <CommTask+0x374>
 800280c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002810:	e042      	b.n	8002898 <CommTask+0xf0>
		}else if(message[0]=='1'){
 8002812:	2c31      	cmp	r4, #49	; 0x31
 8002814:	f000 8083 	beq.w	800291e <CommTask+0x176>
		}else if(message[0]=='2'){
 8002818:	2c32      	cmp	r4, #50	; 0x32
 800281a:	f000 813e 	beq.w	8002a9a <CommTask+0x2f2>
		}else if(message[0]=='G'){
 800281e:	2c47      	cmp	r4, #71	; 0x47
 8002820:	d052      	beq.n	80028c8 <CommTask+0x120>
		}else if(message[0]=='O'){
 8002822:	2c4f      	cmp	r4, #79	; 0x4f
 8002824:	f000 81a1 	beq.w	8002b6a <CommTask+0x3c2>
		}else if(message[0]=='L'){
 8002828:	2c4c      	cmp	r4, #76	; 0x4c
 800282a:	f000 8179 	beq.w	8002b20 <CommTask+0x378>
		}else if(message[0]=='3'){
 800282e:	2c33      	cmp	r4, #51	; 0x33
 8002830:	f000 81c1 	beq.w	8002bb6 <CommTask+0x40e>
		}else if(message[0]=='4'){
 8002834:	2c34      	cmp	r4, #52	; 0x34
 8002836:	f000 81e8 	beq.w	8002c0a <CommTask+0x462>
		}else if(message[0]=='5'){
 800283a:	2c35      	cmp	r4, #53	; 0x35
 800283c:	f000 8205 	beq.w	8002c4a <CommTask+0x4a2>
		}else if(message[0]=='D'){
 8002840:	2c44      	cmp	r4, #68	; 0x44
 8002842:	f000 8205 	beq.w	8002c50 <CommTask+0x4a8>
		}else if(message[0]=='B'){
 8002846:	2c42      	cmp	r4, #66	; 0x42
 8002848:	f000 8224 	beq.w	8002c94 <CommTask+0x4ec>
		}else if(message[0]=='C'){
 800284c:	2c43      	cmp	r4, #67	; 0x43
 800284e:	d01f      	beq.n	8002890 <CommTask+0xe8>
		}else if(message[0]=='6'){
 8002850:	2c36      	cmp	r4, #54	; 0x36
 8002852:	f000 8270 	beq.w	8002d36 <CommTask+0x58e>
		}else if(message[0]=='P'){
 8002856:	2c50      	cmp	r4, #80	; 0x50
 8002858:	f000 8293 	beq.w	8002d82 <CommTask+0x5da>
		}else if(message[0]=='W'){
 800285c:	2c57      	cmp	r4, #87	; 0x57
 800285e:	f000 829d 	beq.w	8002d9c <CommTask+0x5f4>
		}else if(message[0]=='Y'){
 8002862:	2c59      	cmp	r4, #89	; 0x59
 8002864:	f000 82b3 	beq.w	8002dce <CommTask+0x626>
		}else if(message[0]=='7'){
 8002868:	2c37      	cmp	r4, #55	; 0x37
 800286a:	f000 82b3 	beq.w	8002dd4 <CommTask+0x62c>
		}else if(message[0]=='8'){
 800286e:	2c38      	cmp	r4, #56	; 0x38
 8002870:	f000 82b4 	beq.w	8002ddc <CommTask+0x634>
		}else if (message[0]=='9'){
 8002874:	2c39      	cmp	r4, #57	; 0x39
 8002876:	f000 82b5 	beq.w	8002de4 <CommTask+0x63c>
		}else if (message[0]=='Q'){
 800287a:	2c51      	cmp	r4, #81	; 0x51
 800287c:	d008      	beq.n	8002890 <CommTask+0xe8>
		}else if (message[0] == 'I'){
 800287e:	2c49      	cmp	r4, #73	; 0x49
 8002880:	f000 834a 	beq.w	8002f18 <CommTask+0x770>
		}else if (message[0]=='A'){
 8002884:	2c41      	cmp	r4, #65	; 0x41
			commsSendString(STR_ACK);
 8002886:	bf0c      	ite	eq
 8002888:	489a      	ldreq	r0, [pc, #616]	; (8002af4 <CommTask+0x34c>)
			commsSendString(message);
 800288a:	a80e      	addne	r0, sp, #56	; 0x38
 800288c:	f008 ff4e 	bl	800b72c <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);		
 8002890:	f8d8 0000 	ldr.w	r0, [r8]
 8002894:	f006 fd20 	bl	80092d8 <xQueueGiveMutexRecursive>
		xQueueReceive (messageQueue, message, portMAX_DELAY);
 8002898:	2300      	movs	r3, #0
 800289a:	f04f 32ff 	mov.w	r2, #4294967295
 800289e:	a90e      	add	r1, sp, #56	; 0x38
 80028a0:	6838      	ldr	r0, [r7, #0]
 80028a2:	f006 fdcf 	bl	8009444 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80028a6:	f04f 31ff 	mov.w	r1, #4294967295
 80028aa:	f8d8 0000 	ldr.w	r0, [r8]
 80028ae:	f006 ff51 	bl	8009754 <xQueueTakeMutexRecursive>
		if(message[0]=='0'){
 80028b2:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
 80028b6:	2c30      	cmp	r4, #48	; 0x30
 80028b8:	d1ab      	bne.n	8002812 <CommTask+0x6a>
			commsSendString(STR_ACK);
 80028ba:	488e      	ldr	r0, [pc, #568]	; (8002af4 <CommTask+0x34c>)
 80028bc:	f008 ff36 	bl	800b72c <commsSendString>
			commsSendString(IDN_STRING);
 80028c0:	488d      	ldr	r0, [pc, #564]	; (8002af8 <CommTask+0x350>)
 80028c2:	f008 ff33 	bl	800b72c <commsSendString>
 80028c6:	e7e3      	b.n	8002890 <CommTask+0xe8>
			if(counter.state==COUNTER_ETR){
 80028c8:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	f000 8181 	beq.w	8002bd4 <CommTask+0x42c>
			}else if(counter.state==COUNTER_REF){
 80028d2:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	f000 81a9 	beq.w	8002c2e <CommTask+0x486>
			}else if(counter.state==COUNTER_IC){		
 80028dc:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	f000 8146 	beq.w	8002b72 <CommTask+0x3ca>
			}else if(counter.state==COUNTER_TI){						
 80028e6:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028ea:	2b03      	cmp	r3, #3
 80028ec:	d1d0      	bne.n	8002890 <CommTask+0xe8>
				switch(counter.tiState){
 80028ee:	f89b 33bd 	ldrb.w	r3, [fp, #957]	; 0x3bd
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	f000 8215 	beq.w	8002d24 <CommTask+0x57c>
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d108      	bne.n	8002910 <CommTask+0x168>
						commsSendString(STR_CNT_TI_DATA);
 80028fe:	487f      	ldr	r0, [pc, #508]	; (8002afc <CommTask+0x354>)
 8002900:	f008 ff14 	bl	800b72c <commsSendString>
						sprintf(cntMessage, "%016.12f", counter.counterIc.ic1freq);											
 8002904:	e9db 23e0 	ldrd	r2, r3, [fp, #896]	; 0x380
 8002908:	497d      	ldr	r1, [pc, #500]	; (8002b00 <CommTask+0x358>)
 800290a:	487e      	ldr	r0, [pc, #504]	; (8002b04 <CommTask+0x35c>)
 800290c:	f00c fc52 	bl	800f1b4 <siprintf>
				commsSendString(cntMessage);					
 8002910:	487c      	ldr	r0, [pc, #496]	; (8002b04 <CommTask+0x35c>)
 8002912:	f008 ff0b 	bl	800b72c <commsSendString>
				counter.tiState = CLEAR;
 8002916:	2300      	movs	r3, #0
 8002918:	f88b 33bd 	strb.w	r3, [fp, #957]	; 0x3bd
 800291c:	e7b8      	b.n	8002890 <CommTask+0xe8>
			if(getScopeState() == SCOPE_DATA_SENDING){
 800291e:	f001 ffdd 	bl	80048dc <getScopeState>
 8002922:	2804      	cmp	r0, #4
 8002924:	d1b4      	bne.n	8002890 <CommTask+0xe8>
				oneChanMemSize=getOneChanMemSize();
 8002926:	f001 ffbb 	bl	80048a0 <getOneChanMemSize>
 800292a:	4605      	mov	r5, r0
				dataLength = getSamples();
 800292c:	f001 ffc4 	bl	80048b8 <getSamples>
 8002930:	9000      	str	r0, [sp, #0]
				adcRes = getADCRes();
 8002932:	f001 ffc7 	bl	80048c4 <getADCRes>
 8002936:	4604      	mov	r4, r0
				channels=GetNumOfChannels();
 8002938:	f001 ffa4 	bl	8004884 <GetNumOfChannels>
 800293c:	9002      	str	r0, [sp, #8]
				j=scopeGetRealSmplFreq();
 800293e:	f002 f965 	bl	8004c0c <scopeGetRealSmplFreq>
				if(adcRes>8){
 8002942:	2c08      	cmp	r4, #8
				header[4]=(uint8_t)(j>>24);
 8002944:	ea4f 6210 	mov.w	r2, r0, lsr #24
				header[5]=(uint8_t)(j>>16);
 8002948:	ea4f 4310 	mov.w	r3, r0, lsr #16
				header[7]=(uint8_t)(j);
 800294c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
				header[6]=(uint8_t)(j>>8);
 8002950:	ea4f 2010 	mov.w	r0, r0, lsr #8
				header[4]=(uint8_t)(j>>24);
 8002954:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
				header[5]=(uint8_t)(j>>16);
 8002958:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
				header[6]=(uint8_t)(j>>8);
 800295c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
				if(adcRes>8){
 8002960:	f240 81ba 	bls.w	8002cd8 <CommTask+0x530>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002964:	f001 ffa2 	bl	80048ac <getTriggerIndex>
 8002968:	4606      	mov	r6, r0
 800296a:	f001 ffa5 	bl	80048b8 <getSamples>
 800296e:	4681      	mov	r9, r0
 8002970:	f001 ffae 	bl	80048d0 <getPretrigger>
					dataLength*=2;
 8002974:	9a00      	ldr	r2, [sp, #0]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002976:	fb09 f300 	mul.w	r3, r9, r0
 800297a:	eba6 4313 	sub.w	r3, r6, r3, lsr #16
 800297e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
					dataLength*=2;
 8002982:	0052      	lsls	r2, r2, #1
 8002984:	9200      	str	r2, [sp, #0]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002986:	fbb3 f2f5 	udiv	r2, r3, r5
 800298a:	fb05 3312 	mls	r3, r5, r2, r3
 800298e:	9303      	str	r3, [sp, #12]
				header[9]=(uint8_t)(dataLength >> 16);
 8002990:	9900      	ldr	r1, [sp, #0]
				header[15]=channels;
 8002992:	9802      	ldr	r0, [sp, #8]
 8002994:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
				if(j+dataLength>oneChanMemSize){
 8002998:	9803      	ldr	r0, [sp, #12]
				header[8]=(uint8_t)adcRes;	
 800299a:	f88d 4030 	strb.w	r4, [sp, #48]	; 0x30
				header[9]=(uint8_t)(dataLength >> 16);
 800299e:	0c0b      	lsrs	r3, r1, #16
 80029a0:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
				if(j+dataLength>oneChanMemSize){
 80029a4:	180b      	adds	r3, r1, r0
				header[10]=(uint8_t)(dataLength >> 8);
 80029a6:	0a0a      	lsrs	r2, r1, #8
				if(j+dataLength>oneChanMemSize){
 80029a8:	42ab      	cmp	r3, r5
				header[11]=(uint8_t)dataLength;
 80029aa:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
				header[10]=(uint8_t)(dataLength >> 8);
 80029ae:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
				if(j+dataLength>oneChanMemSize){
 80029b2:	f240 818e 	bls.w	8002cd2 <CommTask+0x52a>
					dataLenFirst=oneChanMemSize-j;
 80029b6:	1a2d      	subs	r5, r5, r0
					dataLenSecond=dataLength-dataLenFirst;
 80029b8:	1b4b      	subs	r3, r1, r5
					dataLenFirst=oneChanMemSize-j;
 80029ba:	e9cd 5300 	strd	r5, r3, [sp]
				for(i=0;i<channels;i++){
 80029be:	9b02      	ldr	r3, [sp, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d05e      	beq.n	8002a82 <CommTask+0x2da>
						commsSendBuff(pointer + j, dataLenFirst);
 80029c4:	f8bd 3000 	ldrh.w	r3, [sp]
 80029c8:	9305      	str	r3, [sp, #20]
				for(i=0;i<channels;i++){
 80029ca:	2400      	movs	r4, #0
 80029cc:	e00b      	b.n	80029e6 <CommTask+0x23e>
					}else if(dataLenFirst>0){
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f040 812f 	bne.w	8002c32 <CommTask+0x48a>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 80029d4:	9b01      	ldr	r3, [sp, #4]
 80029d6:	2bc8      	cmp	r3, #200	; 0xc8
 80029d8:	d834      	bhi.n	8002a44 <CommTask+0x29c>
					}else if(dataLenSecond>0){
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f040 812f 	bne.w	8002c3e <CommTask+0x496>
				for(i=0;i<channels;i++){
 80029e0:	9b02      	ldr	r3, [sp, #8]
 80029e2:	42a3      	cmp	r3, r4
 80029e4:	d04d      	beq.n	8002a82 <CommTask+0x2da>
					pointer = (uint8_t*)getDataPointer(i);
 80029e6:	4620      	mov	r0, r4
 80029e8:	f001 ff52 	bl	8004890 <getDataPointer>
					header[14]=(i+1);
 80029ec:	3401      	adds	r4, #1
					pointer = (uint8_t*)getDataPointer(i);
 80029ee:	4605      	mov	r5, r0
					header[14]=(i+1);
 80029f0:	b2e4      	uxtb	r4, r4
					commsSendBuff(header,16);
 80029f2:	2110      	movs	r1, #16
 80029f4:	a80a      	add	r0, sp, #40	; 0x28
					header[14]=(i+1);
 80029f6:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
					commsSendBuff(header,16);
 80029fa:	f008 fe8d 	bl	800b718 <commsSendBuff>
					if(dataLenFirst>COMMS_BULK_SIZE ){
 80029fe:	9b00      	ldr	r3, [sp, #0]
 8002a00:	2bc8      	cmp	r3, #200	; 0xc8
 8002a02:	d9e4      	bls.n	80029ce <CommTask+0x226>
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002a04:	9404      	str	r4, [sp, #16]
 8002a06:	9c03      	ldr	r4, [sp, #12]
 8002a08:	461e      	mov	r6, r3
						k=0;
 8002a0a:	f04f 0900 	mov.w	r9, #0
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002a0e:	23c8      	movs	r3, #200	; 0xc8
 8002a10:	fb13 4009 	smlabb	r0, r3, r9, r4
 8002a14:	4428      	add	r0, r5
 8002a16:	21c8      	movs	r1, #200	; 0xc8
							tmpToSend-=COMMS_BULK_SIZE;
 8002a18:	3ec8      	subs	r6, #200	; 0xc8
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002a1a:	f008 fe7d 	bl	800b718 <commsSendBuff>
							k++;
 8002a1e:	f109 0901 	add.w	r9, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002a22:	2ec8      	cmp	r6, #200	; 0xc8
							k++;
 8002a24:	fa5f f989 	uxtb.w	r9, r9
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002a28:	f04f 00c8 	mov.w	r0, #200	; 0xc8
						while(tmpToSend>COMMS_BULK_SIZE){
 8002a2c:	d8ef      	bhi.n	8002a0e <CommTask+0x266>
						commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, tmpToSend);
 8002a2e:	e9dd 3403 	ldrd	r3, r4, [sp, #12]
 8002a32:	fb10 3009 	smlabb	r0, r0, r9, r3
 8002a36:	4428      	add	r0, r5
 8002a38:	b2b1      	uxth	r1, r6
 8002a3a:	f008 fe6d 	bl	800b718 <commsSendBuff>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002a3e:	9b01      	ldr	r3, [sp, #4]
 8002a40:	2bc8      	cmp	r3, #200	; 0xc8
 8002a42:	d9ca      	bls.n	80029da <CommTask+0x232>
 8002a44:	461e      	mov	r6, r3
						k=0;
 8002a46:	f04f 0900 	mov.w	r9, #0
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002a4a:	eb09 0089 	add.w	r0, r9, r9, lsl #2
 8002a4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a52:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8002a56:	21c8      	movs	r1, #200	; 0xc8
							tmpToSend-=COMMS_BULK_SIZE;
 8002a58:	3ec8      	subs	r6, #200	; 0xc8
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002a5a:	f008 fe5d 	bl	800b718 <commsSendBuff>
							k++;
 8002a5e:	f109 0901 	add.w	r9, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002a62:	2ec8      	cmp	r6, #200	; 0xc8
							k++;
 8002a64:	fa5f f989 	uxtb.w	r9, r9
						while(tmpToSend>COMMS_BULK_SIZE){
 8002a68:	d8ef      	bhi.n	8002a4a <CommTask+0x2a2>
						commsSendBuff(pointer+k*COMMS_BULK_SIZE, tmpToSend);
 8002a6a:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002a6e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002a72:	eb05 00c9 	add.w	r0, r5, r9, lsl #3
 8002a76:	b2b1      	uxth	r1, r6
 8002a78:	f008 fe4e 	bl	800b718 <commsSendBuff>
				for(i=0;i<channels;i++){
 8002a7c:	9b02      	ldr	r3, [sp, #8]
 8002a7e:	42a3      	cmp	r3, r4
 8002a80:	d1b1      	bne.n	80029e6 <CommTask+0x23e>
				commsSendString(STR_SCOPE_OK);
 8002a82:	4821      	ldr	r0, [pc, #132]	; (8002b08 <CommTask+0x360>)
 8002a84:	f008 fe52 	bl	800b72c <commsSendString>
				xQueueSendToBack(scopeMessageQueue, "2DataSent", portMAX_DELAY);
 8002a88:	4820      	ldr	r0, [pc, #128]	; (8002b0c <CommTask+0x364>)
 8002a8a:	4921      	ldr	r1, [pc, #132]	; (8002b10 <CommTask+0x368>)
 8002a8c:	6800      	ldr	r0, [r0, #0]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f04f 32ff 	mov.w	r2, #4294967295
 8002a94:	f006 fa2e 	bl	8008ef4 <xQueueGenericSend>
 8002a98:	e6fa      	b.n	8002890 <CommTask+0xe8>
				header_gen[4]=i+1+
 8002a9a:	2331      	movs	r3, #49	; 0x31
				j=genGetRealSmplFreq(i+1);
 8002a9c:	2001      	movs	r0, #1
				header_gen[4]=i+1+
 8002a9e:	f88d 3020 	strb.w	r3, [sp, #32]
				j=genGetRealSmplFreq(i+1);
 8002aa2:	f001 f8cd 	bl	8003c40 <genGetRealSmplFreq>
				commsSendBuff(header_gen,12);
 8002aa6:	210c      	movs	r1, #12
				header_gen[9]=(uint8_t)(j>>16);
 8002aa8:	0c02      	lsrs	r2, r0, #16
				header_gen[10]=(uint8_t)(j>>8);
 8002aaa:	0a03      	lsrs	r3, r0, #8
				header_gen[11]=(uint8_t)(j);
 8002aac:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
				commsSendBuff(header_gen,12);
 8002ab0:	a807      	add	r0, sp, #28
				header_gen[9]=(uint8_t)(j>>16);
 8002ab2:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
				header_gen[10]=(uint8_t)(j>>8);
 8002ab6:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
				commsSendBuff(header_gen,12);
 8002aba:	f008 fe2d 	bl	800b718 <commsSendBuff>
				j=genGetRealSmplFreq(i+1);
 8002abe:	2002      	movs	r0, #2
				header_gen[4]=i+1+
 8002ac0:	f88d 4020 	strb.w	r4, [sp, #32]
				j=genGetRealSmplFreq(i+1);
 8002ac4:	f001 f8bc 	bl	8003c40 <genGetRealSmplFreq>
				commsSendBuff(header_gen,12);
 8002ac8:	210c      	movs	r1, #12
				header_gen[9]=(uint8_t)(j>>16);
 8002aca:	0c02      	lsrs	r2, r0, #16
				header_gen[10]=(uint8_t)(j>>8);
 8002acc:	0a03      	lsrs	r3, r0, #8
				header_gen[11]=(uint8_t)(j);
 8002ace:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
				commsSendBuff(header_gen,12);
 8002ad2:	a807      	add	r0, sp, #28
				header_gen[9]=(uint8_t)(j>>16);
 8002ad4:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
				header_gen[10]=(uint8_t)(j>>8);
 8002ad8:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
				commsSendBuff(header_gen,12);
 8002adc:	f008 fe1c 	bl	800b718 <commsSendBuff>
 8002ae0:	e6d6      	b.n	8002890 <CommTask+0xe8>
 8002ae2:	bf00      	nop
 8002ae4:	200047cc 	.word	0x200047cc
 8002ae8:	20000204 	.word	0x20000204
 8002aec:	20000210 	.word	0x20000210
 8002af0:	08011958 	.word	0x08011958
 8002af4:	08011a6c 	.word	0x08011a6c
 8002af8:	08011b88 	.word	0x08011b88
 8002afc:	08011bf0 	.word	0x08011bf0
 8002b00:	08011bf8 	.word	0x08011bf8
 8002b04:	2000483c 	.word	0x2000483c
 8002b08:	08011b9c 	.word	0x08011b9c
 8002b0c:	20005458 	.word	0x20005458
 8002b10:	08011ba4 	.word	0x08011ba4
 8002b14:	20000310 	.word	0x20000310
 8002b18:	20004868 	.word	0x20004868
 8002b1c:	20005438 	.word	0x20005438
			logAnlys.state = LOGA_DATA_SENDING;
 8002b20:	2302      	movs	r3, #2
 8002b22:	f88a 3012 	strb.w	r3, [sl, #18]
			if(logAnlys.trigOccur == TRIG_OCCURRED){
 8002b26:	f89a 3017 	ldrb.w	r3, [sl, #23]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d062      	beq.n	8002bf4 <CommTask+0x44c>
			commsSendString(STR_LOG_ANLYS_DATA_LENGTH);				
 8002b2e:	48c7      	ldr	r0, [pc, #796]	; (8002e4c <CommTask+0x6a4>)
 8002b30:	f008 fdfc 	bl	800b72c <commsSendString>
			commsSendUint32(logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2);				
 8002b34:	f8ba 0010 	ldrh.w	r0, [sl, #16]
 8002b38:	f500 70c8 	add.w	r0, r0, #400	; 0x190
 8002b3c:	0040      	lsls	r0, r0, #1
 8002b3e:	f008 fdd1 	bl	800b6e4 <commsSendUint32>
			commsSendString(STR_LOG_ANLYS_DATA);
 8002b42:	48c3      	ldr	r0, [pc, #780]	; (8002e50 <CommTask+0x6a8>)
 8002b44:	f008 fdf2 	bl	800b72c <commsSendString>
			HAL_UART_Transmit(&huart2, (uint8_t *)logAnlys.bufferMemory, logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2, 10000);			
 8002b48:	f8da 100c 	ldr.w	r1, [sl, #12]
 8002b4c:	f8ba 2010 	ldrh.w	r2, [sl, #16]
 8002b50:	48c0      	ldr	r0, [pc, #768]	; (8002e54 <CommTask+0x6ac>)
 8002b52:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 8002b56:	0052      	lsls	r2, r2, #1
 8002b58:	f242 7310 	movw	r3, #10000	; 0x2710
 8002b5c:	b292      	uxth	r2, r2
 8002b5e:	f005 feb1 	bl	80088c4 <HAL_UART_Transmit>
			logAnlys.state = LOGA_DATA_SENT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	f88a 3012 	strb.w	r3, [sl, #18]
 8002b68:	e692      	b.n	8002890 <CommTask+0xe8>
			commsSendString(STR_CNT_REF_WARN);			
 8002b6a:	48bb      	ldr	r0, [pc, #748]	; (8002e58 <CommTask+0x6b0>)
 8002b6c:	f008 fdde 	bl	800b72c <commsSendString>
 8002b70:	e68e      	b.n	8002890 <CommTask+0xe8>
				if(counter.icDutyCycle==DUTY_CYCLE_DISABLED){	
 8002b72:	f89b 33bc 	ldrb.w	r3, [fp, #956]	; 0x3bc
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f040 808f 	bne.w	8002c9a <CommTask+0x4f2>
					if(counter.icChannel1==COUNTER_IRQ_IC){												
 8002b7c:	f89b 33ba 	ldrb.w	r3, [fp, #954]	; 0x3ba
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 80bc 	beq.w	8002cfe <CommTask+0x556>
					if(counter.icChannel2==COUNTER_IRQ_IC){							
 8002b86:	f89b 33bb 	ldrb.w	r3, [fp, #955]	; 0x3bb
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f47f ae80 	bne.w	8002890 <CommTask+0xe8>
						commsSendString(STR_CNT_IC2_DATA);	
 8002b90:	48b2      	ldr	r0, [pc, #712]	; (8002e5c <CommTask+0x6b4>)
 8002b92:	f008 fdcb 	bl	800b72c <commsSendString>
						memcpy(intAlias, &counter.counterIc.ic2freq, sizeof(counter.counterIc.ic2freq));
 8002b96:	4bb2      	ldr	r3, [pc, #712]	; (8002e60 <CommTask+0x6b8>)
 8002b98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002b9c:	4bb1      	ldr	r3, [pc, #708]	; (8002e64 <CommTask+0x6bc>)
 8002b9e:	461c      	mov	r4, r3
 8002ba0:	e883 0003 	stmia.w	r3, {r0, r1}
						commsSendUint32(intAlias[0]);
 8002ba4:	f008 fd9e 	bl	800b6e4 <commsSendUint32>
						commsSendUint32(intAlias[1]);
 8002ba8:	6860      	ldr	r0, [r4, #4]
 8002baa:	f008 fd9b 	bl	800b6e4 <commsSendUint32>
						counter.icChannel2=COUNTER_IRQ_IC_PASS;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	f88b 33bb 	strb.w	r3, [fp, #955]	; 0x3bb
 8002bb4:	e66c      	b.n	8002890 <CommTask+0xe8>
	commsSendString("SYST");
 8002bb6:	48ac      	ldr	r0, [pc, #688]	; (8002e68 <CommTask+0x6c0>)
 8002bb8:	f008 fdb8 	bl	800b72c <commsSendString>
	commsSendUint32(HAL_RCC_GetHCLKFreq());  //CCLK
 8002bbc:	f004 f9c6 	bl	8006f4c <HAL_RCC_GetHCLKFreq>
 8002bc0:	f008 fd90 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(HAL_RCC_GetPCLK2Freq()); //PCLK
 8002bc4:	f004 f9e0 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
 8002bc8:	f008 fd8c 	bl	800b6e4 <commsSendUint32>
	commsSendString(MCU);
 8002bcc:	48a7      	ldr	r0, [pc, #668]	; (8002e6c <CommTask+0x6c4>)
 8002bce:	f008 fdad 	bl	800b72c <commsSendString>
 8002bd2:	e65d      	b.n	8002890 <CommTask+0xe8>
				commsSendString(STR_CNT_ETR_DATA);
 8002bd4:	48a6      	ldr	r0, [pc, #664]	; (8002e70 <CommTask+0x6c8>)
				commsSendString(STR_CNT_REF_DATA);
 8002bd6:	f008 fda9 	bl	800b72c <commsSendString>
				memcpy(intAlias, &counter.counterEtr.freq, sizeof(counter.counterEtr.freq));
 8002bda:	4ba6      	ldr	r3, [pc, #664]	; (8002e74 <CommTask+0x6cc>)
 8002bdc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002be0:	4ba0      	ldr	r3, [pc, #640]	; (8002e64 <CommTask+0x6bc>)
 8002be2:	461c      	mov	r4, r3
 8002be4:	e883 0003 	stmia.w	r3, {r0, r1}
				commsSendUint32(intAlias[0]);
 8002be8:	f008 fd7c 	bl	800b6e4 <commsSendUint32>
				commsSendUint32(intAlias[1]);
 8002bec:	6860      	ldr	r0, [r4, #4]
 8002bee:	f008 fd79 	bl	800b6e4 <commsSendUint32>
 8002bf2:	e64d      	b.n	8002890 <CommTask+0xe8>
				commsSendString(STR_LOG_ANLYS_TRIGGER_POINTER);	
 8002bf4:	48a0      	ldr	r0, [pc, #640]	; (8002e78 <CommTask+0x6d0>)
 8002bf6:	f008 fd99 	bl	800b72c <commsSendString>
				commsSendUint32(logAnlys.triggerPointer);
 8002bfa:	f8da 0000 	ldr.w	r0, [sl]
 8002bfe:	f008 fd71 	bl	800b6e4 <commsSendUint32>
				logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8002c02:	2301      	movs	r3, #1
 8002c04:	f88a 3017 	strb.w	r3, [sl, #23]
 8002c08:	e791      	b.n	8002b2e <CommTask+0x386>
	commsSendString("COMM");
 8002c0a:	489c      	ldr	r0, [pc, #624]	; (8002e7c <CommTask+0x6d4>)
 8002c0c:	f008 fd8e 	bl	800b72c <commsSendString>
	commsSendUint32(COMM_BUFFER_SIZE);
 8002c10:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c14:	f008 fd66 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(UART_SPEED);
 8002c18:	f44f 20e1 	mov.w	r0, #460800	; 0x70800
 8002c1c:	f008 fd62 	bl	800b6e4 <commsSendUint32>
	commsSendString(USART_TX_PIN_STR);
 8002c20:	4897      	ldr	r0, [pc, #604]	; (8002e80 <CommTask+0x6d8>)
 8002c22:	f008 fd83 	bl	800b72c <commsSendString>
	commsSendString(USART_RX_PIN_STR);
 8002c26:	4897      	ldr	r0, [pc, #604]	; (8002e84 <CommTask+0x6dc>)
 8002c28:	f008 fd80 	bl	800b72c <commsSendString>
 8002c2c:	e630      	b.n	8002890 <CommTask+0xe8>
				commsSendString(STR_CNT_REF_DATA);
 8002c2e:	4896      	ldr	r0, [pc, #600]	; (8002e88 <CommTask+0x6e0>)
 8002c30:	e7d1      	b.n	8002bd6 <CommTask+0x42e>
						commsSendBuff(pointer + j, dataLenFirst);
 8002c32:	9b03      	ldr	r3, [sp, #12]
 8002c34:	9905      	ldr	r1, [sp, #20]
 8002c36:	18e8      	adds	r0, r5, r3
 8002c38:	f008 fd6e 	bl	800b718 <commsSendBuff>
 8002c3c:	e6ca      	b.n	80029d4 <CommTask+0x22c>
						commsSendBuff(pointer, dataLenSecond);
 8002c3e:	4628      	mov	r0, r5
 8002c40:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8002c44:	f008 fd68 	bl	800b718 <commsSendBuff>
 8002c48:	e6ca      	b.n	80029e0 <CommTask+0x238>
			sendScopeConf();
 8002c4a:	f7ff fc8d 	bl	8002568 <sendScopeConf>
 8002c4e:	e61f      	b.n	8002890 <CommTask+0xe8>
	commsSendString("CNT_");
 8002c50:	488e      	ldr	r0, [pc, #568]	; (8002e8c <CommTask+0x6e4>)
 8002c52:	f008 fd6b 	bl	800b72c <commsSendString>
	commsSendUint32(CNT_COUNTER_PERIPH_CLOCK);
 8002c56:	488e      	ldr	r0, [pc, #568]	; (8002e90 <CommTask+0x6e8>)
 8002c58:	f008 fd44 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(CNT_GATE_PERIPH_CLOCK);
 8002c5c:	488d      	ldr	r0, [pc, #564]	; (8002e94 <CommTask+0x6ec>)
 8002c5e:	f008 fd41 	bl	800b6e4 <commsSendUint32>
	commsSendString(COUNTER_MODES);
 8002c62:	488d      	ldr	r0, [pc, #564]	; (8002e98 <CommTask+0x6f0>)
 8002c64:	f008 fd62 	bl	800b72c <commsSendString>
	commsSendString(CNT_ETR_PIN);
 8002c68:	488c      	ldr	r0, [pc, #560]	; (8002e9c <CommTask+0x6f4>)
 8002c6a:	f008 fd5f 	bl	800b72c <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002c6e:	488b      	ldr	r0, [pc, #556]	; (8002e9c <CommTask+0x6f4>)
 8002c70:	f008 fd5c 	bl	800b72c <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002c74:	488a      	ldr	r0, [pc, #552]	; (8002ea0 <CommTask+0x6f8>)
 8002c76:	f008 fd59 	bl	800b72c <commsSendString>
	commsSendString(CNT_REF1_PIN);
 8002c7a:	488a      	ldr	r0, [pc, #552]	; (8002ea4 <CommTask+0x6fc>)
 8002c7c:	f008 fd56 	bl	800b72c <commsSendString>
	commsSendString(CNT_REF2_PIN);
 8002c80:	4886      	ldr	r0, [pc, #536]	; (8002e9c <CommTask+0x6f4>)
 8002c82:	f008 fd53 	bl	800b72c <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002c86:	4885      	ldr	r0, [pc, #532]	; (8002e9c <CommTask+0x6f4>)
 8002c88:	f008 fd50 	bl	800b72c <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002c8c:	4884      	ldr	r0, [pc, #528]	; (8002ea0 <CommTask+0x6f8>)
 8002c8e:	f008 fd4d 	bl	800b72c <commsSendString>
 8002c92:	e5fd      	b.n	8002890 <CommTask+0xe8>
			sendScopeInputs();
 8002c94:	f7ff fcba 	bl	800260c <sendScopeInputs>
 8002c98:	e5fa      	b.n	8002890 <CommTask+0xe8>
					commsSendString(STR_CNT_DUTY_CYCLE);
 8002c9a:	4883      	ldr	r0, [pc, #524]	; (8002ea8 <CommTask+0x700>)
					memcpy(intAlias, &counter.counterIc.ic1freq, sizeof(counter.counterIc.ic1freq));
 8002c9c:	4c71      	ldr	r4, [pc, #452]	; (8002e64 <CommTask+0x6bc>)
					commsSendString(STR_CNT_DUTY_CYCLE);
 8002c9e:	f008 fd45 	bl	800b72c <commsSendString>
					memcpy(intAlias, &counter.counterIc.ic1freq, sizeof(counter.counterIc.ic1freq));
 8002ca2:	4b82      	ldr	r3, [pc, #520]	; (8002eac <CommTask+0x704>)
 8002ca4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002ca8:	e884 0003 	stmia.w	r4, {r0, r1}
					commsSendUint32(intAlias[0]);
 8002cac:	f008 fd1a 	bl	800b6e4 <commsSendUint32>
					commsSendUint32(intAlias[1]);
 8002cb0:	6860      	ldr	r0, [r4, #4]
 8002cb2:	f008 fd17 	bl	800b6e4 <commsSendUint32>
					commsSendString(STR_CNT_PULSE_WIDTH);
 8002cb6:	487e      	ldr	r0, [pc, #504]	; (8002eb0 <CommTask+0x708>)
 8002cb8:	f008 fd38 	bl	800b72c <commsSendString>
					memcpy(intAlias, &counter.counterIc.ic2freq, sizeof(counter.counterIc.ic2freq));
 8002cbc:	4b68      	ldr	r3, [pc, #416]	; (8002e60 <CommTask+0x6b8>)
 8002cbe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002cc2:	e884 0003 	stmia.w	r4, {r0, r1}
					commsSendUint32(intAlias[0]);
 8002cc6:	f008 fd0d 	bl	800b6e4 <commsSendUint32>
					commsSendUint32(intAlias[1]);
 8002cca:	6860      	ldr	r0, [r4, #4]
 8002ccc:	f008 fd0a 	bl	800b6e4 <commsSendUint32>
 8002cd0:	e5de      	b.n	8002890 <CommTask+0xe8>
					dataLenSecond=0;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	9301      	str	r3, [sp, #4]
 8002cd6:	e672      	b.n	80029be <CommTask+0x216>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))+oneChanMemSize)%oneChanMemSize;
 8002cd8:	f001 fde8 	bl	80048ac <getTriggerIndex>
 8002cdc:	4606      	mov	r6, r0
 8002cde:	f001 fdeb 	bl	80048b8 <getSamples>
 8002ce2:	4681      	mov	r9, r0
 8002ce4:	f001 fdf4 	bl	80048d0 <getPretrigger>
 8002ce8:	1973      	adds	r3, r6, r5
 8002cea:	fb09 f000 	mul.w	r0, r9, r0
 8002cee:	eba3 4310 	sub.w	r3, r3, r0, lsr #16
 8002cf2:	fbb3 f2f5 	udiv	r2, r3, r5
 8002cf6:	fb05 3312 	mls	r3, r5, r2, r3
 8002cfa:	9303      	str	r3, [sp, #12]
 8002cfc:	e648      	b.n	8002990 <CommTask+0x1e8>
						commsSendString(STR_CNT_IC1_DATA);
 8002cfe:	486d      	ldr	r0, [pc, #436]	; (8002eb4 <CommTask+0x70c>)
 8002d00:	f008 fd14 	bl	800b72c <commsSendString>
						memcpy(intAlias, &counter.counterIc.ic1freq, sizeof(counter.counterIc.ic1freq));
 8002d04:	4b69      	ldr	r3, [pc, #420]	; (8002eac <CommTask+0x704>)
 8002d06:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d0a:	4b56      	ldr	r3, [pc, #344]	; (8002e64 <CommTask+0x6bc>)
 8002d0c:	461c      	mov	r4, r3
 8002d0e:	e883 0003 	stmia.w	r3, {r0, r1}
						commsSendUint32(intAlias[0]);
 8002d12:	f008 fce7 	bl	800b6e4 <commsSendUint32>
						commsSendUint32(intAlias[1]);
 8002d16:	6860      	ldr	r0, [r4, #4]
 8002d18:	f008 fce4 	bl	800b6e4 <commsSendUint32>
						counter.icChannel1=COUNTER_IRQ_IC_PASS;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	f88b 33ba 	strb.w	r3, [fp, #954]	; 0x3ba
 8002d22:	e730      	b.n	8002b86 <CommTask+0x3de>
						commsSendString(STR_CNT_TI_TIMEOUT);
 8002d24:	4864      	ldr	r0, [pc, #400]	; (8002eb8 <CommTask+0x710>)
 8002d26:	f008 fd01 	bl	800b72c <commsSendString>
						sprintf(message, "%02d", 2);						
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	4963      	ldr	r1, [pc, #396]	; (8002ebc <CommTask+0x714>)
 8002d2e:	a80e      	add	r0, sp, #56	; 0x38
 8002d30:	f00c fa40 	bl	800f1b4 <siprintf>
						break;
 8002d34:	e5ec      	b.n	8002910 <CommTask+0x168>
	commsSendString("GEN_");
 8002d36:	4862      	ldr	r0, [pc, #392]	; (8002ec0 <CommTask+0x718>)
 8002d38:	f008 fcf8 	bl	800b72c <commsSendString>
	commsSendUint32(MAX_GENERATING_FREQ);
 8002d3c:	4861      	ldr	r0, [pc, #388]	; (8002ec4 <CommTask+0x71c>)
 8002d3e:	f008 fcd1 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(MAX_GENERATOR_BUFF_SIZE);
 8002d42:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002d46:	f008 fccd 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(DAC_DATA_DEPTH);
 8002d4a:	200c      	movs	r0, #12
 8002d4c:	f008 fcca 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(MAX_DAC_CHANNELS);
 8002d50:	2002      	movs	r0, #2
 8002d52:	f008 fcc7 	bl	800b6e4 <commsSendUint32>
				commsSendString(GEN_CH1_PIN_STR);
 8002d56:	485c      	ldr	r0, [pc, #368]	; (8002ec8 <CommTask+0x720>)
 8002d58:	f008 fce8 	bl	800b72c <commsSendString>
				commsSendString(GEN_CH2_PIN_STR);
 8002d5c:	485b      	ldr	r0, [pc, #364]	; (8002ecc <CommTask+0x724>)
 8002d5e:	f008 fce5 	bl	800b72c <commsSendString>
	commsSendUint32(0);
 8002d62:	2000      	movs	r0, #0
 8002d64:	f008 fcbe 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(GEN_VREF);
 8002d68:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002d6c:	f008 fcba 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(GEN_VDDA);
 8002d70:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002d74:	f008 fcb6 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(GEN_VREF_INT);
 8002d78:	f240 40ba 	movw	r0, #1210	; 0x4ba
 8002d7c:	f008 fcb2 	bl	800b6e4 <commsSendUint32>
 8002d80:	e586      	b.n	8002890 <CommTask+0xe8>
	commsSendString("GENP");		
 8002d82:	4853      	ldr	r0, [pc, #332]	; (8002ed0 <CommTask+0x728>)
 8002d84:	f008 fcd2 	bl	800b72c <commsSendString>
	commsSendUint32(MAX_GEN_PWM_CHANNELS);
 8002d88:	2002      	movs	r0, #2
 8002d8a:	f008 fcab 	bl	800b6e4 <commsSendUint32>
				commsSendString(GEN_PWM_CH1_PIN);
 8002d8e:	4851      	ldr	r0, [pc, #324]	; (8002ed4 <CommTask+0x72c>)
 8002d90:	f008 fccc 	bl	800b72c <commsSendString>
				commsSendString(GEN_PWM_CH2_PIN);					
 8002d94:	4850      	ldr	r0, [pc, #320]	; (8002ed8 <CommTask+0x730>)
 8002d96:	f008 fcc9 	bl	800b72c <commsSendString>
 8002d9a:	e579      	b.n	8002890 <CommTask+0xe8>
	commsSendString("SYNP");		
 8002d9c:	484f      	ldr	r0, [pc, #316]	; (8002edc <CommTask+0x734>)
 8002d9e:	f008 fcc5 	bl	800b72c <commsSendString>
	commsSendUint32(SYNC_PWM_TIM_PERIPH_CLOCK);
 8002da2:	483c      	ldr	r0, [pc, #240]	; (8002e94 <CommTask+0x6ec>)
 8002da4:	f008 fc9e 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_FREQ);
 8002da8:	484d      	ldr	r0, [pc, #308]	; (8002ee0 <CommTask+0x738>)
 8002daa:	f008 fc9b 	bl	800b6e4 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_CHANNELS);
 8002dae:	2004      	movs	r0, #4
 8002db0:	f008 fc98 	bl	800b6e4 <commsSendUint32>
				commsSendString(SYNC_PWM_CH1_PIN);
 8002db4:	484b      	ldr	r0, [pc, #300]	; (8002ee4 <CommTask+0x73c>)
 8002db6:	f008 fcb9 	bl	800b72c <commsSendString>
				commsSendString(SYNC_PWM_CH2_PIN);
 8002dba:	484b      	ldr	r0, [pc, #300]	; (8002ee8 <CommTask+0x740>)
 8002dbc:	f008 fcb6 	bl	800b72c <commsSendString>
				commsSendString(SYNC_PWM_CH3_PIN);	
 8002dc0:	484a      	ldr	r0, [pc, #296]	; (8002eec <CommTask+0x744>)
 8002dc2:	f008 fcb3 	bl	800b72c <commsSendString>
				commsSendString(SYNC_PWM_CH4_PIN);	
 8002dc6:	484a      	ldr	r0, [pc, #296]	; (8002ef0 <CommTask+0x748>)
 8002dc8:	f008 fcb0 	bl	800b72c <commsSendString>
 8002dcc:	e560      	b.n	8002890 <CommTask+0xe8>
			sendLogAnlysConf();
 8002dce:	f7ff fc89 	bl	80026e4 <sendLogAnlysConf>
 8002dd2:	e55d      	b.n	8002890 <CommTask+0xe8>
			commsSendString(STR_GEN_NEXT);
 8002dd4:	4847      	ldr	r0, [pc, #284]	; (8002ef4 <CommTask+0x74c>)
 8002dd6:	f008 fca9 	bl	800b72c <commsSendString>
 8002dda:	e559      	b.n	8002890 <CommTask+0xe8>
			commsSendString(STR_GEN_OK);
 8002ddc:	4846      	ldr	r0, [pc, #280]	; (8002ef8 <CommTask+0x750>)
 8002dde:	f008 fca5 	bl	800b72c <commsSendString>
 8002de2:	e555      	b.n	8002890 <CommTask+0xe8>
	commsSendString("VER_");
 8002de4:	4845      	ldr	r0, [pc, #276]	; (8002efc <CommTask+0x754>)
 8002de6:	f008 fca1 	bl	800b72c <commsSendString>
	commsSendString("Instrulab FW"); 	//12
 8002dea:	4845      	ldr	r0, [pc, #276]	; (8002f00 <CommTask+0x758>)
 8002dec:	f008 fc9e 	bl	800b72c <commsSendString>
	commsSendString(FW_VERSION); 			//4
 8002df0:	4844      	ldr	r0, [pc, #272]	; (8002f04 <CommTask+0x75c>)
 8002df2:	f008 fc9b 	bl	800b72c <commsSendString>
	commsSendString(BUILD);						//4
 8002df6:	4844      	ldr	r0, [pc, #272]	; (8002f08 <CommTask+0x760>)
 8002df8:	f008 fc98 	bl	800b72c <commsSendString>
	commsSendString("FreeRTOS");			//8	
 8002dfc:	4843      	ldr	r0, [pc, #268]	; (8002f0c <CommTask+0x764>)
 8002dfe:	f008 fc95 	bl	800b72c <commsSendString>
	commsSendString(tskKERNEL_VERSION_NUMBER);//6
 8002e02:	4843      	ldr	r0, [pc, #268]	; (8002f10 <CommTask+0x768>)
 8002e04:	f008 fc92 	bl	800b72c <commsSendString>
	commsSendString("ST HAL");				//6
 8002e08:	4842      	ldr	r0, [pc, #264]	; (8002f14 <CommTask+0x76c>)
 8002e0a:	f008 fc8f 	bl	800b72c <commsSendString>
	commsSend('V');
 8002e0e:	2056      	movs	r0, #86	; 0x56
 8002e10:	f008 fc66 	bl	800b6e0 <commsSend>
	commsSend((HAL_GetHalVersion()>>24)+48);
 8002e14:	f002 f890 	bl	8004f38 <HAL_GetHalVersion>
 8002e18:	0e00      	lsrs	r0, r0, #24
 8002e1a:	3030      	adds	r0, #48	; 0x30
 8002e1c:	b2c0      	uxtb	r0, r0
 8002e1e:	f008 fc5f 	bl	800b6e0 <commsSend>
	commsSend('.');
 8002e22:	202e      	movs	r0, #46	; 0x2e
 8002e24:	f008 fc5c 	bl	800b6e0 <commsSend>
	commsSend((HAL_GetHalVersion()>>16)+48);
 8002e28:	f002 f886 	bl	8004f38 <HAL_GetHalVersion>
 8002e2c:	0c00      	lsrs	r0, r0, #16
 8002e2e:	3030      	adds	r0, #48	; 0x30
 8002e30:	b2c0      	uxtb	r0, r0
 8002e32:	f008 fc55 	bl	800b6e0 <commsSend>
	commsSend('.');
 8002e36:	202e      	movs	r0, #46	; 0x2e
 8002e38:	f008 fc52 	bl	800b6e0 <commsSend>
	commsSend((HAL_GetHalVersion()>>8)+48); //6
 8002e3c:	f002 f87c 	bl	8004f38 <HAL_GetHalVersion>
 8002e40:	0a00      	lsrs	r0, r0, #8
 8002e42:	3030      	adds	r0, #48	; 0x30
 8002e44:	b2c0      	uxtb	r0, r0
 8002e46:	f008 fc4b 	bl	800b6e0 <commsSend>
 8002e4a:	e521      	b.n	8002890 <CommTask+0xe8>
 8002e4c:	08011c14 	.word	0x08011c14
 8002e50:	08011c1c 	.word	0x08011c1c
 8002e54:	2000d3bc 	.word	0x2000d3bc
 8002e58:	08011c04 	.word	0x08011c04
 8002e5c:	08011bc8 	.word	0x08011bc8
 8002e60:	20004bf0 	.word	0x20004bf0
 8002e64:	20004834 	.word	0x20004834
 8002e68:	08011d5c 	.word	0x08011d5c
 8002e6c:	08011d64 	.word	0x08011d64
 8002e70:	08011bb0 	.word	0x08011bb0
 8002e74:	20004c18 	.word	0x20004c18
 8002e78:	08011c0c 	.word	0x08011c0c
 8002e7c:	08011c48 	.word	0x08011c48
 8002e80:	08011c50 	.word	0x08011c50
 8002e84:	08011c58 	.word	0x08011c58
 8002e88:	08011bb8 	.word	0x08011bb8
 8002e8c:	08011c60 	.word	0x08011c60
 8002e90:	08954400 	.word	0x08954400
 8002e94:	044aa200 	.word	0x044aa200
 8002e98:	08011c68 	.word	0x08011c68
 8002e9c:	08011c74 	.word	0x08011c74
 8002ea0:	08011c78 	.word	0x08011c78
 8002ea4:	08011c7c 	.word	0x08011c7c
 8002ea8:	08011bd0 	.word	0x08011bd0
 8002eac:	20004be8 	.word	0x20004be8
 8002eb0:	08011bd8 	.word	0x08011bd8
 8002eb4:	08011bc0 	.word	0x08011bc0
 8002eb8:	08011be0 	.word	0x08011be0
 8002ebc:	08011be8 	.word	0x08011be8
 8002ec0:	08011c80 	.word	0x08011c80
 8002ec4:	001e8480 	.word	0x001e8480
 8002ec8:	08011c88 	.word	0x08011c88
 8002ecc:	08011c90 	.word	0x08011c90
 8002ed0:	08011c98 	.word	0x08011c98
 8002ed4:	08011ca0 	.word	0x08011ca0
 8002ed8:	08011ca8 	.word	0x08011ca8
 8002edc:	08011d34 	.word	0x08011d34
 8002ee0:	000186a0 	.word	0x000186a0
 8002ee4:	08011d3c 	.word	0x08011d3c
 8002ee8:	08011d44 	.word	0x08011d44
 8002eec:	08011d4c 	.word	0x08011d4c
 8002ef0:	08011d54 	.word	0x08011d54
 8002ef4:	08011c24 	.word	0x08011c24
 8002ef8:	08011c2c 	.word	0x08011c2c
 8002efc:	08011d70 	.word	0x08011d70
 8002f00:	08011d78 	.word	0x08011d78
 8002f04:	08011d88 	.word	0x08011d88
 8002f08:	08011d90 	.word	0x08011d90
 8002f0c:	08011d98 	.word	0x08011d98
 8002f10:	08011da4 	.word	0x08011da4
 8002f14:	08011dac 	.word	0x08011dac
			xQueueReceive(messageQueue, message, portMAX_DELAY);
 8002f18:	2300      	movs	r3, #0
 8002f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f1e:	a90e      	add	r1, sp, #56	; 0x38
 8002f20:	6838      	ldr	r0, [r7, #0]
 8002f22:	f006 fa8f 	bl	8009444 <xQueueGenericReceive>
			commsSendString(message);
 8002f26:	a80e      	add	r0, sp, #56	; 0x38
 8002f28:	f008 fc00 	bl	800b72c <commsSendString>
 8002f2c:	e4b0      	b.n	8002890 <CommTask+0xe8>
 8002f2e:	bf00      	nop

08002f30 <CounterTask>:
  * 				Task is getting messages from other tasks and takes care about counter functions.
  * @param  Task handler, parameters pointer
  * @retval None
  */
void CounterTask(void const *argument)
{
 8002f30:	b580      	push	{r7, lr}
	counterMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8002f32:	2200      	movs	r2, #0
{
 8002f34:	b086      	sub	sp, #24
	counterMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8002f36:	2114      	movs	r1, #20
 8002f38:	2005      	movs	r0, #5
 8002f3a:	f005 ff97 	bl	8008e6c <xQueueGenericCreate>
 8002f3e:	4e8d      	ldr	r6, [pc, #564]	; (8003174 <CounterTask+0x244>)
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8002f40:	4c8d      	ldr	r4, [pc, #564]	; (8003178 <CounterTask+0x248>)
	counterMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8002f42:	6030      	str	r0, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8002f44:	2004      	movs	r0, #4
 8002f46:	f006 f993 	bl	8009270 <xQueueCreateMutex>
	//counterBinSemaphore = xSemaphoreCreateBinary();
	
	if(counterMessageQueue == 0){
 8002f4a:	6833      	ldr	r3, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8002f4c:	6020      	str	r0, [r4, #0]
	if(counterMessageQueue == 0){
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 810f 	beq.w	8003172 <CounterTask+0x242>
 8002f54:	4d89      	ldr	r5, [pc, #548]	; (800317c <CounterTask+0x24c>)
		case 500: 													/* ----	gate time 00.50 second */
			counter.counterEtr.psc = 5999;
			counter.counterEtr.arr = 5999;		
			break;		
		case 1000: 													/* ----	gate time 01.00 second */
			counter.counterEtr.psc = 7199;
 8002f56:	f641 471f 	movw	r7, #7199	; 0x1c1f
 8002f5a:	e015      	b.n	8002f88 <CounterTask+0x58>
		}else if(message[0]=='2'){
 8002f5c:	2b32      	cmp	r3, #50	; 0x32
 8002f5e:	d03d      	beq.n	8002fdc <CounterTask+0xac>
		}else if(message[0]=='3'){
 8002f60:	2b33      	cmp	r3, #51	; 0x33
 8002f62:	d055      	beq.n	8003010 <CounterTask+0xe0>
		}else if(message[0]=='4'){
 8002f64:	2b34      	cmp	r3, #52	; 0x34
 8002f66:	d06d      	beq.n	8003044 <CounterTask+0x114>
		}else if(message[0]=='5'){
 8002f68:	2b35      	cmp	r3, #53	; 0x35
 8002f6a:	f000 8085 	beq.w	8003078 <CounterTask+0x148>
		}else if(message[0]=='6'){
 8002f6e:	2b36      	cmp	r3, #54	; 0x36
 8002f70:	f000 8095 	beq.w	800309e <CounterTask+0x16e>
		}else if(message[0]=='7'){
 8002f74:	2b37      	cmp	r3, #55	; 0x37
 8002f76:	f000 80a5 	beq.w	80030c4 <CounterTask+0x194>
		}else if(message[0]=='8'){
 8002f7a:	2b38      	cmp	r3, #56	; 0x38
 8002f7c:	f000 80b8 	beq.w	80030f0 <CounterTask+0x1c0>
		xSemaphoreGiveRecursive(counterMutex);
 8002f80:	6820      	ldr	r0, [r4, #0]
 8002f82:	f006 f9a9 	bl	80092d8 <xQueueGiveMutexRecursive>
 8002f86:	6833      	ldr	r3, [r6, #0]
		xQueueReceive(counterMessageQueue, message, portMAX_DELAY);		
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f8e:	2300      	movs	r3, #0
 8002f90:	a901      	add	r1, sp, #4
 8002f92:	f006 fa57 	bl	8009444 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8002f96:	f04f 31ff 	mov.w	r1, #4294967295
 8002f9a:	6820      	ldr	r0, [r4, #0]
 8002f9c:	f006 fbda 	bl	8009754 <xQueueTakeMutexRecursive>
		if(message[0]=='1'){
 8002fa0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002fa4:	2b31      	cmp	r3, #49	; 0x31
 8002fa6:	d1d9      	bne.n	8002f5c <CounterTask+0x2c>
	switch(counter.state){
 8002fa8:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8002fac:	3b01      	subs	r3, #1
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d805      	bhi.n	8002fbe <CounterTask+0x8e>
 8002fb2:	e8df f003 	tbb	[pc, r3]
 8002fb6:	0a10      	.short	0x0a10
 8002fb8:	0d02      	.short	0x0d02
			TIM_ti_deinit();
 8002fba:	f00a fde7 	bl	800db8c <TIM_ti_deinit>
	counter.state = COUNTER_ETR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_etr_init();
 8002fc4:	f00a fbcc 	bl	800d760 <TIM_counter_etr_init>
 8002fc8:	e7da      	b.n	8002f80 <CounterTask+0x50>
			TIM_ic_deinit();
 8002fca:	f00a fdd1 	bl	800db70 <TIM_ic_deinit>
 8002fce:	e7f6      	b.n	8002fbe <CounterTask+0x8e>
			TIM_ref_deinit();
 8002fd0:	f00a fdc0 	bl	800db54 <TIM_ref_deinit>
 8002fd4:	e7f3      	b.n	8002fbe <CounterTask+0x8e>
			TIM_etr_deinit();
 8002fd6:	f00a fdaf 	bl	800db38 <TIM_etr_deinit>
 8002fda:	e7f0      	b.n	8002fbe <CounterTask+0x8e>
	switch(counter.state){
 8002fdc:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	2b03      	cmp	r3, #3
 8002fe4:	d805      	bhi.n	8002ff2 <CounterTask+0xc2>
 8002fe6:	e8df f003 	tbb	[pc, r3]
 8002fea:	100a      	.short	0x100a
 8002fec:	0d02      	.short	0x0d02
			TIM_ti_deinit();
 8002fee:	f00a fdcd 	bl	800db8c <TIM_ti_deinit>
	counter.state = COUNTER_IC;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ic_init();
 8002ff8:	f00a fc86 	bl	800d908 <TIM_counter_ic_init>
 8002ffc:	e7c0      	b.n	8002f80 <CounterTask+0x50>
			TIM_etr_deinit();
 8002ffe:	f00a fd9b 	bl	800db38 <TIM_etr_deinit>
 8003002:	e7f6      	b.n	8002ff2 <CounterTask+0xc2>
			TIM_ref_deinit();
 8003004:	f00a fda6 	bl	800db54 <TIM_ref_deinit>
 8003008:	e7f3      	b.n	8002ff2 <CounterTask+0xc2>
			TIM_ic_deinit();
 800300a:	f00a fdb1 	bl	800db70 <TIM_ic_deinit>
 800300e:	e7f0      	b.n	8002ff2 <CounterTask+0xc2>
	switch(counter.state){
 8003010:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003014:	3b01      	subs	r3, #1
 8003016:	2b03      	cmp	r3, #3
 8003018:	d805      	bhi.n	8003026 <CounterTask+0xf6>
 800301a:	e8df f003 	tbb	[pc, r3]
 800301e:	0a0d      	.short	0x0a0d
 8003020:	1002      	.short	0x1002
			TIM_ti_deinit();
 8003022:	f00a fdb3 	bl	800db8c <TIM_ti_deinit>
	counter.state = COUNTER_REF;
 8003026:	2304      	movs	r3, #4
 8003028:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ref_init();
 800302c:	f00a fbfe 	bl	800d82c <TIM_counter_ref_init>
 8003030:	e7a6      	b.n	8002f80 <CounterTask+0x50>
			TIM_ic_deinit();
 8003032:	f00a fd9d 	bl	800db70 <TIM_ic_deinit>
 8003036:	e7f6      	b.n	8003026 <CounterTask+0xf6>
			TIM_etr_deinit();
 8003038:	f00a fd7e 	bl	800db38 <TIM_etr_deinit>
 800303c:	e7f3      	b.n	8003026 <CounterTask+0xf6>
			TIM_ref_deinit();
 800303e:	f00a fd89 	bl	800db54 <TIM_ref_deinit>
 8003042:	e7f0      	b.n	8003026 <CounterTask+0xf6>
	switch(counter.state){
 8003044:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003048:	3b01      	subs	r3, #1
 800304a:	2b03      	cmp	r3, #3
 800304c:	d805      	bhi.n	800305a <CounterTask+0x12a>
 800304e:	e8df f003 	tbb	[pc, r3]
 8003052:	0a0d      	.short	0x0a0d
 8003054:	1002      	.short	0x1002
			TIM_ti_deinit();
 8003056:	f00a fd99 	bl	800db8c <TIM_ti_deinit>
	counter.state = COUNTER_TI;
 800305a:	2303      	movs	r3, #3
 800305c:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ti_init();
 8003060:	f00a fcbe 	bl	800d9e0 <TIM_counter_ti_init>
 8003064:	e78c      	b.n	8002f80 <CounterTask+0x50>
			TIM_ic_deinit();
 8003066:	f00a fd83 	bl	800db70 <TIM_ic_deinit>
 800306a:	e7f6      	b.n	800305a <CounterTask+0x12a>
			TIM_etr_deinit();
 800306c:	f00a fd64 	bl	800db38 <TIM_etr_deinit>
 8003070:	e7f3      	b.n	800305a <CounterTask+0x12a>
			TIM_ref_deinit();
 8003072:	f00a fd6f 	bl	800db54 <TIM_ref_deinit>
 8003076:	e7f0      	b.n	800305a <CounterTask+0x12a>
	switch(counter.state){
 8003078:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800307c:	3b01      	subs	r3, #1
 800307e:	2b03      	cmp	r3, #3
 8003080:	f63f af7e 	bhi.w	8002f80 <CounterTask+0x50>
 8003084:	e8df f003 	tbb	[pc, r3]
 8003088:	02050802 	.word	0x02050802
		 	TIM_ETR_Start();
 800308c:	f00a fda6 	bl	800dbdc <TIM_ETR_Start>
 8003090:	e776      	b.n	8002f80 <CounterTask+0x50>
			TIM_TI_Start();
 8003092:	f00a fe49 	bl	800dd28 <TIM_TI_Start>
 8003096:	e773      	b.n	8002f80 <CounterTask+0x50>
			TIM_IC_Start();
 8003098:	f00a fde4 	bl	800dc64 <TIM_IC_Start>
 800309c:	e770      	b.n	8002f80 <CounterTask+0x50>
	switch(counter.state){
 800309e:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80030a2:	3b01      	subs	r3, #1
 80030a4:	2b03      	cmp	r3, #3
 80030a6:	f63f af6b 	bhi.w	8002f80 <CounterTask+0x50>
 80030aa:	e8df f003 	tbb	[pc, r3]
 80030ae:	0802      	.short	0x0802
 80030b0:	0205      	.short	0x0205
		 	TIM_ETR_Stop();
 80030b2:	f00a fdbf 	bl	800dc34 <TIM_ETR_Stop>
 80030b6:	e763      	b.n	8002f80 <CounterTask+0x50>
			TIM_TI_Stop();		
 80030b8:	f00a ff16 	bl	800dee8 <TIM_TI_Stop>
 80030bc:	e760      	b.n	8002f80 <CounterTask+0x50>
			TIM_IC_Stop();
 80030be:	f00a fe09 	bl	800dcd4 <TIM_IC_Stop>
 80030c2:	e75d      	b.n	8002f80 <CounterTask+0x50>
	switch(counter.state){
 80030c4:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80030c8:	3b01      	subs	r3, #1
 80030ca:	2b03      	cmp	r3, #3
 80030cc:	f63f af58 	bhi.w	8002f80 <CounterTask+0x50>
 80030d0:	e8df f003 	tbb	[pc, r3]
 80030d4:	0b020508 	.word	0x0b020508
			TIM_ti_deinit();
 80030d8:	f00a fd58 	bl	800db8c <TIM_ti_deinit>
 80030dc:	e750      	b.n	8002f80 <CounterTask+0x50>
			TIM_ic_deinit();
 80030de:	f00a fd47 	bl	800db70 <TIM_ic_deinit>
 80030e2:	e74d      	b.n	8002f80 <CounterTask+0x50>
			TIM_etr_deinit();
 80030e4:	f00a fd28 	bl	800db38 <TIM_etr_deinit>
 80030e8:	e74a      	b.n	8002f80 <CounterTask+0x50>
			TIM_ref_deinit();
 80030ea:	f00a fd33 	bl	800db54 <TIM_ref_deinit>
 80030ee:	e747      	b.n	8002f80 <CounterTask+0x50>
			counterGateConfig(counter.counterEtr.gateTime);
 80030f0:	f8b5 33ac 	ldrh.w	r3, [r5, #940]	; 0x3ac
 80030f4:	b29b      	uxth	r3, r3
	switch(gateTime){
 80030f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030fa:	d033      	beq.n	8003164 <CounterTask+0x234>
 80030fc:	d811      	bhi.n	8003122 <CounterTask+0x1f2>
 80030fe:	2b64      	cmp	r3, #100	; 0x64
 8003100:	d020      	beq.n	8003144 <CounterTask+0x214>
 8003102:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003106:	d105      	bne.n	8003114 <CounterTask+0x1e4>
			counter.counterEtr.psc = 5999;
 8003108:	f241 736f 	movw	r3, #5999	; 0x176f
 800310c:	f8a5 339a 	strh.w	r3, [r5, #922]	; 0x39a
			counter.counterEtr.arr = 5999;		
 8003110:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
			break;
		default:
			break;			
	}
	
	TIM_ARR_PSC_Config(counter.counterEtr.arr, counter.counterEtr.psc);
 8003114:	f8b5 0398 	ldrh.w	r0, [r5, #920]	; 0x398
 8003118:	f8b5 139a 	ldrh.w	r1, [r5, #922]	; 0x39a
 800311c:	f00b f96a 	bl	800e3f4 <TIM_ARR_PSC_Config>
 8003120:	e72e      	b.n	8002f80 <CounterTask+0x50>
	switch(gateTime){
 8003122:	f241 3288 	movw	r2, #5000	; 0x1388
 8003126:	4293      	cmp	r3, r2
 8003128:	d013      	beq.n	8003152 <CounterTask+0x222>
 800312a:	f242 7210 	movw	r2, #10000	; 0x2710
 800312e:	4293      	cmp	r3, r2
 8003130:	d1f0      	bne.n	8003114 <CounterTask+0x1e4>
			counter.counterEtr.psc = 35999;
 8003132:	f648 429f 	movw	r2, #35999	; 0x8c9f
			counter.counterEtr.arr = 19999;			
 8003136:	f644 631f 	movw	r3, #19999	; 0x4e1f
			counter.counterEtr.psc = 35999;
 800313a:	f8a5 239a 	strh.w	r2, [r5, #922]	; 0x39a
			counter.counterEtr.arr = 19999;			
 800313e:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 8003142:	e7e7      	b.n	8003114 <CounterTask+0x1e4>
			counter.counterEtr.arr = 999;			
 8003144:	f240 33e7 	movw	r3, #999	; 0x3e7
			counter.counterEtr.psc = 7199;
 8003148:	f8a5 739a 	strh.w	r7, [r5, #922]	; 0x39a
			counter.counterEtr.arr = 999;			
 800314c:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 8003150:	e7e0      	b.n	8003114 <CounterTask+0x1e4>
			counter.counterEtr.psc = 59999;
 8003152:	f64e 225f 	movw	r2, #59999	; 0xea5f
			counter.counterEtr.arr = 5999;	
 8003156:	f241 736f 	movw	r3, #5999	; 0x176f
			counter.counterEtr.psc = 59999;
 800315a:	f8a5 239a 	strh.w	r2, [r5, #922]	; 0x39a
			counter.counterEtr.arr = 5999;	
 800315e:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 8003162:	e7d7      	b.n	8003114 <CounterTask+0x1e4>
			counter.counterEtr.arr = 9999;		
 8003164:	f242 730f 	movw	r3, #9999	; 0x270f
			counter.counterEtr.psc = 7199;
 8003168:	f8a5 739a 	strh.w	r7, [r5, #922]	; 0x39a
			counter.counterEtr.arr = 9999;		
 800316c:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 8003170:	e7d0      	b.n	8003114 <CounterTask+0x1e4>
 8003172:	e7fe      	b.n	8003172 <CounterTask+0x242>
 8003174:	20004864 	.word	0x20004864
 8003178:	20004c30 	.word	0x20004c30
 800317c:	20004868 	.word	0x20004868

08003180 <counterSetMode>:
	switch(mode){
 8003180:	2803      	cmp	r0, #3
 8003182:	d823      	bhi.n	80031cc <counterSetMode+0x4c>
 8003184:	e8df f000 	tbb	[pc, r0]
 8003188:	020a121a 	.word	0x020a121a
			xQueueSendToBack(counterMessageQueue, "3SetRefMode", portMAX_DELAY);
 800318c:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <counterSetMode+0x50>)
 800318e:	4911      	ldr	r1, [pc, #68]	; (80031d4 <counterSetMode+0x54>)
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	f04f 32ff 	mov.w	r2, #4294967295
 8003196:	2300      	movs	r3, #0
 8003198:	f005 beac 	b.w	8008ef4 <xQueueGenericSend>
			xQueueSendToBack(counterMessageQueue, "4SetTiMode", portMAX_DELAY);
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <counterSetMode+0x50>)
 800319e:	490e      	ldr	r1, [pc, #56]	; (80031d8 <counterSetMode+0x58>)
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	f04f 32ff 	mov.w	r2, #4294967295
 80031a6:	2300      	movs	r3, #0
 80031a8:	f005 bea4 	b.w	8008ef4 <xQueueGenericSend>
			xQueueSendToBack(counterMessageQueue, "2SetIcMode", portMAX_DELAY);
 80031ac:	4b08      	ldr	r3, [pc, #32]	; (80031d0 <counterSetMode+0x50>)
 80031ae:	490b      	ldr	r1, [pc, #44]	; (80031dc <counterSetMode+0x5c>)
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	f04f 32ff 	mov.w	r2, #4294967295
 80031b6:	2300      	movs	r3, #0
 80031b8:	f005 be9c 	b.w	8008ef4 <xQueueGenericSend>
			xQueueSendToBack(counterMessageQueue, "1SetEtrMode", portMAX_DELAY);
 80031bc:	4b04      	ldr	r3, [pc, #16]	; (80031d0 <counterSetMode+0x50>)
 80031be:	4908      	ldr	r1, [pc, #32]	; (80031e0 <counterSetMode+0x60>)
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	f04f 32ff 	mov.w	r2, #4294967295
 80031c6:	2300      	movs	r3, #0
 80031c8:	f005 be94 	b.w	8008ef4 <xQueueGenericSend>
}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	20004864 	.word	0x20004864
 80031d4:	08011ed0 	.word	0x08011ed0
 80031d8:	08011edc 	.word	0x08011edc
 80031dc:	08011ec4 	.word	0x08011ec4
 80031e0:	08011eb8 	.word	0x08011eb8

080031e4 <counterSendStart>:
	xQueueSendToBack(counterMessageQueue, "5StartCounter", portMAX_DELAY);
 80031e4:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <counterSendStart+0x10>)
 80031e6:	4904      	ldr	r1, [pc, #16]	; (80031f8 <counterSendStart+0x14>)
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	f04f 32ff 	mov.w	r2, #4294967295
 80031ee:	2300      	movs	r3, #0
 80031f0:	f005 be80 	b.w	8008ef4 <xQueueGenericSend>
 80031f4:	20004864 	.word	0x20004864
 80031f8:	08011e8c 	.word	0x08011e8c

080031fc <counterSendStop>:
	xQueueSendToBack(counterMessageQueue, "6StopCounter", portMAX_DELAY);
 80031fc:	4b03      	ldr	r3, [pc, #12]	; (800320c <counterSendStop+0x10>)
 80031fe:	4904      	ldr	r1, [pc, #16]	; (8003210 <counterSendStop+0x14>)
 8003200:	6818      	ldr	r0, [r3, #0]
 8003202:	f04f 32ff 	mov.w	r2, #4294967295
 8003206:	2300      	movs	r3, #0
 8003208:	f005 be74 	b.w	8008ef4 <xQueueGenericSend>
 800320c:	20004864 	.word	0x20004864
 8003210:	08011e9c 	.word	0x08011e9c

08003214 <counterDeinit>:
	xQueueSendToBack(counterMessageQueue, "7DeinitCounter", portMAX_DELAY);
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <counterDeinit+0x10>)
 8003216:	4904      	ldr	r1, [pc, #16]	; (8003228 <counterDeinit+0x14>)
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	f04f 32ff 	mov.w	r2, #4294967295
 800321e:	2300      	movs	r3, #0
 8003220:	f005 be68 	b.w	8008ef4 <xQueueGenericSend>
 8003224:	20004864 	.word	0x20004864
 8003228:	08011e2c 	.word	0x08011e2c

0800322c <counterSetEtrGate>:
void counterSetEtrGate(uint16_t gateTime){
 800322c:	b430      	push	{r4, r5}
	counter.counterEtr.gateTime = gateTime;			
 800322e:	4a06      	ldr	r2, [pc, #24]	; (8003248 <counterSetEtrGate+0x1c>)
	xQueueSendToBack(counterMessageQueue, "8SetEtrGate", portMAX_DELAY);
 8003230:	4d06      	ldr	r5, [pc, #24]	; (800324c <counterSetEtrGate+0x20>)
 8003232:	4907      	ldr	r1, [pc, #28]	; (8003250 <counterSetEtrGate+0x24>)
void counterSetEtrGate(uint16_t gateTime){
 8003234:	4604      	mov	r4, r0
	counter.counterEtr.gateTime = gateTime;			
 8003236:	f8a2 43ac 	strh.w	r4, [r2, #940]	; 0x3ac
	xQueueSendToBack(counterMessageQueue, "8SetEtrGate", portMAX_DELAY);
 800323a:	6828      	ldr	r0, [r5, #0]
 800323c:	2300      	movs	r3, #0
 800323e:	f04f 32ff 	mov.w	r2, #4294967295
}
 8003242:	bc30      	pop	{r4, r5}
	xQueueSendToBack(counterMessageQueue, "8SetEtrGate", portMAX_DELAY);
 8003244:	f005 be56 	b.w	8008ef4 <xQueueGenericSend>
 8003248:	20004868 	.word	0x20004868
 800324c:	20004864 	.word	0x20004864
 8003250:	08011eac 	.word	0x08011eac

08003254 <counterSetRefSampleCount>:
	counter.counterEtr.refBuffer = sampleCount;
 8003254:	4b02      	ldr	r3, [pc, #8]	; (8003260 <counterSetRefSampleCount+0xc>)
 8003256:	f8c3 03a8 	str.w	r0, [r3, #936]	; 0x3a8
	TIM_REF_Reconfig_cnt(sampleCount);
 800325a:	f00b b8f3 	b.w	800e444 <TIM_REF_Reconfig_cnt>
 800325e:	bf00      	nop
 8003260:	20004868 	.word	0x20004868

08003264 <counterSetIc1SampleCount>:
void counterSetIc1SampleCount(uint16_t buffer){
 8003264:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003266:	4d09      	ldr	r5, [pc, #36]	; (800328c <counterSetIc1SampleCount+0x28>)
void counterSetIc1SampleCount(uint16_t buffer){
 8003268:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800326a:	f04f 31ff 	mov.w	r1, #4294967295
 800326e:	6828      	ldr	r0, [r5, #0]
 8003270:	f006 fa70 	bl	8009754 <xQueueTakeMutexRecursive>
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";		
 8003274:	3401      	adds	r4, #1
 8003276:	4b06      	ldr	r3, [pc, #24]	; (8003290 <counterSetIc1SampleCount+0x2c>)
	DMA_Restart(&hdma_tim2_ch1);	
 8003278:	4806      	ldr	r0, [pc, #24]	; (8003294 <counterSetIc1SampleCount+0x30>)
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";		
 800327a:	b2a4      	uxth	r4, r4
 800327c:	80dc      	strh	r4, [r3, #6]
	DMA_Restart(&hdma_tim2_ch1);	
 800327e:	f00b f985 	bl	800e58c <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 8003282:	6828      	ldr	r0, [r5, #0]
}
 8003284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 8003288:	f006 b826 	b.w	80092d8 <xQueueGiveMutexRecursive>
 800328c:	20004c30 	.word	0x20004c30
 8003290:	20004868 	.word	0x20004868
 8003294:	2000ce84 	.word	0x2000ce84

08003298 <counterSetIc2SampleCount>:
void counterSetIc2SampleCount(uint16_t buffer){
 8003298:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800329a:	4d09      	ldr	r5, [pc, #36]	; (80032c0 <counterSetIc2SampleCount+0x28>)
void counterSetIc2SampleCount(uint16_t buffer){
 800329c:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800329e:	f04f 31ff 	mov.w	r1, #4294967295
 80032a2:	6828      	ldr	r0, [r5, #0]
 80032a4:	f006 fa56 	bl	8009754 <xQueueTakeMutexRecursive>
	counter.counterIc.ic2BufferSize = buffer + 1;	
 80032a8:	3401      	adds	r4, #1
 80032aa:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <counterSetIc2SampleCount+0x2c>)
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80032ac:	4806      	ldr	r0, [pc, #24]	; (80032c8 <counterSetIc2SampleCount+0x30>)
	counter.counterIc.ic2BufferSize = buffer + 1;	
 80032ae:	b2a4      	uxth	r4, r4
 80032b0:	811c      	strh	r4, [r3, #8]
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80032b2:	f00b f96b 	bl	800e58c <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 80032b6:	6828      	ldr	r0, [r5, #0]
}
 80032b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 80032bc:	f006 b80c 	b.w	80092d8 <xQueueGiveMutexRecursive>
 80032c0:	20004c30 	.word	0x20004c30
 80032c4:	20004868 	.word	0x20004868
 80032c8:	2000d058 	.word	0x2000d058

080032cc <counterSetIc1Prescaler>:
void counterSetIc1Prescaler(uint16_t presc){	
 80032cc:	b508      	push	{r3, lr}
	TIM_IC1_PSC_Config(presc);
 80032ce:	b2c0      	uxtb	r0, r0
 80032d0:	f00a ffe4 	bl	800e29c <TIM_IC1_PSC_Config>
	DMA_Restart(&hdma_tim2_ch1);
 80032d4:	4802      	ldr	r0, [pc, #8]	; (80032e0 <counterSetIc1Prescaler+0x14>)
}
 80032d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 80032da:	f00b b957 	b.w	800e58c <DMA_Restart>
 80032de:	bf00      	nop
 80032e0:	2000ce84 	.word	0x2000ce84

080032e4 <counterSetIc2Prescaler>:
void counterSetIc2Prescaler(uint16_t presc){		
 80032e4:	b508      	push	{r3, lr}
	TIM_IC2_PSC_Config(presc);	
 80032e6:	b2c0      	uxtb	r0, r0
 80032e8:	f00a fff6 	bl	800e2d8 <TIM_IC2_PSC_Config>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80032ec:	4802      	ldr	r0, [pc, #8]	; (80032f8 <counterSetIc2Prescaler+0x14>)
}
 80032ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80032f2:	f00b b94b 	b.w	800e58c <DMA_Restart>
 80032f6:	bf00      	nop
 80032f8:	2000d058 	.word	0x2000d058

080032fc <counterIc1DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH1_ENABLED;
 80032fc:	4b02      	ldr	r3, [pc, #8]	; (8003308 <counterIc1DutyCycleInit+0xc>)
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
	TIM_IC_DutyCycle_Init();	
 8003304:	f00a be3c 	b.w	800df80 <TIM_IC_DutyCycle_Init>
 8003308:	20004868 	.word	0x20004868

0800330c <counterIc1DutyCycleDeinit>:
void counterIc1DutyCycleDeinit(void){	
 800330c:	b508      	push	{r3, lr}
	TIM_IC_DutyCycle_Deinit();		
 800330e:	f00a feab 	bl	800e068 <TIM_IC_DutyCycle_Deinit>
	counter.icDutyCycle = DUTY_CYCLE_DISABLED;
 8003312:	4b02      	ldr	r3, [pc, #8]	; (800331c <counterIc1DutyCycleDeinit+0x10>)
 8003314:	2200      	movs	r2, #0
 8003316:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
}
 800331a:	bd08      	pop	{r3, pc}
 800331c:	20004868 	.word	0x20004868

08003320 <counterIc2DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH2_ENABLED;
 8003320:	4b02      	ldr	r3, [pc, #8]	; (800332c <counterIc2DutyCycleInit+0xc>)
 8003322:	2202      	movs	r2, #2
 8003324:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
	TIM_IC_DutyCycle_Init();	
 8003328:	f00a be2a 	b.w	800df80 <TIM_IC_DutyCycle_Init>
 800332c:	20004868 	.word	0x20004868

08003330 <counterIc2DutyCycleDeinit>:
 8003330:	b508      	push	{r3, lr}
 8003332:	f00a fe99 	bl	800e068 <TIM_IC_DutyCycle_Deinit>
 8003336:	4b02      	ldr	r3, [pc, #8]	; (8003340 <counterIc2DutyCycleDeinit+0x10>)
 8003338:	2200      	movs	r2, #0
 800333a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
 800333e:	bd08      	pop	{r3, pc}
 8003340:	20004868 	.word	0x20004868

08003344 <counterIcDutyCycleEnable>:
	TIM_IC_DutyCycle_Start();
 8003344:	f00a bee4 	b.w	800e110 <TIM_IC_DutyCycle_Start>

08003348 <counterIcDutyCycleDisable>:
	TIM_IC_DutyCycle_Stop();
 8003348:	f00a bf1c 	b.w	800e184 <TIM_IC_DutyCycle_Stop>

0800334c <counterSetIcTi1_RisingFalling>:
void counterSetIcTi1_RisingFalling(void){	
 800334c:	b508      	push	{r3, lr}
	TIM_IC1_RisingFalling();	
 800334e:	f00a ffe1 	bl	800e314 <TIM_IC1_RisingFalling>
	DMA_Restart(&hdma_tim2_ch1);
 8003352:	4802      	ldr	r0, [pc, #8]	; (800335c <counterSetIcTi1_RisingFalling+0x10>)
}	
 8003354:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 8003358:	f00b b918 	b.w	800e58c <DMA_Restart>
 800335c:	2000ce84 	.word	0x2000ce84

08003360 <counterSetIcTi1_Rising>:
	counter.eventChan1 = EVENT_RISING;
 8003360:	4b02      	ldr	r3, [pc, #8]	; (800336c <counterSetIcTi1_Rising+0xc>)
 8003362:	2200      	movs	r2, #0
 8003364:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
	TIM_IC1_RisingOnly();	
 8003368:	f00a bfdc 	b.w	800e324 <TIM_IC1_RisingOnly>
 800336c:	20004868 	.word	0x20004868

08003370 <counterSetIcTi1_Falling>:
	counter.eventChan1 = EVENT_FALLING;
 8003370:	4b02      	ldr	r3, [pc, #8]	; (800337c <counterSetIcTi1_Falling+0xc>)
 8003372:	2201      	movs	r2, #1
 8003374:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
	TIM_IC1_FallingOnly();	
 8003378:	f00a bfdc 	b.w	800e334 <TIM_IC1_FallingOnly>
 800337c:	20004868 	.word	0x20004868

08003380 <counterSetIcTi2_RisingFalling>:
void counterSetIcTi2_RisingFalling(void){
 8003380:	b508      	push	{r3, lr}
	TIM_IC2_RisingFalling();
 8003382:	f00a ffe3 	bl	800e34c <TIM_IC2_RisingFalling>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003386:	4802      	ldr	r0, [pc, #8]	; (8003390 <counterSetIcTi2_RisingFalling+0x10>)
}	
 8003388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 800338c:	f00b b8fe 	b.w	800e58c <DMA_Restart>
 8003390:	2000d058 	.word	0x2000d058

08003394 <counterSetIcTi2_Rising>:
	counter.eventChan2 = EVENT_RISING;
 8003394:	4b02      	ldr	r3, [pc, #8]	; (80033a0 <counterSetIcTi2_Rising+0xc>)
 8003396:	2200      	movs	r2, #0
 8003398:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
	TIM_IC2_RisingOnly();	
 800339c:	f00a bfde 	b.w	800e35c <TIM_IC2_RisingOnly>
 80033a0:	20004868 	.word	0x20004868

080033a4 <counterSetIcTi2_Falling>:
	counter.eventChan2 = EVENT_FALLING;
 80033a4:	4b02      	ldr	r3, [pc, #8]	; (80033b0 <counterSetIcTi2_Falling+0xc>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
	TIM_IC2_FallingOnly();	
 80033ac:	f00a bfde 	b.w	800e36c <TIM_IC2_FallingOnly>
 80033b0:	20004868 	.word	0x20004868

080033b4 <counterSetTiSequence_AB>:
	TIM_TI_Sequence_AB();
 80033b4:	f00a bfe6 	b.w	800e384 <TIM_TI_Sequence_AB>

080033b8 <counterSetTiSequence_BA>:
	TIM_TI_Sequence_BA();
 80033b8:	f00b b800 	b.w	800e3bc <TIM_TI_Sequence_BA>

080033bc <counterSetTiMode_Independent>:
	counter.tiMode = TI_MODE_EVENT_SEQUENCE_INDEP;
 80033bc:	4b02      	ldr	r3, [pc, #8]	; (80033c8 <counterSetTiMode_Independent+0xc>)
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 23be 	strb.w	r2, [r3, #958]	; 0x3be
}
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	20004868 	.word	0x20004868

080033cc <counterSetTiMode_Dependent>:
	counter.tiMode = TI_MODE_FAST_EVENT_SEQUENCE_DEP;
 80033cc:	4b02      	ldr	r3, [pc, #8]	; (80033d8 <counterSetTiMode_Dependent+0xc>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 23be 	strb.w	r2, [r3, #958]	; 0x3be
} 
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	20004868 	.word	0x20004868

080033dc <counterSetTiTimeout>:
	counter.counterIc.tiTimeout = timeout;				
 80033dc:	4b01      	ldr	r3, [pc, #4]	; (80033e4 <counterSetTiTimeout+0x8>)
 80033de:	f8c3 0394 	str.w	r0, [r3, #916]	; 0x394
}
 80033e2:	4770      	bx	lr
 80033e4:	20004868 	.word	0x20004868

080033e8 <COUNTER_ETR_DMA_CpltCallback>:
{			
 80033e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.state == COUNTER_ETR){			
 80033ec:	4c4e      	ldr	r4, [pc, #312]	; (8003528 <COUNTER_ETR_DMA_CpltCallback+0x140>)
 80033ee:	f894 53b8 	ldrb.w	r5, [r4, #952]	; 0x3b8
 80033f2:	b2ed      	uxtb	r5, r5
 80033f4:	2d01      	cmp	r5, #1
{			
 80033f6:	b083      	sub	sp, #12
	if(counter.state == COUNTER_ETR){			
 80033f8:	d017      	beq.n	800342a <COUNTER_ETR_DMA_CpltCallback+0x42>
	}else if(counter.state == COUNTER_REF){		
 80033fa:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d002      	beq.n	8003408 <COUNTER_ETR_DMA_CpltCallback+0x20>
}
 8003402:	b003      	add	sp, #12
 8003404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 8003408:	f894 33b9 	ldrb.w	r3, [r4, #953]	; 0x3b9
 800340c:	2b00      	cmp	r3, #0
 800340e:	d15f      	bne.n	80034d0 <COUNTER_ETR_DMA_CpltCallback+0xe8>
		}else if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED && counter.counterEtr.buffer!=0){
 8003410:	f894 33b9 	ldrb.w	r3, [r4, #953]	; 0x3b9
 8003414:	b11b      	cbz	r3, 800341e <COUNTER_ETR_DMA_CpltCallback+0x36>
 8003416:	f8d4 33a4 	ldr.w	r3, [r4, #932]	; 0x3a4
 800341a:	2b00      	cmp	r3, #0
 800341c:	d169      	bne.n	80034f2 <COUNTER_ETR_DMA_CpltCallback+0x10a>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 800341e:	2301      	movs	r3, #1
 8003420:	f884 33b9 	strb.w	r3, [r4, #953]	; 0x3b9
}
 8003424:	b003      	add	sp, #12
 8003426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.counterEtr.etrp = TIM_ETPS_GetPrescaler();
 800342a:	f00b f86f 	bl	800e50c <TIM_ETPS_GetPrescaler>
		float gateFreq = ((double)tim4clk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 800342e:	4b3f      	ldr	r3, [pc, #252]	; (800352c <COUNTER_ETR_DMA_CpltCallback+0x144>)
		counter.counterEtr.etrp = TIM_ETPS_GetPrescaler();
 8003430:	f884 03a0 	strb.w	r0, [r4, #928]	; 0x3a0
		float gateFreq = ((double)tim4clk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	f8b4 b398 	ldrh.w	fp, [r4, #920]	; 0x398
 800343a:	f8b4 a39a 	ldrh.w	sl, [r4, #922]	; 0x39a
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 800343e:	f8d4 73a4 	ldr.w	r7, [r4, #932]	; 0x3a4
 8003442:	f894 63a0 	ldrb.w	r6, [r4, #928]	; 0x3a0
		float gateFreq = ((double)tim4clk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003446:	f7fd f865 	bl	8000514 <__aeabi_ui2d>
 800344a:	fa1f fa8a 	uxth.w	sl, sl
 800344e:	4680      	mov	r8, r0
 8003450:	fa1f fb8b 	uxth.w	fp, fp
 8003454:	f10a 0001 	add.w	r0, sl, #1
 8003458:	fb0b 0000 	mla	r0, fp, r0, r0
 800345c:	4689      	mov	r9, r1
 800345e:	f7fd f869 	bl	8000534 <__aeabi_i2d>
 8003462:	4602      	mov	r2, r0
 8003464:	460b      	mov	r3, r1
 8003466:	4640      	mov	r0, r8
 8003468:	4649      	mov	r1, r9
 800346a:	f7fd f9f7 	bl	800085c <__aeabi_ddiv>
 800346e:	f7fd fbc3 	bl	8000bf8 <__aeabi_d2f>
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 8003472:	f7fd f871 	bl	8000558 <__aeabi_f2d>
 8003476:	4680      	mov	r8, r0
 8003478:	4638      	mov	r0, r7
 800347a:	4689      	mov	r9, r1
 800347c:	f7fd f84a 	bl	8000514 <__aeabi_ui2d>
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4640      	mov	r0, r8
 8003486:	4649      	mov	r1, r9
 8003488:	f7fd f8be 	bl	8000608 <__aeabi_dmul>
 800348c:	b2f6      	uxtb	r6, r6
 800348e:	4680      	mov	r8, r0
 8003490:	4630      	mov	r0, r6
 8003492:	4689      	mov	r9, r1
 8003494:	f7fd f84e 	bl	8000534 <__aeabi_i2d>
 8003498:	460b      	mov	r3, r1
 800349a:	4602      	mov	r2, r0
 800349c:	4649      	mov	r1, r9
 800349e:	4640      	mov	r0, r8
 80034a0:	f7fd f8b2 	bl	8000608 <__aeabi_dmul>
 80034a4:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
		TIM_ETRP_Config(counter.counterEtr.freq);	
 80034a8:	ed94 0bec 	vldr	d0, [r4, #944]	; 0x3b0
 80034ac:	f00a fe88 	bl	800e1c0 <TIM_ETRP_Config>
		if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED){
 80034b0:	f894 33b9 	ldrb.w	r3, [r4, #953]	; 0x3b9
 80034b4:	b923      	cbnz	r3, 80034c0 <COUNTER_ETR_DMA_CpltCallback+0xd8>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 80034b6:	f884 53b9 	strb.w	r5, [r4, #953]	; 0x3b9
}
 80034ba:	b003      	add	sp, #12
 80034bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xQueueSendToBackFromISR(messageQueue, "GEtrDataSend", &xHigherPriorityTaskWoken);
 80034c0:	4b1b      	ldr	r3, [pc, #108]	; (8003530 <COUNTER_ETR_DMA_CpltCallback+0x148>)
 80034c2:	491c      	ldr	r1, [pc, #112]	; (8003534 <COUNTER_ETR_DMA_CpltCallback+0x14c>)
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	aa01      	add	r2, sp, #4
 80034c8:	2300      	movs	r3, #0
 80034ca:	f005 ff25 	bl	8009318 <xQueueGenericSendFromISR>
 80034ce:	e798      	b.n	8003402 <COUNTER_ETR_DMA_CpltCallback+0x1a>
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 80034d0:	f006 fbfe 	bl	8009cd0 <xTaskGetTickCount>
 80034d4:	4b18      	ldr	r3, [pc, #96]	; (8003538 <COUNTER_ETR_DMA_CpltCallback+0x150>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	1ac0      	subs	r0, r0, r3
 80034da:	2863      	cmp	r0, #99	; 0x63
 80034dc:	d898      	bhi.n	8003410 <COUNTER_ETR_DMA_CpltCallback+0x28>
			xQueueSendToBackFromISR(messageQueue, "ORefWarning", &xHigherPriorityTaskWoken);
 80034de:	4b14      	ldr	r3, [pc, #80]	; (8003530 <COUNTER_ETR_DMA_CpltCallback+0x148>)
 80034e0:	4916      	ldr	r1, [pc, #88]	; (800353c <COUNTER_ETR_DMA_CpltCallback+0x154>)
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	aa01      	add	r2, sp, #4
 80034e6:	2300      	movs	r3, #0
 80034e8:	f005 ff16 	bl	8009318 <xQueueGenericSendFromISR>
			TIM_REF_SecondInputDisable();					
 80034ec:	f00a ffa2 	bl	800e434 <TIM_REF_SecondInputDisable>
 80034f0:	e787      	b.n	8003402 <COUNTER_ETR_DMA_CpltCallback+0x1a>
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 80034f2:	f8d4 03a8 	ldr.w	r0, [r4, #936]	; 0x3a8
 80034f6:	f8d4 53a4 	ldr.w	r5, [r4, #932]	; 0x3a4
 80034fa:	f7fd f80b 	bl	8000514 <__aeabi_ui2d>
 80034fe:	4606      	mov	r6, r0
 8003500:	4628      	mov	r0, r5
 8003502:	460f      	mov	r7, r1
 8003504:	f7fd f806 	bl	8000514 <__aeabi_ui2d>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4630      	mov	r0, r6
 800350e:	4639      	mov	r1, r7
 8003510:	f7fd f9a4 	bl	800085c <__aeabi_ddiv>
			xQueueSendToBackFromISR(messageQueue, "GRefDataSend", &xHigherPriorityTaskWoken);			
 8003514:	4a06      	ldr	r2, [pc, #24]	; (8003530 <COUNTER_ETR_DMA_CpltCallback+0x148>)
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 8003516:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
			xQueueSendToBackFromISR(messageQueue, "GRefDataSend", &xHigherPriorityTaskWoken);			
 800351a:	2300      	movs	r3, #0
 800351c:	6810      	ldr	r0, [r2, #0]
 800351e:	4908      	ldr	r1, [pc, #32]	; (8003540 <COUNTER_ETR_DMA_CpltCallback+0x158>)
 8003520:	aa01      	add	r2, sp, #4
 8003522:	f005 fef9 	bl	8009318 <xQueueGenericSendFromISR>
 8003526:	e76c      	b.n	8003402 <COUNTER_ETR_DMA_CpltCallback+0x1a>
 8003528:	20004868 	.word	0x20004868
 800352c:	2000cfd0 	.word	0x2000cfd0
 8003530:	200047cc 	.word	0x200047cc
 8003534:	08011e00 	.word	0x08011e00
 8003538:	20004860 	.word	0x20004860
 800353c:	08011e10 	.word	0x08011e10
 8003540:	08011e1c 	.word	0x08011e1c

08003544 <counterIcProcess>:
{	
 8003544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.bin != BIN0){
 8003548:	4c50      	ldr	r4, [pc, #320]	; (800368c <counterIcProcess+0x148>)
 800354a:	f894 33c1 	ldrb.w	r3, [r4, #961]	; 0x3c1
{	
 800354e:	b083      	sub	sp, #12
	if(counter.bin != BIN0){
 8003550:	b983      	cbnz	r3, 8003574 <counterIcProcess+0x30>
 8003552:	f003 05ff 	and.w	r5, r3, #255	; 0xff
	}else if(counter.bin != BIN1){
 8003556:	f894 33c1 	ldrb.w	r3, [r4, #961]	; 0x3c1
 800355a:	2b01      	cmp	r3, #1
 800355c:	d007      	beq.n	800356e <counterIcProcess+0x2a>
		counter.bin = BIN1;
 800355e:	2301      	movs	r3, #1
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 8003560:	484b      	ldr	r0, [pc, #300]	; (8003690 <counterIcProcess+0x14c>)
		counter.bin = BIN1;
 8003562:	f884 33c1 	strb.w	r3, [r4, #961]	; 0x3c1
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 8003566:	f00b f807 	bl	800e578 <DMA_TransferComplete>
 800356a:	2800      	cmp	r0, #0
 800356c:	d14c      	bne.n	8003608 <counterIcProcess+0xc4>
}
 800356e:	b003      	add	sp, #12
 8003570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.bin = BIN0;
 8003574:	2500      	movs	r5, #0
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 8003576:	4847      	ldr	r0, [pc, #284]	; (8003694 <counterIcProcess+0x150>)
		counter.bin = BIN0;
 8003578:	f884 53c1 	strb.w	r5, [r4, #961]	; 0x3c1
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 800357c:	f00a fffc 	bl	800e578 <DMA_TransferComplete>
 8003580:	2800      	cmp	r0, #0
 8003582:	d0f4      	beq.n	800356e <counterIcProcess+0x2a>
			counter.counterIc.ic1psc = TIM_IC1PSC_GetPrescaler();			
 8003584:	f00a ffd4 	bl	800e530 <TIM_IC1PSC_GetPrescaler>
 8003588:	f884 0390 	strb.w	r0, [r4, #912]	; 0x390
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 800358c:	88e2      	ldrh	r2, [r4, #6]
			counter.counterIc.ic1freq = (double)(tim2clk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 800358e:	4b42      	ldr	r3, [pc, #264]	; (8003698 <counterIcProcess+0x154>)
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 8003590:	3203      	adds	r2, #3
			counter.counterIc.ic1freq = (double)(tim2clk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 8003592:	681b      	ldr	r3, [r3, #0]
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 8003594:	f854 b022 	ldr.w	fp, [r4, r2, lsl #2]
 8003598:	f8d4 a010 	ldr.w	sl, [r4, #16]
			counter.counterIc.ic1freq = (double)(tim2clk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 800359c:	88a2      	ldrh	r2, [r4, #4]
 800359e:	f894 0390 	ldrb.w	r0, [r4, #912]	; 0x390
 80035a2:	f8b4 8006 	ldrh.w	r8, [r4, #6]
 80035a6:	fb03 f000 	mul.w	r0, r3, r0
 80035aa:	fb00 0002 	mla	r0, r0, r2, r0
 80035ae:	f7fc ffb1 	bl	8000514 <__aeabi_ui2d>
 80035b2:	fa1f f888 	uxth.w	r8, r8
 80035b6:	4606      	mov	r6, r0
 80035b8:	f108 30ff 	add.w	r0, r8, #4294967295
 80035bc:	460f      	mov	r7, r1
 80035be:	f7fc ffb9 	bl	8000534 <__aeabi_i2d>
 80035c2:	4680      	mov	r8, r0
 80035c4:	ebab 000a 	sub.w	r0, fp, sl
 80035c8:	4689      	mov	r9, r1
 80035ca:	f7fc ffa3 	bl	8000514 <__aeabi_ui2d>
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4640      	mov	r0, r8
 80035d4:	4649      	mov	r1, r9
 80035d6:	f7fd f941 	bl	800085c <__aeabi_ddiv>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	4630      	mov	r0, r6
 80035e0:	4639      	mov	r1, r7
 80035e2:	f7fd f811 	bl	8000608 <__aeabi_dmul>
 80035e6:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			DMA_Restart(&hdma_tim2_ch1);
 80035ea:	482a      	ldr	r0, [pc, #168]	; (8003694 <counterIcProcess+0x150>)
 80035ec:	f00a ffce 	bl	800e58c <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, "GIcDataSend", &xHigherPriorityTaskWoken);									
 80035f0:	4b2a      	ldr	r3, [pc, #168]	; (800369c <counterIcProcess+0x158>)
 80035f2:	492b      	ldr	r1, [pc, #172]	; (80036a0 <counterIcProcess+0x15c>)
 80035f4:	6818      	ldr	r0, [r3, #0]
			counter.icChannel1 = COUNTER_IRQ_IC;
 80035f6:	f884 53ba 	strb.w	r5, [r4, #954]	; 0x3ba
			xQueueSendToBackFromISR(messageQueue, "GIcDataSend", &xHigherPriorityTaskWoken);									
 80035fa:	462b      	mov	r3, r5
 80035fc:	aa01      	add	r2, sp, #4
 80035fe:	f005 fe8b 	bl	8009318 <xQueueGenericSendFromISR>
}
 8003602:	b003      	add	sp, #12
 8003604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			counter.counterIc.ic2psc = TIM_IC2PSC_GetPrescaler();				
 8003608:	f00a ffa4 	bl	800e554 <TIM_IC2PSC_GetPrescaler>
 800360c:	f884 0391 	strb.w	r0, [r4, #913]	; 0x391
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 8003610:	8922      	ldrh	r2, [r4, #8]
			counter.counterIc.ic2freq = (double)(tim2clk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 8003612:	4b21      	ldr	r3, [pc, #132]	; (8003698 <counterIcProcess+0x154>)
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 8003614:	3271      	adds	r2, #113	; 0x71
			counter.counterIc.ic2freq = (double)(tim2clk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 8003616:	681b      	ldr	r3, [r3, #0]
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 8003618:	f854 b022 	ldr.w	fp, [r4, r2, lsl #2]
 800361c:	f8d4 a1c8 	ldr.w	sl, [r4, #456]	; 0x1c8
			counter.counterIc.ic2freq = (double)(tim2clk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 8003620:	88a2      	ldrh	r2, [r4, #4]
 8003622:	f894 0391 	ldrb.w	r0, [r4, #913]	; 0x391
 8003626:	f8b4 8008 	ldrh.w	r8, [r4, #8]
 800362a:	fb03 f000 	mul.w	r0, r3, r0
 800362e:	fb00 0002 	mla	r0, r0, r2, r0
 8003632:	f7fc ff6f 	bl	8000514 <__aeabi_ui2d>
 8003636:	fa1f f888 	uxth.w	r8, r8
 800363a:	4606      	mov	r6, r0
 800363c:	f108 30ff 	add.w	r0, r8, #4294967295
 8003640:	460f      	mov	r7, r1
 8003642:	f7fc ff77 	bl	8000534 <__aeabi_i2d>
 8003646:	4680      	mov	r8, r0
 8003648:	ebab 000a 	sub.w	r0, fp, sl
 800364c:	4689      	mov	r9, r1
 800364e:	f7fc ff61 	bl	8000514 <__aeabi_ui2d>
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	4640      	mov	r0, r8
 8003658:	4649      	mov	r1, r9
 800365a:	f7fd f8ff 	bl	800085c <__aeabi_ddiv>
 800365e:	4602      	mov	r2, r0
 8003660:	460b      	mov	r3, r1
 8003662:	4630      	mov	r0, r6
 8003664:	4639      	mov	r1, r7
 8003666:	f7fc ffcf 	bl	8000608 <__aeabi_dmul>
 800366a:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			DMA_Restart(&hdma_tim2_ch2_ch4);		
 800366e:	4808      	ldr	r0, [pc, #32]	; (8003690 <counterIcProcess+0x14c>)
 8003670:	f00a ff8c 	bl	800e58c <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, "GIcDataSend", &xHigherPriorityTaskWoken);	
 8003674:	4b09      	ldr	r3, [pc, #36]	; (800369c <counterIcProcess+0x158>)
 8003676:	490a      	ldr	r1, [pc, #40]	; (80036a0 <counterIcProcess+0x15c>)
 8003678:	6818      	ldr	r0, [r3, #0]
			counter.icChannel2 = COUNTER_IRQ_IC;		
 800367a:	f884 53bb 	strb.w	r5, [r4, #955]	; 0x3bb
			xQueueSendToBackFromISR(messageQueue, "GIcDataSend", &xHigherPriorityTaskWoken);	
 800367e:	462b      	mov	r3, r5
 8003680:	aa01      	add	r2, sp, #4
 8003682:	f005 fe49 	bl	8009318 <xQueueGenericSendFromISR>
}
 8003686:	b003      	add	sp, #12
 8003688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800368c:	20004868 	.word	0x20004868
 8003690:	2000d058 	.word	0x2000d058
 8003694:	2000ce84 	.word	0x2000ce84
 8003698:	2000d2ec 	.word	0x2000d2ec
 800369c:	200047cc 	.word	0x200047cc
 80036a0:	08011e3c 	.word	0x08011e3c

080036a4 <counterPeriodElapsedCallback>:
{
 80036a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 80036a8:	4c7c      	ldr	r4, [pc, #496]	; (800389c <counterPeriodElapsedCallback+0x1f8>)
 80036aa:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
{
 80036ae:	b082      	sub	sp, #8
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d13c      	bne.n	800372e <counterPeriodElapsedCallback+0x8a>
 80036b4:	f003 05ff 	and.w	r5, r3, #255	; 0xff
		if(counter.state == COUNTER_IC){
 80036b8:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d031      	beq.n	8003724 <counterPeriodElapsedCallback+0x80>
	if((xTaskGetTickCountFromISR() - xStartTime) <= counter.counterIc.tiTimeout){
 80036c0:	f006 fb0c 	bl	8009cdc <xTaskGetTickCountFromISR>
 80036c4:	4b76      	ldr	r3, [pc, #472]	; (80038a0 <counterPeriodElapsedCallback+0x1fc>)
 80036c6:	f8d4 2394 	ldr.w	r2, [r4, #916]	; 0x394
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	1ac0      	subs	r0, r0, r3
 80036ce:	4290      	cmp	r0, r2
 80036d0:	f200 808f 	bhi.w	80037f2 <counterPeriodElapsedCallback+0x14e>
		if(counter.abba == BIN0){			
 80036d4:	f894 33c2 	ldrb.w	r3, [r4, #962]	; 0x3c2
 80036d8:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d165      	bne.n	80037ac <counterPeriodElapsedCallback+0x108>
			if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){					
 80036e0:	4870      	ldr	r0, [pc, #448]	; (80038a4 <counterPeriodElapsedCallback+0x200>)
 80036e2:	f00a ff49 	bl	800e578 <DMA_TransferComplete>
 80036e6:	b1f8      	cbz	r0, 8003728 <counterPeriodElapsedCallback+0x84>
				counter.counterIc.ic1freq = counter.counterIc.ic2buffer[0] / (float)tim2clk;
 80036e8:	4b6f      	ldr	r3, [pc, #444]	; (80038a8 <counterPeriodElapsedCallback+0x204>)
 80036ea:	ed94 7a72 	vldr	s14, [r4, #456]	; 0x1c8
 80036ee:	edd3 7a00 	vldr	s15, [r3]
 80036f2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80036f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
				counter.tiState = SEND_TI_DATA;						
 80036fa:	2502      	movs	r5, #2
				counter.counterIc.ic1freq = counter.counterIc.ic2buffer[0] / (float)tim2clk;
 80036fc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003700:	ee17 0a90 	vmov	r0, s15
 8003704:	f7fc ff28 	bl	8000558 <__aeabi_f2d>
 8003708:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();		
 800370c:	f00a fbec 	bl	800dee8 <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, "GTiBuffersTaken", &xHigherPriorityTaskWoken);					
 8003710:	4b66      	ldr	r3, [pc, #408]	; (80038ac <counterPeriodElapsedCallback+0x208>)
 8003712:	4967      	ldr	r1, [pc, #412]	; (80038b0 <counterPeriodElapsedCallback+0x20c>)
 8003714:	6818      	ldr	r0, [r3, #0]
				counter.tiState = SEND_TI_DATA;						
 8003716:	f884 53bd 	strb.w	r5, [r4, #957]	; 0x3bd
				xQueueSendToBackFromISR(messageQueue, "GTiBuffersTaken", &xHigherPriorityTaskWoken);					
 800371a:	4633      	mov	r3, r6
 800371c:	aa01      	add	r2, sp, #4
 800371e:	f005 fdfb 	bl	8009318 <xQueueGenericSendFromISR>
 8003722:	e001      	b.n	8003728 <counterPeriodElapsedCallback+0x84>
			counterIcProcess();
 8003724:	f7ff ff0e 	bl	8003544 <counterIcProcess>
}
 8003728:	b002      	add	sp, #8
 800372a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 800372e:	f894 53bc 	ldrb.w	r5, [r4, #956]	; 0x3bc
 8003732:	b2ed      	uxtb	r5, r5
 8003734:	2d01      	cmp	r5, #1
 8003736:	d06b      	beq.n	8003810 <counterPeriodElapsedCallback+0x16c>
	}else if(counter.icDutyCycle == DUTY_CYCLE_CH2_ENABLED){
 8003738:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800373c:	2b02      	cmp	r3, #2
 800373e:	d1f3      	bne.n	8003728 <counterPeriodElapsedCallback+0x84>
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){			
 8003740:	4858      	ldr	r0, [pc, #352]	; (80038a4 <counterPeriodElapsedCallback+0x200>)
 8003742:	f00a ff19 	bl	800e578 <DMA_TransferComplete>
 8003746:	2800      	cmp	r0, #0
 8003748:	d0ee      	beq.n	8003728 <counterPeriodElapsedCallback+0x84>
			counter.counterIc.ic1freq = (counter.counterIc.ic1buffer[0] / (double)counter.counterIc.ic2buffer[0]) * 100;
 800374a:	6920      	ldr	r0, [r4, #16]
 800374c:	f8d4 51c8 	ldr.w	r5, [r4, #456]	; 0x1c8
 8003750:	f7fc fee0 	bl	8000514 <__aeabi_ui2d>
 8003754:	4606      	mov	r6, r0
 8003756:	4628      	mov	r0, r5
 8003758:	460f      	mov	r7, r1
 800375a:	f7fc fedb 	bl	8000514 <__aeabi_ui2d>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	4630      	mov	r0, r6
 8003764:	4639      	mov	r1, r7
 8003766:	f7fd f879 	bl	800085c <__aeabi_ddiv>
 800376a:	2200      	movs	r2, #0
 800376c:	4b51      	ldr	r3, [pc, #324]	; (80038b4 <counterPeriodElapsedCallback+0x210>)
 800376e:	f7fc ff4b 	bl	8000608 <__aeabi_dmul>
 8003772:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic1buffer[0] / (double)tim2clk;
 8003776:	6920      	ldr	r0, [r4, #16]
 8003778:	f7fc fecc 	bl	8000514 <__aeabi_ui2d>
 800377c:	4b4a      	ldr	r3, [pc, #296]	; (80038a8 <counterPeriodElapsedCallback+0x204>)
 800377e:	4606      	mov	r6, r0
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	460f      	mov	r7, r1
 8003784:	f7fc fec6 	bl	8000514 <__aeabi_ui2d>
 8003788:	460b      	mov	r3, r1
 800378a:	4602      	mov	r2, r0
 800378c:	4639      	mov	r1, r7
 800378e:	4630      	mov	r0, r6
 8003790:	f7fd f864 	bl	800085c <__aeabi_ddiv>
 8003794:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();			
 8003798:	f00a fbce 	bl	800df38 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 800379c:	f894 33c1 	ldrb.w	r3, [r4, #961]	; 0x3c1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d173      	bne.n	800388c <counterPeriodElapsedCallback+0x1e8>
				counter.bin = BIN1;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f884 33c1 	strb.w	r3, [r4, #961]	; 0x3c1
 80037aa:	e7bd      	b.n	8003728 <counterPeriodElapsedCallback+0x84>
			if(DMA_TransferComplete(&hdma_tim2_ch1)){					
 80037ac:	4842      	ldr	r0, [pc, #264]	; (80038b8 <counterPeriodElapsedCallback+0x214>)
 80037ae:	f00a fee3 	bl	800e578 <DMA_TransferComplete>
 80037b2:	2800      	cmp	r0, #0
 80037b4:	d0b8      	beq.n	8003728 <counterPeriodElapsedCallback+0x84>
				counter.counterIc.ic1freq = counter.counterIc.ic1buffer[0] / (float)tim2clk;
 80037b6:	4b3c      	ldr	r3, [pc, #240]	; (80038a8 <counterPeriodElapsedCallback+0x204>)
 80037b8:	ed94 7a04 	vldr	s14, [r4, #16]
 80037bc:	edd3 7a00 	vldr	s15, [r3]
 80037c0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80037c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80037cc:	ee17 0a90 	vmov	r0, s15
 80037d0:	f7fc fec2 	bl	8000558 <__aeabi_f2d>
 80037d4:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();					
 80037d8:	f00a fb86 	bl	800dee8 <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, "GTiBuffersTaken", &xHigherPriorityTaskWoken);							
 80037dc:	4b33      	ldr	r3, [pc, #204]	; (80038ac <counterPeriodElapsedCallback+0x208>)
 80037de:	4934      	ldr	r1, [pc, #208]	; (80038b0 <counterPeriodElapsedCallback+0x20c>)
 80037e0:	6818      	ldr	r0, [r3, #0]
 80037e2:	aa01      	add	r2, sp, #4
 80037e4:	462b      	mov	r3, r5
				counter.tiState = SEND_TI_DATA;						
 80037e6:	2502      	movs	r5, #2
 80037e8:	f884 53bd 	strb.w	r5, [r4, #957]	; 0x3bd
				xQueueSendToBackFromISR(messageQueue, "GTiBuffersTaken", &xHigherPriorityTaskWoken);							
 80037ec:	f005 fd94 	bl	8009318 <xQueueGenericSendFromISR>
 80037f0:	e79a      	b.n	8003728 <counterPeriodElapsedCallback+0x84>
		TIM_TI_Stop();					
 80037f2:	f00a fb79 	bl	800dee8 <TIM_TI_Stop>
		xQueueSendToBackFromISR(messageQueue, "GTiTimoutOccurred", &xHigherPriorityTaskWoken);			
 80037f6:	4b2d      	ldr	r3, [pc, #180]	; (80038ac <counterPeriodElapsedCallback+0x208>)
 80037f8:	4930      	ldr	r1, [pc, #192]	; (80038bc <counterPeriodElapsedCallback+0x218>)
 80037fa:	6818      	ldr	r0, [r3, #0]
 80037fc:	aa01      	add	r2, sp, #4
 80037fe:	462b      	mov	r3, r5
		counter.tiState = TIMEOUT;	
 8003800:	2501      	movs	r5, #1
 8003802:	f884 53bd 	strb.w	r5, [r4, #957]	; 0x3bd
		xQueueSendToBackFromISR(messageQueue, "GTiTimoutOccurred", &xHigherPriorityTaskWoken);			
 8003806:	f005 fd87 	bl	8009318 <xQueueGenericSendFromISR>
}
 800380a:	b002      	add	sp, #8
 800380c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(DMA_TransferComplete(&hdma_tim2_ch1)){
 8003810:	4829      	ldr	r0, [pc, #164]	; (80038b8 <counterPeriodElapsedCallback+0x214>)
 8003812:	f00a feb1 	bl	800e578 <DMA_TransferComplete>
 8003816:	2800      	cmp	r0, #0
 8003818:	d086      	beq.n	8003728 <counterPeriodElapsedCallback+0x84>
			counter.counterIc.ic1freq = (counter.counterIc.ic2buffer[0] / (double)counter.counterIc.ic1buffer[0]) * 100;
 800381a:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 800381e:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8003822:	f7fc fe77 	bl	8000514 <__aeabi_ui2d>
 8003826:	4606      	mov	r6, r0
 8003828:	4640      	mov	r0, r8
 800382a:	460f      	mov	r7, r1
 800382c:	f7fc fe72 	bl	8000514 <__aeabi_ui2d>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	4630      	mov	r0, r6
 8003836:	4639      	mov	r1, r7
 8003838:	f7fd f810 	bl	800085c <__aeabi_ddiv>
 800383c:	2200      	movs	r2, #0
 800383e:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <counterPeriodElapsedCallback+0x210>)
 8003840:	f7fc fee2 	bl	8000608 <__aeabi_dmul>
 8003844:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic2buffer[0] / (double)tim2clk;
 8003848:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 800384c:	f7fc fe62 	bl	8000514 <__aeabi_ui2d>
 8003850:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <counterPeriodElapsedCallback+0x204>)
 8003852:	4606      	mov	r6, r0
 8003854:	6818      	ldr	r0, [r3, #0]
 8003856:	460f      	mov	r7, r1
 8003858:	f7fc fe5c 	bl	8000514 <__aeabi_ui2d>
 800385c:	460b      	mov	r3, r1
 800385e:	4602      	mov	r2, r0
 8003860:	4639      	mov	r1, r7
 8003862:	4630      	mov	r0, r6
 8003864:	f7fc fffa 	bl	800085c <__aeabi_ddiv>
 8003868:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();		
 800386c:	f00a fb64 	bl	800df38 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 8003870:	f894 33c1 	ldrb.w	r3, [r4, #961]	; 0x3c1
 8003874:	b913      	cbnz	r3, 800387c <counterPeriodElapsedCallback+0x1d8>
				counter.bin = BIN1;
 8003876:	f884 53c1 	strb.w	r5, [r4, #961]	; 0x3c1
 800387a:	e755      	b.n	8003728 <counterPeriodElapsedCallback+0x84>
				xQueueSendToBackFromISR(messageQueue, "GIc1DutyCycle", &xHigherPriorityTaskWoken);		
 800387c:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <counterPeriodElapsedCallback+0x208>)
 800387e:	4910      	ldr	r1, [pc, #64]	; (80038c0 <counterPeriodElapsedCallback+0x21c>)
 8003880:	6818      	ldr	r0, [r3, #0]
 8003882:	aa01      	add	r2, sp, #4
 8003884:	2300      	movs	r3, #0
 8003886:	f005 fd47 	bl	8009318 <xQueueGenericSendFromISR>
 800388a:	e74d      	b.n	8003728 <counterPeriodElapsedCallback+0x84>
				xQueueSendToBackFromISR(messageQueue, "GIc2DutyCycle", &xHigherPriorityTaskWoken);		
 800388c:	4b07      	ldr	r3, [pc, #28]	; (80038ac <counterPeriodElapsedCallback+0x208>)
 800388e:	490d      	ldr	r1, [pc, #52]	; (80038c4 <counterPeriodElapsedCallback+0x220>)
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	aa01      	add	r2, sp, #4
 8003894:	2300      	movs	r3, #0
 8003896:	f005 fd3f 	bl	8009318 <xQueueGenericSendFromISR>
}
 800389a:	e745      	b.n	8003728 <counterPeriodElapsedCallback+0x84>
 800389c:	20004868 	.word	0x20004868
 80038a0:	20004860 	.word	0x20004860
 80038a4:	2000d058 	.word	0x2000d058
 80038a8:	2000d2ec 	.word	0x2000d2ec
 80038ac:	200047cc 	.word	0x200047cc
 80038b0:	08011e48 	.word	0x08011e48
 80038b4:	40590000 	.word	0x40590000
 80038b8:	2000ce84 	.word	0x2000ce84
 80038bc:	08011e58 	.word	0x08011e58
 80038c0:	08011e6c 	.word	0x08011e6c
 80038c4:	08011e7c 	.word	0x08011e7c

080038c8 <counterEtrRefSetDefault>:
  * @retval None
	* @state 	USED
  */
void counterEtrRefSetDefault(void)
{
	if(counter.state==COUNTER_ETR){
 80038c8:	4b14      	ldr	r3, [pc, #80]	; (800391c <counterEtrRefSetDefault+0x54>)
 80038ca:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 80038ce:	2a01      	cmp	r2, #1
 80038d0:	d017      	beq.n	8003902 <counterEtrRefSetDefault+0x3a>
		counter.counterEtr.psc = TIM4_PSC;	
		counter.counterEtr.arr = TIM4_ARR;
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
	}else{
		counter.counterEtr.psc = 59999;	
 80038d2:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80038d6:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
		counter.counterEtr.arr = 59999;
 80038da:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
		counter.counterEtr.refBuffer = (counter.counterEtr.psc+1) * (counter.counterEtr.arr+1);
 80038de:	f8b3 139a 	ldrh.w	r1, [r3, #922]	; 0x39a
 80038e2:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 80038e6:	3201      	adds	r2, #1
 80038e8:	fb02 2201 	mla	r2, r2, r1, r2
 80038ec:	f8c3 23a8 	str.w	r2, [r3, #936]	; 0x3a8
	}
	counter.counterEtr.etrp = 1;
	counter.counterEtr.buffer = 0;
 80038f0:	2200      	movs	r2, #0
	counter.counterEtr.etrp = 1;
 80038f2:	2101      	movs	r1, #1
 80038f4:	f883 13a0 	strb.w	r1, [r3, #928]	; 0x3a0
	counter.counterEtr.buffer = 0;
 80038f8:	f8c3 23a4 	str.w	r2, [r3, #932]	; 0x3a4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;			
 80038fc:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
}
 8003900:	4770      	bx	lr
		counter.counterEtr.psc = TIM4_PSC;	
 8003902:	f641 401f 	movw	r0, #7199	; 0x1c1f
		counter.counterEtr.arr = TIM4_ARR;
 8003906:	f240 31e7 	movw	r1, #999	; 0x3e7
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 800390a:	2264      	movs	r2, #100	; 0x64
		counter.counterEtr.psc = TIM4_PSC;	
 800390c:	f8a3 039a 	strh.w	r0, [r3, #922]	; 0x39a
		counter.counterEtr.arr = TIM4_ARR;
 8003910:	f8a3 1398 	strh.w	r1, [r3, #920]	; 0x398
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 8003914:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
 8003918:	e7ea      	b.n	80038f0 <counterEtrRefSetDefault+0x28>
 800391a:	bf00      	nop
 800391c:	20004868 	.word	0x20004868

08003920 <counterIcTiSetDefault>:

void counterIcTiSetDefault(void)
{
 8003920:	b538      	push	{r3, r4, r5, lr}
	if(counter.state == COUNTER_IC){
 8003922:	4c15      	ldr	r4, [pc, #84]	; (8003978 <counterIcTiSetDefault+0x58>)
 8003924:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b02      	cmp	r3, #2
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
		counter.counterIc.ic2BufferSize = 2;
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 800392c:	f04f 0201 	mov.w	r2, #1
	if(counter.state == COUNTER_IC){
 8003930:	d01b      	beq.n	800396a <counterIcTiSetDefault+0x4a>
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
	}else{
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
		counter.counterIc.ic2BufferSize = 1;
		counter.counterIc.tiTimeout = 10000;
		counter.eventChan1 = EVENT_RISING;
 8003932:	2300      	movs	r3, #0
		counter.counterIc.tiTimeout = 10000;
 8003934:	f242 7110 	movw	r1, #10000	; 0x2710
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
 8003938:	80e2      	strh	r2, [r4, #6]
		counter.counterIc.ic2BufferSize = 1;
 800393a:	8122      	strh	r2, [r4, #8]
		counter.counterIc.tiTimeout = 10000;
 800393c:	f8c4 1394 	str.w	r1, [r4, #916]	; 0x394
		counter.eventChan1 = EVENT_RISING;
 8003940:	f884 33bf 	strb.w	r3, [r4, #959]	; 0x3bf
		counter.eventChan2 = EVENT_RISING;
 8003944:	f884 33c0 	strb.w	r3, [r4, #960]	; 0x3c0
	}
	counter.counterIc.ic1psc = 1;
 8003948:	2501      	movs	r5, #1
	counter.counterIc.ic2psc = 1;
	TIM_IC1_PSC_Config(1);
 800394a:	4628      	mov	r0, r5
	counter.counterIc.ic1psc = 1;
 800394c:	f884 5390 	strb.w	r5, [r4, #912]	; 0x390
	counter.counterIc.ic2psc = 1;
 8003950:	f884 5391 	strb.w	r5, [r4, #913]	; 0x391
	TIM_IC1_PSC_Config(1);
 8003954:	f00a fca2 	bl	800e29c <TIM_IC1_PSC_Config>
	TIM_IC2_PSC_Config(1);	
 8003958:	4628      	mov	r0, r5
 800395a:	f00a fcbd 	bl	800e2d8 <TIM_IC2_PSC_Config>
	counter.counterIc.psc = 0;		
 800395e:	2200      	movs	r2, #0
	counter.counterIc.arr = 0xFFFFFFFF;
 8003960:	f04f 33ff 	mov.w	r3, #4294967295
	counter.counterIc.psc = 0;		
 8003964:	80a2      	strh	r2, [r4, #4]
	counter.counterIc.arr = 0xFFFFFFFF;
 8003966:	6023      	str	r3, [r4, #0]
}
 8003968:	bd38      	pop	{r3, r4, r5, pc}
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
 800396a:	80e3      	strh	r3, [r4, #6]
		counter.counterIc.ic2BufferSize = 2;
 800396c:	8123      	strh	r3, [r4, #8]
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 800396e:	f884 23ba 	strb.w	r2, [r4, #954]	; 0x3ba
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
 8003972:	f884 23bb 	strb.w	r2, [r4, #955]	; 0x3bb
 8003976:	e7e7      	b.n	8003948 <counterIcTiSetDefault+0x28>
 8003978:	20004868 	.word	0x20004868

0800397c <GeneratorTask>:
  * task is getting messages from other tasks and takes care about generator functions
  * @param  Task handler, parameters pointer
  * @retval None
  */
//portTASK_FUNCTION(vScopeTask, pvParameters){	
void GeneratorTask(void const *argument){
 800397c:	b580      	push	{r7, lr}
	
	//Build error on lines below? Lenght of Pin strings must be 4 chars long!!!
	CASSERT(sizeof(GEN_CH1_PIN_STR)==5);
	CASSERT(sizeof(GEN_CH2_PIN_STR)==5);

	generatorMessageQueue = xQueueCreate(5, 20);
 800397e:	2200      	movs	r2, #0
void GeneratorTask(void const *argument){
 8003980:	b086      	sub	sp, #24
	generatorMessageQueue = xQueueCreate(5, 20);
 8003982:	2114      	movs	r1, #20
 8003984:	2005      	movs	r0, #5
 8003986:	f005 fa71 	bl	8008e6c <xQueueGenericCreate>
  * @param  None
  * @retval None
  */
void generatorSetDefault(void)
{
	generator.bufferMemory=generatorBuffer;
 800398a:	4d50      	ldr	r5, [pc, #320]	; (8003acc <GeneratorTask+0x150>)
 800398c:	4a50      	ldr	r2, [pc, #320]	; (8003ad0 <GeneratorTask+0x154>)
	generatorMessageQueue = xQueueCreate(5, 20);
 800398e:	4c51      	ldr	r4, [pc, #324]	; (8003ad4 <GeneratorTask+0x158>)
	generator.bufferMemory=generatorBuffer;
 8003990:	602a      	str	r2, [r5, #0]
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
	}
	
	generator.numOfChannles=1;
 8003996:	2601      	movs	r6, #1
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003998:	606b      	str	r3, [r5, #4]
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
	generator.pChanMem[0]=generatorBuffer;
	generator.state=GENERATOR_IDLE;
 800399a:	2700      	movs	r7, #0
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 800399c:	60eb      	str	r3, [r5, #12]
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 800399e:	60ab      	str	r3, [r5, #8]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 80039a0:	612b      	str	r3, [r5, #16]
	generator.numOfChannles=1;
 80039a2:	75ae      	strb	r6, [r5, #22]
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
 80039a4:	626b      	str	r3, [r5, #36]	; 0x24
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
 80039a6:	842b      	strh	r3, [r5, #32]
	generator.DAC_res=DAC_DATA_DEPTH;
 80039a8:	230c      	movs	r3, #12
	generator.pChanMem[0]=generatorBuffer;
 80039aa:	61aa      	str	r2, [r5, #24]
	generatorMessageQueue = xQueueCreate(5, 20);
 80039ac:	6020      	str	r0, [r4, #0]
	generator.state=GENERATOR_IDLE;
 80039ae:	752f      	strb	r7, [r5, #20]
	generator.DAC_res=DAC_DATA_DEPTH;
 80039b0:	852b      	strh	r3, [r5, #40]	; 0x28
 80039b2:	e00a      	b.n	80039ca <GeneratorTask+0x4e>
		}else if(message[0]=='4'){ //start
 80039b4:	2b34      	cmp	r3, #52	; 0x34
 80039b6:	d018      	beq.n	80039ea <GeneratorTask+0x6e>
		}else if(message[0]=='5'){ //stop
 80039b8:	2b35      	cmp	r3, #53	; 0x35
 80039ba:	d061      	beq.n	8003a80 <GeneratorTask+0x104>
		}else if(message[0]=='6'){ //set PWM mode
 80039bc:	2b36      	cmp	r3, #54	; 0x36
 80039be:	d076      	beq.n	8003aae <GeneratorTask+0x132>
		}else if(message[0]=='7'){ //set DAC mode
 80039c0:	2b37      	cmp	r3, #55	; 0x37
 80039c2:	d078      	beq.n	8003ab6 <GeneratorTask+0x13a>
		}else if(message[0]=='8'){ //deinit
 80039c4:	2b38      	cmp	r3, #56	; 0x38
 80039c6:	d069      	beq.n	8003a9c <GeneratorTask+0x120>
 80039c8:	6820      	ldr	r0, [r4, #0]
		xQueueReceive(generatorMessageQueue, message, portMAX_DELAY);
 80039ca:	2300      	movs	r3, #0
 80039cc:	f04f 32ff 	mov.w	r2, #4294967295
 80039d0:	a901      	add	r1, sp, #4
 80039d2:	f005 fd37 	bl	8009444 <xQueueGenericReceive>
		if(message[0]=='1'){
 80039d6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80039da:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80039de:	2a01      	cmp	r2, #1
 80039e0:	d9f2      	bls.n	80039c8 <GeneratorTask+0x4c>
		}else if(message[0]=='3'){ //invalidate
 80039e2:	2b33      	cmp	r3, #51	; 0x33
 80039e4:	d1e6      	bne.n	80039b4 <GeneratorTask+0x38>
			if(generator.state==GENERATOR_IDLE){
 80039e6:	7d2b      	ldrb	r3, [r5, #20]
 80039e8:	e7ee      	b.n	80039c8 <GeneratorTask+0x4c>
			if(generator.state==GENERATOR_IDLE){
 80039ea:	7d2b      	ldrb	r3, [r5, #20]
 80039ec:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1e9      	bne.n	80039c8 <GeneratorTask+0x4c>
				if(generator.modeState==GENERATOR_DAC){
 80039f4:	7d6b      	ldrb	r3, [r5, #21]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d020      	beq.n	8003a3c <GeneratorTask+0xc0>
				}else if(generator.modeState==GENERATOR_PWM){
 80039fa:	7d6b      	ldrb	r3, [r5, #21]
 80039fc:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 8003a00:	b10b      	cbz	r3, 8003a06 <GeneratorTask+0x8a>
				generator.state=GENERATOR_RUN;
 8003a02:	752e      	strb	r6, [r5, #20]
 8003a04:	e7e0      	b.n	80039c8 <GeneratorTask+0x4c>
  * @retval None
  */
void genPwmInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003a06:	6868      	ldr	r0, [r5, #4]
 8003a08:	4642      	mov	r2, r8
 8003a0a:	4641      	mov	r1, r8
 8003a0c:	f009 f894 	bl	800cb38 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003a10:	7dab      	ldrb	r3, [r5, #22]
 8003a12:	b113      	cbz	r3, 8003a1a <GeneratorTask+0x9e>
			TIM_DMA_Reconfig(i);			
 8003a14:	4640      	mov	r0, r8
 8003a16:	f009 f9c9 	bl	800cdac <TIM_DMA_Reconfig>
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003a1a:	68a8      	ldr	r0, [r5, #8]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	2101      	movs	r1, #1
 8003a20:	f009 f88a 	bl	800cb38 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003a24:	7dab      	ldrb	r3, [r5, #22]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d902      	bls.n	8003a30 <GeneratorTask+0xb4>
			TIM_DMA_Reconfig(i);			
 8003a2a:	2001      	movs	r0, #1
 8003a2c:	f009 f9be 	bl	800cdac <TIM_DMA_Reconfig>
					PWMGeneratingEnable();
 8003a30:	f009 f9e4 	bl	800cdfc <PWMGeneratingEnable>
				generator.state=GENERATOR_RUN;
 8003a34:	752e      	strb	r6, [r5, #20]
 8003a36:	e7c7      	b.n	80039c8 <GeneratorTask+0x4c>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003a38:	f04f 0801 	mov.w	r8, #1
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003a3c:	eb05 0388 	add.w	r3, r5, r8, lsl #2
 8003a40:	fa5f f988 	uxtb.w	r9, r8
 8003a44:	6858      	ldr	r0, [r3, #4]
 8003a46:	4649      	mov	r1, r9
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f009 f875 	bl	800cb38 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003a4e:	7dab      	ldrb	r3, [r5, #22]
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003a50:	f108 0e06 	add.w	lr, r8, #6
 8003a54:	f108 0c10 	add.w	ip, r8, #16
		if(generator.numOfChannles>i){
 8003a58:	454b      	cmp	r3, r9
			DAC_DMA_Reconfig(i,NULL,0);
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	4611      	mov	r1, r2
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003a60:	4648      	mov	r0, r9
 8003a62:	bf86      	itte	hi
 8003a64:	f855 102e 	ldrhi.w	r1, [r5, lr, lsl #2]
 8003a68:	f835 201c 	ldrhhi.w	r2, [r5, ip, lsl #1]
			DAC_DMA_Reconfig(i,NULL,0);
 8003a6c:	4648      	movls	r0, r9
 8003a6e:	f007 ff09 	bl	800b884 <DAC_DMA_Reconfig>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003a72:	f1b8 0f00 	cmp.w	r8, #0
 8003a76:	d0df      	beq.n	8003a38 <GeneratorTask+0xbc>
					GeneratingEnable();
 8003a78:	f007 ff28 	bl	800b8cc <GeneratingEnable>
				generator.state=GENERATOR_RUN;
 8003a7c:	752e      	strb	r6, [r5, #20]
 8003a7e:	e7a3      	b.n	80039c8 <GeneratorTask+0x4c>
			if(generator.state==GENERATOR_RUN){
 8003a80:	7d2b      	ldrb	r3, [r5, #20]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d1a0      	bne.n	80039c8 <GeneratorTask+0x4c>
				if(generator.modeState==GENERATOR_DAC){
 8003a86:	7d6b      	ldrb	r3, [r5, #21]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d01b      	beq.n	8003ac4 <GeneratorTask+0x148>
				}else if(generator.modeState==GENERATOR_PWM){
 8003a8c:	7d6b      	ldrb	r3, [r5, #21]
 8003a8e:	b10b      	cbz	r3, 8003a94 <GeneratorTask+0x118>
				generator.state=GENERATOR_IDLE;
 8003a90:	752f      	strb	r7, [r5, #20]
 8003a92:	e799      	b.n	80039c8 <GeneratorTask+0x4c>
					PWMGeneratingDisable();
 8003a94:	f009 f9f2 	bl	800ce7c <PWMGeneratingDisable>
				generator.state=GENERATOR_IDLE;
 8003a98:	752f      	strb	r7, [r5, #20]
 8003a9a:	e795      	b.n	80039c8 <GeneratorTask+0x4c>
			if(generator.modeState==GENERATOR_DAC){				
 8003a9c:	7d6b      	ldrb	r3, [r5, #21]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d00d      	beq.n	8003abe <GeneratorTask+0x142>
			}else if(generator.modeState==GENERATOR_PWM){
 8003aa2:	7d6b      	ldrb	r3, [r5, #21]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d18f      	bne.n	80039c8 <GeneratorTask+0x4c>
					TIMGenPwmDeinit();
 8003aa8:	f009 face 	bl	800d048 <TIMGenPwmDeinit>
 8003aac:	e78c      	b.n	80039c8 <GeneratorTask+0x4c>
	generator.modeState = GENERATOR_PWM;
 8003aae:	756f      	strb	r7, [r5, #21]
			TIMGenPwmInit();
 8003ab0:	f009 fa10 	bl	800ced4 <TIMGenPwmInit>
 8003ab4:	e788      	b.n	80039c8 <GeneratorTask+0x4c>
	generator.modeState = GENERATOR_DAC;
 8003ab6:	756e      	strb	r6, [r5, #21]
			TIMGenInit();
 8003ab8:	f009 f926 	bl	800cd08 <TIMGenInit>
 8003abc:	e784      	b.n	80039c8 <GeneratorTask+0x4c>
					TIMGenDacDeinit();
 8003abe:	f009 f959 	bl	800cd74 <TIMGenDacDeinit>
 8003ac2:	e781      	b.n	80039c8 <GeneratorTask+0x4c>
					GeneratingDisable();
 8003ac4:	f007 ff30 	bl	800b928 <GeneratingDisable>
				generator.state=GENERATOR_IDLE;
 8003ac8:	752f      	strb	r7, [r5, #20]
 8003aca:	e77d      	b.n	80039c8 <GeneratorTask+0x4c>
 8003acc:	20004c34 	.word	0x20004c34
 8003ad0:	20004c64 	.word	0x20004c64
 8003ad4:	20004c60 	.word	0x20004c60

08003ad8 <genSetMode>:
	switch(mode){
 8003ad8:	4603      	mov	r3, r0
 8003ada:	b150      	cbz	r0, 8003af2 <genSetMode+0x1a>
 8003adc:	2801      	cmp	r0, #1
 8003ade:	d107      	bne.n	8003af0 <genSetMode+0x18>
			xQueueSendToBack(generatorMessageQueue, "7SetGenDacMode", portMAX_DELAY);
 8003ae0:	4b07      	ldr	r3, [pc, #28]	; (8003b00 <genSetMode+0x28>)
 8003ae2:	4908      	ldr	r1, [pc, #32]	; (8003b04 <genSetMode+0x2c>)
 8003ae4:	6818      	ldr	r0, [r3, #0]
 8003ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8003aea:	2300      	movs	r3, #0
 8003aec:	f005 ba02 	b.w	8008ef4 <xQueueGenericSend>
 8003af0:	4770      	bx	lr
			xQueueSendToBack(generatorMessageQueue, "6SetGenPwmMode", portMAX_DELAY);
 8003af2:	4a03      	ldr	r2, [pc, #12]	; (8003b00 <genSetMode+0x28>)
 8003af4:	4904      	ldr	r1, [pc, #16]	; (8003b08 <genSetMode+0x30>)
 8003af6:	6810      	ldr	r0, [r2, #0]
 8003af8:	f04f 32ff 	mov.w	r2, #4294967295
 8003afc:	f005 b9fa 	b.w	8008ef4 <xQueueGenericSend>
 8003b00:	20004c60 	.word	0x20004c60
 8003b04:	08011f30 	.word	0x08011f30
 8003b08:	08011f20 	.word	0x08011f20

08003b0c <generator_deinit>:
	switch(generator.modeState){
 8003b0c:	4b05      	ldr	r3, [pc, #20]	; (8003b24 <generator_deinit+0x18>)
 8003b0e:	7d5b      	ldrb	r3, [r3, #21]
 8003b10:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b14:	b123      	cbz	r3, 8003b20 <generator_deinit+0x14>
 8003b16:	2a01      	cmp	r2, #1
 8003b18:	d101      	bne.n	8003b1e <generator_deinit+0x12>
			TIMGenDacDeinit();
 8003b1a:	f009 b92b 	b.w	800cd74 <TIMGenDacDeinit>
 8003b1e:	4770      	bx	lr
			TIMGenPwmDeinit();
 8003b20:	f009 ba92 	b.w	800d048 <TIMGenPwmDeinit>
 8003b24:	20004c34 	.word	0x20004c34

08003b28 <genSetPwmFrequencyPSC>:
	TIM_GEN_PWM_PSC_Config(pscVal, chan);		// -1 subtraction made in PC app
 8003b28:	b280      	uxth	r0, r0
 8003b2a:	f009 bab1 	b.w	800d090 <TIM_GEN_PWM_PSC_Config>
 8003b2e:	bf00      	nop

08003b30 <genSetPwmFrequencyARR>:
	TIM_GEN_PWM_ARR_Config(arrVal, chan);		// -1 subtraction made in PC app
 8003b30:	b280      	uxth	r0, r0
 8003b32:	f009 bab7 	b.w	800d0a4 <TIM_GEN_PWM_ARR_Config>
 8003b36:	bf00      	nop

08003b38 <genSetData>:
/**
  * @brief  Common Generator set data length function.
	* @param  
  * @retval None
  */
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003b38:	b530      	push	{r4, r5, lr}
	uint8_t result = GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE ){
 8003b3a:	4c1d      	ldr	r4, [pc, #116]	; (8003bb0 <genSetData+0x78>)
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003b3c:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE ){
 8003b3e:	7d25      	ldrb	r5, [r4, #20]
	uint8_t result = GEN_INVALID_STATE;
 8003b40:	2365      	movs	r3, #101	; 0x65
 8003b42:	f88d 3007 	strb.w	r3, [sp, #7]
	if(generator.state==GENERATOR_IDLE ){
 8003b46:	b9cd      	cbnz	r5, 8003b7c <genSetData+0x44>
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003b48:	f102 030f 	add.w	r3, r2, #15
 8003b4c:	0040      	lsls	r0, r0, #1
 8003b4e:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 8003b52:	180d      	adds	r5, r1, r0
 8003b54:	ebb3 0f55 	cmp.w	r3, r5, lsr #1
 8003b58:	da02      	bge.n	8003b60 <genSetData+0x28>
 8003b5a:	2066      	movs	r0, #102	; 0x66
		}else{
			result = GEN_OUT_OF_MEMORY;
		}
	}
	return result;
}
 8003b5c:	b003      	add	sp, #12
 8003b5e:	bd30      	pop	{r4, r5, pc}
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003b60:	7da3      	ldrb	r3, [r4, #22]
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d3f9      	bcc.n	8003b5a <genSetData+0x22>
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003b66:	3205      	adds	r2, #5
 8003b68:	460d      	mov	r5, r1
 8003b6a:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 8003b6e:	4418      	add	r0, r3
 8003b70:	f7fe fc4c 	bl	800240c <commBufferReadNBytes>
 8003b74:	42a8      	cmp	r0, r5
 8003b76:	d004      	beq.n	8003b82 <genSetData+0x4a>
 8003b78:	206d      	movs	r0, #109	; 0x6d
 8003b7a:	e7ef      	b.n	8003b5c <genSetData+0x24>
 8003b7c:	4618      	mov	r0, r3
}
 8003b7e:	b003      	add	sp, #12
 8003b80:	bd30      	pop	{r4, r5, pc}
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003b82:	f10d 0007 	add.w	r0, sp, #7
 8003b86:	f7fe fc1f 	bl	80023c8 <commBufferReadByte>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2800      	cmp	r0, #0
 8003b8e:	d1f3      	bne.n	8003b78 <genSetData+0x40>
 8003b90:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003b94:	2a3b      	cmp	r2, #59	; 0x3b
 8003b96:	d1ef      	bne.n	8003b78 <genSetData+0x40>
				xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003b98:	4a06      	ldr	r2, [pc, #24]	; (8003bb4 <genSetData+0x7c>)
 8003b9a:	4907      	ldr	r1, [pc, #28]	; (8003bb8 <genSetData+0x80>)
 8003b9c:	6810      	ldr	r0, [r2, #0]
				result = 0;
 8003b9e:	f88d 3007 	strb.w	r3, [sp, #7]
				xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba6:	f005 f9a5 	bl	8008ef4 <xQueueGenericSend>
 8003baa:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003bae:	e7d5      	b.n	8003b5c <genSetData+0x24>
 8003bb0:	20004c34 	.word	0x20004c34
 8003bb4:	20004c60 	.word	0x20004c60
 8003bb8:	08011f14 	.word	0x08011f14

08003bbc <genSetFrequency>:
  * @retval None
  */
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
	uint8_t result = GEN_TO_HIGH_FREQ;
	uint32_t realFreq;
	if(freq<=MAX_GENERATING_FREQ){
 8003bbc:	4b0c      	ldr	r3, [pc, #48]	; (8003bf0 <genSetFrequency+0x34>)
 8003bbe:	4298      	cmp	r0, r3
 8003bc0:	d813      	bhi.n	8003bea <genSetFrequency+0x2e>
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003bc2:	b530      	push	{r4, r5, lr}
		generator.generatingFrequency[chan-1] = freq;
 8003bc4:	4d0b      	ldr	r5, [pc, #44]	; (8003bf4 <genSetFrequency+0x38>)
 8003bc6:	460c      	mov	r4, r1
 8003bc8:	3901      	subs	r1, #1
 8003bca:	eb05 0381 	add.w	r3, r5, r1, lsl #2
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003bce:	b083      	sub	sp, #12
		generator.generatingFrequency[chan-1] = freq;
 8003bd0:	6058      	str	r0, [r3, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003bd2:	b2c9      	uxtb	r1, r1
 8003bd4:	6858      	ldr	r0, [r3, #4]
 8003bd6:	aa01      	add	r2, sp, #4
 8003bd8:	f008 ffae 	bl	800cb38 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8003bdc:	3401      	adds	r4, #1
 8003bde:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003be2:	9b01      	ldr	r3, [sp, #4]
 8003be4:	6063      	str	r3, [r4, #4]
	}
	return result;
}
 8003be6:	b003      	add	sp, #12
 8003be8:	bd30      	pop	{r4, r5, pc}
	uint8_t result = GEN_TO_HIGH_FREQ;
 8003bea:	2069      	movs	r0, #105	; 0x69
}
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	001e8480 	.word	0x001e8480
 8003bf4:	20004c34 	.word	0x20004c34

08003bf8 <genSendRealSamplingFreq>:
  * @brief  Common function for sending real sampling frequency.
	* @param  None
  * @retval None
  */
void genSendRealSamplingFreq(void){
	xQueueSendToBack(messageQueue, "2SendGenFreq", portMAX_DELAY);
 8003bf8:	4b03      	ldr	r3, [pc, #12]	; (8003c08 <genSendRealSamplingFreq+0x10>)
 8003bfa:	4904      	ldr	r1, [pc, #16]	; (8003c0c <genSendRealSamplingFreq+0x14>)
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8003c02:	2300      	movs	r3, #0
 8003c04:	f005 b976 	b.w	8008ef4 <xQueueGenericSend>
 8003c08:	200047cc 	.word	0x200047cc
 8003c0c:	08011efc 	.word	0x08011efc

08003c10 <genDataOKSendNext>:
}

void genDataOKSendNext(void){
	xQueueSendToBack(messageQueue, "7GenNext", portMAX_DELAY);
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <genDataOKSendNext+0x10>)
 8003c12:	4904      	ldr	r1, [pc, #16]	; (8003c24 <genDataOKSendNext+0x14>)
 8003c14:	6818      	ldr	r0, [r3, #0]
 8003c16:	f04f 32ff 	mov.w	r2, #4294967295
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f005 b96a 	b.w	8008ef4 <xQueueGenericSend>
 8003c20:	200047cc 	.word	0x200047cc
 8003c24:	08011ee8 	.word	0x08011ee8

08003c28 <genStatusOK>:
}

void genStatusOK(void){
	xQueueSendToBack(messageQueue, "8GenOK", portMAX_DELAY);
 8003c28:	4b03      	ldr	r3, [pc, #12]	; (8003c38 <genStatusOK+0x10>)
 8003c2a:	4904      	ldr	r1, [pc, #16]	; (8003c3c <genStatusOK+0x14>)
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c32:	2300      	movs	r3, #0
 8003c34:	f005 b95e 	b.w	8008ef4 <xQueueGenericSend>
 8003c38:	200047cc 	.word	0x200047cc
 8003c3c:	08011f40 	.word	0x08011f40

08003c40 <genGetRealSmplFreq>:
}

uint32_t genGetRealSmplFreq(uint8_t chan){
	return generator.realGenFrequency[chan-1];
 8003c40:	4b02      	ldr	r3, [pc, #8]	; (8003c4c <genGetRealSmplFreq+0xc>)
 8003c42:	3001      	adds	r0, #1
 8003c44:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003c48:	6858      	ldr	r0, [r3, #4]
}
 8003c4a:	4770      	bx	lr
 8003c4c:	20004c34 	.word	0x20004c34

08003c50 <genSetLength>:

uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003c50:	b538      	push	{r3, r4, r5, lr}
	uint8_t result=GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE){
 8003c52:	4b12      	ldr	r3, [pc, #72]	; (8003c9c <genSetLength+0x4c>)
 8003c54:	7d1a      	ldrb	r2, [r3, #20]
 8003c56:	b9ea      	cbnz	r2, 8003c94 <genSetLength+0x44>
 8003c58:	f002 05ff 	and.w	r5, r2, #255	; 0xff
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		if(length<=generator.maxOneChanSamples){
 8003c5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c60:	4290      	cmp	r0, r2
 8003c62:	d90a      	bls.n	8003c7a <genSetLength+0x2a>
			generator.oneChanSamples[chan-1]=length;
			clearGenBuffer();
			result=0;
		}else{
			result = GEN_BUFFER_SIZE_ERR;
 8003c64:	2467      	movs	r4, #103	; 0x67
		}
		xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003c66:	4b0e      	ldr	r3, [pc, #56]	; (8003ca0 <genSetLength+0x50>)
 8003c68:	490e      	ldr	r1, [pc, #56]	; (8003ca4 <genSetLength+0x54>)
 8003c6a:	6818      	ldr	r0, [r3, #0]
 8003c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c70:	2300      	movs	r3, #0
 8003c72:	f005 f93f 	bl	8008ef4 <xQueueGenericSend>
	}
	return result;
}
 8003c76:	4620      	mov	r0, r4
 8003c78:	bd38      	pop	{r3, r4, r5, pc}
			generator.oneChanSamples[chan-1]=length;
 8003c7a:	f101 040f 	add.w	r4, r1, #15
 8003c7e:	b280      	uxth	r0, r0
 8003c80:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
 8003c84:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003c88:	4629      	mov	r1, r5
 8003c8a:	4807      	ldr	r0, [pc, #28]	; (8003ca8 <genSetLength+0x58>)
			result=0;
 8003c8c:	462c      	mov	r4, r5
 8003c8e:	f00a fd58 	bl	800e742 <memset>
 8003c92:	e7e8      	b.n	8003c66 <genSetLength+0x16>
	uint8_t result=GEN_INVALID_STATE;
 8003c94:	2465      	movs	r4, #101	; 0x65
}
 8003c96:	4620      	mov	r0, r4
 8003c98:	bd38      	pop	{r3, r4, r5, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20004c34 	.word	0x20004c34
 8003ca0:	20004c60 	.word	0x20004c60
 8003ca4:	08011f14 	.word	0x08011f14
 8003ca8:	20004c64 	.word	0x20004c64

08003cac <genSetNumOfChannels>:



uint8_t genSetNumOfChannels(uint8_t chan){
	uint8_t result=GEN_INVALID_STATE;
	uint8_t chanTmp=generator.numOfChannles;
 8003cac:	4a1c      	ldr	r2, [pc, #112]	; (8003d20 <genSetNumOfChannels+0x74>)
 8003cae:	7d93      	ldrb	r3, [r2, #22]
	if(generator.state==GENERATOR_IDLE){
 8003cb0:	7d11      	ldrb	r1, [r2, #20]
 8003cb2:	bb89      	cbnz	r1, 8003d18 <genSetNumOfChannels+0x6c>
		if(chan<=MAX_DAC_CHANNELS){
 8003cb4:	2802      	cmp	r0, #2
 8003cb6:	d82f      	bhi.n	8003d18 <genSetNumOfChannels+0x6c>
 8003cb8:	b2db      	uxtb	r3, r3
uint8_t genSetNumOfChannels(uint8_t chan){
 8003cba:	b510      	push	{r4, lr}
 8003cbc:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003cc0:	fb94 f4f0 	sdiv	r4, r4, r0
			while(chanTmp>0){
 8003cc4:	b193      	cbz	r3, 8003cec <genSetNumOfChannels+0x40>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f103 0110 	add.w	r1, r3, #16
 8003cce:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8003cd2:	428c      	cmp	r4, r1
 8003cd4:	da07      	bge.n	8003ce6 <genSetNumOfChannels+0x3a>
 8003cd6:	e021      	b.n	8003d1c <genSetNumOfChannels+0x70>
 8003cd8:	b2cb      	uxtb	r3, r1
 8003cda:	f103 0110 	add.w	r1, r3, #16
 8003cde:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8003ce2:	428c      	cmp	r4, r1
 8003ce4:	db1a      	blt.n	8003d1c <genSetNumOfChannels+0x70>
 8003ce6:	1e59      	subs	r1, r3, #1
			while(chanTmp>0){
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1f5      	bne.n	8003cd8 <genSetNumOfChannels+0x2c>
					return GEN_BUFFER_SIZE_ERR;
				}
			}
			generator.numOfChannles=chan;
 8003cec:	7590      	strb	r0, [r2, #22]
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003cee:	6254      	str	r4, [r2, #36]	; 0x24
			for(uint8_t i=0;i<chan;i++){
 8003cf0:	b140      	cbz	r0, 8003d04 <genSetNumOfChannels+0x58>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003cf2:	4b0c      	ldr	r3, [pc, #48]	; (8003d24 <genSetNumOfChannels+0x78>)
 8003cf4:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003cf6:	6193      	str	r3, [r2, #24]
			for(uint8_t i=0;i<chan;i++){
 8003cf8:	2802      	cmp	r0, #2
 8003cfa:	d103      	bne.n	8003d04 <genSetNumOfChannels+0x58>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003cfc:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003cfe:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8003d02:	61d3      	str	r3, [r2, #28]
			}
			result=0;
			xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003d04:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <genSetNumOfChannels+0x7c>)
 8003d06:	4909      	ldr	r1, [pc, #36]	; (8003d2c <genSetNumOfChannels+0x80>)
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0e:	2300      	movs	r3, #0
 8003d10:	f005 f8f0 	bl	8008ef4 <xQueueGenericSend>
 8003d14:	2000      	movs	r0, #0
		}
	}
	return result;
}
 8003d16:	bd10      	pop	{r4, pc}
	uint8_t result=GEN_INVALID_STATE;
 8003d18:	2065      	movs	r0, #101	; 0x65
}
 8003d1a:	4770      	bx	lr
					return GEN_BUFFER_SIZE_ERR;
 8003d1c:	2067      	movs	r0, #103	; 0x67
}
 8003d1e:	bd10      	pop	{r4, pc}
 8003d20:	20004c34 	.word	0x20004c34
 8003d24:	20004c64 	.word	0x20004c64
 8003d28:	20004c60 	.word	0x20004c60
 8003d2c:	08011f14 	.word	0x08011f14

08003d30 <genSetOutputBuffer>:
		generatorBuffer[i]=0;
	}
}

void genSetOutputBuffer(void){
	DACSetOutputBuffer();
 8003d30:	f007 bdc0 	b.w	800b8b4 <DACSetOutputBuffer>

08003d34 <genUnsetOutputBuffer>:
}

void genUnsetOutputBuffer(void){
	DACUnsetOutputBuffer();
 8003d34:	f007 bdc4 	b.w	800b8c0 <DACUnsetOutputBuffer>

08003d38 <genSetDAC>:
}

uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 8003d38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint8_t result=0;
	if(generator.state==GENERATOR_IDLE){
 8003d3c:	4c54      	ldr	r4, [pc, #336]	; (8003e90 <genSetDAC+0x158>)
 8003d3e:	7d23      	ldrb	r3, [r4, #20]
uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 8003d40:	b083      	sub	sp, #12
 8003d42:	4680      	mov	r8, r0
 8003d44:	460f      	mov	r7, r1
	if(generator.state==GENERATOR_IDLE){
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d13d      	bne.n	8003dc6 <genSetDAC+0x8e>
	if(generator.state==GENERATOR_IDLE){
 8003d4a:	7d23      	ldrb	r3, [r4, #20]
 8003d4c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d063      	beq.n	8003e1c <genSetDAC+0xe4>
 8003d54:	7d23      	ldrb	r3, [r4, #20]
 8003d56:	4e4f      	ldr	r6, [pc, #316]	; (8003e94 <genSetDAC+0x15c>)
 8003d58:	2565      	movs	r5, #101	; 0x65
 8003d5a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d06d      	beq.n	8003e3e <genSetDAC+0x106>
	uint8_t chanTmp=generator.numOfChannles;
 8003d62:	7da3      	ldrb	r3, [r4, #22]
	if(generator.state==GENERATOR_IDLE){
 8003d64:	7d22      	ldrb	r2, [r4, #20]
 8003d66:	3565      	adds	r5, #101	; 0x65
 8003d68:	b2ed      	uxtb	r5, r5
	uint8_t chanTmp=generator.numOfChannles;
 8003d6a:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 8003d6c:	2a00      	cmp	r2, #0
 8003d6e:	d17c      	bne.n	8003e6a <genSetDAC+0x132>
			while(chanTmp>0){
 8003d70:	b1a3      	cbz	r3, 8003d9c <genSetDAC+0x64>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	f103 0210 	add.w	r2, r3, #16
 8003d7a:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 8003d7e:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8003d82:	d908      	bls.n	8003d96 <genSetDAC+0x5e>
 8003d84:	e074      	b.n	8003e70 <genSetDAC+0x138>
 8003d86:	b2d3      	uxtb	r3, r2
 8003d88:	f103 0210 	add.w	r2, r3, #16
 8003d8c:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 8003d90:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8003d94:	d86c      	bhi.n	8003e70 <genSetDAC+0x138>
 8003d96:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1f4      	bne.n	8003d86 <genSetDAC+0x4e>
			generator.numOfChannles=chan;
 8003d9c:	2302      	movs	r3, #2
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003d9e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
			generator.numOfChannles=chan;
 8003da2:	75a3      	strb	r3, [r4, #22]
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003da4:	6262      	str	r2, [r4, #36]	; 0x24
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003da6:	4b3c      	ldr	r3, [pc, #240]	; (8003e98 <genSetDAC+0x160>)
 8003da8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003daa:	61a3      	str	r3, [r4, #24]
 8003dac:	6a62      	ldr	r2, [r4, #36]	; 0x24
			xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003dae:	493b      	ldr	r1, [pc, #236]	; (8003e9c <genSetDAC+0x164>)
 8003db0:	6830      	ldr	r0, [r6, #0]
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003db2:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
			xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003db6:	2300      	movs	r3, #0
 8003db8:	f04f 32ff 	mov.w	r2, #4294967295
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003dbc:	f8c4 c01c 	str.w	ip, [r4, #28]
			xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003dc0:	f005 f898 	bl	8008ef4 <xQueueGenericSend>
 8003dc4:	e001      	b.n	8003dca <genSetDAC+0x92>
 8003dc6:	4e33      	ldr	r6, [pc, #204]	; (8003e94 <genSetDAC+0x15c>)
	uint8_t result=0;
 8003dc8:	2500      	movs	r5, #0
			result+=genSetLength(1,i+1);
		}
		result+=genSetNumOfChannels(MAX_DAC_CHANNELS);
	}
	if(MAX_DAC_CHANNELS>0){
		*generator.pChanMem[0]=chann1;
 8003dca:	69a3      	ldr	r3, [r4, #24]
		generator.generatingFrequency[chan-1] = freq;
 8003dcc:	f04f 0964 	mov.w	r9, #100	; 0x64
		*generator.pChanMem[0]=chann1;
 8003dd0:	f8a3 8000 	strh.w	r8, [r3]
		generator.generatingFrequency[chan-1] = freq;
 8003dd4:	f8c4 9004 	str.w	r9, [r4, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003dd8:	aa01      	add	r2, sp, #4
 8003dda:	6860      	ldr	r0, [r4, #4]
 8003ddc:	2100      	movs	r1, #0
 8003dde:	f008 feab 	bl	800cb38 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8003de2:	9b01      	ldr	r3, [sp, #4]
 8003de4:	60e3      	str	r3, [r4, #12]
		result+=genSetFrequency(100,1);
	}
	if(MAX_DAC_CHANNELS>1){
		*generator.pChanMem[1]=chann2;
 8003de6:	69e3      	ldr	r3, [r4, #28]
 8003de8:	801f      	strh	r7, [r3, #0]
		generator.generatingFrequency[chan-1] = freq;
 8003dea:	f8c4 9008 	str.w	r9, [r4, #8]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003dee:	68a3      	ldr	r3, [r4, #8]
 8003df0:	aa01      	add	r2, sp, #4
		result+=genSetFrequency(100,1);
 8003df2:	4405      	add	r5, r0
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003df4:	2101      	movs	r1, #1
 8003df6:	4618      	mov	r0, r3
 8003df8:	f008 fe9e 	bl	800cb38 <TIM_Reconfig_gen>
		result+=genSetFrequency(100,1);
 8003dfc:	b2ed      	uxtb	r5, r5
		generator.realGenFrequency[chan-1] = realFreq;
 8003dfe:	9b01      	ldr	r3, [sp, #4]
 8003e00:	6123      	str	r3, [r4, #16]
		result+=genSetFrequency(100,2);
 8003e02:	4405      	add	r5, r0
  * @brief  Start generator terminator skynet
  * @param  None
  * @retval None
  */
void genStart(void){
	xQueueSendToBack(generatorMessageQueue, "4Start", portMAX_DELAY);
 8003e04:	4926      	ldr	r1, [pc, #152]	; (8003ea0 <genSetDAC+0x168>)
 8003e06:	6830      	ldr	r0, [r6, #0]
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e0e:	f005 f871 	bl	8008ef4 <xQueueGenericSend>
		result+=genSetFrequency(100,2);
 8003e12:	b2ed      	uxtb	r5, r5
}
 8003e14:	4628      	mov	r0, r5
 8003e16:	b003      	add	sp, #12
 8003e18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
		if(length<=generator.maxOneChanSamples){
 8003e1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e20:	bb4b      	cbnz	r3, 8003e76 <genSetDAC+0x13e>
 8003e22:	2567      	movs	r5, #103	; 0x67
		xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003e24:	4e1b      	ldr	r6, [pc, #108]	; (8003e94 <genSetDAC+0x15c>)
 8003e26:	491d      	ldr	r1, [pc, #116]	; (8003e9c <genSetDAC+0x164>)
 8003e28:	6830      	ldr	r0, [r6, #0]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e30:	f005 f860 	bl	8008ef4 <xQueueGenericSend>
	if(generator.state==GENERATOR_IDLE){
 8003e34:	7d23      	ldrb	r3, [r4, #20]
 8003e36:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d191      	bne.n	8003d62 <genSetDAC+0x2a>
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003e3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
		if(length<=generator.maxOneChanSamples){
 8003e40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e42:	b30b      	cbz	r3, 8003e88 <genSetDAC+0x150>
			generator.oneChanSamples[chan-1]=length;
 8003e44:	2301      	movs	r3, #1
 8003e46:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003e4a:	4813      	ldr	r0, [pc, #76]	; (8003e98 <genSetDAC+0x160>)
 8003e4c:	8463      	strh	r3, [r4, #34]	; 0x22
 8003e4e:	f00a fc78 	bl	800e742 <memset>
		xQueueSendToBack(generatorMessageQueue, "3Invalidate", portMAX_DELAY);
 8003e52:	2300      	movs	r3, #0
 8003e54:	f04f 32ff 	mov.w	r2, #4294967295
 8003e58:	4910      	ldr	r1, [pc, #64]	; (8003e9c <genSetDAC+0x164>)
 8003e5a:	6830      	ldr	r0, [r6, #0]
 8003e5c:	f005 f84a 	bl	8008ef4 <xQueueGenericSend>
	uint8_t chanTmp=generator.numOfChannles;
 8003e60:	7da3      	ldrb	r3, [r4, #22]
	if(generator.state==GENERATOR_IDLE){
 8003e62:	7d22      	ldrb	r2, [r4, #20]
	uint8_t chanTmp=generator.numOfChannles;
 8003e64:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 8003e66:	2a00      	cmp	r2, #0
 8003e68:	d082      	beq.n	8003d70 <genSetDAC+0x38>
 8003e6a:	3565      	adds	r5, #101	; 0x65
 8003e6c:	b2ed      	uxtb	r5, r5
 8003e6e:	e7ac      	b.n	8003dca <genSetDAC+0x92>
 8003e70:	3567      	adds	r5, #103	; 0x67
 8003e72:	b2ed      	uxtb	r5, r5
 8003e74:	e7a9      	b.n	8003dca <genSetDAC+0x92>
			generator.oneChanSamples[chan-1]=length;
 8003e76:	2301      	movs	r3, #1
 8003e78:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003e7c:	4806      	ldr	r0, [pc, #24]	; (8003e98 <genSetDAC+0x160>)
 8003e7e:	8423      	strh	r3, [r4, #32]
	uint8_t result=0;
 8003e80:	460d      	mov	r5, r1
 8003e82:	f00a fc5e 	bl	800e742 <memset>
 8003e86:	e7cd      	b.n	8003e24 <genSetDAC+0xec>
 8003e88:	3567      	adds	r5, #103	; 0x67
 8003e8a:	b2ed      	uxtb	r5, r5
 8003e8c:	e7e1      	b.n	8003e52 <genSetDAC+0x11a>
 8003e8e:	bf00      	nop
 8003e90:	20004c34 	.word	0x20004c34
 8003e94:	20004c60 	.word	0x20004c60
 8003e98:	20004c64 	.word	0x20004c64
 8003e9c:	08011f14 	.word	0x08011f14
 8003ea0:	08011f0c 	.word	0x08011f0c

08003ea4 <genStart>:
	xQueueSendToBack(generatorMessageQueue, "4Start", portMAX_DELAY);
 8003ea4:	4b03      	ldr	r3, [pc, #12]	; (8003eb4 <genStart+0x10>)
 8003ea6:	4904      	ldr	r1, [pc, #16]	; (8003eb8 <genStart+0x14>)
 8003ea8:	6818      	ldr	r0, [r3, #0]
 8003eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8003eae:	2300      	movs	r3, #0
 8003eb0:	f005 b820 	b.w	8008ef4 <xQueueGenericSend>
 8003eb4:	20004c60 	.word	0x20004c60
 8003eb8:	08011f0c 	.word	0x08011f0c

08003ebc <genStop>:
  * @brief  Stop generator
  * @param  None
  * @retval None
  */
void genStop(void){
	xQueueSendToBack(generatorMessageQueue, "5Stop", portMAX_DELAY);
 8003ebc:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <genStop+0x10>)
 8003ebe:	4904      	ldr	r1, [pc, #16]	; (8003ed0 <genStop+0x14>)
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f005 b814 	b.w	8008ef4 <xQueueGenericSend>
 8003ecc:	20004c60 	.word	0x20004c60
 8003ed0:	08011f48 	.word	0x08011f48

08003ed4 <genReset>:
  * @brief  Disable peripheral by reseting it.
  * @param  None
  * @retval None
  */
void genReset(void){
	xQueueSendToBack(generatorMessageQueue, "8Reset", portMAX_DELAY);
 8003ed4:	4b03      	ldr	r3, [pc, #12]	; (8003ee4 <genReset+0x10>)
 8003ed6:	4904      	ldr	r1, [pc, #16]	; (8003ee8 <genReset+0x14>)
 8003ed8:	6818      	ldr	r0, [r3, #0]
 8003eda:	f04f 32ff 	mov.w	r2, #4294967295
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f005 b808 	b.w	8008ef4 <xQueueGenericSend>
 8003ee4:	20004c60 	.word	0x20004c60
 8003ee8:	08011ef4 	.word	0x08011ef4

08003eec <LogAnlysTask>:
	*					to communication (comms) and takes care of logic analyzer functions.
  * @param  Task handler, parameters pointer
  * @retval None
  */
void LogAnlysTask(void const *argument)
{	
 8003eec:	b580      	push	{r7, lr}
	logAnlysMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8003eee:	2200      	movs	r2, #0
{	
 8003ef0:	b086      	sub	sp, #24
	logAnlysMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8003ef2:	2114      	movs	r1, #20
 8003ef4:	2005      	movs	r0, #5
 8003ef6:	f004 ffb9 	bl	8008e6c <xQueueGenericCreate>
 8003efa:	4d30      	ldr	r5, [pc, #192]	; (8003fbc <LogAnlysTask+0xd0>)
  */
void logAnlysSetDefault(void){
/* By default: dataLength = 1 Ksamples, samplingFreq = 10 Ksmpls / s, trigger = 50 %
	 Therefore, 100 ms * 50 % = 50 ms. It applies that postTrigger is set with period 
	 50 ms as well as in One Pulse mode. */
	logAnlys.preTriggerTime = 50;
 8003efc:	4e30      	ldr	r6, [pc, #192]	; (8003fc0 <LogAnlysTask+0xd4>)
	logAnlysMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8003efe:	6028      	str	r0, [r5, #0]
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 8003f00:	2004      	movs	r0, #4
 8003f02:	f005 f9b5 	bl	8009270 <xQueueCreateMutex>
	logAnlys.preTriggerTime = 50;
 8003f06:	2332      	movs	r3, #50	; 0x32
 8003f08:	8133      	strh	r3, [r6, #8]
	logAnlys.samplesNumber = 1000;
 8003f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f0e:	8233      	strh	r3, [r6, #16]
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 8003f10:	4c2c      	ldr	r4, [pc, #176]	; (8003fc4 <LogAnlysTask+0xd8>)
	logAnlys.trigConfig = TRIG_CHAN1;
	logAnlys.trigEdge = TRIG_EDGE_RISING;
	logAnlys.triggerMode = LOGA_MODE_AUTO;
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 8003f12:	4a2d      	ldr	r2, [pc, #180]	; (8003fc8 <LogAnlysTask+0xdc>)
 8003f14:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8003fd0 <LogAnlysTask+0xe4>
			xQueueSendToBack(messageQueue, "LogAnlysDataSend", portMAX_DELAY); 
 8003f18:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8003fd4 <LogAnlysTask+0xe8>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 8003f1c:	4f2b      	ldr	r7, [pc, #172]	; (8003fcc <LogAnlysTask+0xe0>)
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 8003f1e:	6020      	str	r0, [r4, #0]
	logAnlys.trigConfig = TRIG_CHAN1;
 8003f20:	2300      	movs	r3, #0
 8003f22:	7573      	strb	r3, [r6, #21]
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 8003f24:	75b3      	strb	r3, [r6, #22]
	logAnlys.triggerMode = LOGA_MODE_AUTO;
 8003f26:	7533      	strb	r3, [r6, #20]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	75f3      	strb	r3, [r6, #23]
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 8003f2c:	60f2      	str	r2, [r6, #12]
 8003f2e:	e012      	b.n	8003f56 <LogAnlysTask+0x6a>
		}else if(message[0]=='2'){
 8003f30:	2b32      	cmp	r3, #50	; 0x32
 8003f32:	d025      	beq.n	8003f80 <LogAnlysTask+0x94>
		}else if(message[0]=='3'){
 8003f34:	2b33      	cmp	r3, #51	; 0x33
 8003f36:	d028      	beq.n	8003f8a <LogAnlysTask+0x9e>
		}else if(message[0]=='4'){
 8003f38:	2b34      	cmp	r3, #52	; 0x34
 8003f3a:	d039      	beq.n	8003fb0 <LogAnlysTask+0xc4>
		}else if(message[0]=='5'){
 8003f3c:	2b37      	cmp	r3, #55	; 0x37
 8003f3e:	d107      	bne.n	8003f50 <LogAnlysTask+0x64>
			xQueueSendToBack(messageQueue, "LogAnlysDataSend", portMAX_DELAY); 
 8003f40:	2300      	movs	r3, #0
 8003f42:	f04f 32ff 	mov.w	r2, #4294967295
 8003f46:	4641      	mov	r1, r8
 8003f48:	f8d9 0000 	ldr.w	r0, [r9]
 8003f4c:	f004 ffd2 	bl	8008ef4 <xQueueGenericSend>
		xSemaphoreGiveRecursive(logAnlysMutex);
 8003f50:	6820      	ldr	r0, [r4, #0]
 8003f52:	f005 f9c1 	bl	80092d8 <xQueueGiveMutexRecursive>
		xQueueReceive(logAnlysMessageQueue, message, portMAX_DELAY);		
 8003f56:	2300      	movs	r3, #0
 8003f58:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5c:	a901      	add	r1, sp, #4
 8003f5e:	6828      	ldr	r0, [r5, #0]
 8003f60:	f005 fa70 	bl	8009444 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 8003f64:	f04f 31ff 	mov.w	r1, #4294967295
 8003f68:	6820      	ldr	r0, [r4, #0]
 8003f6a:	f005 fbf3 	bl	8009754 <xQueueTakeMutexRecursive>
		if(message[0]=='1'){
 8003f6e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003f72:	2b31      	cmp	r3, #49	; 0x31
 8003f74:	d1dc      	bne.n	8003f30 <LogAnlysTask+0x44>
	logAnlys.enable = LOGA_ENABLED;
 8003f76:	2301      	movs	r3, #1
 8003f78:	74f3      	strb	r3, [r6, #19]
	TIM_LogAnlys_Init();
 8003f7a:	f009 fa83 	bl	800d484 <TIM_LogAnlys_Init>
 8003f7e:	e7e7      	b.n	8003f50 <LogAnlysTask+0x64>
	TIM_LogAnlys_Deinit();
 8003f80:	f009 fada 	bl	800d538 <TIM_LogAnlys_Deinit>
	logAnlys.enable = LOGA_DISABLED;
 8003f84:	2300      	movs	r3, #0
 8003f86:	74f3      	strb	r3, [r6, #19]
 8003f88:	e7e2      	b.n	8003f50 <LogAnlysTask+0x64>
	TIM_LogAnlys_Start();		
 8003f8a:	f009 fafb 	bl	800d584 <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 8003f8e:	2301      	movs	r3, #1
 8003f90:	74b3      	strb	r3, [r6, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 8003f92:	8930      	ldrh	r0, [r6, #8]
 8003f94:	f005 ffe0 	bl	8009f58 <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 8003f98:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8003f9c:	617b      	str	r3, [r7, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 8003f9e:	7d33      	ldrb	r3, [r6, #20]
 8003fa0:	b91b      	cbnz	r3, 8003faa <LogAnlysTask+0xbe>
		LOG_ANLYS_TriggerEventOccured();		
 8003fa2:	f009 fa63 	bl	800d46c <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 8003fa6:	f009 fb5b 	bl	800d660 <TIM_PostTrigger_SoftwareStart>
	GPIO_EnableTrigger();	
 8003faa:	f009 fb67 	bl	800d67c <GPIO_EnableTrigger>
 8003fae:	e7cf      	b.n	8003f50 <LogAnlysTask+0x64>
	TIM_LogAnlys_Stop();
 8003fb0:	f009 fb00 	bl	800d5b4 <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	74b3      	strb	r3, [r6, #18]
 8003fb8:	e7ca      	b.n	8003f50 <LogAnlysTask+0x64>
 8003fba:	bf00      	nop
 8003fbc:	20005434 	.word	0x20005434
 8003fc0:	20005438 	.word	0x20005438
 8003fc4:	20005450 	.word	0x20005450
 8003fc8:	2000545c 	.word	0x2000545c
 8003fcc:	40010400 	.word	0x40010400
 8003fd0:	200047cc 	.word	0x200047cc
 8003fd4:	08011f50 	.word	0x08011f50

08003fd8 <logAnlysSendInit>:
	xQueueSendToBack(logAnlysMessageQueue, "1InitLogAnlys", portMAX_DELAY);
 8003fd8:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <logAnlysSendInit+0x10>)
 8003fda:	4904      	ldr	r1, [pc, #16]	; (8003fec <logAnlysSendInit+0x14>)
 8003fdc:	6818      	ldr	r0, [r3, #0]
 8003fde:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f004 bf86 	b.w	8008ef4 <xQueueGenericSend>
 8003fe8:	20005434 	.word	0x20005434
 8003fec:	08011f88 	.word	0x08011f88

08003ff0 <logAnlysSendDeinit>:
	xQueueSendToBack(logAnlysMessageQueue, "2DeinitLogAnlys", portMAX_DELAY);
 8003ff0:	4b03      	ldr	r3, [pc, #12]	; (8004000 <logAnlysSendDeinit+0x10>)
 8003ff2:	4904      	ldr	r1, [pc, #16]	; (8004004 <logAnlysSendDeinit+0x14>)
 8003ff4:	6818      	ldr	r0, [r3, #0]
 8003ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f004 bf7a 	b.w	8008ef4 <xQueueGenericSend>
 8004000:	20005434 	.word	0x20005434
 8004004:	08011f78 	.word	0x08011f78

08004008 <logAnlysSendStart>:
	xQueueSendToBack(logAnlysMessageQueue, "3StartLogAnlys", portMAX_DELAY);
 8004008:	4b03      	ldr	r3, [pc, #12]	; (8004018 <logAnlysSendStart+0x10>)
 800400a:	4904      	ldr	r1, [pc, #16]	; (800401c <logAnlysSendStart+0x14>)
 800400c:	6818      	ldr	r0, [r3, #0]
 800400e:	f04f 32ff 	mov.w	r2, #4294967295
 8004012:	2300      	movs	r3, #0
 8004014:	f004 bf6e 	b.w	8008ef4 <xQueueGenericSend>
 8004018:	20005434 	.word	0x20005434
 800401c:	08011f98 	.word	0x08011f98

08004020 <logAnlysSendStop>:
	xQueueSendToBack(logAnlysMessageQueue, "4StopLogAnlys", portMAX_DELAY);
 8004020:	4b03      	ldr	r3, [pc, #12]	; (8004030 <logAnlysSendStop+0x10>)
 8004022:	4904      	ldr	r1, [pc, #16]	; (8004034 <logAnlysSendStop+0x14>)
 8004024:	6818      	ldr	r0, [r3, #0]
 8004026:	f04f 32ff 	mov.w	r2, #4294967295
 800402a:	2300      	movs	r3, #0
 800402c:	f004 bf62 	b.w	8008ef4 <xQueueGenericSend>
 8004030:	20005434 	.word	0x20005434
 8004034:	08011fa8 	.word	0x08011fa8

08004038 <logAnlysPeriodElapsedCallback>:
void logAnlysPeriodElapsedCallback(void){
 8004038:	b500      	push	{lr}
	xQueueSendToBackFromISR(logAnlysMessageQueue, "7EndOfSampLogAnlys", &xHigherPriorityTaskWoken);	
 800403a:	4b05      	ldr	r3, [pc, #20]	; (8004050 <logAnlysPeriodElapsedCallback+0x18>)
 800403c:	4905      	ldr	r1, [pc, #20]	; (8004054 <logAnlysPeriodElapsedCallback+0x1c>)
 800403e:	6818      	ldr	r0, [r3, #0]
void logAnlysPeriodElapsedCallback(void){
 8004040:	b083      	sub	sp, #12
	xQueueSendToBackFromISR(logAnlysMessageQueue, "7EndOfSampLogAnlys", &xHigherPriorityTaskWoken);	
 8004042:	2300      	movs	r3, #0
 8004044:	aa01      	add	r2, sp, #4
 8004046:	f005 f967 	bl	8009318 <xQueueGenericSendFromISR>
}
 800404a:	b003      	add	sp, #12
 800404c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004050:	20005434 	.word	0x20005434
 8004054:	08011f64 	.word	0x08011f64

08004058 <logAnlysStart>:
void logAnlysStart(void){
 8004058:	b510      	push	{r4, lr}
	logAnlys.state = LOGA_SAMPLING;			
 800405a:	4c0b      	ldr	r4, [pc, #44]	; (8004088 <logAnlysStart+0x30>)
	TIM_LogAnlys_Start();		
 800405c:	f009 fa92 	bl	800d584 <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 8004060:	2301      	movs	r3, #1
 8004062:	74a3      	strb	r3, [r4, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 8004064:	8920      	ldrh	r0, [r4, #8]
 8004066:	f005 ff77 	bl	8009f58 <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800406a:	4b08      	ldr	r3, [pc, #32]	; (800408c <logAnlysStart+0x34>)
 800406c:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 8004070:	615a      	str	r2, [r3, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 8004072:	7d23      	ldrb	r3, [r4, #20]
 8004074:	b91b      	cbnz	r3, 800407e <logAnlysStart+0x26>
		LOG_ANLYS_TriggerEventOccured();		
 8004076:	f009 f9f9 	bl	800d46c <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 800407a:	f009 faf1 	bl	800d660 <TIM_PostTrigger_SoftwareStart>
}	
 800407e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIO_EnableTrigger();	
 8004082:	f009 bafb 	b.w	800d67c <GPIO_EnableTrigger>
 8004086:	bf00      	nop
 8004088:	20005438 	.word	0x20005438
 800408c:	40010400 	.word	0x40010400

08004090 <logAnlysStop>:
void logAnlysStop(void){
 8004090:	b508      	push	{r3, lr}
	TIM_LogAnlys_Stop();
 8004092:	f009 fa8f 	bl	800d5b4 <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 8004096:	4b02      	ldr	r3, [pc, #8]	; (80040a0 <logAnlysStop+0x10>)
 8004098:	2204      	movs	r2, #4
 800409a:	749a      	strb	r2, [r3, #18]
}
 800409c:	bd08      	pop	{r3, pc}
 800409e:	bf00      	nop
 80040a0:	20005438 	.word	0x20005438

080040a4 <logAnlysSetSamplingFreq>:
	TIM_SamplingFreq_ARR_PSC_Reconfig(arrPsc);
 80040a4:	f009 bac4 	b.w	800d630 <TIM_SamplingFreq_ARR_PSC_Reconfig>

080040a8 <logAnlysSetPosttrigger>:
	TIM_PostTrigger_ARR_PSC_Reconfig(arrPsc);
 80040a8:	f009 baaa 	b.w	800d600 <TIM_PostTrigger_ARR_PSC_Reconfig>

080040ac <logAnlysSetPretrigger>:
void logAnlysSetPretrigger(uint32_t timeInMilliseconds){
 80040ac:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80040ae:	4d07      	ldr	r5, [pc, #28]	; (80040cc <logAnlysSetPretrigger+0x20>)
void logAnlysSetPretrigger(uint32_t timeInMilliseconds){
 80040b0:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80040b2:	f04f 31ff 	mov.w	r1, #4294967295
 80040b6:	6828      	ldr	r0, [r5, #0]
 80040b8:	f005 fb4c 	bl	8009754 <xQueueTakeMutexRecursive>
	logAnlys.preTriggerTime = timeInMilliseconds;
 80040bc:	4b04      	ldr	r3, [pc, #16]	; (80040d0 <logAnlysSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 80040be:	6828      	ldr	r0, [r5, #0]
	logAnlys.preTriggerTime = timeInMilliseconds;
 80040c0:	b2a4      	uxth	r4, r4
 80040c2:	811c      	strh	r4, [r3, #8]
}
 80040c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 80040c8:	f005 b906 	b.w	80092d8 <xQueueGiveMutexRecursive>
 80040cc:	20005450 	.word	0x20005450
 80040d0:	20005438 	.word	0x20005438

080040d4 <logAnlysSetSamplesNum>:
void logAnlysSetSamplesNum(uint16_t samplesNum){	
 80040d4:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80040d6:	4c07      	ldr	r4, [pc, #28]	; (80040f4 <logAnlysSetSamplesNum+0x20>)
void logAnlysSetSamplesNum(uint16_t samplesNum){	
 80040d8:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80040da:	f04f 31ff 	mov.w	r1, #4294967295
 80040de:	6820      	ldr	r0, [r4, #0]
 80040e0:	f005 fb38 	bl	8009754 <xQueueTakeMutexRecursive>
	logAnlys.samplesNumber = samplesNum;
 80040e4:	4b04      	ldr	r3, [pc, #16]	; (80040f8 <logAnlysSetSamplesNum+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 80040e6:	6820      	ldr	r0, [r4, #0]
	logAnlys.samplesNumber = samplesNum;
 80040e8:	821d      	strh	r5, [r3, #16]
}
 80040ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 80040ee:	f005 b8f3 	b.w	80092d8 <xQueueGiveMutexRecursive>
 80040f2:	bf00      	nop
 80040f4:	20005450 	.word	0x20005450
 80040f8:	20005438 	.word	0x20005438

080040fc <logAnlysSetTriggerRising>:
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 80040fc:	4b01      	ldr	r3, [pc, #4]	; (8004104 <logAnlysSetTriggerRising+0x8>)
 80040fe:	2200      	movs	r2, #0
 8004100:	759a      	strb	r2, [r3, #22]
}
 8004102:	4770      	bx	lr
 8004104:	20005438 	.word	0x20005438

08004108 <logAnlysSetTriggerFalling>:
	logAnlys.trigEdge = TRIG_EDGE_FALLING;
 8004108:	4b01      	ldr	r3, [pc, #4]	; (8004110 <logAnlysSetTriggerFalling+0x8>)
 800410a:	2201      	movs	r2, #1
 800410c:	759a      	strb	r2, [r3, #22]
}
 800410e:	4770      	bx	lr
 8004110:	20005438 	.word	0x20005438

08004114 <logAnlysSetTriggerChannel>:
	switch(chan){
 8004114:	3801      	subs	r0, #1
 8004116:	2807      	cmp	r0, #7
 8004118:	d808      	bhi.n	800412c <logAnlysSetTriggerChannel+0x18>
 800411a:	e8df f000 	tbb	[pc, r0]
 800411e:	0c08      	.short	0x0c08
 8004120:	1c181410 	.word	0x1c181410
 8004124:	0420      	.short	0x0420
			logAnlys.trigConfig = TRIG_CHAN8;
 8004126:	4b10      	ldr	r3, [pc, #64]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004128:	2207      	movs	r2, #7
 800412a:	755a      	strb	r2, [r3, #21]
}
 800412c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN1;
 800412e:	4b0e      	ldr	r3, [pc, #56]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004130:	2200      	movs	r2, #0
 8004132:	755a      	strb	r2, [r3, #21]
			break;
 8004134:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN2;
 8004136:	4b0c      	ldr	r3, [pc, #48]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004138:	2201      	movs	r2, #1
 800413a:	755a      	strb	r2, [r3, #21]
			break;
 800413c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN3;
 800413e:	4b0a      	ldr	r3, [pc, #40]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004140:	2202      	movs	r2, #2
 8004142:	755a      	strb	r2, [r3, #21]
			break;
 8004144:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN4;
 8004146:	4b08      	ldr	r3, [pc, #32]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004148:	2203      	movs	r2, #3
 800414a:	755a      	strb	r2, [r3, #21]
			break;
 800414c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN5;
 800414e:	4b06      	ldr	r3, [pc, #24]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004150:	2204      	movs	r2, #4
 8004152:	755a      	strb	r2, [r3, #21]
			break;
 8004154:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN6;
 8004156:	4b04      	ldr	r3, [pc, #16]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004158:	2205      	movs	r2, #5
 800415a:	755a      	strb	r2, [r3, #21]
			break;
 800415c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN7;
 800415e:	4b02      	ldr	r3, [pc, #8]	; (8004168 <logAnlysSetTriggerChannel+0x54>)
 8004160:	2206      	movs	r2, #6
 8004162:	755a      	strb	r2, [r3, #21]
			break;
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20005438 	.word	0x20005438

0800416c <ScopeTriggerTask>:
  * 				Task is finding trigger edge when osciloscope is sampling. 
  * @param  Task handler, parameters pointer
  * @retval None
  */
//portTASK_FUNCTION(vScopeTriggerTask, pvParameters) {
void ScopeTriggerTask(void const *argument) {
 800416c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004170:	4ca8      	ldr	r4, [pc, #672]	; (8004414 <ScopeTriggerTask+0x2a8>)
 8004172:	4ea9      	ldr	r6, [pc, #676]	; (8004418 <ScopeTriggerTask+0x2ac>)
 8004174:	4da9      	ldr	r5, [pc, #676]	; (800441c <ScopeTriggerTask+0x2b0>)
 8004176:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8004448 <ScopeTriggerTask+0x2dc>
 800417a:	f8df b2d0 	ldr.w	fp, [pc, #720]	; 800444c <ScopeTriggerTask+0x2e0>
 800417e:	f8df 82d0 	ldr.w	r8, [pc, #720]	; 8004450 <ScopeTriggerTask+0x2e4>
 8004182:	b083      	sub	sp, #12

	while(1){
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 8004184:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d013      	beq.n	80041b4 <ScopeTriggerTask+0x48>
 800418c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004190:	2b02      	cmp	r3, #2
 8004192:	d00f      	beq.n	80041b4 <ScopeTriggerTask+0x48>
 8004194:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004198:	2b03      	cmp	r3, #3
 800419a:	d00b      	beq.n	80041b4 <ScopeTriggerTask+0x48>
					xQueueSendToBack (messageQueue, "1DataReady__", portMAX_DELAY);
				}
			}
			xSemaphoreGiveRecursive(scopeMutex);
		}else{
			taskYIELD();
 800419c:	4aa0      	ldr	r2, [pc, #640]	; (8004420 <ScopeTriggerTask+0x2b4>)
 800419e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	f3bf 8f6f 	isb	sy
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 80041ac:	f894 3020 	ldrb.w	r3, [r4, #32]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d1eb      	bne.n	800418c <ScopeTriggerTask+0x20>
			xSemaphoreTakeRecursive ( scopeMutex , portMAX_DELAY );
 80041b4:	f04f 31ff 	mov.w	r1, #4294967295
 80041b8:	6830      	ldr	r0, [r6, #0]
 80041ba:	f005 facb 	bl	8009754 <xQueueTakeMutexRecursive>
			lastWritingIndex = writingIndex;
 80041be:	4a99      	ldr	r2, [pc, #612]	; (8004424 <ScopeTriggerTask+0x2b8>)
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80041c0:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
			lastWritingIndex = writingIndex;
 80041c4:	682b      	ldr	r3, [r5, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80041c6:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
			lastWritingIndex = writingIndex;
 80041ca:	6013      	str	r3, [r2, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80041cc:	f006 fe5c 	bl	800ae88 <DMA_GetCurrDataCounter>
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80041d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80041d2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80041d4:	f894 2020 	ldrb.w	r2, [r4, #32]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80041d8:	ebaa 0000 	sub.w	r0, sl, r0
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80041dc:	3b01      	subs	r3, #1
 80041de:	4403      	add	r3, r0
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80041e0:	2a01      	cmp	r2, #1
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80041e2:	fbb3 fcf1 	udiv	ip, r3, r1
 80041e6:	fb01 311c 	mls	r1, r1, ip, r3
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80041ea:	6028      	str	r0, [r5, #0]
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80041ec:	f8c9 1000 	str.w	r1, [r9]
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80041f0:	d00c      	beq.n	800420c <ScopeTriggerTask+0xa0>
			}else if(scope.state == SCOPE_SAMPLING_TRIGGER_WAIT){
 80041f2:	f894 3020 	ldrb.w	r3, [r4, #32]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d061      	beq.n	80042be <ScopeTriggerTask+0x152>
			}else if(scope.state == SCOPE_SAMPLING){
 80041fa:	f894 3020 	ldrb.w	r3, [r4, #32]
 80041fe:	2b03      	cmp	r3, #3
 8004200:	f000 80ca 	beq.w	8004398 <ScopeTriggerTask+0x22c>
			xSemaphoreGiveRecursive(scopeMutex);
 8004204:	6830      	ldr	r0, [r6, #0]
 8004206:	f005 f867 	bl	80092d8 <xQueueGiveMutexRecursive>
 800420a:	e7bb      	b.n	8004184 <ScopeTriggerTask+0x18>
				if(scope.settings.adcRes<=8){
 800420c:	8b63      	ldrh	r3, [r4, #26]
 800420e:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004210:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004214:	f103 0307 	add.w	r3, r3, #7
 8004218:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 800421c:	f200 80a7 	bhi.w	800436e <ScopeTriggerTask+0x202>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004220:	f021 0101 	bic.w	r1, r1, #1
 8004224:	685b      	ldr	r3, [r3, #4]
					data = data & 0x00ff;
 8004226:	f813 c001 	ldrb.w	ip, [r3, r1]
	*					Ccan be changed on the fly
  * @param  None
  * @retval None
  */
void updateTrigger(void){
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800422a:	8ae1      	ldrh	r1, [r4, #22]
 800422c:	f8b4 a01c 	ldrh.w	sl, [r4, #28]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004230:	6922      	ldr	r2, [r4, #16]
 8004232:	8b23      	ldrh	r3, [r4, #24]
 8004234:	4f7c      	ldr	r7, [pc, #496]	; (8004428 <ScopeTriggerTask+0x2bc>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004236:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800423a:	f8a7 c000 	strh.w	ip, [r7]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800423e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004242:	33ff      	adds	r3, #255	; 0xff
 8004244:	fb02 f303 	mul.w	r3, r2, r3
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004248:	4f76      	ldr	r7, [pc, #472]	; (8004424 <ScopeTriggerTask+0x2b8>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800424a:	8b22      	ldrh	r2, [r4, #24]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800424c:	fb0a f101 	mul.w	r1, sl, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004250:	fb0e f202 	mul.w	r2, lr, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004254:	f8b7 a000 	ldrh.w	sl, [r7]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004258:	4f74      	ldr	r7, [pc, #464]	; (800442c <ScopeTriggerTask+0x2c0>)
 800425a:	0c12      	lsrs	r2, r2, #16
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800425c:	0c1b      	lsrs	r3, r3, #16
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800425e:	b280      	uxth	r0, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004260:	3301      	adds	r3, #1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004262:	603a      	str	r2, [r7, #0]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004264:	4f72      	ldr	r7, [pc, #456]	; (8004430 <ScopeTriggerTask+0x2c4>)
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004266:	f8cb 3000 	str.w	r3, [fp]
	if(index < lastIndex){
 800426a:	4550      	cmp	r0, sl
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800426c:	ea4f 4321 	mov.w	r3, r1, asr #16
 8004270:	803b      	strh	r3, [r7, #0]
		result= index + scope.oneChanSamples - lastIndex;
 8004272:	bf3d      	ittte	cc
 8004274:	6be3      	ldrcc	r3, [r4, #60]	; 0x3c
 8004276:	eba3 030a 	subcc.w	r3, r3, sl
 800427a:	18c0      	addcc	r0, r0, r3
		result= index - lastIndex;
 800427c:	eba0 000a 	subcs.w	r0, r0, sl
 8004280:	b283      	uxth	r3, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004282:	f8d8 0000 	ldr.w	r0, [r8]
 8004286:	4403      	add	r3, r0
				if (samplesTaken > samplesToStart)    
 8004288:	4293      	cmp	r3, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800428a:	f8c8 3000 	str.w	r3, [r8]
				if (samplesTaken > samplesToStart)    
 800428e:	d9b9      	bls.n	8004204 <ScopeTriggerTask+0x98>
					if((scope.settings.triggerEdge == EDGE_RISING && data + NOISE_REDUCTION < triggerLevel) 
 8004290:	7d22      	ldrb	r2, [r4, #20]
 8004292:	2a00      	cmp	r2, #0
 8004294:	f040 810f 	bne.w	80044b6 <ScopeTriggerTask+0x34a>
 8004298:	f10c 0210 	add.w	r2, ip, #16
 800429c:	ebb2 4f11 	cmp.w	r2, r1, lsr #16
 80042a0:	f280 8109 	bge.w	80044b6 <ScopeTriggerTask+0x34a>
						xQueueSendToBack(messageQueue, "SMPL", portMAX_DELAY);
 80042a4:	4863      	ldr	r0, [pc, #396]	; (8004434 <ScopeTriggerTask+0x2c8>)
 80042a6:	4964      	ldr	r1, [pc, #400]	; (8004438 <ScopeTriggerTask+0x2cc>)
 80042a8:	6800      	ldr	r0, [r0, #0]
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 80042aa:	f04f 0c02 	mov.w	ip, #2
						xQueueSendToBack(messageQueue, "SMPL", portMAX_DELAY);
 80042ae:	2300      	movs	r3, #0
 80042b0:	f04f 32ff 	mov.w	r2, #4294967295
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 80042b4:	f884 c020 	strb.w	ip, [r4, #32]
						xQueueSendToBack(messageQueue, "SMPL", portMAX_DELAY);
 80042b8:	f004 fe1c 	bl	8008ef4 <xQueueGenericSend>
 80042bc:	e7a2      	b.n	8004204 <ScopeTriggerTask+0x98>
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80042be:	4b59      	ldr	r3, [pc, #356]	; (8004424 <ScopeTriggerTask+0x2b8>)
 80042c0:	881b      	ldrh	r3, [r3, #0]
 80042c2:	b280      	uxth	r0, r0
	if(index < lastIndex){
 80042c4:	4298      	cmp	r0, r3
		result= index + scope.oneChanSamples - lastIndex;
 80042c6:	bf3d      	ittte	cc
 80042c8:	6be2      	ldrcc	r2, [r4, #60]	; 0x3c
 80042ca:	1ad3      	subcc	r3, r2, r3
 80042cc:	18c0      	addcc	r0, r0, r3
		result= index - lastIndex;
 80042ce:	1ac0      	subcs	r0, r0, r3
				if(scope.settings.adcRes<=8){
 80042d0:	8b63      	ldrh	r3, [r4, #26]
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80042d2:	f8d8 2000 	ldr.w	r2, [r8]
				if(scope.settings.adcRes<=8){
 80042d6:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80042d8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
		result= index - lastIndex;
 80042dc:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80042de:	eb00 0a02 	add.w	sl, r0, r2
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80042e2:	f103 0307 	add.w	r3, r3, #7
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80042e6:	f8c8 a000 	str.w	sl, [r8]
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80042ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 80042ee:	f200 80f1 	bhi.w	80044d4 <ScopeTriggerTask+0x368>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80042f2:	f021 0201 	bic.w	r2, r1, #1
 80042f6:	6858      	ldr	r0, [r3, #4]
					data = data & 0x00ff;
 80042f8:	f810 c002 	ldrb.w	ip, [r0, r2]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 80042fc:	8ae2      	ldrh	r2, [r4, #22]
 80042fe:	f8b4 e01c 	ldrh.w	lr, [r4, #28]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004302:	6920      	ldr	r0, [r4, #16]
 8004304:	8b23      	ldrh	r3, [r4, #24]
 8004306:	4f48      	ldr	r7, [pc, #288]	; (8004428 <ScopeTriggerTask+0x2bc>)
 8004308:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800430c:	33ff      	adds	r3, #255	; 0xff
 800430e:	fb00 f303 	mul.w	r3, r0, r3
 8004312:	f8a7 c000 	strh.w	ip, [r7]
 8004316:	0c1b      	lsrs	r3, r3, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004318:	6927      	ldr	r7, [r4, #16]
 800431a:	8b20      	ldrh	r0, [r4, #24]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800431c:	3301      	adds	r3, #1
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800431e:	fb0e f202 	mul.w	r2, lr, r2
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004322:	fb07 f000 	mul.w	r0, r7, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004326:	f8cb 3000 	str.w	r3, [fp]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800432a:	4f41      	ldr	r7, [pc, #260]	; (8004430 <ScopeTriggerTask+0x2c4>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800432c:	4b3f      	ldr	r3, [pc, #252]	; (800442c <ScopeTriggerTask+0x2c0>)
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 800432e:	f894 e014 	ldrb.w	lr, [r4, #20]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004332:	0c12      	lsrs	r2, r2, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004334:	0c00      	lsrs	r0, r0, #16
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004336:	803a      	strh	r2, [r7, #0]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004338:	6018      	str	r0, [r3, #0]
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 800433a:	f1be 0f00 	cmp.w	lr, #0
 800433e:	d11a      	bne.n	8004376 <ScopeTriggerTask+0x20a>
 8004340:	4562      	cmp	r2, ip
 8004342:	d218      	bcs.n	8004376 <ScopeTriggerTask+0x20a>
					samplesTaken = 0;
 8004344:	2000      	movs	r0, #0
					xQueueSendToBack(messageQueue, "TRIG", portMAX_DELAY);
 8004346:	4603      	mov	r3, r0
					totalSmpTaken = samplesTaken;
 8004348:	4a3c      	ldr	r2, [pc, #240]	; (800443c <ScopeTriggerTask+0x2d0>)
					triggerIndex = actualIndex;
 800434a:	4f3d      	ldr	r7, [pc, #244]	; (8004440 <ScopeTriggerTask+0x2d4>)
					samplesTaken = 0;
 800434c:	f8c8 0000 	str.w	r0, [r8]
					xQueueSendToBack(messageQueue, "TRIG", portMAX_DELAY);
 8004350:	4838      	ldr	r0, [pc, #224]	; (8004434 <ScopeTriggerTask+0x2c8>)
					totalSmpTaken = samplesTaken;
 8004352:	f8c2 a000 	str.w	sl, [r2]
					triggerIndex = actualIndex;
 8004356:	6039      	str	r1, [r7, #0]
					scope.state = SCOPE_SAMPLING;
 8004358:	f04f 0c03 	mov.w	ip, #3
					xQueueSendToBack(messageQueue, "TRIG", portMAX_DELAY);
 800435c:	f04f 32ff 	mov.w	r2, #4294967295
 8004360:	4938      	ldr	r1, [pc, #224]	; (8004444 <ScopeTriggerTask+0x2d8>)
 8004362:	6800      	ldr	r0, [r0, #0]
					scope.state = SCOPE_SAMPLING;
 8004364:	f884 c020 	strb.w	ip, [r4, #32]
					xQueueSendToBack(messageQueue, "TRIG", portMAX_DELAY);
 8004368:	f004 fdc4 	bl	8008ef4 <xQueueGenericSend>
 800436c:	e74a      	b.n	8004204 <ScopeTriggerTask+0x98>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f833 c011 	ldrh.w	ip, [r3, r1, lsl #1]
 8004374:	e759      	b.n	800422a <ScopeTriggerTask+0xbe>
				|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel)
 8004376:	7d23      	ldrb	r3, [r4, #20]
 8004378:	2b01      	cmp	r3, #1
 800437a:	f000 80af 	beq.w	80044dc <ScopeTriggerTask+0x370>
				|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 800437e:	7d63      	ldrb	r3, [r4, #21]
 8004380:	2b01      	cmp	r3, #1
 8004382:	f000 80b2 	beq.w	80044ea <ScopeTriggerTask+0x37e>
				|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST))  ){
 8004386:	7d63      	ldrb	r3, [r4, #21]
 8004388:	2b02      	cmp	r3, #2
 800438a:	f47f af3b 	bne.w	8004204 <ScopeTriggerTask+0x98>
 800438e:	6923      	ldr	r3, [r4, #16]
 8004390:	459a      	cmp	sl, r3
 8004392:	f67f af37 	bls.w	8004204 <ScopeTriggerTask+0x98>
 8004396:	e7d5      	b.n	8004344 <ScopeTriggerTask+0x1d8>
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 8004398:	4b22      	ldr	r3, [pc, #136]	; (8004424 <ScopeTriggerTask+0x2b8>)
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	b280      	uxth	r0, r0
	if(index < lastIndex){
 800439e:	4298      	cmp	r0, r3
		result= index + scope.oneChanSamples - lastIndex;
 80043a0:	bf3d      	ittte	cc
 80043a2:	6be2      	ldrcc	r2, [r4, #60]	; 0x3c
 80043a4:	1ad3      	subcc	r3, r2, r3
 80043a6:	18c0      	addcc	r0, r0, r3
		result= index - lastIndex;
 80043a8:	1ac0      	subcs	r0, r0, r3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80043aa:	f8d8 2000 	ldr.w	r2, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 80043ae:	f894 3020 	ldrb.w	r3, [r4, #32]
		result= index - lastIndex;
 80043b2:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80043b4:	4410      	add	r0, r2
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 80043b6:	2b03      	cmp	r3, #3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80043b8:	f8c8 0000 	str.w	r0, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 80043bc:	f47f af22 	bne.w	8004204 <ScopeTriggerTask+0x98>
 80043c0:	f8db 3000 	ldr.w	r3, [fp]
 80043c4:	4298      	cmp	r0, r3
 80043c6:	f4ff af1d 	bcc.w	8004204 <ScopeTriggerTask+0x98>
					samplingDisable();
 80043ca:	f006 fec1 	bl	800b150 <samplingDisable>
					if (scope.settings.triggerMode != TRIG_AUTO && scope.settings.triggerMode != TRIG_AUTO_FAST){	
 80043ce:	7d63      	ldrb	r3, [r4, #21]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	f000 809f 	beq.w	8004514 <ScopeTriggerTask+0x3a8>
 80043d6:	7d63      	ldrb	r3, [r4, #21]
 80043d8:	4a19      	ldr	r2, [pc, #100]	; (8004440 <ScopeTriggerTask+0x2d4>)
 80043da:	2b02      	cmp	r3, #2
 80043dc:	6812      	ldr	r2, [r2, #0]
 80043de:	d04a      	beq.n	8004476 <ScopeTriggerTask+0x30a>
						if(scope.settings.adcRes>8){
 80043e0:	8b63      	ldrh	r3, [r4, #26]
 80043e2:	4913      	ldr	r1, [pc, #76]	; (8004430 <ScopeTriggerTask+0x2c4>)
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	8809      	ldrh	r1, [r1, #0]
 80043e8:	f240 8097 	bls.w	800451a <ScopeTriggerTask+0x3ae>
							if(scope.settings.triggerEdge == EDGE_RISING){
 80043ec:	7d20      	ldrb	r0, [r4, #20]
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 80043ee:	f894 c040 	ldrb.w	ip, [r4, #64]	; 0x40
 80043f2:	f10c 0c07 	add.w	ip, ip, #7
 80043f6:	0053      	lsls	r3, r2, #1
 80043f8:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
							if(scope.settings.triggerEdge == EDGE_RISING){
 80043fc:	2800      	cmp	r0, #0
 80043fe:	f000 80a5 	beq.w	800454c <ScopeTriggerTask+0x3e0>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 8004402:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004406:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800440a:	4288      	cmp	r0, r1
 800440c:	d230      	bcs.n	8004470 <ScopeTriggerTask+0x304>
 800440e:	3a01      	subs	r2, #1
 8004410:	3b02      	subs	r3, #2
 8004412:	e020      	b.n	8004456 <ScopeTriggerTask+0x2ea>
 8004414:	20000334 	.word	0x20000334
 8004418:	20000378 	.word	0x20000378
 800441c:	20000388 	.word	0x20000388
 8004420:	e000ed04 	.word	0xe000ed04
 8004424:	20000324 	.word	0x20000324
 8004428:	20000320 	.word	0x20000320
 800442c:	2000032c 	.word	0x2000032c
 8004430:	20000384 	.word	0x20000384
 8004434:	200047cc 	.word	0x200047cc
 8004438:	08011fcc 	.word	0x08011fcc
 800443c:	2000037c 	.word	0x2000037c
 8004440:	20000380 	.word	0x20000380
 8004444:	08011fd4 	.word	0x08011fd4
 8004448:	2000031c 	.word	0x2000031c
 800444c:	20000330 	.word	0x20000330
 8004450:	20000328 	.word	0x20000328
 8004454:	4662      	mov	r2, ip
 8004456:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800445a:	3007      	adds	r0, #7
 800445c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004460:	f102 3cff 	add.w	ip, r2, #4294967295
 8004464:	6840      	ldr	r0, [r0, #4]
 8004466:	5ac0      	ldrh	r0, [r0, r3]
 8004468:	4288      	cmp	r0, r1
 800446a:	f1a3 0302 	sub.w	r3, r3, #2
 800446e:	d3f1      	bcc.n	8004454 <ScopeTriggerTask+0x2e8>
						triggerIndex++;
 8004470:	4b4e      	ldr	r3, [pc, #312]	; (80045ac <ScopeTriggerTask+0x440>)
 8004472:	3201      	adds	r2, #1
 8004474:	601a      	str	r2, [r3, #0]
					SmpBeforeTrig = totalSmpTaken;
 8004476:	4f4e      	ldr	r7, [pc, #312]	; (80045b0 <ScopeTriggerTask+0x444>)
					SmpAfterTrig=samplesTaken;
 8004478:	f8d8 0000 	ldr.w	r0, [r8]
 800447c:	9001      	str	r0, [sp, #4]
					SmpBeforeTrig = totalSmpTaken;
 800447e:	f240 3c18 	movw	ip, #792	; 0x318
 8004482:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8004486:	6838      	ldr	r0, [r7, #0]
 8004488:	f8cc 0000 	str.w	r0, [ip]
					SmpAfterTrig=samplesTaken;
 800448c:	4849      	ldr	r0, [pc, #292]	; (80045b4 <ScopeTriggerTask+0x448>)
					scope.triggerIndex = triggerIndex;
 800448e:	6062      	str	r2, [r4, #4]
					SmpAfterTrig=samplesTaken;
 8004490:	9a01      	ldr	r2, [sp, #4]
 8004492:	6002      	str	r2, [r0, #0]
					xQueueSendToBack (messageQueue, "1DataReady__", portMAX_DELAY);
 8004494:	4848      	ldr	r0, [pc, #288]	; (80045b8 <ScopeTriggerTask+0x44c>)
					samplesTaken = 0;
 8004496:	2100      	movs	r1, #0
					xQueueSendToBack (messageQueue, "1DataReady__", portMAX_DELAY);
 8004498:	460b      	mov	r3, r1
					scope.state = SCOPE_DATA_SENDING;
 800449a:	f04f 0e04 	mov.w	lr, #4
					samplesTaken = 0;
 800449e:	f8c8 1000 	str.w	r1, [r8]
					totalSmpTaken = 0;
 80044a2:	6039      	str	r1, [r7, #0]
					xQueueSendToBack (messageQueue, "1DataReady__", portMAX_DELAY);
 80044a4:	f04f 32ff 	mov.w	r2, #4294967295
 80044a8:	4944      	ldr	r1, [pc, #272]	; (80045bc <ScopeTriggerTask+0x450>)
 80044aa:	6800      	ldr	r0, [r0, #0]
					scope.state = SCOPE_DATA_SENDING;
 80044ac:	f884 e020 	strb.w	lr, [r4, #32]
					xQueueSendToBack (messageQueue, "1DataReady__", portMAX_DELAY);
 80044b0:	f004 fd20 	bl	8008ef4 <xQueueGenericSend>
 80044b4:	e6a6      	b.n	8004204 <ScopeTriggerTask+0x98>
					|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel)
 80044b6:	7d22      	ldrb	r2, [r4, #20]
 80044b8:	2a01      	cmp	r2, #1
 80044ba:	d01c      	beq.n	80044f6 <ScopeTriggerTask+0x38a>
					|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80044bc:	7d62      	ldrb	r2, [r4, #21]
 80044be:	2a01      	cmp	r2, #1
 80044c0:	d022      	beq.n	8004508 <ScopeTriggerTask+0x39c>
					|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST))  ){ //skip waiting for trigger in case of TRIG_AUTO
 80044c2:	7d62      	ldrb	r2, [r4, #21]
 80044c4:	2a02      	cmp	r2, #2
 80044c6:	f47f ae9d 	bne.w	8004204 <ScopeTriggerTask+0x98>
 80044ca:	6922      	ldr	r2, [r4, #16]
 80044cc:	4293      	cmp	r3, r2
 80044ce:	f67f ae99 	bls.w	8004204 <ScopeTriggerTask+0x98>
 80044d2:	e6e7      	b.n	80042a4 <ScopeTriggerTask+0x138>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f833 c011 	ldrh.w	ip, [r3, r1, lsl #1]
 80044da:	e70f      	b.n	80042fc <ScopeTriggerTask+0x190>
				|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel)
 80044dc:	4562      	cmp	r2, ip
 80044de:	f63f af31 	bhi.w	8004344 <ScopeTriggerTask+0x1d8>
				|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80044e2:	7d63      	ldrb	r3, [r4, #21]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	f47f af4e 	bne.w	8004386 <ScopeTriggerTask+0x21a>
 80044ea:	6923      	ldr	r3, [r4, #16]
 80044ec:	ebba 0f83 	cmp.w	sl, r3, lsl #2
 80044f0:	f63f af28 	bhi.w	8004344 <ScopeTriggerTask+0x1d8>
 80044f4:	e747      	b.n	8004386 <ScopeTriggerTask+0x21a>
					|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel)
 80044f6:	f1ac 0c10 	sub.w	ip, ip, #16
 80044fa:	ebbc 4f11 	cmp.w	ip, r1, lsr #16
 80044fe:	f73f aed1 	bgt.w	80042a4 <ScopeTriggerTask+0x138>
					|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 8004502:	7d62      	ldrb	r2, [r4, #21]
 8004504:	2a01      	cmp	r2, #1
 8004506:	d1dc      	bne.n	80044c2 <ScopeTriggerTask+0x356>
 8004508:	6922      	ldr	r2, [r4, #16]
 800450a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800450e:	f63f aec9 	bhi.w	80042a4 <ScopeTriggerTask+0x138>
 8004512:	e7d6      	b.n	80044c2 <ScopeTriggerTask+0x356>
 8004514:	4b25      	ldr	r3, [pc, #148]	; (80045ac <ScopeTriggerTask+0x440>)
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	e7ad      	b.n	8004476 <ScopeTriggerTask+0x30a>
							if(scope.settings.triggerEdge == EDGE_RISING){
 800451a:	7d23      	ldrb	r3, [r4, #20]
 800451c:	b373      	cbz	r3, 800457c <ScopeTriggerTask+0x410>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 800451e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004522:	3307      	adds	r3, #7
 8004524:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	5c9b      	ldrb	r3, [r3, r2]
 800452c:	428b      	cmp	r3, r1
 800452e:	d29f      	bcs.n	8004470 <ScopeTriggerTask+0x304>
 8004530:	3a01      	subs	r2, #1
 8004532:	e000      	b.n	8004536 <ScopeTriggerTask+0x3ca>
 8004534:	4602      	mov	r2, r0
 8004536:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800453a:	3307      	adds	r3, #7
 800453c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004540:	1e50      	subs	r0, r2, #1
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	5c9b      	ldrb	r3, [r3, r2]
 8004546:	428b      	cmp	r3, r1
 8004548:	d3f4      	bcc.n	8004534 <ScopeTriggerTask+0x3c8>
 800454a:	e791      	b.n	8004470 <ScopeTriggerTask+0x304>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 800454c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004550:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 8004554:	4288      	cmp	r0, r1
 8004556:	d98b      	bls.n	8004470 <ScopeTriggerTask+0x304>
 8004558:	3a01      	subs	r2, #1
 800455a:	1e98      	subs	r0, r3, #2
 800455c:	e000      	b.n	8004560 <ScopeTriggerTask+0x3f4>
 800455e:	4662      	mov	r2, ip
 8004560:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004564:	3307      	adds	r3, #7
 8004566:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800456a:	f102 3cff 	add.w	ip, r2, #4294967295
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	5a1b      	ldrh	r3, [r3, r0]
 8004572:	428b      	cmp	r3, r1
 8004574:	f1a0 0002 	sub.w	r0, r0, #2
 8004578:	d8f1      	bhi.n	800455e <ScopeTriggerTask+0x3f2>
 800457a:	e779      	b.n	8004470 <ScopeTriggerTask+0x304>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 800457c:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004580:	3307      	adds	r3, #7
 8004582:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	5c9b      	ldrb	r3, [r3, r2]
 800458a:	428b      	cmp	r3, r1
 800458c:	f67f af70 	bls.w	8004470 <ScopeTriggerTask+0x304>
 8004590:	3a01      	subs	r2, #1
 8004592:	e000      	b.n	8004596 <ScopeTriggerTask+0x42a>
 8004594:	4602      	mov	r2, r0
 8004596:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800459a:	3307      	adds	r3, #7
 800459c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80045a0:	1e50      	subs	r0, r2, #1
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	5c9b      	ldrb	r3, [r3, r2]
 80045a6:	428b      	cmp	r3, r1
 80045a8:	d8f4      	bhi.n	8004594 <ScopeTriggerTask+0x428>
 80045aa:	e761      	b.n	8004470 <ScopeTriggerTask+0x304>
 80045ac:	20000380 	.word	0x20000380
 80045b0:	2000037c 	.word	0x2000037c
 80045b4:	20000314 	.word	0x20000314
 80045b8:	200047cc 	.word	0x200047cc
 80045bc:	08011fdc 	.word	0x08011fdc

080045c0 <scopeSetDefault>:
/**
  * @brief  Oscilloscope set Default values
  * @param  None
  * @retval None
  */
void scopeSetDefault(void){
 80045c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	scope.bufferMemory = scopeBuffer;
 80045c4:	4c28      	ldr	r4, [pc, #160]	; (8004668 <scopeSetDefault+0xa8>)
 80045c6:	4b29      	ldr	r3, [pc, #164]	; (800466c <scopeSetDefault+0xac>)
 80045c8:	6023      	str	r3, [r4, #0]
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 80045ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 80045ce:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 80045d2:	2000      	movs	r0, #0
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 80045d4:	2101      	movs	r1, #1
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 80045d6:	60a5      	str	r5, [r4, #8]
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 80045d8:	7520      	strb	r0, [r4, #20]
	scope.settings.pretrigger = SCOPE_DEFAULT_PRETRIGGER;
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 80045da:	250c      	movs	r5, #12
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 80045dc:	7561      	strb	r1, [r4, #21]
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 80045de:	f44f 5080 	mov.w	r0, #4096	; 0x1000
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 80045e2:	82e2      	strh	r2, [r4, #22]
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 80045e4:	2164      	movs	r1, #100	; 0x64
	scope.settings.pretrigger = SCOPE_DEFAULT_PRETRIGGER;
 80045e6:	8322      	strh	r2, [r4, #24]
	scope.pChanMem[0] = (uint16_t*)scopeBuffer;
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 80045e8:	f247 5294 	movw	r2, #30100	; 0x7594
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 80045ec:	8365      	strh	r5, [r4, #26]
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 80045ee:	83a0      	strh	r0, [r4, #28]
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 80045f0:	6121      	str	r1, [r4, #16]
	scope.pChanMem[0] = (uint16_t*)scopeBuffer;
 80045f2:	6263      	str	r3, [r4, #36]	; 0x24
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 80045f4:	63a2      	str	r2, [r4, #56]	; 0x38
	if(scope.settings.adcRes>8){
 80045f6:	8b63      	ldrh	r3, [r4, #26]
  * @param  ADC number, Channel number
  * @retval success=0/error
  */
uint8_t scopeSetADCInputChannelDefault(){
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80045f8:	4f1d      	ldr	r7, [pc, #116]	; (8004670 <scopeSetDefault+0xb0>)
	if(scope.settings.adcRes>8){
 80045fa:	2b08      	cmp	r3, #8
		scope.oneChanSamples = scope.oneChanMemSize/2;
 80045fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80045fe:	6838      	ldr	r0, [r7, #0]
		scope.oneChanSamples = scope.oneChanMemSize/2;
 8004600:	bf88      	it	hi
 8004602:	085b      	lsrhi	r3, r3, #1
	scope.numOfChannles = 1;
 8004604:	2501      	movs	r5, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004606:	2602      	movs	r6, #2
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004608:	f04f 31ff 	mov.w	r1, #4294967295
		scope.oneChanSamples = scope.oneChanMemSize;
 800460c:	63e3      	str	r3, [r4, #60]	; 0x3c
	scope.numOfChannles = 1;
 800460e:	f884 5021 	strb.w	r5, [r4, #33]	; 0x21
	scope.triggerChannel = 1;
 8004612:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004616:	f005 f89d 	bl	8009754 <xQueueTakeMutexRecursive>
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 800461a:	4631      	mov	r1, r6
 800461c:	2000      	movs	r0, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 800461e:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004622:	f006 fd97 	bl	800b154 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004626:	2304      	movs	r3, #4
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004628:	4619      	mov	r1, r3
 800462a:	4628      	mov	r0, r5
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 800462c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004630:	f006 fd90 	bl	800b154 <adcSetInputChannel>
 8004634:	4631      	mov	r1, r6
 8004636:	4630      	mov	r0, r6
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004638:	f884 6036 	strb.w	r6, [r4, #54]	; 0x36
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 800463c:	f006 fd8a 	bl	800b154 <adcSetInputChannel>
 8004640:	4629      	mov	r1, r5
 8004642:	2003      	movs	r0, #3
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004644:	f884 5037 	strb.w	r5, [r4, #55]	; 0x37
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004648:	f006 fd84 	bl	800b154 <adcSetInputChannel>
		result = 0;
	}
	xSemaphoreGiveRecursive(scopeMutex);
 800464c:	6838      	ldr	r0, [r7, #0]
 800464e:	f004 fe43 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004652:	4b08      	ldr	r3, [pc, #32]	; (8004674 <scopeSetDefault+0xb4>)
 8004654:	4908      	ldr	r1, [pc, #32]	; (8004678 <scopeSetDefault+0xb8>)
 8004656:	6818      	ldr	r0, [r3, #0]
 8004658:	f04f 32ff 	mov.w	r2, #4294967295
 800465c:	2300      	movs	r3, #0
}
 800465e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004662:	f004 bc47 	b.w	8008ef4 <xQueueGenericSend>
 8004666:	bf00      	nop
 8004668:	20000334 	.word	0x20000334
 800466c:	2000545c 	.word	0x2000545c
 8004670:	20000378 	.word	0x20000378
 8004674:	20005458 	.word	0x20005458
 8004678:	08011f14 	.word	0x08011f14

0800467c <ScopeTask>:
void ScopeTask(void const *argument){
 800467c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
	scopeMessageQueue = xQueueCreate(5, 20);
 8004680:	2200      	movs	r2, #0
void ScopeTask(void const *argument){
 8004682:	b087      	sub	sp, #28
	scopeMessageQueue = xQueueCreate(5, 20);
 8004684:	2114      	movs	r1, #20
 8004686:	2005      	movs	r0, #5
 8004688:	f004 fbf0 	bl	8008e6c <xQueueGenericCreate>
 800468c:	4e76      	ldr	r6, [pc, #472]	; (8004868 <ScopeTask+0x1ec>)
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 800468e:	4d77      	ldr	r5, [pc, #476]	; (800486c <ScopeTask+0x1f0>)
	scopeMessageQueue = xQueueCreate(5, 20);
 8004690:	6030      	str	r0, [r6, #0]
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004692:	2004      	movs	r0, #4
 8004694:	f004 fdec 	bl	8009270 <xQueueCreateMutex>
 8004698:	4c75      	ldr	r4, [pc, #468]	; (8004870 <ScopeTask+0x1f4>)
 800469a:	6028      	str	r0, [r5, #0]
 800469c:	f8df 81d4 	ldr.w	r8, [pc, #468]	; 8004874 <ScopeTask+0x1f8>
 80046a0:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 8004878 <ScopeTask+0x1fc>
 80046a4:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 800487c <ScopeTask+0x200>
			xQueueSendToBack(messageQueue, "SMPL", portMAX_DELAY); 
 80046a8:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8004880 <ScopeTask+0x204>
	scopeSetDefault();
 80046ac:	f7ff ff88 	bl	80045c0 <scopeSetDefault>
		xQueueReceive(scopeMessageQueue, message, portMAX_DELAY);
 80046b0:	2700      	movs	r7, #0
 80046b2:	e046      	b.n	8004742 <ScopeTask+0xc6>
		}else if(message[0] == '3'){  //Settings has been changed
 80046b4:	2b33      	cmp	r3, #51	; 0x33
 80046b6:	d05c      	beq.n	8004772 <ScopeTask+0xf6>
		}else if (message[0] == '4' && scope.state != SCOPE_SAMPLING_WAITING && scope.state != SCOPE_SAMPLING_TRIGGER_WAIT && scope.state != SCOPE_SAMPLING && scope.state != SCOPE_DATA_SENDING){ //Enable sampling
 80046b8:	2b34      	cmp	r3, #52	; 0x34
 80046ba:	f040 8092 	bne.w	80047e2 <ScopeTask+0x166>
 80046be:	f894 3020 	ldrb.w	r3, [r4, #32]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d03a      	beq.n	800473c <ScopeTask+0xc0>
 80046c6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d036      	beq.n	800473c <ScopeTask+0xc0>
 80046ce:	f894 3020 	ldrb.w	r3, [r4, #32]
 80046d2:	2b03      	cmp	r3, #3
 80046d4:	d032      	beq.n	800473c <ScopeTask+0xc0>
 80046d6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d02e      	beq.n	800473c <ScopeTask+0xc0>
	writingIndex = 0;
 80046de:	f8c8 7000 	str.w	r7, [r8]
	uint32_t realfreq=0;
 80046e2:	9700      	str	r7, [sp, #0]
	ADC_DMA_Stop();
 80046e4:	f006 fba4 	bl	800ae30 <ADC_DMA_Stop>
	TIM_Reconfig_scope(scope.settings.samplingFrequency,&realfreq);
 80046e8:	4669      	mov	r1, sp
 80046ea:	68a0      	ldr	r0, [r4, #8]
 80046ec:	f008 f99e 	bl	800ca2c <TIM_Reconfig_scope>
	ADC_set_sampling_time(realfreq);	
 80046f0:	9800      	ldr	r0, [sp, #0]
 80046f2:	f006 fbf9 	bl	800aee8 <ADC_set_sampling_time>
		if(scope.numOfChannles>i){
 80046f6:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f040 80ae 	bne.w	800485c <ScopeTask+0x1e0>
 8004700:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8004704:	2b01      	cmp	r3, #1
 8004706:	f200 80a3 	bhi.w	8004850 <ScopeTask+0x1d4>
 800470a:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 800470e:	2b02      	cmp	r3, #2
 8004710:	f200 8098 	bhi.w	8004844 <ScopeTask+0x1c8>
 8004714:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8004718:	2b03      	cmp	r3, #3
 800471a:	f200 808d 	bhi.w	8004838 <ScopeTask+0x1bc>
	scope.settings.realSamplingFreq=realfreq;
 800471e:	9b00      	ldr	r3, [sp, #0]
 8004720:	60e3      	str	r3, [r4, #12]
			scope.state=SCOPE_SAMPLING_WAITING;
 8004722:	2301      	movs	r3, #1
 8004724:	f884 3020 	strb.w	r3, [r4, #32]
			samplingEnable();
 8004728:	f006 fd10 	bl	800b14c <samplingEnable>
			xQueueSendToBack(messageQueue, "SMPL", portMAX_DELAY); 
 800472c:	2300      	movs	r3, #0
 800472e:	f04f 32ff 	mov.w	r2, #4294967295
 8004732:	4649      	mov	r1, r9
 8004734:	f8da 0000 	ldr.w	r0, [sl]
 8004738:	f004 fbdc 	bl	8008ef4 <xQueueGenericSend>
		xSemaphoreGiveRecursive(scopeMutex);
 800473c:	6828      	ldr	r0, [r5, #0]
 800473e:	f004 fdcb 	bl	80092d8 <xQueueGiveMutexRecursive>
		xQueueReceive(scopeMessageQueue, message, portMAX_DELAY);
 8004742:	2300      	movs	r3, #0
 8004744:	f04f 32ff 	mov.w	r2, #4294967295
 8004748:	a901      	add	r1, sp, #4
 800474a:	6830      	ldr	r0, [r6, #0]
 800474c:	f004 fe7a 	bl	8009444 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004750:	f04f 31ff 	mov.w	r1, #4294967295
 8004754:	6828      	ldr	r0, [r5, #0]
 8004756:	f004 fffd 	bl	8009754 <xQueueTakeMutexRecursive>
		if(message[0] == '2' && scope.state != SCOPE_IDLE){ //Data was send. Actualisation of scope sxtate and/or rerun
 800475a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800475e:	2b32      	cmp	r3, #50	; 0x32
 8004760:	d1a8      	bne.n	80046b4 <ScopeTask+0x38>
 8004762:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d0e8      	beq.n	800473c <ScopeTask+0xc0>
				scope.state = SCOPE_WAIT_FOR_RESTART;
 800476a:	2306      	movs	r3, #6
 800476c:	f884 3020 	strb.w	r3, [r4, #32]
 8004770:	e7e4      	b.n	800473c <ScopeTask+0xc0>
			if(scope.state == SCOPE_DONE || scope.state == SCOPE_IDLE){
 8004772:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004776:	2b05      	cmp	r3, #5
 8004778:	d0e0      	beq.n	800473c <ScopeTask+0xc0>
 800477a:	f894 3020 	ldrb.w	r3, [r4, #32]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d0dc      	beq.n	800473c <ScopeTask+0xc0>
				samplingDisable();
 8004782:	f006 fce5 	bl	800b150 <samplingDisable>
	writingIndex = 0;
 8004786:	f8c8 7000 	str.w	r7, [r8]
	uint32_t realfreq=0;
 800478a:	9700      	str	r7, [sp, #0]
	ADC_DMA_Stop();
 800478c:	f006 fb50 	bl	800ae30 <ADC_DMA_Stop>
	TIM_Reconfig_scope(scope.settings.samplingFrequency,&realfreq);
 8004790:	4669      	mov	r1, sp
 8004792:	68a0      	ldr	r0, [r4, #8]
 8004794:	f008 f94a 	bl	800ca2c <TIM_Reconfig_scope>
	ADC_set_sampling_time(realfreq);	
 8004798:	9800      	ldr	r0, [sp, #0]
 800479a:	f006 fba5 	bl	800aee8 <ADC_set_sampling_time>
		if(scope.numOfChannles>i){
 800479e:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d142      	bne.n	800482c <ScopeTask+0x1b0>
 80047a6:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d838      	bhi.n	8004820 <ScopeTask+0x1a4>
 80047ae:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d82e      	bhi.n	8004814 <ScopeTask+0x198>
 80047b6:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d824      	bhi.n	8004808 <ScopeTask+0x18c>
	scope.settings.realSamplingFreq=realfreq;
 80047be:	9b00      	ldr	r3, [sp, #0]
 80047c0:	60e3      	str	r3, [r4, #12]
				if(scope.state!=SCOPE_WAIT_FOR_RESTART && scope.state!=SCOPE_DATA_SENDING){
 80047c2:	f894 3020 	ldrb.w	r3, [r4, #32]
 80047c6:	2b06      	cmp	r3, #6
 80047c8:	d0b8      	beq.n	800473c <ScopeTask+0xc0>
 80047ca:	f894 3020 	ldrb.w	r3, [r4, #32]
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d0b4      	beq.n	800473c <ScopeTask+0xc0>
					scope.state=SCOPE_SAMPLING_WAITING;
 80047d2:	2301      	movs	r3, #1
					samplesTaken=0;
 80047d4:	f8cb 7000 	str.w	r7, [fp]
					scope.state=SCOPE_SAMPLING_WAITING;
 80047d8:	f884 3020 	strb.w	r3, [r4, #32]
					samplingEnable();
 80047dc:	f006 fcb6 	bl	800b14c <samplingEnable>
 80047e0:	e7ac      	b.n	800473c <ScopeTask+0xc0>
		}else if (message[0] == '5'){//Disable sampling
 80047e2:	2b35      	cmp	r3, #53	; 0x35
 80047e4:	d104      	bne.n	80047f0 <ScopeTask+0x174>
			samplingDisable();
 80047e6:	f006 fcb3 	bl	800b150 <samplingDisable>
			scope.state = SCOPE_IDLE;
 80047ea:	f884 7020 	strb.w	r7, [r4, #32]
 80047ee:	e7a5      	b.n	800473c <ScopeTask+0xc0>
		}else if (message[0] == '6' && scope.state==SCOPE_WAIT_FOR_RESTART ){ //Rerun sampling
 80047f0:	2b36      	cmp	r3, #54	; 0x36
 80047f2:	d1a3      	bne.n	800473c <ScopeTask+0xc0>
 80047f4:	f894 3020 	ldrb.w	r3, [r4, #32]
 80047f8:	2b06      	cmp	r3, #6
 80047fa:	d19f      	bne.n	800473c <ScopeTask+0xc0>
			samplingEnable();
 80047fc:	f006 fca6 	bl	800b14c <samplingEnable>
			scope.state=SCOPE_SAMPLING_WAITING;
 8004800:	2301      	movs	r3, #1
 8004802:	f884 3020 	strb.w	r3, [r4, #32]
 8004806:	e799      	b.n	800473c <ScopeTask+0xc0>
			ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004808:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800480a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800480c:	2003      	movs	r0, #3
 800480e:	f006 fadb 	bl	800adc8 <ADC_DMA_Reconfig>
 8004812:	e7d4      	b.n	80047be <ScopeTask+0x142>
 8004814:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004816:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004818:	2002      	movs	r0, #2
 800481a:	f006 fad5 	bl	800adc8 <ADC_DMA_Reconfig>
 800481e:	e7ca      	b.n	80047b6 <ScopeTask+0x13a>
 8004820:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004822:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004824:	2001      	movs	r0, #1
 8004826:	f006 facf 	bl	800adc8 <ADC_DMA_Reconfig>
 800482a:	e7c0      	b.n	80047ae <ScopeTask+0x132>
 800482c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800482e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004830:	2000      	movs	r0, #0
 8004832:	f006 fac9 	bl	800adc8 <ADC_DMA_Reconfig>
 8004836:	e7b6      	b.n	80047a6 <ScopeTask+0x12a>
 8004838:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800483a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800483c:	2003      	movs	r0, #3
 800483e:	f006 fac3 	bl	800adc8 <ADC_DMA_Reconfig>
 8004842:	e76c      	b.n	800471e <ScopeTask+0xa2>
 8004844:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004846:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004848:	2002      	movs	r0, #2
 800484a:	f006 fabd 	bl	800adc8 <ADC_DMA_Reconfig>
 800484e:	e761      	b.n	8004714 <ScopeTask+0x98>
 8004850:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004852:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004854:	2001      	movs	r0, #1
 8004856:	f006 fab7 	bl	800adc8 <ADC_DMA_Reconfig>
 800485a:	e756      	b.n	800470a <ScopeTask+0x8e>
 800485c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800485e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004860:	2000      	movs	r0, #0
 8004862:	f006 fab1 	bl	800adc8 <ADC_DMA_Reconfig>
 8004866:	e74b      	b.n	8004700 <ScopeTask+0x84>
 8004868:	20005458 	.word	0x20005458
 800486c:	20000378 	.word	0x20000378
 8004870:	20000334 	.word	0x20000334
 8004874:	20000388 	.word	0x20000388
 8004878:	20000328 	.word	0x20000328
 800487c:	200047cc 	.word	0x200047cc
 8004880:	08011fcc 	.word	0x08011fcc

08004884 <GetNumOfChannels>:
	return scope.numOfChannles;
 8004884:	4b01      	ldr	r3, [pc, #4]	; (800488c <GetNumOfChannels+0x8>)
 8004886:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
}
 800488a:	4770      	bx	lr
 800488c:	20000334 	.word	0x20000334

08004890 <getDataPointer>:
	return scope.pChanMem[chan];
 8004890:	4b02      	ldr	r3, [pc, #8]	; (800489c <getDataPointer+0xc>)
 8004892:	3008      	adds	r0, #8
 8004894:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004898:	6858      	ldr	r0, [r3, #4]
}
 800489a:	4770      	bx	lr
 800489c:	20000334 	.word	0x20000334

080048a0 <getOneChanMemSize>:
	return scope.oneChanMemSize;
 80048a0:	4b01      	ldr	r3, [pc, #4]	; (80048a8 <getOneChanMemSize+0x8>)
 80048a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	20000334 	.word	0x20000334

080048ac <getTriggerIndex>:
	return triggerIndex;
 80048ac:	4b01      	ldr	r3, [pc, #4]	; (80048b4 <getTriggerIndex+0x8>)
}
 80048ae:	6818      	ldr	r0, [r3, #0]
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	20000380 	.word	0x20000380

080048b8 <getSamples>:
	return scope.settings.samplesToSend;
 80048b8:	4b01      	ldr	r3, [pc, #4]	; (80048c0 <getSamples+0x8>)
 80048ba:	6918      	ldr	r0, [r3, #16]
}
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	20000334 	.word	0x20000334

080048c4 <getADCRes>:
	return scope.settings.adcRes;
 80048c4:	4b01      	ldr	r3, [pc, #4]	; (80048cc <getADCRes+0x8>)
 80048c6:	8b58      	ldrh	r0, [r3, #26]
}
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	20000334 	.word	0x20000334

080048d0 <getPretrigger>:
	return scope.settings.pretrigger;
 80048d0:	4b01      	ldr	r3, [pc, #4]	; (80048d8 <getPretrigger+0x8>)
 80048d2:	8b18      	ldrh	r0, [r3, #24]
}
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	20000334 	.word	0x20000334

080048dc <getScopeState>:
	return scope.state;
 80048dc:	4b01      	ldr	r3, [pc, #4]	; (80048e4 <getScopeState+0x8>)
 80048de:	f893 0020 	ldrb.w	r0, [r3, #32]
}
 80048e2:	4770      	bx	lr
 80048e4:	20000334 	.word	0x20000334

080048e8 <scopeSetTriggerMode>:
void scopeSetTriggerMode(scopeTriggerMode mode){
 80048e8:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80048ea:	4c07      	ldr	r4, [pc, #28]	; (8004908 <scopeSetTriggerMode+0x20>)
void scopeSetTriggerMode(scopeTriggerMode mode){
 80048ec:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80048ee:	f04f 31ff 	mov.w	r1, #4294967295
 80048f2:	6820      	ldr	r0, [r4, #0]
 80048f4:	f004 ff2e 	bl	8009754 <xQueueTakeMutexRecursive>
	scope.settings.triggerMode = mode;
 80048f8:	4b04      	ldr	r3, [pc, #16]	; (800490c <scopeSetTriggerMode+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 80048fa:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerMode = mode;
 80048fc:	755d      	strb	r5, [r3, #21]
}
 80048fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004902:	f004 bce9 	b.w	80092d8 <xQueueGiveMutexRecursive>
 8004906:	bf00      	nop
 8004908:	20000378 	.word	0x20000378
 800490c:	20000334 	.word	0x20000334

08004910 <scopeSetTriggerEdge>:
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004910:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004912:	4c0b      	ldr	r4, [pc, #44]	; (8004940 <scopeSetTriggerEdge+0x30>)
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004914:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004916:	f04f 31ff 	mov.w	r1, #4294967295
 800491a:	6820      	ldr	r0, [r4, #0]
 800491c:	f004 ff1a 	bl	8009754 <xQueueTakeMutexRecursive>
	scope.settings.triggerEdge = edge;
 8004920:	4b08      	ldr	r3, [pc, #32]	; (8004944 <scopeSetTriggerEdge+0x34>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004922:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerEdge = edge;
 8004924:	751d      	strb	r5, [r3, #20]
	xSemaphoreGiveRecursive(scopeMutex);
 8004926:	f004 fcd7 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY); //cannot change this property on the on the fly (scope must re-init)
 800492a:	4b07      	ldr	r3, [pc, #28]	; (8004948 <scopeSetTriggerEdge+0x38>)
 800492c:	4907      	ldr	r1, [pc, #28]	; (800494c <scopeSetTriggerEdge+0x3c>)
 800492e:	6818      	ldr	r0, [r3, #0]
 8004930:	f04f 32ff 	mov.w	r2, #4294967295
 8004934:	2300      	movs	r3, #0
}
 8004936:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY); //cannot change this property on the on the fly (scope must re-init)
 800493a:	f004 badb 	b.w	8008ef4 <xQueueGenericSend>
 800493e:	bf00      	nop
 8004940:	20000378 	.word	0x20000378
 8004944:	20000334 	.word	0x20000334
 8004948:	20005458 	.word	0x20005458
 800494c:	08011f14 	.word	0x08011f14

08004950 <scopeSetDataDepth>:
uint8_t scopeSetDataDepth(uint16_t res){
 8004950:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004952:	4e23      	ldr	r6, [pc, #140]	; (80049e0 <scopeSetDataDepth+0x90>)
	scope.settings.adcRes = res;
 8004954:	4c23      	ldr	r4, [pc, #140]	; (80049e4 <scopeSetDataDepth+0x94>)
uint8_t scopeSetDataDepth(uint16_t res){
 8004956:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004958:	f04f 31ff 	mov.w	r1, #4294967295
 800495c:	6830      	ldr	r0, [r6, #0]
 800495e:	f004 fef9 	bl	8009754 <xQueueTakeMutexRecursive>
	scope.settings.adcRes = res;
 8004962:	8365      	strh	r5, [r4, #26]
	uint32_t data_len=scope.settings.samplesToSend;
 8004964:	6923      	ldr	r3, [r4, #16]
	if(scope.settings.adcRes>8){
 8004966:	8b62      	ldrh	r2, [r4, #26]
 8004968:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 800496a:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
		data_len=data_len*2;
 800496e:	bf88      	it	hi
 8004970:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004972:	fb03 f302 	mul.w	r3, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004976:	f247 5230 	movw	r2, #30000	; 0x7530
 800497a:	4293      	cmp	r3, r2
 800497c:	d825      	bhi.n	80049ca <scopeSetDataDepth+0x7a>
		scope.settings.adcLevels=pow(2,scope.settings.adcRes);
 800497e:	8b60      	ldrh	r0, [r4, #26]
 8004980:	f7fb fdc8 	bl	8000514 <__aeabi_ui2d>
 8004984:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80049d8 <scopeSetDataDepth+0x88>
 8004988:	ec41 0b11 	vmov	d1, r0, r1
 800498c:	f00b ff80 	bl	8010890 <pow>
 8004990:	ec51 0b10 	vmov	r0, r1, d0
 8004994:	f7fc f910 	bl	8000bb8 <__aeabi_d2uiz>
 8004998:	b280      	uxth	r0, r0
 800499a:	83a0      	strh	r0, [r4, #28]
		if(scope.settings.adcRes>8){
 800499c:	8b63      	ldrh	r3, [r4, #26]
 800499e:	2b08      	cmp	r3, #8
			scope.oneChanSamples=scope.oneChanMemSize/2;
 80049a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049a2:	bf88      	it	hi
 80049a4:	085b      	lsrhi	r3, r3, #1
			scope.oneChanSamples=scope.oneChanMemSize;
 80049a6:	63e3      	str	r3, [r4, #60]	; 0x3c
		adcSetResolution(res);
 80049a8:	b2e8      	uxtb	r0, r5
 80049aa:	f006 fcff 	bl	800b3ac <adcSetResolution>
		result=0;
 80049ae:	2400      	movs	r4, #0
	xSemaphoreGiveRecursive(scopeMutex);
 80049b0:	6830      	ldr	r0, [r6, #0]
 80049b2:	f004 fc91 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 80049b6:	4b0c      	ldr	r3, [pc, #48]	; (80049e8 <scopeSetDataDepth+0x98>)
 80049b8:	490c      	ldr	r1, [pc, #48]	; (80049ec <scopeSetDataDepth+0x9c>)
 80049ba:	6818      	ldr	r0, [r3, #0]
 80049bc:	f04f 32ff 	mov.w	r2, #4294967295
 80049c0:	2300      	movs	r3, #0
 80049c2:	f004 fa97 	bl	8008ef4 <xQueueGenericSend>
}
 80049c6:	4620      	mov	r0, r4
 80049c8:	bd70      	pop	{r4, r5, r6, pc}
 80049ca:	b2ed      	uxtb	r5, r5
		scope.settings.adcRes = resTmp;
 80049cc:	8365      	strh	r5, [r4, #26]
	uint8_t result=BUFFER_SIZE_ERR;
 80049ce:	243a      	movs	r4, #58	; 0x3a
 80049d0:	e7ee      	b.n	80049b0 <scopeSetDataDepth+0x60>
 80049d2:	bf00      	nop
 80049d4:	f3af 8000 	nop.w
 80049d8:	00000000 	.word	0x00000000
 80049dc:	40000000 	.word	0x40000000
 80049e0:	20000378 	.word	0x20000378
 80049e4:	20000334 	.word	0x20000334
 80049e8:	20005458 	.word	0x20005458
 80049ec:	08011f14 	.word	0x08011f14

080049f0 <scopeSetSamplingFreq>:
uint8_t scopeSetSamplingFreq(uint32_t freq){
 80049f0:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80049f2:	4c10      	ldr	r4, [pc, #64]	; (8004a34 <scopeSetSamplingFreq+0x44>)
uint8_t scopeSetSamplingFreq(uint32_t freq){
 80049f4:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80049f6:	f04f 31ff 	mov.w	r1, #4294967295
 80049fa:	6820      	ldr	r0, [r4, #0]
 80049fc:	f004 feaa 	bl	8009754 <xQueueTakeMutexRecursive>
	if (freq<=MAX_SAMPLING_FREQ_12B){
 8004a00:	4b0d      	ldr	r3, [pc, #52]	; (8004a38 <scopeSetSamplingFreq+0x48>)
 8004a02:	429d      	cmp	r5, r3
 8004a04:	d80e      	bhi.n	8004a24 <scopeSetSamplingFreq+0x34>
		scope.settings.samplingFrequency = freq;
 8004a06:	4b0d      	ldr	r3, [pc, #52]	; (8004a3c <scopeSetSamplingFreq+0x4c>)
 8004a08:	609d      	str	r5, [r3, #8]
	xSemaphoreGiveRecursive(scopeMutex);
 8004a0a:	6820      	ldr	r0, [r4, #0]
 8004a0c:	f004 fc64 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004a10:	4b0b      	ldr	r3, [pc, #44]	; (8004a40 <scopeSetSamplingFreq+0x50>)
 8004a12:	490c      	ldr	r1, [pc, #48]	; (8004a44 <scopeSetSamplingFreq+0x54>)
 8004a14:	6818      	ldr	r0, [r3, #0]
 8004a16:	f04f 32ff 	mov.w	r2, #4294967295
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f004 fa6a 	bl	8008ef4 <xQueueGenericSend>
}
 8004a20:	2000      	movs	r0, #0
 8004a22:	bd38      	pop	{r3, r4, r5, pc}
		scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8004a24:	4d05      	ldr	r5, [pc, #20]	; (8004a3c <scopeSetSamplingFreq+0x4c>)
 8004a26:	8b68      	ldrh	r0, [r5, #26]
 8004a28:	b2c0      	uxtb	r0, r0
 8004a2a:	f008 f871 	bl	800cb10 <getMaxScopeSamplingFreq>
 8004a2e:	60a8      	str	r0, [r5, #8]
 8004a30:	e7eb      	b.n	8004a0a <scopeSetSamplingFreq+0x1a>
 8004a32:	bf00      	nop
 8004a34:	20000378 	.word	0x20000378
 8004a38:	003d0900 	.word	0x003d0900
 8004a3c:	20000334 	.word	0x20000334
 8004a40:	20005458 	.word	0x20005458
 8004a44:	08011f14 	.word	0x08011f14

08004a48 <scopeSetTrigLevel>:
void scopeSetTrigLevel(uint16_t level){
 8004a48:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004a4a:	4c07      	ldr	r4, [pc, #28]	; (8004a68 <scopeSetTrigLevel+0x20>)
void scopeSetTrigLevel(uint16_t level){
 8004a4c:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004a4e:	f04f 31ff 	mov.w	r1, #4294967295
 8004a52:	6820      	ldr	r0, [r4, #0]
 8004a54:	f004 fe7e 	bl	8009754 <xQueueTakeMutexRecursive>
	scope.settings.triggerLevel = level;
 8004a58:	4b04      	ldr	r3, [pc, #16]	; (8004a6c <scopeSetTrigLevel+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004a5a:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerLevel = level;
 8004a5c:	82dd      	strh	r5, [r3, #22]
}
 8004a5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004a62:	f004 bc39 	b.w	80092d8 <xQueueGiveMutexRecursive>
 8004a66:	bf00      	nop
 8004a68:	20000378 	.word	0x20000378
 8004a6c:	20000334 	.word	0x20000334

08004a70 <scopeSetPretrigger>:
void scopeSetPretrigger(uint16_t pretrig){
 8004a70:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004a72:	4c07      	ldr	r4, [pc, #28]	; (8004a90 <scopeSetPretrigger+0x20>)
void scopeSetPretrigger(uint16_t pretrig){
 8004a74:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004a76:	f04f 31ff 	mov.w	r1, #4294967295
 8004a7a:	6820      	ldr	r0, [r4, #0]
 8004a7c:	f004 fe6a 	bl	8009754 <xQueueTakeMutexRecursive>
	scope.settings.pretrigger = pretrig;
 8004a80:	4b04      	ldr	r3, [pc, #16]	; (8004a94 <scopeSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004a82:	6820      	ldr	r0, [r4, #0]
	scope.settings.pretrigger = pretrig;
 8004a84:	831d      	strh	r5, [r3, #24]
}
 8004a86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004a8a:	f004 bc25 	b.w	80092d8 <xQueueGiveMutexRecursive>
 8004a8e:	bf00      	nop
 8004a90:	20000378 	.word	0x20000378
 8004a94:	20000334 	.word	0x20000334

08004a98 <scopeSetNumOfSamples>:
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004a98:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004a9a:	4d0e      	ldr	r5, [pc, #56]	; (8004ad4 <scopeSetNumOfSamples+0x3c>)
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004a9c:	4c0e      	ldr	r4, [pc, #56]	; (8004ad8 <scopeSetNumOfSamples+0x40>)
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004a9e:	4606      	mov	r6, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8004aa4:	6828      	ldr	r0, [r5, #0]
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004aa6:	6923      	ldr	r3, [r4, #16]
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004aa8:	f004 fe54 	bl	8009754 <xQueueTakeMutexRecursive>
	if(smp<scope.oneChanSamples){
 8004aac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	xSemaphoreGiveRecursive(scopeMutex);
 8004aae:	6828      	ldr	r0, [r5, #0]
	if(smp<scope.oneChanSamples){
 8004ab0:	42b3      	cmp	r3, r6
		scope.settings.samplesToSend = smp;
 8004ab2:	bf8a      	itet	hi
 8004ab4:	6126      	strhi	r6, [r4, #16]
	uint8_t result=BUFFER_SIZE_ERR;
 8004ab6:	243a      	movls	r4, #58	; 0x3a
		result=0;
 8004ab8:	2400      	movhi	r4, #0
	xSemaphoreGiveRecursive(scopeMutex);
 8004aba:	f004 fc0d 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004abe:	4b07      	ldr	r3, [pc, #28]	; (8004adc <scopeSetNumOfSamples+0x44>)
 8004ac0:	4907      	ldr	r1, [pc, #28]	; (8004ae0 <scopeSetNumOfSamples+0x48>)
 8004ac2:	6818      	ldr	r0, [r3, #0]
 8004ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac8:	2300      	movs	r3, #0
 8004aca:	f004 fa13 	bl	8008ef4 <xQueueGenericSend>
}
 8004ace:	4620      	mov	r0, r4
 8004ad0:	bd70      	pop	{r4, r5, r6, pc}
 8004ad2:	bf00      	nop
 8004ad4:	20000378 	.word	0x20000378
 8004ad8:	20000334 	.word	0x20000334
 8004adc:	20005458 	.word	0x20005458
 8004ae0:	08011f14 	.word	0x08011f14

08004ae4 <scopeSetNumOfChannels>:
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8004ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t chanTmp=scope.numOfChannles;
 8004ae6:	4c32      	ldr	r4, [pc, #200]	; (8004bb0 <scopeSetNumOfChannels+0xcc>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ae8:	4e32      	ldr	r6, [pc, #200]	; (8004bb4 <scopeSetNumOfChannels+0xd0>)
	uint8_t chanTmp=scope.numOfChannles;
 8004aea:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8004aee:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004af0:	f04f 31ff 	mov.w	r1, #4294967295
 8004af4:	6830      	ldr	r0, [r6, #0]
	uint8_t chanTmp=scope.numOfChannles;
 8004af6:	b2df      	uxtb	r7, r3
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004af8:	f004 fe2c 	bl	8009754 <xQueueTakeMutexRecursive>
	if(chan<=MAX_ADC_CHANNELS){
 8004afc:	2d04      	cmp	r5, #4
 8004afe:	d854      	bhi.n	8004baa <scopeSetNumOfChannels+0xc6>
		scope.numOfChannles=chan;
 8004b00:	f884 5021 	strb.w	r5, [r4, #33]	; 0x21
	uint32_t data_len=scope.settings.samplesToSend;
 8004b04:	6923      	ldr	r3, [r4, #16]
	if(scope.settings.adcRes>8){
 8004b06:	8b62      	ldrh	r2, [r4, #26]
 8004b08:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8004b0a:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
		data_len=data_len*2;
 8004b0e:	bf88      	it	hi
 8004b10:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004b12:	fb03 f202 	mul.w	r2, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004b16:	f247 5330 	movw	r3, #30000	; 0x7530
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d835      	bhi.n	8004b8a <scopeSetNumOfChannels+0xa6>
				scope.oneChanMemSize=MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN-(MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN)%2;
 8004b1e:	fb93 f3f5 	sdiv	r3, r3, r5
 8004b22:	3364      	adds	r3, #100	; 0x64
 8004b24:	f023 0301 	bic.w	r3, r3, #1
 8004b28:	63a3      	str	r3, [r4, #56]	; 0x38
				if(scope.settings.adcRes>8){
 8004b2a:	8b63      	ldrh	r3, [r4, #26]
 8004b2c:	2b08      	cmp	r3, #8
					scope.oneChanSamples=scope.oneChanMemSize/2;
 8004b2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b30:	bf88      	it	hi
 8004b32:	085b      	lsrhi	r3, r3, #1
 8004b34:	63e3      	str	r3, [r4, #60]	; 0x3c
				for(uint8_t i=0;i<chan;i++){
 8004b36:	b335      	cbz	r5, 8004b86 <scopeSetNumOfChannels+0xa2>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b38:	4a1f      	ldr	r2, [pc, #124]	; (8004bb8 <scopeSetNumOfChannels+0xd4>)
 8004b3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b3e:	f002 0301 	and.w	r3, r2, #1
 8004b42:	4413      	add	r3, r2
				for(uint8_t i=0;i<chan;i++){
 8004b44:	2d01      	cmp	r5, #1
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b46:	6263      	str	r3, [r4, #36]	; 0x24
				for(uint8_t i=0;i<chan;i++){
 8004b48:	d01d      	beq.n	8004b86 <scopeSetNumOfChannels+0xa2>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b4a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004b4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b4e:	4413      	add	r3, r2
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	440b      	add	r3, r1
 8004b56:	4413      	add	r3, r2
				for(uint8_t i=0;i<chan;i++){
 8004b58:	2d02      	cmp	r5, #2
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b5a:	62a3      	str	r3, [r4, #40]	; 0x28
				for(uint8_t i=0;i<chan;i++){
 8004b5c:	d013      	beq.n	8004b86 <scopeSetNumOfChannels+0xa2>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b5e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004b60:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b62:	f002 0301 	and.w	r3, r2, #1
 8004b66:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8004b6a:	4413      	add	r3, r2
				for(uint8_t i=0;i<chan;i++){
 8004b6c:	2d04      	cmp	r5, #4
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b6e:	62e3      	str	r3, [r4, #44]	; 0x2c
				for(uint8_t i=0;i<chan;i++){
 8004b70:	d109      	bne.n	8004b86 <scopeSetNumOfChannels+0xa2>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004b72:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004b74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b76:	4413      	add	r3, r2
 8004b78:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	440b      	add	r3, r1
 8004b82:	441a      	add	r2, r3
 8004b84:	6322      	str	r2, [r4, #48]	; 0x30
			result=0;
 8004b86:	2400      	movs	r4, #0
 8004b88:	e002      	b.n	8004b90 <scopeSetNumOfChannels+0xac>
			scope.numOfChannles = chanTmp;
 8004b8a:	f884 7021 	strb.w	r7, [r4, #33]	; 0x21
	uint8_t result=BUFFER_SIZE_ERR;
 8004b8e:	243a      	movs	r4, #58	; 0x3a
		xSemaphoreGiveRecursive(scopeMutex);
 8004b90:	6830      	ldr	r0, [r6, #0]
 8004b92:	f004 fba1 	bl	80092d8 <xQueueGiveMutexRecursive>
		xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004b96:	4b09      	ldr	r3, [pc, #36]	; (8004bbc <scopeSetNumOfChannels+0xd8>)
 8004b98:	4909      	ldr	r1, [pc, #36]	; (8004bc0 <scopeSetNumOfChannels+0xdc>)
 8004b9a:	6818      	ldr	r0, [r3, #0]
 8004b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f004 f9a7 	bl	8008ef4 <xQueueGenericSend>
}
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint8_t result=BUFFER_SIZE_ERR;
 8004baa:	243a      	movs	r4, #58	; 0x3a
}
 8004bac:	4620      	mov	r0, r4
 8004bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bb0:	20000334 	.word	0x20000334
 8004bb4:	20000378 	.word	0x20000378
 8004bb8:	2000545c 	.word	0x2000545c
 8004bbc:	20005458 	.word	0x20005458
 8004bc0:	08011f14 	.word	0x08011f14

08004bc4 <scopeSetTrigChannel>:
	if(chan<=MAX_ADC_CHANNELS){
 8004bc4:	2804      	cmp	r0, #4
 8004bc6:	d817      	bhi.n	8004bf8 <scopeSetTrigChannel+0x34>
uint8_t scopeSetTrigChannel(uint8_t chan){
 8004bc8:	b538      	push	{r3, r4, r5, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004bca:	4d0c      	ldr	r5, [pc, #48]	; (8004bfc <scopeSetTrigChannel+0x38>)
 8004bcc:	4604      	mov	r4, r0
 8004bce:	f04f 31ff 	mov.w	r1, #4294967295
 8004bd2:	6828      	ldr	r0, [r5, #0]
 8004bd4:	f004 fdbe 	bl	8009754 <xQueueTakeMutexRecursive>
		scope.triggerChannel=chan;
 8004bd8:	4b09      	ldr	r3, [pc, #36]	; (8004c00 <scopeSetTrigChannel+0x3c>)
		xSemaphoreGiveRecursive(scopeMutex);
 8004bda:	6828      	ldr	r0, [r5, #0]
		scope.triggerChannel=chan;
 8004bdc:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
		xSemaphoreGiveRecursive(scopeMutex);
 8004be0:	f004 fb7a 	bl	80092d8 <xQueueGiveMutexRecursive>
		xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004be4:	4b07      	ldr	r3, [pc, #28]	; (8004c04 <scopeSetTrigChannel+0x40>)
 8004be6:	4908      	ldr	r1, [pc, #32]	; (8004c08 <scopeSetTrigChannel+0x44>)
 8004be8:	6818      	ldr	r0, [r3, #0]
 8004bea:	f04f 32ff 	mov.w	r2, #4294967295
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f004 f980 	bl	8008ef4 <xQueueGenericSend>
		result=0;
 8004bf4:	2000      	movs	r0, #0
}
 8004bf6:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t result=SCOPE_INVALID_TRIGGER_CHANNEL;
 8004bf8:	2038      	movs	r0, #56	; 0x38
}
 8004bfa:	4770      	bx	lr
 8004bfc:	20000378 	.word	0x20000378
 8004c00:	20000334 	.word	0x20000334
 8004c04:	20005458 	.word	0x20005458
 8004c08:	08011f14 	.word	0x08011f14

08004c0c <scopeGetRealSmplFreq>:
	return scope.settings.realSamplingFreq;
 8004c0c:	4b01      	ldr	r3, [pc, #4]	; (8004c14 <scopeGetRealSmplFreq+0x8>)
 8004c0e:	68d8      	ldr	r0, [r3, #12]
}
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	20000334 	.word	0x20000334

08004c18 <scopeSetADCInputChannel>:
	if(adc < MAX_ADC_CHANNELS && chann < NUM_OF_ANALOG_INPUTS[adc]){
 8004c18:	2803      	cmp	r0, #3
 8004c1a:	d821      	bhi.n	8004c60 <scopeSetADCInputChannel+0x48>
 8004c1c:	4b11      	ldr	r3, [pc, #68]	; (8004c64 <scopeSetADCInputChannel+0x4c>)
 8004c1e:	5c1b      	ldrb	r3, [r3, r0]
 8004c20:	428b      	cmp	r3, r1
 8004c22:	d91d      	bls.n	8004c60 <scopeSetADCInputChannel+0x48>
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 8004c24:	b570      	push	{r4, r5, r6, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c26:	4e10      	ldr	r6, [pc, #64]	; (8004c68 <scopeSetADCInputChannel+0x50>)
 8004c28:	460d      	mov	r5, r1
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c30:	6830      	ldr	r0, [r6, #0]
 8004c32:	f004 fd8f 	bl	8009754 <xQueueTakeMutexRecursive>
		scope.adcChannel[adc] = chann;
 8004c36:	4b0d      	ldr	r3, [pc, #52]	; (8004c6c <scopeSetADCInputChannel+0x54>)
 8004c38:	4423      	add	r3, r4
		adcSetInputChannel(adc, chann);
 8004c3a:	4629      	mov	r1, r5
 8004c3c:	4620      	mov	r0, r4
		scope.adcChannel[adc] = chann;
 8004c3e:	f883 5034 	strb.w	r5, [r3, #52]	; 0x34
		adcSetInputChannel(adc, chann);
 8004c42:	f006 fa87 	bl	800b154 <adcSetInputChannel>
		xSemaphoreGiveRecursive(scopeMutex);
 8004c46:	6830      	ldr	r0, [r6, #0]
 8004c48:	f004 fb46 	bl	80092d8 <xQueueGiveMutexRecursive>
		xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004c4c:	4b08      	ldr	r3, [pc, #32]	; (8004c70 <scopeSetADCInputChannel+0x58>)
 8004c4e:	4909      	ldr	r1, [pc, #36]	; (8004c74 <scopeSetADCInputChannel+0x5c>)
 8004c50:	6818      	ldr	r0, [r3, #0]
 8004c52:	f04f 32ff 	mov.w	r2, #4294967295
 8004c56:	2300      	movs	r3, #0
 8004c58:	f004 f94c 	bl	8008ef4 <xQueueGenericSend>
		result = 0;
 8004c5c:	2000      	movs	r0, #0
}
 8004c5e:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
 8004c60:	203d      	movs	r0, #61	; 0x3d
}
 8004c62:	4770      	bx	lr
 8004c64:	08011fb8 	.word	0x08011fb8
 8004c68:	20000378 	.word	0x20000378
 8004c6c:	20000334 	.word	0x20000334
 8004c70:	20005458 	.word	0x20005458
 8004c74:	08011f14 	.word	0x08011f14

08004c78 <scopeSetADCInputChannelDefault>:
uint8_t scopeSetADCInputChannelDefault(){
 8004c78:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c7a:	4e17      	ldr	r6, [pc, #92]	; (8004cd8 <scopeSetADCInputChannelDefault+0x60>)
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004c7c:	4c17      	ldr	r4, [pc, #92]	; (8004cdc <scopeSetADCInputChannelDefault+0x64>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c7e:	6830      	ldr	r0, [r6, #0]
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004c80:	2502      	movs	r5, #2
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c82:	f04f 31ff 	mov.w	r1, #4294967295
 8004c86:	f004 fd65 	bl	8009754 <xQueueTakeMutexRecursive>
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004c8a:	4629      	mov	r1, r5
 8004c8c:	2000      	movs	r0, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004c8e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004c92:	f006 fa5f 	bl	800b154 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004c96:	2304      	movs	r3, #4
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004c98:	4619      	mov	r1, r3
 8004c9a:	2001      	movs	r0, #1
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004c9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ca0:	f006 fa58 	bl	800b154 <adcSetInputChannel>
 8004ca4:	4629      	mov	r1, r5
 8004ca6:	4628      	mov	r0, r5
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ca8:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004cac:	f006 fa52 	bl	800b154 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004cb0:	2301      	movs	r3, #1
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	2003      	movs	r0, #3
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004cb6:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004cba:	f006 fa4b 	bl	800b154 <adcSetInputChannel>
	xSemaphoreGiveRecursive(scopeMutex);
 8004cbe:	6830      	ldr	r0, [r6, #0]
 8004cc0:	f004 fb0a 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004cc4:	4b06      	ldr	r3, [pc, #24]	; (8004ce0 <scopeSetADCInputChannelDefault+0x68>)
 8004cc6:	4907      	ldr	r1, [pc, #28]	; (8004ce4 <scopeSetADCInputChannelDefault+0x6c>)
 8004cc8:	6818      	ldr	r0, [r3, #0]
 8004cca:	f04f 32ff 	mov.w	r2, #4294967295
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f004 f910 	bl	8008ef4 <xQueueGenericSend>
	return result;
}
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	bd70      	pop	{r4, r5, r6, pc}
 8004cd8:	20000378 	.word	0x20000378
 8004cdc:	20000334 	.word	0x20000334
 8004ce0:	20005458 	.word	0x20005458
 8004ce4:	08011f14 	.word	0x08011f14

08004ce8 <scopeSetADCInputChannelVref>:
/**
  * @brief  Set all ADC channels to sense intenral Vref value 
  * @param  None
  * @retval success=0/error
  */
uint8_t scopeSetADCInputChannelVref(){
 8004ce8:	b570      	push	{r4, r5, r6, lr}
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cea:	4e17      	ldr	r6, [pc, #92]	; (8004d48 <scopeSetADCInputChannelVref+0x60>)
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004cec:	4c17      	ldr	r4, [pc, #92]	; (8004d4c <scopeSetADCInputChannelVref+0x64>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cee:	6830      	ldr	r0, [r6, #0]
 8004cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8004cf4:	f004 fd2e 	bl	8009754 <xQueueTakeMutexRecursive>
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004cf8:	2308      	movs	r3, #8
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	2000      	movs	r0, #0
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004cfe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004d02:	f006 fa27 	bl	800b154 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004d06:	2309      	movs	r3, #9
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004d08:	4619      	mov	r1, r3
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004d0a:	2503      	movs	r5, #3
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004d0c:	2001      	movs	r0, #1
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004d0e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004d12:	f006 fa1f 	bl	800b154 <adcSetInputChannel>
 8004d16:	4629      	mov	r1, r5
 8004d18:	2002      	movs	r0, #2
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004d1a:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004d1e:	f006 fa19 	bl	800b154 <adcSetInputChannel>
 8004d22:	4629      	mov	r1, r5
 8004d24:	4628      	mov	r0, r5
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004d26:	f884 5037 	strb.w	r5, [r4, #55]	; 0x37
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004d2a:	f006 fa13 	bl	800b154 <adcSetInputChannel>
		result = 0;
	}
	xSemaphoreGiveRecursive(scopeMutex);
 8004d2e:	6830      	ldr	r0, [r6, #0]
 8004d30:	f004 fad2 	bl	80092d8 <xQueueGiveMutexRecursive>
	xQueueSendToBack(scopeMessageQueue, "3Invalidate", portMAX_DELAY);
 8004d34:	4b06      	ldr	r3, [pc, #24]	; (8004d50 <scopeSetADCInputChannelVref+0x68>)
 8004d36:	4907      	ldr	r1, [pc, #28]	; (8004d54 <scopeSetADCInputChannelVref+0x6c>)
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3e:	2300      	movs	r3, #0
 8004d40:	f004 f8d8 	bl	8008ef4 <xQueueGenericSend>
	return result;
}
 8004d44:	2000      	movs	r0, #0
 8004d46:	bd70      	pop	{r4, r5, r6, pc}
 8004d48:	20000378 	.word	0x20000378
 8004d4c:	20000334 	.word	0x20000334
 8004d50:	20005458 	.word	0x20005458
 8004d54:	08011f14 	.word	0x08011f14

08004d58 <scopeGetRanges>:
	}else{
		*len=sizeof(RANGES);
		return RANGES;
	}
#else
	*len=sizeof(RANGES);
 8004d58:	2310      	movs	r3, #16
 8004d5a:	7003      	strb	r3, [r0, #0]
	return RANGES;	
#endif

	
}
 8004d5c:	4800      	ldr	r0, [pc, #0]	; (8004d60 <scopeGetRanges+0x8>)
 8004d5e:	4770      	bx	lr
 8004d60:	08011fbc 	.word	0x08011fbc

08004d64 <scopeRestart>:
  * @brief  Restart scope sampling
  * @param  None
  * @retval None
  */
void scopeRestart(void){
	xQueueSendToBack(scopeMessageQueue, "6Restart", portMAX_DELAY);
 8004d64:	4b03      	ldr	r3, [pc, #12]	; (8004d74 <scopeRestart+0x10>)
 8004d66:	4904      	ldr	r1, [pc, #16]	; (8004d78 <scopeRestart+0x14>)
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d6e:	2300      	movs	r3, #0
 8004d70:	f004 b8c0 	b.w	8008ef4 <xQueueGenericSend>
 8004d74:	20005458 	.word	0x20005458
 8004d78:	08011fec 	.word	0x08011fec

08004d7c <scopeStart>:
  * @brief  Start scope sampling
  * @param  None
  * @retval None
  */
void scopeStart(void){
	xQueueSendToBack(scopeMessageQueue, "4Start", portMAX_DELAY);
 8004d7c:	4b03      	ldr	r3, [pc, #12]	; (8004d8c <scopeStart+0x10>)
 8004d7e:	4904      	ldr	r1, [pc, #16]	; (8004d90 <scopeStart+0x14>)
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	f04f 32ff 	mov.w	r2, #4294967295
 8004d86:	2300      	movs	r3, #0
 8004d88:	f004 b8b4 	b.w	8008ef4 <xQueueGenericSend>
 8004d8c:	20005458 	.word	0x20005458
 8004d90:	08011f0c 	.word	0x08011f0c

08004d94 <scopeStop>:
  * @brief  Stop scope sampling
  * @param  None
  * @retval None
  */
void scopeStop(void){
	xQueueSendToBack(scopeMessageQueue, "5Stop", portMAX_DELAY);
 8004d94:	4b03      	ldr	r3, [pc, #12]	; (8004da4 <scopeStop+0x10>)
 8004d96:	4904      	ldr	r1, [pc, #16]	; (8004da8 <scopeStop+0x14>)
 8004d98:	6818      	ldr	r0, [r3, #0]
 8004d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9e:	2300      	movs	r3, #0
 8004da0:	f004 b8a8 	b.w	8008ef4 <xQueueGenericSend>
 8004da4:	20005458 	.word	0x20005458
 8004da8:	08011f48 	.word	0x08011f48

08004dac <SyncPwmTask>:
  * task is getting messages from other tasks and takes care about counter functions
  * @param  Task handler, parameters pointer
  * @retval None
  */
void SyncPwmTask(void const *argument)
{
 8004dac:	b580      	push	{r7, lr}
	syncPwmMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8004dae:	2200      	movs	r2, #0
{
 8004db0:	b086      	sub	sp, #24
	syncPwmMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8004db2:	2114      	movs	r1, #20
 8004db4:	2005      	movs	r0, #5
 8004db6:	f004 f859 	bl	8008e6c <xQueueGenericCreate>
 8004dba:	4d24      	ldr	r5, [pc, #144]	; (8004e4c <SyncPwmTask+0xa0>)
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 8004dbc:	4c24      	ldr	r4, [pc, #144]	; (8004e50 <SyncPwmTask+0xa4>)
	syncPwmMessageQueue = xQueueCreate(5, 20);  // xQueueCreate(5, sizeof(double)); e.g.
 8004dbe:	6028      	str	r0, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 8004dc0:	2004      	movs	r0, #4
 8004dc2:	f004 fa55 	bl	8009270 <xQueueCreateMutex>
	
	if(syncPwmMessageQueue == 0){
 8004dc6:	682b      	ldr	r3, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 8004dc8:	6020      	str	r0, [r4, #0]
	if(syncPwmMessageQueue == 0){
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d034      	beq.n	8004e38 <SyncPwmTask+0x8c>
}

void syncPwmSetDefault(void)
{
	/* Four channels to generate by default. */
	syncPwm.chan1 = CHAN_ENABLE;
 8004dce:	4a21      	ldr	r2, [pc, #132]	; (8004e54 <SyncPwmTask+0xa8>)
 8004dd0:	2101      	movs	r1, #1
	syncPwm.chan2 = CHAN_ENABLE;
	syncPwm.chan3 = CHAN_ENABLE;
	syncPwm.chan4 = CHAN_ENABLE;
	
	/* Default 4 channels equidistant 90 and 25% duty cycle settings. */
	syncPwm.dataEdgeChan1[0] = 3600;
 8004dd2:	f44f 6661 	mov.w	r6, #3600	; 0xe10
	syncPwm.dataEdgeChan1[1] = 0;
	syncPwm.dataEdgeChan2[0] = 7200;
 8004dd6:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
	syncPwm.dataEdgeChan1[1] = 0;
 8004dda:	2700      	movs	r7, #0
	syncPwm.chan1 = CHAN_ENABLE;
 8004ddc:	7551      	strb	r1, [r2, #21]
	syncPwm.chan2 = CHAN_ENABLE;
 8004dde:	7591      	strb	r1, [r2, #22]
	syncPwm.chan3 = CHAN_ENABLE;
 8004de0:	75d1      	strb	r1, [r2, #23]
	syncPwm.chan4 = CHAN_ENABLE;
 8004de2:	7611      	strb	r1, [r2, #24]
	syncPwm.dataEdgeChan1[0] = 3600;
 8004de4:	8016      	strh	r6, [r2, #0]
	syncPwm.dataEdgeChan2[1] = 3600;			
	syncPwm.dataEdgeChan3[0] = 10400;
 8004de6:	f642 01a0 	movw	r1, #10400	; 0x28a0
	syncPwm.dataEdgeChan1[1] = 0;
 8004dea:	8057      	strh	r7, [r2, #2]
	syncPwm.dataEdgeChan2[0] = 7200;
 8004dec:	8090      	strh	r0, [r2, #4]
	syncPwm.dataEdgeChan2[1] = 3600;			
 8004dee:	80d6      	strh	r6, [r2, #6]
	syncPwm.dataEdgeChan3[1] = 7200;			
	syncPwm.dataEdgeChan4[0] = 14000;
 8004df0:	f243 66b0 	movw	r6, #14000	; 0x36b0
	syncPwm.dataEdgeChan3[0] = 10400;
 8004df4:	8111      	strh	r1, [r2, #8]
	syncPwm.dataEdgeChan3[1] = 7200;			
 8004df6:	8150      	strh	r0, [r2, #10]
	syncPwm.dataEdgeChan4[0] = 14000;
 8004df8:	8196      	strh	r6, [r2, #12]
	syncPwm.dataEdgeChan4[1] = 10400;		
 8004dfa:	81d1      	strh	r1, [r2, #14]
 8004dfc:	e009      	b.n	8004e12 <SyncPwmTask+0x66>
		}else if(message[0]=='2'){
 8004dfe:	2b32      	cmp	r3, #50	; 0x32
 8004e00:	d01b      	beq.n	8004e3a <SyncPwmTask+0x8e>
		}else if(message[0]=='3'){
 8004e02:	2b33      	cmp	r3, #51	; 0x33
 8004e04:	d01c      	beq.n	8004e40 <SyncPwmTask+0x94>
		}else if(message[0]=='4'){
 8004e06:	2b34      	cmp	r3, #52	; 0x34
 8004e08:	d01d      	beq.n	8004e46 <SyncPwmTask+0x9a>
		xSemaphoreGiveRecursive(syncPwmMutex);
 8004e0a:	6820      	ldr	r0, [r4, #0]
 8004e0c:	f004 fa64 	bl	80092d8 <xQueueGiveMutexRecursive>
 8004e10:	682b      	ldr	r3, [r5, #0]
		xQueueReceive(syncPwmMessageQueue, message, portMAX_DELAY);		
 8004e12:	4618      	mov	r0, r3
 8004e14:	f04f 32ff 	mov.w	r2, #4294967295
 8004e18:	2300      	movs	r3, #0
 8004e1a:	a901      	add	r1, sp, #4
 8004e1c:	f004 fb12 	bl	8009444 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(syncPwmMutex, portMAX_DELAY);
 8004e20:	f04f 31ff 	mov.w	r1, #4294967295
 8004e24:	6820      	ldr	r0, [r4, #0]
 8004e26:	f004 fc95 	bl	8009754 <xQueueTakeMutexRecursive>
		if(message[0]=='1'){
 8004e2a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004e2e:	2b31      	cmp	r3, #49	; 0x31
 8004e30:	d1e5      	bne.n	8004dfe <SyncPwmTask+0x52>
	TIM_SYNC_PWM_Init();
 8004e32:	f008 f941 	bl	800d0b8 <TIM_SYNC_PWM_Init>
 8004e36:	e7e8      	b.n	8004e0a <SyncPwmTask+0x5e>
 8004e38:	e7fe      	b.n	8004e38 <SyncPwmTask+0x8c>
	TIM_SYNC_PWM_Deinit();
 8004e3a:	f008 f947 	bl	800d0cc <TIM_SYNC_PWM_Deinit>
 8004e3e:	e7e4      	b.n	8004e0a <SyncPwmTask+0x5e>
	TIM_SYNC_PWM_Start();
 8004e40:	f008 f980 	bl	800d144 <TIM_SYNC_PWM_Start>
 8004e44:	e7e1      	b.n	8004e0a <SyncPwmTask+0x5e>
	TIM_SYNC_PWM_Stop();
 8004e46:	f008 fa09 	bl	800d25c <TIM_SYNC_PWM_Stop>
 8004e4a:	e7de      	b.n	8004e0a <SyncPwmTask+0x5e>
 8004e4c:	2000cb38 	.word	0x2000cb38
 8004e50:	2000cb3c 	.word	0x2000cb3c
 8004e54:	2000cb1c 	.word	0x2000cb1c

08004e58 <syncPwmSendInit>:
	xQueueSendToBack(syncPwmMessageQueue, "1InitSyncPwm", portMAX_DELAY);
 8004e58:	4b03      	ldr	r3, [pc, #12]	; (8004e68 <syncPwmSendInit+0x10>)
 8004e5a:	4904      	ldr	r1, [pc, #16]	; (8004e6c <syncPwmSendInit+0x14>)
 8004e5c:	6818      	ldr	r0, [r3, #0]
 8004e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e62:	2300      	movs	r3, #0
 8004e64:	f004 b846 	b.w	8008ef4 <xQueueGenericSend>
 8004e68:	2000cb38 	.word	0x2000cb38
 8004e6c:	08012008 	.word	0x08012008

08004e70 <syncPwmSendDeinit>:
	xQueueSendToBack(syncPwmMessageQueue, "2DeinitSyncPwm", portMAX_DELAY);
 8004e70:	4b03      	ldr	r3, [pc, #12]	; (8004e80 <syncPwmSendDeinit+0x10>)
 8004e72:	4904      	ldr	r1, [pc, #16]	; (8004e84 <syncPwmSendDeinit+0x14>)
 8004e74:	6818      	ldr	r0, [r3, #0]
 8004e76:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	f004 b83a 	b.w	8008ef4 <xQueueGenericSend>
 8004e80:	2000cb38 	.word	0x2000cb38
 8004e84:	08011ff8 	.word	0x08011ff8

08004e88 <syncPwmSendStart>:
	xQueueSendToBack(syncPwmMessageQueue, "3StartSyncPwm", portMAX_DELAY);
 8004e88:	4b03      	ldr	r3, [pc, #12]	; (8004e98 <syncPwmSendStart+0x10>)
 8004e8a:	4904      	ldr	r1, [pc, #16]	; (8004e9c <syncPwmSendStart+0x14>)
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e92:	2300      	movs	r3, #0
 8004e94:	f004 b82e 	b.w	8008ef4 <xQueueGenericSend>
 8004e98:	2000cb38 	.word	0x2000cb38
 8004e9c:	08012018 	.word	0x08012018

08004ea0 <syncPwmSendStop>:
	xQueueSendToBack(syncPwmMessageQueue, "4StopSyncPwm", portMAX_DELAY);
 8004ea0:	4b03      	ldr	r3, [pc, #12]	; (8004eb0 <syncPwmSendStop+0x10>)
 8004ea2:	4904      	ldr	r1, [pc, #16]	; (8004eb4 <syncPwmSendStop+0x14>)
 8004ea4:	6818      	ldr	r0, [r3, #0]
 8004ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eaa:	2300      	movs	r3, #0
 8004eac:	f004 b822 	b.w	8008ef4 <xQueueGenericSend>
 8004eb0:	2000cb38 	.word	0x2000cb38
 8004eb4:	08012028 	.word	0x08012028

08004eb8 <syncPwmChannelNumber>:
	syncPwm.channelToConfig = (syncPwmChannelTypeDef)chanNum;
 8004eb8:	4b01      	ldr	r3, [pc, #4]	; (8004ec0 <syncPwmChannelNumber+0x8>)
 8004eba:	7518      	strb	r0, [r3, #20]
}
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	2000cb1c 	.word	0x2000cb1c

08004ec4 <syncPwmChannelConfig>:
	TIM_SYNC_PWM_DMA_ChanConfig(ccr1st, ccr2nd);
 8004ec4:	b280      	uxth	r0, r0
 8004ec6:	f008 ba6d 	b.w	800d3a4 <TIM_SYNC_PWM_DMA_ChanConfig>
 8004eca:	bf00      	nop

08004ecc <syncPwmFreqReconfig>:
	TIM_ARR_PSC_Reconfig(arrPsc);
 8004ecc:	f008 ba9e 	b.w	800d40c <TIM_ARR_PSC_Reconfig>

08004ed0 <syncPwmSetChannelState>:
	TIM_SYNC_PWM_ChannelState(channel, state);
 8004ed0:	f008 b90e 	b.w	800d0f0 <TIM_SYNC_PWM_ChannelState>

08004ed4 <syncPwmSetStepMode>:
	TIM_SYNC_PWM_StepMode_Enable();
 8004ed4:	f008 ba7e 	b.w	800d3d4 <TIM_SYNC_PWM_StepMode_Enable>

08004ed8 <syncPwmResetStepMode>:
	TIM_SYNC_PWM_StepMode_Disable();
 8004ed8:	f008 ba8a 	b.w	800d3f0 <TIM_SYNC_PWM_StepMode_Disable>

08004edc <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8004edc:	4b08      	ldr	r3, [pc, #32]	; (8004f00 <HAL_InitTick+0x24>)
 8004ede:	4a09      	ldr	r2, [pc, #36]	; (8004f04 <HAL_InitTick+0x28>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
{
 8004ee2:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8004ee4:	fba2 2303 	umull	r2, r3, r2, r3
{
 8004ee8:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8004eea:	0998      	lsrs	r0, r3, #6
 8004eec:	f000 ff70 	bl	8005dd0 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8004ef0:	4621      	mov	r1, r4
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef8:	f000 ff1a 	bl	8005d30 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8004efc:	2000      	movs	r0, #0
 8004efe:	bd10      	pop	{r4, pc}
 8004f00:	20000004 	.word	0x20000004
 8004f04:	10624dd3 	.word	0x10624dd3

08004f08 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f08:	4a07      	ldr	r2, [pc, #28]	; (8004f28 <HAL_Init+0x20>)
{
 8004f0a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f0c:	6813      	ldr	r3, [r2, #0]
 8004f0e:	f043 0310 	orr.w	r3, r3, #16
 8004f12:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f14:	2003      	movs	r0, #3
 8004f16:	f000 fef9 	bl	8005d0c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f1a:	200f      	movs	r0, #15
 8004f1c:	f7ff ffde 	bl	8004edc <HAL_InitTick>
  HAL_MspInit();
 8004f20:	f006 fe38 	bl	800bb94 <HAL_MspInit>
}
 8004f24:	2000      	movs	r0, #0
 8004f26:	bd08      	pop	{r3, pc}
 8004f28:	40022000 	.word	0x40022000

08004f2c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8004f2c:	4b01      	ldr	r3, [pc, #4]	; (8004f34 <HAL_GetTick+0x8>)
 8004f2e:	6818      	ldr	r0, [r3, #0]
}
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	2000cb40 	.word	0x2000cb40

08004f38 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32F3xx_HAL_VERSION;
}
 8004f38:	f04f 7082 	mov.w	r0, #17039360	; 0x1040000
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop

08004f40 <HAL_ADC_MspDeInit>:
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop

08004f44 <HAL_ADC_ConvCpltCallback>:
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop

08004f48 <HAL_ADC_ConvHalfCpltCallback>:
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop

08004f4c <HAL_ADC_ErrorCallback>:
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop

08004f50 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f50:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004f52:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f58:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004f5a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8004f5c:	f043 0304 	orr.w	r3, r3, #4
 8004f60:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8004f62:	f7ff bff3 	b.w	8004f4c <HAL_ADC_ErrorCallback>
 8004f66:	bf00      	nop

08004f68 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004f68:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004f6a:	f7ff bfed 	b.w	8004f48 <HAL_ADC_ConvHalfCpltCallback>
 8004f6e:	bf00      	nop

08004f70 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f70:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004f72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f74:	f012 0f50 	tst.w	r2, #80	; 0x50
 8004f78:	d002      	beq.n	8004f80 <ADC_DMAConvCplt+0x10>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7e:	4718      	bx	r3
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004f82:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f88:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004f8a:	68ca      	ldr	r2, [r1, #12]
 8004f8c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8004f90:	d10c      	bne.n	8004fac <ADC_DMAConvCplt+0x3c>
 8004f92:	69da      	ldr	r2, [r3, #28]
 8004f94:	b952      	cbnz	r2, 8004fac <ADC_DMAConvCplt+0x3c>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004f96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f9c:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fa0:	04d2      	lsls	r2, r2, #19
 8004fa2:	d403      	bmi.n	8004fac <ADC_DMAConvCplt+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fa6:	f042 0201 	orr.w	r2, r2, #1
 8004faa:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff bfc9 	b.w	8004f44 <HAL_ADC_ConvCpltCallback>
 8004fb2:	bf00      	nop

08004fb4 <HAL_ADC_Init>:
{
 8004fb4:	b570      	push	{r4, r5, r6, lr}
 8004fb6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	f000 809b 	beq.w	80050f8 <HAL_ADC_Init+0x144>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fc2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004fc4:	f013 0310 	ands.w	r3, r3, #16
 8004fc8:	4604      	mov	r4, r0
 8004fca:	d118      	bne.n	8004ffe <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004fcc:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8004fce:	2d00      	cmp	r5, #0
 8004fd0:	f000 8095 	beq.w	80050fe <HAL_ADC_Init+0x14a>
 8004fd4:	6801      	ldr	r1, [r0, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004fd6:	688a      	ldr	r2, [r1, #8]
 8004fd8:	00d2      	lsls	r2, r2, #3
 8004fda:	f140 8081 	bpl.w	80050e0 <HAL_ADC_Init+0x12c>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004fde:	688a      	ldr	r2, [r1, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004fe0:	0096      	lsls	r6, r2, #2
 8004fe2:	d47d      	bmi.n	80050e0 <HAL_ADC_Init+0x12c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004fe4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004fe6:	06d0      	lsls	r0, r2, #27
 8004fe8:	f140 8097 	bpl.w	800511a <HAL_ADC_Init+0x166>
    ADC_STATE_CLR_SET(hadc->State,
 8004fec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004fee:	f023 0312 	bic.w	r3, r3, #18
 8004ff2:	f043 0310 	orr.w	r3, r3, #16
 8004ff6:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR; 
 8004ff8:	2001      	movs	r0, #1
}
 8004ffa:	b002      	add	sp, #8
 8004ffc:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004ffe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005000:	06dd      	lsls	r5, r3, #27
 8005002:	d4f3      	bmi.n	8004fec <HAL_ADC_Init+0x38>
 8005004:	6801      	ldr	r1, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8005006:	688b      	ldr	r3, [r1, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8005008:	f013 0304 	ands.w	r3, r3, #4
 800500c:	d1ee      	bne.n	8004fec <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 800500e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005010:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8005014:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005018:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 800501c:	6462      	str	r2, [r4, #68]	; 0x44
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800501e:	f000 80e8 	beq.w	80051f2 <HAL_ADC_Init+0x23e>
 8005022:	4aa4      	ldr	r2, [pc, #656]	; (80052b4 <HAL_ADC_Init+0x300>)
 8005024:	4291      	cmp	r1, r2
 8005026:	d07c      	beq.n	8005122 <HAL_ADC_Init+0x16e>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005028:	48a3      	ldr	r0, [pc, #652]	; (80052b8 <HAL_ADC_Init+0x304>)
 800502a:	4281      	cmp	r1, r0
 800502c:	f000 80e4 	beq.w	80051f8 <HAL_ADC_Init+0x244>
 8005030:	4aa2      	ldr	r2, [pc, #648]	; (80052bc <HAL_ADC_Init+0x308>)
 8005032:	4291      	cmp	r1, r2
 8005034:	f000 80e1 	beq.w	80051fa <HAL_ADC_Init+0x246>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005038:	688a      	ldr	r2, [r1, #8]
 800503a:	f002 0203 	and.w	r2, r2, #3
 800503e:	2a01      	cmp	r2, #1
 8005040:	f000 8132 	beq.w	80052a8 <HAL_ADC_Init+0x2f4>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005044:	4d9e      	ldr	r5, [pc, #632]	; (80052c0 <HAL_ADC_Init+0x30c>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8005046:	68aa      	ldr	r2, [r5, #8]
 8005048:	6860      	ldr	r0, [r4, #4]
 800504a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800504e:	4302      	orrs	r2, r0
 8005050:	60aa      	str	r2, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005052:	e9d4 5202 	ldrd	r5, r2, [r4, #8]
 8005056:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005058:	69e0      	ldr	r0, [r4, #28]
 800505a:	432a      	orrs	r2, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800505c:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800505e:	2e01      	cmp	r6, #1
 8005060:	bf18      	it	ne
 8005062:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 8005066:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800506a:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800506c:	ea43 0302 	orr.w	r3, r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005070:	f000 8095 	beq.w	800519e <HAL_ADC_Init+0x1ea>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005074:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005076:	2a01      	cmp	r2, #1
 8005078:	d00d      	beq.n	8005096 <HAL_ADC_Init+0xe2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800507a:	488f      	ldr	r0, [pc, #572]	; (80052b8 <HAL_ADC_Init+0x304>)
 800507c:	4281      	cmp	r1, r0
 800507e:	f000 80a3 	beq.w	80051c8 <HAL_ADC_Init+0x214>
 8005082:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8005086:	4281      	cmp	r1, r0
 8005088:	f000 809e 	beq.w	80051c8 <HAL_ADC_Init+0x214>
 800508c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005090:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005092:	4303      	orrs	r3, r0
 8005094:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8005096:	688a      	ldr	r2, [r1, #8]
 8005098:	f012 0f0c 	tst.w	r2, #12
 800509c:	d10b      	bne.n	80050b6 <HAL_ADC_Init+0x102>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800509e:	68c8      	ldr	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80050a0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80050a2:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80050a4:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80050a8:	0052      	lsls	r2, r2, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80050aa:	f020 0002 	bic.w	r0, r0, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80050ae:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80050b2:	60c8      	str	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80050b4:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 80050b6:	68cd      	ldr	r5, [r1, #12]
 80050b8:	4a82      	ldr	r2, [pc, #520]	; (80052c4 <HAL_ADC_Init+0x310>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050ba:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 80050bc:	402a      	ands	r2, r5
 80050be:	4313      	orrs	r3, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050c0:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 80050c2:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050c4:	d073      	beq.n	80051ae <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80050c6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80050c8:	f023 030f 	bic.w	r3, r3, #15
 80050cc:	630b      	str	r3, [r1, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80050ce:	2000      	movs	r0, #0
 80050d0:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80050d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80050d4:	f023 0303 	bic.w	r3, r3, #3
 80050d8:	f043 0301 	orr.w	r3, r3, #1
 80050dc:	6463      	str	r3, [r4, #68]	; 0x44
 80050de:	e78c      	b.n	8004ffa <HAL_ADC_Init+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 80050e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80050e2:	f023 0312 	bic.w	r3, r3, #18
 80050e6:	f043 0310 	orr.w	r3, r3, #16
 80050ea:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80050ee:	f043 0301 	orr.w	r3, r3, #1
 80050f2:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80050f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80050f6:	e779      	b.n	8004fec <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 80050f8:	2001      	movs	r0, #1
}
 80050fa:	b002      	add	sp, #8
 80050fc:	bd70      	pop	{r4, r5, r6, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 80050fe:	6485      	str	r5, [r0, #72]	; 0x48
      hadc->InjectionConfig.ContextQueue = 0U;
 8005100:	e9c0 5513 	strd	r5, r5, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8005104:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8005108:	f005 fd10 	bl	800ab2c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800510c:	6821      	ldr	r1, [r4, #0]
 800510e:	688a      	ldr	r2, [r1, #8]
 8005110:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8005114:	d016      	beq.n	8005144 <HAL_ADC_Init+0x190>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005116:	462b      	mov	r3, r5
 8005118:	e75d      	b.n	8004fd6 <HAL_ADC_Init+0x22>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800511a:	2b00      	cmp	r3, #0
 800511c:	f47f af66 	bne.w	8004fec <HAL_ADC_Init+0x38>
 8005120:	e771      	b.n	8005006 <HAL_ADC_Init+0x52>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005122:	4d69      	ldr	r5, [pc, #420]	; (80052c8 <HAL_ADC_Init+0x314>)
 8005124:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005128:	688a      	ldr	r2, [r1, #8]
 800512a:	f002 0203 	and.w	r2, r2, #3
 800512e:	2a01      	cmp	r2, #1
 8005130:	d045      	beq.n	80051be <HAL_ADC_Init+0x20a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005132:	6882      	ldr	r2, [r0, #8]
 8005134:	f002 0203 	and.w	r2, r2, #3
 8005138:	2a01      	cmp	r2, #1
 800513a:	d184      	bne.n	8005046 <HAL_ADC_Init+0x92>
 800513c:	6802      	ldr	r2, [r0, #0]
 800513e:	07d2      	lsls	r2, r2, #31
 8005140:	d487      	bmi.n	8005052 <HAL_ADC_Init+0x9e>
 8005142:	e780      	b.n	8005046 <HAL_ADC_Init+0x92>
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005144:	6888      	ldr	r0, [r1, #8]
 8005146:	f000 0003 	and.w	r0, r0, #3
 800514a:	2801      	cmp	r0, #1
 800514c:	d062      	beq.n	8005214 <HAL_ADC_Init+0x260>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800514e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005150:	06dd      	lsls	r5, r3, #27
 8005152:	d473      	bmi.n	800523c <HAL_ADC_Init+0x288>
          ADC_STATE_CLR_SET(hadc->State,
 8005154:	6c62      	ldr	r2, [r4, #68]	; 0x44
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005156:	4b5d      	ldr	r3, [pc, #372]	; (80052cc <HAL_ADC_Init+0x318>)
 8005158:	485d      	ldr	r0, [pc, #372]	; (80052d0 <HAL_ADC_Init+0x31c>)
 800515a:	681b      	ldr	r3, [r3, #0]
          ADC_STATE_CLR_SET(hadc->State,
 800515c:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8005160:	f022 0202 	bic.w	r2, r2, #2
 8005164:	f042 0202 	orr.w	r2, r2, #2
 8005168:	6462      	str	r2, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800516a:	688a      	ldr	r2, [r1, #8]
 800516c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005170:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005172:	fba0 2303 	umull	r2, r3, r0, r3
 8005176:	0c9b      	lsrs	r3, r3, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8005178:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800517a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800517e:	005b      	lsls	r3, r3, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8005180:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005184:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005186:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005188:	9b01      	ldr	r3, [sp, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	f43f af23 	beq.w	8004fd6 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8005190:	9b01      	ldr	r3, [sp, #4]
 8005192:	3b01      	subs	r3, #1
 8005194:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005196:	9b01      	ldr	r3, [sp, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1f9      	bne.n	8005190 <HAL_ADC_Init+0x1dc>
 800519c:	e71b      	b.n	8004fd6 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800519e:	bb70      	cbnz	r0, 80051fe <HAL_ADC_Init+0x24a>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80051a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80051a2:	3a01      	subs	r2, #1
 80051a4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80051a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051ac:	e762      	b.n	8005074 <HAL_ADC_Init+0xc0>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80051ae:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80051b0:	6a23      	ldr	r3, [r4, #32]
 80051b2:	f022 020f 	bic.w	r2, r2, #15
 80051b6:	3b01      	subs	r3, #1
 80051b8:	4313      	orrs	r3, r2
 80051ba:	630b      	str	r3, [r1, #48]	; 0x30
 80051bc:	e787      	b.n	80050ce <HAL_ADC_Init+0x11a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80051be:	680a      	ldr	r2, [r1, #0]
 80051c0:	07d6      	lsls	r6, r2, #31
 80051c2:	f53f af46 	bmi.w	8005052 <HAL_ADC_Init+0x9e>
 80051c6:	e7b4      	b.n	8005132 <HAL_ADC_Init+0x17e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80051c8:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 80051cc:	d038      	beq.n	8005240 <HAL_ADC_Init+0x28c>
 80051ce:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80051d2:	d051      	beq.n	8005278 <HAL_ADC_Init+0x2c4>
 80051d4:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 80051d8:	d051      	beq.n	800527e <HAL_ADC_Init+0x2ca>
 80051da:	f5b2 5f8a 	cmp.w	r2, #4416	; 0x1140
 80051de:	d051      	beq.n	8005284 <HAL_ADC_Init+0x2d0>
 80051e0:	f5b2 5f84 	cmp.w	r2, #4224	; 0x1080
 80051e4:	d051      	beq.n	800528a <HAL_ADC_Init+0x2d6>
 80051e6:	f5b2 5f86 	cmp.w	r2, #4288	; 0x10c0
 80051ea:	bf08      	it	eq
 80051ec:	f44f 72c0 	moveq.w	r2, #384	; 0x180
 80051f0:	e74e      	b.n	8005090 <HAL_ADC_Init+0xdc>
 80051f2:	4830      	ldr	r0, [pc, #192]	; (80052b4 <HAL_ADC_Init+0x300>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051f4:	4d34      	ldr	r5, [pc, #208]	; (80052c8 <HAL_ADC_Init+0x314>)
 80051f6:	e797      	b.n	8005128 <HAL_ADC_Init+0x174>
 80051f8:	4830      	ldr	r0, [pc, #192]	; (80052bc <HAL_ADC_Init+0x308>)
 80051fa:	4d31      	ldr	r5, [pc, #196]	; (80052c0 <HAL_ADC_Init+0x30c>)
 80051fc:	e794      	b.n	8005128 <HAL_ADC_Init+0x174>
        ADC_STATE_CLR_SET(hadc->State,
 80051fe:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005200:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005204:	f042 0220 	orr.w	r2, r2, #32
 8005208:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800520a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800520c:	f042 0201 	orr.w	r2, r2, #1
 8005210:	64a2      	str	r2, [r4, #72]	; 0x48
 8005212:	e72f      	b.n	8005074 <HAL_ADC_Init+0xc0>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005214:	680b      	ldr	r3, [r1, #0]
 8005216:	f013 0301 	ands.w	r3, r3, #1
 800521a:	d028      	beq.n	800526e <HAL_ADC_Init+0x2ba>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800521c:	688b      	ldr	r3, [r1, #8]
 800521e:	f003 030d 	and.w	r3, r3, #13
 8005222:	2b01      	cmp	r3, #1
 8005224:	d00f      	beq.n	8005246 <HAL_ADC_Init+0x292>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005226:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005228:	f043 0310 	orr.w	r3, r3, #16
 800522c:	6463      	str	r3, [r4, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800522e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005230:	f043 0301 	orr.w	r3, r3, #1
 8005234:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005236:	6c62      	ldr	r2, [r4, #68]	; 0x44
      
      return HAL_ERROR;
 8005238:	4603      	mov	r3, r0
 800523a:	e6cc      	b.n	8004fd6 <HAL_ADC_Init+0x22>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800523c:	4613      	mov	r3, r2
 800523e:	e6ca      	b.n	8004fd6 <HAL_ADC_Init+0x22>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005240:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8005244:	e724      	b.n	8005090 <HAL_ADC_Init+0xdc>
      __HAL_ADC_DISABLE(hadc);
 8005246:	688b      	ldr	r3, [r1, #8]
 8005248:	2203      	movs	r2, #3
 800524a:	f043 0302 	orr.w	r3, r3, #2
 800524e:	608b      	str	r3, [r1, #8]
 8005250:	600a      	str	r2, [r1, #0]
    tickstart = HAL_GetTick();
 8005252:	f7ff fe6b 	bl	8004f2c <HAL_GetTick>
 8005256:	4605      	mov	r5, r0
 8005258:	e004      	b.n	8005264 <HAL_ADC_Init+0x2b0>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800525a:	f7ff fe67 	bl	8004f2c <HAL_GetTick>
 800525e:	1b40      	subs	r0, r0, r5
 8005260:	2802      	cmp	r0, #2
 8005262:	d815      	bhi.n	8005290 <HAL_ADC_Init+0x2dc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005264:	6821      	ldr	r1, [r4, #0]
 8005266:	688b      	ldr	r3, [r1, #8]
 8005268:	f013 0301 	ands.w	r3, r3, #1
 800526c:	d1f5      	bne.n	800525a <HAL_ADC_Init+0x2a6>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800526e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005270:	06d0      	lsls	r0, r2, #27
 8005272:	f53f aeb0 	bmi.w	8004fd6 <HAL_ADC_Init+0x22>
 8005276:	e76d      	b.n	8005154 <HAL_ADC_Init+0x1a0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005278:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 800527c:	e708      	b.n	8005090 <HAL_ADC_Init+0xdc>
 800527e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005282:	e705      	b.n	8005090 <HAL_ADC_Init+0xdc>
 8005284:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8005288:	e702      	b.n	8005090 <HAL_ADC_Init+0xdc>
 800528a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800528e:	e6ff      	b.n	8005090 <HAL_ADC_Init+0xdc>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005290:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005292:	6821      	ldr	r1, [r4, #0]
 8005294:	f043 0310 	orr.w	r3, r3, #16
 8005298:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800529a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80052a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80052a4:	2301      	movs	r3, #1
 80052a6:	e696      	b.n	8004fd6 <HAL_ADC_Init+0x22>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80052a8:	680a      	ldr	r2, [r1, #0]
 80052aa:	07d2      	lsls	r2, r2, #31
 80052ac:	f53f aed1 	bmi.w	8005052 <HAL_ADC_Init+0x9e>
 80052b0:	e6c8      	b.n	8005044 <HAL_ADC_Init+0x90>
 80052b2:	bf00      	nop
 80052b4:	50000100 	.word	0x50000100
 80052b8:	50000400 	.word	0x50000400
 80052bc:	50000500 	.word	0x50000500
 80052c0:	50000700 	.word	0x50000700
 80052c4:	fff0c007 	.word	0xfff0c007
 80052c8:	50000300 	.word	0x50000300
 80052cc:	20000004 	.word	0x20000004
 80052d0:	431bde83 	.word	0x431bde83

080052d4 <HAL_ADC_DeInit>:
  if(hadc == NULL)
 80052d4:	2800      	cmp	r0, #0
 80052d6:	f000 80b7 	beq.w	8005448 <HAL_ADC_DeInit+0x174>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80052da:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 80052dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80052de:	f042 0202 	orr.w	r2, r2, #2
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80052e2:	6803      	ldr	r3, [r0, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80052e4:	6442      	str	r2, [r0, #68]	; 0x44
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	f012 0f0c 	tst.w	r2, #12
 80052ec:	4604      	mov	r4, r0
 80052ee:	d020      	beq.n	8005332 <HAL_ADC_DeInit+0x5e>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80052f0:	68da      	ldr	r2, [r3, #12]
 80052f2:	0191      	lsls	r1, r2, #6
 80052f4:	d506      	bpl.n	8005304 <HAL_ADC_DeInit+0x30>
 80052f6:	69c2      	ldr	r2, [r0, #28]
 80052f8:	2a01      	cmp	r2, #1
 80052fa:	d103      	bne.n	8005304 <HAL_ADC_DeInit+0x30>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80052fc:	6982      	ldr	r2, [r0, #24]
 80052fe:	2a01      	cmp	r2, #1
 8005300:	f000 8103 	beq.w	800550a <HAL_ADC_DeInit+0x236>
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005304:	689a      	ldr	r2, [r3, #8]
 8005306:	0750      	lsls	r0, r2, #29
 8005308:	f100 80a0 	bmi.w	800544c <HAL_ADC_DeInit+0x178>

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	0715      	lsls	r5, r2, #28
 8005310:	f100 80a5 	bmi.w	800545e <HAL_ADC_DeInit+0x18a>

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005314:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005316:	f7ff fe09 	bl	8004f2c <HAL_GetTick>
 800531a:	4606      	mov	r6, r0
 800531c:	e005      	b.n	800532a <HAL_ADC_DeInit+0x56>
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800531e:	f7ff fe05 	bl	8004f2c <HAL_GetTick>
 8005322:	1b80      	subs	r0, r0, r6
 8005324:	280b      	cmp	r0, #11
 8005326:	f200 80b6 	bhi.w	8005496 <HAL_ADC_DeInit+0x1c2>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	422a      	tst	r2, r5
 8005330:	d1f5      	bne.n	800531e <HAL_ADC_DeInit+0x4a>
    SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8005332:	68da      	ldr	r2, [r3, #12]
 8005334:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005338:	60da      	str	r2, [r3, #12]
  if (ADC_IS_ENABLE(hadc) != RESET )
 800533a:	6898      	ldr	r0, [r3, #8]
 800533c:	f000 0003 	and.w	r0, r0, #3
 8005340:	2801      	cmp	r0, #1
 8005342:	f000 80c9 	beq.w	80054d8 <HAL_ADC_DeInit+0x204>
      hadc->State = HAL_ADC_STATE_READY;
 8005346:	2201      	movs	r2, #1
 8005348:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 800534a:	685a      	ldr	r2, [r3, #4]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 800534c:	497e      	ldr	r1, [pc, #504]	; (8005548 <HAL_ADC_DeInit+0x274>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 800534e:	4f7f      	ldr	r7, [pc, #508]	; (800554c <HAL_ADC_DeInit+0x278>)
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 8005350:	487f      	ldr	r0, [pc, #508]	; (8005550 <HAL_ADC_DeInit+0x27c>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005352:	4e80      	ldr	r6, [pc, #512]	; (8005554 <HAL_ADC_DeInit+0x280>)
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8005354:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8005358:	f022 0207 	bic.w	r2, r2, #7
 800535c:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 800535e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005362:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0 | ADC_CR_ADCALDIF);
 8005364:	689d      	ldr	r5, [r3, #8]
 8005366:	f025 45e0 	bic.w	r5, r5, #1879048192	; 0x70000000
 800536a:	609d      	str	r5, [r3, #8]
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1);
 800536c:	689d      	ldr	r5, [r3, #8]
 800536e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005372:	609d      	str	r5, [r3, #8]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	4011      	ands	r1, r2
 8005378:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 800537a:	695a      	ldr	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 800537c:	4976      	ldr	r1, [pc, #472]	; (8005558 <HAL_ADC_DeInit+0x284>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 800537e:	403a      	ands	r2, r7
 8005380:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 | 
 8005382:	699a      	ldr	r2, [r3, #24]
 8005384:	f002 4278 	and.w	r2, r2, #4160749568	; 0xf8000000
 8005388:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 800538a:	6a1d      	ldr	r5, [r3, #32]
 800538c:	f005 25f0 	and.w	r5, r5, #4026593280	; 0xf000f000
 8005390:	621d      	str	r5, [r3, #32]
    CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8005392:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8005394:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 8005398:	625d      	str	r5, [r3, #36]	; 0x24
    CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 800539a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 800539c:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 80053a0:	629d      	str	r5, [r3, #40]	; 0x28
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 80053a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053a4:	4010      	ands	r0, r2
 80053a6:	6318      	str	r0, [r3, #48]	; 0x30
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 80053a8:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 80053aa:	486c      	ldr	r0, [pc, #432]	; (800555c <HAL_ADC_DeInit+0x288>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 80053ac:	4035      	ands	r5, r6
 80053ae:	635d      	str	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 | 
 80053b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053b2:	4032      	ands	r2, r6
 80053b4:	639a      	str	r2, [r3, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 80053b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053b8:	f422 62fb 	bic.w	r2, r2, #2008	; 0x7d8
 80053bc:	f022 0207 	bic.w	r2, r2, #7
 80053c0:	63da      	str	r2, [r3, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 80053c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80053c4:	400a      	ands	r2, r1
 80053c6:	661a      	str	r2, [r3, #96]	; 0x60
    CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 80053c8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80053ca:	400a      	ands	r2, r1
 80053cc:	665a      	str	r2, [r3, #100]	; 0x64
    CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 80053ce:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80053d0:	400a      	ands	r2, r1
 80053d2:	669a      	str	r2, [r3, #104]	; 0x68
    CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 80053d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80053d6:	4011      	ands	r1, r2
 80053d8:	66d9      	str	r1, [r3, #108]	; 0x6c
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 80053da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80053de:	4002      	ands	r2, r0
 80053e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 80053e4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80053e8:	4002      	ands	r2, r0
 80053ea:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 80053ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80053f2:	4002      	ands	r2, r0
 80053f4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 80053f8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8005400:	f022 127f 	bic.w	r2, r2, #8323199	; 0x7f007f
 8005404:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005408:	d052      	beq.n	80054b0 <HAL_ADC_DeInit+0x1dc>
 800540a:	4a55      	ldr	r2, [pc, #340]	; (8005560 <HAL_ADC_DeInit+0x28c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d078      	beq.n	8005502 <HAL_ADC_DeInit+0x22e>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005410:	4954      	ldr	r1, [pc, #336]	; (8005564 <HAL_ADC_DeInit+0x290>)
 8005412:	428b      	cmp	r3, r1
 8005414:	d072      	beq.n	80054fc <HAL_ADC_DeInit+0x228>
 8005416:	4a54      	ldr	r2, [pc, #336]	; (8005568 <HAL_ADC_DeInit+0x294>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d070      	beq.n	80054fe <HAL_ADC_DeInit+0x22a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	f002 0203 	and.w	r2, r2, #3
 8005422:	2a01      	cmp	r2, #1
 8005424:	f000 808a 	beq.w	800553c <HAL_ADC_DeInit+0x268>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005428:	4850      	ldr	r0, [pc, #320]	; (800556c <HAL_ADC_DeInit+0x298>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_CKMODE |
 800542a:	6882      	ldr	r2, [r0, #8]
 800542c:	4b50      	ldr	r3, [pc, #320]	; (8005570 <HAL_ADC_DeInit+0x29c>)
 800542e:	4013      	ands	r3, r2
 8005430:	6083      	str	r3, [r0, #8]
    HAL_ADC_MspDeInit(hadc);
 8005432:	4620      	mov	r0, r4
 8005434:	f7ff fd84 	bl	8004f40 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005438:	2300      	movs	r3, #0
 800543a:	64a3      	str	r3, [r4, #72]	; 0x48
    hadc->State = HAL_ADC_STATE_RESET;
 800543c:	4618      	mov	r0, r3
 800543e:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8005440:	2300      	movs	r3, #0
 8005442:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     return HAL_ERROR;
 8005448:	2001      	movs	r0, #1
}
 800544a:	4770      	bx	lr
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 800544c:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800544e:	0792      	lsls	r2, r2, #30
 8005450:	f53f af5c 	bmi.w	800530c <HAL_ADC_DeInit+0x38>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005454:	689a      	ldr	r2, [r3, #8]
 8005456:	f042 0210 	orr.w	r2, r2, #16
 800545a:	609a      	str	r2, [r3, #8]
 800545c:	e756      	b.n	800530c <HAL_ADC_DeInit+0x38>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 800545e:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005460:	0790      	lsls	r0, r2, #30
 8005462:	f53f af57 	bmi.w	8005314 <HAL_ADC_DeInit+0x40>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8005466:	689a      	ldr	r2, [r3, #8]
 8005468:	f042 0220 	orr.w	r2, r2, #32
 800546c:	609a      	str	r2, [r3, #8]
 800546e:	e751      	b.n	8005314 <HAL_ADC_DeInit+0x40>
      __HAL_ADC_DISABLE(hadc);
 8005470:	689a      	ldr	r2, [r3, #8]
 8005472:	2103      	movs	r1, #3
 8005474:	f042 0202 	orr.w	r2, r2, #2
 8005478:	609a      	str	r2, [r3, #8]
 800547a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800547c:	f7ff fd56 	bl	8004f2c <HAL_GetTick>
 8005480:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	689a      	ldr	r2, [r3, #8]
 8005486:	07d2      	lsls	r2, r2, #31
 8005488:	f57f af5d 	bpl.w	8005346 <HAL_ADC_DeInit+0x72>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800548c:	f7ff fd4e 	bl	8004f2c <HAL_GetTick>
 8005490:	1b40      	subs	r0, r0, r5
 8005492:	2802      	cmp	r0, #2
 8005494:	d9f5      	bls.n	8005482 <HAL_ADC_DeInit+0x1ae>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005496:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005498:	f043 0310 	orr.w	r3, r3, #16
 800549c:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800549e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054a0:	f043 0301 	orr.w	r3, r3, #1
 80054a4:	64a3      	str	r3, [r4, #72]	; 0x48
  __HAL_UNLOCK(hadc);
 80054a6:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
 80054a8:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80054aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80054ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054b0:	492b      	ldr	r1, [pc, #172]	; (8005560 <HAL_ADC_DeInit+0x28c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054b2:	4830      	ldr	r0, [pc, #192]	; (8005574 <HAL_ADC_DeInit+0x2a0>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	f002 0203 	and.w	r2, r2, #3
 80054ba:	2a01      	cmp	r2, #1
 80054bc:	d008      	beq.n	80054d0 <HAL_ADC_DeInit+0x1fc>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET) )   )
 80054be:	688b      	ldr	r3, [r1, #8]
 80054c0:	f003 0303 	and.w	r3, r3, #3
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d1b0      	bne.n	800542a <HAL_ADC_DeInit+0x156>
 80054c8:	680b      	ldr	r3, [r1, #0]
 80054ca:	07dd      	lsls	r5, r3, #31
 80054cc:	d4b1      	bmi.n	8005432 <HAL_ADC_DeInit+0x15e>
 80054ce:	e7ac      	b.n	800542a <HAL_ADC_DeInit+0x156>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	07de      	lsls	r6, r3, #31
 80054d4:	d4ad      	bmi.n	8005432 <HAL_ADC_DeInit+0x15e>
 80054d6:	e7f2      	b.n	80054be <HAL_ADC_DeInit+0x1ea>
  if (ADC_IS_ENABLE(hadc) != RESET )
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	07d1      	lsls	r1, r2, #31
 80054dc:	f57f af33 	bpl.w	8005346 <HAL_ADC_DeInit+0x72>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	f002 020d 	and.w	r2, r2, #13
 80054e6:	2a01      	cmp	r2, #1
 80054e8:	d0c2      	beq.n	8005470 <HAL_ADC_DeInit+0x19c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80054ec:	f043 0310 	orr.w	r3, r3, #16
 80054f0:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054f2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054f4:	f043 0301 	orr.w	r3, r3, #1
 80054f8:	64a3      	str	r3, [r4, #72]	; 0x48
 80054fa:	e7a1      	b.n	8005440 <HAL_ADC_DeInit+0x16c>
 80054fc:	491a      	ldr	r1, [pc, #104]	; (8005568 <HAL_ADC_DeInit+0x294>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054fe:	481b      	ldr	r0, [pc, #108]	; (800556c <HAL_ADC_DeInit+0x298>)
 8005500:	e7d8      	b.n	80054b4 <HAL_ADC_DeInit+0x1e0>
 8005502:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8005506:	481b      	ldr	r0, [pc, #108]	; (8005574 <HAL_ADC_DeInit+0x2a0>)
 8005508:	e7d4      	b.n	80054b4 <HAL_ADC_DeInit+0x1e0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	0652      	lsls	r2, r2, #25
 800550e:	d406      	bmi.n	800551e <HAL_ADC_DeInit+0x24a>
 8005510:	4a19      	ldr	r2, [pc, #100]	; (8005578 <HAL_ADC_DeInit+0x2a4>)
 8005512:	e001      	b.n	8005518 <HAL_ADC_DeInit+0x244>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8005514:	3a01      	subs	r2, #1
 8005516:	d0be      	beq.n	8005496 <HAL_ADC_DeInit+0x1c2>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005518:	6819      	ldr	r1, [r3, #0]
 800551a:	064f      	lsls	r7, r1, #25
 800551c:	d5fa      	bpl.n	8005514 <HAL_ADC_DeInit+0x240>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800551e:	2240      	movs	r2, #64	; 0x40
 8005520:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	0756      	lsls	r6, r2, #29
 8005526:	d502      	bpl.n	800552e <HAL_ADC_DeInit+0x25a>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005528:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800552a:	0791      	lsls	r1, r2, #30
 800552c:	d501      	bpl.n	8005532 <HAL_ADC_DeInit+0x25e>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800552e:	2504      	movs	r5, #4
 8005530:	e6f1      	b.n	8005316 <HAL_ADC_DeInit+0x42>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005532:	689a      	ldr	r2, [r3, #8]
 8005534:	f042 0210 	orr.w	r2, r2, #16
 8005538:	609a      	str	r2, [r3, #8]
 800553a:	e7f8      	b.n	800552e <HAL_ADC_DeInit+0x25a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	07df      	lsls	r7, r3, #31
 8005540:	f53f af77 	bmi.w	8005432 <HAL_ADC_DeInit+0x15e>
 8005544:	e770      	b.n	8005428 <HAL_ADC_DeInit+0x154>
 8005546:	bf00      	nop
 8005548:	80008004 	.word	0x80008004
 800554c:	c0000007 	.word	0xc0000007
 8005550:	e0820830 	.word	0xe0820830
 8005554:	e0820820 	.word	0xe0820820
 8005558:	03fff000 	.word	0x03fff000
 800555c:	fff80000 	.word	0xfff80000
 8005560:	50000100 	.word	0x50000100
 8005564:	50000400 	.word	0x50000400
 8005568:	50000500 	.word	0x50000500
 800556c:	50000700 	.word	0x50000700
 8005570:	fe3c10e0 	.word	0xfe3c10e0
 8005574:	50000300 	.word	0x50000300
 8005578:	00099400 	.word	0x00099400

0800557c <HAL_ADC_Start_DMA>:
{
 800557c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005580:	6805      	ldr	r5, [r0, #0]
 8005582:	68ac      	ldr	r4, [r5, #8]
 8005584:	0767      	lsls	r7, r4, #29
 8005586:	d43b      	bmi.n	8005600 <HAL_ADC_Start_DMA+0x84>
    __HAL_LOCK(hadc);
 8005588:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800558c:	2b01      	cmp	r3, #1
 800558e:	d037      	beq.n	8005600 <HAL_ADC_Start_DMA+0x84>
 8005590:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005592:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
    __HAL_LOCK(hadc);
 8005596:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800559a:	d013      	beq.n	80055c4 <HAL_ADC_Start_DMA+0x48>
 800559c:	4b57      	ldr	r3, [pc, #348]	; (80056fc <HAL_ADC_Start_DMA+0x180>)
 800559e:	429d      	cmp	r5, r3
 80055a0:	d010      	beq.n	80055c4 <HAL_ADC_Start_DMA+0x48>
 80055a2:	4b57      	ldr	r3, [pc, #348]	; (8005700 <HAL_ADC_Start_DMA+0x184>)
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f013 0f1f 	tst.w	r3, #31
 80055aa:	bf0c      	ite	eq
 80055ac:	2301      	moveq	r3, #1
 80055ae:	2300      	movne	r3, #0
 80055b0:	4690      	mov	r8, r2
 80055b2:	460f      	mov	r7, r1
 80055b4:	4604      	mov	r4, r0
 80055b6:	b98b      	cbnz	r3, 80055dc <HAL_ADC_Start_DMA+0x60>
        __HAL_UNLOCK(hadc);
 80055b8:	2300      	movs	r3, #0
 80055ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80055be:	2001      	movs	r0, #1
}
 80055c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80055c4:	4b4f      	ldr	r3, [pc, #316]	; (8005704 <HAL_ADC_Start_DMA+0x188>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f013 0f1f 	tst.w	r3, #31
 80055cc:	bf0c      	ite	eq
 80055ce:	2301      	moveq	r3, #1
 80055d0:	2300      	movne	r3, #0
 80055d2:	4690      	mov	r8, r2
 80055d4:	460f      	mov	r7, r1
 80055d6:	4604      	mov	r4, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0ed      	beq.n	80055b8 <HAL_ADC_Start_DMA+0x3c>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80055dc:	68ab      	ldr	r3, [r5, #8]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d00f      	beq.n	8005606 <HAL_ADC_Start_DMA+0x8a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80055e6:	68aa      	ldr	r2, [r5, #8]
 80055e8:	4b47      	ldr	r3, [pc, #284]	; (8005708 <HAL_ADC_Start_DMA+0x18c>)
 80055ea:	421a      	tst	r2, r3
 80055ec:	d05a      	beq.n	80056a4 <HAL_ADC_Start_DMA+0x128>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80055f0:	f043 0310 	orr.w	r3, r3, #16
 80055f4:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80055f8:	f043 0301 	orr.w	r3, r3, #1
 80055fc:	64a3      	str	r3, [r4, #72]	; 0x48
 80055fe:	e7db      	b.n	80055b8 <HAL_ADC_Start_DMA+0x3c>
    tmp_hal_status = HAL_BUSY;
 8005600:	2002      	movs	r0, #2
}
 8005602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005606:	682b      	ldr	r3, [r5, #0]
 8005608:	07de      	lsls	r6, r3, #31
 800560a:	d5ec      	bpl.n	80055e6 <HAL_ADC_Start_DMA+0x6a>
        ADC_STATE_CLR_SET(hadc->State,
 800560c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800560e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005612:	f023 0301 	bic.w	r3, r3, #1
 8005616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800561a:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 800561e:	6463      	str	r3, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005620:	d061      	beq.n	80056e6 <HAL_ADC_Start_DMA+0x16a>
 8005622:	4b36      	ldr	r3, [pc, #216]	; (80056fc <HAL_ADC_Start_DMA+0x180>)
 8005624:	429d      	cmp	r5, r3
 8005626:	d04f      	beq.n	80056c8 <HAL_ADC_Start_DMA+0x14c>
 8005628:	4b35      	ldr	r3, [pc, #212]	; (8005700 <HAL_ADC_Start_DMA+0x184>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	06da      	lsls	r2, r3, #27
 800562e:	d05c      	beq.n	80056ea <HAL_ADC_Start_DMA+0x16e>
 8005630:	4a36      	ldr	r2, [pc, #216]	; (800570c <HAL_ADC_Start_DMA+0x190>)
 8005632:	4295      	cmp	r5, r2
 8005634:	d059      	beq.n	80056ea <HAL_ADC_Start_DMA+0x16e>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005636:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005638:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800563c:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800563e:	68d3      	ldr	r3, [r2, #12]
 8005640:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8005644:	b12b      	cbz	r3, 8005652 <HAL_ADC_Start_DMA+0xd6>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005646:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005648:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800564c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005650:	6463      	str	r3, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005652:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005654:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005656:	492e      	ldr	r1, [pc, #184]	; (8005710 <HAL_ADC_Start_DMA+0x194>)
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005658:	4a2e      	ldr	r2, [pc, #184]	; (8005714 <HAL_ADC_Start_DMA+0x198>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800565a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800565e:	bf1c      	itt	ne
 8005660:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 8005662:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8005666:	64a3      	str	r3, [r4, #72]	; 0x48
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005668:	4b2b      	ldr	r3, [pc, #172]	; (8005718 <HAL_ADC_Start_DMA+0x19c>)
        __HAL_UNLOCK(hadc);
 800566a:	2600      	movs	r6, #0
 800566c:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005670:	e9c0 130a 	strd	r1, r3, [r0, #40]	; 0x28
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005674:	231c      	movs	r3, #28
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005676:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005678:	602b      	str	r3, [r5, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800567a:	686b      	ldr	r3, [r5, #4]
 800567c:	f043 0310 	orr.w	r3, r3, #16
 8005680:	606b      	str	r3, [r5, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005682:	68e9      	ldr	r1, [r5, #12]
 8005684:	f041 0101 	orr.w	r1, r1, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005688:	4643      	mov	r3, r8
 800568a:	463a      	mov	r2, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800568c:	60e9      	str	r1, [r5, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800568e:	f105 0140 	add.w	r1, r5, #64	; 0x40
 8005692:	f000 fdb3 	bl	80061fc <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8005696:	6822      	ldr	r2, [r4, #0]
 8005698:	6893      	ldr	r3, [r2, #8]
 800569a:	f043 0304 	orr.w	r3, r3, #4
      tmp_hal_status = ADC_Enable(hadc);
 800569e:	4630      	mov	r0, r6
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80056a0:	6093      	str	r3, [r2, #8]
 80056a2:	e78d      	b.n	80055c0 <HAL_ADC_Start_DMA+0x44>
    __HAL_ADC_ENABLE(hadc);
 80056a4:	68ab      	ldr	r3, [r5, #8]
 80056a6:	f043 0301 	orr.w	r3, r3, #1
 80056aa:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();  
 80056ac:	f7ff fc3e 	bl	8004f2c <HAL_GetTick>
 80056b0:	4606      	mov	r6, r0
 80056b2:	e004      	b.n	80056be <HAL_ADC_Start_DMA+0x142>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80056b4:	f7ff fc3a 	bl	8004f2c <HAL_GetTick>
 80056b8:	1b80      	subs	r0, r0, r6
 80056ba:	2802      	cmp	r0, #2
 80056bc:	d897      	bhi.n	80055ee <HAL_ADC_Start_DMA+0x72>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80056be:	6825      	ldr	r5, [r4, #0]
 80056c0:	682b      	ldr	r3, [r5, #0]
 80056c2:	07d8      	lsls	r0, r3, #31
 80056c4:	d5f6      	bpl.n	80056b4 <HAL_ADC_Start_DMA+0x138>
 80056c6:	e7a1      	b.n	800560c <HAL_ADC_Start_DMA+0x90>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80056c8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	06d9      	lsls	r1, r3, #27
 80056d0:	d00b      	beq.n	80056ea <HAL_ADC_Start_DMA+0x16e>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80056d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80056d4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80056d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056dc:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80056de:	68d3      	ldr	r3, [r2, #12]
 80056e0:	f3c3 6340 	ubfx	r3, r3, #25, #1
 80056e4:	e7ae      	b.n	8005644 <HAL_ADC_Start_DMA+0xc8>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80056e6:	4b07      	ldr	r3, [pc, #28]	; (8005704 <HAL_ADC_Start_DMA+0x188>)
 80056e8:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80056ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80056f0:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80056f2:	68eb      	ldr	r3, [r5, #12]
 80056f4:	019b      	lsls	r3, r3, #6
 80056f6:	d5ac      	bpl.n	8005652 <HAL_ADC_Start_DMA+0xd6>
 80056f8:	e7a5      	b.n	8005646 <HAL_ADC_Start_DMA+0xca>
 80056fa:	bf00      	nop
 80056fc:	50000100 	.word	0x50000100
 8005700:	50000700 	.word	0x50000700
 8005704:	50000300 	.word	0x50000300
 8005708:	8000003f 	.word	0x8000003f
 800570c:	50000400 	.word	0x50000400
 8005710:	08004f71 	.word	0x08004f71
 8005714:	08004f51 	.word	0x08004f51
 8005718:	08004f69 	.word	0x08004f69

0800571c <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 800571c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005720:	2b01      	cmp	r3, #1
{  
 8005722:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8005724:	d04d      	beq.n	80057c2 <HAL_ADC_Stop_DMA+0xa6>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005726:	6803      	ldr	r3, [r0, #0]
 8005728:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 800572a:	2101      	movs	r1, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800572c:	f012 0f0c 	tst.w	r2, #12
 8005730:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8005732:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005736:	d024      	beq.n	8005782 <HAL_ADC_Stop_DMA+0x66>
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	0195      	lsls	r5, r2, #6
 800573c:	d506      	bpl.n	800574c <HAL_ADC_Stop_DMA+0x30>
 800573e:	69c2      	ldr	r2, [r0, #28]
 8005740:	428a      	cmp	r2, r1
 8005742:	d103      	bne.n	800574c <HAL_ADC_Stop_DMA+0x30>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8005744:	6982      	ldr	r2, [r0, #24]
 8005746:	428a      	cmp	r2, r1
 8005748:	f000 8081 	beq.w	800584e <HAL_ADC_Stop_DMA+0x132>
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	0750      	lsls	r0, r2, #29
 8005750:	d506      	bpl.n	8005760 <HAL_ADC_Stop_DMA+0x44>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005752:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005754:	0792      	lsls	r2, r2, #30
 8005756:	d403      	bmi.n	8005760 <HAL_ADC_Stop_DMA+0x44>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005758:	689a      	ldr	r2, [r3, #8]
 800575a:	f042 0210 	orr.w	r2, r2, #16
 800575e:	609a      	str	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005760:	689a      	ldr	r2, [r3, #8]
 8005762:	0716      	lsls	r6, r2, #28
 8005764:	d430      	bmi.n	80057c8 <HAL_ADC_Stop_DMA+0xac>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005766:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8005768:	f7ff fbe0 	bl	8004f2c <HAL_GetTick>
 800576c:	4606      	mov	r6, r0
 800576e:	e004      	b.n	800577a <HAL_ADC_Stop_DMA+0x5e>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005770:	f7ff fbdc 	bl	8004f2c <HAL_GetTick>
 8005774:	1b80      	subs	r0, r0, r6
 8005776:	280b      	cmp	r0, #11
 8005778:	d85f      	bhi.n	800583a <HAL_ADC_Stop_DMA+0x11e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	422a      	tst	r2, r5
 8005780:	d1f6      	bne.n	8005770 <HAL_ADC_Stop_DMA+0x54>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005782:	68da      	ldr	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8005784:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005786:	f022 0201 	bic.w	r2, r2, #1
 800578a:	60da      	str	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800578c:	f000 fd76 	bl	800627c <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 8005790:	4605      	mov	r5, r0
 8005792:	bb08      	cbnz	r0, 80057d8 <HAL_ADC_Stop_DMA+0xbc>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	f022 0210 	bic.w	r2, r2, #16
 800579c:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 800579e:	689a      	ldr	r2, [r3, #8]
 80057a0:	f002 0203 	and.w	r2, r2, #3
 80057a4:	2a01      	cmp	r2, #1
 80057a6:	d063      	beq.n	8005870 <HAL_ADC_Stop_DMA+0x154>
      ADC_STATE_CLR_SET(hadc->State,
 80057a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80057aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80057ae:	f023 0301 	bic.w	r3, r3, #1
 80057b2:	f043 0301 	orr.w	r3, r3, #1
 80057b6:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 80057b8:	2300      	movs	r3, #0
 80057ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80057be:	4628      	mov	r0, r5
 80057c0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 80057c2:	2502      	movs	r5, #2
}
 80057c4:	4628      	mov	r0, r5
 80057c6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80057c8:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80057ca:	0795      	lsls	r5, r2, #30
 80057cc:	d4cb      	bmi.n	8005766 <HAL_ADC_Stop_DMA+0x4a>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80057ce:	689a      	ldr	r2, [r3, #8]
 80057d0:	f042 0220 	orr.w	r2, r2, #32
 80057d4:	609a      	str	r2, [r3, #8]
 80057d6:	e7c6      	b.n	8005766 <HAL_ADC_Stop_DMA+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80057d8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80057da:	6823      	ldr	r3, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80057dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057e0:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	f022 0210 	bic.w	r2, r2, #16
 80057e8:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 80057ea:	689a      	ldr	r2, [r3, #8]
 80057ec:	f002 0203 	and.w	r2, r2, #3
 80057f0:	2a01      	cmp	r2, #1
 80057f2:	d1e1      	bne.n	80057b8 <HAL_ADC_Stop_DMA+0x9c>
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	07d2      	lsls	r2, r2, #31
 80057f8:	d5de      	bpl.n	80057b8 <HAL_ADC_Stop_DMA+0x9c>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	f002 020d 	and.w	r2, r2, #13
 8005800:	2a01      	cmp	r2, #1
 8005802:	d047      	beq.n	8005894 <HAL_ADC_Stop_DMA+0x178>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005804:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005806:	f043 0310 	orr.w	r3, r3, #16
 800580a:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800580c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800580e:	f043 0301 	orr.w	r3, r3, #1
 8005812:	64a3      	str	r3, [r4, #72]	; 0x48
 8005814:	e7d0      	b.n	80057b8 <HAL_ADC_Stop_DMA+0x9c>
      __HAL_ADC_DISABLE(hadc);
 8005816:	689a      	ldr	r2, [r3, #8]
 8005818:	2103      	movs	r1, #3
 800581a:	f042 0202 	orr.w	r2, r2, #2
 800581e:	609a      	str	r2, [r3, #8]
 8005820:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005822:	f7ff fb83 	bl	8004f2c <HAL_GetTick>
 8005826:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	07d9      	lsls	r1, r3, #31
 800582e:	d5bb      	bpl.n	80057a8 <HAL_ADC_Stop_DMA+0x8c>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005830:	f7ff fb7c 	bl	8004f2c <HAL_GetTick>
 8005834:	1b80      	subs	r0, r0, r6
 8005836:	2802      	cmp	r0, #2
 8005838:	d9f6      	bls.n	8005828 <HAL_ADC_Stop_DMA+0x10c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800583a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800583c:	f043 0310 	orr.w	r3, r3, #16
 8005840:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005842:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005844:	f043 0301 	orr.w	r3, r3, #1
 8005848:	64a3      	str	r3, [r4, #72]	; 0x48
 800584a:	2501      	movs	r5, #1
 800584c:	e7b4      	b.n	80057b8 <HAL_ADC_Stop_DMA+0x9c>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	0650      	lsls	r0, r2, #25
 8005852:	d406      	bmi.n	8005862 <HAL_ADC_Stop_DMA+0x146>
 8005854:	4a1d      	ldr	r2, [pc, #116]	; (80058cc <HAL_ADC_Stop_DMA+0x1b0>)
 8005856:	e001      	b.n	800585c <HAL_ADC_Stop_DMA+0x140>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8005858:	3a01      	subs	r2, #1
 800585a:	d0ee      	beq.n	800583a <HAL_ADC_Stop_DMA+0x11e>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800585c:	6819      	ldr	r1, [r3, #0]
 800585e:	0649      	lsls	r1, r1, #25
 8005860:	d5fa      	bpl.n	8005858 <HAL_ADC_Stop_DMA+0x13c>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005862:	2240      	movs	r2, #64	; 0x40
 8005864:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	0752      	lsls	r2, r2, #29
 800586a:	d427      	bmi.n	80058bc <HAL_ADC_Stop_DMA+0x1a0>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800586c:	2504      	movs	r5, #4
 800586e:	e77b      	b.n	8005768 <HAL_ADC_Stop_DMA+0x4c>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005870:	6819      	ldr	r1, [r3, #0]
 8005872:	07c8      	lsls	r0, r1, #31
 8005874:	d598      	bpl.n	80057a8 <HAL_ADC_Stop_DMA+0x8c>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005876:	6899      	ldr	r1, [r3, #8]
 8005878:	f001 010d 	and.w	r1, r1, #13
 800587c:	2901      	cmp	r1, #1
 800587e:	d0ca      	beq.n	8005816 <HAL_ADC_Stop_DMA+0xfa>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005880:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005882:	f043 0310 	orr.w	r3, r3, #16
 8005886:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005888:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800588a:	f043 0301 	orr.w	r3, r3, #1
      return HAL_ERROR;
 800588e:	4615      	mov	r5, r2
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005890:	64a3      	str	r3, [r4, #72]	; 0x48
 8005892:	e791      	b.n	80057b8 <HAL_ADC_Stop_DMA+0x9c>
      __HAL_ADC_DISABLE(hadc);
 8005894:	689a      	ldr	r2, [r3, #8]
 8005896:	2103      	movs	r1, #3
 8005898:	f042 0202 	orr.w	r2, r2, #2
 800589c:	609a      	str	r2, [r3, #8]
 800589e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80058a0:	f7ff fb44 	bl	8004f2c <HAL_GetTick>
 80058a4:	4606      	mov	r6, r0
 80058a6:	e004      	b.n	80058b2 <HAL_ADC_Stop_DMA+0x196>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80058a8:	f7ff fb40 	bl	8004f2c <HAL_GetTick>
 80058ac:	1b80      	subs	r0, r0, r6
 80058ae:	2802      	cmp	r0, #2
 80058b0:	d8a8      	bhi.n	8005804 <HAL_ADC_Stop_DMA+0xe8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80058b2:	6823      	ldr	r3, [r4, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	07db      	lsls	r3, r3, #31
 80058b8:	d4f6      	bmi.n	80058a8 <HAL_ADC_Stop_DMA+0x18c>
 80058ba:	e77d      	b.n	80057b8 <HAL_ADC_Stop_DMA+0x9c>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80058bc:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80058be:	0791      	lsls	r1, r2, #30
 80058c0:	d4d4      	bmi.n	800586c <HAL_ADC_Stop_DMA+0x150>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80058c2:	689a      	ldr	r2, [r3, #8]
 80058c4:	f042 0210 	orr.w	r2, r2, #16
 80058c8:	609a      	str	r2, [r3, #8]
 80058ca:	e7cf      	b.n	800586c <HAL_ADC_Stop_DMA+0x150>
 80058cc:	00099400 	.word	0x00099400

080058d0 <HAL_ADCEx_Calibration_Start>:
  __HAL_LOCK(hadc);
 80058d0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d044      	beq.n	8005962 <HAL_ADCEx_Calibration_Start+0x92>
  if (ADC_IS_ENABLE(hadc) != RESET )
 80058d8:	6803      	ldr	r3, [r0, #0]
{
 80058da:	b570      	push	{r4, r5, r6, lr}
 80058dc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 80058de:	6898      	ldr	r0, [r3, #8]
  __HAL_LOCK(hadc);
 80058e0:	2201      	movs	r2, #1
  if (ADC_IS_ENABLE(hadc) != RESET )
 80058e2:	f000 0003 	and.w	r0, r0, #3
 80058e6:	4290      	cmp	r0, r2
 80058e8:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 80058ea:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  if (ADC_IS_ENABLE(hadc) != RESET )
 80058ee:	d027      	beq.n	8005940 <HAL_ADCEx_Calibration_Start+0x70>
    hadc->State = HAL_ADC_STATE_READY;
 80058f0:	2201      	movs	r2, #1
 80058f2:	6462      	str	r2, [r4, #68]	; 0x44
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80058f4:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80058f6:	2d01      	cmp	r5, #1
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80058f8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80058fc:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80058fe:	d103      	bne.n	8005908 <HAL_ADCEx_Calibration_Start+0x38>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8005900:	689a      	ldr	r2, [r3, #8]
 8005902:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005906:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800590e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8005910:	f7ff fb0c 	bl	8004f2c <HAL_GetTick>
 8005914:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005916:	e004      	b.n	8005922 <HAL_ADCEx_Calibration_Start+0x52>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005918:	f7ff fb08 	bl	8004f2c <HAL_GetTick>
 800591c:	1b40      	subs	r0, r0, r5
 800591e:	280a      	cmp	r0, #10
 8005920:	d821      	bhi.n	8005966 <HAL_ADCEx_Calibration_Start+0x96>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005922:	6823      	ldr	r3, [r4, #0]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	2b00      	cmp	r3, #0
 8005928:	dbf6      	blt.n	8005918 <HAL_ADCEx_Calibration_Start+0x48>
    ADC_STATE_CLR_SET(hadc->State,
 800592a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800592c:	f023 0303 	bic.w	r3, r3, #3
 8005930:	f043 0301 	orr.w	r3, r3, #1
 8005934:	6463      	str	r3, [r4, #68]	; 0x44
  tmp_hal_status = ADC_Disable(hadc);
 8005936:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005938:	2300      	movs	r3, #0
 800593a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800593e:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	07d1      	lsls	r1, r2, #31
 8005944:	d5d4      	bpl.n	80058f0 <HAL_ADCEx_Calibration_Start+0x20>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	f002 020d 	and.w	r2, r2, #13
 800594c:	2a01      	cmp	r2, #1
 800594e:	d015      	beq.n	800597c <HAL_ADCEx_Calibration_Start+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005950:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005952:	f043 0310 	orr.w	r3, r3, #16
 8005956:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005958:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	64a3      	str	r3, [r4, #72]	; 0x48
 8005960:	e7ea      	b.n	8005938 <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 8005962:	2002      	movs	r0, #2
}
 8005964:	4770      	bx	lr
        ADC_STATE_CLR_SET(hadc->State,
 8005966:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005968:	f023 0312 	bic.w	r3, r3, #18
 800596c:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 8005970:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8005972:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8005974:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8005978:	2001      	movs	r0, #1
}
 800597a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_ADC_DISABLE(hadc);
 800597c:	689a      	ldr	r2, [r3, #8]
 800597e:	2103      	movs	r1, #3
 8005980:	f042 0202 	orr.w	r2, r2, #2
 8005984:	609a      	str	r2, [r3, #8]
 8005986:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005988:	f7ff fad0 	bl	8004f2c <HAL_GetTick>
 800598c:	4606      	mov	r6, r0
 800598e:	e004      	b.n	800599a <HAL_ADCEx_Calibration_Start+0xca>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005990:	f7ff facc 	bl	8004f2c <HAL_GetTick>
 8005994:	1b80      	subs	r0, r0, r6
 8005996:	2802      	cmp	r0, #2
 8005998:	d804      	bhi.n	80059a4 <HAL_ADCEx_Calibration_Start+0xd4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	07d2      	lsls	r2, r2, #31
 80059a0:	d4f6      	bmi.n	8005990 <HAL_ADCEx_Calibration_Start+0xc0>
 80059a2:	e7a5      	b.n	80058f0 <HAL_ADCEx_Calibration_Start+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80059a6:	f043 0310 	orr.w	r3, r3, #16
 80059aa:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80059ae:	f043 0301 	orr.w	r3, r3, #1
 80059b2:	64a3      	str	r3, [r4, #72]	; 0x48
    tmp_hal_status = HAL_ERROR;
 80059b4:	2001      	movs	r0, #1
 80059b6:	e7bf      	b.n	8005938 <HAL_ADCEx_Calibration_Start+0x68>

080059b8 <HAL_ADC_ConfigChannel>:
{
 80059b8:	b4f0      	push	{r4, r5, r6, r7}
 80059ba:	4602      	mov	r2, r0
 80059bc:	b082      	sub	sp, #8
  __HAL_LOCK(hadc);
 80059be:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
  __IO uint32_t wait_loop_index = 0U;
 80059c2:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 80059c4:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 80059c6:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80059c8:	f000 80de 	beq.w	8005b88 <HAL_ADC_ConfigChannel+0x1d0>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80059cc:	6813      	ldr	r3, [r2, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80059ce:	68cc      	ldr	r4, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80059d0:	689d      	ldr	r5, [r3, #8]
  __HAL_LOCK(hadc);
 80059d2:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80059d4:	076d      	lsls	r5, r5, #29
  __HAL_LOCK(hadc);
 80059d6:	f882 0040 	strb.w	r0, [r2, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80059da:	d437      	bmi.n	8005a4c <HAL_ADC_ConfigChannel+0x94>
 80059dc:	e9d1 5600 	ldrd	r5, r6, [r1]
 80059e0:	eb06 0046 	add.w	r0, r6, r6, lsl #1
    if (sConfig->Rank < 5U)
 80059e4:	2e04      	cmp	r6, #4
 80059e6:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80059ea:	f200 80a3 	bhi.w	8005b34 <HAL_ADC_ConfigChannel+0x17c>
      MODIFY_REG(hadc->Instance->SQR1,
 80059ee:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80059f0:	271f      	movs	r7, #31
 80059f2:	4087      	lsls	r7, r0
 80059f4:	ea26 0607 	bic.w	r6, r6, r7
 80059f8:	fa05 f000 	lsl.w	r0, r5, r0
 80059fc:	4330      	orrs	r0, r6
 80059fe:	6318      	str	r0, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8005a00:	6898      	ldr	r0, [r3, #8]
 8005a02:	f010 0f0c 	tst.w	r0, #12
 8005a06:	d14f      	bne.n	8005aa8 <HAL_ADC_ConfigChannel+0xf0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8005a08:	2d09      	cmp	r5, #9
 8005a0a:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8005a0e:	6888      	ldr	r0, [r1, #8]
 8005a10:	f200 809f 	bhi.w	8005b52 <HAL_ADC_ConfigChannel+0x19a>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005a14:	695f      	ldr	r7, [r3, #20]
 8005a16:	f04f 0c07 	mov.w	ip, #7
 8005a1a:	fa0c fc06 	lsl.w	ip, ip, r6
 8005a1e:	40b0      	lsls	r0, r6
 8005a20:	ea27 060c 	bic.w	r6, r7, ip
 8005a24:	4330      	orrs	r0, r6
 8005a26:	6158      	str	r0, [r3, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005a28:	e9d1 6704 	ldrd	r6, r7, [r1, #16]
 8005a2c:	68d8      	ldr	r0, [r3, #12]
 8005a2e:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8005a32:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8005a34:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005a36:	fa07 f000 	lsl.w	r0, r7, r0
 8005a3a:	06af      	lsls	r7, r5, #26
    switch (sConfig->OffsetNumber)
 8005a3c:	2e03      	cmp	r6, #3
 8005a3e:	d80f      	bhi.n	8005a60 <HAL_ADC_ConfigChannel+0xa8>
 8005a40:	e8df f016 	tbh	[pc, r6, lsl #1]
 8005a44:	00f200fd 	.word	0x00f200fd
 8005a48:	00dc00e7 	.word	0x00dc00e7
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a4c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005a4e:	f043 0320 	orr.w	r3, r3, #32
 8005a52:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8005a54:	2300      	movs	r3, #0
 8005a56:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
}
 8005a5a:	b002      	add	sp, #8
 8005a5c:	bcf0      	pop	{r4, r5, r6, r7}
 8005a5e:	4770      	bx	lr
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a60:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005a62:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005a66:	42b8      	cmp	r0, r7
 8005a68:	d103      	bne.n	8005a72 <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005a6a:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005a6c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005a70:	6618      	str	r0, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a72:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8005a74:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005a78:	42b8      	cmp	r0, r7
 8005a7a:	d103      	bne.n	8005a84 <HAL_ADC_ConfigChannel+0xcc>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8005a7c:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8005a7e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005a82:	6658      	str	r0, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a84:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8005a86:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005a8a:	42b8      	cmp	r0, r7
 8005a8c:	d103      	bne.n	8005a96 <HAL_ADC_ConfigChannel+0xde>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005a8e:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8005a90:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005a94:	6698      	str	r0, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a96:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8005a98:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005a9c:	42b8      	cmp	r0, r7
 8005a9e:	d103      	bne.n	8005aa8 <HAL_ADC_ConfigChannel+0xf0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005aa0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8005aa2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005aa6:	66d8      	str	r0, [r3, #108]	; 0x6c
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005aa8:	6898      	ldr	r0, [r3, #8]
 8005aaa:	f000 0003 	and.w	r0, r0, #3
 8005aae:	2801      	cmp	r0, #1
 8005ab0:	d06e      	beq.n	8005b90 <HAL_ADC_ConfigChannel+0x1d8>
 8005ab2:	2001      	movs	r0, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005ab4:	2c01      	cmp	r4, #1
 8005ab6:	fa00 f005 	lsl.w	r0, r0, r5
 8005aba:	d06d      	beq.n	8005b98 <HAL_ADC_ConfigChannel+0x1e0>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005abc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005ac0:	ea21 0000 	bic.w	r0, r1, r0
 8005ac4:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005acc:	d07d      	beq.n	8005bca <HAL_ADC_ConfigChannel+0x212>
 8005ace:	4c87      	ldr	r4, [pc, #540]	; (8005cec <HAL_ADC_ConfigChannel+0x334>)
 8005ad0:	4987      	ldr	r1, [pc, #540]	; (8005cf0 <HAL_ADC_ConfigChannel+0x338>)
 8005ad2:	4888      	ldr	r0, [pc, #544]	; (8005cf4 <HAL_ADC_ConfigChannel+0x33c>)
 8005ad4:	42a3      	cmp	r3, r4
 8005ad6:	bf08      	it	eq
 8005ad8:	4601      	moveq	r1, r0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005ada:	2d10      	cmp	r5, #16
 8005adc:	d071      	beq.n	8005bc2 <HAL_ADC_ConfigChannel+0x20a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005ade:	2d11      	cmp	r5, #17
 8005ae0:	d04e      	beq.n	8005b80 <HAL_ADC_ConfigChannel+0x1c8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005ae2:	2d12      	cmp	r5, #18
 8005ae4:	d124      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8005ae6:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005ae8:	0240      	lsls	r0, r0, #9
 8005aea:	d421      	bmi.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005aec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005af0:	f000 80e4 	beq.w	8005cbc <HAL_ADC_ConfigChannel+0x304>
 8005af4:	487d      	ldr	r0, [pc, #500]	; (8005cec <HAL_ADC_ConfigChannel+0x334>)
 8005af6:	4283      	cmp	r3, r0
 8005af8:	f000 80ec 	beq.w	8005cd4 <HAL_ADC_ConfigChannel+0x31c>
 8005afc:	4c7e      	ldr	r4, [pc, #504]	; (8005cf8 <HAL_ADC_ConfigChannel+0x340>)
 8005afe:	42a3      	cmp	r3, r4
 8005b00:	f000 80a8 	beq.w	8005c54 <HAL_ADC_ConfigChannel+0x29c>
 8005b04:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8005b08:	4283      	cmp	r3, r0
 8005b0a:	f000 80a4 	beq.w	8005c56 <HAL_ADC_ConfigChannel+0x29e>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005b0e:	6898      	ldr	r0, [r3, #8]
 8005b10:	f000 0003 	and.w	r0, r0, #3
 8005b14:	2801      	cmp	r0, #1
 8005b16:	f000 80e4 	beq.w	8005ce2 <HAL_ADC_ConfigChannel+0x32a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005b1a:	2d10      	cmp	r5, #16
 8005b1c:	d008      	beq.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005b1e:	2d11      	cmp	r5, #17
 8005b20:	f000 80ce 	beq.w	8005cc0 <HAL_ADC_ConfigChannel+0x308>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005b24:	2d12      	cmp	r5, #18
 8005b26:	d103      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005b28:	688b      	ldr	r3, [r1, #8]
 8005b2a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005b2e:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b30:	2000      	movs	r0, #0
 8005b32:	e78f      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x9c>
    else if (sConfig->Rank < 10U)
 8005b34:	2e09      	cmp	r6, #9
 8005b36:	d918      	bls.n	8005b6a <HAL_ADC_ConfigChannel+0x1b2>
    else if (sConfig->Rank < 15U)
 8005b38:	2e0e      	cmp	r6, #14
 8005b3a:	d854      	bhi.n	8005be6 <HAL_ADC_ConfigChannel+0x22e>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8005b3c:	383c      	subs	r0, #60	; 0x3c
 8005b3e:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8005b40:	271f      	movs	r7, #31
 8005b42:	4087      	lsls	r7, r0
 8005b44:	ea26 0607 	bic.w	r6, r6, r7
 8005b48:	fa05 f000 	lsl.w	r0, r5, r0
 8005b4c:	4330      	orrs	r0, r6
 8005b4e:	6398      	str	r0, [r3, #56]	; 0x38
 8005b50:	e756      	b.n	8005a00 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005b52:	3e1e      	subs	r6, #30
 8005b54:	699f      	ldr	r7, [r3, #24]
 8005b56:	f04f 0c07 	mov.w	ip, #7
 8005b5a:	fa0c fc06 	lsl.w	ip, ip, r6
 8005b5e:	40b0      	lsls	r0, r6
 8005b60:	ea27 060c 	bic.w	r6, r7, ip
 8005b64:	4330      	orrs	r0, r6
 8005b66:	6198      	str	r0, [r3, #24]
 8005b68:	e75e      	b.n	8005a28 <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->SQR2,
 8005b6a:	381e      	subs	r0, #30
 8005b6c:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8005b6e:	271f      	movs	r7, #31
 8005b70:	4087      	lsls	r7, r0
 8005b72:	ea26 0607 	bic.w	r6, r6, r7
 8005b76:	fa05 f000 	lsl.w	r0, r5, r0
 8005b7a:	4330      	orrs	r0, r6
 8005b7c:	6358      	str	r0, [r3, #52]	; 0x34
 8005b7e:	e73f      	b.n	8005a00 <HAL_ADC_ConfigChannel+0x48>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005b80:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005b82:	01c4      	lsls	r4, r0, #7
 8005b84:	d5b2      	bpl.n	8005aec <HAL_ADC_ConfigChannel+0x134>
 8005b86:	e7d3      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
  __HAL_LOCK(hadc);
 8005b88:	2002      	movs	r0, #2
}
 8005b8a:	b002      	add	sp, #8
 8005b8c:	bcf0      	pop	{r4, r5, r6, r7}
 8005b8e:	4770      	bx	lr
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005b90:	6818      	ldr	r0, [r3, #0]
 8005b92:	07c7      	lsls	r7, r0, #31
 8005b94:	d58d      	bpl.n	8005ab2 <HAL_ADC_ConfigChannel+0xfa>
 8005b96:	e7cb      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005b98:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 8005b9c:	688e      	ldr	r6, [r1, #8]
 8005b9e:	4320      	orrs	r0, r4
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005ba0:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005ba2:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005ba6:	d912      	bls.n	8005bce <HAL_ADC_ConfigChannel+0x216>
        MODIFY_REG(hadc->Instance->SMPR2,
 8005ba8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005bac:	391b      	subs	r1, #27
 8005bae:	6998      	ldr	r0, [r3, #24]
 8005bb0:	2407      	movs	r4, #7
 8005bb2:	408c      	lsls	r4, r1
 8005bb4:	ea20 0004 	bic.w	r0, r0, r4
 8005bb8:	fa06 f101 	lsl.w	r1, r6, r1
 8005bbc:	4301      	orrs	r1, r0
 8005bbe:	6199      	str	r1, [r3, #24]
 8005bc0:	e782      	b.n	8005ac8 <HAL_ADC_ConfigChannel+0x110>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005bc2:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005bc4:	0206      	lsls	r6, r0, #8
 8005bc6:	d591      	bpl.n	8005aec <HAL_ADC_ConfigChannel+0x134>
 8005bc8:	e7b2      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bca:	494a      	ldr	r1, [pc, #296]	; (8005cf4 <HAL_ADC_ConfigChannel+0x33c>)
 8005bcc:	e785      	b.n	8005ada <HAL_ADC_ConfigChannel+0x122>
        MODIFY_REG(hadc->Instance->SMPR1,
 8005bce:	1c68      	adds	r0, r5, #1
 8005bd0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8005bd4:	6959      	ldr	r1, [r3, #20]
 8005bd6:	2407      	movs	r4, #7
 8005bd8:	4084      	lsls	r4, r0
 8005bda:	4086      	lsls	r6, r0
 8005bdc:	ea21 0104 	bic.w	r1, r1, r4
 8005be0:	4331      	orrs	r1, r6
 8005be2:	6159      	str	r1, [r3, #20]
 8005be4:	e770      	b.n	8005ac8 <HAL_ADC_ConfigChannel+0x110>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8005be6:	385a      	subs	r0, #90	; 0x5a
 8005be8:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8005bea:	271f      	movs	r7, #31
 8005bec:	4087      	lsls	r7, r0
 8005bee:	ea26 0607 	bic.w	r6, r6, r7
 8005bf2:	fa05 f000 	lsl.w	r0, r5, r0
 8005bf6:	4330      	orrs	r0, r6
 8005bf8:	63d8      	str	r0, [r3, #60]	; 0x3c
 8005bfa:	e701      	b.n	8005a00 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8005bfc:	f8d3 c06c 	ldr.w	ip, [r3, #108]	; 0x6c
 8005c00:	4e3e      	ldr	r6, [pc, #248]	; (8005cfc <HAL_ADC_ConfigChannel+0x344>)
 8005c02:	ea0c 0606 	and.w	r6, ip, r6
 8005c06:	4337      	orrs	r7, r6
 8005c08:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005c0c:	4338      	orrs	r0, r7
 8005c0e:	66d8      	str	r0, [r3, #108]	; 0x6c
      break;
 8005c10:	e74a      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0xf0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8005c12:	f8d3 c068 	ldr.w	ip, [r3, #104]	; 0x68
 8005c16:	4e39      	ldr	r6, [pc, #228]	; (8005cfc <HAL_ADC_ConfigChannel+0x344>)
 8005c18:	ea0c 0606 	and.w	r6, ip, r6
 8005c1c:	4337      	orrs	r7, r6
 8005c1e:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005c22:	4338      	orrs	r0, r7
 8005c24:	6698      	str	r0, [r3, #104]	; 0x68
      break;
 8005c26:	e73f      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0xf0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8005c28:	f8d3 c064 	ldr.w	ip, [r3, #100]	; 0x64
 8005c2c:	4e33      	ldr	r6, [pc, #204]	; (8005cfc <HAL_ADC_ConfigChannel+0x344>)
 8005c2e:	ea0c 0606 	and.w	r6, ip, r6
 8005c32:	4337      	orrs	r7, r6
 8005c34:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005c38:	4338      	orrs	r0, r7
 8005c3a:	6658      	str	r0, [r3, #100]	; 0x64
      break;
 8005c3c:	e734      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0xf0>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005c3e:	f8d3 c060 	ldr.w	ip, [r3, #96]	; 0x60
 8005c42:	4e2e      	ldr	r6, [pc, #184]	; (8005cfc <HAL_ADC_ConfigChannel+0x344>)
 8005c44:	ea0c 0606 	and.w	r6, ip, r6
 8005c48:	4337      	orrs	r7, r6
 8005c4a:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005c4e:	4338      	orrs	r0, r7
 8005c50:	6618      	str	r0, [r3, #96]	; 0x60
      break;
 8005c52:	e729      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0xf0>
 8005c54:	4c2a      	ldr	r4, [pc, #168]	; (8005d00 <HAL_ADC_ConfigChannel+0x348>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005c56:	6898      	ldr	r0, [r3, #8]
 8005c58:	f000 0003 	and.w	r0, r0, #3
 8005c5c:	2801      	cmp	r0, #1
 8005c5e:	d024      	beq.n	8005caa <HAL_ADC_ConfigChannel+0x2f2>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005c60:	68a0      	ldr	r0, [r4, #8]
 8005c62:	f000 0003 	and.w	r0, r0, #3
 8005c66:	2801      	cmp	r0, #1
 8005c68:	d037      	beq.n	8005cda <HAL_ADC_ConfigChannel+0x322>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005c6a:	2d10      	cmp	r5, #16
 8005c6c:	f47f af57 	bne.w	8005b1e <HAL_ADC_ConfigChannel+0x166>
 8005c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c74:	f47f af5c 	bne.w	8005b30 <HAL_ADC_ConfigChannel+0x178>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005c78:	4b22      	ldr	r3, [pc, #136]	; (8005d04 <HAL_ADC_ConfigChannel+0x34c>)
 8005c7a:	4c23      	ldr	r4, [pc, #140]	; (8005d08 <HAL_ADC_ConfigChannel+0x350>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005c7e:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005c80:	fba4 4303 	umull	r4, r3, r4, r3
 8005c84:	0c9b      	lsrs	r3, r3, #18
 8005c86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005c8a:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005c8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005c90:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005c92:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005c94:	9b01      	ldr	r3, [sp, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f43f af4a 	beq.w	8005b30 <HAL_ADC_ConfigChannel+0x178>
            wait_loop_index--;
 8005c9c:	9b01      	ldr	r3, [sp, #4]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005ca2:	9b01      	ldr	r3, [sp, #4]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1f9      	bne.n	8005c9c <HAL_ADC_ConfigChannel+0x2e4>
 8005ca8:	e742      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x178>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005caa:	6818      	ldr	r0, [r3, #0]
 8005cac:	07c6      	lsls	r6, r0, #31
 8005cae:	d5d7      	bpl.n	8005c60 <HAL_ADC_ConfigChannel+0x2a8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cb0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005cb2:	f043 0320 	orr.w	r3, r3, #32
 8005cb6:	6453      	str	r3, [r2, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8005cb8:	2001      	movs	r0, #1
 8005cba:	e6cb      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x9c>
 8005cbc:	4c0b      	ldr	r4, [pc, #44]	; (8005cec <HAL_ADC_ConfigChannel+0x334>)
 8005cbe:	e7ca      	b.n	8005c56 <HAL_ADC_ConfigChannel+0x29e>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005cc4:	f47f af34 	bne.w	8005b30 <HAL_ADC_ConfigChannel+0x178>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005cc8:	688b      	ldr	r3, [r1, #8]
 8005cca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cce:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cd0:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005cd2:	e6bf      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x9c>
 8005cd4:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8005cd8:	e7bd      	b.n	8005c56 <HAL_ADC_ConfigChannel+0x29e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005cda:	6820      	ldr	r0, [r4, #0]
 8005cdc:	07c0      	lsls	r0, r0, #31
 8005cde:	d4e7      	bmi.n	8005cb0 <HAL_ADC_ConfigChannel+0x2f8>
 8005ce0:	e7c3      	b.n	8005c6a <HAL_ADC_ConfigChannel+0x2b2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005ce2:	6818      	ldr	r0, [r3, #0]
 8005ce4:	07c7      	lsls	r7, r0, #31
 8005ce6:	d4e3      	bmi.n	8005cb0 <HAL_ADC_ConfigChannel+0x2f8>
 8005ce8:	e717      	b.n	8005b1a <HAL_ADC_ConfigChannel+0x162>
 8005cea:	bf00      	nop
 8005cec:	50000100 	.word	0x50000100
 8005cf0:	50000700 	.word	0x50000700
 8005cf4:	50000300 	.word	0x50000300
 8005cf8:	50000400 	.word	0x50000400
 8005cfc:	83fff000 	.word	0x83fff000
 8005d00:	50000500 	.word	0x50000500
 8005d04:	20000004 	.word	0x20000004
 8005d08:	431bde83 	.word	0x431bde83

08005d0c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d0c:	4a07      	ldr	r2, [pc, #28]	; (8005d2c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005d0e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d10:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8005d14:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8005d16:	0200      	lsls	r0, r0, #8
 8005d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d1c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8005d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8005d24:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8005d26:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	e000ed00 	.word	0xe000ed00

08005d30 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d30:	4b18      	ldr	r3, [pc, #96]	; (8005d94 <HAL_NVIC_SetPriority+0x64>)
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d38:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d3a:	f1c3 0507 	rsb	r5, r3, #7
 8005d3e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d40:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d44:	bf28      	it	cs
 8005d46:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d48:	2c06      	cmp	r4, #6
 8005d4a:	d919      	bls.n	8005d80 <HAL_NVIC_SetPriority+0x50>
 8005d4c:	3b03      	subs	r3, #3
 8005d4e:	f04f 34ff 	mov.w	r4, #4294967295
 8005d52:	409c      	lsls	r4, r3
 8005d54:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d58:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5c:	40aa      	lsls	r2, r5
 8005d5e:	ea21 0102 	bic.w	r1, r1, r2
 8005d62:	fa01 f203 	lsl.w	r2, r1, r3
 8005d66:	4322      	orrs	r2, r4
 8005d68:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) < 0)
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	b2d2      	uxtb	r2, r2
 8005d6e:	db0a      	blt.n	8005d86 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d70:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005d74:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8005d78:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005d7c:	bc30      	pop	{r4, r5}
 8005d7e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d80:	2400      	movs	r4, #0
 8005d82:	4623      	mov	r3, r4
 8005d84:	e7e8      	b.n	8005d58 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d86:	4b04      	ldr	r3, [pc, #16]	; (8005d98 <HAL_NVIC_SetPriority+0x68>)
 8005d88:	f000 000f 	and.w	r0, r0, #15
 8005d8c:	4403      	add	r3, r0
 8005d8e:	761a      	strb	r2, [r3, #24]
 8005d90:	bc30      	pop	{r4, r5}
 8005d92:	4770      	bx	lr
 8005d94:	e000ed00 	.word	0xe000ed00
 8005d98:	e000ecfc 	.word	0xe000ecfc

08005d9c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005d9c:	f000 011f 	and.w	r1, r0, #31
 8005da0:	2301      	movs	r3, #1
 8005da2:	0940      	lsrs	r0, r0, #5
 8005da4:	4a02      	ldr	r2, [pc, #8]	; (8005db0 <HAL_NVIC_EnableIRQ+0x14>)
 8005da6:	408b      	lsls	r3, r1
 8005da8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	e000e100 	.word	0xe000e100

08005db4 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005db4:	0943      	lsrs	r3, r0, #5
 8005db6:	3320      	adds	r3, #32
 8005db8:	f000 001f 	and.w	r0, r0, #31
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	4903      	ldr	r1, [pc, #12]	; (8005dcc <HAL_NVIC_DisableIRQ+0x18>)
 8005dc0:	fa02 f000 	lsl.w	r0, r2, r0
 8005dc4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	e000e100 	.word	0xe000e100

08005dd0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005dd0:	3801      	subs	r0, #1
 8005dd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005dd6:	d20e      	bcs.n	8005df6 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dd8:	4b08      	ldr	r3, [pc, #32]	; (8005dfc <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005dda:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ddc:	4c08      	ldr	r4, [pc, #32]	; (8005e00 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dde:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005de0:	20f0      	movs	r0, #240	; 0xf0
 8005de2:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005de6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005de8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dea:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dee:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8005df0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005df4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005df6:	2001      	movs	r0, #1
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	e000e010 	.word	0xe000e010
 8005e00:	e000ed00 	.word	0xe000ed00

08005e04 <HAL_NVIC_ClearPendingIRQ>:
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005e04:	0943      	lsrs	r3, r0, #5
 8005e06:	3360      	adds	r3, #96	; 0x60
 8005e08:	f000 001f 	and.w	r0, r0, #31
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	4903      	ldr	r1, [pc, #12]	; (8005e1c <HAL_NVIC_ClearPendingIRQ+0x18>)
 8005e10:	fa02 f000 	lsl.w	r0, r2, r0
 8005e14:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop
 8005e1c:	e000e100 	.word	0xe000e100

08005e20 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005e20:	4a04      	ldr	r2, [pc, #16]	; (8005e34 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8005e22:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005e24:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005e26:	bf0c      	ite	eq
 8005e28:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005e2c:	f023 0304 	bicne.w	r3, r3, #4
 8005e30:	6013      	str	r3, [r2, #0]
  }
}
 8005e32:	4770      	bx	lr
 8005e34:	e000e010 	.word	0xe000e010

08005e38 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 8005e38:	b188      	cbz	r0, 8005e5e <HAL_DAC_Init+0x26>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8005e3a:	7903      	ldrb	r3, [r0, #4]
{ 
 8005e3c:	b510      	push	{r4, lr}
  if(hdac->State == HAL_DAC_STATE_RESET)
 8005e3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005e42:	4604      	mov	r4, r0
 8005e44:	b13b      	cbz	r3, 8005e56 <HAL_DAC_Init+0x1e>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005e46:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e48:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005e4a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e4c:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8005e4e:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005e50:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005e52:	7122      	strb	r2, [r4, #4]
}
 8005e54:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005e56:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005e58:	f005 fca6 	bl	800b7a8 <HAL_DAC_MspInit>
 8005e5c:	e7f3      	b.n	8005e46 <HAL_DAC_Init+0xe>
     return HAL_ERROR;
 8005e5e:	2001      	movs	r0, #1
}
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop

08005e64 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005e64:	4602      	mov	r2, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005e66:	6800      	ldr	r0, [r0, #0]
{
 8005e68:	b410      	push	{r4}
  __HAL_DAC_DISABLE(hdac, Channel);
 8005e6a:	6803      	ldr	r3, [r0, #0]
 8005e6c:	2401      	movs	r4, #1
 8005e6e:	fa04 f101 	lsl.w	r1, r4, r1
 8005e72:	ea23 0301 	bic.w	r3, r3, r1
 8005e76:	6003      	str	r3, [r0, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 8005e78:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005e7a:	7114      	strb	r4, [r2, #4]
}
 8005e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop

08005e84 <HAL_DAC_Stop_DMA>:
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005e84:	6803      	ldr	r3, [r0, #0]
{
 8005e86:	b510      	push	{r4, lr}
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005e88:	681a      	ldr	r2, [r3, #0]
{
 8005e8a:	4604      	mov	r4, r0
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005e8c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005e90:	4088      	lsls	r0, r1
 8005e92:	ea22 0200 	bic.w	r2, r2, r0
 8005e96:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	2001      	movs	r0, #1
 8005e9c:	4088      	lsls	r0, r1
 8005e9e:	ea22 0200 	bic.w	r2, r2, r0
 8005ea2:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8005ea4:	b959      	cbnz	r1, 8005ebe <HAL_DAC_Stop_DMA+0x3a>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8005ea6:	68a0      	ldr	r0, [r4, #8]
 8005ea8:	f000 f9e8 	bl	800627c <HAL_DMA_Abort>
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005eac:	6822      	ldr	r2, [r4, #0]
 8005eae:	6813      	ldr	r3, [r2, #0]
 8005eb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005eb4:	6013      	str	r3, [r2, #0]
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
  }
#endif
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8005eb6:	b960      	cbnz	r0, 8005ed2 <HAL_DAC_Stop_DMA+0x4e>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	7123      	strb	r3, [r4, #4]
  }
  
  /* Return function status */
  return status;
}
 8005ebc:	bd10      	pop	{r4, pc}
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8005ebe:	68e0      	ldr	r0, [r4, #12]
 8005ec0:	f000 f9dc 	bl	800627c <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005ec4:	6822      	ldr	r2, [r4, #0]
 8005ec6:	6813      	ldr	r3, [r2, #0]
 8005ec8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ecc:	6013      	str	r3, [r2, #0]
  if (status != HAL_OK)
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	d0f2      	beq.n	8005eb8 <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 8005ed2:	2304      	movs	r3, #4
 8005ed4:	7123      	strb	r3, [r4, #4]
}
 8005ed6:	bd10      	pop	{r4, pc}

08005ed8 <HAL_DAC_ConvCpltCallbackCh1>:
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop

08005edc <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop

08005ee0 <HAL_DAC_ErrorCallbackCh1>:
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop

08005ee4 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8005ee4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005ee6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005ee8:	6923      	ldr	r3, [r4, #16]
 8005eea:	f043 0304 	orr.w	r3, r3, #4
 8005eee:	6123      	str	r3, [r4, #16]
    
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f7ff fff5 	bl	8005ee0 <HAL_DAC_ErrorCallbackCh1>
    
  hdac->State= HAL_DAC_STATE_READY;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	7123      	strb	r3, [r4, #4]
}
 8005efa:	bd10      	pop	{r4, pc}

08005efc <DAC_DMAHalfConvCpltCh1>:
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8005efc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8005efe:	f7ff bfed 	b.w	8005edc <HAL_DAC_ConvHalfCpltCallbackCh1>
 8005f02:	bf00      	nop

08005f04 <DAC_DMAConvCpltCh1>:
{
 8005f04:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005f06:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8005f08:	4620      	mov	r0, r4
 8005f0a:	f7ff ffe5 	bl	8005ed8 <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	7123      	strb	r3, [r4, #4]
}
 8005f12:	bd10      	pop	{r4, pc}

08005f14 <HAL_DAC_Start_DMA>:
{
 8005f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdac);
 8005f16:	7944      	ldrb	r4, [r0, #5]
{
 8005f18:	f8dd c018 	ldr.w	ip, [sp, #24]
  __HAL_LOCK(hdac);
 8005f1c:	2c01      	cmp	r4, #1
 8005f1e:	d054      	beq.n	8005fca <HAL_DAC_Start_DMA+0xb6>
 8005f20:	4617      	mov	r7, r2
 8005f22:	6805      	ldr	r5, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005f24:	2202      	movs	r2, #2
 8005f26:	460e      	mov	r6, r1
 8005f28:	7102      	strb	r2, [r0, #4]
  __HAL_LOCK(hdac);
 8005f2a:	2101      	movs	r1, #1
 8005f2c:	4604      	mov	r4, r0
 8005f2e:	7141      	strb	r1, [r0, #5]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8005f30:	682a      	ldr	r2, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 8005f32:	b9ee      	cbnz	r6, 8005f70 <HAL_DAC_Start_DMA+0x5c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005f34:	6880      	ldr	r0, [r0, #8]
 8005f36:	492c      	ldr	r1, [pc, #176]	; (8005fe8 <HAL_DAC_Start_DMA+0xd4>)
 8005f38:	6281      	str	r1, [r0, #40]	; 0x28
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005f3a:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 8005ff8 <HAL_DAC_Start_DMA+0xe4>
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005f3e:	492b      	ldr	r1, [pc, #172]	; (8005fec <HAL_DAC_Start_DMA+0xd8>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8005f40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    switch(Alignment)
 8005f44:	f1bc 0f04 	cmp.w	ip, #4
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005f48:	e9c0 e10b 	strd	lr, r1, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8005f4c:	602a      	str	r2, [r5, #0]
    switch(Alignment)
 8005f4e:	d047      	beq.n	8005fe0 <HAL_DAC_Start_DMA+0xcc>
 8005f50:	f1bc 0f08 	cmp.w	ip, #8
 8005f54:	d041      	beq.n	8005fda <HAL_DAC_Start_DMA+0xc6>
 8005f56:	f1bc 0f00 	cmp.w	ip, #0
 8005f5a:	d030      	beq.n	8005fbe <HAL_DAC_Start_DMA+0xaa>
  if(Channel == DAC_CHANNEL_1)
 8005f5c:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005f5e:	6829      	ldr	r1, [r5, #0]
 8005f60:	f441 5c00 	orr.w	ip, r1, #8192	; 0x2000
 8005f64:	f8c5 c000 	str.w	ip, [r5]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005f68:	4639      	mov	r1, r7
 8005f6a:	f000 f947 	bl	80061fc <HAL_DMA_Start_IT>
 8005f6e:	e01c      	b.n	8005faa <HAL_DAC_Start_DMA+0x96>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005f70:	68c0      	ldr	r0, [r0, #12]
 8005f72:	491f      	ldr	r1, [pc, #124]	; (8005ff0 <HAL_DAC_Start_DMA+0xdc>)
 8005f74:	6281      	str	r1, [r0, #40]	; 0x28
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005f76:	f8df e084 	ldr.w	lr, [pc, #132]	; 8005ffc <HAL_DAC_Start_DMA+0xe8>
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005f7a:	491e      	ldr	r1, [pc, #120]	; (8005ff4 <HAL_DAC_Start_DMA+0xe0>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8005f7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    switch(Alignment)
 8005f80:	f1bc 0f04 	cmp.w	ip, #4
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005f84:	e9c0 e10b 	strd	lr, r1, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8005f88:	602a      	str	r2, [r5, #0]
    switch(Alignment)
 8005f8a:	d023      	beq.n	8005fd4 <HAL_DAC_Start_DMA+0xc0>
 8005f8c:	f1bc 0f08 	cmp.w	ip, #8
 8005f90:	d01d      	beq.n	8005fce <HAL_DAC_Start_DMA+0xba>
 8005f92:	f1bc 0f00 	cmp.w	ip, #0
 8005f96:	d015      	beq.n	8005fc4 <HAL_DAC_Start_DMA+0xb0>
  if(Channel == DAC_CHANNEL_1)
 8005f98:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005f9a:	6829      	ldr	r1, [r5, #0]
 8005f9c:	f041 5c00 	orr.w	ip, r1, #536870912	; 0x20000000
 8005fa0:	f8c5 c000 	str.w	ip, [r5]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005fa4:	4639      	mov	r1, r7
 8005fa6:	f000 f929 	bl	80061fc <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE(hdac, Channel);
 8005faa:	6822      	ldr	r2, [r4, #0]
 8005fac:	2301      	movs	r3, #1
 8005fae:	6810      	ldr	r0, [r2, #0]
 8005fb0:	fa03 f106 	lsl.w	r1, r3, r6
 8005fb4:	4301      	orrs	r1, r0
  __HAL_UNLOCK(hdac);
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8005fba:	6011      	str	r1, [r2, #0]
}
 8005fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005fbe:	f105 0208 	add.w	r2, r5, #8
        break;
 8005fc2:	e7cc      	b.n	8005f5e <HAL_DAC_Start_DMA+0x4a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005fc4:	f105 0214 	add.w	r2, r5, #20
        break;
 8005fc8:	e7e7      	b.n	8005f9a <HAL_DAC_Start_DMA+0x86>
  __HAL_LOCK(hdac);
 8005fca:	2002      	movs	r0, #2
}
 8005fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005fce:	f105 021c 	add.w	r2, r5, #28
        break;
 8005fd2:	e7e2      	b.n	8005f9a <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005fd4:	f105 0218 	add.w	r2, r5, #24
        break;
 8005fd8:	e7df      	b.n	8005f9a <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005fda:	f105 0210 	add.w	r2, r5, #16
        break;
 8005fde:	e7be      	b.n	8005f5e <HAL_DAC_Start_DMA+0x4a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005fe0:	f105 020c 	add.w	r2, r5, #12
        break;
 8005fe4:	e7bb      	b.n	8005f5e <HAL_DAC_Start_DMA+0x4a>
 8005fe6:	bf00      	nop
 8005fe8:	08005f05 	.word	0x08005f05
 8005fec:	08005ee5 	.word	0x08005ee5
 8005ff0:	0800604d 	.word	0x0800604d
 8005ff4:	08006071 	.word	0x08006071
 8005ff8:	08005efd 	.word	0x08005efd
 8005ffc:	08006061 	.word	0x08006061

08006000 <HAL_DAC_ConfigChannel>:
  __HAL_LOCK(hdac);
 8006000:	7943      	ldrb	r3, [r0, #5]
 8006002:	2b01      	cmp	r3, #1
 8006004:	d01d      	beq.n	8006042 <HAL_DAC_ConfigChannel+0x42>
  hdac->State = HAL_DAC_STATE_BUSY;
 8006006:	2302      	movs	r3, #2
{
 8006008:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 800600a:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 800600c:	6804      	ldr	r4, [r0, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800600e:	e9d1 3600 	ldrd	r3, r6, [r1]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006012:	f640 75fe 	movw	r5, #4094	; 0xffe
  tmpreg1 = hdac->Instance->CR;
 8006016:	6821      	ldr	r1, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006018:	4095      	lsls	r5, r2
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800601a:	4333      	orrs	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800601c:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 |= tmpreg2 << Channel;
 8006020:	4093      	lsls	r3, r2
 8006022:	430b      	orrs	r3, r1
  hdac->Instance->CR = tmpreg1;
 8006024:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006026:	6823      	ldr	r3, [r4, #0]
 8006028:	21c0      	movs	r1, #192	; 0xc0
 800602a:	fa01 f202 	lsl.w	r2, r1, r2
 800602e:	ea23 0202 	bic.w	r2, r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 8006032:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdac);
 8006034:	2300      	movs	r3, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006036:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8006038:	7101      	strb	r1, [r0, #4]
  __HAL_UNLOCK(hdac);
 800603a:	7143      	strb	r3, [r0, #5]
}
 800603c:	bc70      	pop	{r4, r5, r6}
 800603e:	4618      	mov	r0, r3
 8006040:	4770      	bx	lr
  __HAL_LOCK(hdac);
 8006042:	2202      	movs	r2, #2
}
 8006044:	4610      	mov	r0, r2
 8006046:	4770      	bx	lr

08006048 <HAL_DACEx_ConvCpltCallbackCh2>:
}
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop

0800604c <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 800604c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800604e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8006050:	4620      	mov	r0, r4
 8006052:	f7ff fff9 	bl	8006048 <HAL_DACEx_ConvCpltCallbackCh2>
  
  hdac->State= HAL_DAC_STATE_READY;
 8006056:	2301      	movs	r3, #1
 8006058:	7123      	strb	r3, [r4, #4]
}
 800605a:	bd10      	pop	{r4, pc}

0800605c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop

08006060 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8006060:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8006062:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006064:	f7ff fffa 	bl	800605c <HAL_DACEx_ConvHalfCpltCallbackCh2>
}
 8006068:	bd08      	pop	{r3, pc}
 800606a:	bf00      	nop

0800606c <HAL_DACEx_ErrorCallbackCh2>:
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop

08006070 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8006070:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006072:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006074:	6923      	ldr	r3, [r4, #16]
 8006076:	f043 0304 	orr.w	r3, r3, #4
 800607a:	6123      	str	r3, [r4, #16]
    
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800607c:	4620      	mov	r0, r4
 800607e:	f7ff fff5 	bl	800606c <HAL_DACEx_ErrorCallbackCh2>
    
  hdac->State= HAL_DAC_STATE_READY;
 8006082:	2301      	movs	r3, #1
 8006084:	7123      	strb	r3, [r4, #4]
}
 8006086:	bd10      	pop	{r4, pc}

08006088 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8006088:	2800      	cmp	r0, #0
 800608a:	d03a      	beq.n	8006102 <HAL_DMA_Init+0x7a>
{ 
 800608c:	b430      	push	{r4, r5}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800608e:	e9d0 2501 	ldrd	r2, r5, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006092:	e9d0 4103 	ldrd	r4, r1, [r0, #12]
 8006096:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 8006098:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800609a:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800609c:	e9d3 4505 	ldrd	r4, r5, [r3, #20]
  tmp = hdma->Instance->CCR;
 80060a0:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060a2:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060a4:	4322      	orrs	r2, r4
  tmp = hdma->Instance->CCR;
 80060a6:	6801      	ldr	r1, [r0, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 80060a8:	69dc      	ldr	r4, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060aa:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80060ac:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80060ae:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060b2:	4c15      	ldr	r4, [pc, #84]	; (8006108 <HAL_DMA_Init+0x80>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80060b4:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80060b8:	430a      	orrs	r2, r1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060ba:	42a0      	cmp	r0, r4
  hdma->Instance->CCR = tmp;  
 80060bc:	6002      	str	r2, [r0, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060be:	d916      	bls.n	80060ee <HAL_DMA_Init+0x66>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80060c0:	4a12      	ldr	r2, [pc, #72]	; (800610c <HAL_DMA_Init+0x84>)
 80060c2:	4913      	ldr	r1, [pc, #76]	; (8006110 <HAL_DMA_Init+0x88>)
    hdma->DmaBaseAddress = DMA2;
 80060c4:	4c13      	ldr	r4, [pc, #76]	; (8006114 <HAL_DMA_Init+0x8c>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80060c6:	4402      	add	r2, r0
 80060c8:	fba1 1202 	umull	r1, r2, r1, r2
 80060cc:	0912      	lsrs	r2, r2, #4
 80060ce:	0092      	lsls	r2, r2, #2
  hdma->XferCpltCallback = NULL;
 80060d0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80060d2:	2101      	movs	r1, #1
 80060d4:	e9c3 420f 	strd	r4, r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80060d8:	e9c3 000a 	strd	r0, r0, [r3, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 80060dc:	e9c3 000c 	strd	r0, r0, [r3, #48]	; 0x30
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060e0:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 80060e2:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80060e6:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
}  
 80060ea:	bc30      	pop	{r4, r5}
 80060ec:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80060ee:	4a0a      	ldr	r2, [pc, #40]	; (8006118 <HAL_DMA_Init+0x90>)
 80060f0:	4907      	ldr	r1, [pc, #28]	; (8006110 <HAL_DMA_Init+0x88>)
 80060f2:	4402      	add	r2, r0
 80060f4:	fba1 1202 	umull	r1, r2, r1, r2
 80060f8:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 80060fa:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80060fe:	0092      	lsls	r2, r2, #2
 8006100:	e7e6      	b.n	80060d0 <HAL_DMA_Init+0x48>
    return HAL_ERROR;
 8006102:	2001      	movs	r0, #1
}  
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	40020407 	.word	0x40020407
 800610c:	bffdfbf8 	.word	0xbffdfbf8
 8006110:	cccccccd 	.word	0xcccccccd
 8006114:	40020400 	.word	0x40020400
 8006118:	bffdfff8 	.word	0xbffdfff8

0800611c <HAL_DMA_DeInit>:
  if(NULL == hdma)
 800611c:	b368      	cbz	r0, 800617a <HAL_DMA_DeInit+0x5e>
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 800611e:	6802      	ldr	r2, [r0, #0]
{
 8006120:	b430      	push	{r4, r5}
 8006122:	4601      	mov	r1, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006124:	4c16      	ldr	r4, [pc, #88]	; (8006180 <HAL_DMA_DeInit+0x64>)
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006126:	6810      	ldr	r0, [r2, #0]
  hdma->Instance->CCR  = 0U;
 8006128:	2300      	movs	r3, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 800612a:	f020 0001 	bic.w	r0, r0, #1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800612e:	42a2      	cmp	r2, r4
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006130:	6010      	str	r0, [r2, #0]
  hdma->Instance->CCR  = 0U;
 8006132:	6013      	str	r3, [r2, #0]
  hdma->Instance->CNDTR = 0U;
 8006134:	6053      	str	r3, [r2, #4]
  hdma->Instance->CPAR  = 0U;
 8006136:	6093      	str	r3, [r2, #8]
  hdma->Instance->CMAR = 0U;
 8006138:	60d3      	str	r3, [r2, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800613a:	d915      	bls.n	8006168 <HAL_DMA_DeInit+0x4c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800613c:	4b11      	ldr	r3, [pc, #68]	; (8006184 <HAL_DMA_DeInit+0x68>)
 800613e:	4812      	ldr	r0, [pc, #72]	; (8006188 <HAL_DMA_DeInit+0x6c>)
    hdma->DmaBaseAddress = DMA2;
 8006140:	4d12      	ldr	r5, [pc, #72]	; (800618c <HAL_DMA_DeInit+0x70>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006142:	4413      	add	r3, r2
 8006144:	fba0 2303 	umull	r2, r3, r0, r3
 8006148:	091b      	lsrs	r3, r3, #4
 800614a:	009b      	lsls	r3, r3, #2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800614c:	2401      	movs	r4, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800614e:	2200      	movs	r2, #0
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006150:	409c      	lsls	r4, r3
 8006152:	e9c1 530f 	strd	r5, r3, [r1, #60]	; 0x3c
  return HAL_OK;
 8006156:	4610      	mov	r0, r2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006158:	606c      	str	r4, [r5, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800615a:	638a      	str	r2, [r1, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 800615c:	f881 2021 	strb.w	r2, [r1, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8006160:	f881 2020 	strb.w	r2, [r1, #32]
}
 8006164:	bc30      	pop	{r4, r5}
 8006166:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006168:	4b09      	ldr	r3, [pc, #36]	; (8006190 <HAL_DMA_DeInit+0x74>)
 800616a:	4807      	ldr	r0, [pc, #28]	; (8006188 <HAL_DMA_DeInit+0x6c>)
    hdma->DmaBaseAddress = DMA1;
 800616c:	4d09      	ldr	r5, [pc, #36]	; (8006194 <HAL_DMA_DeInit+0x78>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800616e:	4413      	add	r3, r2
 8006170:	fba0 2303 	umull	r2, r3, r0, r3
 8006174:	091b      	lsrs	r3, r3, #4
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	e7e8      	b.n	800614c <HAL_DMA_DeInit+0x30>
    return HAL_ERROR;
 800617a:	2001      	movs	r0, #1
}
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40020407 	.word	0x40020407
 8006184:	bffdfbf8 	.word	0xbffdfbf8
 8006188:	cccccccd 	.word	0xcccccccd
 800618c:	40020400 	.word	0x40020400
 8006190:	bffdfff8 	.word	0xbffdfff8
 8006194:	40020000 	.word	0x40020000

08006198 <HAL_DMA_Start>:
{
 8006198:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800619a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800619e:	2c01      	cmp	r4, #1
 80061a0:	d02a      	beq.n	80061f8 <HAL_DMA_Start+0x60>
  if(HAL_DMA_STATE_READY == hdma->State)
 80061a2:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80061a6:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80061a8:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80061aa:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80061ae:	d11e      	bne.n	80061ee <HAL_DMA_Start+0x56>
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80061b0:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80061b2:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061b4:	2600      	movs	r6, #0
 80061b6:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80061b8:	6826      	ldr	r6, [r4, #0]
  	hdma->State = HAL_DMA_STATE_BUSY;
 80061ba:	f04f 0e02 	mov.w	lr, #2
 80061be:	f880 e021 	strb.w	lr, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80061c2:	f026 0c01 	bic.w	ip, r6, #1
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80061c6:	6c06      	ldr	r6, [r0, #64]	; 0x40
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061c8:	6840      	ldr	r0, [r0, #4]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80061ca:	f8c4 c000 	str.w	ip, [r4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061ce:	2810      	cmp	r0, #16
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80061d0:	fa05 f506 	lsl.w	r5, r5, r6
 80061d4:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 80061d6:	6063      	str	r3, [r4, #4]
    hdma->Instance->CPAR = DstAddress;
 80061d8:	bf0b      	itete	eq
 80061da:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80061dc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80061de:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80061e0:	60e2      	strne	r2, [r4, #12]
  	hdma->Instance->CCR |= DMA_CCR_EN;  
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	f043 0301 	orr.w	r3, r3, #1
 80061e8:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80061ea:	2000      	movs	r0, #0
} 
 80061ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	__HAL_UNLOCK(hdma);
 80061ee:	2300      	movs	r3, #0
 80061f0:	f880 3020 	strb.w	r3, [r0, #32]
  	status = HAL_BUSY;
 80061f4:	2002      	movs	r0, #2
} 
 80061f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 80061f8:	2002      	movs	r0, #2
} 
 80061fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080061fc <HAL_DMA_Start_IT>:
{
 80061fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80061fe:	f890 4020 	ldrb.w	r4, [r0, #32]
 8006202:	2c01      	cmp	r4, #1
 8006204:	d02f      	beq.n	8006266 <HAL_DMA_Start_IT+0x6a>
  if(HAL_DMA_STATE_READY == hdma->State)
 8006206:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800620a:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800620c:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 800620e:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8006212:	d123      	bne.n	800625c <HAL_DMA_Start_IT+0x60>
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006214:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006216:	2600      	movs	r6, #0
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006218:	e9d0 c70f 	ldrd	ip, r7, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800621c:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800621e:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006220:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006222:	f026 0601 	bic.w	r6, r6, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006226:	6847      	ldr	r7, [r0, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 8006228:	f04f 0e02 	mov.w	lr, #2
 800622c:	f880 e021 	strb.w	lr, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006230:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006232:	f8cc 5004 	str.w	r5, [ip, #4]
  hdma->Instance->CNDTR = DataLength;
 8006236:	6063      	str	r3, [r4, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 8006238:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800623a:	2f10      	cmp	r7, #16
    hdma->Instance->CPAR = DstAddress;
 800623c:	bf0b      	itete	eq
 800623e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8006240:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8006242:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8006244:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8006246:	b183      	cbz	r3, 800626a <HAL_DMA_Start_IT+0x6e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006248:	6823      	ldr	r3, [r4, #0]
 800624a:	f043 030e 	orr.w	r3, r3, #14
 800624e:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8006250:	6823      	ldr	r3, [r4, #0]
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8006258:	2000      	movs	r0, #0
} 
 800625a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_UNLOCK(hdma); 
 800625c:	2300      	movs	r3, #0
 800625e:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 8006262:	2002      	movs	r0, #2
} 
 8006264:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 8006266:	2002      	movs	r0, #2
} 
 8006268:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800626a:	6823      	ldr	r3, [r4, #0]
 800626c:	f043 030a 	orr.w	r3, r3, #10
 8006270:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	f023 0304 	bic.w	r3, r3, #4
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	e7e9      	b.n	8006250 <HAL_DMA_Start_IT+0x54>

0800627c <HAL_DMA_Abort>:
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800627c:	6802      	ldr	r2, [r0, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800627e:	6c01      	ldr	r1, [r0, #64]	; 0x40
{
 8006280:	4603      	mov	r3, r0
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006282:	6810      	ldr	r0, [r2, #0]
 8006284:	f020 000e 	bic.w	r0, r0, #14
{
 8006288:	b430      	push	{r4, r5}
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800628a:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800628c:	6010      	str	r0, [r2, #0]
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800628e:	6810      	ldr	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006290:	2401      	movs	r4, #1
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006292:	f020 0001 	bic.w	r0, r0, #1
 8006296:	6010      	str	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006298:	fa04 f101 	lsl.w	r1, r4, r1
	__HAL_UNLOCK(hdma);
 800629c:	2200      	movs	r2, #0
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800629e:	6069      	str	r1, [r5, #4]
}
 80062a0:	4610      	mov	r0, r2
	hdma->State = HAL_DMA_STATE_READY; 
 80062a2:	f883 4021 	strb.w	r4, [r3, #33]	; 0x21
	__HAL_UNLOCK(hdma);
 80062a6:	f883 2020 	strb.w	r2, [r3, #32]
}
 80062aa:	bc30      	pop	{r4, r5}
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop

080062b0 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80062b0:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 80062b4:	2a02      	cmp	r2, #2
{  
 80062b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80062b8:	d003      	beq.n	80062c2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062ba:	2204      	movs	r2, #4
 80062bc:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80062be:	2001      	movs	r0, #1
}
 80062c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80062c2:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80062c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80062c6:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80062c8:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 80062ca:	6b45      	ldr	r5, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80062cc:	f024 040e 	bic.w	r4, r4, #14
 80062d0:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80062d2:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80062d4:	2601      	movs	r6, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80062d6:	f024 0401 	bic.w	r4, r4, #1
 80062da:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80062dc:	fa06 f101 	lsl.w	r1, r6, r1
    __HAL_UNLOCK(hdma);
 80062e0:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80062e2:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80062e4:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80062e8:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80062ec:	b115      	cbz	r5, 80062f4 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 80062ee:	47a8      	blx	r5
  HAL_StatusTypeDef status = HAL_OK;
 80062f0:	4620      	mov	r0, r4
}
 80062f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80062f4:	4628      	mov	r0, r5
}
 80062f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080062f8 <HAL_DMA_IRQHandler>:
{
 80062f8:	b470      	push	{r4, r5, r6}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80062fa:	e9d0 520f 	ldrd	r5, r2, [r0, #60]	; 0x3c
 80062fe:	2304      	movs	r3, #4
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006300:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006302:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006304:	4093      	lsls	r3, r2
 8006306:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8006308:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800630a:	d00a      	beq.n	8006322 <HAL_DMA_IRQHandler+0x2a>
 800630c:	f016 0f04 	tst.w	r6, #4
 8006310:	d007      	beq.n	8006322 <HAL_DMA_IRQHandler+0x2a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	0692      	lsls	r2, r2, #26
 8006316:	d537      	bpl.n	8006388 <HAL_DMA_IRQHandler+0x90>
  	if(hdma->XferHalfCpltCallback != NULL)
 8006318:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800631a:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800631c:	b1ca      	cbz	r2, 8006352 <HAL_DMA_IRQHandler+0x5a>
}  
 800631e:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 8006320:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8006322:	2302      	movs	r3, #2
 8006324:	4093      	lsls	r3, r2
 8006326:	420b      	tst	r3, r1
 8006328:	d015      	beq.n	8006356 <HAL_DMA_IRQHandler+0x5e>
 800632a:	f016 0f02 	tst.w	r6, #2
 800632e:	d012      	beq.n	8006356 <HAL_DMA_IRQHandler+0x5e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	0692      	lsls	r2, r2, #26
 8006334:	d406      	bmi.n	8006344 <HAL_DMA_IRQHandler+0x4c>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8006336:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8006338:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800633a:	f022 020a 	bic.w	r2, r2, #10
 800633e:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8006340:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8006344:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8006346:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 8006348:	2300      	movs	r3, #0
 800634a:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 800634e:	2a00      	cmp	r2, #0
 8006350:	d1e5      	bne.n	800631e <HAL_DMA_IRQHandler+0x26>
}  
 8006352:	bc70      	pop	{r4, r5, r6}
 8006354:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006356:	2308      	movs	r3, #8
 8006358:	4093      	lsls	r3, r2
 800635a:	420b      	tst	r3, r1
 800635c:	d0f9      	beq.n	8006352 <HAL_DMA_IRQHandler+0x5a>
 800635e:	0733      	lsls	r3, r6, #28
 8006360:	d5f7      	bpl.n	8006352 <HAL_DMA_IRQHandler+0x5a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006362:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8006364:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006366:	f023 030e 	bic.w	r3, r3, #14
 800636a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800636c:	2301      	movs	r3, #1
 800636e:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8006372:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006374:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006376:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8006378:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 800637c:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8006380:	2900      	cmp	r1, #0
 8006382:	d0e6      	beq.n	8006352 <HAL_DMA_IRQHandler+0x5a>
}  
 8006384:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8006386:	4708      	bx	r1
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	f022 0204 	bic.w	r2, r2, #4
 800638e:	6022      	str	r2, [r4, #0]
 8006390:	e7c2      	b.n	8006318 <HAL_DMA_IRQHandler+0x20>
 8006392:	bf00      	nop

08006394 <HAL_DMA_RegisterCallback>:
{
 8006394:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8006396:	f890 0020 	ldrb.w	r0, [r0, #32]
 800639a:	2801      	cmp	r0, #1
 800639c:	d01f      	beq.n	80063de <HAL_DMA_RegisterCallback+0x4a>
{
 800639e:	b410      	push	{r4}
  if(HAL_DMA_STATE_READY == hdma->State)
 80063a0:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
  __HAL_LOCK(hdma);
 80063a4:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80063a6:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 80063a8:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80063ac:	d005      	beq.n	80063ba <HAL_DMA_RegisterCallback+0x26>
  __HAL_UNLOCK(hdma);
 80063ae:	2200      	movs	r2, #0
 80063b0:	f883 2020 	strb.w	r2, [r3, #32]
}
 80063b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063b8:	4770      	bx	lr
    switch (CallbackID)
 80063ba:	2903      	cmp	r1, #3
 80063bc:	d811      	bhi.n	80063e2 <HAL_DMA_RegisterCallback+0x4e>
 80063be:	e8df f001 	tbb	[pc, r1]
 80063c2:	080b      	.short	0x080b
 80063c4:	0205      	.short	0x0205
           hdma->XferAbortCallback = pCallback;
 80063c6:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 80063c8:	2000      	movs	r0, #0
           break; 
 80063ca:	e7f0      	b.n	80063ae <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferErrorCallback = pCallback;
 80063cc:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80063ce:	2000      	movs	r0, #0
           break;         
 80063d0:	e7ed      	b.n	80063ae <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferHalfCpltCallback = pCallback;
 80063d2:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 80063d4:	2000      	movs	r0, #0
           break;         
 80063d6:	e7ea      	b.n	80063ae <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferCpltCallback = pCallback;
 80063d8:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 80063da:	2000      	movs	r0, #0
           break;
 80063dc:	e7e7      	b.n	80063ae <HAL_DMA_RegisterCallback+0x1a>
  __HAL_LOCK(hdma);
 80063de:	2002      	movs	r0, #2
}
 80063e0:	4770      	bx	lr
           status = HAL_ERROR;
 80063e2:	2001      	movs	r0, #1
 80063e4:	e7e3      	b.n	80063ae <HAL_DMA_RegisterCallback+0x1a>
 80063e6:	bf00      	nop

080063e8 <HAL_DMA_UnRegisterCallback>:
  __HAL_LOCK(hdma);
 80063e8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d012      	beq.n	8006416 <HAL_DMA_UnRegisterCallback+0x2e>
  if(HAL_DMA_STATE_READY == hdma->State)
 80063f0:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80063f4:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80063f6:	429a      	cmp	r2, r3
  __HAL_LOCK(hdma);
 80063f8:	f880 3020 	strb.w	r3, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80063fc:	d004      	beq.n	8006408 <HAL_DMA_UnRegisterCallback+0x20>
  __HAL_UNLOCK(hdma);
 80063fe:	2200      	movs	r2, #0
 8006400:	f880 2020 	strb.w	r2, [r0, #32]
}
 8006404:	4618      	mov	r0, r3
 8006406:	4770      	bx	lr
    switch (CallbackID)
 8006408:	2904      	cmp	r1, #4
 800640a:	d819      	bhi.n	8006440 <HAL_DMA_UnRegisterCallback+0x58>
 800640c:	e8df f001 	tbb	[pc, r1]
 8006410:	15120f0c 	.word	0x15120f0c
 8006414:	06          	.byte	0x06
 8006415:	00          	.byte	0x00
  __HAL_LOCK(hdma);
 8006416:	2302      	movs	r3, #2
}
 8006418:	4618      	mov	r0, r3
 800641a:	4770      	bx	lr
           hdma->XferCpltCallback = NULL;
 800641c:	2300      	movs	r3, #0
           hdma->XferHalfCpltCallback = NULL;
 800641e:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
           hdma->XferAbortCallback = NULL;
 8006422:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
           break; 
 8006426:	e7ea      	b.n	80063fe <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferCpltCallback = NULL;
 8006428:	2300      	movs	r3, #0
 800642a:	6283      	str	r3, [r0, #40]	; 0x28
           break;
 800642c:	e7e7      	b.n	80063fe <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferHalfCpltCallback = NULL;
 800642e:	2300      	movs	r3, #0
 8006430:	62c3      	str	r3, [r0, #44]	; 0x2c
           break;         
 8006432:	e7e4      	b.n	80063fe <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferErrorCallback = NULL;
 8006434:	2300      	movs	r3, #0
 8006436:	6303      	str	r3, [r0, #48]	; 0x30
           break;         
 8006438:	e7e1      	b.n	80063fe <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferAbortCallback = NULL;
 800643a:	2300      	movs	r3, #0
 800643c:	6343      	str	r3, [r0, #52]	; 0x34
           break; 
 800643e:	e7de      	b.n	80063fe <HAL_DMA_UnRegisterCallback+0x16>
           status = HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e7dc      	b.n	80063fe <HAL_DMA_UnRegisterCallback+0x16>

08006444 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8006444:	f8d1 c000 	ldr.w	ip, [r1]
 8006448:	f1bc 0f00 	cmp.w	ip, #0
 800644c:	f000 80d0 	beq.w	80065f0 <HAL_GPIO_Init+0x1ac>
{
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006454:	f8df e1cc 	ldr.w	lr, [pc, #460]	; 8006624 <HAL_GPIO_Init+0x1e0>
{
 8006458:	b083      	sub	sp, #12
 800645a:	4688      	mov	r8, r1
  uint32_t position = 0x00U;
 800645c:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800645e:	f04f 0901 	mov.w	r9, #1
 8006462:	fa09 f205 	lsl.w	r2, r9, r5
    if(iocurrent)
 8006466:	ea12 060c 	ands.w	r6, r2, ip
 800646a:	d077      	beq.n	800655c <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800646c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006470:	f021 0a10 	bic.w	sl, r1, #16
 8006474:	f1ba 0f02 	cmp.w	sl, #2
 8006478:	d078      	beq.n	800656c <HAL_GPIO_Init+0x128>
 800647a:	006f      	lsls	r7, r5, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800647c:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 800647e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006482:	40bb      	lsls	r3, r7
 8006484:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006486:	f001 0403 	and.w	r4, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800648a:	ea03 0b0b 	and.w	fp, r3, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800648e:	40bc      	lsls	r4, r7
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006490:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006494:	ea44 040b 	orr.w	r4, r4, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006498:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 800649c:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800649e:	f240 8086 	bls.w	80065ae <HAL_GPIO_Init+0x16a>
      temp = GPIOx->PUPDR;
 80064a2:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064a4:	f8d8 2008 	ldr.w	r2, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80064a8:	4023      	ands	r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064aa:	40ba      	lsls	r2, r7
 80064ac:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80064ae:	00cf      	lsls	r7, r1, #3
      GPIOx->PUPDR = temp;
 80064b0:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80064b2:	d553      	bpl.n	800655c <HAL_GPIO_Init+0x118>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064b4:	4a54      	ldr	r2, [pc, #336]	; (8006608 <HAL_GPIO_Init+0x1c4>)
 80064b6:	6993      	ldr	r3, [r2, #24]
 80064b8:	f043 0301 	orr.w	r3, r3, #1
 80064bc:	6193      	str	r3, [r2, #24]
 80064be:	6993      	ldr	r3, [r2, #24]
 80064c0:	f025 0403 	bic.w	r4, r5, #3
 80064c4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 80064d0:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80064d2:	f005 0203 	and.w	r2, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064d6:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80064d8:	68a7      	ldr	r7, [r4, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80064da:	0092      	lsls	r2, r2, #2
 80064dc:	230f      	movs	r3, #15
 80064de:	4093      	lsls	r3, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80064e0:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80064e4:	ea27 0303 	bic.w	r3, r7, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80064e8:	d016      	beq.n	8006518 <HAL_GPIO_Init+0xd4>
 80064ea:	4f48      	ldr	r7, [pc, #288]	; (800660c <HAL_GPIO_Init+0x1c8>)
 80064ec:	42b8      	cmp	r0, r7
 80064ee:	d076      	beq.n	80065de <HAL_GPIO_Init+0x19a>
 80064f0:	4f47      	ldr	r7, [pc, #284]	; (8006610 <HAL_GPIO_Init+0x1cc>)
 80064f2:	42b8      	cmp	r0, r7
 80064f4:	d06e      	beq.n	80065d4 <HAL_GPIO_Init+0x190>
 80064f6:	4f47      	ldr	r7, [pc, #284]	; (8006614 <HAL_GPIO_Init+0x1d0>)
 80064f8:	42b8      	cmp	r0, r7
 80064fa:	d07a      	beq.n	80065f2 <HAL_GPIO_Init+0x1ae>
 80064fc:	4f46      	ldr	r7, [pc, #280]	; (8006618 <HAL_GPIO_Init+0x1d4>)
 80064fe:	42b8      	cmp	r0, r7
 8006500:	d07c      	beq.n	80065fc <HAL_GPIO_Init+0x1b8>
 8006502:	4f46      	ldr	r7, [pc, #280]	; (800661c <HAL_GPIO_Init+0x1d8>)
 8006504:	42b8      	cmp	r0, r7
 8006506:	d06e      	beq.n	80065e6 <HAL_GPIO_Init+0x1a2>
 8006508:	4f45      	ldr	r7, [pc, #276]	; (8006620 <HAL_GPIO_Init+0x1dc>)
 800650a:	42b8      	cmp	r0, r7
 800650c:	bf0c      	ite	eq
 800650e:	2706      	moveq	r7, #6
 8006510:	2707      	movne	r7, #7
 8006512:	fa07 f202 	lsl.w	r2, r7, r2
 8006516:	4313      	orrs	r3, r2
        SYSCFG->EXTICR[position >> 2] = temp;
 8006518:	60a3      	str	r3, [r4, #8]
        temp = EXTI->IMR;
 800651a:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800651e:	43f2      	mvns	r2, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006520:	03cc      	lsls	r4, r1, #15
        temp &= ~((uint32_t)iocurrent);
 8006522:	bf54      	ite	pl
 8006524:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8006526:	4333      	orrmi	r3, r6
        }
        EXTI->IMR = temp;
 8006528:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800652c:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006530:	038f      	lsls	r7, r1, #14
        temp &= ~((uint32_t)iocurrent);
 8006532:	bf54      	ite	pl
 8006534:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8006536:	4333      	orrmi	r3, r6
        }
        EXTI->EMR = temp;
 8006538:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800653c:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006540:	02cc      	lsls	r4, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8006542:	bf54      	ite	pl
 8006544:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8006546:	4333      	orrmi	r3, r6
        }
        EXTI->RTSR = temp;
 8006548:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800654c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006550:	0289      	lsls	r1, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8006552:	bf54      	ite	pl
 8006554:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8006556:	4333      	orrmi	r3, r6
        }
        EXTI->FTSR = temp;
 8006558:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 800655c:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 800655e:	fa3c f305 	lsrs.w	r3, ip, r5
 8006562:	f47f af7e 	bne.w	8006462 <HAL_GPIO_Init+0x1e>
  }
}
 8006566:	b003      	add	sp, #12
 8006568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3];
 800656c:	08ef      	lsrs	r7, r5, #3
 800656e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006572:	f005 0407 	and.w	r4, r5, #7
        temp = GPIOx->AFR[position >> 3];
 8006576:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006578:	00a4      	lsls	r4, r4, #2
 800657a:	f04f 0b0f 	mov.w	fp, #15
 800657e:	fa0b fb04 	lsl.w	fp, fp, r4
 8006582:	ea23 0a0b 	bic.w	sl, r3, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006586:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800658a:	40a3      	lsls	r3, r4
 800658c:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8006590:	623b      	str	r3, [r7, #32]
 8006592:	006f      	lsls	r7, r5, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006594:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8006596:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800659a:	40bb      	lsls	r3, r7
 800659c:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800659e:	f001 0403 	and.w	r4, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065a2:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065a6:	40bc      	lsls	r4, r7
 80065a8:	ea44 040a 	orr.w	r4, r4, sl
      GPIOx->MODER = temp;
 80065ac:	6004      	str	r4, [r0, #0]
        temp = GPIOx->OSPEEDR;
 80065ae:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80065b0:	ea03 0a04 	and.w	sl, r3, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80065b4:	f8d8 400c 	ldr.w	r4, [r8, #12]
 80065b8:	40bc      	lsls	r4, r7
 80065ba:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->OSPEEDR = temp;
 80065be:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80065c0:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80065c4:	f3c1 1400 	ubfx	r4, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80065c8:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80065cc:	40ac      	lsls	r4, r5
 80065ce:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 80065d0:	6044      	str	r4, [r0, #4]
 80065d2:	e766      	b.n	80064a2 <HAL_GPIO_Init+0x5e>
 80065d4:	2702      	movs	r7, #2
 80065d6:	fa07 f202 	lsl.w	r2, r7, r2
 80065da:	4313      	orrs	r3, r2
 80065dc:	e79c      	b.n	8006518 <HAL_GPIO_Init+0xd4>
 80065de:	fa09 f202 	lsl.w	r2, r9, r2
 80065e2:	4313      	orrs	r3, r2
 80065e4:	e798      	b.n	8006518 <HAL_GPIO_Init+0xd4>
 80065e6:	2705      	movs	r7, #5
 80065e8:	fa07 f202 	lsl.w	r2, r7, r2
 80065ec:	4313      	orrs	r3, r2
 80065ee:	e793      	b.n	8006518 <HAL_GPIO_Init+0xd4>
 80065f0:	4770      	bx	lr
 80065f2:	2703      	movs	r7, #3
 80065f4:	fa07 f202 	lsl.w	r2, r7, r2
 80065f8:	4313      	orrs	r3, r2
 80065fa:	e78d      	b.n	8006518 <HAL_GPIO_Init+0xd4>
 80065fc:	2704      	movs	r7, #4
 80065fe:	fa07 f202 	lsl.w	r2, r7, r2
 8006602:	4313      	orrs	r3, r2
 8006604:	e788      	b.n	8006518 <HAL_GPIO_Init+0xd4>
 8006606:	bf00      	nop
 8006608:	40021000 	.word	0x40021000
 800660c:	48000400 	.word	0x48000400
 8006610:	48000800 	.word	0x48000800
 8006614:	48000c00 	.word	0x48000c00
 8006618:	48001000 	.word	0x48001000
 800661c:	48001400 	.word	0x48001400
 8006620:	48001800 	.word	0x48001800
 8006624:	40010400 	.word	0x40010400

08006628 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8006628:	2900      	cmp	r1, #0
 800662a:	f000 8090 	beq.w	800674e <HAL_GPIO_DeInit+0x126>
{
 800662e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006632:	f8df 8138 	ldr.w	r8, [pc, #312]	; 800676c <HAL_GPIO_DeInit+0x144>
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006636:	f8df b138 	ldr.w	fp, [pc, #312]	; 8006770 <HAL_GPIO_DeInit+0x148>
  uint32_t position = 0x00U;
 800663a:	2300      	movs	r3, #0
    iocurrent = GPIO_Pin & (1U << position);
 800663c:	f04f 0901 	mov.w	r9, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006640:	f04f 0a03 	mov.w	sl, #3
    iocurrent = GPIO_Pin & (1U << position);
 8006644:	fa09 f503 	lsl.w	r5, r9, r3
    if (iocurrent)
 8006648:	ea15 0c01 	ands.w	ip, r5, r1
 800664c:	d045      	beq.n	80066da <HAL_GPIO_DeInit+0xb2>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800664e:	005a      	lsls	r2, r3, #1
 8006650:	6804      	ldr	r4, [r0, #0]
 8006652:	fa0a f202 	lsl.w	r2, sl, r2
 8006656:	43d2      	mvns	r2, r2
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006658:	08de      	lsrs	r6, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800665a:	4014      	ands	r4, r2
 800665c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8006660:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006662:	f003 0407 	and.w	r4, r3, #7
 8006666:	f8d6 e020 	ldr.w	lr, [r6, #32]
 800666a:	270f      	movs	r7, #15
 800666c:	00a4      	lsls	r4, r4, #2
 800666e:	fa07 f404 	lsl.w	r4, r7, r4
 8006672:	ea2e 0404 	bic.w	r4, lr, r4
 8006676:	6234      	str	r4, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006678:	6884      	ldr	r4, [r0, #8]
 800667a:	4014      	ands	r4, r2
 800667c:	6084      	str	r4, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800667e:	6844      	ldr	r4, [r0, #4]
 8006680:	ea24 0505 	bic.w	r5, r4, r5
 8006684:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006686:	68c5      	ldr	r5, [r0, #12]
 8006688:	f023 0403 	bic.w	r4, r3, #3
 800668c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8006690:	402a      	ands	r2, r5
 8006692:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8006696:	60c2      	str	r2, [r0, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8006698:	f003 0203 	and.w	r2, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 800669c:	68a5      	ldr	r5, [r4, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800669e:	0092      	lsls	r2, r2, #2
 80066a0:	4097      	lsls	r7, r2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80066a2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80066a6:	ea05 0507 	and.w	r5, r5, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80066aa:	d01c      	beq.n	80066e6 <HAL_GPIO_DeInit+0xbe>
 80066ac:	4558      	cmp	r0, fp
 80066ae:	d040      	beq.n	8006732 <HAL_GPIO_DeInit+0x10a>
 80066b0:	4e29      	ldr	r6, [pc, #164]	; (8006758 <HAL_GPIO_DeInit+0x130>)
 80066b2:	42b0      	cmp	r0, r6
 80066b4:	d044      	beq.n	8006740 <HAL_GPIO_DeInit+0x118>
 80066b6:	4e29      	ldr	r6, [pc, #164]	; (800675c <HAL_GPIO_DeInit+0x134>)
 80066b8:	42b0      	cmp	r0, r6
 80066ba:	d045      	beq.n	8006748 <HAL_GPIO_DeInit+0x120>
 80066bc:	4e28      	ldr	r6, [pc, #160]	; (8006760 <HAL_GPIO_DeInit+0x138>)
 80066be:	42b0      	cmp	r0, r6
 80066c0:	d03a      	beq.n	8006738 <HAL_GPIO_DeInit+0x110>
 80066c2:	4e28      	ldr	r6, [pc, #160]	; (8006764 <HAL_GPIO_DeInit+0x13c>)
 80066c4:	42b0      	cmp	r0, r6
 80066c6:	d043      	beq.n	8006750 <HAL_GPIO_DeInit+0x128>
 80066c8:	4e27      	ldr	r6, [pc, #156]	; (8006768 <HAL_GPIO_DeInit+0x140>)
 80066ca:	42b0      	cmp	r0, r6
 80066cc:	bf0c      	ite	eq
 80066ce:	2606      	moveq	r6, #6
 80066d0:	2607      	movne	r6, #7
 80066d2:	fa06 f202 	lsl.w	r2, r6, r2
 80066d6:	4295      	cmp	r5, r2
 80066d8:	d008      	beq.n	80066ec <HAL_GPIO_DeInit+0xc4>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
    
    position++;
 80066da:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != RESET)
 80066dc:	fa31 f203 	lsrs.w	r2, r1, r3
 80066e0:	d1b0      	bne.n	8006644 <HAL_GPIO_DeInit+0x1c>
  }
}
 80066e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066e6:	2200      	movs	r2, #0
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80066e8:	4295      	cmp	r5, r2
 80066ea:	d1f6      	bne.n	80066da <HAL_GPIO_DeInit+0xb2>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80066ec:	68a2      	ldr	r2, [r4, #8]
 80066ee:	ea22 0707 	bic.w	r7, r2, r7
 80066f2:	60a7      	str	r7, [r4, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80066f4:	f8d8 2000 	ldr.w	r2, [r8]
 80066f8:	ea6f 0c0c 	mvn.w	ip, ip
 80066fc:	ea02 020c 	and.w	r2, r2, ip
 8006700:	f8c8 2000 	str.w	r2, [r8]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006704:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8006708:	ea0c 0202 	and.w	r2, ip, r2
 800670c:	f8c8 2004 	str.w	r2, [r8, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006710:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006714:	ea0c 0202 	and.w	r2, ip, r2
 8006718:	f8c8 2008 	str.w	r2, [r8, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800671c:	f8d8 200c 	ldr.w	r2, [r8, #12]
    position++;
 8006720:	3301      	adds	r3, #1
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006722:	ea0c 0202 	and.w	r2, ip, r2
 8006726:	f8c8 200c 	str.w	r2, [r8, #12]
  while ((GPIO_Pin >> position) != RESET)
 800672a:	fa31 f203 	lsrs.w	r2, r1, r3
 800672e:	d189      	bne.n	8006644 <HAL_GPIO_DeInit+0x1c>
 8006730:	e7d7      	b.n	80066e2 <HAL_GPIO_DeInit+0xba>
 8006732:	fa09 f202 	lsl.w	r2, r9, r2
 8006736:	e7d7      	b.n	80066e8 <HAL_GPIO_DeInit+0xc0>
 8006738:	2604      	movs	r6, #4
 800673a:	fa06 f202 	lsl.w	r2, r6, r2
 800673e:	e7d3      	b.n	80066e8 <HAL_GPIO_DeInit+0xc0>
 8006740:	2602      	movs	r6, #2
 8006742:	fa06 f202 	lsl.w	r2, r6, r2
 8006746:	e7cf      	b.n	80066e8 <HAL_GPIO_DeInit+0xc0>
 8006748:	fa0a f202 	lsl.w	r2, sl, r2
 800674c:	e7cc      	b.n	80066e8 <HAL_GPIO_DeInit+0xc0>
 800674e:	4770      	bx	lr
 8006750:	2605      	movs	r6, #5
 8006752:	fa06 f202 	lsl.w	r2, r6, r2
 8006756:	e7c7      	b.n	80066e8 <HAL_GPIO_DeInit+0xc0>
 8006758:	48000800 	.word	0x48000800
 800675c:	48000c00 	.word	0x48000c00
 8006760:	48001000 	.word	0x48001000
 8006764:	48001400 	.word	0x48001400
 8006768:	48001800 	.word	0x48001800
 800676c:	40010400 	.word	0x40010400
 8006770:	48000400 	.word	0x48000400

08006774 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006778:	6803      	ldr	r3, [r0, #0]
 800677a:	07df      	lsls	r7, r3, #31
{
 800677c:	b083      	sub	sp, #12
 800677e:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006780:	d53d      	bpl.n	80067fe <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006782:	49be      	ldr	r1, [pc, #760]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 8006784:	684a      	ldr	r2, [r1, #4]
 8006786:	f002 020c 	and.w	r2, r2, #12
 800678a:	2a04      	cmp	r2, #4
 800678c:	f000 810d 	beq.w	80069aa <HAL_RCC_OscConfig+0x236>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006790:	684a      	ldr	r2, [r1, #4]
 8006792:	f002 020c 	and.w	r2, r2, #12
 8006796:	2a08      	cmp	r2, #8
 8006798:	f000 8100 	beq.w	800699c <HAL_RCC_OscConfig+0x228>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800679c:	6863      	ldr	r3, [r4, #4]
 800679e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a2:	f000 8182 	beq.w	8006aaa <HAL_RCC_OscConfig+0x336>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f000 8199 	beq.w	8006ade <HAL_RCC_OscConfig+0x36a>
 80067ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067b0:	f000 82a1 	beq.w	8006cf6 <HAL_RCC_OscConfig+0x582>
 80067b4:	4bb1      	ldr	r3, [pc, #708]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80067bc:	601a      	str	r2, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80067c4:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c6:	f7fe fbb1 	bl	8004f2c <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ca:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80067ce:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067d0:	4eaa      	ldr	r6, [pc, #680]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 80067d2:	2501      	movs	r5, #1
 80067d4:	e005      	b.n	80067e2 <HAL_RCC_OscConfig+0x6e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067d6:	f7fe fba9 	bl	8004f2c <HAL_GetTick>
 80067da:	1bc0      	subs	r0, r0, r7
 80067dc:	2864      	cmp	r0, #100	; 0x64
 80067de:	f200 817a 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 80067e2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067e6:	6832      	ldr	r2, [r6, #0]
 80067e8:	fa98 f3a8 	rbit	r3, r8
 80067ec:	fab3 f383 	clz	r3, r3
 80067f0:	f003 031f 	and.w	r3, r3, #31
 80067f4:	fa05 f303 	lsl.w	r3, r5, r3
 80067f8:	4213      	tst	r3, r2
 80067fa:	d0ec      	beq.n	80067d6 <HAL_RCC_OscConfig+0x62>
 80067fc:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067fe:	079e      	lsls	r6, r3, #30
 8006800:	d542      	bpl.n	8006888 <HAL_RCC_OscConfig+0x114>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006802:	4a9e      	ldr	r2, [pc, #632]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 8006804:	6851      	ldr	r1, [r2, #4]
 8006806:	f011 0f0c 	tst.w	r1, #12
 800680a:	f000 80ec 	beq.w	80069e6 <HAL_RCC_OscConfig+0x272>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800680e:	6851      	ldr	r1, [r2, #4]
 8006810:	f001 010c 	and.w	r1, r1, #12
 8006814:	2908      	cmp	r1, #8
 8006816:	f000 80df 	beq.w	80069d8 <HAL_RCC_OscConfig+0x264>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800681a:	68e2      	ldr	r2, [r4, #12]
 800681c:	2a00      	cmp	r2, #0
 800681e:	f000 81b7 	beq.w	8006b90 <HAL_RCC_OscConfig+0x41c>
 8006822:	2201      	movs	r2, #1
 8006824:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006828:	fab3 f383 	clz	r3, r3
 800682c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006830:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006834:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006836:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8006838:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800683a:	f7fe fb77 	bl	8004f2c <HAL_GetTick>
 800683e:	f04f 0802 	mov.w	r8, #2
 8006842:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006844:	4d8d      	ldr	r5, [pc, #564]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 8006846:	e005      	b.n	8006854 <HAL_RCC_OscConfig+0xe0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006848:	f7fe fb70 	bl	8004f2c <HAL_GetTick>
 800684c:	1bc0      	subs	r0, r0, r7
 800684e:	2802      	cmp	r0, #2
 8006850:	f200 8141 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006854:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006858:	682a      	ldr	r2, [r5, #0]
 800685a:	fa98 f3a8 	rbit	r3, r8
 800685e:	fab3 f383 	clz	r3, r3
 8006862:	f003 031f 	and.w	r3, r3, #31
 8006866:	fa06 f303 	lsl.w	r3, r6, r3
 800686a:	4213      	tst	r3, r2
 800686c:	d0ec      	beq.n	8006848 <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800686e:	6829      	ldr	r1, [r5, #0]
 8006870:	22f8      	movs	r2, #248	; 0xf8
 8006872:	fa92 f2a2 	rbit	r2, r2
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	fab2 f282 	clz	r2, r2
 800687c:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8006880:	4093      	lsls	r3, r2
 8006882:	430b      	orrs	r3, r1
 8006884:	602b      	str	r3, [r5, #0]
 8006886:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006888:	071d      	lsls	r5, r3, #28
 800688a:	d421      	bmi.n	80068d0 <HAL_RCC_OscConfig+0x15c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800688c:	0758      	lsls	r0, r3, #29
 800688e:	d54e      	bpl.n	800692e <HAL_RCC_OscConfig+0x1ba>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006890:	4b7a      	ldr	r3, [pc, #488]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 8006892:	69da      	ldr	r2, [r3, #28]
 8006894:	00d1      	lsls	r1, r2, #3
 8006896:	f140 80e4 	bpl.w	8006a62 <HAL_RCC_OscConfig+0x2ee>
    FlagStatus       pwrclkchanged = RESET;
 800689a:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800689e:	4d78      	ldr	r5, [pc, #480]	; (8006a80 <HAL_RCC_OscConfig+0x30c>)
 80068a0:	682a      	ldr	r2, [r5, #0]
 80068a2:	05d2      	lsls	r2, r2, #23
 80068a4:	f140 8107 	bpl.w	8006ab6 <HAL_RCC_OscConfig+0x342>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068a8:	68a3      	ldr	r3, [r4, #8]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	f000 8196 	beq.w	8006bdc <HAL_RCC_OscConfig+0x468>
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 8137 	beq.w	8006b24 <HAL_RCC_OscConfig+0x3b0>
 80068b6:	2b05      	cmp	r3, #5
 80068b8:	4b70      	ldr	r3, [pc, #448]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 80068ba:	6a1a      	ldr	r2, [r3, #32]
 80068bc:	f000 81b8 	beq.w	8006c30 <HAL_RCC_OscConfig+0x4bc>
 80068c0:	f022 0201 	bic.w	r2, r2, #1
 80068c4:	621a      	str	r2, [r3, #32]
 80068c6:	6a1a      	ldr	r2, [r3, #32]
 80068c8:	f022 0204 	bic.w	r2, r2, #4
 80068cc:	621a      	str	r2, [r3, #32]
 80068ce:	e18a      	b.n	8006be6 <HAL_RCC_OscConfig+0x472>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80068d0:	6962      	ldr	r2, [r4, #20]
 80068d2:	2a00      	cmp	r2, #0
 80068d4:	f000 809e 	beq.w	8006a14 <HAL_RCC_OscConfig+0x2a0>
 80068d8:	2201      	movs	r2, #1
 80068da:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 80068de:	4b69      	ldr	r3, [pc, #420]	; (8006a84 <HAL_RCC_OscConfig+0x310>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068e0:	4e66      	ldr	r6, [pc, #408]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
      __HAL_RCC_LSI_ENABLE();
 80068e2:	fab1 f181 	clz	r1, r1
 80068e6:	440b      	add	r3, r1
 80068e8:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068ea:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 80068ec:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80068ee:	f7fe fb1d 	bl	8004f2c <HAL_GetTick>
 80068f2:	f04f 0802 	mov.w	r8, #2
 80068f6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068f8:	e005      	b.n	8006906 <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068fa:	f7fe fb17 	bl	8004f2c <HAL_GetTick>
 80068fe:	1bc0      	subs	r0, r0, r7
 8006900:	2802      	cmp	r0, #2
 8006902:	f200 80e8 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006906:	fa98 f3a8 	rbit	r3, r8
 800690a:	fa98 f3a8 	rbit	r3, r8
 800690e:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006912:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006914:	fa98 f3a8 	rbit	r3, r8
 8006918:	fab3 f383 	clz	r3, r3
 800691c:	f003 031f 	and.w	r3, r3, #31
 8006920:	fa05 f303 	lsl.w	r3, r5, r3
 8006924:	4213      	tst	r3, r2
 8006926:	d0e8      	beq.n	80068fa <HAL_RCC_OscConfig+0x186>
 8006928:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800692a:	0758      	lsls	r0, r3, #29
 800692c:	d4b0      	bmi.n	8006890 <HAL_RCC_OscConfig+0x11c>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800692e:	69a3      	ldr	r3, [r4, #24]
 8006930:	b383      	cbz	r3, 8006994 <HAL_RCC_OscConfig+0x220>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006932:	4d52      	ldr	r5, [pc, #328]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 8006934:	686a      	ldr	r2, [r5, #4]
 8006936:	f002 020c 	and.w	r2, r2, #12
 800693a:	2a08      	cmp	r2, #8
 800693c:	d066      	beq.n	8006a0c <HAL_RCC_OscConfig+0x298>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800693e:	2b02      	cmp	r3, #2
 8006940:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006944:	f000 817c 	beq.w	8006c40 <HAL_RCC_OscConfig+0x4cc>
 8006948:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800694c:	fab3 f383 	clz	r3, r3
 8006950:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006954:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	2200      	movs	r2, #0
 800695c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800695e:	f7fe fae5 	bl	8004f2c <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006962:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8006964:	4607      	mov	r7, r0
 8006966:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800696a:	2601      	movs	r6, #1
 800696c:	e005      	b.n	800697a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800696e:	f7fe fadd 	bl	8004f2c <HAL_GetTick>
 8006972:	1bc0      	subs	r0, r0, r7
 8006974:	2802      	cmp	r0, #2
 8006976:	f200 80ae 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 800697a:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800697e:	6822      	ldr	r2, [r4, #0]
 8006980:	fa95 f3a5 	rbit	r3, r5
 8006984:	fab3 f383 	clz	r3, r3
 8006988:	f003 031f 	and.w	r3, r3, #31
 800698c:	fa06 f303 	lsl.w	r3, r6, r3
 8006990:	4213      	tst	r3, r2
 8006992:	d1ec      	bne.n	800696e <HAL_RCC_OscConfig+0x1fa>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8006994:	2000      	movs	r0, #0
}
 8006996:	b003      	add	sp, #12
 8006998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800699c:	684a      	ldr	r2, [r1, #4]
 800699e:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 80069a2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80069a6:	f47f aef9 	bne.w	800679c <HAL_RCC_OscConfig+0x28>
 80069aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80069ae:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069b2:	4932      	ldr	r1, [pc, #200]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 80069b4:	6808      	ldr	r0, [r1, #0]
 80069b6:	fa92 f2a2 	rbit	r2, r2
 80069ba:	fab2 f282 	clz	r2, r2
 80069be:	f002 021f 	and.w	r2, r2, #31
 80069c2:	2101      	movs	r1, #1
 80069c4:	fa01 f202 	lsl.w	r2, r1, r2
 80069c8:	4202      	tst	r2, r0
 80069ca:	f43f af18 	beq.w	80067fe <HAL_RCC_OscConfig+0x8a>
 80069ce:	6862      	ldr	r2, [r4, #4]
 80069d0:	2a00      	cmp	r2, #0
 80069d2:	f47f af14 	bne.w	80067fe <HAL_RCC_OscConfig+0x8a>
 80069d6:	e019      	b.n	8006a0c <HAL_RCC_OscConfig+0x298>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80069d8:	6852      	ldr	r2, [r2, #4]
 80069da:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 80069de:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80069e2:	f47f af1a 	bne.w	800681a <HAL_RCC_OscConfig+0xa6>
 80069e6:	2202      	movs	r2, #2
 80069e8:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069ec:	4923      	ldr	r1, [pc, #140]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
 80069ee:	6808      	ldr	r0, [r1, #0]
 80069f0:	fa92 f2a2 	rbit	r2, r2
 80069f4:	fab2 f282 	clz	r2, r2
 80069f8:	f002 021f 	and.w	r2, r2, #31
 80069fc:	2101      	movs	r1, #1
 80069fe:	fa01 f202 	lsl.w	r2, r1, r2
 8006a02:	4202      	tst	r2, r0
 8006a04:	d040      	beq.n	8006a88 <HAL_RCC_OscConfig+0x314>
 8006a06:	68e2      	ldr	r2, [r4, #12]
 8006a08:	428a      	cmp	r2, r1
 8006a0a:	d03d      	beq.n	8006a88 <HAL_RCC_OscConfig+0x314>
        return HAL_ERROR;
 8006a0c:	2001      	movs	r0, #1
}
 8006a0e:	b003      	add	sp, #12
 8006a10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a14:	2501      	movs	r5, #1
 8006a16:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8006a1a:	4b1a      	ldr	r3, [pc, #104]	; (8006a84 <HAL_RCC_OscConfig+0x310>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a1c:	4e17      	ldr	r6, [pc, #92]	; (8006a7c <HAL_RCC_OscConfig+0x308>)
      __HAL_RCC_LSI_DISABLE();
 8006a1e:	fab1 f181 	clz	r1, r1
 8006a22:	440b      	add	r3, r1
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	f04f 0802 	mov.w	r8, #2
 8006a2a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8006a2c:	f7fe fa7e 	bl	8004f2c <HAL_GetTick>
 8006a30:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a32:	e004      	b.n	8006a3e <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a34:	f7fe fa7a 	bl	8004f2c <HAL_GetTick>
 8006a38:	1bc0      	subs	r0, r0, r7
 8006a3a:	2802      	cmp	r0, #2
 8006a3c:	d84b      	bhi.n	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006a3e:	fa98 f3a8 	rbit	r3, r8
 8006a42:	fa98 f3a8 	rbit	r3, r8
 8006a46:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a4a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006a4c:	fa98 f3a8 	rbit	r3, r8
 8006a50:	fab3 f383 	clz	r3, r3
 8006a54:	f003 031f 	and.w	r3, r3, #31
 8006a58:	fa05 f303 	lsl.w	r3, r5, r3
 8006a5c:	4213      	tst	r3, r2
 8006a5e:	d1e9      	bne.n	8006a34 <HAL_RCC_OscConfig+0x2c0>
 8006a60:	e762      	b.n	8006928 <HAL_RCC_OscConfig+0x1b4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a62:	69da      	ldr	r2, [r3, #28]
 8006a64:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006a68:	61da      	str	r2, [r3, #28]
 8006a6a:	69db      	ldr	r3, [r3, #28]
 8006a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006a74:	f04f 0801 	mov.w	r8, #1
 8006a78:	e711      	b.n	800689e <HAL_RCC_OscConfig+0x12a>
 8006a7a:	bf00      	nop
 8006a7c:	40021000 	.word	0x40021000
 8006a80:	40007000 	.word	0x40007000
 8006a84:	10908120 	.word	0x10908120
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a88:	4da1      	ldr	r5, [pc, #644]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006a8a:	21f8      	movs	r1, #248	; 0xf8
 8006a8c:	6828      	ldr	r0, [r5, #0]
 8006a8e:	fa91 f1a1 	rbit	r1, r1
 8006a92:	6922      	ldr	r2, [r4, #16]
 8006a94:	fab1 f181 	clz	r1, r1
 8006a98:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8006a9c:	408a      	lsls	r2, r1
 8006a9e:	4302      	orrs	r2, r0
 8006aa0:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006aa2:	071d      	lsls	r5, r3, #28
 8006aa4:	f57f aef2 	bpl.w	800688c <HAL_RCC_OscConfig+0x118>
 8006aa8:	e712      	b.n	80068d0 <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006aaa:	4a99      	ldr	r2, [pc, #612]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006aac:	6813      	ldr	r3, [r2, #0]
 8006aae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	e687      	b.n	80067c6 <HAL_RCC_OscConfig+0x52>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ab6:	682a      	ldr	r2, [r5, #0]
 8006ab8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006abc:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8006abe:	f7fe fa35 	bl	8004f2c <HAL_GetTick>
 8006ac2:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ac4:	682b      	ldr	r3, [r5, #0]
 8006ac6:	05db      	lsls	r3, r3, #23
 8006ac8:	f53f aeee 	bmi.w	80068a8 <HAL_RCC_OscConfig+0x134>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006acc:	f7fe fa2e 	bl	8004f2c <HAL_GetTick>
 8006ad0:	1b80      	subs	r0, r0, r6
 8006ad2:	2864      	cmp	r0, #100	; 0x64
 8006ad4:	d9f6      	bls.n	8006ac4 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8006ad6:	2003      	movs	r0, #3
}
 8006ad8:	b003      	add	sp, #12
 8006ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ade:	4d8c      	ldr	r5, [pc, #560]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006ae0:	682b      	ldr	r3, [r5, #0]
 8006ae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ae6:	602b      	str	r3, [r5, #0]
 8006ae8:	682b      	ldr	r3, [r5, #0]
 8006aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006aee:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006af0:	f7fe fa1c 	bl	8004f2c <HAL_GetTick>
 8006af4:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8006af8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006afa:	2601      	movs	r6, #1
 8006afc:	e004      	b.n	8006b08 <HAL_RCC_OscConfig+0x394>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006afe:	f7fe fa15 	bl	8004f2c <HAL_GetTick>
 8006b02:	1bc0      	subs	r0, r0, r7
 8006b04:	2864      	cmp	r0, #100	; 0x64
 8006b06:	d8e6      	bhi.n	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006b08:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b0c:	682a      	ldr	r2, [r5, #0]
 8006b0e:	fa98 f3a8 	rbit	r3, r8
 8006b12:	fab3 f383 	clz	r3, r3
 8006b16:	f003 031f 	and.w	r3, r3, #31
 8006b1a:	fa06 f303 	lsl.w	r3, r6, r3
 8006b1e:	4213      	tst	r3, r2
 8006b20:	d1ed      	bne.n	8006afe <HAL_RCC_OscConfig+0x38a>
 8006b22:	e66b      	b.n	80067fc <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b24:	4d7a      	ldr	r5, [pc, #488]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006b26:	6a2b      	ldr	r3, [r5, #32]
 8006b28:	f023 0301 	bic.w	r3, r3, #1
 8006b2c:	622b      	str	r3, [r5, #32]
 8006b2e:	6a2b      	ldr	r3, [r5, #32]
 8006b30:	f023 0304 	bic.w	r3, r3, #4
 8006b34:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8006b36:	f7fe f9f9 	bl	8004f2c <HAL_GetTick>
 8006b3a:	f04f 0902 	mov.w	r9, #2
 8006b3e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b40:	2601      	movs	r6, #1
 8006b42:	e013      	b.n	8006b6c <HAL_RCC_OscConfig+0x3f8>
 8006b44:	fa99 f3a9 	rbit	r3, r9
 8006b48:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8006b4a:	fa99 f3a9 	rbit	r3, r9
 8006b4e:	fab3 f383 	clz	r3, r3
 8006b52:	f003 031f 	and.w	r3, r3, #31
 8006b56:	fa06 f303 	lsl.w	r3, r6, r3
 8006b5a:	4213      	tst	r3, r2
 8006b5c:	d00e      	beq.n	8006b7c <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b5e:	f7fe f9e5 	bl	8004f2c <HAL_GetTick>
 8006b62:	f241 3388 	movw	r3, #5000	; 0x1388
 8006b66:	1bc0      	subs	r0, r0, r7
 8006b68:	4298      	cmp	r0, r3
 8006b6a:	d8b4      	bhi.n	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006b6c:	fa99 f3a9 	rbit	r3, r9
 8006b70:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d0e5      	beq.n	8006b44 <HAL_RCC_OscConfig+0x3d0>
 8006b78:	6a2a      	ldr	r2, [r5, #32]
 8006b7a:	e7e6      	b.n	8006b4a <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8006b7c:	f1b8 0f00 	cmp.w	r8, #0
 8006b80:	f43f aed5 	beq.w	800692e <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b84:	4a62      	ldr	r2, [pc, #392]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006b86:	69d3      	ldr	r3, [r2, #28]
 8006b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b8c:	61d3      	str	r3, [r2, #28]
 8006b8e:	e6ce      	b.n	800692e <HAL_RCC_OscConfig+0x1ba>
 8006b90:	2501      	movs	r5, #1
 8006b92:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8006b96:	fab3 f383 	clz	r3, r3
 8006b9a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006b9e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	f04f 0802 	mov.w	r8, #2
 8006ba8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006baa:	f7fe f9bf 	bl	8004f2c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bae:	4e58      	ldr	r6, [pc, #352]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
        tickstart = HAL_GetTick();
 8006bb0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bb2:	e004      	b.n	8006bbe <HAL_RCC_OscConfig+0x44a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bb4:	f7fe f9ba 	bl	8004f2c <HAL_GetTick>
 8006bb8:	1bc0      	subs	r0, r0, r7
 8006bba:	2802      	cmp	r0, #2
 8006bbc:	d88b      	bhi.n	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006bbe:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bc2:	6832      	ldr	r2, [r6, #0]
 8006bc4:	fa98 f3a8 	rbit	r3, r8
 8006bc8:	fab3 f383 	clz	r3, r3
 8006bcc:	f003 031f 	and.w	r3, r3, #31
 8006bd0:	fa05 f303 	lsl.w	r3, r5, r3
 8006bd4:	4213      	tst	r3, r2
 8006bd6:	d1ed      	bne.n	8006bb4 <HAL_RCC_OscConfig+0x440>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	e655      	b.n	8006888 <HAL_RCC_OscConfig+0x114>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bdc:	4a4c      	ldr	r2, [pc, #304]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006bde:	6a13      	ldr	r3, [r2, #32]
 8006be0:	f043 0301 	orr.w	r3, r3, #1
 8006be4:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8006be6:	f7fe f9a1 	bl	8004f2c <HAL_GetTick>
 8006bea:	f04f 0902 	mov.w	r9, #2
 8006bee:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bf0:	4e47      	ldr	r6, [pc, #284]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
 8006bf2:	2501      	movs	r5, #1
 8006bf4:	e014      	b.n	8006c20 <HAL_RCC_OscConfig+0x4ac>
 8006bf6:	fa99 f3a9 	rbit	r3, r9
 8006bfa:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006bfc:	fa99 f3a9 	rbit	r3, r9
 8006c00:	fab3 f383 	clz	r3, r3
 8006c04:	f003 031f 	and.w	r3, r3, #31
 8006c08:	fa05 f303 	lsl.w	r3, r5, r3
 8006c0c:	4213      	tst	r3, r2
 8006c0e:	d1b5      	bne.n	8006b7c <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c10:	f7fe f98c 	bl	8004f2c <HAL_GetTick>
 8006c14:	f241 3388 	movw	r3, #5000	; 0x1388
 8006c18:	1bc0      	subs	r0, r0, r7
 8006c1a:	4298      	cmp	r0, r3
 8006c1c:	f63f af5b 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006c20:	fa99 f3a9 	rbit	r3, r9
 8006c24:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d0e4      	beq.n	8006bf6 <HAL_RCC_OscConfig+0x482>
 8006c2c:	6a32      	ldr	r2, [r6, #32]
 8006c2e:	e7e5      	b.n	8006bfc <HAL_RCC_OscConfig+0x488>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c30:	f042 0204 	orr.w	r2, r2, #4
 8006c34:	621a      	str	r2, [r3, #32]
 8006c36:	6a1a      	ldr	r2, [r3, #32]
 8006c38:	f042 0201 	orr.w	r2, r2, #1
 8006c3c:	621a      	str	r2, [r3, #32]
 8006c3e:	e7d2      	b.n	8006be6 <HAL_RCC_OscConfig+0x472>
 8006c40:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8006c44:	fab3 f383 	clz	r3, r3
 8006c48:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006c4c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	2200      	movs	r2, #0
 8006c54:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006c56:	f7fe f969 	bl	8004f2c <HAL_GetTick>
 8006c5a:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8006c5e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c60:	2601      	movs	r6, #1
 8006c62:	e005      	b.n	8006c70 <HAL_RCC_OscConfig+0x4fc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c64:	f7fe f962 	bl	8004f2c <HAL_GetTick>
 8006c68:	1bc0      	subs	r0, r0, r7
 8006c6a:	2802      	cmp	r0, #2
 8006c6c:	f63f af33 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006c70:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c74:	682a      	ldr	r2, [r5, #0]
 8006c76:	fa98 f3a8 	rbit	r3, r8
 8006c7a:	fab3 f383 	clz	r3, r3
 8006c7e:	f003 031f 	and.w	r3, r3, #31
 8006c82:	fa06 f303 	lsl.w	r3, r6, r3
 8006c86:	4213      	tst	r3, r2
 8006c88:	d1ec      	bne.n	8006c64 <HAL_RCC_OscConfig+0x4f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006c8c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006c8e:	f023 030f 	bic.w	r3, r3, #15
 8006c92:	4313      	orrs	r3, r2
 8006c94:	62eb      	str	r3, [r5, #44]	; 0x2c
 8006c96:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8006c9a:	686a      	ldr	r2, [r5, #4]
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	606b      	str	r3, [r5, #4]
 8006ca6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006caa:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8006cae:	fab3 f383 	clz	r3, r3
 8006cb2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006cb6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8006cc0:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8006cc2:	f7fe f933 	bl	8004f2c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006cc6:	4e12      	ldr	r6, [pc, #72]	; (8006d10 <HAL_RCC_OscConfig+0x59c>)
        tickstart = HAL_GetTick();
 8006cc8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006cca:	2501      	movs	r5, #1
 8006ccc:	e005      	b.n	8006cda <HAL_RCC_OscConfig+0x566>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cce:	f7fe f92d 	bl	8004f2c <HAL_GetTick>
 8006cd2:	1bc0      	subs	r0, r0, r7
 8006cd4:	2802      	cmp	r0, #2
 8006cd6:	f63f aefe 	bhi.w	8006ad6 <HAL_RCC_OscConfig+0x362>
 8006cda:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006cde:	6832      	ldr	r2, [r6, #0]
 8006ce0:	fa94 f3a4 	rbit	r3, r4
 8006ce4:	fab3 f383 	clz	r3, r3
 8006ce8:	f003 031f 	and.w	r3, r3, #31
 8006cec:	fa05 f303 	lsl.w	r3, r5, r3
 8006cf0:	4213      	tst	r3, r2
 8006cf2:	d0ec      	beq.n	8006cce <HAL_RCC_OscConfig+0x55a>
 8006cf4:	e64e      	b.n	8006994 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cf6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006cfa:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	e55a      	b.n	80067c6 <HAL_RCC_OscConfig+0x52>
 8006d10:	40021000 	.word	0x40021000

08006d14 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8006d14:	4a6f      	ldr	r2, [pc, #444]	; (8006ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8006d16:	6813      	ldr	r3, [r2, #0]
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	428b      	cmp	r3, r1
 8006d1e:	d20b      	bcs.n	8006d38 <HAL_RCC_ClockConfig+0x24>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d20:	6813      	ldr	r3, [r2, #0]
 8006d22:	f023 0307 	bic.w	r3, r3, #7
 8006d26:	430b      	orrs	r3, r1
 8006d28:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006d2a:	6813      	ldr	r3, [r2, #0]
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	428b      	cmp	r3, r1
 8006d32:	d001      	beq.n	8006d38 <HAL_RCC_ClockConfig+0x24>
    {
      return HAL_ERROR;
 8006d34:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8006d36:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d38:	6803      	ldr	r3, [r0, #0]
{
 8006d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d3e:	079c      	lsls	r4, r3, #30
 8006d40:	d506      	bpl.n	8006d50 <HAL_RCC_ClockConfig+0x3c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d42:	4c65      	ldr	r4, [pc, #404]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d44:	6885      	ldr	r5, [r0, #8]
 8006d46:	6862      	ldr	r2, [r4, #4]
 8006d48:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006d4c:	432a      	orrs	r2, r5
 8006d4e:	6062      	str	r2, [r4, #4]
 8006d50:	460e      	mov	r6, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d52:	07d9      	lsls	r1, r3, #31
 8006d54:	4604      	mov	r4, r0
 8006d56:	d532      	bpl.n	8006dbe <HAL_RCC_ClockConfig+0xaa>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d58:	6842      	ldr	r2, [r0, #4]
 8006d5a:	2a01      	cmp	r2, #1
 8006d5c:	f000 80a5 	beq.w	8006eaa <HAL_RCC_ClockConfig+0x196>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d60:	2a02      	cmp	r2, #2
 8006d62:	bf0c      	ite	eq
 8006d64:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8006d68:	2302      	movne	r3, #2
 8006d6a:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d6e:	495a      	ldr	r1, [pc, #360]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d70:	6808      	ldr	r0, [r1, #0]
 8006d72:	fa93 f3a3 	rbit	r3, r3
 8006d76:	fab3 f383 	clz	r3, r3
 8006d7a:	f003 031f 	and.w	r3, r3, #31
 8006d7e:	2101      	movs	r1, #1
 8006d80:	fa01 f303 	lsl.w	r3, r1, r3
 8006d84:	4203      	tst	r3, r0
 8006d86:	d02a      	beq.n	8006dde <HAL_RCC_ClockConfig+0xca>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d88:	4d53      	ldr	r5, [pc, #332]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8a:	686b      	ldr	r3, [r5, #4]
 8006d8c:	f023 0303 	bic.w	r3, r3, #3
 8006d90:	431a      	orrs	r2, r3
 8006d92:	606a      	str	r2, [r5, #4]
    tickstart = HAL_GetTick();
 8006d94:	f7fe f8ca 	bl	8004f2c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d98:	6863      	ldr	r3, [r4, #4]
 8006d9a:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8006d9c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d9e:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006da2:	d071      	beq.n	8006e88 <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d106      	bne.n	8006db6 <HAL_RCC_ClockConfig+0xa2>
 8006da8:	e079      	b.n	8006e9e <HAL_RCC_ClockConfig+0x18a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006daa:	f7fe f8bf 	bl	8004f2c <HAL_GetTick>
 8006dae:	1bc0      	subs	r0, r0, r7
 8006db0:	4540      	cmp	r0, r8
 8006db2:	f200 808c 	bhi.w	8006ece <HAL_RCC_ClockConfig+0x1ba>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006db6:	686b      	ldr	r3, [r5, #4]
 8006db8:	f013 0f0c 	tst.w	r3, #12
 8006dbc:	d1f5      	bne.n	8006daa <HAL_RCC_ClockConfig+0x96>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8006dbe:	4a45      	ldr	r2, [pc, #276]	; (8006ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8006dc0:	6813      	ldr	r3, [r2, #0]
 8006dc2:	f003 0307 	and.w	r3, r3, #7
 8006dc6:	42b3      	cmp	r3, r6
 8006dc8:	d90c      	bls.n	8006de4 <HAL_RCC_ClockConfig+0xd0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dca:	6813      	ldr	r3, [r2, #0]
 8006dcc:	f023 0307 	bic.w	r3, r3, #7
 8006dd0:	4333      	orrs	r3, r6
 8006dd2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006dd4:	6813      	ldr	r3, [r2, #0]
 8006dd6:	f003 0307 	and.w	r3, r3, #7
 8006dda:	42b3      	cmp	r3, r6
 8006ddc:	d002      	beq.n	8006de4 <HAL_RCC_ClockConfig+0xd0>
      return HAL_ERROR;
 8006dde:	2001      	movs	r0, #1
}
 8006de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	075a      	lsls	r2, r3, #29
 8006de8:	d506      	bpl.n	8006df8 <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006dea:	493b      	ldr	r1, [pc, #236]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006dec:	68e0      	ldr	r0, [r4, #12]
 8006dee:	684a      	ldr	r2, [r1, #4]
 8006df0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006df4:	4302      	orrs	r2, r0
 8006df6:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006df8:	071b      	lsls	r3, r3, #28
 8006dfa:	d507      	bpl.n	8006e0c <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dfc:	4a36      	ldr	r2, [pc, #216]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006dfe:	6921      	ldr	r1, [r4, #16]
 8006e00:	6853      	ldr	r3, [r2, #4]
 8006e02:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006e06:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006e0a:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8006e0c:	4a32      	ldr	r2, [pc, #200]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e0e:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e10:	f003 010c 	and.w	r1, r3, #12
 8006e14:	2908      	cmp	r1, #8
 8006e16:	d130      	bne.n	8006e7a <HAL_RCC_ClockConfig+0x166>
 8006e18:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8006e1c:	fa91 f1a1 	rbit	r1, r1
 8006e20:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006e22:	fab1 f181 	clz	r1, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006e26:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006e28:	fa90 f0a0 	rbit	r0, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006e2c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006e30:	40cb      	lsrs	r3, r1
 8006e32:	492a      	ldr	r1, [pc, #168]	; (8006edc <HAL_RCC_ClockConfig+0x1c8>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006e34:	4c2a      	ldr	r4, [pc, #168]	; (8006ee0 <HAL_RCC_ClockConfig+0x1cc>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006e36:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8006e38:	492a      	ldr	r1, [pc, #168]	; (8006ee4 <HAL_RCC_ClockConfig+0x1d0>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006e3a:	fab0 f080 	clz	r0, r0
 8006e3e:	f002 020f 	and.w	r2, r2, #15
 8006e42:	40c2      	lsrs	r2, r0
 8006e44:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8006e46:	fbb1 f1f2 	udiv	r1, r1, r2
 8006e4a:	fb03 f101 	mul.w	r1, r3, r1
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006e4e:	4b22      	ldr	r3, [pc, #136]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e50:	22f0      	movs	r2, #240	; 0xf0
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	fa92 f2a2 	rbit	r2, r2
 8006e58:	fab2 f282 	clz	r2, r2
 8006e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e60:	40d3      	lsrs	r3, r2
 8006e62:	4821      	ldr	r0, [pc, #132]	; (8006ee8 <HAL_RCC_ClockConfig+0x1d4>)
 8006e64:	4a21      	ldr	r2, [pc, #132]	; (8006eec <HAL_RCC_ClockConfig+0x1d8>)
 8006e66:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8006e68:	200f      	movs	r0, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006e6a:	fa21 f303 	lsr.w	r3, r1, r3
 8006e6e:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8006e70:	f7fe f834 	bl	8004edc <HAL_InitTick>
  return HAL_OK;
 8006e74:	2000      	movs	r0, #0
}
 8006e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      sysclockfreq = HSE_VALUE;
 8006e7a:	491a      	ldr	r1, [pc, #104]	; (8006ee4 <HAL_RCC_ClockConfig+0x1d0>)
 8006e7c:	e7e7      	b.n	8006e4e <HAL_RCC_ClockConfig+0x13a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e7e:	f7fe f855 	bl	8004f2c <HAL_GetTick>
 8006e82:	1bc0      	subs	r0, r0, r7
 8006e84:	4540      	cmp	r0, r8
 8006e86:	d822      	bhi.n	8006ece <HAL_RCC_ClockConfig+0x1ba>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e88:	686b      	ldr	r3, [r5, #4]
 8006e8a:	f003 030c 	and.w	r3, r3, #12
 8006e8e:	2b04      	cmp	r3, #4
 8006e90:	d1f5      	bne.n	8006e7e <HAL_RCC_ClockConfig+0x16a>
 8006e92:	e794      	b.n	8006dbe <HAL_RCC_ClockConfig+0xaa>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e94:	f7fe f84a 	bl	8004f2c <HAL_GetTick>
 8006e98:	1bc0      	subs	r0, r0, r7
 8006e9a:	4540      	cmp	r0, r8
 8006e9c:	d817      	bhi.n	8006ece <HAL_RCC_ClockConfig+0x1ba>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e9e:	686b      	ldr	r3, [r5, #4]
 8006ea0:	f003 030c 	and.w	r3, r3, #12
 8006ea4:	2b08      	cmp	r3, #8
 8006ea6:	d1f5      	bne.n	8006e94 <HAL_RCC_ClockConfig+0x180>
 8006ea8:	e789      	b.n	8006dbe <HAL_RCC_ClockConfig+0xaa>
 8006eaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006eae:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eb2:	4909      	ldr	r1, [pc, #36]	; (8006ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8006eb4:	6809      	ldr	r1, [r1, #0]
 8006eb6:	fa93 f3a3 	rbit	r3, r3
 8006eba:	fab3 f383 	clz	r3, r3
 8006ebe:	f003 031f 	and.w	r3, r3, #31
 8006ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec6:	420b      	tst	r3, r1
 8006ec8:	f47f af5e 	bne.w	8006d88 <HAL_RCC_ClockConfig+0x74>
 8006ecc:	e787      	b.n	8006dde <HAL_RCC_ClockConfig+0xca>
          return HAL_TIMEOUT;
 8006ece:	2003      	movs	r0, #3
 8006ed0:	e786      	b.n	8006de0 <HAL_RCC_ClockConfig+0xcc>
 8006ed2:	bf00      	nop
 8006ed4:	40022000 	.word	0x40022000
 8006ed8:	40021000 	.word	0x40021000
 8006edc:	08012038 	.word	0x08012038
 8006ee0:	08012048 	.word	0x08012048
 8006ee4:	007a1200 	.word	0x007a1200
 8006ee8:	080121e0 	.word	0x080121e0
 8006eec:	20000004 	.word	0x20000004

08006ef0 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8006ef0:	4a12      	ldr	r2, [pc, #72]	; (8006f3c <HAL_RCC_GetSysClockFreq+0x4c>)
 8006ef2:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8006ef4:	f003 010c 	and.w	r1, r3, #12
 8006ef8:	2908      	cmp	r1, #8
 8006efa:	d001      	beq.n	8006f00 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8006efc:	4810      	ldr	r0, [pc, #64]	; (8006f40 <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8006efe:	4770      	bx	lr
{
 8006f00:	b430      	push	{r4, r5}
 8006f02:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 8006f06:	fa90 f0a0 	rbit	r0, r0
 8006f0a:	210f      	movs	r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006f0c:	fab0 f080 	clz	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006f10:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006f12:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006f16:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006f1a:	40c3      	lsrs	r3, r0
 8006f1c:	4809      	ldr	r0, [pc, #36]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006f1e:	4d0a      	ldr	r5, [pc, #40]	; (8006f48 <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006f20:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8006f22:	4c07      	ldr	r4, [pc, #28]	; (8006f40 <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006f24:	fab1 f181 	clz	r1, r1
 8006f28:	f002 030f 	and.w	r3, r2, #15
 8006f2c:	40cb      	lsrs	r3, r1
 8006f2e:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8006f30:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006f34:	bc30      	pop	{r4, r5}
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8006f36:	fb00 f003 	mul.w	r0, r0, r3
}
 8006f3a:	4770      	bx	lr
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	007a1200 	.word	0x007a1200
 8006f44:	08012038 	.word	0x08012038
 8006f48:	08012048 	.word	0x08012048

08006f4c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8006f4c:	4b01      	ldr	r3, [pc, #4]	; (8006f54 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8006f4e:	6818      	ldr	r0, [r3, #0]
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	20000004 	.word	0x20000004

08006f58 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006f58:	4b08      	ldr	r3, [pc, #32]	; (8006f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f5a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	fa92 f2a2 	rbit	r2, r2
 8006f64:	fab2 f282 	clz	r2, r2
 8006f68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f6c:	40d3      	lsrs	r3, r2
 8006f6e:	4904      	ldr	r1, [pc, #16]	; (8006f80 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8006f70:	4a04      	ldr	r2, [pc, #16]	; (8006f84 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006f72:	5ccb      	ldrb	r3, [r1, r3]
 8006f74:	6810      	ldr	r0, [r2, #0]
}    
 8006f76:	40d8      	lsrs	r0, r3
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	40021000 	.word	0x40021000
 8006f80:	080121f0 	.word	0x080121f0
 8006f84:	20000004 	.word	0x20000004

08006f88 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006f88:	4b08      	ldr	r3, [pc, #32]	; (8006fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f8a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	fa92 f2a2 	rbit	r2, r2
 8006f94:	fab2 f282 	clz	r2, r2
 8006f98:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006f9c:	40d3      	lsrs	r3, r2
 8006f9e:	4904      	ldr	r1, [pc, #16]	; (8006fb0 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8006fa0:	4a04      	ldr	r2, [pc, #16]	; (8006fb4 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006fa2:	5ccb      	ldrb	r3, [r1, r3]
 8006fa4:	6810      	ldr	r0, [r2, #0]
} 
 8006fa6:	40d8      	lsrs	r0, r3
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	40021000 	.word	0x40021000
 8006fb0:	080121f0 	.word	0x080121f0
 8006fb4:	20000004 	.word	0x20000004

08006fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fbc:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006fbe:	6800      	ldr	r0, [r0, #0]
 8006fc0:	03c6      	lsls	r6, r0, #15
{
 8006fc2:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006fc4:	d53e      	bpl.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fc6:	4ba0      	ldr	r3, [pc, #640]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006fc8:	69da      	ldr	r2, [r3, #28]
 8006fca:	00d5      	lsls	r5, r2, #3
 8006fcc:	f140 80f3 	bpl.w	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fd0:	4d9e      	ldr	r5, [pc, #632]	; (800724c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006fd2:	682a      	ldr	r2, [r5, #0]
 8006fd4:	05d0      	lsls	r0, r2, #23
    FlagStatus       pwrclkchanged = RESET;
 8006fd6:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fda:	f140 80fc 	bpl.w	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006fde:	4d9a      	ldr	r5, [pc, #616]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006fe0:	6861      	ldr	r1, [r4, #4]
 8006fe2:	6a2a      	ldr	r2, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006fe4:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 8006fe8:	d020      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006fea:	f401 7340 	and.w	r3, r1, #768	; 0x300
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d01c      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ff2:	6a29      	ldr	r1, [r5, #32]
 8006ff4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ff8:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8006ffc:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007000:	4f93      	ldr	r7, [pc, #588]	; (8007250 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8007002:	fab2 f282 	clz	r2, r2
 8007006:	443a      	add	r2, r7
 8007008:	0092      	lsls	r2, r2, #2
 800700a:	f04f 0c01 	mov.w	ip, #1
 800700e:	f8c2 c000 	str.w	ip, [r2]
 8007012:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007016:	fab3 f383 	clz	r3, r3
 800701a:	443b      	add	r3, r7
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	2200      	movs	r2, #0
 8007020:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007022:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8007024:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007026:	f100 80ea 	bmi.w	80071fe <HAL_RCCEx_PeriphCLKConfig+0x246>
 800702a:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800702c:	4a86      	ldr	r2, [pc, #536]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800702e:	6a13      	ldr	r3, [r2, #32]
 8007030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007034:	430b      	orrs	r3, r1
 8007036:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007038:	b11e      	cbz	r6, 8007042 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800703a:	69d3      	ldr	r3, [r2, #28]
 800703c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007040:	61d3      	str	r3, [r2, #28]
 8007042:	6820      	ldr	r0, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007044:	07c3      	lsls	r3, r0, #31
 8007046:	d506      	bpl.n	8007056 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007048:	4a7f      	ldr	r2, [pc, #508]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800704a:	68a1      	ldr	r1, [r4, #8]
 800704c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800704e:	f023 0303 	bic.w	r3, r3, #3
 8007052:	430b      	orrs	r3, r1
 8007054:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007056:	0787      	lsls	r7, r0, #30
 8007058:	d506      	bpl.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800705a:	4a7b      	ldr	r2, [pc, #492]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800705c:	68e1      	ldr	r1, [r4, #12]
 800705e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007060:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007064:	430b      	orrs	r3, r1
 8007066:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007068:	0746      	lsls	r6, r0, #29
 800706a:	d506      	bpl.n	800707a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800706c:	4a76      	ldr	r2, [pc, #472]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800706e:	6921      	ldr	r1, [r4, #16]
 8007070:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007072:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8007076:	430b      	orrs	r3, r1
 8007078:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800707a:	0685      	lsls	r5, r0, #26
 800707c:	d506      	bpl.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800707e:	4a72      	ldr	r2, [pc, #456]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007080:	69e1      	ldr	r1, [r4, #28]
 8007082:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007084:	f023 0310 	bic.w	r3, r3, #16
 8007088:	430b      	orrs	r3, r1
 800708a:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800708c:	0381      	lsls	r1, r0, #14
 800708e:	d506      	bpl.n	800709e <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8007090:	4a6d      	ldr	r2, [pc, #436]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007092:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007094:	6853      	ldr	r3, [r2, #4]
 8007096:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800709a:	430b      	orrs	r3, r1
 800709c:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800709e:	0642      	lsls	r2, r0, #25
 80070a0:	d506      	bpl.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070a2:	4a69      	ldr	r2, [pc, #420]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80070a4:	6a21      	ldr	r1, [r4, #32]
 80070a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80070a8:	f023 0320 	bic.w	r3, r3, #32
 80070ac:	430b      	orrs	r3, r1
 80070ae:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070b0:	0343      	lsls	r3, r0, #13
 80070b2:	d506      	bpl.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070b4:	4a64      	ldr	r2, [pc, #400]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80070b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80070b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80070ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070be:	430b      	orrs	r3, r1
 80070c0:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80070c2:	0707      	lsls	r7, r0, #28
 80070c4:	d506      	bpl.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80070c6:	4a60      	ldr	r2, [pc, #384]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80070c8:	6961      	ldr	r1, [r4, #20]
 80070ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80070cc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80070d0:	430b      	orrs	r3, r1
 80070d2:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80070d4:	06c6      	lsls	r6, r0, #27
 80070d6:	d506      	bpl.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80070d8:	4a5b      	ldr	r2, [pc, #364]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80070da:	69a1      	ldr	r1, [r4, #24]
 80070dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80070de:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80070e2:	430b      	orrs	r3, r1
 80070e4:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80070e6:	0585      	lsls	r5, r0, #22
 80070e8:	d506      	bpl.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80070ea:	4a57      	ldr	r2, [pc, #348]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80070ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80070ee:	6853      	ldr	r3, [r2, #4]
 80070f0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80070f4:	430b      	orrs	r3, r1
 80070f6:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80070f8:	0601      	lsls	r1, r0, #24
 80070fa:	d506      	bpl.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80070fc:	4a52      	ldr	r2, [pc, #328]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80070fe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007100:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007102:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8007106:	430b      	orrs	r3, r1
 8007108:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800710a:	05c2      	lsls	r2, r0, #23
 800710c:	d506      	bpl.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800710e:	4a4e      	ldr	r2, [pc, #312]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007110:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007112:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007114:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8007118:	430b      	orrs	r3, r1
 800711a:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800711c:	04c3      	lsls	r3, r0, #19
 800711e:	d506      	bpl.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007120:	4a49      	ldr	r2, [pc, #292]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007122:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007124:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007126:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800712a:	430b      	orrs	r3, r1
 800712c:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800712e:	0487      	lsls	r7, r0, #18
 8007130:	d506      	bpl.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007132:	4a45      	ldr	r2, [pc, #276]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007134:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007136:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800713c:	430b      	orrs	r3, r1
 800713e:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8007140:	02c6      	lsls	r6, r0, #11
 8007142:	d506      	bpl.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8007144:	4a40      	ldr	r2, [pc, #256]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007146:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007148:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800714a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800714e:	430b      	orrs	r3, r1
 8007150:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8007152:	0285      	lsls	r5, r0, #10
 8007154:	d506      	bpl.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8007156:	4a3c      	ldr	r2, [pc, #240]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007158:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800715a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800715c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007160:	430b      	orrs	r3, r1
 8007162:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007164:	0241      	lsls	r1, r0, #9
 8007166:	d506      	bpl.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007168:	4a37      	ldr	r2, [pc, #220]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800716a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800716c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800716e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007172:	430b      	orrs	r3, r1
 8007174:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8007176:	0202      	lsls	r2, r0, #8
 8007178:	d506      	bpl.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800717a:	4a33      	ldr	r2, [pc, #204]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800717c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800717e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007180:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007184:	430b      	orrs	r3, r1
 8007186:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8007188:	01c3      	lsls	r3, r0, #7
 800718a:	d506      	bpl.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800718c:	4a2e      	ldr	r2, [pc, #184]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800718e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007190:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007192:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007196:	430b      	orrs	r3, r1
 8007198:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800719a:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800719e:	d007      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80071a0:	4a29      	ldr	r2, [pc, #164]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80071a2:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80071a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80071a6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80071aa:	430b      	orrs	r3, r1
 80071ac:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80071ae:	2000      	movs	r0, #0
}
 80071b0:	b003      	add	sp, #12
 80071b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80071b6:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071b8:	4d24      	ldr	r5, [pc, #144]	; (800724c <HAL_RCCEx_PeriphCLKConfig+0x294>)
      __HAL_RCC_PWR_CLK_ENABLE();
 80071ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80071be:	61da      	str	r2, [r3, #28]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071c6:	9301      	str	r3, [sp, #4]
 80071c8:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ca:	682a      	ldr	r2, [r5, #0]
 80071cc:	05d0      	lsls	r0, r2, #23
      pwrclkchanged = SET;
 80071ce:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071d2:	f53f af04 	bmi.w	8006fde <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071d6:	682a      	ldr	r2, [r5, #0]
 80071d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071dc:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 80071de:	f7fd fea5 	bl	8004f2c <HAL_GetTick>
 80071e2:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071e4:	682b      	ldr	r3, [r5, #0]
 80071e6:	05d9      	lsls	r1, r3, #23
 80071e8:	f53f aef9 	bmi.w	8006fde <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ec:	f7fd fe9e 	bl	8004f2c <HAL_GetTick>
 80071f0:	1bc0      	subs	r0, r0, r7
 80071f2:	2864      	cmp	r0, #100	; 0x64
 80071f4:	d9f6      	bls.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
          return HAL_TIMEOUT;
 80071f6:	2003      	movs	r0, #3
}
 80071f8:	b003      	add	sp, #12
 80071fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071fe:	4667      	mov	r7, ip
        tickstart = HAL_GetTick();
 8007200:	f7fd fe94 	bl	8004f2c <HAL_GetTick>
 8007204:	f04f 0902 	mov.w	r9, #2
 8007208:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800720a:	e015      	b.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x280>
 800720c:	fa99 f3a9 	rbit	r3, r9
 8007210:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8007212:	fa99 f3a9 	rbit	r3, r9
 8007216:	fab3 f383 	clz	r3, r3
 800721a:	f003 031f 	and.w	r3, r3, #31
 800721e:	fa07 f303 	lsl.w	r3, r7, r3
 8007222:	4213      	tst	r3, r2
 8007224:	f47f af01 	bne.w	800702a <HAL_RCCEx_PeriphCLKConfig+0x72>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007228:	f7fd fe80 	bl	8004f2c <HAL_GetTick>
 800722c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007230:	eba0 0008 	sub.w	r0, r0, r8
 8007234:	4298      	cmp	r0, r3
 8007236:	d8de      	bhi.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8007238:	fa99 f3a9 	rbit	r3, r9
 800723c:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007240:	2b00      	cmp	r3, #0
 8007242:	d0e3      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007244:	6a2a      	ldr	r2, [r5, #32]
 8007246:	e7e4      	b.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8007248:	40021000 	.word	0x40021000
 800724c:	40007000 	.word	0x40007000
 8007250:	10908100 	.word	0x10908100

08007254 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007254:	b470      	push	{r4, r5, r6}
  uint32_t frequency = 0U;
  uint32_t srcclk = 0U;
#if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 8007256:	4db5      	ldr	r5, [pc, #724]	; (800752c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
{
 8007258:	4606      	mov	r6, r0
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 800725a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 800725c:	b087      	sub	sp, #28
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 800725e:	466c      	mov	r4, sp
 8007260:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007262:	e895 0003 	ldmia.w	r5, {r0, r1}
#endif /* RCC_CFGR_SDPRE */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8007266:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 800726a:	e884 0003 	stmia.w	r4, {r0, r1}
  switch (PeriphClk)
 800726e:	f000 810d 	beq.w	800748c <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8007272:	d816      	bhi.n	80072a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
 8007274:	2e10      	cmp	r6, #16
 8007276:	f000 810e 	beq.w	8007496 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 800727a:	d93e      	bls.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800727c:	2e80      	cmp	r6, #128	; 0x80
 800727e:	f000 80d3 	beq.w	8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8007282:	f200 8089 	bhi.w	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8007286:	2e20      	cmp	r6, #32
 8007288:	f000 8122 	beq.w	80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800728c:	2e40      	cmp	r6, #64	; 0x40
 800728e:	d130      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    }
#if defined(RCC_CFGR3_I2C2SW)
  case RCC_PERIPHCLK_I2C2:
    {
      /* Get the current I2C2 source */
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007290:	4ba7      	ldr	r3, [pc, #668]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007292:	6b18      	ldr	r0, [r3, #48]	; 0x30

      /* Check if HSI is ready and if I2C2 clock selection is HSI */
      if ((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007294:	f010 0020 	ands.w	r0, r0, #32
 8007298:	d059      	beq.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
    {
      break;
    }
  }
  return(frequency);
}
 800729a:	b007      	add	sp, #28
 800729c:	bc70      	pop	{r4, r5, r6}
        frequency = HAL_RCC_GetSysClockFreq();
 800729e:	f7ff be27 	b.w	8006ef0 <HAL_RCC_GetSysClockFreq>
  switch (PeriphClk)
 80072a2:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
 80072a6:	f000 810e 	beq.w	80074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80072aa:	d93f      	bls.n	800732c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80072ac:	f5b6 0f00 	cmp.w	r6, #8388608	; 0x800000
 80072b0:	f000 80b1 	beq.w	8007416 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80072b4:	d852      	bhi.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80072b6:	f5b6 1f00 	cmp.w	r6, #2097152	; 0x200000
 80072ba:	f000 80e2 	beq.w	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80072be:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 80072c2:	d116      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 80072c4:	4b9a      	ldr	r3, [pc, #616]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80072c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM15CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80072c8:	0556      	lsls	r6, r2, #21
 80072ca:	f140 80a8 	bpl.w	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 80072ce:	e050      	b.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80072d0:	4a97      	ldr	r2, [pc, #604]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80072d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80072d4:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 80072d8:	f000 80cf 	beq.w	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80072dc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80072e0:	f000 8161 	beq.w	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80072e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80072e8:	d0d7      	beq.n	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80072ea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80072ee:	f000 8089 	beq.w	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
        frequency = 0U;
 80072f2:	2000      	movs	r0, #0
}
 80072f4:	b007      	add	sp, #28
 80072f6:	bc70      	pop	{r4, r5, r6}
 80072f8:	4770      	bx	lr
  switch (PeriphClk)
 80072fa:	2e02      	cmp	r6, #2
 80072fc:	f000 80ef 	beq.w	80074de <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007300:	d972      	bls.n	80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8007302:	2e04      	cmp	r6, #4
 8007304:	d0e4      	beq.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007306:	2e08      	cmp	r6, #8
 8007308:	d1f3      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800730a:	4b89      	ldr	r3, [pc, #548]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800730c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800730e:	f413 1340 	ands.w	r3, r3, #3145728	; 0x300000
 8007312:	f000 80b2 	beq.w	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007316:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800731a:	f000 8157 	beq.w	80075cc <HAL_RCCEx_GetPeriphCLKFreq+0x378>
      else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800731e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007322:	d0ba      	beq.n	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007324:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007328:	d06c      	beq.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 800732a:	e7e2      	b.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  switch (PeriphClk)
 800732c:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8007330:	f000 8124 	beq.w	800757c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8007334:	d93e      	bls.n	80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8007336:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 800733a:	f000 8101 	beq.w	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
 800733e:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8007342:	d1d6      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007344:	4b7a      	ldr	r3, [pc, #488]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007346:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007348:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800734c:	d1a5      	bne.n	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800734e:	681a      	ldr	r2, [r3, #0]
        frequency = HSI_VALUE;
 8007350:	4b78      	ldr	r3, [pc, #480]	; (8007534 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007352:	f012 0f02 	tst.w	r2, #2
 8007356:	bf18      	it	ne
 8007358:	4618      	movne	r0, r3
 800735a:	e7cb      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 800735c:	f1b6 7f80 	cmp.w	r6, #16777216	; 0x1000000
 8007360:	f000 80dd 	beq.w	800751e <HAL_RCCEx_GetPeriphCLKFreq+0x2ca>
 8007364:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 8007368:	d1c3      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_TIM20_SOURCE();
 800736a:	4b71      	ldr	r3, [pc, #452]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800736c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 800736e:	0410      	lsls	r0, r2, #16
 8007370:	d555      	bpl.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	0199      	lsls	r1, r3, #6
 8007376:	d5bc      	bpl.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  */
static uint32_t RCC_GetPLLCLKFreq(void)
{
  uint32_t pllmul = 0U, pllsource = 0U, prediv = 0U, pllclk = 0U;

  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8007378:	4a6d      	ldr	r2, [pc, #436]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
    pllclk = (HSE_VALUE/prediv) * pllmul;
  }
  else
  {
    /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
    pllclk = (HSI_VALUE/prediv) * pllmul;
 800737a:	486e      	ldr	r0, [pc, #440]	; (8007534 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800737c:	6853      	ldr	r3, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800737e:	6851      	ldr	r1, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007380:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 8007382:	f3c3 4383 	ubfx	r3, r3, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007386:	f002 020f 	and.w	r2, r2, #15
  pllmul = ( pllmul >> 18U) + 2U;
 800738a:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 800738c:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 800738e:	fbb0 f0f2 	udiv	r0, r0, r2
 8007392:	fb00 f003 	mul.w	r0, r0, r3
 8007396:	e7ad      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 8007398:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 800739c:	f000 80af 	beq.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 80073a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80073a4:	d1a5      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80073a6:	4b62      	ldr	r3, [pc, #392]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80073a8:	685b      	ldr	r3, [r3, #4]
      if (srcclk == RCC_I2SCLKSOURCE_EXT)
 80073aa:	021c      	lsls	r4, r3, #8
 80073ac:	f57f af75 	bpl.w	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
        frequency = 0xDEADDEADU;
 80073b0:	4861      	ldr	r0, [pc, #388]	; (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80073b2:	e79f      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 80073b4:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80073b8:	d19b      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_TIM8_SOURCE();
 80073ba:	4b5d      	ldr	r3, [pc, #372]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80073bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM8CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80073be:	0592      	lsls	r2, r2, #22
 80073c0:	d52d      	bpl.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80073c2:	6818      	ldr	r0, [r3, #0]
 80073c4:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80073c8:	d094      	beq.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80073ca:	685a      	ldr	r2, [r3, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80073cc:	6859      	ldr	r1, [r3, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80073ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    pllclk = (HSI_VALUE/prediv) * pllmul;
 80073d0:	4858      	ldr	r0, [pc, #352]	; (8007534 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
  pllmul = ( pllmul >> 18U) + 2U;
 80073d2:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80073d6:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80073d8:	f001 020f 	and.w	r2, r1, #15
 80073dc:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 80073de:	fbb0 f0f2 	udiv	r0, r0, r2
 80073e2:	fb00 f003 	mul.w	r0, r0, r3
 80073e6:	e785      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 80073e8:	2e01      	cmp	r6, #1
 80073ea:	d182      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80073ec:	4a50      	ldr	r2, [pc, #320]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80073ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80073f0:	f013 0303 	ands.w	r3, r3, #3
 80073f4:	f000 80e6 	beq.w	80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	f000 80d4 	beq.w	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80073fe:	2b01      	cmp	r3, #1
 8007400:	f43f af4b 	beq.w	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007404:	4b4a      	ldr	r3, [pc, #296]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007406:	6a1b      	ldr	r3, [r3, #32]
        frequency = LSE_VALUE;
 8007408:	f013 0f02 	tst.w	r3, #2
 800740c:	bf0c      	ite	eq
 800740e:	2000      	moveq	r0, #0
 8007410:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8007414:	e76e      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      srcclk = __HAL_RCC_GET_TIM16_SOURCE();
 8007416:	4b46      	ldr	r3, [pc, #280]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007418:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM16CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 800741a:	0515      	lsls	r5, r2, #20
 800741c:	d4d1      	bmi.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
          frequency = SystemCoreClock;
 800741e:	4b47      	ldr	r3, [pc, #284]	; (800753c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8007420:	6818      	ldr	r0, [r3, #0]
}
 8007422:	b007      	add	sp, #28
 8007424:	bc70      	pop	{r4, r5, r6}
 8007426:	4770      	bx	lr
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 8007428:	4a41      	ldr	r2, [pc, #260]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800742a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC12PLLCLK_OFF)
 800742c:	f413 73f8 	ands.w	r3, r3, #496	; 0x1f0
 8007430:	d0f5      	beq.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007432:	6810      	ldr	r0, [r2, #0]
 8007434:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8007438:	f43f af5c 	beq.w	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800743c:	6851      	ldr	r1, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800743e:	6850      	ldr	r0, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007440:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8007442:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 8007446:	fa92 f2a2 	rbit	r2, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 800744a:	fab2 f282 	clz	r2, r2
 800744e:	40d3      	lsrs	r3, r2
 8007450:	f003 030f 	and.w	r3, r3, #15
 8007454:	aa06      	add	r2, sp, #24
 8007456:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  pllmul = ( pllmul >> 18U) + 2U;
 800745a:	f3c1 4283 	ubfx	r2, r1, #18, #4
 800745e:	3202      	adds	r2, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007460:	f000 010f 	and.w	r1, r0, #15
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8007464:	f833 4c18 	ldrh.w	r4, [r3, #-24]
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8007468:	4832      	ldr	r0, [pc, #200]	; (8007534 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 800746a:	1c4b      	adds	r3, r1, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 800746c:	fbb0 f0f3 	udiv	r0, r0, r3
 8007470:	fb00 f002 	mul.w	r0, r0, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8007474:	fbb0 f0f4 	udiv	r0, r0, r4
 8007478:	e73c      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
}
 800747a:	b007      	add	sp, #28
 800747c:	bc70      	pop	{r4, r5, r6}
        frequency = HAL_RCC_GetPCLK1Freq();
 800747e:	f7ff bd6b 	b.w	8006f58 <HAL_RCC_GetPCLK1Freq>
      srcclk = __HAL_RCC_GET_TIM34_SOURCE();
 8007482:	4b2b      	ldr	r3, [pc, #172]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007484:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007486:	0192      	lsls	r2, r2, #6
 8007488:	d5c9      	bpl.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 800748a:	e79a      	b.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 800748c:	4b28      	ldr	r3, [pc, #160]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800748e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM1CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007490:	05d0      	lsls	r0, r2, #23
 8007492:	d5c4      	bpl.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007494:	e795      	b.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007496:	4a26      	ldr	r2, [pc, #152]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007498:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800749a:	f413 0340 	ands.w	r3, r3, #12582912	; 0xc00000
 800749e:	d0ec      	beq.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80074a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80074a4:	d07f      	beq.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80074a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074aa:	f43f aef6 	beq.w	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80074ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80074b2:	f47f af1e 	bne.w	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 80074b6:	6a13      	ldr	r3, [r2, #32]
        frequency = LSE_VALUE;
 80074b8:	f013 0f02 	tst.w	r3, #2
 80074bc:	bf0c      	ite	eq
 80074be:	2000      	moveq	r0, #0
 80074c0:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 80074c4:	e716      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      srcclk = __HAL_RCC_GET_TIM2_SOURCE();
 80074c6:	4b1a      	ldr	r3, [pc, #104]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80074c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM2CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80074ca:	01d1      	lsls	r1, r2, #7
 80074cc:	d5a7      	bpl.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 80074ce:	e778      	b.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80074d0:	4b17      	ldr	r3, [pc, #92]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80074d2:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80074d4:	f010 0010 	ands.w	r0, r0, #16
 80074d8:	f47f aedf 	bne.w	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80074dc:	e737      	b.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80074de:	4a14      	ldr	r2, [pc, #80]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80074e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80074e2:	f413 3340 	ands.w	r3, r3, #196608	; 0x30000
 80074e6:	d0c8      	beq.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80074e8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80074ec:	d05b      	beq.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80074ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f2:	f43f aed2 	beq.w	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80074f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80074fa:	d0dc      	beq.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80074fc:	e6f9      	b.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_ADC34_SOURCE();
 80074fe:	4a0c      	ldr	r2, [pc, #48]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007500:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC34PLLCLK_OFF)
 8007502:	f413 5378 	ands.w	r3, r3, #15872	; 0x3e00
 8007506:	d08a      	beq.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007508:	6810      	ldr	r0, [r2, #0]
 800750a:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800750e:	f43f aef1 	beq.w	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8007512:	6851      	ldr	r1, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8007514:	6850      	ldr	r0, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007516:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8007518:	f44f 5278 	mov.w	r2, #15872	; 0x3e00
 800751c:	e793      	b.n	8007446 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
      srcclk = __HAL_RCC_GET_TIM17_SOURCE();
 800751e:	4b04      	ldr	r3, [pc, #16]	; (8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM17CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007522:	0494      	lsls	r4, r2, #18
 8007524:	f57f af7b 	bpl.w	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007528:	e74b      	b.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 800752a:	bf00      	nop
 800752c:	0801197c 	.word	0x0801197c
 8007530:	40021000 	.word	0x40021000
 8007534:	007a1200 	.word	0x007a1200
 8007538:	deaddead 	.word	0xdeaddead
 800753c:	20000004 	.word	0x20000004
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007540:	4b26      	ldr	r3, [pc, #152]	; (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 8007542:	6818      	ldr	r0, [r3, #0]
 8007544:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8007548:	f43f aed4 	beq.w	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800754c:	685a      	ldr	r2, [r3, #4]
    pllclk = (HSI_VALUE/prediv) * pllmul;
 800754e:	4824      	ldr	r0, [pc, #144]	; (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
        if (srcclk == RCC_USBCLKSOURCE_PLL)
 8007550:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8007554:	685a      	ldr	r2, [r3, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8007556:	6859      	ldr	r1, [r3, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007558:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 800755a:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800755e:	f103 0302 	add.w	r3, r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007562:	f001 020f 	and.w	r2, r1, #15
 8007566:	f102 0201 	add.w	r2, r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 800756a:	fbb0 f0f2 	udiv	r0, r0, r2
 800756e:	fb00 f003 	mul.w	r0, r0, r3
          frequency = (RCC_GetPLLCLKFreq() * 3U) / 2U;
 8007572:	bf04      	itt	eq
 8007574:	eb00 0040 	addeq.w	r0, r0, r0, lsl #1
 8007578:	0840      	lsreq	r0, r0, #1
 800757a:	e6bb      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800757c:	4a17      	ldr	r2, [pc, #92]	; (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800757e:	6a13      	ldr	r3, [r2, #32]
 8007580:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007584:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007588:	d095      	beq.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800758a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800758e:	d011      	beq.n	80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007590:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007594:	f47f aead 	bne.w	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8007598:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 32U;
 800759a:	4812      	ldr	r0, [pc, #72]	; (80075e4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>)
 800759c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80075a0:	bf08      	it	eq
 80075a2:	2000      	moveq	r0, #0
 80075a4:	e6a6      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80075a6:	6813      	ldr	r3, [r2, #0]
        frequency = HSI_VALUE;
 80075a8:	480d      	ldr	r0, [pc, #52]	; (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 80075aa:	f013 0f02 	tst.w	r3, #2
 80075ae:	bf08      	it	eq
 80075b0:	2000      	moveq	r0, #0
 80075b2:	e69f      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80075b4:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 80075b6:	f013 0f02 	tst.w	r3, #2
 80075ba:	f649 4040 	movw	r0, #40000	; 0x9c40
 80075be:	bf08      	it	eq
 80075c0:	2000      	moveq	r0, #0
 80075c2:	e697      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
}
 80075c4:	b007      	add	sp, #28
 80075c6:	bc70      	pop	{r4, r5, r6}
        frequency = HAL_RCC_GetPCLK2Freq();
 80075c8:	f7ff bcde 	b.w	8006f88 <HAL_RCC_GetPCLK2Freq>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80075cc:	4b03      	ldr	r3, [pc, #12]	; (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
        frequency = HSI_VALUE;
 80075ce:	4804      	ldr	r0, [pc, #16]	; (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80075d0:	681b      	ldr	r3, [r3, #0]
        frequency = HSI_VALUE;
 80075d2:	f013 0f02 	tst.w	r3, #2
 80075d6:	bf08      	it	eq
 80075d8:	2000      	moveq	r0, #0
 80075da:	e68b      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 80075dc:	40021000 	.word	0x40021000
 80075e0:	007a1200 	.word	0x007a1200
 80075e4:	0003d090 	.word	0x0003d090

080075e8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80075e8:	2800      	cmp	r0, #0
 80075ea:	d076      	beq.n	80076da <HAL_TIM_Base_Init+0xf2>
{ 
 80075ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80075ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80075f2:	4604      	mov	r4, r0
 80075f4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80075f8:	b39b      	cbz	r3, 8007662 <HAL_TIM_Base_Init+0x7a>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80075fa:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075fc:	4e43      	ldr	r6, [pc, #268]	; (800770c <HAL_TIM_Base_Init+0x124>)
 80075fe:	69a5      	ldr	r5, [r4, #24]
 8007600:	68e0      	ldr	r0, [r4, #12]
 8007602:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007604:	2302      	movs	r3, #2
 8007606:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800760a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800760c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800760e:	d066      	beq.n	80076de <HAL_TIM_Base_Init+0xf6>
 8007610:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007614:	d043      	beq.n	800769e <HAL_TIM_Base_Init+0xb6>
 8007616:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800761a:	42b2      	cmp	r2, r6
 800761c:	d026      	beq.n	800766c <HAL_TIM_Base_Init+0x84>
 800761e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007622:	42b2      	cmp	r2, r6
 8007624:	d022      	beq.n	800766c <HAL_TIM_Base_Init+0x84>
 8007626:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 800762a:	42b2      	cmp	r2, r6
 800762c:	d01e      	beq.n	800766c <HAL_TIM_Base_Init+0x84>
 800762e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007632:	42b2      	cmp	r2, r6
 8007634:	d064      	beq.n	8007700 <HAL_TIM_Base_Init+0x118>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007636:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 800763a:	42b2      	cmp	r2, r6
 800763c:	d05e      	beq.n	80076fc <HAL_TIM_Base_Init+0x114>
 800763e:	4e34      	ldr	r6, [pc, #208]	; (8007710 <HAL_TIM_Base_Init+0x128>)
 8007640:	42b2      	cmp	r2, r6
 8007642:	d05b      	beq.n	80076fc <HAL_TIM_Base_Init+0x114>
 8007644:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007648:	42b2      	cmp	r2, r6
 800764a:	d057      	beq.n	80076fc <HAL_TIM_Base_Init+0x114>
 800764c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007650:	42b2      	cmp	r2, r6
 8007652:	d053      	beq.n	80076fc <HAL_TIM_Base_Init+0x114>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007654:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007658:	432b      	orrs	r3, r5

  TIMx->CR1 = tmpcr1;
 800765a:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800765c:	62d0      	str	r0, [r2, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800765e:	6291      	str	r1, [r2, #40]	; 0x28
 8007660:	e017      	b.n	8007692 <HAL_TIM_Base_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 8007662:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007666:	f004 fd75 	bl	800c154 <HAL_TIM_Base_MspInit>
 800766a:	e7c6      	b.n	80075fa <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 800766c:	68a6      	ldr	r6, [r4, #8]
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800766e:	4f29      	ldr	r7, [pc, #164]	; (8007714 <HAL_TIM_Base_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007670:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007674:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007676:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800767c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800767e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007682:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007684:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8007686:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007688:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800768a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800768c:	d115      	bne.n	80076ba <HAL_TIM_Base_Init+0xd2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800768e:	6963      	ldr	r3, [r4, #20]
 8007690:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8007692:	2301      	movs	r3, #1
 8007694:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8007696:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007698:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800769c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 800769e:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076a0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80076a6:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80076a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076ac:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076b2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80076b4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076b6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80076b8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80076ba:	4b17      	ldr	r3, [pc, #92]	; (8007718 <HAL_TIM_Base_Init+0x130>)
 80076bc:	429a      	cmp	r2, r3
 80076be:	d0e6      	beq.n	800768e <HAL_TIM_Base_Init+0xa6>
 80076c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d0e2      	beq.n	800768e <HAL_TIM_Base_Init+0xa6>
 80076c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d0de      	beq.n	800768e <HAL_TIM_Base_Init+0xa6>
 80076d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d1dc      	bne.n	8007692 <HAL_TIM_Base_Init+0xaa>
 80076d8:	e7d9      	b.n	800768e <HAL_TIM_Base_Init+0xa6>
    return HAL_ERROR;
 80076da:	2001      	movs	r0, #1
}
 80076dc:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80076de:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076e0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80076e6:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80076e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076ec:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076f2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80076f4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076f6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80076f8:	6291      	str	r1, [r2, #40]	; 0x28
 80076fa:	e7c8      	b.n	800768e <HAL_TIM_Base_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076fc:	6926      	ldr	r6, [r4, #16]
 80076fe:	e7f3      	b.n	80076e8 <HAL_TIM_Base_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007700:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007706:	4333      	orrs	r3, r6
 8007708:	e799      	b.n	800763e <HAL_TIM_Base_Init+0x56>
 800770a:	bf00      	nop
 800770c:	40012c00 	.word	0x40012c00
 8007710:	40014400 	.word	0x40014400
 8007714:	40013400 	.word	0x40013400
 8007718:	40014000 	.word	0x40014000

0800771c <HAL_TIM_Base_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 800771c:	2202      	movs	r2, #2
  __HAL_TIM_DISABLE(htim);
 800771e:	6803      	ldr	r3, [r0, #0]
{
 8007720:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 8007722:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8007726:	6a19      	ldr	r1, [r3, #32]
 8007728:	f241 1211 	movw	r2, #4369	; 0x1111
 800772c:	4211      	tst	r1, r2
{
 800772e:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 8007730:	d108      	bne.n	8007744 <HAL_TIM_Base_DeInit+0x28>
 8007732:	6a19      	ldr	r1, [r3, #32]
 8007734:	f240 4244 	movw	r2, #1092	; 0x444
 8007738:	4211      	tst	r1, r2
 800773a:	d103      	bne.n	8007744 <HAL_TIM_Base_DeInit+0x28>
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	f022 0201 	bic.w	r2, r2, #1
 8007742:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 8007744:	4620      	mov	r0, r4
 8007746:	f005 f825 	bl	800c794 <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 800774a:	2000      	movs	r0, #0
 800774c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007750:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8007754:	bd10      	pop	{r4, pc}
 8007756:	bf00      	nop

08007758 <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 8007758:	6801      	ldr	r1, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800775a:	2202      	movs	r2, #2
{
 800775c:	b410      	push	{r4}
  htim->State= HAL_TIM_STATE_BUSY;
 800775e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8007762:	680a      	ldr	r2, [r1, #0]
  htim->State= HAL_TIM_STATE_READY;
 8007764:	2401      	movs	r4, #1
{
 8007766:	4603      	mov	r3, r0
  __HAL_TIM_ENABLE(htim);
 8007768:	4322      	orrs	r2, r4
 800776a:	600a      	str	r2, [r1, #0]
}
 800776c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800776e:	f883 403d 	strb.w	r4, [r3, #61]	; 0x3d
}
 8007772:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007776:	4770      	bx	lr

08007778 <HAL_TIM_Base_Stop>:
  htim->State= HAL_TIM_STATE_BUSY;
 8007778:	2202      	movs	r2, #2
  __HAL_TIM_DISABLE(htim);
 800777a:	6803      	ldr	r3, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800777c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8007780:	6a19      	ldr	r1, [r3, #32]
 8007782:	f241 1211 	movw	r2, #4369	; 0x1111
 8007786:	4211      	tst	r1, r2
 8007788:	d108      	bne.n	800779c <HAL_TIM_Base_Stop+0x24>
 800778a:	6a19      	ldr	r1, [r3, #32]
 800778c:	f240 4244 	movw	r2, #1092	; 0x444
 8007790:	4211      	tst	r1, r2
 8007792:	d103      	bne.n	800779c <HAL_TIM_Base_Stop+0x24>
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	f022 0201 	bic.w	r2, r2, #1
 800779a:	601a      	str	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 800779c:	2301      	movs	r3, #1
 800779e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80077a2:	2000      	movs	r0, #0
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop

080077a8 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80077a8:	6803      	ldr	r3, [r0, #0]
 80077aa:	68da      	ldr	r2, [r3, #12]
 80077ac:	f042 0201 	orr.w	r2, r2, #1
 80077b0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	f042 0201 	orr.w	r2, r2, #1
 80077b8:	601a      	str	r2, [r3, #0]
}
 80077ba:	2000      	movs	r0, #0
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop

080077c0 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80077c0:	6803      	ldr	r3, [r0, #0]
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	f022 0201 	bic.w	r2, r2, #1
 80077c8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80077ca:	6a19      	ldr	r1, [r3, #32]
 80077cc:	f241 1211 	movw	r2, #4369	; 0x1111
 80077d0:	4211      	tst	r1, r2
 80077d2:	d108      	bne.n	80077e6 <HAL_TIM_Base_Stop_IT+0x26>
 80077d4:	6a19      	ldr	r1, [r3, #32]
 80077d6:	f240 4244 	movw	r2, #1092	; 0x444
 80077da:	4211      	tst	r1, r2
 80077dc:	d103      	bne.n	80077e6 <HAL_TIM_Base_Stop_IT+0x26>
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	f022 0201 	bic.w	r2, r2, #1
 80077e4:	601a      	str	r2, [r3, #0]
}
 80077e6:	2000      	movs	r0, #0
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop

080077ec <HAL_TIM_OC_MspInit>:
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop

080077f0 <HAL_TIM_OC_Init>:
  if(htim == NULL)
 80077f0:	2800      	cmp	r0, #0
 80077f2:	d076      	beq.n	80078e2 <HAL_TIM_OC_Init+0xf2>
{
 80077f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 80077f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80077fa:	4604      	mov	r4, r0
 80077fc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007800:	b39b      	cbz	r3, 800786a <HAL_TIM_OC_Init+0x7a>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8007802:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007804:	4e43      	ldr	r6, [pc, #268]	; (8007914 <HAL_TIM_OC_Init+0x124>)
 8007806:	69a5      	ldr	r5, [r4, #24]
 8007808:	68e0      	ldr	r0, [r4, #12]
 800780a:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 800780c:	2302      	movs	r3, #2
 800780e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007812:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007814:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007816:	d066      	beq.n	80078e6 <HAL_TIM_OC_Init+0xf6>
 8007818:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800781c:	d043      	beq.n	80078a6 <HAL_TIM_OC_Init+0xb6>
 800781e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007822:	42b2      	cmp	r2, r6
 8007824:	d026      	beq.n	8007874 <HAL_TIM_OC_Init+0x84>
 8007826:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800782a:	42b2      	cmp	r2, r6
 800782c:	d022      	beq.n	8007874 <HAL_TIM_OC_Init+0x84>
 800782e:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007832:	42b2      	cmp	r2, r6
 8007834:	d01e      	beq.n	8007874 <HAL_TIM_OC_Init+0x84>
 8007836:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 800783a:	42b2      	cmp	r2, r6
 800783c:	d064      	beq.n	8007908 <HAL_TIM_OC_Init+0x118>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800783e:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007842:	42b2      	cmp	r2, r6
 8007844:	d05e      	beq.n	8007904 <HAL_TIM_OC_Init+0x114>
 8007846:	4e34      	ldr	r6, [pc, #208]	; (8007918 <HAL_TIM_OC_Init+0x128>)
 8007848:	42b2      	cmp	r2, r6
 800784a:	d05b      	beq.n	8007904 <HAL_TIM_OC_Init+0x114>
 800784c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007850:	42b2      	cmp	r2, r6
 8007852:	d057      	beq.n	8007904 <HAL_TIM_OC_Init+0x114>
 8007854:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007858:	42b2      	cmp	r2, r6
 800785a:	d053      	beq.n	8007904 <HAL_TIM_OC_Init+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800785c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007860:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007862:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007864:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007866:	6291      	str	r1, [r2, #40]	; 0x28
 8007868:	e017      	b.n	800789a <HAL_TIM_OC_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 800786a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800786e:	f7ff ffbd 	bl	80077ec <HAL_TIM_OC_MspInit>
 8007872:	e7c6      	b.n	8007802 <HAL_TIM_OC_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8007874:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007876:	4f29      	ldr	r7, [pc, #164]	; (800791c <HAL_TIM_OC_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800787c:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800787e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007884:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007886:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800788a:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800788c:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 800788e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007890:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007892:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007894:	d115      	bne.n	80078c2 <HAL_TIM_OC_Init+0xd2>
    TIMx->RCR = Structure->RepetitionCounter;
 8007896:	6963      	ldr	r3, [r4, #20]
 8007898:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800789a:	2301      	movs	r3, #1
 800789c:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 800789e:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80078a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80078a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80078a6:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078a8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80078ae:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80078b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078b4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078ba:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80078bc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078be:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80078c0:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80078c2:	4b17      	ldr	r3, [pc, #92]	; (8007920 <HAL_TIM_OC_Init+0x130>)
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d0e6      	beq.n	8007896 <HAL_TIM_OC_Init+0xa6>
 80078c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d0e2      	beq.n	8007896 <HAL_TIM_OC_Init+0xa6>
 80078d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d0de      	beq.n	8007896 <HAL_TIM_OC_Init+0xa6>
 80078d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078dc:	429a      	cmp	r2, r3
 80078de:	d1dc      	bne.n	800789a <HAL_TIM_OC_Init+0xaa>
 80078e0:	e7d9      	b.n	8007896 <HAL_TIM_OC_Init+0xa6>
    return HAL_ERROR;
 80078e2:	2001      	movs	r0, #1
}
 80078e4:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80078e6:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078e8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80078ee:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80078f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078f4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078fa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80078fc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078fe:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007900:	6291      	str	r1, [r2, #40]	; 0x28
 8007902:	e7c8      	b.n	8007896 <HAL_TIM_OC_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007904:	6926      	ldr	r6, [r4, #16]
 8007906:	e7f3      	b.n	80078f0 <HAL_TIM_OC_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007908:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800790a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800790e:	4333      	orrs	r3, r6
 8007910:	e799      	b.n	8007846 <HAL_TIM_OC_Init+0x56>
 8007912:	bf00      	nop
 8007914:	40012c00 	.word	0x40012c00
 8007918:	40014400 	.word	0x40014400
 800791c:	40013400 	.word	0x40013400
 8007920:	40014000 	.word	0x40014000

08007924 <HAL_TIM_PWM_MspInit>:
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop

08007928 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8007928:	2800      	cmp	r0, #0
 800792a:	d076      	beq.n	8007a1a <HAL_TIM_PWM_Init+0xf2>
{
 800792c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 800792e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007932:	4604      	mov	r4, r0
 8007934:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007938:	b39b      	cbz	r3, 80079a2 <HAL_TIM_PWM_Init+0x7a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800793a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800793c:	4e43      	ldr	r6, [pc, #268]	; (8007a4c <HAL_TIM_PWM_Init+0x124>)
 800793e:	69a5      	ldr	r5, [r4, #24]
 8007940:	68e0      	ldr	r0, [r4, #12]
 8007942:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007944:	2302      	movs	r3, #2
 8007946:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800794a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800794c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800794e:	d066      	beq.n	8007a1e <HAL_TIM_PWM_Init+0xf6>
 8007950:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007954:	d043      	beq.n	80079de <HAL_TIM_PWM_Init+0xb6>
 8007956:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800795a:	42b2      	cmp	r2, r6
 800795c:	d026      	beq.n	80079ac <HAL_TIM_PWM_Init+0x84>
 800795e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007962:	42b2      	cmp	r2, r6
 8007964:	d022      	beq.n	80079ac <HAL_TIM_PWM_Init+0x84>
 8007966:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 800796a:	42b2      	cmp	r2, r6
 800796c:	d01e      	beq.n	80079ac <HAL_TIM_PWM_Init+0x84>
 800796e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007972:	42b2      	cmp	r2, r6
 8007974:	d064      	beq.n	8007a40 <HAL_TIM_PWM_Init+0x118>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007976:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 800797a:	42b2      	cmp	r2, r6
 800797c:	d05e      	beq.n	8007a3c <HAL_TIM_PWM_Init+0x114>
 800797e:	4e34      	ldr	r6, [pc, #208]	; (8007a50 <HAL_TIM_PWM_Init+0x128>)
 8007980:	42b2      	cmp	r2, r6
 8007982:	d05b      	beq.n	8007a3c <HAL_TIM_PWM_Init+0x114>
 8007984:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007988:	42b2      	cmp	r2, r6
 800798a:	d057      	beq.n	8007a3c <HAL_TIM_PWM_Init+0x114>
 800798c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007990:	42b2      	cmp	r2, r6
 8007992:	d053      	beq.n	8007a3c <HAL_TIM_PWM_Init+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007994:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007998:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800799a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800799c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800799e:	6291      	str	r1, [r2, #40]	; 0x28
 80079a0:	e017      	b.n	80079d2 <HAL_TIM_PWM_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 80079a2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80079a6:	f7ff ffbd 	bl	8007924 <HAL_TIM_PWM_MspInit>
 80079aa:	e7c6      	b.n	800793a <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 80079ac:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80079ae:	4f29      	ldr	r7, [pc, #164]	; (8007a54 <HAL_TIM_PWM_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80079b4:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079b6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80079b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079bc:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079c2:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80079c4:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 80079c6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079c8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80079ca:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80079cc:	d115      	bne.n	80079fa <HAL_TIM_PWM_Init+0xd2>
    TIMx->RCR = Structure->RepetitionCounter;
 80079ce:	6963      	ldr	r3, [r4, #20]
 80079d0:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80079d2:	2301      	movs	r3, #1
 80079d4:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80079d6:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80079d8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80079dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80079de:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079e0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80079e6:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80079e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079ec:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079f2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80079f4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079f6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80079f8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80079fa:	4b17      	ldr	r3, [pc, #92]	; (8007a58 <HAL_TIM_PWM_Init+0x130>)
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d0e6      	beq.n	80079ce <HAL_TIM_PWM_Init+0xa6>
 8007a00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d0e2      	beq.n	80079ce <HAL_TIM_PWM_Init+0xa6>
 8007a08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d0de      	beq.n	80079ce <HAL_TIM_PWM_Init+0xa6>
 8007a10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d1dc      	bne.n	80079d2 <HAL_TIM_PWM_Init+0xaa>
 8007a18:	e7d9      	b.n	80079ce <HAL_TIM_PWM_Init+0xa6>
    return HAL_ERROR;
 8007a1a:	2001      	movs	r0, #1
}
 8007a1c:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007a1e:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a20:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007a26:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a2c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a32:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007a34:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a36:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007a38:	6291      	str	r1, [r2, #40]	; 0x28
 8007a3a:	e7c8      	b.n	80079ce <HAL_TIM_PWM_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a3c:	6926      	ldr	r6, [r4, #16]
 8007a3e:	e7f3      	b.n	8007a28 <HAL_TIM_PWM_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007a40:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007a46:	4333      	orrs	r3, r6
 8007a48:	e799      	b.n	800797e <HAL_TIM_PWM_Init+0x56>
 8007a4a:	bf00      	nop
 8007a4c:	40012c00 	.word	0x40012c00
 8007a50:	40014400 	.word	0x40014400
 8007a54:	40013400 	.word	0x40013400
 8007a58:	40014000 	.word	0x40014000

08007a5c <HAL_TIM_PWM_Start>:
 8007a5c:	6803      	ldr	r3, [r0, #0]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	6a18      	ldr	r0, [r3, #32]
 8007a62:	fa02 f101 	lsl.w	r1, r2, r1
 8007a66:	ea20 0001 	bic.w	r0, r0, r1
 8007a6a:	b410      	push	{r4}
 8007a6c:	6218      	str	r0, [r3, #32]
 8007a6e:	6a1a      	ldr	r2, [r3, #32]
 8007a70:	4c11      	ldr	r4, [pc, #68]	; (8007ab8 <HAL_TIM_PWM_Start+0x5c>)
 8007a72:	4311      	orrs	r1, r2
 8007a74:	42a3      	cmp	r3, r4
 8007a76:	6219      	str	r1, [r3, #32]
 8007a78:	d012      	beq.n	8007aa0 <HAL_TIM_PWM_Start+0x44>
 8007a7a:	4a10      	ldr	r2, [pc, #64]	; (8007abc <HAL_TIM_PWM_Start+0x60>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d00f      	beq.n	8007aa0 <HAL_TIM_PWM_Start+0x44>
 8007a80:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d00b      	beq.n	8007aa0 <HAL_TIM_PWM_Start+0x44>
 8007a88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d007      	beq.n	8007aa0 <HAL_TIM_PWM_Start+0x44>
 8007a90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d003      	beq.n	8007aa0 <HAL_TIM_PWM_Start+0x44>
 8007a98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d103      	bne.n	8007aa8 <HAL_TIM_PWM_Start+0x4c>
 8007aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aa2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007aa6:	645a      	str	r2, [r3, #68]	; 0x44
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aae:	f042 0201 	orr.w	r2, r2, #1
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	4770      	bx	lr
 8007ab8:	40012c00 	.word	0x40012c00
 8007abc:	40013400 	.word	0x40013400

08007ac0 <HAL_TIM_PWM_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007ac0:	6803      	ldr	r3, [r0, #0]
{   
 8007ac2:	b430      	push	{r4, r5}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ac4:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8007ac6:	4d20      	ldr	r5, [pc, #128]	; (8007b48 <HAL_TIM_PWM_Stop+0x88>)
  tmp = TIM_CCER_CC1E << Channel;
 8007ac8:	2401      	movs	r4, #1
 8007aca:	fa04 f101 	lsl.w	r1, r4, r1
  TIMx->CCER &= ~tmp;
 8007ace:	ea22 0201 	bic.w	r2, r2, r1
 8007ad2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8007ad4:	6a1a      	ldr	r2, [r3, #32]
 8007ad6:	621a      	str	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8007ad8:	42ab      	cmp	r3, r5
 8007ada:	d026      	beq.n	8007b2a <HAL_TIM_PWM_Stop+0x6a>
 8007adc:	4a1b      	ldr	r2, [pc, #108]	; (8007b4c <HAL_TIM_PWM_Stop+0x8c>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d023      	beq.n	8007b2a <HAL_TIM_PWM_Stop+0x6a>
 8007ae2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d01f      	beq.n	8007b2a <HAL_TIM_PWM_Stop+0x6a>
 8007aea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d01b      	beq.n	8007b2a <HAL_TIM_PWM_Stop+0x6a>
 8007af2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d017      	beq.n	8007b2a <HAL_TIM_PWM_Stop+0x6a>
 8007afa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d013      	beq.n	8007b2a <HAL_TIM_PWM_Stop+0x6a>
  __HAL_TIM_DISABLE(htim);
 8007b02:	6a19      	ldr	r1, [r3, #32]
 8007b04:	f241 1211 	movw	r2, #4369	; 0x1111
 8007b08:	4211      	tst	r1, r2
 8007b0a:	d108      	bne.n	8007b1e <HAL_TIM_PWM_Stop+0x5e>
 8007b0c:	6a19      	ldr	r1, [r3, #32]
 8007b0e:	f240 4244 	movw	r2, #1092	; 0x444
 8007b12:	4211      	tst	r1, r2
 8007b14:	d103      	bne.n	8007b1e <HAL_TIM_PWM_Stop+0x5e>
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	f022 0201 	bic.w	r2, r2, #1
 8007b1c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
} 
 8007b24:	bc30      	pop	{r4, r5}
 8007b26:	2000      	movs	r0, #0
 8007b28:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 8007b2a:	6a19      	ldr	r1, [r3, #32]
 8007b2c:	f241 1211 	movw	r2, #4369	; 0x1111
 8007b30:	4211      	tst	r1, r2
 8007b32:	d1e6      	bne.n	8007b02 <HAL_TIM_PWM_Stop+0x42>
 8007b34:	6a19      	ldr	r1, [r3, #32]
 8007b36:	f240 4244 	movw	r2, #1092	; 0x444
 8007b3a:	4211      	tst	r1, r2
 8007b3c:	d1e1      	bne.n	8007b02 <HAL_TIM_PWM_Stop+0x42>
 8007b3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007b44:	645a      	str	r2, [r3, #68]	; 0x44
 8007b46:	e7dc      	b.n	8007b02 <HAL_TIM_PWM_Stop+0x42>
 8007b48:	40012c00 	.word	0x40012c00
 8007b4c:	40013400 	.word	0x40013400

08007b50 <HAL_TIM_IC_MspInit>:
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop

08007b54 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8007b54:	2800      	cmp	r0, #0
 8007b56:	d076      	beq.n	8007c46 <HAL_TIM_IC_Init+0xf2>
{
 8007b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8007b5a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007b5e:	4604      	mov	r4, r0
 8007b60:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007b64:	b39b      	cbz	r3, 8007bce <HAL_TIM_IC_Init+0x7a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007b66:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b68:	4e43      	ldr	r6, [pc, #268]	; (8007c78 <HAL_TIM_IC_Init+0x124>)
 8007b6a:	69a5      	ldr	r5, [r4, #24]
 8007b6c:	68e0      	ldr	r0, [r4, #12]
 8007b6e:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY; 
 8007b70:	2302      	movs	r3, #2
 8007b72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b76:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007b78:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b7a:	d066      	beq.n	8007c4a <HAL_TIM_IC_Init+0xf6>
 8007b7c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007b80:	d043      	beq.n	8007c0a <HAL_TIM_IC_Init+0xb6>
 8007b82:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007b86:	42b2      	cmp	r2, r6
 8007b88:	d026      	beq.n	8007bd8 <HAL_TIM_IC_Init+0x84>
 8007b8a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007b8e:	42b2      	cmp	r2, r6
 8007b90:	d022      	beq.n	8007bd8 <HAL_TIM_IC_Init+0x84>
 8007b92:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007b96:	42b2      	cmp	r2, r6
 8007b98:	d01e      	beq.n	8007bd8 <HAL_TIM_IC_Init+0x84>
 8007b9a:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007b9e:	42b2      	cmp	r2, r6
 8007ba0:	d064      	beq.n	8007c6c <HAL_TIM_IC_Init+0x118>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ba2:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007ba6:	42b2      	cmp	r2, r6
 8007ba8:	d05e      	beq.n	8007c68 <HAL_TIM_IC_Init+0x114>
 8007baa:	4e34      	ldr	r6, [pc, #208]	; (8007c7c <HAL_TIM_IC_Init+0x128>)
 8007bac:	42b2      	cmp	r2, r6
 8007bae:	d05b      	beq.n	8007c68 <HAL_TIM_IC_Init+0x114>
 8007bb0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007bb4:	42b2      	cmp	r2, r6
 8007bb6:	d057      	beq.n	8007c68 <HAL_TIM_IC_Init+0x114>
 8007bb8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007bbc:	42b2      	cmp	r2, r6
 8007bbe:	d053      	beq.n	8007c68 <HAL_TIM_IC_Init+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bc4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007bc6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bc8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007bca:	6291      	str	r1, [r2, #40]	; 0x28
 8007bcc:	e017      	b.n	8007bfe <HAL_TIM_IC_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 8007bce:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8007bd2:	f7ff ffbd 	bl	8007b50 <HAL_TIM_IC_MspInit>
 8007bd6:	e7c6      	b.n	8007b66 <HAL_TIM_IC_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8007bd8:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007bda:	4f29      	ldr	r7, [pc, #164]	; (8007c80 <HAL_TIM_IC_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007be0:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007be2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007be8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bee:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007bf0:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8007bf2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bf4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007bf6:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007bf8:	d115      	bne.n	8007c26 <HAL_TIM_IC_Init+0xd2>
    TIMx->RCR = Structure->RepetitionCounter;
 8007bfa:	6963      	ldr	r3, [r4, #20]
 8007bfc:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8007c02:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007c04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8007c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007c0a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c0c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c12:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c18:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c1e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007c20:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c22:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007c24:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007c26:	4b17      	ldr	r3, [pc, #92]	; (8007c84 <HAL_TIM_IC_Init+0x130>)
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d0e6      	beq.n	8007bfa <HAL_TIM_IC_Init+0xa6>
 8007c2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d0e2      	beq.n	8007bfa <HAL_TIM_IC_Init+0xa6>
 8007c34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d0de      	beq.n	8007bfa <HAL_TIM_IC_Init+0xa6>
 8007c3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d1dc      	bne.n	8007bfe <HAL_TIM_IC_Init+0xaa>
 8007c44:	e7d9      	b.n	8007bfa <HAL_TIM_IC_Init+0xa6>
    return HAL_ERROR;
 8007c46:	2001      	movs	r0, #1
}
 8007c48:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007c4a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c4c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c52:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c58:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c5e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007c60:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c62:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007c64:	6291      	str	r1, [r2, #40]	; 0x28
 8007c66:	e7c8      	b.n	8007bfa <HAL_TIM_IC_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c68:	6926      	ldr	r6, [r4, #16]
 8007c6a:	e7f3      	b.n	8007c54 <HAL_TIM_IC_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007c6c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c72:	4333      	orrs	r3, r6
 8007c74:	e799      	b.n	8007baa <HAL_TIM_IC_Init+0x56>
 8007c76:	bf00      	nop
 8007c78:	40012c00 	.word	0x40012c00
 8007c7c:	40014400 	.word	0x40014400
 8007c80:	40013400 	.word	0x40013400
 8007c84:	40014000 	.word	0x40014000

08007c88 <HAL_TIM_OnePulse_MspInit>:
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop

08007c8c <HAL_TIM_OnePulse_Init>:
  if(htim == NULL)
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	f000 8084 	beq.w	8007d9a <HAL_TIM_OnePulse_Init+0x10e>
{
 8007c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8007c94:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007c98:	4604      	mov	r4, r0
 8007c9a:	460d      	mov	r5, r1
 8007c9c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d035      	beq.n	8007d10 <HAL_TIM_OnePulse_Init+0x84>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ca4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ca6:	4e49      	ldr	r6, [pc, #292]	; (8007dcc <HAL_TIM_OnePulse_Init+0x140>)
 8007ca8:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8007cac:	68e0      	ldr	r0, [r4, #12]
 8007cae:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007cb0:	2202      	movs	r2, #2
 8007cb2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cb6:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8007cb8:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cba:	d070      	beq.n	8007d9e <HAL_TIM_OnePulse_Init+0x112>
 8007cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cc0:	d04c      	beq.n	8007d5c <HAL_TIM_OnePulse_Init+0xd0>
 8007cc2:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007cc6:	42b3      	cmp	r3, r6
 8007cc8:	d027      	beq.n	8007d1a <HAL_TIM_OnePulse_Init+0x8e>
 8007cca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007cce:	42b3      	cmp	r3, r6
 8007cd0:	d023      	beq.n	8007d1a <HAL_TIM_OnePulse_Init+0x8e>
 8007cd2:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007cd6:	42b3      	cmp	r3, r6
 8007cd8:	d01f      	beq.n	8007d1a <HAL_TIM_OnePulse_Init+0x8e>
 8007cda:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007cde:	42b3      	cmp	r3, r6
 8007ce0:	d06f      	beq.n	8007dc2 <HAL_TIM_OnePulse_Init+0x136>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ce2:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007ce6:	42b3      	cmp	r3, r6
 8007ce8:	d069      	beq.n	8007dbe <HAL_TIM_OnePulse_Init+0x132>
 8007cea:	4e39      	ldr	r6, [pc, #228]	; (8007dd0 <HAL_TIM_OnePulse_Init+0x144>)
 8007cec:	42b3      	cmp	r3, r6
 8007cee:	d066      	beq.n	8007dbe <HAL_TIM_OnePulse_Init+0x132>
 8007cf0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007cf4:	42b3      	cmp	r3, r6
 8007cf6:	d062      	beq.n	8007dbe <HAL_TIM_OnePulse_Init+0x132>
 8007cf8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007cfc:	42b3      	cmp	r3, r6
 8007cfe:	d05e      	beq.n	8007dbe <HAL_TIM_OnePulse_Init+0x132>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d04:	ea42 020c 	orr.w	r2, r2, ip
  TIMx->CR1 = tmpcr1;
 8007d08:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d0a:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007d0c:	6299      	str	r1, [r3, #40]	; 0x28
 8007d0e:	e018      	b.n	8007d42 <HAL_TIM_OnePulse_Init+0xb6>
    htim->Lock = HAL_UNLOCKED;
 8007d10:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8007d14:	f7ff ffb8 	bl	8007c88 <HAL_TIM_OnePulse_MspInit>
 8007d18:	e7c4      	b.n	8007ca4 <HAL_TIM_OnePulse_Init+0x18>
    tmpcr1 |= Structure->CounterMode;
 8007d1a:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007d1c:	4f2d      	ldr	r7, [pc, #180]	; (8007dd4 <HAL_TIM_OnePulse_Init+0x148>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007d22:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d24:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d26:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d2a:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d30:	ea42 020c 	orr.w	r2, r2, ip
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007d34:	42bb      	cmp	r3, r7
  TIMx->CR1 = tmpcr1;
 8007d36:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d38:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007d3a:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007d3c:	d11d      	bne.n	8007d7a <HAL_TIM_OnePulse_Init+0xee>
    TIMx->RCR = Structure->RepetitionCounter;
 8007d3e:	6962      	ldr	r2, [r4, #20]
 8007d40:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007d42:	2601      	movs	r6, #1
 8007d44:	615e      	str	r6, [r3, #20]
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	f022 0208 	bic.w	r2, r2, #8
 8007d4c:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	432a      	orrs	r2, r5
 8007d52:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007d54:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007d56:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8007d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007d5c:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d5e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d60:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007d64:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d66:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d6a:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d70:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8007d74:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d76:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007d78:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007d7a:	4a17      	ldr	r2, [pc, #92]	; (8007dd8 <HAL_TIM_OnePulse_Init+0x14c>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d0de      	beq.n	8007d3e <HAL_TIM_OnePulse_Init+0xb2>
 8007d80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d0da      	beq.n	8007d3e <HAL_TIM_OnePulse_Init+0xb2>
 8007d88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d0d6      	beq.n	8007d3e <HAL_TIM_OnePulse_Init+0xb2>
 8007d90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d1d4      	bne.n	8007d42 <HAL_TIM_OnePulse_Init+0xb6>
 8007d98:	e7d1      	b.n	8007d3e <HAL_TIM_OnePulse_Init+0xb2>
    return HAL_ERROR;
 8007d9a:	2001      	movs	r0, #1
}
 8007d9c:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007d9e:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007da0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007da2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007da6:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007da8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dac:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007db2:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8007db6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007db8:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007dba:	6299      	str	r1, [r3, #40]	; 0x28
 8007dbc:	e7bf      	b.n	8007d3e <HAL_TIM_OnePulse_Init+0xb2>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dbe:	6926      	ldr	r6, [r4, #16]
 8007dc0:	e7f2      	b.n	8007da8 <HAL_TIM_OnePulse_Init+0x11c>
    tmpcr1 |= Structure->CounterMode;
 8007dc2:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dc4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007dc8:	4332      	orrs	r2, r6
 8007dca:	e78e      	b.n	8007cea <HAL_TIM_OnePulse_Init+0x5e>
 8007dcc:	40012c00 	.word	0x40012c00
 8007dd0:	40014400 	.word	0x40014400
 8007dd4:	40013400 	.word	0x40013400
 8007dd8:	40014000 	.word	0x40014000

08007ddc <HAL_TIM_IC_ConfigChannel>:
  __HAL_LOCK(htim);
 8007ddc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	f000 8099 	beq.w	8007f18 <HAL_TIM_IC_ConfigChannel+0x13c>
{
 8007de6:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8007de8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8007dea:	2401      	movs	r4, #1
 8007dec:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8007df0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8007df4:	e9d1 5700 	ldrd	r5, r7, [r1]
 8007df8:	6803      	ldr	r3, [r0, #0]
 8007dfa:	e9d1 6402 	ldrd	r6, r4, [r1, #8]
  if (Channel == TIM_CHANNEL_1)
 8007dfe:	b372      	cbz	r2, 8007e5e <HAL_TIM_IC_ConfigChannel+0x82>
  else if (Channel == TIM_CHANNEL_2)
 8007e00:	2a04      	cmp	r2, #4
 8007e02:	d067      	beq.n	8007ed4 <HAL_TIM_IC_ConfigChannel+0xf8>
  else if (Channel == TIM_CHANNEL_3)
 8007e04:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e06:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8007e08:	f000 8088 	beq.w	8007f1c <HAL_TIM_IC_ConfigChannel+0x140>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007e10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e12:	69d9      	ldr	r1, [r3, #28]
  tmpccer = TIMx->CCER;
 8007e14:	f8d3 c020 	ldr.w	ip, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007e18:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e1c:	0324      	lsls	r4, r4, #12
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007e1e:	032a      	lsls	r2, r5, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007e20:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e24:	b2a4      	uxth	r4, r4
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007e26:	f402 4220 	and.w	r2, r2, #40960	; 0xa000
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007e2a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007e2e:	f42c 4c20 	bic.w	ip, ip, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007e32:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e36:	430c      	orrs	r4, r1
  TIMx->CCMR2 = tmpccmr2;
 8007e38:	61dc      	str	r4, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007e3a:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007e3c:	69da      	ldr	r2, [r3, #28]
 8007e3e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007e42:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007e44:	69da      	ldr	r2, [r3, #28]
 8007e46:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8007e4a:	61de      	str	r6, [r3, #28]
  __HAL_UNLOCK(htim);
 8007e4c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007e54:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8007e58:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK; 
 8007e5a:	4618      	mov	r0, r3
}
 8007e5c:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e5e:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007e60:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8007f5c <HAL_TIM_IC_ConfigChannel+0x180>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e64:	f022 0201 	bic.w	r2, r2, #1
 8007e68:	621a      	str	r2, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007e6a:	4563      	cmp	r3, ip
  tmpccmr1 = TIMx->CCMR1;
 8007e6c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8007e6e:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007e70:	d019      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
 8007e72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e76:	d016      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
 8007e78:	f5ac 3c94 	sub.w	ip, ip, #75776	; 0x12800
 8007e7c:	4563      	cmp	r3, ip
 8007e7e:	d012      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
 8007e80:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 8007e84:	4563      	cmp	r3, ip
 8007e86:	d00e      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
 8007e88:	f50c 3c96 	add.w	ip, ip, #76800	; 0x12c00
 8007e8c:	4563      	cmp	r3, ip
 8007e8e:	d00a      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
 8007e90:	f50c 6c40 	add.w	ip, ip, #3072	; 0xc00
 8007e94:	4563      	cmp	r3, ip
 8007e96:	d006      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
 8007e98:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8007e9c:	4563      	cmp	r3, ip
 8007e9e:	d002      	beq.n	8007ea6 <HAL_TIM_IC_ConfigChannel+0xca>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ea0:	f041 0101 	orr.w	r1, r1, #1
 8007ea4:	e002      	b.n	8007eac <HAL_TIM_IC_ConfigChannel+0xd0>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ea6:	f021 0103 	bic.w	r1, r1, #3
    tmpccmr1 |= TIM_ICSelection;
 8007eaa:	4339      	orrs	r1, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007eac:	0124      	lsls	r4, r4, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007eae:	f022 070a 	bic.w	r7, r2, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007eb2:	b2e4      	uxtb	r4, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007eb4:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007eb8:	f005 020a 	and.w	r2, r5, #10
 8007ebc:	433a      	orrs	r2, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007ebe:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8007ec0:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ec2:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007ec4:	699a      	ldr	r2, [r3, #24]
 8007ec6:	f022 020c 	bic.w	r2, r2, #12
 8007eca:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007ecc:	699a      	ldr	r2, [r3, #24]
 8007ece:	4316      	orrs	r6, r2
 8007ed0:	619e      	str	r6, [r3, #24]
 8007ed2:	e7bb      	b.n	8007e4c <HAL_TIM_IC_ConfigChannel+0x70>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ed4:	6a1a      	ldr	r2, [r3, #32]
 8007ed6:	f022 0210 	bic.w	r2, r2, #16
 8007eda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007edc:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8007ede:	f8d3 c020 	ldr.w	ip, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007ee2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ee6:	0324      	lsls	r4, r4, #12
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007ee8:	012a      	lsls	r2, r5, #4
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007eea:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007eee:	b2a4      	uxth	r4, r4
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007ef0:	f002 02a0 	and.w	r2, r2, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ef4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ef8:	f02c 0ca0 	bic.w	ip, ip, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007efc:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007f00:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8007f02:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f04:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007f06:	699a      	ldr	r2, [r3, #24]
 8007f08:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007f0c:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007f0e:	699a      	ldr	r2, [r3, #24]
 8007f10:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8007f14:	619e      	str	r6, [r3, #24]
 8007f16:	e799      	b.n	8007e4c <HAL_TIM_IC_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8007f18:	2002      	movs	r0, #2
}
 8007f1a:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f22:	69d9      	ldr	r1, [r3, #28]
  tmpccer = TIMx->CCER;
 8007f24:	f8d3 c020 	ldr.w	ip, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007f28:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007f2c:	0124      	lsls	r4, r4, #4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007f2e:	022a      	lsls	r2, r5, #8
  tmpccmr2 |= TIM_ICSelection;
 8007f30:	4339      	orrs	r1, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007f32:	b2e4      	uxtb	r4, r4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007f34:	f402 6220 	and.w	r2, r2, #2560	; 0xa00
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007f38:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007f3c:	f42c 6c20 	bic.w	ip, ip, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007f40:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007f44:	4321      	orrs	r1, r4
  TIMx->CCMR2 = tmpccmr2;
 8007f46:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer;
 8007f48:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007f4a:	69da      	ldr	r2, [r3, #28]
 8007f4c:	f022 020c 	bic.w	r2, r2, #12
 8007f50:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007f52:	69da      	ldr	r2, [r3, #28]
 8007f54:	4316      	orrs	r6, r2
 8007f56:	61de      	str	r6, [r3, #28]
 8007f58:	e778      	b.n	8007e4c <HAL_TIM_IC_ConfigChannel+0x70>
 8007f5a:	bf00      	nop
 8007f5c:	40012c00 	.word	0x40012c00

08007f60 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8007f60:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d068      	beq.n	800803a <HAL_TIM_ConfigClockSource+0xda>
  htim->State = HAL_TIM_STATE_BUSY;
 8007f68:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8007f6a:	6803      	ldr	r3, [r0, #0]
{
 8007f6c:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8007f6e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8007f72:	689d      	ldr	r5, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8007f74:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f76:	4a5e      	ldr	r2, [pc, #376]	; (80080f0 <HAL_TIM_ConfigClockSource+0x190>)
  switch (sClockSourceConfig->ClockSource)
 8007f78:	2c40      	cmp	r4, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f7a:	ea02 0205 	and.w	r2, r2, r5
  __HAL_LOCK(htim);
 8007f7e:	f04f 0501 	mov.w	r5, #1
 8007f82:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8007f86:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8007f88:	f000 809a 	beq.w	80080c0 <HAL_TIM_ConfigClockSource+0x160>
 8007f8c:	d919      	bls.n	8007fc2 <HAL_TIM_ConfigClockSource+0x62>
 8007f8e:	2c70      	cmp	r4, #112	; 0x70
 8007f90:	f000 8082 	beq.w	8008098 <HAL_TIM_ConfigClockSource+0x138>
 8007f94:	d92b      	bls.n	8007fee <HAL_TIM_ConfigClockSource+0x8e>
 8007f96:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8007f9a:	d076      	beq.n	800808a <HAL_TIM_ConfigClockSource+0x12a>
 8007f9c:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8007fa0:	d11c      	bne.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fa2:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 8007fa6:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8007fa8:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007faa:	432a      	orrs	r2, r5
 8007fac:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fb0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fb4:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8007fb6:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007fb8:	689a      	ldr	r2, [r3, #8]
 8007fba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007fbe:	609a      	str	r2, [r3, #8]
    break;
 8007fc0:	e00c      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 8007fc2:	2c10      	cmp	r4, #16
 8007fc4:	d042      	beq.n	800804c <HAL_TIM_ConfigClockSource+0xec>
 8007fc6:	d92f      	bls.n	8008028 <HAL_TIM_ConfigClockSource+0xc8>
 8007fc8:	2c20      	cmp	r4, #32
 8007fca:	d038      	beq.n	800803e <HAL_TIM_ConfigClockSource+0xde>
 8007fcc:	2c30      	cmp	r4, #48	; 0x30
 8007fce:	d105      	bne.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
   tmpsmcr = TIMx->SMCR;
 8007fd0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8007fd2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8007fd6:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 8007fda:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8007fdc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007fe4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8007fe8:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8007fea:	4618      	mov	r0, r3
}
 8007fec:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8007fee:	2c50      	cmp	r4, #80	; 0x50
 8007ff0:	d033      	beq.n	800805a <HAL_TIM_ConfigClockSource+0xfa>
 8007ff2:	2c60      	cmp	r4, #96	; 0x60
 8007ff4:	d1f2      	bne.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ff6:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8007ff8:	684d      	ldr	r5, [r1, #4]
 8007ffa:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ffc:	f024 0410 	bic.w	r4, r4, #16
 8008000:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008002:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8008004:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008006:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800800a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800800e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008012:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8008016:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8008018:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800801a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800801c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008020:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 8008024:	609a      	str	r2, [r3, #8]
 8008026:	e7d9      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 8008028:	2c00      	cmp	r4, #0
 800802a:	d1d7      	bne.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
   tmpsmcr = TIMx->SMCR;
 800802c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800802e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008032:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8008036:	609a      	str	r2, [r3, #8]
 8008038:	e7d0      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  __HAL_LOCK(htim);
 800803a:	2002      	movs	r0, #2
}
 800803c:	4770      	bx	lr
   tmpsmcr = TIMx->SMCR;
 800803e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8008040:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008044:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 8008048:	609a      	str	r2, [r3, #8]
 800804a:	e7c7      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
   tmpsmcr = TIMx->SMCR;
 800804c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800804e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008052:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 8008056:	609a      	str	r2, [r3, #8]
 8008058:	e7c0      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  tmpccer = TIMx->CCER;
 800805a:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800805c:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800805e:	684c      	ldr	r4, [r1, #4]
 8008060:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008062:	f026 0601 	bic.w	r6, r6, #1
 8008066:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8008068:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800806a:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800806e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008072:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8008076:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8008078:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800807a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800807c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800807e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008082:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 8008086:	609a      	str	r2, [r3, #8]
 8008088:	e7a8      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800808a:	689a      	ldr	r2, [r3, #8]
 800808c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008090:	f022 0207 	bic.w	r2, r2, #7
 8008094:	609a      	str	r2, [r3, #8]
    break;
 8008096:	e7a1      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008098:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 800809c:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800809e:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080a0:	432a      	orrs	r2, r5
 80080a2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080a6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080aa:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80080ac:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80080ae:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080b0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80080b4:	f022 0277 	bic.w	r2, r2, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080b8:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80080bc:	609a      	str	r2, [r3, #8]
    break;
 80080be:	e78d      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
  tmpccer = TIMx->CCER;
 80080c0:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080c2:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80080c4:	684c      	ldr	r4, [r1, #4]
 80080c6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080c8:	f026 0601 	bic.w	r6, r6, #1
 80080cc:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80080ce:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080d0:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080d4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080d8:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80080dc:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80080de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080e0:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80080e2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80080e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80080e8:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 80080ec:	609a      	str	r2, [r3, #8]
 80080ee:	e775      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x7c>
 80080f0:	fffe0088 	.word	0xfffe0088

080080f4 <HAL_TIM_SlaveConfigSynchronization>:
  __HAL_LOCK(htim);
 80080f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d047      	beq.n	800818c <HAL_TIM_SlaveConfigSynchronization+0x98>
  htim->State = HAL_TIM_STATE_BUSY;
 80080fc:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80080fe:	6802      	ldr	r2, [r0, #0]
{
 8008100:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8008102:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008106:	e9d1 4500 	ldrd	r4, r5, [r1]
  tmpsmcr = htim->Instance->SMCR;
 800810a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800810c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008110:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008116:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800811a:	4323      	orrs	r3, r4
  switch (sSlaveConfig->InputTrigger)
 800811c:	2d50      	cmp	r5, #80	; 0x50
  __HAL_LOCK(htim);
 800811e:	f04f 0401 	mov.w	r4, #1
 8008122:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8008126:	6093      	str	r3, [r2, #8]
  switch (sSlaveConfig->InputTrigger)
 8008128:	d046      	beq.n	80081b8 <HAL_TIM_SlaveConfigSynchronization+0xc4>
 800812a:	d91f      	bls.n	800816c <HAL_TIM_SlaveConfigSynchronization+0x78>
 800812c:	2d60      	cmp	r5, #96	; 0x60
 800812e:	d030      	beq.n	8008192 <HAL_TIM_SlaveConfigSynchronization+0x9e>
 8008130:	2d70      	cmp	r5, #112	; 0x70
 8008132:	d10a      	bne.n	800814a <HAL_TIM_SlaveConfigSynchronization+0x56>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008134:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8008138:	690c      	ldr	r4, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 800813a:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800813c:	432b      	orrs	r3, r5
 800813e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008142:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008146:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8008148:	6093      	str	r3, [r2, #8]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800814a:	68d3      	ldr	r3, [r2, #12]
 800814c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008150:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008152:	68d3      	ldr	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8008154:	2401      	movs	r4, #1
  __HAL_UNLOCK(htim);  
 8008156:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008158:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800815c:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 800815e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);  
 8008162:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
} 
 8008166:	bcf0      	pop	{r4, r5, r6, r7}
 8008168:	4608      	mov	r0, r1
 800816a:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800816c:	2d40      	cmp	r5, #64	; 0x40
 800816e:	d1ec      	bne.n	800814a <HAL_TIM_SlaveConfigSynchronization+0x56>
      tmpccer = htim->Instance->CCER;
 8008170:	6a15      	ldr	r5, [r2, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008172:	6a14      	ldr	r4, [r2, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008174:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008176:	f024 0401 	bic.w	r4, r4, #1
 800817a:	6214      	str	r4, [r2, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 800817c:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800817e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008182:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8008186:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;                               
 8008188:	6215      	str	r5, [r2, #32]
 800818a:	e7de      	b.n	800814a <HAL_TIM_SlaveConfigSynchronization+0x56>
  __HAL_LOCK(htim);
 800818c:	2302      	movs	r3, #2
} 
 800818e:	4618      	mov	r0, r3
 8008190:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008192:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008194:	688d      	ldr	r5, [r1, #8]
 8008196:	690e      	ldr	r6, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008198:	f024 0410 	bic.w	r4, r4, #16
 800819c:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800819e:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 80081a0:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081a2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081aa:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80081ae:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80081b2:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80081b4:	6213      	str	r3, [r2, #32]
 80081b6:	e7c8      	b.n	800814a <HAL_TIM_SlaveConfigSynchronization+0x56>
  tmpccer = TIMx->CCER;
 80081b8:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081ba:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081bc:	688c      	ldr	r4, [r1, #8]
 80081be:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081c0:	f026 0601 	bic.w	r6, r6, #1
 80081c4:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80081c6:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80081c8:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80081d0:	4321      	orrs	r1, r4
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80081d2:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80081d6:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 80081d8:	6211      	str	r1, [r2, #32]
 80081da:	e7b6      	b.n	800814a <HAL_TIM_SlaveConfigSynchronization+0x56>

080081dc <TIM_OC1_SetConfig>:
{
 80081dc:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081de:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 80081e0:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80081e2:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081e4:	4d1c      	ldr	r5, [pc, #112]	; (8008258 <TIM_OC1_SetConfig+0x7c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081e6:	f024 0401 	bic.w	r4, r4, #1
 80081ea:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80081ec:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80081ee:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80081f0:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80081f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 80081f6:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80081fa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081fe:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8008200:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 8008204:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008208:	d013      	beq.n	8008232 <TIM_OC1_SetConfig+0x56>
 800820a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800820e:	42a8      	cmp	r0, r5
 8008210:	d00f      	beq.n	8008232 <TIM_OC1_SetConfig+0x56>
 8008212:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008216:	42a8      	cmp	r0, r5
 8008218:	d00b      	beq.n	8008232 <TIM_OC1_SetConfig+0x56>
 800821a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800821e:	42a8      	cmp	r0, r5
 8008220:	d007      	beq.n	8008232 <TIM_OC1_SetConfig+0x56>
 8008222:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008226:	42a8      	cmp	r0, r5
 8008228:	d003      	beq.n	8008232 <TIM_OC1_SetConfig+0x56>
 800822a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800822e:	42a8      	cmp	r0, r5
 8008230:	d10b      	bne.n	800824a <TIM_OC1_SetConfig+0x6e>
    tmpccer |= OC_Config->OCNPolarity;
 8008232:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008234:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008238:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800823a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800823e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8008242:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8008244:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008248:	432c      	orrs	r4, r5
  TIMx->CCR1 = OC_Config->Pulse;
 800824a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800824c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800824e:	6182      	str	r2, [r0, #24]
} 
 8008250:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8008252:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8008254:	6203      	str	r3, [r0, #32]
} 
 8008256:	4770      	bx	lr
 8008258:	40012c00 	.word	0x40012c00

0800825c <TIM_OC2_SetConfig>:
{
 800825c:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800825e:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008260:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008262:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008264:	4d23      	ldr	r5, [pc, #140]	; (80082f4 <TIM_OC2_SetConfig+0x98>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008266:	f024 0410 	bic.w	r4, r4, #16
 800826a:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800826c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 800826e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008270:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008272:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 8008276:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800827a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800827e:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008280:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008284:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008288:	d017      	beq.n	80082ba <TIM_OC2_SetConfig+0x5e>
 800828a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800828e:	42a8      	cmp	r0, r5
 8008290:	d013      	beq.n	80082ba <TIM_OC2_SetConfig+0x5e>
 8008292:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008296:	42a8      	cmp	r0, r5
 8008298:	d024      	beq.n	80082e4 <TIM_OC2_SetConfig+0x88>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800829a:	f5a5 5580 	sub.w	r5, r5, #4096	; 0x1000
 800829e:	42a8      	cmp	r0, r5
 80082a0:	d012      	beq.n	80082c8 <TIM_OC2_SetConfig+0x6c>
 80082a2:	4d15      	ldr	r5, [pc, #84]	; (80082f8 <TIM_OC2_SetConfig+0x9c>)
 80082a4:	42a8      	cmp	r0, r5
 80082a6:	d00f      	beq.n	80082c8 <TIM_OC2_SetConfig+0x6c>
 80082a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80082ac:	42a8      	cmp	r0, r5
 80082ae:	d00b      	beq.n	80082c8 <TIM_OC2_SetConfig+0x6c>
 80082b0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80082b4:	42a8      	cmp	r0, r5
 80082b6:	d10e      	bne.n	80082d6 <TIM_OC2_SetConfig+0x7a>
 80082b8:	e006      	b.n	80082c8 <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082ba:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80082bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082c0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80082c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082c8:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082cc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082d0:	4335      	orrs	r5, r6
 80082d2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80082d6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80082d8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80082da:	6182      	str	r2, [r0, #24]
}
 80082dc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80082de:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 80082e0:	6203      	str	r3, [r0, #32]
}
 80082e2:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082e4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80082e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082ea:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80082ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082f2:	e7d6      	b.n	80082a2 <TIM_OC2_SetConfig+0x46>
 80082f4:	40012c00 	.word	0x40012c00
 80082f8:	40014400 	.word	0x40014400

080082fc <TIM_OC3_SetConfig>:
{
 80082fc:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082fe:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008300:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8008302:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008304:	4d23      	ldr	r5, [pc, #140]	; (8008394 <TIM_OC3_SetConfig+0x98>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008306:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 800830a:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800830c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 800830e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8008310:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8008312:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8008316:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800831a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800831e:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008320:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8008324:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008328:	d017      	beq.n	800835a <TIM_OC3_SetConfig+0x5e>
 800832a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800832e:	42a8      	cmp	r0, r5
 8008330:	d013      	beq.n	800835a <TIM_OC3_SetConfig+0x5e>
 8008332:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008336:	42a8      	cmp	r0, r5
 8008338:	d024      	beq.n	8008384 <TIM_OC3_SetConfig+0x88>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800833a:	f5a5 5580 	sub.w	r5, r5, #4096	; 0x1000
 800833e:	42a8      	cmp	r0, r5
 8008340:	d012      	beq.n	8008368 <TIM_OC3_SetConfig+0x6c>
 8008342:	4d15      	ldr	r5, [pc, #84]	; (8008398 <TIM_OC3_SetConfig+0x9c>)
 8008344:	42a8      	cmp	r0, r5
 8008346:	d00f      	beq.n	8008368 <TIM_OC3_SetConfig+0x6c>
 8008348:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800834c:	42a8      	cmp	r0, r5
 800834e:	d00b      	beq.n	8008368 <TIM_OC3_SetConfig+0x6c>
 8008350:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008354:	42a8      	cmp	r0, r5
 8008356:	d10e      	bne.n	8008376 <TIM_OC3_SetConfig+0x7a>
 8008358:	e006      	b.n	8008368 <TIM_OC3_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800835a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800835c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008360:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008364:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008368:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800836c:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008370:	4335      	orrs	r5, r6
 8008372:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  TIMx->CCR3 = OC_Config->Pulse;
 8008376:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008378:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800837a:	61c2      	str	r2, [r0, #28]
}
 800837c:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 800837e:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 8008380:	6203      	str	r3, [r0, #32]
}
 8008382:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008384:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8008386:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800838a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800838e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008392:	e7d6      	b.n	8008342 <TIM_OC3_SetConfig+0x46>
 8008394:	40012c00 	.word	0x40012c00
 8008398:	40014400 	.word	0x40014400

0800839c <TIM_OC4_SetConfig>:
{
 800839c:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800839e:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083a0:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083a2:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80083a4:	4d19      	ldr	r5, [pc, #100]	; (800840c <TIM_OC4_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083a6:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80083aa:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80083ac:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80083ae:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80083b0:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 80083b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083ba:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80083be:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083c0:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083c4:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80083c8:	d013      	beq.n	80083f2 <TIM_OC4_SetConfig+0x56>
 80083ca:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80083ce:	42a8      	cmp	r0, r5
 80083d0:	d00f      	beq.n	80083f2 <TIM_OC4_SetConfig+0x56>
 80083d2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80083d6:	42a8      	cmp	r0, r5
 80083d8:	d00b      	beq.n	80083f2 <TIM_OC4_SetConfig+0x56>
 80083da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80083de:	42a8      	cmp	r0, r5
 80083e0:	d007      	beq.n	80083f2 <TIM_OC4_SetConfig+0x56>
 80083e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80083e6:	42a8      	cmp	r0, r5
 80083e8:	d003      	beq.n	80083f2 <TIM_OC4_SetConfig+0x56>
 80083ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80083ee:	42a8      	cmp	r0, r5
 80083f0:	d104      	bne.n	80083fc <TIM_OC4_SetConfig+0x60>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083f2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083f4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083f8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 80083fc:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80083fe:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008400:	61c3      	str	r3, [r0, #28]
}
 8008402:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8008404:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 8008406:	6202      	str	r2, [r0, #32]
}
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	40012c00 	.word	0x40012c00

08008410 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8008410:	6a03      	ldr	r3, [r0, #32]
{
 8008412:	b410      	push	{r4}
  tmp = TIM_CCER_CC1E << Channel;
 8008414:	2401      	movs	r4, #1
 8008416:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8008418:	ea23 0304 	bic.w	r3, r3, r4
 800841c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800841e:	6a03      	ldr	r3, [r0, #32]
}
 8008420:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8008424:	408a      	lsls	r2, r1
 8008426:	431a      	orrs	r2, r3
 8008428:	6202      	str	r2, [r0, #32]
}
 800842a:	4770      	bx	lr

0800842c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef* sConfig,
                                           uint32_t Channel)
{  
 800842c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  
  /* Check input state */
  __HAL_LOCK(htim); 
 800842e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008432:	2b01      	cmp	r3, #1
 8008434:	f000 80b8 	beq.w	80085a8 <HAL_TIM_OC_ConfigChannel+0x17c>
 8008438:	4604      	mov	r4, r0
  
  htim->State = HAL_TIM_STATE_BUSY;
 800843a:	2302      	movs	r3, #2
  __HAL_LOCK(htim); 
 800843c:	2001      	movs	r0, #1
 800843e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008442:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
  switch (Channel)
 8008446:	2a14      	cmp	r2, #20
 8008448:	d842      	bhi.n	80084d0 <HAL_TIM_OC_ConfigChannel+0xa4>
 800844a:	e8df f002 	tbb	[pc, r2]
 800844e:	4148      	.short	0x4148
 8008450:	41524141 	.word	0x41524141
 8008454:	415c4141 	.word	0x415c4141
 8008458:	41664141 	.word	0x41664141
 800845c:	41704141 	.word	0x41704141
 8008460:	4141      	.short	0x4141
 8008462:	0b          	.byte	0x0b
 8008463:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
       /* Configure the TIM Channel 6 in Output Compare */
       TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008464:	6823      	ldr	r3, [r4, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008466:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800846a:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800846c:	680f      	ldr	r7, [r1, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800846e:	4e4f      	ldr	r6, [pc, #316]	; (80085ac <HAL_TIM_OC_ConfigChannel+0x180>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008470:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8008474:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8008476:	6a18      	ldr	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8008478:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800847a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800847c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008480:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008484:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008488:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800848a:	ea40 500c 	orr.w	r0, r0, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800848e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008492:	d013      	beq.n	80084bc <HAL_TIM_OC_ConfigChannel+0x90>
 8008494:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008498:	42b3      	cmp	r3, r6
 800849a:	d00f      	beq.n	80084bc <HAL_TIM_OC_ConfigChannel+0x90>
 800849c:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80084a0:	42b3      	cmp	r3, r6
 80084a2:	d00b      	beq.n	80084bc <HAL_TIM_OC_ConfigChannel+0x90>
 80084a4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80084a8:	42b3      	cmp	r3, r6
 80084aa:	d007      	beq.n	80084bc <HAL_TIM_OC_ConfigChannel+0x90>
 80084ac:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80084b0:	42b3      	cmp	r3, r6
 80084b2:	d003      	beq.n	80084bc <HAL_TIM_OC_ConfigChannel+0x90>
 80084b4:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80084b8:	42b3      	cmp	r3, r6
 80084ba:	d104      	bne.n	80084c6 <HAL_TIM_OC_ConfigChannel+0x9a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80084bc:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80084be:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80084c2:	ea45 2586 	orr.w	r5, r5, r6, lsl #10
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80084c6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80084c8:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80084ca:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80084cc:	65d9      	str	r1, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80084ce:	6218      	str	r0, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 80084d0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 80084d2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80084d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 80084d8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80084dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084de:	6820      	ldr	r0, [r4, #0]
 80084e0:	f7ff fe7c 	bl	80081dc <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80084e4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 80084e6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80084e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 80084ec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80084f0:	e7f4      	b.n	80084dc <HAL_TIM_OC_ConfigChannel+0xb0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084f2:	6820      	ldr	r0, [r4, #0]
 80084f4:	f7ff feb2 	bl	800825c <TIM_OC2_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80084f8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 80084fa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80084fc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8008500:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008504:	e7ea      	b.n	80084dc <HAL_TIM_OC_ConfigChannel+0xb0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008506:	6820      	ldr	r0, [r4, #0]
 8008508:	f7ff fef8 	bl	80082fc <TIM_OC3_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800850c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800850e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008510:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8008514:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008518:	e7e0      	b.n	80084dc <HAL_TIM_OC_ConfigChannel+0xb0>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 800851a:	6820      	ldr	r0, [r4, #0]
 800851c:	f7ff ff3e 	bl	800839c <TIM_OC4_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8008520:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 8008522:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008524:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8008528:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 800852c:	e7d6      	b.n	80084dc <HAL_TIM_OC_ConfigChannel+0xb0>
       TIM_OC5_SetConfig(htim->Instance, sConfig);
 800852e:	6823      	ldr	r3, [r4, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008530:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008534:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8008536:	680f      	ldr	r7, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008538:	4e1c      	ldr	r6, [pc, #112]	; (80085ac <HAL_TIM_OC_ConfigChannel+0x180>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800853a:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
 800853e:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8008540:	6a18      	ldr	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8008542:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008544:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008546:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800854a:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800854e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008552:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008554:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8008558:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800855c:	d013      	beq.n	8008586 <HAL_TIM_OC_ConfigChannel+0x15a>
 800855e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008562:	42b3      	cmp	r3, r6
 8008564:	d00f      	beq.n	8008586 <HAL_TIM_OC_ConfigChannel+0x15a>
 8008566:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800856a:	42b3      	cmp	r3, r6
 800856c:	d00b      	beq.n	8008586 <HAL_TIM_OC_ConfigChannel+0x15a>
 800856e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008572:	42b3      	cmp	r3, r6
 8008574:	d007      	beq.n	8008586 <HAL_TIM_OC_ConfigChannel+0x15a>
 8008576:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800857a:	42b3      	cmp	r3, r6
 800857c:	d003      	beq.n	8008586 <HAL_TIM_OC_ConfigChannel+0x15a>
 800857e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008582:	42b3      	cmp	r3, r6
 8008584:	d104      	bne.n	8008590 <HAL_TIM_OC_ConfigChannel+0x164>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008586:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008588:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800858c:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 8008590:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008592:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008594:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8008596:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 8008598:	6218      	str	r0, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 800859a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800859c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800859e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 80085a2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80085a6:	e799      	b.n	80084dc <HAL_TIM_OC_ConfigChannel+0xb0>
  __HAL_LOCK(htim); 
 80085a8:	2002      	movs	r0, #2
}
 80085aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ac:	40012c00 	.word	0x40012c00

080085b0 <HAL_TIM_PWM_ConfigChannel>:
{
 80085b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80085b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	f000 810c 	beq.w	80087d4 <HAL_TIM_PWM_ConfigChannel+0x224>
 80085bc:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80085be:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80085c0:	2101      	movs	r1, #1
 80085c2:	4604      	mov	r4, r0
 80085c4:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80085c8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 80085cc:	2a14      	cmp	r2, #20
 80085ce:	d84f      	bhi.n	8008670 <HAL_TIM_PWM_ConfigChannel+0xc0>
 80085d0:	e8df f002 	tbb	[pc, r2]
 80085d4:	4e4e4e55 	.word	0x4e4e4e55
 80085d8:	4e4e4e6d 	.word	0x4e4e4e6d
 80085dc:	4e4e4e86 	.word	0x4e4e4e86
 80085e0:	4e4e4e9e 	.word	0x4e4e4e9e
 80085e4:	4e4e4eb7 	.word	0x4e4e4eb7
 80085e8:	0b          	.byte	0x0b
 80085e9:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80085ea:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80085ec:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80085f0:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085f2:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80085f4:	4e78      	ldr	r6, [pc, #480]	; (80087d8 <HAL_TIM_PWM_ConfigChannel+0x228>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80085f6:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 80085fa:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80085fc:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 80085fe:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008600:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008602:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008606:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800860a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800860e:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008610:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008614:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008618:	d013      	beq.n	8008642 <HAL_TIM_PWM_ConfigChannel+0x92>
 800861a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800861e:	42b3      	cmp	r3, r6
 8008620:	d00f      	beq.n	8008642 <HAL_TIM_PWM_ConfigChannel+0x92>
 8008622:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008626:	42b3      	cmp	r3, r6
 8008628:	d00b      	beq.n	8008642 <HAL_TIM_PWM_ConfigChannel+0x92>
 800862a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800862e:	42b3      	cmp	r3, r6
 8008630:	d007      	beq.n	8008642 <HAL_TIM_PWM_ConfigChannel+0x92>
 8008632:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008636:	42b3      	cmp	r3, r6
 8008638:	d003      	beq.n	8008642 <HAL_TIM_PWM_ConfigChannel+0x92>
 800863a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800863e:	42b3      	cmp	r3, r6
 8008640:	d104      	bne.n	800864c <HAL_TIM_PWM_ConfigChannel+0x9c>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008642:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008644:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008648:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 800864c:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800864e:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008650:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8008652:	65de      	str	r6, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;  
 8008654:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008656:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8008658:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800865a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800865e:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008660:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008662:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8008666:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8008668:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800866a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800866e:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 8008670:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8008672:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008674:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008678:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800867c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800867e:	4629      	mov	r1, r5
 8008680:	6800      	ldr	r0, [r0, #0]
 8008682:	f7ff fdab 	bl	80081dc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008686:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008688:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800868a:	6999      	ldr	r1, [r3, #24]
 800868c:	f041 0108 	orr.w	r1, r1, #8
 8008690:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008692:	6999      	ldr	r1, [r3, #24]
 8008694:	f021 0104 	bic.w	r1, r1, #4
 8008698:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800869a:	699a      	ldr	r2, [r3, #24]
 800869c:	4302      	orrs	r2, r0
 800869e:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80086a0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80086a2:	2301      	movs	r3, #1
 80086a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80086a8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80086ac:	e7e6      	b.n	800867c <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80086ae:	4629      	mov	r1, r5
 80086b0:	6800      	ldr	r0, [r0, #0]
 80086b2:	f7ff fdd3 	bl	800825c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80086b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80086b8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80086ba:	6999      	ldr	r1, [r3, #24]
 80086bc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80086c0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80086c2:	6999      	ldr	r1, [r3, #24]
 80086c4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80086c8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80086ca:	699a      	ldr	r2, [r3, #24]
 80086cc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80086d0:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80086d2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80086d4:	2301      	movs	r3, #1
 80086d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80086da:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80086de:	e7cd      	b.n	800867c <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80086e0:	4629      	mov	r1, r5
 80086e2:	6800      	ldr	r0, [r0, #0]
 80086e4:	f7ff fe0a 	bl	80082fc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80086e8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80086ea:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80086ec:	69d9      	ldr	r1, [r3, #28]
 80086ee:	f041 0108 	orr.w	r1, r1, #8
 80086f2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80086f4:	69d9      	ldr	r1, [r3, #28]
 80086f6:	f021 0104 	bic.w	r1, r1, #4
 80086fa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80086fc:	69da      	ldr	r2, [r3, #28]
 80086fe:	4302      	orrs	r2, r0
 8008700:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8008702:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008704:	2301      	movs	r3, #1
 8008706:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800870a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 800870e:	e7b5      	b.n	800867c <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008710:	4629      	mov	r1, r5
 8008712:	6800      	ldr	r0, [r0, #0]
 8008714:	f7ff fe42 	bl	800839c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008718:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800871a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800871c:	69d9      	ldr	r1, [r3, #28]
 800871e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008722:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008724:	69d9      	ldr	r1, [r3, #28]
 8008726:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800872a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800872c:	69da      	ldr	r2, [r3, #28]
 800872e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8008732:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8008734:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008736:	2301      	movs	r3, #1
 8008738:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800873c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008740:	e79c      	b.n	800867c <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008742:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008744:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008748:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800874a:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800874c:	4e22      	ldr	r6, [pc, #136]	; (80087d8 <HAL_TIM_PWM_ConfigChannel+0x228>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800874e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8008752:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8008754:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8008756:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008758:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800875a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800875e:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008762:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008766:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008768:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800876c:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008770:	d013      	beq.n	800879a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008772:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008776:	42b3      	cmp	r3, r6
 8008778:	d00f      	beq.n	800879a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800877a:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800877e:	42b3      	cmp	r3, r6
 8008780:	d00b      	beq.n	800879a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008782:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008786:	42b3      	cmp	r3, r6
 8008788:	d007      	beq.n	800879a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800878a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800878e:	42b3      	cmp	r3, r6
 8008790:	d003      	beq.n	800879a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008792:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008796:	42b3      	cmp	r3, r6
 8008798:	d104      	bne.n	80087a4 <HAL_TIM_PWM_ConfigChannel+0x1f4>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800879a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800879c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80087a0:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 80087a4:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80087a6:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80087a8:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80087aa:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 80087ac:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80087ae:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80087b0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80087b2:	f041 0108 	orr.w	r1, r1, #8
 80087b6:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80087b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80087ba:	f021 0104 	bic.w	r1, r1, #4
 80087be:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80087c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80087c2:	4302      	orrs	r2, r0
 80087c4:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 80087c6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80087c8:	2301      	movs	r3, #1
 80087ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80087ce:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80087d2:	e753      	b.n	800867c <HAL_TIM_PWM_ConfigChannel+0xcc>
  __HAL_LOCK(htim);
 80087d4:	2002      	movs	r0, #2
}
 80087d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087d8:	40012c00 	.word	0x40012c00

080087dc <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80087dc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d022      	beq.n	800882a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  tmpcr2 = htim->Instance->CR2;
 80087e4:	6802      	ldr	r2, [r0, #0]
{
 80087e6:	b470      	push	{r4, r5, r6}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80087e8:	4d11      	ldr	r5, [pc, #68]	; (8008830 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 80087ea:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80087ec:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80087ee:	42aa      	cmp	r2, r5
 80087f0:	d007      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80087f2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80087f6:	42aa      	cmp	r2, r5
 80087f8:	d003      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80087fa:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80087fe:	42aa      	cmp	r2, r5
 8008800:	d103      	bne.n	800880a <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008802:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008804:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008808:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800880a:	680e      	ldr	r6, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800880c:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800880e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008812:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008816:	4333      	orrs	r3, r6
  __HAL_UNLOCK(htim);
 8008818:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800881a:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 800881c:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 800881e:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8008820:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
} 
 8008824:	4620      	mov	r0, r4
 8008826:	bc70      	pop	{r4, r5, r6}
 8008828:	4770      	bx	lr
  __HAL_LOCK(htim);
 800882a:	2302      	movs	r3, #2
} 
 800882c:	4618      	mov	r0, r3
 800882e:	4770      	bx	lr
 8008830:	40012c00 	.word	0x40012c00

08008834 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8008834:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008838:	2b01      	cmp	r3, #1
 800883a:	d03f      	beq.n	80088bc <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 800883c:	b430      	push	{r4, r5}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800883e:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8008842:	4602      	mov	r2, r0
 8008844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008848:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800884c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800884e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008852:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008854:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008858:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800885c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800885e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008862:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008864:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008868:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800886a:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800886c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800886e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008872:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008874:	4c12      	ldr	r4, [pc, #72]	; (80088c0 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8008876:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8008878:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800887c:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800887e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008882:	d007      	beq.n	8008894 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8008884:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008888:	42a0      	cmp	r0, r4
 800888a:	d003      	beq.n	8008894 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 800888c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8008890:	42a0      	cmp	r0, r4
 8008892:	d10c      	bne.n	80088ae <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8008894:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8008896:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800889a:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800889e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80088a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088a6:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80088a8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80088ac:	430b      	orrs	r3, r1
  __HAL_UNLOCK(htim);
 80088ae:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80088b0:	6443      	str	r3, [r0, #68]	; 0x44
}
 80088b2:	bc30      	pop	{r4, r5}
  return HAL_OK;
 80088b4:	4608      	mov	r0, r1
  __HAL_UNLOCK(htim);
 80088b6:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
}
 80088ba:	4770      	bx	lr
  __HAL_LOCK(htim);
 80088bc:	2002      	movs	r0, #2
}
 80088be:	4770      	bx	lr
 80088c0:	40012c00 	.word	0x40012c00

080088c4 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088c6:	460f      	mov	r7, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80088c8:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 80088cc:	2920      	cmp	r1, #32
{
 80088ce:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 80088d0:	d130      	bne.n	8008934 <HAL_UART_Transmit+0x70>
  {
    if((pData == NULL ) || (Size == 0U))
 80088d2:	b397      	cbz	r7, 800893a <HAL_UART_Transmit+0x76>
 80088d4:	9201      	str	r2, [sp, #4]
 80088d6:	b382      	cbz	r2, 800893a <HAL_UART_Transmit+0x76>
 80088d8:	461d      	mov	r5, r3
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80088da:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80088de:	2b01      	cmp	r3, #1
 80088e0:	4604      	mov	r4, r0
 80088e2:	d027      	beq.n	8008934 <HAL_UART_Transmit+0x70>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088e4:	2300      	movs	r3, #0
 80088e6:	66c3      	str	r3, [r0, #108]	; 0x6c
    __HAL_LOCK(huart);
 80088e8:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088ea:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 80088ec:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088f0:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80088f4:	f7fc fb1a 	bl	8004f2c <HAL_GetTick>

    huart->TxXferSize = Size;
 80088f8:	9a01      	ldr	r2, [sp, #4]
 80088fa:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80088fe:	4606      	mov	r6, r0
 8008900:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 8008902:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8008906:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800890a:	b29b      	uxth	r3, r3
 800890c:	b313      	cbz	r3, 8008954 <HAL_UART_Transmit+0x90>
    {
      huart->TxXferCount--;
 800890e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8008912:	3a01      	subs	r2, #1
 8008914:	b292      	uxth	r2, r2
 8008916:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 800891a:	1c69      	adds	r1, r5, #1
 800891c:	d126      	bne.n	800896c <HAL_UART_Transmit+0xa8>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800891e:	69c2      	ldr	r2, [r0, #28]
 8008920:	0612      	lsls	r2, r2, #24
 8008922:	d5fc      	bpl.n	800891e <HAL_UART_Transmit+0x5a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008924:	68a3      	ldr	r3, [r4, #8]
 8008926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800892a:	d03b      	beq.n	80089a4 <HAL_UART_Transmit+0xe0>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800892c:	783b      	ldrb	r3, [r7, #0]
 800892e:	8503      	strh	r3, [r0, #40]	; 0x28
 8008930:	3701      	adds	r7, #1
 8008932:	e7e8      	b.n	8008906 <HAL_UART_Transmit+0x42>
    return HAL_BUSY;
 8008934:	2002      	movs	r0, #2
}
 8008936:	b003      	add	sp, #12
 8008938:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 800893a:	2001      	movs	r0, #1
}
 800893c:	b003      	add	sp, #12
 800893e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008940:	69c3      	ldr	r3, [r0, #28]
 8008942:	065b      	lsls	r3, r3, #25
 8008944:	d40b      	bmi.n	800895e <HAL_UART_Transmit+0x9a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008946:	b1dd      	cbz	r5, 8008980 <HAL_UART_Transmit+0xbc>
 8008948:	f7fc faf0 	bl	8004f2c <HAL_GetTick>
 800894c:	1b80      	subs	r0, r0, r6
 800894e:	4285      	cmp	r5, r0
 8008950:	6820      	ldr	r0, [r4, #0]
 8008952:	d315      	bcc.n	8008980 <HAL_UART_Transmit+0xbc>
 8008954:	1c69      	adds	r1, r5, #1
 8008956:	d1f3      	bne.n	8008940 <HAL_UART_Transmit+0x7c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008958:	69c3      	ldr	r3, [r0, #28]
 800895a:	065a      	lsls	r2, r3, #25
 800895c:	d5fc      	bpl.n	8008958 <HAL_UART_Transmit+0x94>
    huart->gState = HAL_UART_STATE_READY;
 800895e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8008960:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8008962:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8008966:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 800896a:	e7e4      	b.n	8008936 <HAL_UART_Transmit+0x72>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800896c:	69c3      	ldr	r3, [r0, #28]
 800896e:	061b      	lsls	r3, r3, #24
 8008970:	d4d8      	bmi.n	8008924 <HAL_UART_Transmit+0x60>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008972:	b12d      	cbz	r5, 8008980 <HAL_UART_Transmit+0xbc>
 8008974:	f7fc fada 	bl	8004f2c <HAL_GetTick>
 8008978:	1b80      	subs	r0, r0, r6
 800897a:	4285      	cmp	r5, r0
 800897c:	6820      	ldr	r0, [r4, #0]
 800897e:	d2cc      	bcs.n	800891a <HAL_UART_Transmit+0x56>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008980:	6803      	ldr	r3, [r0, #0]
 8008982:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008986:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008988:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800898a:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800898c:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008990:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008992:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8008994:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 8008998:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800899a:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800899e:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 80089a2:	e7c8      	b.n	8008936 <HAL_UART_Transmit+0x72>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089a4:	6923      	ldr	r3, [r4, #16]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1c0      	bne.n	800892c <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80089aa:	f837 3b02 	ldrh.w	r3, [r7], #2
 80089ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089b2:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 80089b4:	e7a7      	b.n	8008906 <HAL_UART_Transmit+0x42>
 80089b6:	bf00      	nop

080089b8 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80089b8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80089ba:	07da      	lsls	r2, r3, #31
{
 80089bc:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80089be:	d506      	bpl.n	80089ce <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80089c0:	6801      	ldr	r1, [r0, #0]
 80089c2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80089c4:	684a      	ldr	r2, [r1, #4]
 80089c6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80089ca:	4322      	orrs	r2, r4
 80089cc:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089ce:	079c      	lsls	r4, r3, #30
 80089d0:	d506      	bpl.n	80089e0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089d2:	6801      	ldr	r1, [r0, #0]
 80089d4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80089d6:	684a      	ldr	r2, [r1, #4]
 80089d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80089dc:	4322      	orrs	r2, r4
 80089de:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089e0:	0759      	lsls	r1, r3, #29
 80089e2:	d506      	bpl.n	80089f2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089e4:	6801      	ldr	r1, [r0, #0]
 80089e6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80089e8:	684a      	ldr	r2, [r1, #4]
 80089ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80089ee:	4322      	orrs	r2, r4
 80089f0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089f2:	071a      	lsls	r2, r3, #28
 80089f4:	d506      	bpl.n	8008a04 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089f6:	6801      	ldr	r1, [r0, #0]
 80089f8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80089fa:	684a      	ldr	r2, [r1, #4]
 80089fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008a00:	4322      	orrs	r2, r4
 8008a02:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a04:	06dc      	lsls	r4, r3, #27
 8008a06:	d506      	bpl.n	8008a16 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a08:	6801      	ldr	r1, [r0, #0]
 8008a0a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008a0c:	688a      	ldr	r2, [r1, #8]
 8008a0e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008a12:	4322      	orrs	r2, r4
 8008a14:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a16:	0699      	lsls	r1, r3, #26
 8008a18:	d506      	bpl.n	8008a28 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a1a:	6801      	ldr	r1, [r0, #0]
 8008a1c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008a1e:	688a      	ldr	r2, [r1, #8]
 8008a20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a24:	4322      	orrs	r2, r4
 8008a26:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a28:	065a      	lsls	r2, r3, #25
 8008a2a:	d509      	bpl.n	8008a40 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a2c:	6801      	ldr	r1, [r0, #0]
 8008a2e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008a30:	684a      	ldr	r2, [r1, #4]
 8008a32:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008a36:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a38:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a3c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a3e:	d00b      	beq.n	8008a58 <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a40:	061b      	lsls	r3, r3, #24
 8008a42:	d506      	bpl.n	8008a52 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a44:	6802      	ldr	r2, [r0, #0]
 8008a46:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008a48:	6853      	ldr	r3, [r2, #4]
 8008a4a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008a4e:	430b      	orrs	r3, r1
 8008a50:	6053      	str	r3, [r2, #4]
}
 8008a52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a56:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a58:	684a      	ldr	r2, [r1, #4]
 8008a5a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008a5c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008a60:	4322      	orrs	r2, r4
 8008a62:	604a      	str	r2, [r1, #4]
 8008a64:	e7ec      	b.n	8008a40 <UART_AdvFeatureConfig+0x88>
 8008a66:	bf00      	nop

08008a68 <HAL_UART_Init>:
  if(huart == NULL)
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	f000 8134 	beq.w	8008cd6 <HAL_UART_Init+0x26e>
{
 8008a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8008a70:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8008a74:	4604      	mov	r4, r0
 8008a76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d038      	beq.n	8008af0 <HAL_UART_Init+0x88>
  __HAL_UART_DISABLE(huart);
 8008a7e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a80:	6927      	ldr	r7, [r4, #16]
 8008a82:	6966      	ldr	r6, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008a84:	49b7      	ldr	r1, [pc, #732]	; (8008d64 <HAL_UART_Init+0x2fc>)
  huart->gState = HAL_UART_STATE_BUSY;
 8008a86:	2224      	movs	r2, #36	; 0x24
 8008a88:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8008a8c:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a8e:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8008a90:	f020 0001 	bic.w	r0, r0, #1
 8008a94:	6018      	str	r0, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008a96:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a98:	69e0      	ldr	r0, [r4, #28]
 8008a9a:	433a      	orrs	r2, r7
 8008a9c:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008a9e:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008aa0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008aa2:	430a      	orrs	r2, r1
 8008aa4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aa6:	6859      	ldr	r1, [r3, #4]
 8008aa8:	68e5      	ldr	r5, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8008aaa:	69a2      	ldr	r2, [r4, #24]
 8008aac:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aae:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8008ab2:	4329      	orrs	r1, r5
 8008ab4:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008ab6:	6899      	ldr	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ab8:	4dab      	ldr	r5, [pc, #684]	; (8008d68 <HAL_UART_Init+0x300>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008aba:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8008abe:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008ac0:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ac2:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008ac4:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ac6:	d018      	beq.n	8008afa <HAL_UART_Init+0x92>
 8008ac8:	4aa8      	ldr	r2, [pc, #672]	; (8008d6c <HAL_UART_Init+0x304>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d036      	beq.n	8008b3c <HAL_UART_Init+0xd4>
 8008ace:	4aa8      	ldr	r2, [pc, #672]	; (8008d70 <HAL_UART_Init+0x308>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	f000 80c1 	beq.w	8008c58 <HAL_UART_Init+0x1f0>
 8008ad6:	4aa7      	ldr	r2, [pc, #668]	; (8008d74 <HAL_UART_Init+0x30c>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d055      	beq.n	8008b88 <HAL_UART_Init+0x120>
 8008adc:	4aa6      	ldr	r2, [pc, #664]	; (8008d78 <HAL_UART_Init+0x310>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	f000 80db 	beq.w	8008c9a <HAL_UART_Init+0x232>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ae4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008ae8:	f000 8138 	beq.w	8008d5c <HAL_UART_Init+0x2f4>
    return HAL_ERROR;
 8008aec:	2001      	movs	r0, #1
}
 8008aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8008af0:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8008af4:	f005 fd8a 	bl	800e60c <HAL_UART_MspInit>
 8008af8:	e7c1      	b.n	8008a7e <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008afa:	4aa0      	ldr	r2, [pc, #640]	; (8008d7c <HAL_UART_Init+0x314>)
 8008afc:	49a0      	ldr	r1, [pc, #640]	; (8008d80 <HAL_UART_Init+0x318>)
 8008afe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b00:	f002 0203 	and.w	r2, r2, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b04:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008b08:	5c8a      	ldrb	r2, [r1, r2]
 8008b0a:	f000 80e6 	beq.w	8008cda <HAL_UART_Init+0x272>
    switch (clocksource)
 8008b0e:	2a08      	cmp	r2, #8
 8008b10:	d8ec      	bhi.n	8008aec <HAL_UART_Init+0x84>
 8008b12:	a101      	add	r1, pc, #4	; (adr r1, 8008b18 <HAL_UART_Init+0xb0>)
 8008b14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008b18:	08008c95 	.word	0x08008c95
 8008b1c:	08008bab 	.word	0x08008bab
 8008b20:	08008cb7 	.word	0x08008cb7
 8008b24:	08008aed 	.word	0x08008aed
 8008b28:	08008cb1 	.word	0x08008cb1
 8008b2c:	08008aed 	.word	0x08008aed
 8008b30:	08008aed 	.word	0x08008aed
 8008b34:	08008aed 	.word	0x08008aed
 8008b38:	08008c77 	.word	0x08008c77
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b3c:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8008b40:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b42:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8008b46:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008b4a:	f000 80ae 	beq.w	8008caa <HAL_UART_Init+0x242>
 8008b4e:	f240 809b 	bls.w	8008c88 <HAL_UART_Init+0x220>
 8008b52:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8008b56:	f000 808b 	beq.w	8008c70 <HAL_UART_Init+0x208>
 8008b5a:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8008b5e:	d1c1      	bne.n	8008ae4 <HAL_UART_Init+0x7c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b60:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008b64:	f040 80a7 	bne.w	8008cb6 <HAL_UART_Init+0x24e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008b68:	6861      	ldr	r1, [r4, #4]
 8008b6a:	084a      	lsrs	r2, r1, #1
 8008b6c:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
 8008b70:	f502 5210 	add.w	r2, r2, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008b74:	fbb2 f2f1 	udiv	r2, r2, r1
    brrtemp = usartdiv & 0xFFF0U;
 8008b78:	f022 010f 	bic.w	r1, r2, #15
 8008b7c:	b289      	uxth	r1, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b7e:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8008b82:	430a      	orrs	r2, r1
 8008b84:	60da      	str	r2, [r3, #12]
 8008b86:	e01a      	b.n	8008bbe <HAL_UART_Init+0x156>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b88:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8008b8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b8e:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8008b92:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008b96:	f000 8088 	beq.w	8008caa <HAL_UART_Init+0x242>
 8008b9a:	d975      	bls.n	8008c88 <HAL_UART_Init+0x220>
 8008b9c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008ba0:	d066      	beq.n	8008c70 <HAL_UART_Init+0x208>
 8008ba2:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008ba6:	d0db      	beq.n	8008b60 <HAL_UART_Init+0xf8>
 8008ba8:	e79c      	b.n	8008ae4 <HAL_UART_Init+0x7c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008baa:	f7fe f9ed 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008bae:	e9d4 3100 	ldrd	r3, r1, [r4]
 8008bb2:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 8008bb6:	fbb2 f2f1 	udiv	r2, r2, r1
 8008bba:	b292      	uxth	r2, r2
 8008bbc:	60da      	str	r2, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008bbe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008bc0:	2a00      	cmp	r2, #0
 8008bc2:	f040 8083 	bne.w	8008ccc <HAL_UART_Init+0x264>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008bc6:	685a      	ldr	r2, [r3, #4]
 8008bc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008bcc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008bce:	689a      	ldr	r2, [r3, #8]
 8008bd0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008bd4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8008bd6:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd8:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 8008bda:	f042 0201 	orr.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008be0:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8008be2:	f7fc f9a3 	bl	8004f2c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008be6:	6823      	ldr	r3, [r4, #0]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8008bec:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008bee:	d40b      	bmi.n	8008c08 <HAL_UART_Init+0x1a0>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	0752      	lsls	r2, r2, #29
 8008bf4:	d424      	bmi.n	8008c40 <HAL_UART_Init+0x1d8>
  huart->gState  = HAL_UART_STATE_READY;
 8008bf6:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8008bf8:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8008bfa:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8008bfe:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8008c02:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 8008c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c08:	69dd      	ldr	r5, [r3, #28]
 8008c0a:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8008c0e:	d1ef      	bne.n	8008bf0 <HAL_UART_Init+0x188>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008c10:	f7fc f98c 	bl	8004f2c <HAL_GetTick>
 8008c14:	1b80      	subs	r0, r0, r6
 8008c16:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c1a:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008c1c:	d3f4      	bcc.n	8008c08 <HAL_UART_Init+0x1a0>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008c24:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c26:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8008c28:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c2a:	f022 0201 	bic.w	r2, r2, #1
 8008c2e:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8008c30:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8008c32:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8008c36:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8008c3a:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
}
 8008c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c40:	69dd      	ldr	r5, [r3, #28]
 8008c42:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8008c46:	d1d6      	bne.n	8008bf6 <HAL_UART_Init+0x18e>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008c48:	f7fc f970 	bl	8004f2c <HAL_GetTick>
 8008c4c:	1b80      	subs	r0, r0, r6
 8008c4e:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c52:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008c54:	d3f4      	bcc.n	8008c40 <HAL_UART_Init+0x1d8>
 8008c56:	e7e2      	b.n	8008c1e <HAL_UART_Init+0x1b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c58:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8008c5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008c5e:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8008c62:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8008c66:	d020      	beq.n	8008caa <HAL_UART_Init+0x242>
 8008c68:	d90e      	bls.n	8008c88 <HAL_UART_Init+0x220>
 8008c6a:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 8008c6e:	d154      	bne.n	8008d1a <HAL_UART_Init+0x2b2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c70:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008c74:	d06a      	beq.n	8008d4c <HAL_UART_Init+0x2e4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008c76:	6861      	ldr	r1, [r4, #4]
 8008c78:	084a      	lsrs	r2, r1, #1
 8008c7a:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8008c7e:	fbb2 f2f1 	udiv	r2, r2, r1
 8008c82:	b292      	uxth	r2, r2
 8008c84:	60da      	str	r2, [r3, #12]
 8008c86:	e79a      	b.n	8008bbe <HAL_UART_Init+0x156>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c88:	2a00      	cmp	r2, #0
 8008c8a:	f47f af2b 	bne.w	8008ae4 <HAL_UART_Init+0x7c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c8e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008c92:	d060      	beq.n	8008d56 <HAL_UART_Init+0x2ee>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008c94:	f7fe f960 	bl	8006f58 <HAL_RCC_GetPCLK1Freq>
 8008c98:	e789      	b.n	8008bae <HAL_UART_Init+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c9a:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8008c9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008ca0:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8008ca4:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8008ca8:	d12e      	bne.n	8008d08 <HAL_UART_Init+0x2a0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008caa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008cae:	d039      	beq.n	8008d24 <HAL_UART_Init+0x2bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008cb0:	f7fe f91e 	bl	8006ef0 <HAL_RCC_GetSysClockFreq>
 8008cb4:	e77b      	b.n	8008bae <HAL_UART_Init+0x146>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008cb6:	6861      	ldr	r1, [r4, #4]
 8008cb8:	084a      	lsrs	r2, r1, #1
 8008cba:	f502 02f4 	add.w	r2, r2, #7995392	; 0x7a0000
 8008cbe:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 8008cc2:	fbb2 f2f1 	udiv	r2, r2, r1
 8008cc6:	b292      	uxth	r2, r2
 8008cc8:	60da      	str	r2, [r3, #12]
 8008cca:	e778      	b.n	8008bbe <HAL_UART_Init+0x156>
    UART_AdvFeatureConfig(huart);
 8008ccc:	4620      	mov	r0, r4
 8008cce:	f7ff fe73 	bl	80089b8 <UART_AdvFeatureConfig>
 8008cd2:	6823      	ldr	r3, [r4, #0]
 8008cd4:	e777      	b.n	8008bc6 <HAL_UART_Init+0x15e>
    return HAL_ERROR;
 8008cd6:	2001      	movs	r0, #1
}
 8008cd8:	4770      	bx	lr
    switch (clocksource)
 8008cda:	2a08      	cmp	r2, #8
 8008cdc:	d83e      	bhi.n	8008d5c <HAL_UART_Init+0x2f4>
 8008cde:	a101      	add	r1, pc, #4	; (adr r1, 8008ce4 <HAL_UART_Init+0x27c>)
 8008ce0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008ce4:	08008d57 	.word	0x08008d57
 8008ce8:	08008d47 	.word	0x08008d47
 8008cec:	08008b69 	.word	0x08008b69
 8008cf0:	08008d5d 	.word	0x08008d5d
 8008cf4:	08008d25 	.word	0x08008d25
 8008cf8:	08008d5d 	.word	0x08008d5d
 8008cfc:	08008d5d 	.word	0x08008d5d
 8008d00:	08008d5d 	.word	0x08008d5d
 8008d04:	08008d4d 	.word	0x08008d4d
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d08:	d9be      	bls.n	8008c88 <HAL_UART_Init+0x220>
 8008d0a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008d0e:	d0af      	beq.n	8008c70 <HAL_UART_Init+0x208>
 8008d10:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8008d14:	f43f af24 	beq.w	8008b60 <HAL_UART_Init+0xf8>
 8008d18:	e6e4      	b.n	8008ae4 <HAL_UART_Init+0x7c>
 8008d1a:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8008d1e:	f43f af1f 	beq.w	8008b60 <HAL_UART_Init+0xf8>
 8008d22:	e6df      	b.n	8008ae4 <HAL_UART_Init+0x7c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008d24:	f7fe f8e4 	bl	8006ef0 <HAL_RCC_GetSysClockFreq>
    huart->Instance->BRR = brrtemp;
 8008d28:	e9d4 3100 	ldrd	r3, r1, [r4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008d2c:	084a      	lsrs	r2, r1, #1
 8008d2e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8008d32:	fbb0 f0f1 	udiv	r0, r0, r1
    brrtemp = usartdiv & 0xFFF0U;
 8008d36:	f020 020f 	bic.w	r2, r0, #15
 8008d3a:	b292      	uxth	r2, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d3c:	f3c0 0042 	ubfx	r0, r0, #1, #3
    huart->Instance->BRR = brrtemp;
 8008d40:	4310      	orrs	r0, r2
 8008d42:	60d8      	str	r0, [r3, #12]
 8008d44:	e73b      	b.n	8008bbe <HAL_UART_Init+0x156>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008d46:	f7fe f91f 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
 8008d4a:	e7ed      	b.n	8008d28 <HAL_UART_Init+0x2c0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008d4c:	6861      	ldr	r1, [r4, #4]
 8008d4e:	084a      	lsrs	r2, r1, #1
 8008d50:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8008d54:	e70e      	b.n	8008b74 <HAL_UART_Init+0x10c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008d56:	f7fe f8ff 	bl	8006f58 <HAL_RCC_GetPCLK1Freq>
 8008d5a:	e7e5      	b.n	8008d28 <HAL_UART_Init+0x2c0>
    huart->Instance->BRR = brrtemp;
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 8008d60:	2001      	movs	r0, #1
}
 8008d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d64:	efff69f3 	.word	0xefff69f3
 8008d68:	40013800 	.word	0x40013800
 8008d6c:	40004400 	.word	0x40004400
 8008d70:	40004800 	.word	0x40004800
 8008d74:	40004c00 	.word	0x40004c00
 8008d78:	40005000 	.word	0x40005000
 8008d7c:	40021000 	.word	0x40021000
 8008d80:	08012058 	.word	0x08012058

08008d84 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008d84:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8008d86:	f000 fe8f 	bl	8009aa8 <vTaskStartScheduler>
  
  return osOK;
}
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	bd08      	pop	{r3, pc}
 8008d8e:	bf00      	nop

08008d90 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008d90:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008d92:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8008d96:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8008d98:	2c84      	cmp	r4, #132	; 0x84
{
 8008d9a:	4602      	mov	r2, r0
    fpriority += (priority - osPriorityIdle);
 8008d9c:	bf14      	ite	ne
 8008d9e:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008da0:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008da2:	ad03      	add	r5, sp, #12
{
 8008da4:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008da6:	6840      	ldr	r0, [r0, #4]
 8008da8:	6811      	ldr	r1, [r2, #0]
 8008daa:	8a12      	ldrh	r2, [r2, #16]
 8008dac:	e9cd 4500 	strd	r4, r5, [sp]
 8008db0:	f000 fd38 	bl	8009824 <xTaskCreate>
 8008db4:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008db6:	bf0c      	ite	eq
 8008db8:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8008dba:	2000      	movne	r0, #0
}
 8008dbc:	b005      	add	sp, #20
 8008dbe:	bd30      	pop	{r4, r5, pc}

08008dc0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008dc0:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	bf08      	it	eq
 8008dc6:	2001      	moveq	r0, #1
 8008dc8:	f001 f8c6 	bl	8009f58 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008dcc:	2000      	movs	r0, #0
 8008dce:	bd08      	pop	{r3, pc}

08008dd0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008dd0:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008dd4:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008dd8:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008dda:	6081      	str	r1, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ddc:	e9c0 2300 	strd	r2, r3, [r0]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008de0:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop

08008de8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008de8:	2300      	movs	r3, #0
 8008dea:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop

08008df0 <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8008df0:	e9d0 2300 	ldrd	r2, r3, [r0]
{
 8008df4:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008df6:	689c      	ldr	r4, [r3, #8]
 8008df8:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008dfa:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8008dfc:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8008dfe:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e00:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008e02:	6099      	str	r1, [r3, #8]
}
 8008e04:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008e08:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008e0a:	6002      	str	r2, [r0, #0]
}
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop

08008e10 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e10:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e12:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e14:	1c6b      	adds	r3, r5, #1
 8008e16:	d011      	beq.n	8008e3c <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e18:	f100 0208 	add.w	r2, r0, #8
 8008e1c:	e000      	b.n	8008e20 <vListInsert+0x10>
 8008e1e:	461a      	mov	r2, r3
 8008e20:	6853      	ldr	r3, [r2, #4]
 8008e22:	681c      	ldr	r4, [r3, #0]
 8008e24:	42ac      	cmp	r4, r5
 8008e26:	d9fa      	bls.n	8008e1e <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8008e28:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e2a:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8008e2c:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e2e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e30:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e32:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008e34:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008e36:	6004      	str	r4, [r0, #0]
}
 8008e38:	bc30      	pop	{r4, r5}
 8008e3a:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e3c:	6902      	ldr	r2, [r0, #16]
 8008e3e:	6853      	ldr	r3, [r2, #4]
 8008e40:	e7f2      	b.n	8008e28 <vListInsert+0x18>
 8008e42:	bf00      	nop

08008e44 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e44:	6843      	ldr	r3, [r0, #4]
 8008e46:	6881      	ldr	r1, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008e48:	6902      	ldr	r2, [r0, #16]
{
 8008e4a:	b410      	push	{r4}
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e4c:	6099      	str	r1, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e4e:	6881      	ldr	r1, [r0, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e50:	6854      	ldr	r4, [r2, #4]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e52:	604b      	str	r3, [r1, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8008e54:	6813      	ldr	r3, [r2, #0]
	if( pxList->pxIndex == pxItemToRemove )
 8008e56:	4284      	cmp	r4, r0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e58:	bf08      	it	eq
 8008e5a:	6051      	streq	r1, [r2, #4]
	( pxList->uxNumberOfItems )--;
 8008e5c:	3b01      	subs	r3, #1
	pxItemToRemove->pvContainer = NULL;
 8008e5e:	2100      	movs	r1, #0
 8008e60:	6101      	str	r1, [r0, #16]

	return pxList->uxNumberOfItems;
}
 8008e62:	f85d 4b04 	ldr.w	r4, [sp], #4
	( pxList->uxNumberOfItems )--;
 8008e66:	6013      	str	r3, [r2, #0]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	4770      	bx	lr

08008e6c <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e6c:	b940      	cbnz	r0, 8008e80 <xQueueGenericCreate+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	e7fe      	b.n	8008e7e <xQueueGenericCreate+0x12>
	{
 8008e80:	b570      	push	{r4, r5, r6, lr}
 8008e82:	4606      	mov	r6, r0
 8008e84:	460d      	mov	r5, r1

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008e86:	b151      	cbz	r1, 8008e9e <xQueueGenericCreate+0x32>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e88:	fb01 f000 	mul.w	r0, r1, r0
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008e8c:	3048      	adds	r0, #72	; 0x48
 8008e8e:	f001 fc8b 	bl	800a7a8 <pvPortMalloc>

		if( pxNewQueue != NULL )
 8008e92:	4604      	mov	r4, r0
 8008e94:	b358      	cbz	r0, 8008eee <xQueueGenericCreate+0x82>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008e96:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008e9a:	6003      	str	r3, [r0, #0]
 8008e9c:	e005      	b.n	8008eaa <xQueueGenericCreate+0x3e>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008e9e:	2048      	movs	r0, #72	; 0x48
 8008ea0:	f001 fc82 	bl	800a7a8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	b310      	cbz	r0, 8008eee <xQueueGenericCreate+0x82>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ea8:	6024      	str	r4, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
 8008eaa:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	taskENTER_CRITICAL();
 8008eae:	f001 fb19 	bl	800a4e4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008eb2:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 8008eb6:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008eb8:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008eba:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008ebe:	1acb      	subs	r3, r1, r3
 8008ec0:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ec2:	2000      	movs	r0, #0
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008ec4:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 8008ec6:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ec8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008eca:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ecc:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008ed0:	6062      	str	r2, [r4, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 8008ed2:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ed6:	f104 0010 	add.w	r0, r4, #16
 8008eda:	f7ff ff79 	bl	8008dd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ede:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ee2:	f7ff ff75 	bl	8008dd0 <vListInitialise>
	taskEXIT_CRITICAL();
 8008ee6:	f001 fb1f 	bl	800a528 <vPortExitCritical>
	}
 8008eea:	4620      	mov	r0, r4
 8008eec:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008eee:	2400      	movs	r4, #0
	}
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	bd70      	pop	{r4, r5, r6, pc}

08008ef4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef8:	b085      	sub	sp, #20
 8008efa:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8008efc:	2800      	cmp	r0, #0
 8008efe:	f000 8122 	beq.w	8009146 <xQueueGenericSend+0x252>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f02:	2900      	cmp	r1, #0
 8008f04:	f000 8112 	beq.w	800912c <xQueueGenericSend+0x238>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d10b      	bne.n	8008f24 <xQueueGenericSend+0x30>
 8008f0c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008f0e:	2a01      	cmp	r2, #1
 8008f10:	d008      	beq.n	8008f24 <xQueueGenericSend+0x30>
 8008f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	e7fe      	b.n	8008f22 <xQueueGenericSend+0x2e>
 8008f24:	4604      	mov	r4, r0
 8008f26:	461e      	mov	r6, r3
 8008f28:	460f      	mov	r7, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f2a:	f001 f9bf 	bl	800a2ac <xTaskGetSchedulerState>
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	f040 80f9 	bne.w	8009126 <xQueueGenericSend+0x232>
 8008f34:	9b01      	ldr	r3, [sp, #4]
 8008f36:	b143      	cbz	r3, 8008f4a <xQueueGenericSend+0x56>
 8008f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	e7fe      	b.n	8008f48 <xQueueGenericSend+0x54>
 8008f4a:	469a      	mov	sl, r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f4c:	f001 faca 	bl	800a4e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f50:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008f52:	6be3      	ldr	r3, [r4, #60]	; 0x3c
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 8008f54:	f8df 9314 	ldr.w	r9, [pc, #788]	; 800926c <xQueueGenericSend+0x378>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f58:	429a      	cmp	r2, r3
		prvLockQueue( pxQueue );
 8008f5a:	f04f 0800 	mov.w	r8, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f5e:	d375      	bcc.n	800904c <xQueueGenericSend+0x158>
 8008f60:	2e02      	cmp	r6, #2
 8008f62:	f000 80f9 	beq.w	8009158 <xQueueGenericSend+0x264>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f66:	9d01      	ldr	r5, [sp, #4]
 8008f68:	2d00      	cmp	r5, #0
 8008f6a:	f000 814c 	beq.w	8009206 <xQueueGenericSend+0x312>
				else if( xEntryTimeSet == pdFALSE )
 8008f6e:	f1ba 0f00 	cmp.w	sl, #0
 8008f72:	d102      	bne.n	8008f7a <xQueueGenericSend+0x86>
					vTaskSetTimeOutState( &xTimeOut );
 8008f74:	a802      	add	r0, sp, #8
 8008f76:	f001 f937 	bl	800a1e8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8008f7a:	f001 fad5 	bl	800a528 <vPortExitCritical>
		vTaskSuspendAll();
 8008f7e:	f000 fe9f 	bl	8009cc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f82:	f001 faaf 	bl	800a4e4 <vPortEnterCritical>
 8008f86:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008f8a:	2bff      	cmp	r3, #255	; 0xff
 8008f8c:	bf08      	it	eq
 8008f8e:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8008f92:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008f96:	2bff      	cmp	r3, #255	; 0xff
 8008f98:	bf08      	it	eq
 8008f9a:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8008f9e:	f001 fac3 	bl	800a528 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fa2:	a901      	add	r1, sp, #4
 8008fa4:	a802      	add	r0, sp, #8
 8008fa6:	f001 f935 	bl	800a214 <xTaskCheckForTimeOut>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	f040 8111 	bne.w	80091d2 <xQueueGenericSend+0x2de>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fb0:	f001 fa98 	bl	800a4e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008fb4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008fb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d067      	beq.n	800908c <xQueueGenericSend+0x198>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8008fbc:	f001 fab4 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008fc0:	f001 fa90 	bl	800a4e4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008fc4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008fc8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fca:	2d00      	cmp	r5, #0
 8008fcc:	dd11      	ble.n	8008ff2 <xQueueGenericSend+0xfe>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fd0:	b17b      	cbz	r3, 8008ff2 <xQueueGenericSend+0xfe>
 8008fd2:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 8008fd6:	e001      	b.n	8008fdc <xQueueGenericSend+0xe8>
 8008fd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fda:	b153      	cbz	r3, 8008ff2 <xQueueGenericSend+0xfe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fdc:	4650      	mov	r0, sl
 8008fde:	f001 f8bf 	bl	800a160 <xTaskRemoveFromEventList>
 8008fe2:	b108      	cbz	r0, 8008fe8 <xQueueGenericSend+0xf4>
						vTaskMissedYield();
 8008fe4:	f001 f956 	bl	800a294 <vTaskMissedYield>
 8008fe8:	3d01      	subs	r5, #1
 8008fea:	b2eb      	uxtb	r3, r5
 8008fec:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d1f2      	bne.n	8008fd8 <xQueueGenericSend+0xe4>
		pxQueue->cTxLock = queueUNLOCKED;
 8008ff2:	23ff      	movs	r3, #255	; 0xff
 8008ff4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008ff8:	f001 fa96 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008ffc:	f001 fa72 	bl	800a4e4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009000:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009004:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009006:	2d00      	cmp	r5, #0
 8009008:	dd11      	ble.n	800902e <xQueueGenericSend+0x13a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	b17b      	cbz	r3, 800902e <xQueueGenericSend+0x13a>
 800900e:	f104 0a10 	add.w	sl, r4, #16
 8009012:	e001      	b.n	8009018 <xQueueGenericSend+0x124>
 8009014:	6923      	ldr	r3, [r4, #16]
 8009016:	b153      	cbz	r3, 800902e <xQueueGenericSend+0x13a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009018:	4650      	mov	r0, sl
 800901a:	f001 f8a1 	bl	800a160 <xTaskRemoveFromEventList>
 800901e:	b108      	cbz	r0, 8009024 <xQueueGenericSend+0x130>
					vTaskMissedYield();
 8009020:	f001 f938 	bl	800a294 <vTaskMissedYield>
 8009024:	3d01      	subs	r5, #1
 8009026:	b2eb      	uxtb	r3, r5
 8009028:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1f2      	bne.n	8009014 <xQueueGenericSend+0x120>
		pxQueue->cRxLock = queueUNLOCKED;
 800902e:	23ff      	movs	r3, #255	; 0xff
 8009030:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009034:	f001 fa78 	bl	800a528 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8009038:	f000 ff04 	bl	8009e44 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800903c:	f001 fa52 	bl	800a4e4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009040:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009042:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009044:	429a      	cmp	r2, r3
 8009046:	f04f 0a01 	mov.w	sl, #1
 800904a:	d289      	bcs.n	8008f60 <xQueueGenericSend+0x6c>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800904c:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800904e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009050:	2a00      	cmp	r2, #0
 8009052:	f000 8086 	beq.w	8009162 <xQueueGenericSend+0x26e>
	else if( xPosition == queueSEND_TO_BACK )
 8009056:	2e00      	cmp	r6, #0
 8009058:	f000 80a1 	beq.w	800919e <xQueueGenericSend+0x2aa>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800905c:	4639      	mov	r1, r7
 800905e:	68e0      	ldr	r0, [r4, #12]
 8009060:	f005 fb64 	bl	800e72c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009064:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009066:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009068:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800906a:	425b      	negs	r3, r3
 800906c:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800906e:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009070:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009072:	d202      	bcs.n	800907a <xQueueGenericSend+0x186>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009074:	6862      	ldr	r2, [r4, #4]
 8009076:	4413      	add	r3, r2
 8009078:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800907a:	2e02      	cmp	r6, #2
 800907c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800907e:	f000 80c6 	beq.w	800920e <xQueueGenericSend+0x31a>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009082:	3501      	adds	r5, #1
 8009084:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009086:	2b00      	cmp	r3, #0
 8009088:	d071      	beq.n	800916e <xQueueGenericSend+0x27a>
 800908a:	e09b      	b.n	80091c4 <xQueueGenericSend+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800908c:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8009090:	f001 fa4a 	bl	800a528 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009094:	4650      	mov	r0, sl
 8009096:	9901      	ldr	r1, [sp, #4]
 8009098:	f001 f812 	bl	800a0c0 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 800909c:	f001 fa22 	bl	800a4e4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80090a0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80090a4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80090a6:	2d00      	cmp	r5, #0
 80090a8:	dd11      	ble.n	80090ce <xQueueGenericSend+0x1da>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090ac:	b17b      	cbz	r3, 80090ce <xQueueGenericSend+0x1da>
 80090ae:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 80090b2:	e001      	b.n	80090b8 <xQueueGenericSend+0x1c4>
 80090b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090b6:	b153      	cbz	r3, 80090ce <xQueueGenericSend+0x1da>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090b8:	4658      	mov	r0, fp
 80090ba:	f001 f851 	bl	800a160 <xTaskRemoveFromEventList>
 80090be:	b108      	cbz	r0, 80090c4 <xQueueGenericSend+0x1d0>
						vTaskMissedYield();
 80090c0:	f001 f8e8 	bl	800a294 <vTaskMissedYield>
 80090c4:	3d01      	subs	r5, #1
 80090c6:	b2eb      	uxtb	r3, r5
 80090c8:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d1f2      	bne.n	80090b4 <xQueueGenericSend+0x1c0>
		pxQueue->cTxLock = queueUNLOCKED;
 80090ce:	23ff      	movs	r3, #255	; 0xff
 80090d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80090d4:	f001 fa28 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 80090d8:	f001 fa04 	bl	800a4e4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80090dc:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80090e0:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090e2:	2d00      	cmp	r5, #0
 80090e4:	dc0a      	bgt.n	80090fc <xQueueGenericSend+0x208>
 80090e6:	e00c      	b.n	8009102 <xQueueGenericSend+0x20e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090e8:	4650      	mov	r0, sl
 80090ea:	f001 f839 	bl	800a160 <xTaskRemoveFromEventList>
 80090ee:	b108      	cbz	r0, 80090f4 <xQueueGenericSend+0x200>
					vTaskMissedYield();
 80090f0:	f001 f8d0 	bl	800a294 <vTaskMissedYield>
 80090f4:	3d01      	subs	r5, #1
 80090f6:	b2eb      	uxtb	r3, r5
 80090f8:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090fa:	b113      	cbz	r3, 8009102 <xQueueGenericSend+0x20e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090fc:	6923      	ldr	r3, [r4, #16]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1f2      	bne.n	80090e8 <xQueueGenericSend+0x1f4>
		pxQueue->cRxLock = queueUNLOCKED;
 8009102:	23ff      	movs	r3, #255	; 0xff
 8009104:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009108:	f001 fa0e 	bl	800a528 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800910c:	f000 fe9a 	bl	8009e44 <xTaskResumeAll>
 8009110:	2800      	cmp	r0, #0
 8009112:	d193      	bne.n	800903c <xQueueGenericSend+0x148>
					portYIELD_WITHIN_API();
 8009114:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009118:	f8c9 3000 	str.w	r3, [r9]
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	f3bf 8f6f 	isb	sy
 8009124:	e78a      	b.n	800903c <xQueueGenericSend+0x148>
 8009126:	f04f 0a00 	mov.w	sl, #0
 800912a:	e70f      	b.n	8008f4c <xQueueGenericSend+0x58>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800912c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800912e:	2a00      	cmp	r2, #0
 8009130:	f43f aeea 	beq.w	8008f08 <xQueueGenericSend+0x14>
 8009134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009138:	f383 8811 	msr	BASEPRI, r3
 800913c:	f3bf 8f6f 	isb	sy
 8009140:	f3bf 8f4f 	dsb	sy
 8009144:	e7fe      	b.n	8009144 <xQueueGenericSend+0x250>
 8009146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800914a:	f383 8811 	msr	BASEPRI, r3
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	e7fe      	b.n	8009156 <xQueueGenericSend+0x262>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009158:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800915a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800915c:	2a00      	cmp	r2, #0
 800915e:	f47f af7d 	bne.w	800905c <xQueueGenericSend+0x168>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009162:	6826      	ldr	r6, [r4, #0]
 8009164:	3501      	adds	r5, #1
 8009166:	b146      	cbz	r6, 800917a <xQueueGenericSend+0x286>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009168:	6a63      	ldr	r3, [r4, #36]	; 0x24
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800916a:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800916c:	bb53      	cbnz	r3, 80091c4 <xQueueGenericSend+0x2d0>
				taskEXIT_CRITICAL();
 800916e:	f001 f9db 	bl	800a528 <vPortExitCritical>
				return pdPASS;
 8009172:	2001      	movs	r0, #1
}
 8009174:	b005      	add	sp, #20
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800917a:	6860      	ldr	r0, [r4, #4]
 800917c:	f001 f8f0 	bl	800a360 <xTaskPriorityDisinherit>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009180:	6a63      	ldr	r3, [r4, #36]	; 0x24
				pxQueue->pxMutexHolder = NULL;
 8009182:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009184:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009186:	b9eb      	cbnz	r3, 80091c4 <xQueueGenericSend+0x2d0>
					else if( xYieldRequired != pdFALSE )
 8009188:	2800      	cmp	r0, #0
 800918a:	d0f0      	beq.n	800916e <xQueueGenericSend+0x27a>
						queueYIELD_IF_USING_PREEMPTION();
 800918c:	4b37      	ldr	r3, [pc, #220]	; (800926c <xQueueGenericSend+0x378>)
 800918e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009192:	601a      	str	r2, [r3, #0]
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	e7e7      	b.n	800916e <xQueueGenericSend+0x27a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800919e:	4639      	mov	r1, r7
 80091a0:	68a0      	ldr	r0, [r4, #8]
 80091a2:	f005 fac3 	bl	800e72c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80091a6:	68a3      	ldr	r3, [r4, #8]
 80091a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091aa:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80091ac:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091ae:	4293      	cmp	r3, r2
 80091b0:	f105 0501 	add.w	r5, r5, #1
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80091b4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091b6:	d3d7      	bcc.n	8009168 <xQueueGenericSend+0x274>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80091ba:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80091bc:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80091be:	60a2      	str	r2, [r4, #8]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d0d4      	beq.n	800916e <xQueueGenericSend+0x27a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091c8:	f000 ffca 	bl	800a160 <xTaskRemoveFromEventList>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	d1dd      	bne.n	800918c <xQueueGenericSend+0x298>
 80091d0:	e7cd      	b.n	800916e <xQueueGenericSend+0x27a>
	taskENTER_CRITICAL();
 80091d2:	f001 f987 	bl	800a4e4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80091d6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80091da:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091dc:	2d00      	cmp	r5, #0
 80091de:	dd1d      	ble.n	800921c <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091e2:	b1db      	cbz	r3, 800921c <xQueueGenericSend+0x328>
 80091e4:	f104 0624 	add.w	r6, r4, #36	; 0x24
 80091e8:	e005      	b.n	80091f6 <xQueueGenericSend+0x302>
 80091ea:	3d01      	subs	r5, #1
 80091ec:	b2eb      	uxtb	r3, r5
 80091ee:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091f0:	b1a3      	cbz	r3, 800921c <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091f4:	b193      	cbz	r3, 800921c <xQueueGenericSend+0x328>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091f6:	4630      	mov	r0, r6
 80091f8:	f000 ffb2 	bl	800a160 <xTaskRemoveFromEventList>
 80091fc:	2800      	cmp	r0, #0
 80091fe:	d0f4      	beq.n	80091ea <xQueueGenericSend+0x2f6>
						vTaskMissedYield();
 8009200:	f001 f848 	bl	800a294 <vTaskMissedYield>
 8009204:	e7f1      	b.n	80091ea <xQueueGenericSend+0x2f6>
					taskEXIT_CRITICAL();
 8009206:	f001 f98f 	bl	800a528 <vPortExitCritical>
					return errQUEUE_FULL;
 800920a:	4628      	mov	r0, r5
 800920c:	e7b2      	b.n	8009174 <xQueueGenericSend+0x280>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800920e:	2d00      	cmp	r5, #0
 8009210:	d1ab      	bne.n	800916a <xQueueGenericSend+0x276>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009212:	2201      	movs	r2, #1
 8009214:	63a2      	str	r2, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0a9      	beq.n	800916e <xQueueGenericSend+0x27a>
 800921a:	e7d3      	b.n	80091c4 <xQueueGenericSend+0x2d0>
		pxQueue->cTxLock = queueUNLOCKED;
 800921c:	23ff      	movs	r3, #255	; 0xff
 800921e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009222:	f001 f981 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009226:	f001 f95d 	bl	800a4e4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800922a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800922e:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009230:	2d00      	cmp	r5, #0
 8009232:	dd12      	ble.n	800925a <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009234:	6923      	ldr	r3, [r4, #16]
 8009236:	b183      	cbz	r3, 800925a <xQueueGenericSend+0x366>
 8009238:	f104 0610 	add.w	r6, r4, #16
 800923c:	e005      	b.n	800924a <xQueueGenericSend+0x356>
 800923e:	3d01      	subs	r5, #1
 8009240:	b2eb      	uxtb	r3, r5
 8009242:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009244:	b14b      	cbz	r3, 800925a <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009246:	6923      	ldr	r3, [r4, #16]
 8009248:	b13b      	cbz	r3, 800925a <xQueueGenericSend+0x366>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800924a:	4630      	mov	r0, r6
 800924c:	f000 ff88 	bl	800a160 <xTaskRemoveFromEventList>
 8009250:	2800      	cmp	r0, #0
 8009252:	d0f4      	beq.n	800923e <xQueueGenericSend+0x34a>
					vTaskMissedYield();
 8009254:	f001 f81e 	bl	800a294 <vTaskMissedYield>
 8009258:	e7f1      	b.n	800923e <xQueueGenericSend+0x34a>
		pxQueue->cRxLock = queueUNLOCKED;
 800925a:	23ff      	movs	r3, #255	; 0xff
 800925c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009260:	f001 f962 	bl	800a528 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8009264:	f000 fdee 	bl	8009e44 <xTaskResumeAll>
			return errQUEUE_FULL;
 8009268:	2000      	movs	r0, #0
 800926a:	e783      	b.n	8009174 <xQueueGenericSend+0x280>
 800926c:	e000ed04 	.word	0xe000ed04

08009270 <xQueueCreateMutex>:
	{
 8009270:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009272:	2048      	movs	r0, #72	; 0x48
 8009274:	f001 fa98 	bl	800a7a8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8009278:	4604      	mov	r4, r0
 800927a:	b350      	cbz	r0, 80092d2 <xQueueCreateMutex+0x62>
	pxNewQueue->uxItemSize = uxItemSize;
 800927c:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 800927e:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009280:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8009282:	e9c0 350f 	strd	r3, r5, [r0, #60]	; 0x3c
	taskENTER_CRITICAL();
 8009286:	f001 f92d 	bl	800a4e4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800928a:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800928e:	6821      	ldr	r1, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009290:	63a5      	str	r5, [r4, #56]	; 0x38
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009292:	fb03 f302 	mul.w	r3, r3, r2
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009296:	1a9a      	subs	r2, r3, r2
 8009298:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800929a:	440b      	add	r3, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800929c:	26ff      	movs	r6, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800929e:	e9c4 3101 	strd	r3, r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80092a2:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80092a4:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80092a8:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 80092ac:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80092b0:	f7ff fd8e 	bl	8008dd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80092b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80092b8:	f7ff fd8a 	bl	8008dd0 <vListInitialise>
	taskEXIT_CRITICAL();
 80092bc:	f001 f934 	bl	800a528 <vPortExitCritical>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80092c0:	e9c4 5500 	strd	r5, r5, [r4]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80092c4:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80092c6:	462b      	mov	r3, r5
 80092c8:	462a      	mov	r2, r5
 80092ca:	4629      	mov	r1, r5
 80092cc:	4620      	mov	r0, r4
 80092ce:	f7ff fe11 	bl	8008ef4 <xQueueGenericSend>
	}
 80092d2:	4620      	mov	r0, r4
 80092d4:	bd70      	pop	{r4, r5, r6, pc}
 80092d6:	bf00      	nop

080092d8 <xQueueGiveMutexRecursive>:
	{
 80092d8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 80092da:	b138      	cbz	r0, 80092ec <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 80092dc:	6845      	ldr	r5, [r0, #4]
 80092de:	4604      	mov	r4, r0
 80092e0:	f000 ffde 	bl	800a2a0 <xTaskGetCurrentTaskHandle>
 80092e4:	4285      	cmp	r5, r0
 80092e6:	d00a      	beq.n	80092fe <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 80092e8:	2000      	movs	r0, #0
	}
 80092ea:	bd38      	pop	{r3, r4, r5, pc}
 80092ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092f0:	f383 8811 	msr	BASEPRI, r3
 80092f4:	f3bf 8f6f 	isb	sy
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	e7fe      	b.n	80092fc <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.uxRecursiveCallCount )--;
 80092fe:	68e3      	ldr	r3, [r4, #12]
 8009300:	3b01      	subs	r3, #1
 8009302:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009304:	b10b      	cbz	r3, 800930a <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 8009306:	2001      	movs	r0, #1
	}
 8009308:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800930a:	4620      	mov	r0, r4
 800930c:	461a      	mov	r2, r3
 800930e:	4619      	mov	r1, r3
 8009310:	f7ff fdf0 	bl	8008ef4 <xQueueGenericSend>
			xReturn = pdPASS;
 8009314:	2001      	movs	r0, #1
	}
 8009316:	bd38      	pop	{r3, r4, r5, pc}

08009318 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8009318:	2800      	cmp	r0, #0
 800931a:	d037      	beq.n	800938c <xQueueGenericSendFromISR+0x74>
{
 800931c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009320:	b341      	cbz	r1, 8009374 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009322:	2b02      	cmp	r3, #2
 8009324:	d10b      	bne.n	800933e <xQueueGenericSendFromISR+0x26>
 8009326:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009328:	2c01      	cmp	r4, #1
 800932a:	d008      	beq.n	800933e <xQueueGenericSendFromISR+0x26>
 800932c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009330:	f383 8811 	msr	BASEPRI, r3
 8009334:	f3bf 8f6f 	isb	sy
 8009338:	f3bf 8f4f 	dsb	sy
 800933c:	e7fe      	b.n	800933c <xQueueGenericSendFromISR+0x24>
 800933e:	4604      	mov	r4, r0
 8009340:	461f      	mov	r7, r3
 8009342:	4691      	mov	r9, r2
 8009344:	468a      	mov	sl, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009346:	f001 f9d9 	bl	800a6fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800934a:	f3ef 8811 	mrs	r8, BASEPRI
 800934e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009352:	f383 8811 	msr	BASEPRI, r3
 8009356:	f3bf 8f6f 	isb	sy
 800935a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800935e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009360:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009362:	429a      	cmp	r2, r3
 8009364:	d31b      	bcc.n	800939e <xQueueGenericSendFromISR+0x86>
 8009366:	2f02      	cmp	r7, #2
 8009368:	d034      	beq.n	80093d4 <xQueueGenericSendFromISR+0xbc>
			xReturn = errQUEUE_FULL;
 800936a:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800936c:	f388 8811 	msr	BASEPRI, r8
}
 8009370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009374:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009376:	2c00      	cmp	r4, #0
 8009378:	d0d3      	beq.n	8009322 <xQueueGenericSendFromISR+0xa>
	__asm volatile
 800937a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800937e:	f383 8811 	msr	BASEPRI, r3
 8009382:	f3bf 8f6f 	isb	sy
 8009386:	f3bf 8f4f 	dsb	sy
 800938a:	e7fe      	b.n	800938a <xQueueGenericSendFromISR+0x72>
 800938c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009390:	f383 8811 	msr	BASEPRI, r3
 8009394:	f3bf 8f6f 	isb	sy
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	e7fe      	b.n	800939c <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 800939e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80093a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093a4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 80093a6:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80093a8:	b1da      	cbz	r2, 80093e2 <xQueueGenericSendFromISR+0xca>
	else if( xPosition == queueSEND_TO_BACK )
 80093aa:	b36f      	cbz	r7, 8009408 <xQueueGenericSendFromISR+0xf0>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093ac:	4651      	mov	r1, sl
 80093ae:	68e0      	ldr	r0, [r4, #12]
 80093b0:	f005 f9bc 	bl	800e72c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80093b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093b6:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093b8:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80093ba:	425b      	negs	r3, r3
 80093bc:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093be:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80093c0:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093c2:	d202      	bcs.n	80093ca <xQueueGenericSendFromISR+0xb2>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80093c4:	6862      	ldr	r2, [r4, #4]
 80093c6:	4413      	add	r3, r2
 80093c8:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80093ca:	2f02      	cmp	r7, #2
 80093cc:	d10f      	bne.n	80093ee <xQueueGenericSendFromISR+0xd6>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80093ce:	b176      	cbz	r6, 80093ee <xQueueGenericSendFromISR+0xd6>
				--uxMessagesWaiting;
 80093d0:	3e01      	subs	r6, #1
 80093d2:	e00c      	b.n	80093ee <xQueueGenericSendFromISR+0xd6>
			const int8_t cTxLock = pxQueue->cTxLock;
 80093d4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80093d8:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093da:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 80093dc:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80093de:	2a00      	cmp	r2, #0
 80093e0:	d1e4      	bne.n	80093ac <xQueueGenericSendFromISR+0x94>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80093e2:	6827      	ldr	r7, [r4, #0]
 80093e4:	b91f      	cbnz	r7, 80093ee <xQueueGenericSendFromISR+0xd6>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80093e6:	6860      	ldr	r0, [r4, #4]
 80093e8:	f000 ffba 	bl	800a360 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80093ec:	6067      	str	r7, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80093ee:	3601      	adds	r6, #1
			if( cTxLock == queueUNLOCKED )
 80093f0:	1c6b      	adds	r3, r5, #1
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80093f2:	63a6      	str	r6, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 80093f4:	d016      	beq.n	8009424 <xQueueGenericSendFromISR+0x10c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80093f6:	1c6b      	adds	r3, r5, #1
 80093f8:	b25b      	sxtb	r3, r3
 80093fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 80093fe:	2001      	movs	r0, #1
	__asm volatile
 8009400:	f388 8811 	msr	BASEPRI, r8
}
 8009404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8009408:	4651      	mov	r1, sl
 800940a:	68a0      	ldr	r0, [r4, #8]
 800940c:	f005 f98e 	bl	800e72c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009410:	68a3      	ldr	r3, [r4, #8]
 8009412:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009414:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009416:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009418:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800941a:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800941c:	d3e7      	bcc.n	80093ee <xQueueGenericSendFromISR+0xd6>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	60a3      	str	r3, [r4, #8]
 8009422:	e7e4      	b.n	80093ee <xQueueGenericSendFromISR+0xd6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009424:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009426:	2b00      	cmp	r3, #0
 8009428:	d0e9      	beq.n	80093fe <xQueueGenericSendFromISR+0xe6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800942a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800942e:	f000 fe97 	bl	800a160 <xTaskRemoveFromEventList>
 8009432:	2800      	cmp	r0, #0
 8009434:	d0e3      	beq.n	80093fe <xQueueGenericSendFromISR+0xe6>
							if( pxHigherPriorityTaskWoken != NULL )
 8009436:	f1b9 0f00 	cmp.w	r9, #0
 800943a:	d0e0      	beq.n	80093fe <xQueueGenericSendFromISR+0xe6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800943c:	2001      	movs	r0, #1
 800943e:	f8c9 0000 	str.w	r0, [r9]
 8009442:	e793      	b.n	800936c <xQueueGenericSendFromISR+0x54>

08009444 <xQueueGenericReceive>:
{
 8009444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009448:	b085      	sub	sp, #20
 800944a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800944c:	2800      	cmp	r0, #0
 800944e:	f000 8158 	beq.w	8009702 <xQueueGenericReceive+0x2be>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009452:	2900      	cmp	r1, #0
 8009454:	f000 8148 	beq.w	80096e8 <xQueueGenericReceive+0x2a4>
 8009458:	4604      	mov	r4, r0
 800945a:	4698      	mov	r8, r3
 800945c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800945e:	f000 ff25 	bl	800a2ac <xTaskGetSchedulerState>
 8009462:	b950      	cbnz	r0, 800947a <xQueueGenericReceive+0x36>
 8009464:	9b01      	ldr	r3, [sp, #4]
 8009466:	b143      	cbz	r3, 800947a <xQueueGenericReceive+0x36>
	__asm volatile
 8009468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800946c:	f383 8811 	msr	BASEPRI, r3
 8009470:	f3bf 8f6f 	isb	sy
 8009474:	f3bf 8f4f 	dsb	sy
 8009478:	e7fe      	b.n	8009478 <xQueueGenericReceive+0x34>
		taskENTER_CRITICAL();
 800947a:	f001 f833 	bl	800a4e4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800947e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009480:	2d00      	cmp	r5, #0
 8009482:	f040 80ba 	bne.w	80095fa <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009486:	9b01      	ldr	r3, [sp, #4]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d06a      	beq.n	8009562 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
 800948c:	a802      	add	r0, sp, #8
 800948e:	f000 feab 	bl	800a1e8 <vTaskSetTimeOutState>
					portYIELD_WITHIN_API();
 8009492:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 8009750 <xQueueGenericReceive+0x30c>
		prvLockQueue( pxQueue );
 8009496:	46aa      	mov	sl, r5
 8009498:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 800949c:	f001 f844 	bl	800a528 <vPortExitCritical>
		vTaskSuspendAll();
 80094a0:	f000 fc0e 	bl	8009cc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80094a4:	f001 f81e 	bl	800a4e4 <vPortEnterCritical>
 80094a8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80094ac:	2bff      	cmp	r3, #255	; 0xff
 80094ae:	bf08      	it	eq
 80094b0:	f884 a044 	strbeq.w	sl, [r4, #68]	; 0x44
 80094b4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80094b8:	2bff      	cmp	r3, #255	; 0xff
 80094ba:	bf08      	it	eq
 80094bc:	f884 a045 	strbeq.w	sl, [r4, #69]	; 0x45
 80094c0:	f001 f832 	bl	800a528 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094c4:	a901      	add	r1, sp, #4
 80094c6:	a802      	add	r0, sp, #8
 80094c8:	f000 fea4 	bl	800a214 <xTaskCheckForTimeOut>
 80094cc:	2800      	cmp	r0, #0
 80094ce:	d14e      	bne.n	800956e <xQueueGenericReceive+0x12a>
	taskENTER_CRITICAL();
 80094d0:	f001 f808 	bl	800a4e4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80094d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f000 80b9 	beq.w	800964e <xQueueGenericReceive+0x20a>
	taskEXIT_CRITICAL();
 80094dc:	f001 f824 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 80094e0:	f001 f800 	bl	800a4e4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80094e4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80094e8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094ea:	2d00      	cmp	r5, #0
 80094ec:	dc0a      	bgt.n	8009504 <xQueueGenericReceive+0xc0>
 80094ee:	e00c      	b.n	800950a <xQueueGenericReceive+0xc6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80094f0:	4630      	mov	r0, r6
 80094f2:	f000 fe35 	bl	800a160 <xTaskRemoveFromEventList>
 80094f6:	b108      	cbz	r0, 80094fc <xQueueGenericReceive+0xb8>
						vTaskMissedYield();
 80094f8:	f000 fecc 	bl	800a294 <vTaskMissedYield>
 80094fc:	3d01      	subs	r5, #1
 80094fe:	b2eb      	uxtb	r3, r5
 8009500:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009502:	b113      	cbz	r3, 800950a <xQueueGenericReceive+0xc6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009504:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1f2      	bne.n	80094f0 <xQueueGenericReceive+0xac>
		pxQueue->cTxLock = queueUNLOCKED;
 800950a:	23ff      	movs	r3, #255	; 0xff
 800950c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009510:	f001 f80a 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009514:	f000 ffe6 	bl	800a4e4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009518:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800951c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800951e:	2d00      	cmp	r5, #0
 8009520:	dd10      	ble.n	8009544 <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009522:	6923      	ldr	r3, [r4, #16]
 8009524:	b173      	cbz	r3, 8009544 <xQueueGenericReceive+0x100>
 8009526:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800952a:	4648      	mov	r0, r9
 800952c:	f000 fe18 	bl	800a160 <xTaskRemoveFromEventList>
 8009530:	b108      	cbz	r0, 8009536 <xQueueGenericReceive+0xf2>
					vTaskMissedYield();
 8009532:	f000 feaf 	bl	800a294 <vTaskMissedYield>
 8009536:	3d01      	subs	r5, #1
 8009538:	b2eb      	uxtb	r3, r5
 800953a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800953c:	b113      	cbz	r3, 8009544 <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800953e:	6923      	ldr	r3, [r4, #16]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d1f2      	bne.n	800952a <xQueueGenericReceive+0xe6>
		pxQueue->cRxLock = queueUNLOCKED;
 8009544:	23ff      	movs	r3, #255	; 0xff
 8009546:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800954a:	f000 ffed 	bl	800a528 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800954e:	f000 fc79 	bl	8009e44 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8009552:	f000 ffc7 	bl	800a4e4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009556:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009558:	2d00      	cmp	r5, #0
 800955a:	d14e      	bne.n	80095fa <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800955c:	9b01      	ldr	r3, [sp, #4]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d19c      	bne.n	800949c <xQueueGenericReceive+0x58>
					taskEXIT_CRITICAL();
 8009562:	f000 ffe1 	bl	800a528 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009566:	2000      	movs	r0, #0
}
 8009568:	b005      	add	sp, #20
 800956a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	taskENTER_CRITICAL();
 800956e:	f000 ffb9 	bl	800a4e4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009572:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8009576:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009578:	2d00      	cmp	r5, #0
 800957a:	dc0a      	bgt.n	8009592 <xQueueGenericReceive+0x14e>
 800957c:	e00c      	b.n	8009598 <xQueueGenericReceive+0x154>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800957e:	4630      	mov	r0, r6
 8009580:	f000 fdee 	bl	800a160 <xTaskRemoveFromEventList>
 8009584:	b108      	cbz	r0, 800958a <xQueueGenericReceive+0x146>
						vTaskMissedYield();
 8009586:	f000 fe85 	bl	800a294 <vTaskMissedYield>
 800958a:	3d01      	subs	r5, #1
 800958c:	b2eb      	uxtb	r3, r5
 800958e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009590:	b113      	cbz	r3, 8009598 <xQueueGenericReceive+0x154>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009592:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009594:	2b00      	cmp	r3, #0
 8009596:	d1f2      	bne.n	800957e <xQueueGenericReceive+0x13a>
		pxQueue->cTxLock = queueUNLOCKED;
 8009598:	23ff      	movs	r3, #255	; 0xff
 800959a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800959e:	f000 ffc3 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 80095a2:	f000 ff9f 	bl	800a4e4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80095a6:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80095aa:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095ac:	2d00      	cmp	r5, #0
 80095ae:	dd11      	ble.n	80095d4 <xQueueGenericReceive+0x190>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095b0:	6923      	ldr	r3, [r4, #16]
 80095b2:	b17b      	cbz	r3, 80095d4 <xQueueGenericReceive+0x190>
 80095b4:	f104 0910 	add.w	r9, r4, #16
 80095b8:	e001      	b.n	80095be <xQueueGenericReceive+0x17a>
 80095ba:	6923      	ldr	r3, [r4, #16]
 80095bc:	b153      	cbz	r3, 80095d4 <xQueueGenericReceive+0x190>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095be:	4648      	mov	r0, r9
 80095c0:	f000 fdce 	bl	800a160 <xTaskRemoveFromEventList>
 80095c4:	b108      	cbz	r0, 80095ca <xQueueGenericReceive+0x186>
					vTaskMissedYield();
 80095c6:	f000 fe65 	bl	800a294 <vTaskMissedYield>
 80095ca:	3d01      	subs	r5, #1
 80095cc:	b2eb      	uxtb	r3, r5
 80095ce:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d1f2      	bne.n	80095ba <xQueueGenericReceive+0x176>
		pxQueue->cRxLock = queueUNLOCKED;
 80095d4:	23ff      	movs	r3, #255	; 0xff
 80095d6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80095da:	f000 ffa5 	bl	800a528 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80095de:	f000 fc31 	bl	8009e44 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80095e2:	f000 ff7f 	bl	800a4e4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80095e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d0ba      	beq.n	8009562 <xQueueGenericReceive+0x11e>
	taskEXIT_CRITICAL();
 80095ec:	f000 ff9c 	bl	800a528 <vPortExitCritical>
		taskENTER_CRITICAL();
 80095f0:	f000 ff78 	bl	800a4e4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095f4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80095f6:	2d00      	cmp	r5, #0
 80095f8:	d0b0      	beq.n	800955c <xQueueGenericReceive+0x118>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095fa:	6c22      	ldr	r2, [r4, #64]	; 0x40
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80095fc:	68e6      	ldr	r6, [r4, #12]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095fe:	b152      	cbz	r2, 8009616 <xQueueGenericReceive+0x1d2>
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009600:	6861      	ldr	r1, [r4, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009602:	18b3      	adds	r3, r6, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009604:	428b      	cmp	r3, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009606:	60e3      	str	r3, [r4, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8009608:	bf24      	itt	cs
 800960a:	6823      	ldrcs	r3, [r4, #0]
 800960c:	60e3      	strcs	r3, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800960e:	4638      	mov	r0, r7
 8009610:	68e1      	ldr	r1, [r4, #12]
 8009612:	f005 f88b 	bl	800e72c <memcpy>
				if( xJustPeeking == pdFALSE )
 8009616:	f1b8 0f00 	cmp.w	r8, #0
 800961a:	f040 8083 	bne.w	8009724 <xQueueGenericReceive+0x2e0>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800961e:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8009620:	3d01      	subs	r5, #1
 8009622:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 8086 	beq.w	8009736 <xQueueGenericReceive+0x2f2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800962a:	6923      	ldr	r3, [r4, #16]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d07c      	beq.n	800972a <xQueueGenericReceive+0x2e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009630:	f104 0010 	add.w	r0, r4, #16
 8009634:	f000 fd94 	bl	800a160 <xTaskRemoveFromEventList>
 8009638:	2800      	cmp	r0, #0
 800963a:	d076      	beq.n	800972a <xQueueGenericReceive+0x2e6>
							queueYIELD_IF_USING_PREEMPTION();
 800963c:	4b44      	ldr	r3, [pc, #272]	; (8009750 <xQueueGenericReceive+0x30c>)
 800963e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009642:	601a      	str	r2, [r3, #0]
 8009644:	f3bf 8f4f 	dsb	sy
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	e06d      	b.n	800972a <xQueueGenericReceive+0x2e6>
	taskEXIT_CRITICAL();
 800964e:	f000 ff6b 	bl	800a528 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d05d      	beq.n	8009714 <xQueueGenericReceive+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009658:	9901      	ldr	r1, [sp, #4]
 800965a:	4630      	mov	r0, r6
 800965c:	f000 fd30 	bl	800a0c0 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8009660:	f000 ff40 	bl	800a4e4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009664:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8009668:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800966a:	2d00      	cmp	r5, #0
 800966c:	dc0a      	bgt.n	8009684 <xQueueGenericReceive+0x240>
 800966e:	e00c      	b.n	800968a <xQueueGenericReceive+0x246>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009670:	4630      	mov	r0, r6
 8009672:	f000 fd75 	bl	800a160 <xTaskRemoveFromEventList>
 8009676:	b108      	cbz	r0, 800967c <xQueueGenericReceive+0x238>
						vTaskMissedYield();
 8009678:	f000 fe0c 	bl	800a294 <vTaskMissedYield>
 800967c:	3d01      	subs	r5, #1
 800967e:	b2eb      	uxtb	r3, r5
 8009680:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009682:	b113      	cbz	r3, 800968a <xQueueGenericReceive+0x246>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009684:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1f2      	bne.n	8009670 <xQueueGenericReceive+0x22c>
		pxQueue->cTxLock = queueUNLOCKED;
 800968a:	23ff      	movs	r3, #255	; 0xff
 800968c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009690:	f000 ff4a 	bl	800a528 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009694:	f000 ff26 	bl	800a4e4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009698:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800969c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800969e:	2d00      	cmp	r5, #0
 80096a0:	dd10      	ble.n	80096c4 <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096a2:	6923      	ldr	r3, [r4, #16]
 80096a4:	b173      	cbz	r3, 80096c4 <xQueueGenericReceive+0x280>
 80096a6:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096aa:	4648      	mov	r0, r9
 80096ac:	f000 fd58 	bl	800a160 <xTaskRemoveFromEventList>
 80096b0:	b108      	cbz	r0, 80096b6 <xQueueGenericReceive+0x272>
					vTaskMissedYield();
 80096b2:	f000 fdef 	bl	800a294 <vTaskMissedYield>
 80096b6:	3d01      	subs	r5, #1
 80096b8:	b2eb      	uxtb	r3, r5
 80096ba:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80096bc:	b113      	cbz	r3, 80096c4 <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096be:	6923      	ldr	r3, [r4, #16]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1f2      	bne.n	80096aa <xQueueGenericReceive+0x266>
		pxQueue->cRxLock = queueUNLOCKED;
 80096c4:	23ff      	movs	r3, #255	; 0xff
 80096c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80096ca:	f000 ff2d 	bl	800a528 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80096ce:	f000 fbb9 	bl	8009e44 <xTaskResumeAll>
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d18c      	bne.n	80095f0 <xQueueGenericReceive+0x1ac>
					portYIELD_WITHIN_API();
 80096d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80096da:	f8cb 3000 	str.w	r3, [fp]
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	f3bf 8f6f 	isb	sy
 80096e6:	e783      	b.n	80095f0 <xQueueGenericReceive+0x1ac>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096e8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80096ea:	2a00      	cmp	r2, #0
 80096ec:	f43f aeb4 	beq.w	8009458 <xQueueGenericReceive+0x14>
 80096f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	e7fe      	b.n	8009700 <xQueueGenericReceive+0x2bc>
 8009702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	e7fe      	b.n	8009712 <xQueueGenericReceive+0x2ce>
						taskENTER_CRITICAL();
 8009714:	f000 fee6 	bl	800a4e4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8009718:	6860      	ldr	r0, [r4, #4]
 800971a:	f000 fdd7 	bl	800a2cc <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800971e:	f000 ff03 	bl	800a528 <vPortExitCritical>
 8009722:	e799      	b.n	8009658 <xQueueGenericReceive+0x214>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009724:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8009726:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009728:	b94b      	cbnz	r3, 800973e <xQueueGenericReceive+0x2fa>
				taskEXIT_CRITICAL();
 800972a:	f000 fefd 	bl	800a528 <vPortExitCritical>
				return pdPASS;
 800972e:	2001      	movs	r0, #1
}
 8009730:	b005      	add	sp, #20
 8009732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8009736:	f000 fe6b 	bl	800a410 <pvTaskIncrementMutexHeldCount>
 800973a:	6060      	str	r0, [r4, #4]
 800973c:	e775      	b.n	800962a <xQueueGenericReceive+0x1e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800973e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009742:	f000 fd0d 	bl	800a160 <xTaskRemoveFromEventList>
 8009746:	2800      	cmp	r0, #0
 8009748:	f47f af78 	bne.w	800963c <xQueueGenericReceive+0x1f8>
 800974c:	e7ed      	b.n	800972a <xQueueGenericReceive+0x2e6>
 800974e:	bf00      	nop
 8009750:	e000ed04 	.word	0xe000ed04

08009754 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8009754:	b190      	cbz	r0, 800977c <xQueueTakeMutexRecursive+0x28>
	{
 8009756:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8009758:	6846      	ldr	r6, [r0, #4]
 800975a:	4604      	mov	r4, r0
 800975c:	460d      	mov	r5, r1
 800975e:	f000 fd9f 	bl	800a2a0 <xTaskGetCurrentTaskHandle>
 8009762:	4286      	cmp	r6, r0
 8009764:	d013      	beq.n	800978e <xQueueTakeMutexRecursive+0x3a>
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
 8009766:	2300      	movs	r3, #0
 8009768:	462a      	mov	r2, r5
 800976a:	4619      	mov	r1, r3
 800976c:	4620      	mov	r0, r4
 800976e:	f7ff fe69 	bl	8009444 <xQueueGenericReceive>
			if( xReturn != pdFAIL )
 8009772:	b110      	cbz	r0, 800977a <xQueueTakeMutexRecursive+0x26>
				( pxMutex->u.uxRecursiveCallCount )++;
 8009774:	68e3      	ldr	r3, [r4, #12]
 8009776:	3301      	adds	r3, #1
 8009778:	60e3      	str	r3, [r4, #12]
	}
 800977a:	bd70      	pop	{r4, r5, r6, pc}
 800977c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009780:	f383 8811 	msr	BASEPRI, r3
 8009784:	f3bf 8f6f 	isb	sy
 8009788:	f3bf 8f4f 	dsb	sy
 800978c:	e7fe      	b.n	800978c <xQueueTakeMutexRecursive+0x38>
			( pxMutex->u.uxRecursiveCallCount )++;
 800978e:	68e3      	ldr	r3, [r4, #12]
 8009790:	3301      	adds	r3, #1
 8009792:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 8009794:	2001      	movs	r0, #1
	}
 8009796:	bd70      	pop	{r4, r5, r6, pc}

08009798 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800979a:	4b1b      	ldr	r3, [pc, #108]	; (8009808 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800979c:	4e1b      	ldr	r6, [pc, #108]	; (800980c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 800979e:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097a0:	6833      	ldr	r3, [r6, #0]
{
 80097a2:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097a4:	1d18      	adds	r0, r3, #4
{
 80097a6:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097a8:	f7ff fb4c 	bl	8008e44 <uxListRemove>
 80097ac:	b940      	cbnz	r0, 80097c0 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80097ae:	6833      	ldr	r3, [r6, #0]
 80097b0:	4917      	ldr	r1, [pc, #92]	; (8009810 <prvAddCurrentTaskToDelayedList+0x78>)
 80097b2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80097b4:	680b      	ldr	r3, [r1, #0]
 80097b6:	2201      	movs	r2, #1
 80097b8:	4082      	lsls	r2, r0
 80097ba:	ea23 0302 	bic.w	r3, r3, r2
 80097be:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097c0:	1c6b      	adds	r3, r5, #1
 80097c2:	d017      	beq.n	80097f4 <prvAddCurrentTaskToDelayedList+0x5c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097c4:	6833      	ldr	r3, [r6, #0]
 80097c6:	1964      	adds	r4, r4, r5
 80097c8:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80097ca:	d20b      	bcs.n	80097e4 <prvAddCurrentTaskToDelayedList+0x4c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097cc:	4b11      	ldr	r3, [pc, #68]	; (8009814 <prvAddCurrentTaskToDelayedList+0x7c>)
 80097ce:	6818      	ldr	r0, [r3, #0]
 80097d0:	6831      	ldr	r1, [r6, #0]
 80097d2:	3104      	adds	r1, #4
 80097d4:	f7ff fb1c 	bl	8008e10 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80097d8:	4b0f      	ldr	r3, [pc, #60]	; (8009818 <prvAddCurrentTaskToDelayedList+0x80>)
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	42a2      	cmp	r2, r4
				{
					xNextTaskUnblockTime = xTimeToWake;
 80097de:	bf88      	it	hi
 80097e0:	601c      	strhi	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80097e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097e4:	4b0d      	ldr	r3, [pc, #52]	; (800981c <prvAddCurrentTaskToDelayedList+0x84>)
 80097e6:	6818      	ldr	r0, [r3, #0]
 80097e8:	6831      	ldr	r1, [r6, #0]
}
 80097ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097ee:	3104      	adds	r1, #4
 80097f0:	f7ff bb0e 	b.w	8008e10 <vListInsert>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097f4:	2f00      	cmp	r7, #0
 80097f6:	d0e5      	beq.n	80097c4 <prvAddCurrentTaskToDelayedList+0x2c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097f8:	6831      	ldr	r1, [r6, #0]
 80097fa:	4809      	ldr	r0, [pc, #36]	; (8009820 <prvAddCurrentTaskToDelayedList+0x88>)
 80097fc:	3104      	adds	r1, #4
}
 80097fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009802:	f7ff baf5 	b.w	8008df0 <vListInsertEnd>
 8009806:	bf00      	nop
 8009808:	200004b0 	.word	0x200004b0
 800980c:	2000038c 	.word	0x2000038c
 8009810:	20000438 	.word	0x20000438
 8009814:	20000390 	.word	0x20000390
 8009818:	20000468 	.word	0x20000468
 800981c:	20000394 	.word	0x20000394
 8009820:	20000488 	.word	0x20000488

08009824 <xTaskCreate>:
	{
 8009824:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009828:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 800982c:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800982e:	4650      	mov	r0, sl
	{
 8009830:	460d      	mov	r5, r1
 8009832:	4699      	mov	r9, r3
 8009834:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009836:	f000 ffb7 	bl	800a7a8 <pvPortMalloc>
			if( pxStack != NULL )
 800983a:	2800      	cmp	r0, #0
 800983c:	f000 810e 	beq.w	8009a5c <xTaskCreate+0x238>
 8009840:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009842:	20b4      	movs	r0, #180	; 0xb4
 8009844:	f000 ffb0 	bl	800a7a8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009848:	4604      	mov	r4, r0
 800984a:	2800      	cmp	r0, #0
 800984c:	f000 80da 	beq.w	8009a04 <xTaskCreate+0x1e0>
					pxNewTCB->pxStack = pxStack;
 8009850:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009852:	782b      	ldrb	r3, [r5, #0]
 8009854:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009858:	f1aa 0a04 	sub.w	sl, sl, #4
		if( pcName[ x ] == 0x00 )
 800985c:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800985e:	4456      	add	r6, sl
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009860:	f026 0607 	bic.w	r6, r6, #7
		if( pcName[ x ] == 0x00 )
 8009864:	2b00      	cmp	r3, #0
 8009866:	d04d      	beq.n	8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009868:	786b      	ldrb	r3, [r5, #1]
 800986a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 800986e:	786b      	ldrb	r3, [r5, #1]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d047      	beq.n	8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009874:	78ab      	ldrb	r3, [r5, #2]
 8009876:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 800987a:	78ab      	ldrb	r3, [r5, #2]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d041      	beq.n	8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009880:	78eb      	ldrb	r3, [r5, #3]
 8009882:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 8009886:	78eb      	ldrb	r3, [r5, #3]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d03b      	beq.n	8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800988c:	792b      	ldrb	r3, [r5, #4]
 800988e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 8009892:	792b      	ldrb	r3, [r5, #4]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d035      	beq.n	8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009898:	796b      	ldrb	r3, [r5, #5]
 800989a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 800989e:	796b      	ldrb	r3, [r5, #5]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d02f      	beq.n	8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098a4:	79ab      	ldrb	r3, [r5, #6]
 80098a6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 80098aa:	79ab      	ldrb	r3, [r5, #6]
 80098ac:	b353      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098ae:	79eb      	ldrb	r3, [r5, #7]
 80098b0:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 80098b4:	79eb      	ldrb	r3, [r5, #7]
 80098b6:	b32b      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098b8:	7a2b      	ldrb	r3, [r5, #8]
 80098ba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 80098be:	7a2b      	ldrb	r3, [r5, #8]
 80098c0:	b303      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098c2:	7a6b      	ldrb	r3, [r5, #9]
 80098c4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 80098c8:	7a6b      	ldrb	r3, [r5, #9]
 80098ca:	b1db      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098cc:	7aab      	ldrb	r3, [r5, #10]
 80098ce:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 80098d2:	7aab      	ldrb	r3, [r5, #10]
 80098d4:	b1b3      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098d6:	7aeb      	ldrb	r3, [r5, #11]
 80098d8:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 80098dc:	7aeb      	ldrb	r3, [r5, #11]
 80098de:	b18b      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098e0:	7b2b      	ldrb	r3, [r5, #12]
 80098e2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 80098e6:	7b2b      	ldrb	r3, [r5, #12]
 80098e8:	b163      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098ea:	7b6b      	ldrb	r3, [r5, #13]
 80098ec:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 80098f0:	7b6b      	ldrb	r3, [r5, #13]
 80098f2:	b13b      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098f4:	7bab      	ldrb	r3, [r5, #14]
 80098f6:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
		if( pcName[ x ] == 0x00 )
 80098fa:	7bab      	ldrb	r3, [r5, #14]
 80098fc:	b113      	cbz	r3, 8009904 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098fe:	7beb      	ldrb	r3, [r5, #15]
 8009900:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8009904:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009906:	2d06      	cmp	r5, #6
 8009908:	bf28      	it	cs
 800990a:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800990c:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009910:	f104 0a04 	add.w	sl, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8009914:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009916:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009918:	4650      	mov	r0, sl
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800991a:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 800991e:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009922:	f7ff fa61 	bl	8008de8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009926:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800992a:	f104 0018 	add.w	r0, r4, #24
 800992e:	f7ff fa5b 	bl	8008de8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009932:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 8009934:	f8c4 b0ac 	str.w	fp, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009938:	4659      	mov	r1, fp
 800993a:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800993c:	f884 b0b0 	strb.w	fp, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009940:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009942:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009944:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8009948:	f004 fefb 	bl	800e742 <memset>
 800994c:	4d45      	ldr	r5, [pc, #276]	; (8009a64 <xTaskCreate+0x240>)
 800994e:	4b46      	ldr	r3, [pc, #280]	; (8009a68 <xTaskCreate+0x244>)
 8009950:	4a46      	ldr	r2, [pc, #280]	; (8009a6c <xTaskCreate+0x248>)
 8009952:	6522      	str	r2, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009954:	4641      	mov	r1, r8
 8009956:	464a      	mov	r2, r9
 8009958:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800995a:	e9c4 5315 	strd	r5, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800995e:	f000 fd95 	bl	800a48c <pxPortInitialiseStack>
 8009962:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8009964:	b107      	cbz	r7, 8009968 <xTaskCreate+0x144>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009966:	603c      	str	r4, [r7, #0]
	taskENTER_CRITICAL();
 8009968:	f000 fdbc 	bl	800a4e4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800996c:	4a40      	ldr	r2, [pc, #256]	; (8009a70 <xTaskCreate+0x24c>)
		if( pxCurrentTCB == NULL )
 800996e:	4e41      	ldr	r6, [pc, #260]	; (8009a74 <xTaskCreate+0x250>)
		uxCurrentNumberOfTasks++;
 8009970:	6813      	ldr	r3, [r2, #0]
 8009972:	3301      	adds	r3, #1
 8009974:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009976:	6833      	ldr	r3, [r6, #0]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d03a      	beq.n	80099f2 <xTaskCreate+0x1ce>
			if( xSchedulerRunning == pdFALSE )
 800997c:	4f3e      	ldr	r7, [pc, #248]	; (8009a78 <xTaskCreate+0x254>)
 800997e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009980:	683a      	ldr	r2, [r7, #0]
 8009982:	b35a      	cbz	r2, 80099dc <xTaskCreate+0x1b8>
 8009984:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8009a9c <xTaskCreate+0x278>
		uxTaskNumber++;
 8009988:	4a3c      	ldr	r2, [pc, #240]	; (8009a7c <xTaskCreate+0x258>)
		prvAddTaskToReadyList( pxNewTCB );
 800998a:	f8df c114 	ldr.w	ip, [pc, #276]	; 8009aa0 <xTaskCreate+0x27c>
		uxTaskNumber++;
 800998e:	6810      	ldr	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8009990:	f8dc e000 	ldr.w	lr, [ip]
 8009994:	2501      	movs	r5, #1
		uxTaskNumber++;
 8009996:	4428      	add	r0, r5
 8009998:	6010      	str	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800999a:	fa05 f203 	lsl.w	r2, r5, r3
 800999e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80099a2:	ea42 020e 	orr.w	r2, r2, lr
 80099a6:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 80099aa:	4651      	mov	r1, sl
 80099ac:	f8cc 2000 	str.w	r2, [ip]
 80099b0:	f7ff fa1e 	bl	8008df0 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80099b4:	f000 fdb8 	bl	800a528 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	b1bb      	cbz	r3, 80099ec <xTaskCreate+0x1c8>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80099bc:	6832      	ldr	r2, [r6, #0]
 80099be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80099c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d212      	bcs.n	80099ec <xTaskCreate+0x1c8>
			taskYIELD_IF_USING_PREEMPTION();
 80099c6:	4b2e      	ldr	r3, [pc, #184]	; (8009a80 <xTaskCreate+0x25c>)
 80099c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099cc:	601a      	str	r2, [r3, #0]
 80099ce:	f3bf 8f4f 	dsb	sy
 80099d2:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 80099d6:	4628      	mov	r0, r5
	}
 80099d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80099dc:	6832      	ldr	r2, [r6, #0]
 80099de:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8009a9c <xTaskCreate+0x278>
 80099e2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80099e4:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80099e6:	bf98      	it	ls
 80099e8:	6034      	strls	r4, [r6, #0]
 80099ea:	e7cd      	b.n	8009988 <xTaskCreate+0x164>
			xReturn = pdPASS;
 80099ec:	4628      	mov	r0, r5
	}
 80099ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 80099f2:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80099f4:	6813      	ldr	r3, [r2, #0]
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d00b      	beq.n	8009a12 <xTaskCreate+0x1ee>
 80099fa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80099fc:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8009a9c <xTaskCreate+0x278>
 8009a00:	4f1d      	ldr	r7, [pc, #116]	; (8009a78 <xTaskCreate+0x254>)
 8009a02:	e7c1      	b.n	8009988 <xTaskCreate+0x164>
					vPortFree( pxStack );
 8009a04:	4630      	mov	r0, r6
 8009a06:	f000 ff5b 	bl	800a8c0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a0a:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8009a0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a12:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8009a9c <xTaskCreate+0x278>
 8009a16:	4645      	mov	r5, r8
 8009a18:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	3514      	adds	r5, #20
 8009a20:	f7ff f9d6 	bl	8008dd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a24:	42bd      	cmp	r5, r7
 8009a26:	d1f9      	bne.n	8009a1c <xTaskCreate+0x1f8>
	vListInitialise( &xDelayedTaskList1 );
 8009a28:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8009aa4 <xTaskCreate+0x280>
	vListInitialise( &xDelayedTaskList2 );
 8009a2c:	4d15      	ldr	r5, [pc, #84]	; (8009a84 <xTaskCreate+0x260>)
 8009a2e:	4f12      	ldr	r7, [pc, #72]	; (8009a78 <xTaskCreate+0x254>)
	vListInitialise( &xDelayedTaskList1 );
 8009a30:	4648      	mov	r0, r9
 8009a32:	f7ff f9cd 	bl	8008dd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009a36:	4628      	mov	r0, r5
 8009a38:	f7ff f9ca 	bl	8008dd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009a3c:	4812      	ldr	r0, [pc, #72]	; (8009a88 <xTaskCreate+0x264>)
 8009a3e:	f7ff f9c7 	bl	8008dd0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8009a42:	4812      	ldr	r0, [pc, #72]	; (8009a8c <xTaskCreate+0x268>)
 8009a44:	f7ff f9c4 	bl	8008dd0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8009a48:	4811      	ldr	r0, [pc, #68]	; (8009a90 <xTaskCreate+0x26c>)
 8009a4a:	f7ff f9c1 	bl	8008dd0 <vListInitialise>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a4e:	4b11      	ldr	r3, [pc, #68]	; (8009a94 <xTaskCreate+0x270>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8009a50:	4a11      	ldr	r2, [pc, #68]	; (8009a98 <xTaskCreate+0x274>)
 8009a52:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a56:	601d      	str	r5, [r3, #0]
 8009a58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009a5a:	e795      	b.n	8009988 <xTaskCreate+0x164>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a60:	e7ba      	b.n	80099d8 <xTaskCreate+0x1b4>
 8009a62:	bf00      	nop
 8009a64:	08012238 	.word	0x08012238
 8009a68:	080121f8 	.word	0x080121f8
 8009a6c:	08012218 	.word	0x08012218
 8009a70:	20000424 	.word	0x20000424
 8009a74:	2000038c 	.word	0x2000038c
 8009a78:	20000484 	.word	0x20000484
 8009a7c:	20000434 	.word	0x20000434
 8009a80:	e000ed04 	.word	0xe000ed04
 8009a84:	20000450 	.word	0x20000450
 8009a88:	20000470 	.word	0x20000470
 8009a8c:	2000049c 	.word	0x2000049c
 8009a90:	20000488 	.word	0x20000488
 8009a94:	20000394 	.word	0x20000394
 8009a98:	20000390 	.word	0x20000390
 8009a9c:	20000398 	.word	0x20000398
 8009aa0:	20000438 	.word	0x20000438
 8009aa4:	2000043c 	.word	0x2000043c

08009aa8 <vTaskStartScheduler>:
{
 8009aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aac:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009ab0:	f000 fe7a 	bl	800a7a8 <pvPortMalloc>
			if( pxStack != NULL )
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	f000 80a4 	beq.w	8009c02 <vTaskStartScheduler+0x15a>
 8009aba:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009abc:	20b4      	movs	r0, #180	; 0xb4
 8009abe:	f000 fe73 	bl	800a7a8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009ac2:	4604      	mov	r4, r0
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	f000 8099 	beq.w	8009bfc <vTaskStartScheduler+0x154>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009aca:	2500      	movs	r5, #0
 8009acc:	4b65      	ldr	r3, [pc, #404]	; (8009c64 <vTaskStartScheduler+0x1bc>)
 8009ace:	6343      	str	r3, [r0, #52]	; 0x34
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ad0:	1d07      	adds	r7, r0, #4
					pxNewTCB->pxStack = pxStack;
 8009ad2:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009ad4:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ad8:	f880 5043 	strb.w	r5, [r0, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 8009adc:	62c5      	str	r5, [r0, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8009ade:	e9c0 5511 	strd	r5, r5, [r0, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ae2:	4638      	mov	r0, r7
 8009ae4:	f7ff f980 	bl	8008de8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ae8:	f104 0018 	add.w	r0, r4, #24
 8009aec:	f7ff f97c 	bl	8008de8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009af0:	2307      	movs	r3, #7
		pxNewTCB->ulNotifiedValue = 0;
 8009af2:	f8c4 50ac 	str.w	r5, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009af6:	4629      	mov	r1, r5
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009af8:	61a3      	str	r3, [r4, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009afa:	2260      	movs	r2, #96	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009afc:	6124      	str	r4, [r4, #16]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009afe:	f884 50b0 	strb.w	r5, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b02:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009b04:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8009b08:	f004 fe1b 	bl	800e742 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009b0c:	f506 76fe 	add.w	r6, r6, #508	; 0x1fc
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009b10:	4b55      	ldr	r3, [pc, #340]	; (8009c68 <vTaskStartScheduler+0x1c0>)
 8009b12:	4956      	ldr	r1, [pc, #344]	; (8009c6c <vTaskStartScheduler+0x1c4>)
 8009b14:	4a56      	ldr	r2, [pc, #344]	; (8009c70 <vTaskStartScheduler+0x1c8>)
 8009b16:	6522      	str	r2, [r4, #80]	; 0x50
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009b18:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b1c:	462a      	mov	r2, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009b1e:	e9c4 1315 	strd	r1, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b22:	4630      	mov	r0, r6
 8009b24:	4953      	ldr	r1, [pc, #332]	; (8009c74 <vTaskStartScheduler+0x1cc>)
		if( pxCurrentTCB == NULL )
 8009b26:	4e54      	ldr	r6, [pc, #336]	; (8009c78 <vTaskStartScheduler+0x1d0>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b28:	f000 fcb0 	bl	800a48c <pxPortInitialiseStack>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b2c:	4b53      	ldr	r3, [pc, #332]	; (8009c7c <vTaskStartScheduler+0x1d4>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b2e:	6020      	str	r0, [r4, #0]
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b30:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8009b32:	f000 fcd7 	bl	800a4e4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8009b36:	4b52      	ldr	r3, [pc, #328]	; (8009c80 <vTaskStartScheduler+0x1d8>)
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	3201      	adds	r2, #1
 8009b3c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8009b3e:	6832      	ldr	r2, [r6, #0]
 8009b40:	2a00      	cmp	r2, #0
 8009b42:	d052      	beq.n	8009bea <vTaskStartScheduler+0x142>
			if( xSchedulerRunning == pdFALSE )
 8009b44:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8009cac <vTaskStartScheduler+0x204>
 8009b48:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d044      	beq.n	8009bdc <vTaskStartScheduler+0x134>
 8009b52:	4d4c      	ldr	r5, [pc, #304]	; (8009c84 <vTaskStartScheduler+0x1dc>)
		uxTaskNumber++;
 8009b54:	f8df e158 	ldr.w	lr, [pc, #344]	; 8009cb0 <vTaskStartScheduler+0x208>
		prvAddTaskToReadyList( pxNewTCB );
 8009b58:	f8df c158 	ldr.w	ip, [pc, #344]	; 8009cb4 <vTaskStartScheduler+0x20c>
		uxTaskNumber++;
 8009b5c:	f8de 3000 	ldr.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 8009b60:	f8dc 9000 	ldr.w	r9, [ip]
 8009b64:	2201      	movs	r2, #1
 8009b66:	4082      	lsls	r2, r0
 8009b68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 8009b6c:	3301      	adds	r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 8009b6e:	ea42 0209 	orr.w	r2, r2, r9
 8009b72:	4639      	mov	r1, r7
 8009b74:	eb05 0080 	add.w	r0, r5, r0, lsl #2
		uxTaskNumber++;
 8009b78:	f8ce 3000 	str.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 8009b7c:	f8cc 2000 	str.w	r2, [ip]
 8009b80:	f7ff f936 	bl	8008df0 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8009b84:	f000 fcd0 	bl	800a528 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8009b88:	f8d8 3000 	ldr.w	r3, [r8]
 8009b8c:	b163      	cbz	r3, 8009ba8 <vTaskStartScheduler+0x100>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b8e:	6832      	ldr	r2, [r6, #0]
 8009b90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009b92:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d207      	bcs.n	8009ba8 <vTaskStartScheduler+0x100>
			taskYIELD_IF_USING_PREEMPTION();
 8009b98:	4b3b      	ldr	r3, [pc, #236]	; (8009c88 <vTaskStartScheduler+0x1e0>)
 8009b9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b9e:	601a      	str	r2, [r3, #0]
 8009ba0:	f3bf 8f4f 	dsb	sy
 8009ba4:	f3bf 8f6f 	isb	sy
 8009ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bac:	f383 8811 	msr	BASEPRI, r3
 8009bb0:	f3bf 8f6f 	isb	sy
 8009bb4:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009bb8:	6833      	ldr	r3, [r6, #0]
 8009bba:	4934      	ldr	r1, [pc, #208]	; (8009c8c <vTaskStartScheduler+0x1e4>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8009bbc:	4834      	ldr	r0, [pc, #208]	; (8009c90 <vTaskStartScheduler+0x1e8>)
		xTickCount = ( TickType_t ) 0U;
 8009bbe:	4a35      	ldr	r2, [pc, #212]	; (8009c94 <vTaskStartScheduler+0x1ec>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009bc0:	334c      	adds	r3, #76	; 0x4c
		xNextTaskUnblockTime = portMAX_DELAY;
 8009bc2:	f04f 34ff 	mov.w	r4, #4294967295
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009bc6:	600b      	str	r3, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8009bc8:	2101      	movs	r1, #1
		xNextTaskUnblockTime = portMAX_DELAY;
 8009bca:	6004      	str	r4, [r0, #0]
		xTickCount = ( TickType_t ) 0U;
 8009bcc:	2300      	movs	r3, #0
		xSchedulerRunning = pdTRUE;
 8009bce:	f8c8 1000 	str.w	r1, [r8]
}
 8009bd2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		xTickCount = ( TickType_t ) 0U;
 8009bd6:	6013      	str	r3, [r2, #0]
		if( xPortStartScheduler() != pdFALSE )
 8009bd8:	f000 bd18 	b.w	800a60c <xPortStartScheduler>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009bdc:	6833      	ldr	r3, [r6, #0]
 8009bde:	4d29      	ldr	r5, [pc, #164]	; (8009c84 <vTaskStartScheduler+0x1dc>)
 8009be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009be2:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8009be4:	bf98      	it	ls
 8009be6:	6034      	strls	r4, [r6, #0]
 8009be8:	e7b4      	b.n	8009b54 <vTaskStartScheduler+0xac>
			pxCurrentTCB = pxNewTCB;
 8009bea:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d010      	beq.n	8009c14 <vTaskStartScheduler+0x16c>
 8009bf2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009bf4:	4d23      	ldr	r5, [pc, #140]	; (8009c84 <vTaskStartScheduler+0x1dc>)
 8009bf6:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8009cac <vTaskStartScheduler+0x204>
 8009bfa:	e7ab      	b.n	8009b54 <vTaskStartScheduler+0xac>
					vPortFree( pxStack );
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f000 fe5f 	bl	800a8c0 <vPortFree>
 8009c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c06:	f383 8811 	msr	BASEPRI, r3
 8009c0a:	f3bf 8f6f 	isb	sy
 8009c0e:	f3bf 8f4f 	dsb	sy
 8009c12:	e7fe      	b.n	8009c12 <vTaskStartScheduler+0x16a>
 8009c14:	4d1b      	ldr	r5, [pc, #108]	; (8009c84 <vTaskStartScheduler+0x1dc>)
 8009c16:	46a8      	mov	r8, r5
 8009c18:	f105 098c 	add.w	r9, r5, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009c1c:	4640      	mov	r0, r8
 8009c1e:	f108 0814 	add.w	r8, r8, #20
 8009c22:	f7ff f8d5 	bl	8008dd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c26:	45c1      	cmp	r9, r8
 8009c28:	d1f8      	bne.n	8009c1c <vTaskStartScheduler+0x174>
	vListInitialise( &xDelayedTaskList1 );
 8009c2a:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8009cb8 <vTaskStartScheduler+0x210>
	vListInitialise( &xDelayedTaskList2 );
 8009c2e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009cbc <vTaskStartScheduler+0x214>
 8009c32:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8009cac <vTaskStartScheduler+0x204>
	vListInitialise( &xDelayedTaskList1 );
 8009c36:	4650      	mov	r0, sl
 8009c38:	f7ff f8ca 	bl	8008dd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009c3c:	4648      	mov	r0, r9
 8009c3e:	f7ff f8c7 	bl	8008dd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009c42:	4815      	ldr	r0, [pc, #84]	; (8009c98 <vTaskStartScheduler+0x1f0>)
 8009c44:	f7ff f8c4 	bl	8008dd0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8009c48:	4814      	ldr	r0, [pc, #80]	; (8009c9c <vTaskStartScheduler+0x1f4>)
 8009c4a:	f7ff f8c1 	bl	8008dd0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8009c4e:	4814      	ldr	r0, [pc, #80]	; (8009ca0 <vTaskStartScheduler+0x1f8>)
 8009c50:	f7ff f8be 	bl	8008dd0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c54:	4a13      	ldr	r2, [pc, #76]	; (8009ca4 <vTaskStartScheduler+0x1fc>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c56:	4b14      	ldr	r3, [pc, #80]	; (8009ca8 <vTaskStartScheduler+0x200>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c58:	f8c2 a000 	str.w	sl, [r2]
 8009c5c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c5e:	f8c3 9000 	str.w	r9, [r3]
 8009c62:	e777      	b.n	8009b54 <vTaskStartScheduler+0xac>
 8009c64:	454c4449 	.word	0x454c4449
 8009c68:	080121f8 	.word	0x080121f8
 8009c6c:	08012238 	.word	0x08012238
 8009c70:	08012218 	.word	0x08012218
 8009c74:	08009fa1 	.word	0x08009fa1
 8009c78:	2000038c 	.word	0x2000038c
 8009c7c:	20000464 	.word	0x20000464
 8009c80:	20000424 	.word	0x20000424
 8009c84:	20000398 	.word	0x20000398
 8009c88:	e000ed04 	.word	0xe000ed04
 8009c8c:	20000010 	.word	0x20000010
 8009c90:	20000468 	.word	0x20000468
 8009c94:	200004b0 	.word	0x200004b0
 8009c98:	20000470 	.word	0x20000470
 8009c9c:	2000049c 	.word	0x2000049c
 8009ca0:	20000488 	.word	0x20000488
 8009ca4:	20000390 	.word	0x20000390
 8009ca8:	20000394 	.word	0x20000394
 8009cac:	20000484 	.word	0x20000484
 8009cb0:	20000434 	.word	0x20000434
 8009cb4:	20000438 	.word	0x20000438
 8009cb8:	2000043c 	.word	0x2000043c
 8009cbc:	20000450 	.word	0x20000450

08009cc0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009cc0:	4a02      	ldr	r2, [pc, #8]	; (8009ccc <vTaskSuspendAll+0xc>)
 8009cc2:	6813      	ldr	r3, [r2, #0]
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	6013      	str	r3, [r2, #0]
}
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	20000430 	.word	0x20000430

08009cd0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009cd0:	4b01      	ldr	r3, [pc, #4]	; (8009cd8 <xTaskGetTickCount+0x8>)
 8009cd2:	6818      	ldr	r0, [r3, #0]
}
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	200004b0 	.word	0x200004b0

08009cdc <xTaskGetTickCountFromISR>:
{
 8009cdc:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cde:	f000 fd0d 	bl	800a6fc <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8009ce2:	4b01      	ldr	r3, [pc, #4]	; (8009ce8 <xTaskGetTickCountFromISR+0xc>)
 8009ce4:	6818      	ldr	r0, [r3, #0]
}
 8009ce6:	bd08      	pop	{r3, pc}
 8009ce8:	200004b0 	.word	0x200004b0

08009cec <xTaskIncrementTick>:
{
 8009cec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cf0:	4b49      	ldr	r3, [pc, #292]	; (8009e18 <xTaskIncrementTick+0x12c>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	b9cb      	cbnz	r3, 8009d2a <xTaskIncrementTick+0x3e>
		const TickType_t xConstTickCount = xTickCount + 1;
 8009cf6:	4b49      	ldr	r3, [pc, #292]	; (8009e1c <xTaskIncrementTick+0x130>)
 8009cf8:	681e      	ldr	r6, [r3, #0]
 8009cfa:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8009cfc:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8009cfe:	b30e      	cbz	r6, 8009d44 <xTaskIncrementTick+0x58>
 8009d00:	f8df b138 	ldr.w	fp, [pc, #312]	; 8009e3c <xTaskIncrementTick+0x150>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009d04:	f8db 2000 	ldr.w	r2, [fp]
 8009d08:	42b2      	cmp	r2, r6
 8009d0a:	d929      	bls.n	8009d60 <xTaskIncrementTick+0x74>
 8009d0c:	4f44      	ldr	r7, [pc, #272]	; (8009e20 <xTaskIncrementTick+0x134>)
 8009d0e:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8009e40 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 8009d12:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009d14:	f8d8 3000 	ldr.w	r3, [r8]
 8009d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009d1e:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	bf28      	it	cs
 8009d26:	2501      	movcs	r5, #1
 8009d28:	e004      	b.n	8009d34 <xTaskIncrementTick+0x48>
		++uxPendedTicks;
 8009d2a:	4a3e      	ldr	r2, [pc, #248]	; (8009e24 <xTaskIncrementTick+0x138>)
 8009d2c:	6813      	ldr	r3, [r2, #0]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8009d32:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8009d34:	4b3c      	ldr	r3, [pc, #240]	; (8009e28 <xTaskIncrementTick+0x13c>)
 8009d36:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8009d38:	2b00      	cmp	r3, #0
}
 8009d3a:	bf0c      	ite	eq
 8009d3c:	4628      	moveq	r0, r5
 8009d3e:	2001      	movne	r0, #1
 8009d40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8009d44:	4c39      	ldr	r4, [pc, #228]	; (8009e2c <xTaskIncrementTick+0x140>)
 8009d46:	6823      	ldr	r3, [r4, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d048      	beq.n	8009de0 <xTaskIncrementTick+0xf4>
 8009d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	e7fe      	b.n	8009d5e <xTaskIncrementTick+0x72>
 8009d60:	4c32      	ldr	r4, [pc, #200]	; (8009e2c <xTaskIncrementTick+0x140>)
 8009d62:	4f2f      	ldr	r7, [pc, #188]	; (8009e20 <xTaskIncrementTick+0x134>)
 8009d64:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8009e40 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 8009d68:	2500      	movs	r5, #0
 8009d6a:	e02d      	b.n	8009dc8 <xTaskIncrementTick+0xdc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009d6c:	6822      	ldr	r2, [r4, #0]
 8009d6e:	68d2      	ldr	r2, [r2, #12]
 8009d70:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009d74:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d78:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 8009d7c:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d7e:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8009d80:	d32b      	bcc.n	8009dda <xTaskIncrementTick+0xee>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d82:	f7ff f85f 	bl	8008e44 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009d86:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d8a:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009d8e:	b109      	cbz	r1, 8009d94 <xTaskIncrementTick+0xa8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d90:	f7ff f858 	bl	8008e44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d94:	4a26      	ldr	r2, [pc, #152]	; (8009e30 <xTaskIncrementTick+0x144>)
 8009d96:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 8009d9a:	6813      	ldr	r3, [r2, #0]
 8009d9c:	2101      	movs	r1, #1
 8009d9e:	fa01 fc00 	lsl.w	ip, r1, r0
 8009da2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009da6:	4651      	mov	r1, sl
 8009da8:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8009dac:	ea4c 0c03 	orr.w	ip, ip, r3
 8009db0:	f8c2 c000 	str.w	ip, [r2]
 8009db4:	f7ff f81c 	bl	8008df0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009db8:	f8d8 0000 	ldr.w	r0, [r8]
 8009dbc:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8009dc0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8009dc2:	4291      	cmp	r1, r2
 8009dc4:	bf28      	it	cs
 8009dc6:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009dc8:	6822      	ldr	r2, [r4, #0]
 8009dca:	6812      	ldr	r2, [r2, #0]
 8009dcc:	2a00      	cmp	r2, #0
 8009dce:	d1cd      	bne.n	8009d6c <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8009dd4:	f8cb 2000 	str.w	r2, [fp]
					break;
 8009dd8:	e79c      	b.n	8009d14 <xTaskIncrementTick+0x28>
						xNextTaskUnblockTime = xItemValue;
 8009dda:	f8cb 1000 	str.w	r1, [fp]
						break;
 8009dde:	e799      	b.n	8009d14 <xTaskIncrementTick+0x28>
			taskSWITCH_DELAYED_LISTS();
 8009de0:	4b14      	ldr	r3, [pc, #80]	; (8009e34 <xTaskIncrementTick+0x148>)
 8009de2:	6821      	ldr	r1, [r4, #0]
 8009de4:	4a14      	ldr	r2, [pc, #80]	; (8009e38 <xTaskIncrementTick+0x14c>)
 8009de6:	6818      	ldr	r0, [r3, #0]
 8009de8:	6020      	str	r0, [r4, #0]
 8009dea:	6019      	str	r1, [r3, #0]
 8009dec:	6813      	ldr	r3, [r2, #0]
 8009dee:	3301      	adds	r3, #1
 8009df0:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009df2:	6823      	ldr	r3, [r4, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	b933      	cbnz	r3, 8009e06 <xTaskIncrementTick+0x11a>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009df8:	f8df b040 	ldr.w	fp, [pc, #64]	; 8009e3c <xTaskIncrementTick+0x150>
 8009dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8009e00:	f8cb 2000 	str.w	r2, [fp]
 8009e04:	e77e      	b.n	8009d04 <xTaskIncrementTick+0x18>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009e06:	6822      	ldr	r2, [r4, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e08:	f8df b030 	ldr.w	fp, [pc, #48]	; 8009e3c <xTaskIncrementTick+0x150>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009e0c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e0e:	68d2      	ldr	r2, [r2, #12]
 8009e10:	6852      	ldr	r2, [r2, #4]
 8009e12:	f8cb 2000 	str.w	r2, [fp]
 8009e16:	e775      	b.n	8009d04 <xTaskIncrementTick+0x18>
 8009e18:	20000430 	.word	0x20000430
 8009e1c:	200004b0 	.word	0x200004b0
 8009e20:	20000398 	.word	0x20000398
 8009e24:	2000042c 	.word	0x2000042c
 8009e28:	200004b4 	.word	0x200004b4
 8009e2c:	20000390 	.word	0x20000390
 8009e30:	20000438 	.word	0x20000438
 8009e34:	20000394 	.word	0x20000394
 8009e38:	2000046c 	.word	0x2000046c
 8009e3c:	20000468 	.word	0x20000468
 8009e40:	2000038c 	.word	0x2000038c

08009e44 <xTaskResumeAll>:
{
 8009e44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 8009e48:	4c38      	ldr	r4, [pc, #224]	; (8009f2c <xTaskResumeAll+0xe8>)
 8009e4a:	6823      	ldr	r3, [r4, #0]
 8009e4c:	b943      	cbnz	r3, 8009e60 <xTaskResumeAll+0x1c>
 8009e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e52:	f383 8811 	msr	BASEPRI, r3
 8009e56:	f3bf 8f6f 	isb	sy
 8009e5a:	f3bf 8f4f 	dsb	sy
 8009e5e:	e7fe      	b.n	8009e5e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8009e60:	f000 fb40 	bl	800a4e4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8009e64:	6823      	ldr	r3, [r4, #0]
 8009e66:	3b01      	subs	r3, #1
 8009e68:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e6a:	6824      	ldr	r4, [r4, #0]
 8009e6c:	bb7c      	cbnz	r4, 8009ece <xTaskResumeAll+0x8a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e6e:	4b30      	ldr	r3, [pc, #192]	; (8009f30 <xTaskResumeAll+0xec>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	b363      	cbz	r3, 8009ece <xTaskResumeAll+0x8a>
 8009e74:	4d2f      	ldr	r5, [pc, #188]	; (8009f34 <xTaskResumeAll+0xf0>)
 8009e76:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009f4c <xTaskResumeAll+0x108>
					prvAddTaskToReadyList( pxTCB );
 8009e7a:	4e2f      	ldr	r6, [pc, #188]	; (8009f38 <xTaskResumeAll+0xf4>)
 8009e7c:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8009f50 <xTaskResumeAll+0x10c>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e80:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8009f54 <xTaskResumeAll+0x110>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e84:	f8da 3000 	ldr.w	r3, [sl]
					prvAddTaskToReadyList( pxTCB );
 8009e88:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e8a:	b333      	cbz	r3, 8009eda <xTaskResumeAll+0x96>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009e8c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009e90:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e92:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e96:	f104 0018 	add.w	r0, r4, #24
 8009e9a:	f7fe ffd3 	bl	8008e44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e9e:	4640      	mov	r0, r8
 8009ea0:	f7fe ffd0 	bl	8008e44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ea4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009ea6:	6832      	ldr	r2, [r6, #0]
 8009ea8:	fa07 f300 	lsl.w	r3, r7, r0
 8009eac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	4641      	mov	r1, r8
 8009eb4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8009eb8:	6033      	str	r3, [r6, #0]
 8009eba:	f7fe ff99 	bl	8008df0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ebe:	f8db 3000 	ldr.w	r3, [fp]
 8009ec2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d3dc      	bcc.n	8009e84 <xTaskResumeAll+0x40>
						xYieldPending = pdTRUE;
 8009eca:	602f      	str	r7, [r5, #0]
 8009ecc:	e7da      	b.n	8009e84 <xTaskResumeAll+0x40>
BaseType_t xAlreadyYielded = pdFALSE;
 8009ece:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009ed0:	f000 fb2a 	bl	800a528 <vPortExitCritical>
}
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 8009eda:	b13c      	cbz	r4, 8009eec <xTaskResumeAll+0xa8>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009edc:	4b17      	ldr	r3, [pc, #92]	; (8009f3c <xTaskResumeAll+0xf8>)
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	6812      	ldr	r2, [r2, #0]
 8009ee2:	b9da      	cbnz	r2, 8009f1c <xTaskResumeAll+0xd8>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ee4:	4b16      	ldr	r3, [pc, #88]	; (8009f40 <xTaskResumeAll+0xfc>)
 8009ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8009eea:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009eec:	4e15      	ldr	r6, [pc, #84]	; (8009f44 <xTaskResumeAll+0x100>)
 8009eee:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009ef0:	b13c      	cbz	r4, 8009f02 <xTaskResumeAll+0xbe>
								xYieldPending = pdTRUE;
 8009ef2:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8009ef4:	f7ff fefa 	bl	8009cec <xTaskIncrementTick>
 8009ef8:	b100      	cbz	r0, 8009efc <xTaskResumeAll+0xb8>
								xYieldPending = pdTRUE;
 8009efa:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009efc:	3c01      	subs	r4, #1
 8009efe:	d1f9      	bne.n	8009ef4 <xTaskResumeAll+0xb0>
						uxPendedTicks = 0;
 8009f00:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8009f02:	682b      	ldr	r3, [r5, #0]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d0e2      	beq.n	8009ece <xTaskResumeAll+0x8a>
					taskYIELD_IF_USING_PREEMPTION();
 8009f08:	4b0f      	ldr	r3, [pc, #60]	; (8009f48 <xTaskResumeAll+0x104>)
 8009f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f0e:	601a      	str	r2, [r3, #0]
 8009f10:	f3bf 8f4f 	dsb	sy
 8009f14:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8009f18:	2401      	movs	r4, #1
 8009f1a:	e7d9      	b.n	8009ed0 <xTaskResumeAll+0x8c>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009f1c:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f1e:	4b08      	ldr	r3, [pc, #32]	; (8009f40 <xTaskResumeAll+0xfc>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009f20:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f22:	68d2      	ldr	r2, [r2, #12]
 8009f24:	6852      	ldr	r2, [r2, #4]
 8009f26:	601a      	str	r2, [r3, #0]
 8009f28:	e7e0      	b.n	8009eec <xTaskResumeAll+0xa8>
 8009f2a:	bf00      	nop
 8009f2c:	20000430 	.word	0x20000430
 8009f30:	20000424 	.word	0x20000424
 8009f34:	200004b4 	.word	0x200004b4
 8009f38:	20000438 	.word	0x20000438
 8009f3c:	20000390 	.word	0x20000390
 8009f40:	20000468 	.word	0x20000468
 8009f44:	2000042c 	.word	0x2000042c
 8009f48:	e000ed04 	.word	0xe000ed04
 8009f4c:	20000470 	.word	0x20000470
 8009f50:	20000398 	.word	0x20000398
 8009f54:	2000038c 	.word	0x2000038c

08009f58 <vTaskDelay>:
	{
 8009f58:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009f5a:	b198      	cbz	r0, 8009f84 <vTaskDelay+0x2c>
			configASSERT( uxSchedulerSuspended == 0 );
 8009f5c:	4b0e      	ldr	r3, [pc, #56]	; (8009f98 <vTaskDelay+0x40>)
 8009f5e:	6819      	ldr	r1, [r3, #0]
 8009f60:	b141      	cbz	r1, 8009f74 <vTaskDelay+0x1c>
 8009f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f66:	f383 8811 	msr	BASEPRI, r3
 8009f6a:	f3bf 8f6f 	isb	sy
 8009f6e:	f3bf 8f4f 	dsb	sy
 8009f72:	e7fe      	b.n	8009f72 <vTaskDelay+0x1a>
	++uxSchedulerSuspended;
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	3201      	adds	r2, #1
 8009f78:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f7a:	f7ff fc0d 	bl	8009798 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8009f7e:	f7ff ff61 	bl	8009e44 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8009f82:	b938      	cbnz	r0, 8009f94 <vTaskDelay+0x3c>
			portYIELD_WITHIN_API();
 8009f84:	4b05      	ldr	r3, [pc, #20]	; (8009f9c <vTaskDelay+0x44>)
 8009f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f8a:	601a      	str	r2, [r3, #0]
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	f3bf 8f6f 	isb	sy
	}
 8009f94:	bd08      	pop	{r3, pc}
 8009f96:	bf00      	nop
 8009f98:	20000430 	.word	0x20000430
 8009f9c:	e000ed04 	.word	0xe000ed04

08009fa0 <prvIdleTask>:
{
 8009fa0:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 8009fa4:	4c1e      	ldr	r4, [pc, #120]	; (800a020 <prvIdleTask+0x80>)
 8009fa6:	4e1f      	ldr	r6, [pc, #124]	; (800a024 <prvIdleTask+0x84>)
 8009fa8:	4d1f      	ldr	r5, [pc, #124]	; (800a028 <prvIdleTask+0x88>)
 8009faa:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800a030 <prvIdleTask+0x90>
				taskYIELD();
 8009fae:	f8df a084 	ldr.w	sl, [pc, #132]	; 800a034 <prvIdleTask+0x94>
 8009fb2:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8009fb6:	e006      	b.n	8009fc6 <prvIdleTask+0x26>
	++uxSchedulerSuspended;
 8009fb8:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8009fba:	6837      	ldr	r7, [r6, #0]
	++uxSchedulerSuspended;
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
 8009fc0:	f7ff ff40 	bl	8009e44 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8009fc4:	b96f      	cbnz	r7, 8009fe2 <prvIdleTask+0x42>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fc6:	682b      	ldr	r3, [r5, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d1f5      	bne.n	8009fb8 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009fcc:	f8d8 3000 	ldr.w	r3, [r8]
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d9f8      	bls.n	8009fc6 <prvIdleTask+0x26>
				taskYIELD();
 8009fd4:	f8ca 9000 	str.w	r9, [sl]
 8009fd8:	f3bf 8f4f 	dsb	sy
 8009fdc:	f3bf 8f6f 	isb	sy
 8009fe0:	e7f1      	b.n	8009fc6 <prvIdleTask+0x26>
				taskENTER_CRITICAL();
 8009fe2:	f000 fa7f 	bl	800a4e4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009fe6:	68f3      	ldr	r3, [r6, #12]
 8009fe8:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fec:	f10b 0004 	add.w	r0, fp, #4
 8009ff0:	f7fe ff28 	bl	8008e44 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8009ff4:	4a0d      	ldr	r2, [pc, #52]	; (800a02c <prvIdleTask+0x8c>)
 8009ff6:	6813      	ldr	r3, [r2, #0]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8009ffc:	682b      	ldr	r3, [r5, #0]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
 800a002:	f000 fa91 	bl	800a528 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a006:	f10b 004c 	add.w	r0, fp, #76	; 0x4c
 800a00a:	f005 f867 	bl	800f0dc <_reclaim_reent>
			vPortFree( pxTCB->pxStack );
 800a00e:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 800a012:	f000 fc55 	bl	800a8c0 <vPortFree>
			vPortFree( pxTCB );
 800a016:	4658      	mov	r0, fp
 800a018:	f000 fc52 	bl	800a8c0 <vPortFree>
 800a01c:	e7d3      	b.n	8009fc6 <prvIdleTask+0x26>
 800a01e:	bf00      	nop
 800a020:	20000430 	.word	0x20000430
 800a024:	2000049c 	.word	0x2000049c
 800a028:	20000428 	.word	0x20000428
 800a02c:	20000424 	.word	0x20000424
 800a030:	20000398 	.word	0x20000398
 800a034:	e000ed04 	.word	0xe000ed04

0800a038 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a038:	4b1b      	ldr	r3, [pc, #108]	; (800a0a8 <vTaskSwitchContext+0x70>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	bb0b      	cbnz	r3, 800a082 <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 800a03e:	491b      	ldr	r1, [pc, #108]	; (800a0ac <vTaskSwitchContext+0x74>)
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a040:	4a1b      	ldr	r2, [pc, #108]	; (800a0b0 <vTaskSwitchContext+0x78>)
{
 800a042:	b410      	push	{r4}
		xYieldPending = pdFALSE;
 800a044:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a046:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800a048:	fab3 f383 	clz	r3, r3
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	f1c3 031f 	rsb	r3, r3, #31
 800a052:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800a056:	0092      	lsls	r2, r2, #2
 800a058:	4816      	ldr	r0, [pc, #88]	; (800a0b4 <vTaskSwitchContext+0x7c>)
 800a05a:	5881      	ldr	r1, [r0, r2]
 800a05c:	1884      	adds	r4, r0, r2
 800a05e:	b1a1      	cbz	r1, 800a08a <vTaskSwitchContext+0x52>
 800a060:	6861      	ldr	r1, [r4, #4]
 800a062:	3208      	adds	r2, #8
 800a064:	6849      	ldr	r1, [r1, #4]
 800a066:	6061      	str	r1, [r4, #4]
 800a068:	4402      	add	r2, r0
 800a06a:	4291      	cmp	r1, r2
 800a06c:	d016      	beq.n	800a09c <vTaskSwitchContext+0x64>
 800a06e:	4b12      	ldr	r3, [pc, #72]	; (800a0b8 <vTaskSwitchContext+0x80>)
 800a070:	68ca      	ldr	r2, [r1, #12]
 800a072:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a11      	ldr	r2, [pc, #68]	; (800a0bc <vTaskSwitchContext+0x84>)
}
 800a078:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a07c:	334c      	adds	r3, #76	; 0x4c
 800a07e:	6013      	str	r3, [r2, #0]
}
 800a080:	4770      	bx	lr
		xYieldPending = pdTRUE;
 800a082:	4b0a      	ldr	r3, [pc, #40]	; (800a0ac <vTaskSwitchContext+0x74>)
 800a084:	2201      	movs	r2, #1
 800a086:	601a      	str	r2, [r3, #0]
 800a088:	4770      	bx	lr
	__asm volatile
 800a08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a08e:	f383 8811 	msr	BASEPRI, r3
 800a092:	f3bf 8f6f 	isb	sy
 800a096:	f3bf 8f4f 	dsb	sy
 800a09a:	e7fe      	b.n	800a09a <vTaskSwitchContext+0x62>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a09c:	2214      	movs	r2, #20
 800a09e:	fb02 0303 	mla	r3, r2, r3, r0
 800a0a2:	6849      	ldr	r1, [r1, #4]
 800a0a4:	6059      	str	r1, [r3, #4]
 800a0a6:	e7e2      	b.n	800a06e <vTaskSwitchContext+0x36>
 800a0a8:	20000430 	.word	0x20000430
 800a0ac:	200004b4 	.word	0x200004b4
 800a0b0:	20000438 	.word	0x20000438
 800a0b4:	20000398 	.word	0x20000398
 800a0b8:	2000038c 	.word	0x2000038c
 800a0bc:	20000010 	.word	0x20000010

0800a0c0 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800a0c0:	b940      	cbnz	r0, 800a0d4 <vTaskPlaceOnEventList+0x14>
 800a0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c6:	f383 8811 	msr	BASEPRI, r3
 800a0ca:	f3bf 8f6f 	isb	sy
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	e7fe      	b.n	800a0d2 <vTaskPlaceOnEventList+0x12>
{
 800a0d4:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0d6:	4d1b      	ldr	r5, [pc, #108]	; (800a144 <vTaskPlaceOnEventList+0x84>)
 800a0d8:	460c      	mov	r4, r1
 800a0da:	6829      	ldr	r1, [r5, #0]
 800a0dc:	3118      	adds	r1, #24
 800a0de:	f7fe fe97 	bl	8008e10 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 800a0e2:	4b19      	ldr	r3, [pc, #100]	; (800a148 <vTaskPlaceOnEventList+0x88>)
 800a0e4:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0e6:	6828      	ldr	r0, [r5, #0]
 800a0e8:	3004      	adds	r0, #4
 800a0ea:	f7fe feab 	bl	8008e44 <uxListRemove>
 800a0ee:	b940      	cbnz	r0, 800a102 <vTaskPlaceOnEventList+0x42>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800a0f0:	682b      	ldr	r3, [r5, #0]
 800a0f2:	4916      	ldr	r1, [pc, #88]	; (800a14c <vTaskPlaceOnEventList+0x8c>)
 800a0f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a0f6:	680b      	ldr	r3, [r1, #0]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	4082      	lsls	r2, r0
 800a0fc:	ea23 0302 	bic.w	r3, r3, r2
 800a100:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a102:	1c63      	adds	r3, r4, #1
 800a104:	d00f      	beq.n	800a126 <vTaskPlaceOnEventList+0x66>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a106:	682b      	ldr	r3, [r5, #0]
 800a108:	19a4      	adds	r4, r4, r6
 800a10a:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a10c:	d212      	bcs.n	800a134 <vTaskPlaceOnEventList+0x74>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a10e:	4b10      	ldr	r3, [pc, #64]	; (800a150 <vTaskPlaceOnEventList+0x90>)
 800a110:	6818      	ldr	r0, [r3, #0]
 800a112:	6829      	ldr	r1, [r5, #0]
 800a114:	3104      	adds	r1, #4
 800a116:	f7fe fe7b 	bl	8008e10 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a11a:	4b0e      	ldr	r3, [pc, #56]	; (800a154 <vTaskPlaceOnEventList+0x94>)
 800a11c:	681a      	ldr	r2, [r3, #0]
 800a11e:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800a120:	bf38      	it	cc
 800a122:	601c      	strcc	r4, [r3, #0]
}
 800a124:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a126:	6829      	ldr	r1, [r5, #0]
 800a128:	480b      	ldr	r0, [pc, #44]	; (800a158 <vTaskPlaceOnEventList+0x98>)
 800a12a:	3104      	adds	r1, #4
}
 800a12c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a130:	f7fe be5e 	b.w	8008df0 <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a134:	4b09      	ldr	r3, [pc, #36]	; (800a15c <vTaskPlaceOnEventList+0x9c>)
 800a136:	6818      	ldr	r0, [r3, #0]
 800a138:	6829      	ldr	r1, [r5, #0]
}
 800a13a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a13e:	3104      	adds	r1, #4
 800a140:	f7fe be66 	b.w	8008e10 <vListInsert>
 800a144:	2000038c 	.word	0x2000038c
 800a148:	200004b0 	.word	0x200004b0
 800a14c:	20000438 	.word	0x20000438
 800a150:	20000390 	.word	0x20000390
 800a154:	20000468 	.word	0x20000468
 800a158:	20000488 	.word	0x20000488
 800a15c:	20000394 	.word	0x20000394

0800a160 <xTaskRemoveFromEventList>:
{
 800a160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a162:	68c3      	ldr	r3, [r0, #12]
 800a164:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800a166:	b32c      	cbz	r4, 800a1b4 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a168:	f104 0518 	add.w	r5, r4, #24
 800a16c:	4628      	mov	r0, r5
 800a16e:	f7fe fe69 	bl	8008e44 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a172:	4b17      	ldr	r3, [pc, #92]	; (800a1d0 <xTaskRemoveFromEventList+0x70>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	bb33      	cbnz	r3, 800a1c6 <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a178:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a17a:	4d16      	ldr	r5, [pc, #88]	; (800a1d4 <xTaskRemoveFromEventList+0x74>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a17c:	4630      	mov	r0, r6
 800a17e:	f7fe fe61 	bl	8008e44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a182:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a184:	682f      	ldr	r7, [r5, #0]
 800a186:	4814      	ldr	r0, [pc, #80]	; (800a1d8 <xTaskRemoveFromEventList+0x78>)
 800a188:	2301      	movs	r3, #1
 800a18a:	4093      	lsls	r3, r2
 800a18c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a190:	433b      	orrs	r3, r7
 800a192:	4631      	mov	r1, r6
 800a194:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a198:	602b      	str	r3, [r5, #0]
 800a19a:	f7fe fe29 	bl	8008df0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a19e:	4b0f      	ldr	r3, [pc, #60]	; (800a1dc <xTaskRemoveFromEventList+0x7c>)
 800a1a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a6:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800a1a8:	bf83      	ittte	hi
 800a1aa:	4b0d      	ldrhi	r3, [pc, #52]	; (800a1e0 <xTaskRemoveFromEventList+0x80>)
 800a1ac:	2001      	movhi	r0, #1
 800a1ae:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800a1b0:	2000      	movls	r0, #0
}
 800a1b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b8:	f383 8811 	msr	BASEPRI, r3
 800a1bc:	f3bf 8f6f 	isb	sy
 800a1c0:	f3bf 8f4f 	dsb	sy
 800a1c4:	e7fe      	b.n	800a1c4 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a1c6:	4629      	mov	r1, r5
 800a1c8:	4806      	ldr	r0, [pc, #24]	; (800a1e4 <xTaskRemoveFromEventList+0x84>)
 800a1ca:	f7fe fe11 	bl	8008df0 <vListInsertEnd>
 800a1ce:	e7e6      	b.n	800a19e <xTaskRemoveFromEventList+0x3e>
 800a1d0:	20000430 	.word	0x20000430
 800a1d4:	20000438 	.word	0x20000438
 800a1d8:	20000398 	.word	0x20000398
 800a1dc:	2000038c 	.word	0x2000038c
 800a1e0:	200004b4 	.word	0x200004b4
 800a1e4:	20000470 	.word	0x20000470

0800a1e8 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 800a1e8:	b130      	cbz	r0, 800a1f8 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a1ea:	4a08      	ldr	r2, [pc, #32]	; (800a20c <vTaskSetTimeOutState+0x24>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1ec:	4b08      	ldr	r3, [pc, #32]	; (800a210 <vTaskSetTimeOutState+0x28>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a1ee:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	e9c0 2300 	strd	r2, r3, [r0]
}
 800a1f6:	4770      	bx	lr
 800a1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fc:	f383 8811 	msr	BASEPRI, r3
 800a200:	f3bf 8f6f 	isb	sy
 800a204:	f3bf 8f4f 	dsb	sy
 800a208:	e7fe      	b.n	800a208 <vTaskSetTimeOutState+0x20>
 800a20a:	bf00      	nop
 800a20c:	2000046c 	.word	0x2000046c
 800a210:	200004b0 	.word	0x200004b0

0800a214 <xTaskCheckForTimeOut>:
{
 800a214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800a216:	b360      	cbz	r0, 800a272 <xTaskCheckForTimeOut+0x5e>
	configASSERT( pxTicksToWait );
 800a218:	b311      	cbz	r1, 800a260 <xTaskCheckForTimeOut+0x4c>
 800a21a:	460d      	mov	r5, r1
 800a21c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a21e:	f000 f961 	bl	800a4e4 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800a222:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800a224:	f8df c068 	ldr.w	ip, [pc, #104]	; 800a290 <xTaskCheckForTimeOut+0x7c>
			if( *pxTicksToWait == portMAX_DELAY )
 800a228:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 800a22a:	f8dc 1000 	ldr.w	r1, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 800a22e:	d029      	beq.n	800a284 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a230:	4e16      	ldr	r6, [pc, #88]	; (800a28c <xTaskCheckForTimeOut+0x78>)
 800a232:	e9d4 0200 	ldrd	r0, r2, [r4]
 800a236:	6837      	ldr	r7, [r6, #0]
 800a238:	42b8      	cmp	r0, r7
 800a23a:	d001      	beq.n	800a240 <xTaskCheckForTimeOut+0x2c>
 800a23c:	4291      	cmp	r1, r2
 800a23e:	d223      	bcs.n	800a288 <xTaskCheckForTimeOut+0x74>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a240:	1a8f      	subs	r7, r1, r2
 800a242:	42bb      	cmp	r3, r7
 800a244:	d920      	bls.n	800a288 <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800a246:	1a5b      	subs	r3, r3, r1
 800a248:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a24a:	6831      	ldr	r1, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a24c:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800a250:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a252:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 800a256:	2500      	movs	r5, #0
	taskEXIT_CRITICAL();
 800a258:	f000 f966 	bl	800a528 <vPortExitCritical>
}
 800a25c:	4628      	mov	r0, r5
 800a25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a264:	f383 8811 	msr	BASEPRI, r3
 800a268:	f3bf 8f6f 	isb	sy
 800a26c:	f3bf 8f4f 	dsb	sy
 800a270:	e7fe      	b.n	800a270 <xTaskCheckForTimeOut+0x5c>
 800a272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a276:	f383 8811 	msr	BASEPRI, r3
 800a27a:	f3bf 8f6f 	isb	sy
 800a27e:	f3bf 8f4f 	dsb	sy
 800a282:	e7fe      	b.n	800a282 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 800a284:	2500      	movs	r5, #0
 800a286:	e7e7      	b.n	800a258 <xTaskCheckForTimeOut+0x44>
			xReturn = pdTRUE;
 800a288:	2501      	movs	r5, #1
 800a28a:	e7e5      	b.n	800a258 <xTaskCheckForTimeOut+0x44>
 800a28c:	2000046c 	.word	0x2000046c
 800a290:	200004b0 	.word	0x200004b0

0800a294 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800a294:	4b01      	ldr	r3, [pc, #4]	; (800a29c <vTaskMissedYield+0x8>)
 800a296:	2201      	movs	r2, #1
 800a298:	601a      	str	r2, [r3, #0]
}
 800a29a:	4770      	bx	lr
 800a29c:	200004b4 	.word	0x200004b4

0800a2a0 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800a2a0:	4b01      	ldr	r3, [pc, #4]	; (800a2a8 <xTaskGetCurrentTaskHandle+0x8>)
 800a2a2:	6818      	ldr	r0, [r3, #0]
	}
 800a2a4:	4770      	bx	lr
 800a2a6:	bf00      	nop
 800a2a8:	2000038c 	.word	0x2000038c

0800a2ac <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800a2ac:	4b05      	ldr	r3, [pc, #20]	; (800a2c4 <xTaskGetSchedulerState+0x18>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	b133      	cbz	r3, 800a2c0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2b2:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <xTaskGetSchedulerState+0x1c>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800a2b8:	bf0c      	ite	eq
 800a2ba:	2002      	moveq	r0, #2
 800a2bc:	2000      	movne	r0, #0
 800a2be:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a2c0:	2001      	movs	r0, #1
	}
 800a2c2:	4770      	bx	lr
 800a2c4:	20000484 	.word	0x20000484
 800a2c8:	20000430 	.word	0x20000430

0800a2cc <vTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800a2cc:	b1d0      	cbz	r0, 800a304 <vTaskPriorityInherit+0x38>
	{
 800a2ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a2d0:	4c20      	ldr	r4, [pc, #128]	; (800a354 <vTaskPriorityInherit+0x88>)
 800a2d2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a2d4:	6822      	ldr	r2, [r4, #0]
 800a2d6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d212      	bcs.n	800a302 <vTaskPriorityInherit+0x36>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a2dc:	6982      	ldr	r2, [r0, #24]
 800a2de:	2a00      	cmp	r2, #0
 800a2e0:	db04      	blt.n	800a2ec <vTaskPriorityInherit+0x20>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2e2:	6822      	ldr	r2, [r4, #0]
 800a2e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a2e6:	f1c2 0207 	rsb	r2, r2, #7
 800a2ea:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a2ec:	4d1a      	ldr	r5, [pc, #104]	; (800a358 <vTaskPriorityInherit+0x8c>)
 800a2ee:	6942      	ldr	r2, [r0, #20]
 800a2f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a2f4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d004      	beq.n	800a306 <vTaskPriorityInherit+0x3a>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a2fc:	6823      	ldr	r3, [r4, #0]
 800a2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a300:	62c3      	str	r3, [r0, #44]	; 0x2c
	}
 800a302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a304:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a306:	1d07      	adds	r7, r0, #4
 800a308:	4606      	mov	r6, r0
 800a30a:	4638      	mov	r0, r7
 800a30c:	f7fe fd9a 	bl	8008e44 <uxListRemove>
 800a310:	b970      	cbnz	r0, 800a330 <vTaskPriorityInherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a312:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800a314:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800a318:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a31c:	b942      	cbnz	r2, 800a330 <vTaskPriorityInherit+0x64>
 800a31e:	4a0f      	ldr	r2, [pc, #60]	; (800a35c <vTaskPriorityInherit+0x90>)
 800a320:	2001      	movs	r0, #1
 800a322:	6811      	ldr	r1, [r2, #0]
 800a324:	fa00 f303 	lsl.w	r3, r0, r3
 800a328:	ea21 0303 	bic.w	r3, r1, r3
 800a32c:	6013      	str	r3, [r2, #0]
 800a32e:	e000      	b.n	800a332 <vTaskPriorityInherit+0x66>
 800a330:	4a0a      	ldr	r2, [pc, #40]	; (800a35c <vTaskPriorityInherit+0x90>)
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a332:	6823      	ldr	r3, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
 800a334:	6814      	ldr	r4, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a336:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a338:	62f0      	str	r0, [r6, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800a33a:	2301      	movs	r3, #1
 800a33c:	4083      	lsls	r3, r0
 800a33e:	4323      	orrs	r3, r4
 800a340:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a344:	4639      	mov	r1, r7
 800a346:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800a34a:	6013      	str	r3, [r2, #0]
	}
 800a34c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
					prvAddTaskToReadyList( pxTCB );
 800a350:	f7fe bd4e 	b.w	8008df0 <vListInsertEnd>
 800a354:	2000038c 	.word	0x2000038c
 800a358:	20000398 	.word	0x20000398
 800a35c:	20000438 	.word	0x20000438

0800a360 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800a360:	b168      	cbz	r0, 800a37e <xTaskPriorityDisinherit+0x1e>
	{
 800a362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800a364:	4b27      	ldr	r3, [pc, #156]	; (800a404 <xTaskPriorityDisinherit+0xa4>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4283      	cmp	r3, r0
 800a36a:	d00a      	beq.n	800a382 <xTaskPriorityDisinherit+0x22>
 800a36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a370:	f383 8811 	msr	BASEPRI, r3
 800a374:	f3bf 8f6f 	isb	sy
 800a378:	f3bf 8f4f 	dsb	sy
 800a37c:	e7fe      	b.n	800a37c <xTaskPriorityDisinherit+0x1c>
	BaseType_t xReturn = pdFALSE;
 800a37e:	2000      	movs	r0, #0
	}
 800a380:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 800a382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a384:	b943      	cbnz	r3, 800a398 <xTaskPriorityDisinherit+0x38>
 800a386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a38a:	f383 8811 	msr	BASEPRI, r3
 800a38e:	f3bf 8f6f 	isb	sy
 800a392:	f3bf 8f4f 	dsb	sy
 800a396:	e7fe      	b.n	800a396 <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a398:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800a39a:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 800a39c:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a39e:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800a3a0:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a3a2:	d000      	beq.n	800a3a6 <xTaskPriorityDisinherit+0x46>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a3a4:	b10b      	cbz	r3, 800a3aa <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800a3a6:	2000      	movs	r0, #0
	}
 800a3a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3aa:	1d06      	adds	r6, r0, #4
 800a3ac:	4604      	mov	r4, r0
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	f7fe fd48 	bl	8008e44 <uxListRemove>
 800a3b4:	b1a8      	cbz	r0, 800a3e2 <xTaskPriorityDisinherit+0x82>
 800a3b6:	4814      	ldr	r0, [pc, #80]	; (800a408 <xTaskPriorityDisinherit+0xa8>)
 800a3b8:	4b14      	ldr	r3, [pc, #80]	; (800a40c <xTaskPriorityDisinherit+0xac>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a3ba:	6c62      	ldr	r2, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 800a3bc:	681f      	ldr	r7, [r3, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a3be:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800a3c0:	2501      	movs	r5, #1
 800a3c2:	f04f 0c14 	mov.w	ip, #20
 800a3c6:	fb0c 0002 	mla	r0, ip, r2, r0
 800a3ca:	4631      	mov	r1, r6
 800a3cc:	fa05 f602 	lsl.w	r6, r5, r2
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3d0:	f1c2 0207 	rsb	r2, r2, #7
 800a3d4:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800a3d6:	433e      	orrs	r6, r7
 800a3d8:	601e      	str	r6, [r3, #0]
 800a3da:	f7fe fd09 	bl	8008df0 <vListInsertEnd>
					xReturn = pdTRUE;
 800a3de:	4628      	mov	r0, r5
	}
 800a3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a3e2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a3e4:	4808      	ldr	r0, [pc, #32]	; (800a408 <xTaskPriorityDisinherit+0xa8>)
 800a3e6:	2314      	movs	r3, #20
 800a3e8:	fb03 f301 	mul.w	r3, r3, r1
 800a3ec:	58c3      	ldr	r3, [r0, r3]
 800a3ee:	b10b      	cbz	r3, 800a3f4 <xTaskPriorityDisinherit+0x94>
 800a3f0:	4b06      	ldr	r3, [pc, #24]	; (800a40c <xTaskPriorityDisinherit+0xac>)
 800a3f2:	e7e2      	b.n	800a3ba <xTaskPriorityDisinherit+0x5a>
 800a3f4:	4b05      	ldr	r3, [pc, #20]	; (800a40c <xTaskPriorityDisinherit+0xac>)
 800a3f6:	2501      	movs	r5, #1
 800a3f8:	681a      	ldr	r2, [r3, #0]
 800a3fa:	408d      	lsls	r5, r1
 800a3fc:	ea22 0205 	bic.w	r2, r2, r5
 800a400:	601a      	str	r2, [r3, #0]
 800a402:	e7da      	b.n	800a3ba <xTaskPriorityDisinherit+0x5a>
 800a404:	2000038c 	.word	0x2000038c
 800a408:	20000398 	.word	0x20000398
 800a40c:	20000438 	.word	0x20000438

0800a410 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800a410:	4b04      	ldr	r3, [pc, #16]	; (800a424 <pvTaskIncrementMutexHeldCount+0x14>)
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	b11a      	cbz	r2, 800a41e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800a416:	6819      	ldr	r1, [r3, #0]
 800a418:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800a41a:	3201      	adds	r2, #1
 800a41c:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800a41e:	6818      	ldr	r0, [r3, #0]
	}
 800a420:	4770      	bx	lr
 800a422:	bf00      	nop
 800a424:	2000038c 	.word	0x2000038c

0800a428 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a428:	4b0a      	ldr	r3, [pc, #40]	; (800a454 <prvTaskExitError+0x2c>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	3301      	adds	r3, #1
 800a42e:	d008      	beq.n	800a442 <prvTaskExitError+0x1a>
 800a430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	e7fe      	b.n	800a440 <prvTaskExitError+0x18>
 800a442:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	e7fe      	b.n	800a452 <prvTaskExitError+0x2a>
 800a454:	20000000 	.word	0x20000000

0800a458 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a458:	4806      	ldr	r0, [pc, #24]	; (800a474 <prvPortStartFirstTask+0x1c>)
 800a45a:	6800      	ldr	r0, [r0, #0]
 800a45c:	6800      	ldr	r0, [r0, #0]
 800a45e:	f380 8808 	msr	MSP, r0
 800a462:	b662      	cpsie	i
 800a464:	b661      	cpsie	f
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	df00      	svc	0
 800a470:	bf00      	nop
 800a472:	0000      	.short	0x0000
 800a474:	e000ed08 	.word	0xe000ed08

0800a478 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a478:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a488 <vPortEnableVFP+0x10>
 800a47c:	6801      	ldr	r1, [r0, #0]
 800a47e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a482:	6001      	str	r1, [r0, #0]
 800a484:	4770      	bx	lr
 800a486:	0000      	.short	0x0000
 800a488:	e000ed88 	.word	0xe000ed88

0800a48c <pxPortInitialiseStack>:
{
 800a48c:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a48e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a492:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a496:	4c07      	ldr	r4, [pc, #28]	; (800a4b4 <pxPortInitialiseStack+0x28>)
 800a498:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800a49c:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a4a0:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a4a4:	e940 1502 	strd	r1, r5, [r0, #-8]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800a4a8:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800a4ac:	bc30      	pop	{r4, r5}
 800a4ae:	3844      	subs	r0, #68	; 0x44
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	0800a429 	.word	0x0800a429
	...

0800a4c0 <SVC_Handler>:
	__asm volatile (
 800a4c0:	4b07      	ldr	r3, [pc, #28]	; (800a4e0 <pxCurrentTCBConst2>)
 800a4c2:	6819      	ldr	r1, [r3, #0]
 800a4c4:	6808      	ldr	r0, [r1, #0]
 800a4c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ca:	f380 8809 	msr	PSP, r0
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f04f 0000 	mov.w	r0, #0
 800a4d6:	f380 8811 	msr	BASEPRI, r0
 800a4da:	4770      	bx	lr
 800a4dc:	f3af 8000 	nop.w

0800a4e0 <pxCurrentTCBConst2>:
 800a4e0:	2000038c 	.word	0x2000038c

0800a4e4 <vPortEnterCritical>:
 800a4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e8:	f383 8811 	msr	BASEPRI, r3
 800a4ec:	f3bf 8f6f 	isb	sy
 800a4f0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a4f4:	4a0a      	ldr	r2, [pc, #40]	; (800a520 <vPortEnterCritical+0x3c>)
 800a4f6:	6813      	ldr	r3, [r2, #0]
 800a4f8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800a4fa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a4fc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a4fe:	d000      	beq.n	800a502 <vPortEnterCritical+0x1e>
}
 800a500:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a502:	4b08      	ldr	r3, [pc, #32]	; (800a524 <vPortEnterCritical+0x40>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a50a:	d0f9      	beq.n	800a500 <vPortEnterCritical+0x1c>
 800a50c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a510:	f383 8811 	msr	BASEPRI, r3
 800a514:	f3bf 8f6f 	isb	sy
 800a518:	f3bf 8f4f 	dsb	sy
 800a51c:	e7fe      	b.n	800a51c <vPortEnterCritical+0x38>
 800a51e:	bf00      	nop
 800a520:	20000000 	.word	0x20000000
 800a524:	e000ed04 	.word	0xe000ed04

0800a528 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a528:	4a08      	ldr	r2, [pc, #32]	; (800a54c <vPortExitCritical+0x24>)
 800a52a:	6813      	ldr	r3, [r2, #0]
 800a52c:	b943      	cbnz	r3, 800a540 <vPortExitCritical+0x18>
 800a52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	e7fe      	b.n	800a53e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a540:	3b01      	subs	r3, #1
 800a542:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a544:	b90b      	cbnz	r3, 800a54a <vPortExitCritical+0x22>
	__asm volatile
 800a546:	f383 8811 	msr	BASEPRI, r3
}
 800a54a:	4770      	bx	lr
 800a54c:	20000000 	.word	0x20000000

0800a550 <PendSV_Handler>:
	__asm volatile
 800a550:	f3ef 8009 	mrs	r0, PSP
 800a554:	f3bf 8f6f 	isb	sy
 800a558:	4b15      	ldr	r3, [pc, #84]	; (800a5b0 <pxCurrentTCBConst>)
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	f01e 0f10 	tst.w	lr, #16
 800a560:	bf08      	it	eq
 800a562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a56a:	6010      	str	r0, [r2, #0]
 800a56c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800a570:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a574:	f380 8811 	msr	BASEPRI, r0
 800a578:	f3bf 8f4f 	dsb	sy
 800a57c:	f3bf 8f6f 	isb	sy
 800a580:	f7ff fd5a 	bl	800a038 <vTaskSwitchContext>
 800a584:	f04f 0000 	mov.w	r0, #0
 800a588:	f380 8811 	msr	BASEPRI, r0
 800a58c:	bc08      	pop	{r3}
 800a58e:	6819      	ldr	r1, [r3, #0]
 800a590:	6808      	ldr	r0, [r1, #0]
 800a592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a596:	f01e 0f10 	tst.w	lr, #16
 800a59a:	bf08      	it	eq
 800a59c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5a0:	f380 8809 	msr	PSP, r0
 800a5a4:	f3bf 8f6f 	isb	sy
 800a5a8:	4770      	bx	lr
 800a5aa:	bf00      	nop
 800a5ac:	f3af 8000 	nop.w

0800a5b0 <pxCurrentTCBConst>:
 800a5b0:	2000038c 	.word	0x2000038c

0800a5b4 <SysTick_Handler>:
{
 800a5b4:	b508      	push	{r3, lr}
	__asm volatile
 800a5b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ba:	f383 8811 	msr	BASEPRI, r3
 800a5be:	f3bf 8f6f 	isb	sy
 800a5c2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a5c6:	f7ff fb91 	bl	8009cec <xTaskIncrementTick>
 800a5ca:	b118      	cbz	r0, 800a5d4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a5cc:	4b03      	ldr	r3, [pc, #12]	; (800a5dc <SysTick_Handler+0x28>)
 800a5ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5d2:	601a      	str	r2, [r3, #0]
	__asm volatile
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	f383 8811 	msr	BASEPRI, r3
}
 800a5da:	bd08      	pop	{r3, pc}
 800a5dc:	e000ed04 	.word	0xe000ed04

0800a5e0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5e0:	4b06      	ldr	r3, [pc, #24]	; (800a5fc <vPortSetupTimerInterrupt+0x1c>)
 800a5e2:	4907      	ldr	r1, [pc, #28]	; (800a600 <vPortSetupTimerInterrupt+0x20>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4807      	ldr	r0, [pc, #28]	; (800a604 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5e8:	4a07      	ldr	r2, [pc, #28]	; (800a608 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5ea:	fba1 1303 	umull	r1, r3, r1, r3
 800a5ee:	099b      	lsrs	r3, r3, #6
 800a5f0:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5f2:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5f4:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5f6:	6011      	str	r1, [r2, #0]
}
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	20000004 	.word	0x20000004
 800a600:	10624dd3 	.word	0x10624dd3
 800a604:	e000e014 	.word	0xe000e014
 800a608:	e000e010 	.word	0xe000e010

0800a60c <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a60c:	4b32      	ldr	r3, [pc, #200]	; (800a6d8 <xPortStartScheduler+0xcc>)
 800a60e:	4a33      	ldr	r2, [pc, #204]	; (800a6dc <xPortStartScheduler+0xd0>)
 800a610:	6819      	ldr	r1, [r3, #0]
 800a612:	4291      	cmp	r1, r2
 800a614:	d04e      	beq.n	800a6b4 <xPortStartScheduler+0xa8>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	4b31      	ldr	r3, [pc, #196]	; (800a6e0 <xPortStartScheduler+0xd4>)
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d053      	beq.n	800a6c6 <xPortStartScheduler+0xba>
{
 800a61e:	b510      	push	{r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a620:	4b30      	ldr	r3, [pc, #192]	; (800a6e4 <xPortStartScheduler+0xd8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a622:	4c31      	ldr	r4, [pc, #196]	; (800a6e8 <xPortStartScheduler+0xdc>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a624:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a626:	4931      	ldr	r1, [pc, #196]	; (800a6ec <xPortStartScheduler+0xe0>)
{
 800a628:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a62a:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a62c:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a62e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a630:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	b2db      	uxtb	r3, r3
 800a636:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a63a:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a63e:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a642:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a646:	2007      	movs	r0, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a648:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a64a:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a64c:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a64e:	d50f      	bpl.n	800a670 <xPortStartScheduler+0x64>
 800a650:	2206      	movs	r2, #6
 800a652:	e000      	b.n	800a656 <xPortStartScheduler+0x4a>
 800a654:	4602      	mov	r2, r0
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a656:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a65a:	005b      	lsls	r3, r3, #1
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a662:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a666:	061b      	lsls	r3, r3, #24
 800a668:	f102 30ff 	add.w	r0, r2, #4294967295
 800a66c:	d4f2      	bmi.n	800a654 <xPortStartScheduler+0x48>
 800a66e:	600a      	str	r2, [r1, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a670:	680b      	ldr	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a672:	9801      	ldr	r0, [sp, #4]
 800a674:	4c1b      	ldr	r4, [pc, #108]	; (800a6e4 <xPortStartScheduler+0xd8>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a676:	4a1e      	ldr	r2, [pc, #120]	; (800a6f0 <xPortStartScheduler+0xe4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a678:	021b      	lsls	r3, r3, #8
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a67a:	b2c0      	uxtb	r0, r0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a67c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a680:	600b      	str	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a682:	7020      	strb	r0, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a684:	6813      	ldr	r3, [r2, #0]
 800a686:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a68a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a68c:	6813      	ldr	r3, [r2, #0]
 800a68e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a692:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 800a694:	f7ff ffa4 	bl	800a5e0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a698:	4b16      	ldr	r3, [pc, #88]	; (800a6f4 <xPortStartScheduler+0xe8>)
 800a69a:	2200      	movs	r2, #0
 800a69c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 800a69e:	f7ff feeb 	bl	800a478 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a6a2:	4a15      	ldr	r2, [pc, #84]	; (800a6f8 <xPortStartScheduler+0xec>)
 800a6a4:	6813      	ldr	r3, [r2, #0]
 800a6a6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a6aa:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800a6ac:	f7ff fed4 	bl	800a458 <prvPortStartFirstTask>
	prvTaskExitError();
 800a6b0:	f7ff feba 	bl	800a428 <prvTaskExitError>
	__asm volatile
 800a6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b8:	f383 8811 	msr	BASEPRI, r3
 800a6bc:	f3bf 8f6f 	isb	sy
 800a6c0:	f3bf 8f4f 	dsb	sy
 800a6c4:	e7fe      	b.n	800a6c4 <xPortStartScheduler+0xb8>
 800a6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ca:	f383 8811 	msr	BASEPRI, r3
 800a6ce:	f3bf 8f6f 	isb	sy
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	e7fe      	b.n	800a6d6 <xPortStartScheduler+0xca>
 800a6d8:	e000ed00 	.word	0xe000ed00
 800a6dc:	410fc271 	.word	0x410fc271
 800a6e0:	410fc270 	.word	0x410fc270
 800a6e4:	e000e400 	.word	0xe000e400
 800a6e8:	200004b8 	.word	0x200004b8
 800a6ec:	200004bc 	.word	0x200004bc
 800a6f0:	e000ed20 	.word	0xe000ed20
 800a6f4:	20000000 	.word	0x20000000
 800a6f8:	e000ef34 	.word	0xe000ef34

0800a6fc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800a6fc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a700:	2b0f      	cmp	r3, #15
 800a702:	d90e      	bls.n	800a722 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a704:	4910      	ldr	r1, [pc, #64]	; (800a748 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a706:	4a11      	ldr	r2, [pc, #68]	; (800a74c <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a708:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a70a:	7812      	ldrb	r2, [r2, #0]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d908      	bls.n	800a722 <vPortValidateInterruptPriority+0x26>
 800a710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a714:	f383 8811 	msr	BASEPRI, r3
 800a718:	f3bf 8f6f 	isb	sy
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	e7fe      	b.n	800a720 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a722:	4b0b      	ldr	r3, [pc, #44]	; (800a750 <vPortValidateInterruptPriority+0x54>)
 800a724:	4a0b      	ldr	r2, [pc, #44]	; (800a754 <vPortValidateInterruptPriority+0x58>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	6812      	ldr	r2, [r2, #0]
 800a72a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a72e:	4293      	cmp	r3, r2
 800a730:	d908      	bls.n	800a744 <vPortValidateInterruptPriority+0x48>
 800a732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	e7fe      	b.n	800a742 <vPortValidateInterruptPriority+0x46>
	}
 800a744:	4770      	bx	lr
 800a746:	bf00      	nop
 800a748:	e000e3f0 	.word	0xe000e3f0
 800a74c:	200004b8 	.word	0x200004b8
 800a750:	e000ed0c 	.word	0xe000ed0c
 800a754:	200004bc 	.word	0x200004bc

0800a758 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a758:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a75a:	4b11      	ldr	r3, [pc, #68]	; (800a7a0 <prvInsertBlockIntoFreeList+0x48>)
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	4282      	cmp	r2, r0
 800a760:	d201      	bcs.n	800a766 <prvInsertBlockIntoFreeList+0xe>
 800a762:	4613      	mov	r3, r2
 800a764:	e7fa      	b.n	800a75c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a766:	685c      	ldr	r4, [r3, #4]
 800a768:	1919      	adds	r1, r3, r4
 800a76a:	4288      	cmp	r0, r1
 800a76c:	d103      	bne.n	800a776 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a76e:	6841      	ldr	r1, [r0, #4]
 800a770:	4421      	add	r1, r4
 800a772:	6059      	str	r1, [r3, #4]
 800a774:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a776:	6844      	ldr	r4, [r0, #4]
 800a778:	1901      	adds	r1, r0, r4
 800a77a:	428a      	cmp	r2, r1
 800a77c:	d109      	bne.n	800a792 <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a77e:	4909      	ldr	r1, [pc, #36]	; (800a7a4 <prvInsertBlockIntoFreeList+0x4c>)
 800a780:	6809      	ldr	r1, [r1, #0]
 800a782:	428a      	cmp	r2, r1
 800a784:	d005      	beq.n	800a792 <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a786:	e9d2 2100 	ldrd	r2, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a78a:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a78c:	6002      	str	r2, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a78e:	6041      	str	r1, [r0, #4]
 800a790:	e000      	b.n	800a794 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a792:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a794:	4298      	cmp	r0, r3
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a796:	bf18      	it	ne
 800a798:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a79a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a79e:	4770      	bx	lr
 800a7a0:	2000479c 	.word	0x2000479c
 800a7a4:	200004c0 	.word	0x200004c0

0800a7a8 <pvPortMalloc>:
{
 800a7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxEnd == NULL )
 800a7aa:	4d3e      	ldr	r5, [pc, #248]	; (800a8a4 <pvPortMalloc+0xfc>)
{
 800a7ac:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800a7ae:	f7ff fa87 	bl	8009cc0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800a7b2:	682a      	ldr	r2, [r5, #0]
 800a7b4:	2a00      	cmp	r2, #0
 800a7b6:	d056      	beq.n	800a866 <pvPortMalloc+0xbe>
 800a7b8:	4b3b      	ldr	r3, [pc, #236]	; (800a8a8 <pvPortMalloc+0x100>)
 800a7ba:	681d      	ldr	r5, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7bc:	422c      	tst	r4, r5
 800a7be:	d14d      	bne.n	800a85c <pvPortMalloc+0xb4>
			if( xWantedSize > 0 )
 800a7c0:	2c00      	cmp	r4, #0
 800a7c2:	d04b      	beq.n	800a85c <pvPortMalloc+0xb4>
				xWantedSize += xHeapStructSize;
 800a7c4:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7c8:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7ca:	bf1c      	itt	ne
 800a7cc:	f023 0307 	bicne.w	r3, r3, #7
 800a7d0:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d042      	beq.n	800a85c <pvPortMalloc+0xb4>
 800a7d6:	4f35      	ldr	r7, [pc, #212]	; (800a8ac <pvPortMalloc+0x104>)
 800a7d8:	683e      	ldr	r6, [r7, #0]
 800a7da:	429e      	cmp	r6, r3
 800a7dc:	d33e      	bcc.n	800a85c <pvPortMalloc+0xb4>
				pxBlock = xStart.pxNextFreeBlock;
 800a7de:	4834      	ldr	r0, [pc, #208]	; (800a8b0 <pvPortMalloc+0x108>)
 800a7e0:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7e2:	e006      	b.n	800a7f2 <pvPortMalloc+0x4a>
 800a7e4:	f8d4 c000 	ldr.w	ip, [r4]
 800a7e8:	f1bc 0f00 	cmp.w	ip, #0
 800a7ec:	d004      	beq.n	800a7f8 <pvPortMalloc+0x50>
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	4664      	mov	r4, ip
 800a7f2:	6861      	ldr	r1, [r4, #4]
 800a7f4:	4299      	cmp	r1, r3
 800a7f6:	d3f5      	bcc.n	800a7e4 <pvPortMalloc+0x3c>
				if( pxBlock != pxEnd )
 800a7f8:	4294      	cmp	r4, r2
 800a7fa:	d02f      	beq.n	800a85c <pvPortMalloc+0xb4>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7fc:	6822      	ldr	r2, [r4, #0]
 800a7fe:	6002      	str	r2, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a800:	1aca      	subs	r2, r1, r3
 800a802:	2a10      	cmp	r2, #16
 800a804:	d910      	bls.n	800a828 <pvPortMalloc+0x80>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a806:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a808:	0741      	lsls	r1, r0, #29
 800a80a:	d008      	beq.n	800a81e <pvPortMalloc+0x76>
 800a80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a810:	f383 8811 	msr	BASEPRI, r3
 800a814:	f3bf 8f6f 	isb	sy
 800a818:	f3bf 8f4f 	dsb	sy
 800a81c:	e7fe      	b.n	800a81c <pvPortMalloc+0x74>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a81e:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a820:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a822:	f7ff ff99 	bl	800a758 <prvInsertBlockIntoFreeList>
 800a826:	6861      	ldr	r1, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a828:	4a22      	ldr	r2, [pc, #136]	; (800a8b4 <pvPortMalloc+0x10c>)
 800a82a:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a82c:	1a76      	subs	r6, r6, r1
					pxBlock->pxNextFreeBlock = NULL;
 800a82e:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a830:	4329      	orrs	r1, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a832:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800a834:	e9c4 3100 	strd	r3, r1, [r4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a838:	f104 0408 	add.w	r4, r4, #8
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a83c:	bf38      	it	cc
 800a83e:	6016      	strcc	r6, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a840:	603e      	str	r6, [r7, #0]
	( void ) xTaskResumeAll();
 800a842:	f7ff faff 	bl	8009e44 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a846:	0763      	lsls	r3, r4, #29
 800a848:	d00b      	beq.n	800a862 <pvPortMalloc+0xba>
 800a84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a84e:	f383 8811 	msr	BASEPRI, r3
 800a852:	f3bf 8f6f 	isb	sy
 800a856:	f3bf 8f4f 	dsb	sy
 800a85a:	e7fe      	b.n	800a85a <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 800a85c:	f7ff faf2 	bl	8009e44 <xTaskResumeAll>
 800a860:	2400      	movs	r4, #0
}
 800a862:	4620      	mov	r0, r4
 800a864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uxAddress = ( size_t ) ucHeap;
 800a866:	4b14      	ldr	r3, [pc, #80]	; (800a8b8 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800a868:	4a14      	ldr	r2, [pc, #80]	; (800a8bc <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a86a:	4911      	ldr	r1, [pc, #68]	; (800a8b0 <pvPortMalloc+0x108>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a86c:	4f11      	ldr	r7, [pc, #68]	; (800a8b4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a86e:	075e      	lsls	r6, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a870:	bf18      	it	ne
 800a872:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a874:	f022 0207 	bic.w	r2, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a878:	bf18      	it	ne
 800a87a:	f023 0307 	bicne.w	r3, r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a87e:	4e0b      	ldr	r6, [pc, #44]	; (800a8ac <pvPortMalloc+0x104>)
	pxEnd = ( void * ) uxAddress;
 800a880:	602a      	str	r2, [r5, #0]
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a882:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a884:	1ad3      	subs	r3, r2, r3
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a886:	4d08      	ldr	r5, [pc, #32]	; (800a8a8 <pvPortMalloc+0x100>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a888:	6033      	str	r3, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a88a:	2600      	movs	r6, #0
 800a88c:	e9c1 0600 	strd	r0, r6, [r1]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a890:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
	pxEnd->pxNextFreeBlock = NULL;
 800a894:	e9c2 6600 	strd	r6, r6, [r2]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a898:	6029      	str	r1, [r5, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a89a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a89c:	e9c0 2300 	strd	r2, r3, [r0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8a0:	460d      	mov	r5, r1
 800a8a2:	e78b      	b.n	800a7bc <pvPortMalloc+0x14>
 800a8a4:	200004c0 	.word	0x200004c0
 800a8a8:	20004790 	.word	0x20004790
 800a8ac:	20004794 	.word	0x20004794
 800a8b0:	2000479c 	.word	0x2000479c
 800a8b4:	20004798 	.word	0x20004798
 800a8b8:	200004c4 	.word	0x200004c4
 800a8bc:	20004788 	.word	0x20004788

0800a8c0 <vPortFree>:
	if( pv != NULL )
 800a8c0:	b1d0      	cbz	r0, 800a8f8 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8c2:	4a19      	ldr	r2, [pc, #100]	; (800a928 <vPortFree+0x68>)
 800a8c4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a8c8:	6812      	ldr	r2, [r2, #0]
 800a8ca:	4213      	tst	r3, r2
 800a8cc:	d108      	bne.n	800a8e0 <vPortFree+0x20>
 800a8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	e7fe      	b.n	800a8de <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8e0:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800a8e4:	b149      	cbz	r1, 800a8fa <vPortFree+0x3a>
 800a8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ea:	f383 8811 	msr	BASEPRI, r3
 800a8ee:	f3bf 8f6f 	isb	sy
 800a8f2:	f3bf 8f4f 	dsb	sy
 800a8f6:	e7fe      	b.n	800a8f6 <vPortFree+0x36>
 800a8f8:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a8fa:	ea23 0302 	bic.w	r3, r3, r2
{
 800a8fe:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a900:	f840 3c04 	str.w	r3, [r0, #-4]
 800a904:	4604      	mov	r4, r0
				vTaskSuspendAll();
 800a906:	f7ff f9db 	bl	8009cc0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a90a:	4a08      	ldr	r2, [pc, #32]	; (800a92c <vPortFree+0x6c>)
 800a90c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a910:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a912:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a916:	440b      	add	r3, r1
 800a918:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a91a:	f7ff ff1d 	bl	800a758 <prvInsertBlockIntoFreeList>
}
 800a91e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800a922:	f7ff ba8f 	b.w	8009e44 <xTaskResumeAll>
 800a926:	bf00      	nop
 800a928:	20004790 	.word	0x20004790
 800a92c:	20004794 	.word	0x20004794

0800a930 <MX_ADC1_Init>:
uint32_t ADCSamplingTime=ADC_SAMPLETIME_1CYCLE_5;
uint8_t ADCChannel[MAX_ADC_CHANNELS]={0};

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800a930:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc1.Init.Resolution = ADCResolution;
 800a932:	4b19      	ldr	r3, [pc, #100]	; (800a998 <MX_ADC1_Init+0x68>)
  hadc1.Instance = ADC1;
 800a934:	4c19      	ldr	r4, [pc, #100]	; (800a99c <MX_ADC1_Init+0x6c>)
  hadc1.Init.Resolution = ADCResolution;
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	60a3      	str	r3, [r4, #8]
  hadc1.Instance = ADC1;
 800a93a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a93e:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800a942:	b086      	sub	sp, #24
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 800a944:	2601      	movs	r6, #1
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800a946:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800a94a:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800a94e:	2304      	movs	r3, #4
  hadc1.Instance = ADC1;
 800a950:	6020      	str	r0, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a952:	6065      	str	r5, [r4, #4]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc1);
 800a954:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a956:	2500      	movs	r5, #0
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800a958:	6321      	str	r1, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800a95a:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a95c:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a960:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a962:	6265      	str	r5, [r4, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a964:	60e5      	str	r5, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a966:	61a5      	str	r5, [r4, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800a968:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800a96a:	6226      	str	r6, [r4, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800a96c:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc1);
 800a96e:	f7fa fb21 	bl	8004fb4 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800a972:	4b0b      	ldr	r3, [pc, #44]	; (800a9a0 <MX_ADC1_Init+0x70>)
 800a974:	4a0b      	ldr	r2, [pc, #44]	; (800a9a4 <MX_ADC1_Init+0x74>)
 800a976:	7819      	ldrb	r1, [r3, #0]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800a978:	4b0b      	ldr	r3, [pc, #44]	; (800a9a8 <MX_ADC1_Init+0x78>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800a97a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800a97e:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800a980:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800a982:	4620      	mov	r0, r4
 800a984:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a986:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800a98a:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800a98c:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800a98e:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800a990:	f7fb f812 	bl	80059b8 <HAL_ADC_ConfigChannel>

}
 800a994:	b006      	add	sp, #24
 800a996:	bd70      	pop	{r4, r5, r6, pc}
 800a998:	200047b0 	.word	0x200047b0
 800a99c:	2000cc20 	.word	0x2000cc20
 800a9a0:	200047ac 	.word	0x200047ac
 800a9a4:	0801205c 	.word	0x0801205c
 800a9a8:	200047b4 	.word	0x200047b4

0800a9ac <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800a9ac:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc2.Instance = ADC2;
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc2.Init.Resolution = ADCResolution;
 800a9ae:	4b19      	ldr	r3, [pc, #100]	; (800aa14 <MX_ADC2_Init+0x68>)
  hadc2.Instance = ADC2;
 800a9b0:	4c19      	ldr	r4, [pc, #100]	; (800aa18 <MX_ADC2_Init+0x6c>)
  hadc2.Init.Resolution = ADCResolution;
 800a9b2:	681b      	ldr	r3, [r3, #0]
  hadc2.Instance = ADC2;
 800a9b4:	4819      	ldr	r0, [pc, #100]	; (800aa1c <MX_ADC2_Init+0x70>)
  hadc2.Init.Resolution = ADCResolution;
 800a9b6:	60a3      	str	r3, [r4, #8]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a9b8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800a9bc:	b086      	sub	sp, #24
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
 800a9be:	2601      	movs	r6, #1
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800a9c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800a9c4:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800a9c8:	2304      	movs	r3, #4
  hadc2.Instance = ADC2;
 800a9ca:	6020      	str	r0, [r4, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a9cc:	6065      	str	r5, [r4, #4]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc2);
 800a9ce:	4620      	mov	r0, r4
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a9d0:	2500      	movs	r5, #0
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800a9d2:	6321      	str	r1, [r4, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800a9d4:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a9d6:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800a9da:	61e5      	str	r5, [r4, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800a9dc:	6265      	str	r5, [r4, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a9de:	60e5      	str	r5, [r4, #12]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800a9e0:	61a5      	str	r5, [r4, #24]
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800a9e2:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc2.Init.NbrOfConversion = 1;
 800a9e4:	6226      	str	r6, [r4, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800a9e6:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc2);
 800a9e8:	f7fa fae4 	bl	8004fb4 <HAL_ADC_Init>
	
	

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800a9ec:	4b0c      	ldr	r3, [pc, #48]	; (800aa20 <MX_ADC2_Init+0x74>)
 800a9ee:	4a0d      	ldr	r2, [pc, #52]	; (800aa24 <MX_ADC2_Init+0x78>)
 800a9f0:	7859      	ldrb	r1, [r3, #1]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800a9f2:	4b0d      	ldr	r3, [pc, #52]	; (800aa28 <MX_ADC2_Init+0x7c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800a9f4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800a9f8:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800a9fa:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800aa00:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800aa04:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800aa06:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800aa08:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800aa0a:	f7fa ffd5 	bl	80059b8 <HAL_ADC_ConfigChannel>

}
 800aa0e:	b006      	add	sp, #24
 800aa10:	bd70      	pop	{r4, r5, r6, pc}
 800aa12:	bf00      	nop
 800aa14:	200047b0 	.word	0x200047b0
 800aa18:	2000cb88 	.word	0x2000cb88
 800aa1c:	50000100 	.word	0x50000100
 800aa20:	200047ac 	.word	0x200047ac
 800aa24:	08012080 	.word	0x08012080
 800aa28:	200047b4 	.word	0x200047b4

0800aa2c <MX_ADC3_Init>:

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800aa2c:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc3.Init.Resolution = ADCResolution;
 800aa2e:	4b19      	ldr	r3, [pc, #100]	; (800aa94 <MX_ADC3_Init+0x68>)
  hadc3.Instance = ADC3;
 800aa30:	4c19      	ldr	r4, [pc, #100]	; (800aa98 <MX_ADC3_Init+0x6c>)
  hadc3.Init.Resolution = ADCResolution;
 800aa32:	681b      	ldr	r3, [r3, #0]
  hadc3.Instance = ADC3;
 800aa34:	4819      	ldr	r0, [pc, #100]	; (800aa9c <MX_ADC3_Init+0x70>)
  hadc3.Init.Resolution = ADCResolution;
 800aa36:	60a3      	str	r3, [r4, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800aa38:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800aa3c:	b086      	sub	sp, #24
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
 800aa3e:	2601      	movs	r6, #1
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800aa40:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800aa44:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800aa48:	2304      	movs	r3, #4
  hadc3.Instance = ADC3;
 800aa4a:	6020      	str	r0, [r4, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800aa4c:	6065      	str	r5, [r4, #4]
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc3);
 800aa4e:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800aa50:	2500      	movs	r5, #0
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800aa52:	6321      	str	r1, [r4, #48]	; 0x30
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800aa54:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800aa56:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800aa5a:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800aa5c:	6265      	str	r5, [r4, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800aa5e:	60e5      	str	r5, [r4, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800aa60:	61a5      	str	r5, [r4, #24]
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800aa62:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc3.Init.NbrOfConversion = 1;
 800aa64:	6226      	str	r6, [r4, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800aa66:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc3);
 800aa68:	f7fa faa4 	bl	8004fb4 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800aa6c:	4b0c      	ldr	r3, [pc, #48]	; (800aaa0 <MX_ADC3_Init+0x74>)
 800aa6e:	4a0d      	ldr	r2, [pc, #52]	; (800aaa4 <MX_ADC3_Init+0x78>)
 800aa70:	7899      	ldrb	r1, [r3, #2]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800aa72:	4b0d      	ldr	r3, [pc, #52]	; (800aaa8 <MX_ADC3_Init+0x7c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800aa74:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800aa78:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800aa7a:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800aa80:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800aa84:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800aa86:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800aa88:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800aa8a:	f7fa ff95 	bl	80059b8 <HAL_ADC_ConfigChannel>

}
 800aa8e:	b006      	add	sp, #24
 800aa90:	bd70      	pop	{r4, r5, r6, pc}
 800aa92:	bf00      	nop
 800aa94:	200047b0 	.word	0x200047b0
 800aa98:	2000cc74 	.word	0x2000cc74
 800aa9c:	50000400 	.word	0x50000400
 800aaa0:	200047ac 	.word	0x200047ac
 800aaa4:	080120a8 	.word	0x080120a8
 800aaa8:	200047b4 	.word	0x200047b4

0800aaac <MX_ADC4_Init>:

/* ADC4 init function */
void MX_ADC4_Init(void)
{
 800aaac:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc4.Instance = ADC4;
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc4.Init.Resolution = ADCResolution;
 800aaae:	4b19      	ldr	r3, [pc, #100]	; (800ab14 <MX_ADC4_Init+0x68>)
  hadc4.Instance = ADC4;
 800aab0:	4c19      	ldr	r4, [pc, #100]	; (800ab18 <MX_ADC4_Init+0x6c>)
  hadc4.Init.Resolution = ADCResolution;
 800aab2:	681b      	ldr	r3, [r3, #0]
  hadc4.Instance = ADC4;
 800aab4:	4819      	ldr	r0, [pc, #100]	; (800ab1c <MX_ADC4_Init+0x70>)
  hadc4.Init.Resolution = ADCResolution;
 800aab6:	60a3      	str	r3, [r4, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800aab8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800aabc:	b086      	sub	sp, #24
  hadc4.Init.ContinuousConvMode = DISABLE;
  hadc4.Init.DiscontinuousConvMode = DISABLE;
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc4.Init.NbrOfConversion = 1;
 800aabe:	2601      	movs	r6, #1
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800aac0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800aac4:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc4.Init.DMAContinuousRequests = ENABLE;
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800aac8:	2304      	movs	r3, #4
  hadc4.Instance = ADC4;
 800aaca:	6020      	str	r0, [r4, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800aacc:	6065      	str	r5, [r4, #4]
  hadc4.Init.LowPowerAutoWait = DISABLE;
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc4);
 800aace:	4620      	mov	r0, r4
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800aad0:	2500      	movs	r5, #0
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800aad2:	6321      	str	r1, [r4, #48]	; 0x30
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800aad4:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800aad6:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800aada:	61e5      	str	r5, [r4, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800aadc:	6265      	str	r5, [r4, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800aade:	60e5      	str	r5, [r4, #12]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800aae0:	61a5      	str	r5, [r4, #24]
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800aae2:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc4.Init.NbrOfConversion = 1;
 800aae4:	6226      	str	r6, [r4, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800aae6:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc4);
 800aae8:	f7fa fa64 	bl	8004fb4 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800aaec:	4b0c      	ldr	r3, [pc, #48]	; (800ab20 <MX_ADC4_Init+0x74>)
 800aaee:	4a0d      	ldr	r2, [pc, #52]	; (800ab24 <MX_ADC4_Init+0x78>)
 800aaf0:	78d9      	ldrb	r1, [r3, #3]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800aaf2:	4b0d      	ldr	r3, [pc, #52]	; (800ab28 <MX_ADC4_Init+0x7c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800aaf4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800aaf8:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800aafa:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800aafc:	4620      	mov	r0, r4
 800aafe:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ab00:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800ab04:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ab06:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800ab08:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800ab0a:	f7fa ff55 	bl	80059b8 <HAL_ADC_ConfigChannel>

}
 800ab0e:	b006      	add	sp, #24
 800ab10:	bd70      	pop	{r4, r5, r6, pc}
 800ab12:	bf00      	nop
 800ab14:	200047b0 	.word	0x200047b0
 800ab18:	2000cd0c 	.word	0x2000cd0c
 800ab1c:	50000500 	.word	0x50000500
 800ab20:	200047ac 	.word	0x200047ac
 800ab24:	080120b8 	.word	0x080120b8
 800ab28:	200047b4 	.word	0x200047b4

0800ab2c <HAL_ADC_MspInit>:
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800ab2c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800ab2e:	6803      	ldr	r3, [r0, #0]
 800ab30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800ab34:	b08a      	sub	sp, #40	; 0x28
 800ab36:	4604      	mov	r4, r0
  if(hadc->Instance==ADC1)
 800ab38:	d044      	beq.n	800abc4 <HAL_ADC_MspInit+0x98>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800ab3a:	4a8b      	ldr	r2, [pc, #556]	; (800ad68 <HAL_ADC_MspInit+0x23c>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d009      	beq.n	800ab54 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 800ab40:	4a8a      	ldr	r2, [pc, #552]	; (800ad6c <HAL_ADC_MspInit+0x240>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	f000 8090 	beq.w	800ac68 <HAL_ADC_MspInit+0x13c>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(hadc->Instance==ADC4)
 800ab48:	4a89      	ldr	r2, [pc, #548]	; (800ad70 <HAL_ADC_MspInit+0x244>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	f000 80cc 	beq.w	800ace8 <HAL_ADC_MspInit+0x1bc>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800ab50:	b00a      	add	sp, #40	; 0x28
 800ab52:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800ab54:	4a87      	ldr	r2, [pc, #540]	; (800ad74 <HAL_ADC_MspInit+0x248>)
 800ab56:	6813      	ldr	r3, [r2, #0]
 800ab58:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800ab5a:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800ab5c:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800ab5e:	d072      	beq.n	800ac46 <HAL_ADC_MspInit+0x11a>
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800ab60:	4b85      	ldr	r3, [pc, #532]	; (800ad78 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800ab62:	4986      	ldr	r1, [pc, #536]	; (800ad7c <HAL_ADC_MspInit+0x250>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800ab64:	785b      	ldrb	r3, [r3, #1]
 800ab66:	4a86      	ldr	r2, [pc, #536]	; (800ad80 <HAL_ADC_MspInit+0x254>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800ab68:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800ab6c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ab70:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab72:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ab74:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800ab76:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab78:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800ab7c:	f7fb fc62 	bl	8006444 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ab80:	4b80      	ldr	r3, [pc, #512]	; (800ad84 <HAL_ADC_MspInit+0x258>)
    hdma_adc2.Instance = DMA2_Channel1;
 800ab82:	4d81      	ldr	r5, [pc, #516]	; (800ad88 <HAL_ADC_MspInit+0x25c>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ab84:	681b      	ldr	r3, [r3, #0]
    hdma_adc2.Instance = DMA2_Channel1;
 800ab86:	4981      	ldr	r1, [pc, #516]	; (800ad8c <HAL_ADC_MspInit+0x260>)
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ab88:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ab8a:	f023 0308 	bic.w	r3, r3, #8
 800ab8e:	2b10      	cmp	r3, #16
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800ab90:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab94:	60ae      	str	r6, [r5, #8]
    HAL_DMA_Init(&hdma_adc2);
 800ab96:	487c      	ldr	r0, [pc, #496]	; (800ad88 <HAL_ADC_MspInit+0x25c>)
    hdma_adc2.Instance = DMA2_Channel1;
 800ab98:	6029      	str	r1, [r5, #0]
			hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ab9a:	bf18      	it	ne
 800ab9c:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800aba0:	60ea      	str	r2, [r5, #12]
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800aba2:	bf14      	ite	ne
 800aba4:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800aba8:	4631      	moveq	r1, r6
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800abaa:	2220      	movs	r2, #32
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800abac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800abb0:	612e      	str	r6, [r5, #16]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800abb2:	e9c5 1205 	strd	r1, r2, [r5, #20]
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800abb6:	61eb      	str	r3, [r5, #28]
    HAL_DMA_Init(&hdma_adc4);
 800abb8:	f7fb fa66 	bl	8006088 <HAL_DMA_Init>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 800abbc:	63e5      	str	r5, [r4, #60]	; 0x3c
 800abbe:	626c      	str	r4, [r5, #36]	; 0x24
}
 800abc0:	b00a      	add	sp, #40	; 0x28
 800abc2:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800abc4:	4a6b      	ldr	r2, [pc, #428]	; (800ad74 <HAL_ADC_MspInit+0x248>)
 800abc6:	6813      	ldr	r3, [r2, #0]
 800abc8:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800abca:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800abcc:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800abce:	d029      	beq.n	800ac24 <HAL_ADC_MspInit+0xf8>
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800abd0:	4b69      	ldr	r3, [pc, #420]	; (800ad78 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800abd2:	496f      	ldr	r1, [pc, #444]	; (800ad90 <HAL_ADC_MspInit+0x264>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	4a6f      	ldr	r2, [pc, #444]	; (800ad94 <HAL_ADC_MspInit+0x268>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800abd8:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800abdc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800abe0:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abe2:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800abe4:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800abe6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abe8:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800abec:	f7fb fc2a 	bl	8006444 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800abf0:	4b64      	ldr	r3, [pc, #400]	; (800ad84 <HAL_ADC_MspInit+0x258>)
    hdma_adc1.Instance = DMA1_Channel1;
 800abf2:	4d69      	ldr	r5, [pc, #420]	; (800ad98 <HAL_ADC_MspInit+0x26c>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800abf4:	681b      	ldr	r3, [r3, #0]
    hdma_adc1.Instance = DMA1_Channel1;
 800abf6:	4969      	ldr	r1, [pc, #420]	; (800ad9c <HAL_ADC_MspInit+0x270>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800abf8:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800abfa:	f023 0308 	bic.w	r3, r3, #8
 800abfe:	2b10      	cmp	r3, #16
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800ac00:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ac04:	60ae      	str	r6, [r5, #8]
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ac06:	bf18      	it	ne
 800ac08:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 800ac0c:	6029      	str	r1, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800ac0e:	60ea      	str	r2, [r5, #12]
			hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ac10:	bf14      	ite	ne
 800ac12:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800ac16:	4631      	moveq	r1, r6
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800ac18:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800ac1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ac1e:	612e      	str	r6, [r5, #16]
    HAL_DMA_Init(&hdma_adc1);
 800ac20:	485d      	ldr	r0, [pc, #372]	; (800ad98 <HAL_ADC_MspInit+0x26c>)
 800ac22:	e7c6      	b.n	800abb2 <HAL_ADC_MspInit+0x86>
      __ADC12_CLK_ENABLE();
 800ac24:	4b5e      	ldr	r3, [pc, #376]	; (800ada0 <HAL_ADC_MspInit+0x274>)
 800ac26:	695a      	ldr	r2, [r3, #20]
 800ac28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ac2c:	615a      	str	r2, [r3, #20]
 800ac2e:	695a      	ldr	r2, [r3, #20]
 800ac30:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800ac34:	9201      	str	r2, [sp, #4]
 800ac36:	9a01      	ldr	r2, [sp, #4]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800ac38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac3a:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800ac3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac42:	62da      	str	r2, [r3, #44]	; 0x2c
 800ac44:	e7c4      	b.n	800abd0 <HAL_ADC_MspInit+0xa4>
      __ADC12_CLK_ENABLE();
 800ac46:	4b56      	ldr	r3, [pc, #344]	; (800ada0 <HAL_ADC_MspInit+0x274>)
 800ac48:	695a      	ldr	r2, [r3, #20]
 800ac4a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ac4e:	615a      	str	r2, [r3, #20]
 800ac50:	695a      	ldr	r2, [r3, #20]
 800ac52:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800ac56:	9202      	str	r2, [sp, #8]
 800ac58:	9a02      	ldr	r2, [sp, #8]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800ac5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac5c:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800ac60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac64:	62da      	str	r2, [r3, #44]	; 0x2c
 800ac66:	e77b      	b.n	800ab60 <HAL_ADC_MspInit+0x34>
    ADC34_CLK_ENABLED++;
 800ac68:	4a4e      	ldr	r2, [pc, #312]	; (800ada4 <HAL_ADC_MspInit+0x278>)
 800ac6a:	6813      	ldr	r3, [r2, #0]
 800ac6c:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800ac6e:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800ac70:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800ac72:	d10f      	bne.n	800ac94 <HAL_ADC_MspInit+0x168>
      __ADC34_CLK_ENABLE();
 800ac74:	4b4a      	ldr	r3, [pc, #296]	; (800ada0 <HAL_ADC_MspInit+0x274>)
 800ac76:	695a      	ldr	r2, [r3, #20]
 800ac78:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800ac7c:	615a      	str	r2, [r3, #20]
 800ac7e:	695a      	ldr	r2, [r3, #20]
 800ac80:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800ac84:	9203      	str	r2, [sp, #12]
 800ac86:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800ac88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac8a:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800ac8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac92:	62da      	str	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800ac94:	4b38      	ldr	r3, [pc, #224]	; (800ad78 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800ac96:	4944      	ldr	r1, [pc, #272]	; (800ada8 <HAL_ADC_MspInit+0x27c>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800ac98:	789b      	ldrb	r3, [r3, #2]
 800ac9a:	4a44      	ldr	r2, [pc, #272]	; (800adac <HAL_ADC_MspInit+0x280>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800ac9c:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800aca0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800aca4:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aca6:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800aca8:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800acaa:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acac:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800acb0:	f7fb fbc8 	bl	8006444 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800acb4:	4b33      	ldr	r3, [pc, #204]	; (800ad84 <HAL_ADC_MspInit+0x258>)
    hdma_adc3.Instance = DMA2_Channel5;
 800acb6:	4d3e      	ldr	r5, [pc, #248]	; (800adb0 <HAL_ADC_MspInit+0x284>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800acb8:	681b      	ldr	r3, [r3, #0]
    hdma_adc3.Instance = DMA2_Channel5;
 800acba:	493e      	ldr	r1, [pc, #248]	; (800adb4 <HAL_ADC_MspInit+0x288>)
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800acbc:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800acbe:	f023 0308 	bic.w	r3, r3, #8
 800acc2:	2b10      	cmp	r3, #16
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800acc4:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800acc8:	60ae      	str	r6, [r5, #8]
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800acca:	bf18      	it	ne
 800accc:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc3.Instance = DMA2_Channel5;
 800acd0:	6029      	str	r1, [r5, #0]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800acd2:	60ea      	str	r2, [r5, #12]
			hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800acd4:	bf14      	ite	ne
 800acd6:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800acda:	4631      	moveq	r1, r6
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800acdc:	2220      	movs	r2, #32
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800acde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ace2:	612e      	str	r6, [r5, #16]
    HAL_DMA_Init(&hdma_adc3);
 800ace4:	4832      	ldr	r0, [pc, #200]	; (800adb0 <HAL_ADC_MspInit+0x284>)
 800ace6:	e764      	b.n	800abb2 <HAL_ADC_MspInit+0x86>
    ADC34_CLK_ENABLED++;
 800ace8:	4a2e      	ldr	r2, [pc, #184]	; (800ada4 <HAL_ADC_MspInit+0x278>)
 800acea:	6813      	ldr	r3, [r2, #0]
 800acec:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800acee:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800acf0:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800acf2:	d10f      	bne.n	800ad14 <HAL_ADC_MspInit+0x1e8>
      __ADC34_CLK_ENABLE();
 800acf4:	4b2a      	ldr	r3, [pc, #168]	; (800ada0 <HAL_ADC_MspInit+0x274>)
 800acf6:	695a      	ldr	r2, [r3, #20]
 800acf8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800acfc:	615a      	str	r2, [r3, #20]
 800acfe:	695a      	ldr	r2, [r3, #20]
 800ad00:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800ad04:	9204      	str	r2, [sp, #16]
 800ad06:	9a04      	ldr	r2, [sp, #16]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800ad08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad0a:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800ad0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad12:	62da      	str	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800ad14:	4b18      	ldr	r3, [pc, #96]	; (800ad78 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800ad16:	4928      	ldr	r1, [pc, #160]	; (800adb8 <HAL_ADC_MspInit+0x28c>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800ad18:	78db      	ldrb	r3, [r3, #3]
 800ad1a:	4a28      	ldr	r2, [pc, #160]	; (800adbc <HAL_ADC_MspInit+0x290>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800ad1c:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800ad20:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ad24:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad26:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ad28:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800ad2a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad2c:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800ad30:	f7fb fb88 	bl	8006444 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ad34:	4b13      	ldr	r3, [pc, #76]	; (800ad84 <HAL_ADC_MspInit+0x258>)
    hdma_adc4.Instance = DMA2_Channel2;
 800ad36:	4d22      	ldr	r5, [pc, #136]	; (800adc0 <HAL_ADC_MspInit+0x294>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ad38:	681b      	ldr	r3, [r3, #0]
    hdma_adc4.Instance = DMA2_Channel2;
 800ad3a:	4922      	ldr	r1, [pc, #136]	; (800adc4 <HAL_ADC_MspInit+0x298>)
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ad3c:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ad3e:	f023 0308 	bic.w	r3, r3, #8
 800ad42:	2b10      	cmp	r3, #16
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800ad44:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800ad48:	60ae      	str	r6, [r5, #8]
			hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ad4a:	bf18      	it	ne
 800ad4c:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc4.Instance = DMA2_Channel2;
 800ad50:	6029      	str	r1, [r5, #0]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800ad52:	60ea      	str	r2, [r5, #12]
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ad54:	bf14      	ite	ne
 800ad56:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800ad5a:	4631      	moveq	r1, r6
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800ad5c:	2220      	movs	r2, #32
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800ad5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ad62:	612e      	str	r6, [r5, #16]
    HAL_DMA_Init(&hdma_adc4);
 800ad64:	4816      	ldr	r0, [pc, #88]	; (800adc0 <HAL_ADC_MspInit+0x294>)
 800ad66:	e724      	b.n	800abb2 <HAL_ADC_MspInit+0x86>
 800ad68:	50000100 	.word	0x50000100
 800ad6c:	50000400 	.word	0x50000400
 800ad70:	50000500 	.word	0x50000500
 800ad74:	200047a4 	.word	0x200047a4
 800ad78:	200047ac 	.word	0x200047ac
 800ad7c:	080120ec 	.word	0x080120ec
 800ad80:	08012138 	.word	0x08012138
 800ad84:	200047b0 	.word	0x200047b0
 800ad88:	2000cd60 	.word	0x2000cd60
 800ad8c:	40020408 	.word	0x40020408
 800ad90:	080120c8 	.word	0x080120c8
 800ad94:	08012124 	.word	0x08012124
 800ad98:	2000ccc8 	.word	0x2000ccc8
 800ad9c:	40020008 	.word	0x40020008
 800ada0:	40021000 	.word	0x40021000
 800ada4:	200047a8 	.word	0x200047a8
 800ada8:	08012114 	.word	0x08012114
 800adac:	0801214c 	.word	0x0801214c
 800adb0:	2000cbdc 	.word	0x2000cbdc
 800adb4:	40020458 	.word	0x40020458
 800adb8:	08012114 	.word	0x08012114
 800adbc:	08012154 	.word	0x08012154
 800adc0:	2000cb44 	.word	0x2000cb44
 800adc4:	4002041c 	.word	0x4002041c

0800adc8 <ADC_DMA_Reconfig>:
//  }

//} 

/* USER CODE BEGIN 1 */
void ADC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800adc8:	b530      	push	{r4, r5, lr}
 800adca:	460c      	mov	r4, r1
 800adcc:	b097      	sub	sp, #92	; 0x5c
 800adce:	4615      	mov	r5, r2
	ADC_HandleTypeDef adcHandler;
	switch(chan){
 800add0:	2803      	cmp	r0, #3
 800add2:	d808      	bhi.n	800ade6 <ADC_DMA_Reconfig+0x1e>
 800add4:	e8df f000 	tbb	[pc, r0]
 800add8:	0212181e 	.word	0x0212181e
		break;
		case 2:
			adcHandler=hadc3;
		break;
		case 3:
			adcHandler=hadc4;
 800addc:	2254      	movs	r2, #84	; 0x54
 800adde:	4910      	ldr	r1, [pc, #64]	; (800ae20 <ADC_DMA_Reconfig+0x58>)
 800ade0:	a801      	add	r0, sp, #4
 800ade2:	f003 fca3 	bl	800e72c <memcpy>
		break;
	}
	
	if(buff!=NULL && len!=0){
 800ade6:	b104      	cbz	r4, 800adea <ADC_DMA_Reconfig+0x22>
 800ade8:	b90d      	cbnz	r5, 800adee <ADC_DMA_Reconfig+0x26>
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
	}
}
 800adea:	b017      	add	sp, #92	; 0x5c
 800adec:	bd30      	pop	{r4, r5, pc}
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
 800adee:	462a      	mov	r2, r5
 800adf0:	4621      	mov	r1, r4
 800adf2:	a801      	add	r0, sp, #4
 800adf4:	f7fa fbc2 	bl	800557c <HAL_ADC_Start_DMA>
}
 800adf8:	b017      	add	sp, #92	; 0x5c
 800adfa:	bd30      	pop	{r4, r5, pc}
			adcHandler=hadc3;
 800adfc:	2254      	movs	r2, #84	; 0x54
 800adfe:	4909      	ldr	r1, [pc, #36]	; (800ae24 <ADC_DMA_Reconfig+0x5c>)
 800ae00:	a801      	add	r0, sp, #4
 800ae02:	f003 fc93 	bl	800e72c <memcpy>
		break;
 800ae06:	e7ee      	b.n	800ade6 <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc2;
 800ae08:	2254      	movs	r2, #84	; 0x54
 800ae0a:	4907      	ldr	r1, [pc, #28]	; (800ae28 <ADC_DMA_Reconfig+0x60>)
 800ae0c:	a801      	add	r0, sp, #4
 800ae0e:	f003 fc8d 	bl	800e72c <memcpy>
		break;
 800ae12:	e7e8      	b.n	800ade6 <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc1;
 800ae14:	2254      	movs	r2, #84	; 0x54
 800ae16:	4905      	ldr	r1, [pc, #20]	; (800ae2c <ADC_DMA_Reconfig+0x64>)
 800ae18:	a801      	add	r0, sp, #4
 800ae1a:	f003 fc87 	bl	800e72c <memcpy>
		break;
 800ae1e:	e7e2      	b.n	800ade6 <ADC_DMA_Reconfig+0x1e>
 800ae20:	2000cd0c 	.word	0x2000cd0c
 800ae24:	2000cc74 	.word	0x2000cc74
 800ae28:	2000cb88 	.word	0x2000cb88
 800ae2c:	2000cc20 	.word	0x2000cc20

0800ae30 <ADC_DMA_Stop>:

void ADC_DMA_Stop(void){
 800ae30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_ADC_Stop_DMA(&hadc1);
 800ae32:	4f11      	ldr	r7, [pc, #68]	; (800ae78 <ADC_DMA_Stop+0x48>)
	HAL_ADC_Stop_DMA(&hadc2);
 800ae34:	4e11      	ldr	r6, [pc, #68]	; (800ae7c <ADC_DMA_Stop+0x4c>)
	HAL_ADC_Stop_DMA(&hadc3);
 800ae36:	4d12      	ldr	r5, [pc, #72]	; (800ae80 <ADC_DMA_Stop+0x50>)
	HAL_ADC_Stop_DMA(&hadc4);
 800ae38:	4c12      	ldr	r4, [pc, #72]	; (800ae84 <ADC_DMA_Stop+0x54>)
	HAL_ADC_Stop_DMA(&hadc1);
 800ae3a:	4638      	mov	r0, r7
 800ae3c:	f7fa fc6e 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800ae40:	4630      	mov	r0, r6
 800ae42:	f7fa fc6b 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800ae46:	4628      	mov	r0, r5
 800ae48:	f7fa fc68 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800ae4c:	4620      	mov	r0, r4
 800ae4e:	f7fa fc65 	bl	800571c <HAL_ADC_Stop_DMA>
	MX_ADC4_Init();
}


void CalibrateADC (void){
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800ae52:	4638      	mov	r0, r7
 800ae54:	2100      	movs	r1, #0
 800ae56:	f7fa fd3b 	bl	80058d0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	f7fa fd37 	bl	80058d0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800ae62:	4628      	mov	r0, r5
 800ae64:	2100      	movs	r1, #0
 800ae66:	f7fa fd33 	bl	80058d0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	2100      	movs	r1, #0
}
 800ae6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800ae72:	f7fa bd2d 	b.w	80058d0 <HAL_ADCEx_Calibration_Start>
 800ae76:	bf00      	nop
 800ae78:	2000cc20 	.word	0x2000cc20
 800ae7c:	2000cb88 	.word	0x2000cb88
 800ae80:	2000cc74 	.word	0x2000cc74
 800ae84:	2000cd0c 	.word	0x2000cd0c

0800ae88 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800ae88:	b500      	push	{lr}
	switch(channel){
 800ae8a:	3801      	subs	r0, #1
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800ae8c:	b097      	sub	sp, #92	; 0x5c
	switch(channel){
 800ae8e:	2803      	cmp	r0, #3
 800ae90:	d808      	bhi.n	800aea4 <DMA_GetCurrDataCounter+0x1c>
 800ae92:	e8df f000 	tbb	[pc, r0]
 800ae96:	141a      	.short	0x141a
 800ae98:	020e      	.short	0x020e
			adcHandler=hadc4;
 800ae9a:	2254      	movs	r2, #84	; 0x54
 800ae9c:	490e      	ldr	r1, [pc, #56]	; (800aed8 <DMA_GetCurrDataCounter+0x50>)
 800ae9e:	a801      	add	r0, sp, #4
 800aea0:	f003 fc44 	bl	800e72c <memcpy>
  return adcHandler.DMA_Handle->Instance->CNDTR;
 800aea4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	6858      	ldr	r0, [r3, #4]
}
 800aeaa:	b280      	uxth	r0, r0
 800aeac:	b017      	add	sp, #92	; 0x5c
 800aeae:	f85d fb04 	ldr.w	pc, [sp], #4
			adcHandler=hadc3;
 800aeb2:	2254      	movs	r2, #84	; 0x54
 800aeb4:	4909      	ldr	r1, [pc, #36]	; (800aedc <DMA_GetCurrDataCounter+0x54>)
 800aeb6:	a801      	add	r0, sp, #4
 800aeb8:	f003 fc38 	bl	800e72c <memcpy>
		break;
 800aebc:	e7f2      	b.n	800aea4 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc2;
 800aebe:	2254      	movs	r2, #84	; 0x54
 800aec0:	4907      	ldr	r1, [pc, #28]	; (800aee0 <DMA_GetCurrDataCounter+0x58>)
 800aec2:	a801      	add	r0, sp, #4
 800aec4:	f003 fc32 	bl	800e72c <memcpy>
		break;
 800aec8:	e7ec      	b.n	800aea4 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc1;
 800aeca:	2254      	movs	r2, #84	; 0x54
 800aecc:	4905      	ldr	r1, [pc, #20]	; (800aee4 <DMA_GetCurrDataCounter+0x5c>)
 800aece:	a801      	add	r0, sp, #4
 800aed0:	f003 fc2c 	bl	800e72c <memcpy>
		break;
 800aed4:	e7e6      	b.n	800aea4 <DMA_GetCurrDataCounter+0x1c>
 800aed6:	bf00      	nop
 800aed8:	2000cd0c 	.word	0x2000cd0c
 800aedc:	2000cc74 	.word	0x2000cc74
 800aee0:	2000cb88 	.word	0x2000cb88
 800aee4:	2000cc20 	.word	0x2000cc20

0800aee8 <ADC_set_sampling_time>:
void ADC_set_sampling_time(uint32_t realfreq){
 800aee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch(ADCResolution){
 800aeec:	f8df a250 	ldr.w	sl, [pc, #592]	; 800b140 <ADC_set_sampling_time+0x258>
 800aef0:	f8da 2000 	ldr.w	r2, [sl]
void ADC_set_sampling_time(uint32_t realfreq){
 800aef4:	b087      	sub	sp, #28
 800aef6:	4604      	mov	r4, r0
	switch(ADCResolution){
 800aef8:	2a18      	cmp	r2, #24
 800aefa:	d836      	bhi.n	800af6a <ADC_set_sampling_time+0x82>
 800aefc:	e8df f002 	tbb	[pc, r2]
 800af00:	3535350d 	.word	0x3535350d
 800af04:	35353535 	.word	0x35353535
 800af08:	35353533 	.word	0x35353533
 800af0c:	35353535 	.word	0x35353535
 800af10:	35353531 	.word	0x35353531
 800af14:	35353535 	.word	0x35353535
 800af18:	2f          	.byte	0x2f
 800af19:	00          	.byte	0x00
 800af1a:	250c      	movs	r5, #12
	cyclesForConversion=HAL_RCC_GetPCLK2Freq()/realfreq-ADCRes-1;
 800af1c:	f7fc f834 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
 800af20:	fbb0 f0f4 	udiv	r0, r0, r4
 800af24:	1b40      	subs	r0, r0, r5
 800af26:	3801      	subs	r0, #1
	if(cyclesForConversion>=601){
 800af28:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800af2c:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800b144 <ADC_set_sampling_time+0x25c>
	if(cyclesForConversion>=601){
 800af30:	d81d      	bhi.n	800af6e <ADC_set_sampling_time+0x86>
	}else if(cyclesForConversion>=181){
 800af32:	28b4      	cmp	r0, #180	; 0xb4
 800af34:	f200 80da 	bhi.w	800b0ec <ADC_set_sampling_time+0x204>
	}else if(cyclesForConversion>=61){
 800af38:	283c      	cmp	r0, #60	; 0x3c
 800af3a:	f200 80db 	bhi.w	800b0f4 <ADC_set_sampling_time+0x20c>
	}else if(cyclesForConversion>=19){
 800af3e:	2812      	cmp	r0, #18
 800af40:	f200 80dc 	bhi.w	800b0fc <ADC_set_sampling_time+0x214>
	}else if(cyclesForConversion>=7){
 800af44:	2806      	cmp	r0, #6
 800af46:	f200 80dd 	bhi.w	800b104 <ADC_set_sampling_time+0x21c>
	}else if(cyclesForConversion>=4){
 800af4a:	2803      	cmp	r0, #3
 800af4c:	f200 80de 	bhi.w	800b10c <ADC_set_sampling_time+0x224>
	}else if(cyclesForConversion>=2){
 800af50:	2801      	cmp	r0, #1
		ADCSamplingTime=ADC_SAMPLETIME_2CYCLES_5;
 800af52:	bf8c      	ite	hi
 800af54:	2101      	movhi	r1, #1
		ADCSamplingTime=ADC_SAMPLETIME_1CYCLE_5;
 800af56:	2100      	movls	r1, #0
 800af58:	f8c8 1000 	str.w	r1, [r8]
 800af5c:	e00a      	b.n	800af74 <ADC_set_sampling_time+0x8c>
			break;
 800af5e:	2506      	movs	r5, #6
 800af60:	e7dc      	b.n	800af1c <ADC_set_sampling_time+0x34>
			break;
 800af62:	2508      	movs	r5, #8
 800af64:	e7da      	b.n	800af1c <ADC_set_sampling_time+0x34>
	switch(ADCResolution){
 800af66:	250a      	movs	r5, #10
 800af68:	e7d8      	b.n	800af1c <ADC_set_sampling_time+0x34>
 800af6a:	2500      	movs	r5, #0
 800af6c:	e7d6      	b.n	800af1c <ADC_set_sampling_time+0x34>
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800af6e:	2107      	movs	r1, #7
 800af70:	f8c8 1000 	str.w	r1, [r8]
	HAL_ADC_Stop_DMA(&hadc1);
 800af74:	4e67      	ldr	r6, [pc, #412]	; (800b114 <ADC_set_sampling_time+0x22c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800af76:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b148 <ADC_set_sampling_time+0x260>
  hadc2.Instance = ADC2;
 800af7a:	4d67      	ldr	r5, [pc, #412]	; (800b118 <ADC_set_sampling_time+0x230>)
	HAL_ADC_Stop_DMA(&hadc1);
 800af7c:	4630      	mov	r0, r6
 800af7e:	f7fa fbcd 	bl	800571c <HAL_ADC_Stop_DMA>
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800af82:	f44f 6280 	mov.w	r2, #1024	; 0x400
  hadc1.Init.Resolution = ADCResolution;
 800af86:	f8da 1000 	ldr.w	r1, [sl]
  hadc1.Instance = ADC1;
 800af8a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800af8e:	f44f 7360 	mov.w	r3, #896	; 0x380
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800af92:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800af94:	2701      	movs	r7, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800af96:	e9c6 320b 	strd	r3, r2, [r6, #44]	; 0x2c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800af9a:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
  hadc1.Instance = ADC1;
 800af9e:	6030      	str	r0, [r6, #0]
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800afa0:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc1);
 800afa2:	4630      	mov	r0, r6
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800afa4:	e9c6 b101 	strd	fp, r1, [r6, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800afa8:	6134      	str	r4, [r6, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800afaa:	61f4      	str	r4, [r6, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800afac:	6274      	str	r4, [r6, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800afae:	60f4      	str	r4, [r6, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800afb0:	61b4      	str	r4, [r6, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800afb2:	63b4      	str	r4, [r6, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800afb4:	6237      	str	r7, [r6, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800afb6:	6377      	str	r7, [r6, #52]	; 0x34
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800afb8:	6173      	str	r3, [r6, #20]
  HAL_ADC_Init(&hadc1);
 800afba:	f7f9 fffb 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800afbe:	f899 0000 	ldrb.w	r0, [r9]
 800afc2:	4956      	ldr	r1, [pc, #344]	; (800b11c <ADC_set_sampling_time+0x234>)
  sConfig.SamplingTime = ADCSamplingTime;
 800afc4:	f8d8 3000 	ldr.w	r3, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800afc8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800afcc:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800afce:	4630      	mov	r0, r6
 800afd0:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800afd2:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800afd4:	9701      	str	r7, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800afd6:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800afda:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800afdc:	f7fa fcec 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800afe0:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 800afe4:	f44f 7360 	mov.w	r3, #896	; 0x380
 800afe8:	e9c5 3c0b 	strd	r3, ip, [r5, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800afec:	f8da 1000 	ldr.w	r1, [sl]
  hadc2.Instance = ADC2;
 800aff0:	4e4b      	ldr	r6, [pc, #300]	; (800b120 <ADC_set_sampling_time+0x238>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800aff2:	f8c5 b004 	str.w	fp, [r5, #4]
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800aff6:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc2);
 800aff8:	4628      	mov	r0, r5
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800affa:	e9c5 3405 	strd	r3, r4, [r5, #20]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800affe:	612c      	str	r4, [r5, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b000:	61ec      	str	r4, [r5, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b002:	626c      	str	r4, [r5, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b004:	60ec      	str	r4, [r5, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b006:	622f      	str	r7, [r5, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b008:	636f      	str	r7, [r5, #52]	; 0x34
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b00a:	63ac      	str	r4, [r5, #56]	; 0x38
  hadc2.Instance = ADC2;
 800b00c:	602e      	str	r6, [r5, #0]
  hadc2.Init.Resolution = ADCResolution;
 800b00e:	60a9      	str	r1, [r5, #8]
  HAL_ADC_Init(&hadc2);
 800b010:	f7f9 ffd0 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b014:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b018:	4942      	ldr	r1, [pc, #264]	; (800b124 <ADC_set_sampling_time+0x23c>)
  hadc3.Instance = ADC3;
 800b01a:	4e43      	ldr	r6, [pc, #268]	; (800b128 <ADC_set_sampling_time+0x240>)
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b01c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b020:	f8d8 3000 	ldr.w	r3, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b024:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b026:	4628      	mov	r0, r5
 800b028:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b02a:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800b02c:	9701      	str	r7, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b02e:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b032:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b034:	f7fa fcc0 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b038:	f44f 6e80 	mov.w	lr, #1024	; 0x400
 800b03c:	f44f 7360 	mov.w	r3, #896	; 0x380
 800b040:	e9c6 3e0b 	strd	r3, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800b044:	f8da 1000 	ldr.w	r1, [sl]
  hadc3.Instance = ADC3;
 800b048:	4d38      	ldr	r5, [pc, #224]	; (800b12c <ADC_set_sampling_time+0x244>)
 800b04a:	6035      	str	r5, [r6, #0]
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800b04c:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc3);
 800b04e:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b050:	e9c6 3405 	strd	r3, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800b054:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b056:	f8c6 b004 	str.w	fp, [r6, #4]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b05a:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800b05c:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b05e:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b060:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800b062:	6237      	str	r7, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800b064:	6377      	str	r7, [r6, #52]	; 0x34
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b066:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800b068:	f7f9 ffa4 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b06c:	f899 0002 	ldrb.w	r0, [r9, #2]
 800b070:	492f      	ldr	r1, [pc, #188]	; (800b130 <ADC_set_sampling_time+0x248>)
  hadc4.Instance = ADC4;
 800b072:	4d30      	ldr	r5, [pc, #192]	; (800b134 <ADC_set_sampling_time+0x24c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b074:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b078:	f8d8 3000 	ldr.w	r3, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b07c:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b07e:	4630      	mov	r0, r6
 800b080:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b082:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800b084:	9701      	str	r7, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b086:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b08a:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b08c:	f7fa fc94 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc4.Init.Resolution = ADCResolution;
 800b090:	f8da 3000 	ldr.w	r3, [sl]
 800b094:	60ab      	str	r3, [r5, #8]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b096:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800b09a:	f44f 7360 	mov.w	r3, #896	; 0x380
  hadc4.Instance = ADC4;
 800b09e:	4926      	ldr	r1, [pc, #152]	; (800b138 <ADC_set_sampling_time+0x250>)
 800b0a0:	6029      	str	r1, [r5, #0]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b0a2:	e9c5 3a0b 	strd	r3, sl, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800b0a6:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800b0a8:	2304      	movs	r3, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800b0aa:	e9c5 3405 	strd	r3, r4, [r5, #20]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b0ae:	f8c5 b004 	str.w	fp, [r5, #4]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b0b2:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800b0b4:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800b0b6:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b0b8:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800b0ba:	622f      	str	r7, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800b0bc:	636f      	str	r7, [r5, #52]	; 0x34
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b0be:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800b0c0:	f7f9 ff78 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b0c4:	f899 1003 	ldrb.w	r1, [r9, #3]
 800b0c8:	4b1c      	ldr	r3, [pc, #112]	; (800b13c <ADC_set_sampling_time+0x254>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b0ca:	f8d8 2000 	ldr.w	r2, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b0ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  sConfig.Rank = 1;
 800b0d2:	9701      	str	r7, [sp, #4]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b0d4:	4669      	mov	r1, sp
 800b0d6:	4628      	mov	r0, r5
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b0d8:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b0dc:	9405      	str	r4, [sp, #20]
  sConfig.SamplingTime = ADCSamplingTime;
 800b0de:	9202      	str	r2, [sp, #8]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b0e0:	9300      	str	r3, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b0e2:	f7fa fc69 	bl	80059b8 <HAL_ADC_ConfigChannel>
}
 800b0e6:	b007      	add	sp, #28
 800b0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ADCSamplingTime=ADC_SAMPLETIME_181CYCLES_5;
 800b0ec:	2106      	movs	r1, #6
 800b0ee:	f8c8 1000 	str.w	r1, [r8]
 800b0f2:	e73f      	b.n	800af74 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_61CYCLES_5;
 800b0f4:	2105      	movs	r1, #5
 800b0f6:	f8c8 1000 	str.w	r1, [r8]
 800b0fa:	e73b      	b.n	800af74 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_19CYCLES_5;
 800b0fc:	2104      	movs	r1, #4
 800b0fe:	f8c8 1000 	str.w	r1, [r8]
 800b102:	e737      	b.n	800af74 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_7CYCLES_5;
 800b104:	2103      	movs	r1, #3
 800b106:	f8c8 1000 	str.w	r1, [r8]
 800b10a:	e733      	b.n	800af74 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_4CYCLES_5;
 800b10c:	2102      	movs	r1, #2
 800b10e:	f8c8 1000 	str.w	r1, [r8]
 800b112:	e72f      	b.n	800af74 <ADC_set_sampling_time+0x8c>
 800b114:	2000cc20 	.word	0x2000cc20
 800b118:	2000cb88 	.word	0x2000cb88
 800b11c:	0801205c 	.word	0x0801205c
 800b120:	50000100 	.word	0x50000100
 800b124:	08012080 	.word	0x08012080
 800b128:	2000cc74 	.word	0x2000cc74
 800b12c:	50000400 	.word	0x50000400
 800b130:	080120a8 	.word	0x080120a8
 800b134:	2000cd0c 	.word	0x2000cd0c
 800b138:	50000500 	.word	0x50000500
 800b13c:	080120b8 	.word	0x080120b8
 800b140:	200047b0 	.word	0x200047b0
 800b144:	200047b4 	.word	0x200047b4
 800b148:	200047ac 	.word	0x200047ac

0800b14c <samplingEnable>:
	TIMScopeEnable();
 800b14c:	f001 bcd4 	b.w	800caf8 <TIMScopeEnable>

0800b150 <samplingDisable>:
	TIMScopeDisable();
 800b150:	f001 bcd8 	b.w	800cb04 <TIMScopeDisable>

0800b154 <adcSetInputChannel>:
void adcSetInputChannel(uint8_t adc, uint8_t chann){
 800b154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ADCChannel[adc]=chann;
 800b158:	4b7e      	ldr	r3, [pc, #504]	; (800b354 <adcSetInputChannel+0x200>)
	HAL_ADC_Stop_DMA(&hadc1);
 800b15a:	f8df 8234 	ldr.w	r8, [pc, #564]	; 800b390 <adcSetInputChannel+0x23c>
	HAL_ADC_Stop_DMA(&hadc2);
 800b15e:	4f7e      	ldr	r7, [pc, #504]	; (800b358 <adcSetInputChannel+0x204>)
	HAL_ADC_Stop_DMA(&hadc3);
 800b160:	4e7e      	ldr	r6, [pc, #504]	; (800b35c <adcSetInputChannel+0x208>)
	ADCChannel[adc]=chann;
 800b162:	5419      	strb	r1, [r3, r0]
void adcSetInputChannel(uint8_t adc, uint8_t chann){
 800b164:	b087      	sub	sp, #28
	TIMScopeDisable();
 800b166:	f001 fccd 	bl	800cb04 <TIMScopeDisable>
	HAL_ADC_Stop_DMA(&hadc1);
 800b16a:	4640      	mov	r0, r8
	HAL_ADC_Stop_DMA(&hadc4);
 800b16c:	4d7c      	ldr	r5, [pc, #496]	; (800b360 <adcSetInputChannel+0x20c>)
  hadc1.Init.Resolution = ADCResolution;
 800b16e:	f8df a224 	ldr.w	sl, [pc, #548]	; 800b394 <adcSetInputChannel+0x240>
  sConfig.SamplingTime = ADCSamplingTime;
 800b172:	f8df b224 	ldr.w	fp, [pc, #548]	; 800b398 <adcSetInputChannel+0x244>
	HAL_ADC_Stop_DMA(&hadc1);
 800b176:	f7fa fad1 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800b17a:	4638      	mov	r0, r7
 800b17c:	f7fa face 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800b180:	4630      	mov	r0, r6
 800b182:	f7fa facb 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800b186:	4628      	mov	r0, r5
 800b188:	f7fa fac8 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_DeInit(&hadc1);
 800b18c:	4640      	mov	r0, r8
 800b18e:	f7fa f8a1 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800b192:	4638      	mov	r0, r7
 800b194:	f7fa f89e 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800b198:	4630      	mov	r0, r6
 800b19a:	f7fa f89b 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800b19e:	4628      	mov	r0, r5
 800b1a0:	f7fa f898 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_DMA_DeInit(&hdma_adc1);
 800b1a4:	486f      	ldr	r0, [pc, #444]	; (800b364 <adcSetInputChannel+0x210>)
 800b1a6:	f7fa ffb9 	bl	800611c <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800b1aa:	486f      	ldr	r0, [pc, #444]	; (800b368 <adcSetInputChannel+0x214>)
 800b1ac:	f7fa ffb6 	bl	800611c <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800b1b0:	486e      	ldr	r0, [pc, #440]	; (800b36c <adcSetInputChannel+0x218>)
 800b1b2:	f7fa ffb3 	bl	800611c <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800b1b6:	486e      	ldr	r0, [pc, #440]	; (800b370 <adcSetInputChannel+0x21c>)
 800b1b8:	f7fa ffb0 	bl	800611c <HAL_DMA_DeInit>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b1bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b1c0:	f8c8 2004 	str.w	r2, [r8, #4]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b1c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  hadc1.Instance = ADC1;
 800b1c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b1cc:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b1d0:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800b1d2:	f04f 0901 	mov.w	r9, #1
  hadc1.Init.Resolution = ADCResolution;
 800b1d6:	f8da 1000 	ldr.w	r1, [sl]
  hadc1.Instance = ADC1;
 800b1da:	f8c8 0000 	str.w	r0, [r8]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b1de:	e9c8 230b 	strd	r2, r3, [r8, #44]	; 0x2c
  HAL_ADC_Init(&hadc1);
 800b1e2:	4640      	mov	r0, r8
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b1e4:	2204      	movs	r2, #4
  hadc1.Init.Resolution = ADCResolution;
 800b1e6:	f8c8 1008 	str.w	r1, [r8, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b1ea:	f8c8 4010 	str.w	r4, [r8, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b1ee:	f8c8 401c 	str.w	r4, [r8, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b1f2:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b1f6:	f8c8 400c 	str.w	r4, [r8, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b1fa:	f8c8 4018 	str.w	r4, [r8, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b1fe:	f8c8 4038 	str.w	r4, [r8, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800b202:	f8c8 9020 	str.w	r9, [r8, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b206:	f8c8 9034 	str.w	r9, [r8, #52]	; 0x34
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b20a:	f8c8 2014 	str.w	r2, [r8, #20]
  HAL_ADC_Init(&hadc1);
 800b20e:	f7f9 fed1 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b212:	4b50      	ldr	r3, [pc, #320]	; (800b354 <adcSetInputChannel+0x200>)
 800b214:	4957      	ldr	r1, [pc, #348]	; (800b374 <adcSetInputChannel+0x220>)
 800b216:	7818      	ldrb	r0, [r3, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800b218:	f8db 2000 	ldr.w	r2, [fp]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b21c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b220:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b222:	4640      	mov	r0, r8
 800b224:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b226:	9202      	str	r2, [sp, #8]
  sConfig.Rank = 1;
 800b228:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b22c:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b230:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b232:	f7fa fbc1 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b236:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b23a:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b23e:	607a      	str	r2, [r7, #4]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b240:	f44f 7260 	mov.w	r2, #896	; 0x380
 800b244:	e9c7 2c0b 	strd	r2, ip, [r7, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800b248:	f8da 1000 	ldr.w	r1, [sl]
  hadc2.Instance = ADC2;
 800b24c:	4b4a      	ldr	r3, [pc, #296]	; (800b378 <adcSetInputChannel+0x224>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b24e:	613c      	str	r4, [r7, #16]
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800b250:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc2);
 800b252:	4638      	mov	r0, r7
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b254:	e9c7 2405 	strd	r2, r4, [r7, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b258:	61fc      	str	r4, [r7, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b25a:	627c      	str	r4, [r7, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b25c:	60fc      	str	r4, [r7, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b25e:	f8c7 9020 	str.w	r9, [r7, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b262:	f8c7 9034 	str.w	r9, [r7, #52]	; 0x34
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b266:	63bc      	str	r4, [r7, #56]	; 0x38
  hadc2.Instance = ADC2;
 800b268:	603b      	str	r3, [r7, #0]
  hadc2.Init.Resolution = ADCResolution;
 800b26a:	60b9      	str	r1, [r7, #8]
  HAL_ADC_Init(&hadc2);
 800b26c:	f7f9 fea2 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b270:	4b38      	ldr	r3, [pc, #224]	; (800b354 <adcSetInputChannel+0x200>)
 800b272:	4942      	ldr	r1, [pc, #264]	; (800b37c <adcSetInputChannel+0x228>)
 800b274:	7858      	ldrb	r0, [r3, #1]
  sConfig.Offset = 0;
 800b276:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b278:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b27c:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 800b27e:	e9cd 2900 	strd	r2, r9, [sp]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b282:	4638      	mov	r0, r7
  sConfig.SamplingTime = ADCSamplingTime;
 800b284:	f8db 2000 	ldr.w	r2, [fp]
 800b288:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b28a:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b28e:	f7fa fb93 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b292:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b296:	f44f 6e80 	mov.w	lr, #1024	; 0x400
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b29a:	6072      	str	r2, [r6, #4]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b29c:	f44f 7260 	mov.w	r2, #896	; 0x380
 800b2a0:	e9c6 2e0b 	strd	r2, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800b2a4:	f8da 1000 	ldr.w	r1, [sl]
  hadc3.Instance = ADC3;
 800b2a8:	4f35      	ldr	r7, [pc, #212]	; (800b380 <adcSetInputChannel+0x22c>)
 800b2aa:	6037      	str	r7, [r6, #0]
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800b2ac:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc3);
 800b2ae:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b2b0:	e9c6 2405 	strd	r2, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800b2b4:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b2b6:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800b2b8:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b2ba:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b2bc:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800b2be:	f8c6 9020 	str.w	r9, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800b2c2:	f8c6 9034 	str.w	r9, [r6, #52]	; 0x34
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b2c6:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800b2c8:	f7f9 fe74 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b2cc:	4b21      	ldr	r3, [pc, #132]	; (800b354 <adcSetInputChannel+0x200>)
 800b2ce:	492d      	ldr	r1, [pc, #180]	; (800b384 <adcSetInputChannel+0x230>)
 800b2d0:	7898      	ldrb	r0, [r3, #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b2d2:	f8db 2000 	ldr.w	r2, [fp]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b2d6:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b2da:	9202      	str	r2, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b2dc:	4669      	mov	r1, sp
 800b2de:	4630      	mov	r0, r6
  sConfig.Rank = 1;
 800b2e0:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b2e4:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b2e8:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b2ea:	9700      	str	r7, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b2ec:	f7fa fb64 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc4.Init.Resolution = ADCResolution;
 800b2f0:	f8da 1000 	ldr.w	r1, [sl]
 800b2f4:	60a9      	str	r1, [r5, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b2f6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800b2fa:	6069      	str	r1, [r5, #4]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b2fc:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800b300:	f44f 7160 	mov.w	r1, #896	; 0x380
  hadc4.Instance = ADC4;
 800b304:	4a20      	ldr	r2, [pc, #128]	; (800b388 <adcSetInputChannel+0x234>)
 800b306:	602a      	str	r2, [r5, #0]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b308:	e9c5 180b 	strd	r1, r8, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800b30c:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800b30e:	2104      	movs	r1, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800b310:	e9c5 1405 	strd	r1, r4, [r5, #20]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b314:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800b316:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800b318:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b31a:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800b31c:	f8c5 9020 	str.w	r9, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800b320:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b324:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800b326:	f7f9 fe45 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b32a:	4b0a      	ldr	r3, [pc, #40]	; (800b354 <adcSetInputChannel+0x200>)
 800b32c:	4917      	ldr	r1, [pc, #92]	; (800b38c <adcSetInputChannel+0x238>)
 800b32e:	78d8      	ldrb	r0, [r3, #3]
  sConfig.SamplingTime = ADCSamplingTime;
 800b330:	f8db 2000 	ldr.w	r2, [fp]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b334:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  sConfig.Rank = 1;
 800b338:	f8cd 9004 	str.w	r9, [sp, #4]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b33c:	4669      	mov	r1, sp
 800b33e:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b340:	e9cd 2402 	strd	r2, r4, [sp, #8]
  sConfig.Offset = 0;
 800b344:	e9cd 4404 	strd	r4, r4, [sp, #16]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b348:	9300      	str	r3, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b34a:	f7fa fb35 	bl	80059b8 <HAL_ADC_ConfigChannel>
}
 800b34e:	b007      	add	sp, #28
 800b350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b354:	200047ac 	.word	0x200047ac
 800b358:	2000cb88 	.word	0x2000cb88
 800b35c:	2000cc74 	.word	0x2000cc74
 800b360:	2000cd0c 	.word	0x2000cd0c
 800b364:	2000ccc8 	.word	0x2000ccc8
 800b368:	2000cd60 	.word	0x2000cd60
 800b36c:	2000cbdc 	.word	0x2000cbdc
 800b370:	2000cb44 	.word	0x2000cb44
 800b374:	0801205c 	.word	0x0801205c
 800b378:	50000100 	.word	0x50000100
 800b37c:	08012080 	.word	0x08012080
 800b380:	50000400 	.word	0x50000400
 800b384:	080120a8 	.word	0x080120a8
 800b388:	50000500 	.word	0x50000500
 800b38c:	080120b8 	.word	0x080120b8
 800b390:	2000cc20 	.word	0x2000cc20
 800b394:	200047b0 	.word	0x200047b0
 800b398:	200047b4 	.word	0x200047b4

0800b39c <adcSetDefaultInputs>:
		ADCChannel[i]=ANALOG_DEFAULT_INPUTS[i];
 800b39c:	4b01      	ldr	r3, [pc, #4]	; (800b3a4 <adcSetDefaultInputs+0x8>)
 800b39e:	4a02      	ldr	r2, [pc, #8]	; (800b3a8 <adcSetDefaultInputs+0xc>)
 800b3a0:	601a      	str	r2, [r3, #0]
}
 800b3a2:	4770      	bx	lr
 800b3a4:	200047ac 	.word	0x200047ac
 800b3a8:	01020402 	.word	0x01020402

0800b3ac <adcSetResolution>:
void adcSetResolution (uint8_t res){
 800b3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b0:	b089      	sub	sp, #36	; 0x24
 800b3b2:	4604      	mov	r4, r0
	TIMScopeDisable();
 800b3b4:	f001 fba6 	bl	800cb04 <TIMScopeDisable>
	HAL_ADC_Stop_DMA(&hadc1);
 800b3b8:	4881      	ldr	r0, [pc, #516]	; (800b5c0 <adcSetResolution+0x214>)
 800b3ba:	f7fa f9af 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800b3be:	4881      	ldr	r0, [pc, #516]	; (800b5c4 <adcSetResolution+0x218>)
 800b3c0:	f7fa f9ac 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800b3c4:	4880      	ldr	r0, [pc, #512]	; (800b5c8 <adcSetResolution+0x21c>)
 800b3c6:	f7fa f9a9 	bl	800571c <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800b3ca:	4880      	ldr	r0, [pc, #512]	; (800b5cc <adcSetResolution+0x220>)
 800b3cc:	f7fa f9a6 	bl	800571c <HAL_ADC_Stop_DMA>
	if(res==8){
 800b3d0:	2c08      	cmp	r4, #8
 800b3d2:	f000 80ee 	beq.w	800b5b2 <adcSetResolution+0x206>
	}else if(res==12){
 800b3d6:	2c0c      	cmp	r4, #12
 800b3d8:	d002      	beq.n	800b3e0 <adcSetResolution+0x34>
}
 800b3da:	b009      	add	sp, #36	; 0x24
 800b3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ADCResolution	= ADC_RESOLUTION12b;
 800b3e0:	f8df b218 	ldr.w	fp, [pc, #536]	; 800b5fc <adcSetResolution+0x250>
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	f8cb 2000 	str.w	r2, [fp]
	HAL_ADC_DeInit(&hadc1);
 800b3ea:	4975      	ldr	r1, [pc, #468]	; (800b5c0 <adcSetResolution+0x214>)
	HAL_ADC_DeInit(&hadc2);
 800b3ec:	4f75      	ldr	r7, [pc, #468]	; (800b5c4 <adcSetResolution+0x218>)
	HAL_ADC_DeInit(&hadc3);
 800b3ee:	4e76      	ldr	r6, [pc, #472]	; (800b5c8 <adcSetResolution+0x21c>)
	HAL_ADC_DeInit(&hadc4);
 800b3f0:	4d76      	ldr	r5, [pc, #472]	; (800b5cc <adcSetResolution+0x220>)
	HAL_ADC_DeInit(&hadc1);
 800b3f2:	9101      	str	r1, [sp, #4]
 800b3f4:	4608      	mov	r0, r1
 800b3f6:	f7f9 ff6d 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800b3fa:	4638      	mov	r0, r7
 800b3fc:	f7f9 ff6a 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800b400:	4630      	mov	r0, r6
 800b402:	f7f9 ff67 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800b406:	4628      	mov	r0, r5
 800b408:	f7f9 ff64 	bl	80052d4 <HAL_ADC_DeInit>
	HAL_DMA_DeInit(&hdma_adc1);
 800b40c:	4870      	ldr	r0, [pc, #448]	; (800b5d0 <adcSetResolution+0x224>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b40e:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 800b600 <adcSetResolution+0x254>
  sConfig.SamplingTime = ADCSamplingTime;
 800b412:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 800b604 <adcSetResolution+0x258>
	HAL_DMA_DeInit(&hdma_adc1);
 800b416:	f7fa fe81 	bl	800611c <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800b41a:	486e      	ldr	r0, [pc, #440]	; (800b5d4 <adcSetResolution+0x228>)
 800b41c:	f7fa fe7e 	bl	800611c <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800b420:	486d      	ldr	r0, [pc, #436]	; (800b5d8 <adcSetResolution+0x22c>)
 800b422:	f7fa fe7b 	bl	800611c <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800b426:	486d      	ldr	r0, [pc, #436]	; (800b5dc <adcSetResolution+0x230>)
 800b428:	f7fa fe78 	bl	800611c <HAL_DMA_DeInit>
  hadc1.Instance = ADC1;
 800b42c:	9901      	ldr	r1, [sp, #4]
  hadc1.Init.Resolution = ADCResolution;
 800b42e:	f8db 3000 	ldr.w	r3, [fp]
 800b432:	608b      	str	r3, [r1, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b434:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b438:	f44f 6280 	mov.w	r2, #1024	; 0x400
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b43c:	604b      	str	r3, [r1, #4]
  hadc1.Instance = ADC1;
 800b43e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b442:	f44f 7360 	mov.w	r3, #896	; 0x380
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b446:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800b448:	f04f 0801 	mov.w	r8, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b44c:	e9c1 320b 	strd	r3, r2, [r1, #44]	; 0x2c
  hadc1.Instance = ADC1;
 800b450:	6008      	str	r0, [r1, #0]
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b452:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc1);
 800b454:	4608      	mov	r0, r1
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b456:	610c      	str	r4, [r1, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b458:	61cc      	str	r4, [r1, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b45a:	624c      	str	r4, [r1, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b45c:	60cc      	str	r4, [r1, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b45e:	618c      	str	r4, [r1, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b460:	638c      	str	r4, [r1, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800b462:	f8c1 8020 	str.w	r8, [r1, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b466:	f8c1 8034 	str.w	r8, [r1, #52]	; 0x34
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b46a:	614b      	str	r3, [r1, #20]
  HAL_ADC_Init(&hadc1);
 800b46c:	f7f9 fda2 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b470:	f89a c000 	ldrb.w	ip, [sl]
 800b474:	485a      	ldr	r0, [pc, #360]	; (800b5e0 <adcSetResolution+0x234>)
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b476:	9901      	ldr	r1, [sp, #4]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b478:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
  sConfig.Offset = 0;
 800b47c:	9407      	str	r4, [sp, #28]
  sConfig.Rank = 1;
 800b47e:	e9cd 3802 	strd	r3, r8, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b482:	4608      	mov	r0, r1
  sConfig.SamplingTime = ADCSamplingTime;
 800b484:	f8d9 3000 	ldr.w	r3, [r9]
 800b488:	9304      	str	r3, [sp, #16]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b48a:	a902      	add	r1, sp, #8
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b48c:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b490:	f7fa fa92 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b494:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b498:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b49c:	607a      	str	r2, [r7, #4]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b49e:	f44f 7260 	mov.w	r2, #896	; 0x380
 800b4a2:	e9c7 2c0b 	strd	r2, ip, [r7, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800b4a6:	f8db 1000 	ldr.w	r1, [fp]
  hadc2.Instance = ADC2;
 800b4aa:	4b4e      	ldr	r3, [pc, #312]	; (800b5e4 <adcSetResolution+0x238>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b4ac:	613c      	str	r4, [r7, #16]
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800b4ae:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc2);
 800b4b0:	4638      	mov	r0, r7
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b4b2:	e9c7 2405 	strd	r2, r4, [r7, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b4b6:	61fc      	str	r4, [r7, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b4b8:	627c      	str	r4, [r7, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b4ba:	60fc      	str	r4, [r7, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b4bc:	f8c7 8020 	str.w	r8, [r7, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b4c0:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b4c4:	63bc      	str	r4, [r7, #56]	; 0x38
  hadc2.Instance = ADC2;
 800b4c6:	603b      	str	r3, [r7, #0]
  hadc2.Init.Resolution = ADCResolution;
 800b4c8:	60b9      	str	r1, [r7, #8]
  HAL_ADC_Init(&hadc2);
 800b4ca:	f7f9 fd73 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b4ce:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800b4d2:	4945      	ldr	r1, [pc, #276]	; (800b5e8 <adcSetResolution+0x23c>)
  sConfig.Offset = 0;
 800b4d4:	9407      	str	r4, [sp, #28]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b4d6:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b4da:	a902      	add	r1, sp, #8
  sConfig.Rank = 1;
 800b4dc:	e9cd 3802 	strd	r3, r8, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b4e0:	4638      	mov	r0, r7
  sConfig.SamplingTime = ADCSamplingTime;
 800b4e2:	f8d9 3000 	ldr.w	r3, [r9]
 800b4e6:	9304      	str	r3, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b4e8:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b4ec:	f7fa fa64 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b4f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b4f4:	f44f 6e80 	mov.w	lr, #1024	; 0x400
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b4f8:	6073      	str	r3, [r6, #4]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b4fa:	f44f 7360 	mov.w	r3, #896	; 0x380
 800b4fe:	e9c6 3e0b 	strd	r3, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800b502:	f8db 1000 	ldr.w	r1, [fp]
  hadc3.Instance = ADC3;
 800b506:	4f39      	ldr	r7, [pc, #228]	; (800b5ec <adcSetResolution+0x240>)
 800b508:	6037      	str	r7, [r6, #0]
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800b50a:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc3);
 800b50c:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b50e:	e9c6 3405 	strd	r3, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800b512:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b514:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800b516:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b518:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b51a:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800b51c:	f8c6 8020 	str.w	r8, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800b520:	f8c6 8034 	str.w	r8, [r6, #52]	; 0x34
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b524:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800b526:	f7f9 fd45 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b52a:	f89a 0002 	ldrb.w	r0, [sl, #2]
 800b52e:	4930      	ldr	r1, [pc, #192]	; (800b5f0 <adcSetResolution+0x244>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b530:	f8d9 3000 	ldr.w	r3, [r9]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b534:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b538:	9304      	str	r3, [sp, #16]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b53a:	a902      	add	r1, sp, #8
 800b53c:	4630      	mov	r0, r6
  sConfig.Rank = 1;
 800b53e:	f8cd 800c 	str.w	r8, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b542:	e9cd 4405 	strd	r4, r4, [sp, #20]
  sConfig.Offset = 0;
 800b546:	9407      	str	r4, [sp, #28]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b548:	9702      	str	r7, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b54a:	f7fa fa35 	bl	80059b8 <HAL_ADC_ConfigChannel>
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b54e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc4.Init.Resolution = ADCResolution;
 800b552:	f8db 3000 	ldr.w	r3, [fp]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b556:	606a      	str	r2, [r5, #4]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b558:	f44f 6b80 	mov.w	fp, #1024	; 0x400
 800b55c:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc4.Instance = ADC4;
 800b560:	4924      	ldr	r1, [pc, #144]	; (800b5f4 <adcSetResolution+0x248>)
  hadc4.Init.Resolution = ADCResolution;
 800b562:	60ab      	str	r3, [r5, #8]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b564:	e9c5 2b0b 	strd	r2, fp, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800b568:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800b56a:	2204      	movs	r2, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800b56c:	e9c5 2405 	strd	r2, r4, [r5, #20]
  hadc4.Instance = ADC4;
 800b570:	6029      	str	r1, [r5, #0]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b572:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800b574:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800b576:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b578:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800b57a:	f8c5 8020 	str.w	r8, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800b57e:	f8c5 8034 	str.w	r8, [r5, #52]	; 0x34
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b582:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800b584:	f7f9 fd16 	bl	8004fb4 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b588:	f89a 1003 	ldrb.w	r1, [sl, #3]
 800b58c:	4b1a      	ldr	r3, [pc, #104]	; (800b5f8 <adcSetResolution+0x24c>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b58e:	f8d9 2000 	ldr.w	r2, [r9]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b592:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  sConfig.Rank = 1;
 800b596:	f8cd 800c 	str.w	r8, [sp, #12]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b59a:	a902      	add	r1, sp, #8
 800b59c:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b59e:	e9cd 2404 	strd	r2, r4, [sp, #16]
  sConfig.Offset = 0;
 800b5a2:	e9cd 4406 	strd	r4, r4, [sp, #24]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b5a6:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b5a8:	f7fa fa06 	bl	80059b8 <HAL_ADC_ConfigChannel>
}
 800b5ac:	b009      	add	sp, #36	; 0x24
 800b5ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ADCResolution	= ADC_RESOLUTION8b;
 800b5b2:	f8df b048 	ldr.w	fp, [pc, #72]	; 800b5fc <adcSetResolution+0x250>
 800b5b6:	2210      	movs	r2, #16
 800b5b8:	f8cb 2000 	str.w	r2, [fp]
 800b5bc:	e715      	b.n	800b3ea <adcSetResolution+0x3e>
 800b5be:	bf00      	nop
 800b5c0:	2000cc20 	.word	0x2000cc20
 800b5c4:	2000cb88 	.word	0x2000cb88
 800b5c8:	2000cc74 	.word	0x2000cc74
 800b5cc:	2000cd0c 	.word	0x2000cd0c
 800b5d0:	2000ccc8 	.word	0x2000ccc8
 800b5d4:	2000cd60 	.word	0x2000cd60
 800b5d8:	2000cbdc 	.word	0x2000cbdc
 800b5dc:	2000cb44 	.word	0x2000cb44
 800b5e0:	0801205c 	.word	0x0801205c
 800b5e4:	50000100 	.word	0x50000100
 800b5e8:	08012080 	.word	0x08012080
 800b5ec:	50000400 	.word	0x50000400
 800b5f0:	080120a8 	.word	0x080120a8
 800b5f4:	50000500 	.word	0x50000500
 800b5f8:	080120b8 	.word	0x080120b8
 800b5fc:	200047b0 	.word	0x200047b0
 800b600:	200047ac 	.word	0x200047ac
 800b604:	200047b4 	.word	0x200047b4

0800b608 <CalibrateADC>:
void CalibrateADC (void){
 800b608:	b508      	push	{r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800b60a:	2100      	movs	r1, #0
 800b60c:	4808      	ldr	r0, [pc, #32]	; (800b630 <CalibrateADC+0x28>)
 800b60e:	f7fa f95f 	bl	80058d0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800b612:	2100      	movs	r1, #0
 800b614:	4807      	ldr	r0, [pc, #28]	; (800b634 <CalibrateADC+0x2c>)
 800b616:	f7fa f95b 	bl	80058d0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800b61a:	2100      	movs	r1, #0
 800b61c:	4806      	ldr	r0, [pc, #24]	; (800b638 <CalibrateADC+0x30>)
 800b61e:	f7fa f957 	bl	80058d0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800b622:	2100      	movs	r1, #0
 800b624:	4805      	ldr	r0, [pc, #20]	; (800b63c <CalibrateADC+0x34>)
}
 800b626:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800b62a:	f7fa b951 	b.w	80058d0 <HAL_ADCEx_Calibration_Start>
 800b62e:	bf00      	nop
 800b630:	2000cc20 	.word	0x2000cc20
 800b634:	2000cb88 	.word	0x2000cb88
 800b638:	2000cc74 	.word	0x2000cc74
 800b63c:	2000cd0c 	.word	0x2000cd0c

0800b640 <SystemClock_Config>:
/* USER CODE END 1 */

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800b640:	b530      	push	{r4, r5, lr}
 800b642:	b0a7      	sub	sp, #156	; 0x9c

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800b644:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800b646:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b648:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800b64a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b64e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800b652:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800b656:	9006      	str	r0, [sp, #24]
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800b658:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b65a:	e9cd 520c 	strd	r5, r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800b65e:	9107      	str	r1, [sp, #28]
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800b660:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800b664:	f7fb f886 	bl	8006774 <HAL_RCC_OscConfig>
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;		// RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1; (before PWM generator implementation)
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800b668:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b66a:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b66c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800b670:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b672:	e9cd 5402 	strd	r5, r4, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b676:	9201      	str	r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b678:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b67a:	9405      	str	r4, [sp, #20]

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800b67c:	4d12      	ldr	r5, [pc, #72]	; (800b6c8 <SystemClock_Config+0x88>)
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800b67e:	f7fb fb49 	bl	8006d14 <HAL_RCC_ClockConfig>
																			 RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34| \
																			 RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15| \
																			 RCC_PERIPHCLK_TIM8; 
																			 // RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \ RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34; (before gen. implem.)
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800b682:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	#endif //USE_GEN_PWM || USE_LOG_ANLYS	
	#ifdef USE_SYNC_PWM		
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
	#endif //USE_SYNC_PWM	
	#ifdef USE_COUNTER	
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800b686:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800b68a:	f44f 7380 	mov.w	r3, #256	; 0x100
		PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;		
	#endif //USE_COUNTER	
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800b68e:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800b690:	911b      	str	r1, [sp, #108]	; 0x6c
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800b692:	921e      	str	r2, [sp, #120]	; 0x78
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800b694:	931a      	str	r3, [sp, #104]	; 0x68
		PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 800b696:	931d      	str	r3, [sp, #116]	; 0x74
		PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;	// if COUNTER defined the	RCC_TIM34CLK clocked by HCLK (not PLL)
 800b698:	941f      	str	r4, [sp, #124]	; 0x7c
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 800b69a:	9420      	str	r4, [sp, #128]	; 0x80
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800b69c:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800b69e:	f7fb fc8b 	bl	8006fb8 <HAL_RCCEx_PeriphCLKConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800b6a2:	f7fb fc53 	bl	8006f4c <HAL_RCC_GetHCLKFreq>
 800b6a6:	4b09      	ldr	r3, [pc, #36]	; (800b6cc <SystemClock_Config+0x8c>)
 800b6a8:	fba3 3000 	umull	r3, r0, r3, r0
 800b6ac:	0980      	lsrs	r0, r0, #6
 800b6ae:	f7fa fb8f 	bl	8005dd0 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800b6b2:	2004      	movs	r0, #4
 800b6b4:	f7fa fbb4 	bl	8005e20 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800b6b8:	4622      	mov	r2, r4
 800b6ba:	4621      	mov	r1, r4
 800b6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c0:	f7fa fb36 	bl	8005d30 <HAL_NVIC_SetPriority>
}
 800b6c4:	b027      	add	sp, #156	; 0x9c
 800b6c6:	bd30      	pop	{r4, r5, pc}
 800b6c8:	00703180 	.word	0x00703180
 800b6cc:	10624dd3 	.word	0x10624dd3

0800b6d0 <resetDevice>:

void resetDevice(void){
	SCB->AIRCR = (0x5FA<<SCB_AIRCR_VECTKEY_Pos)|SCB_AIRCR_SYSRESETREQ_Msk;
 800b6d0:	4b01      	ldr	r3, [pc, #4]	; (800b6d8 <resetDevice+0x8>)
 800b6d2:	4a02      	ldr	r2, [pc, #8]	; (800b6dc <resetDevice+0xc>)
 800b6d4:	60da      	str	r2, [r3, #12]
 800b6d6:	e7fe      	b.n	800b6d6 <resetDevice+0x6>
 800b6d8:	e000ed00 	.word	0xe000ed00
 800b6dc:	05fa0004 	.word	0x05fa0004

0800b6e0 <commsSend>:
		}
	}else{
		UARTsendChar(chr);
	}
	#else
	UARTsendChar(chr);
 800b6e0:	f002 bfc6 	b.w	800e670 <UARTsendChar>

0800b6e4 <commsSendUint32>:

void commsSendInt32(int32_t num){
	commsSendUint32(num);
}

void commsSendUint32(uint32_t num){
 800b6e4:	b570      	push	{r4, r5, r6, lr}
 800b6e6:	b082      	sub	sp, #8
	}else{
		UARTsendBuff((char *)buff,len);
	}
	#else
	//UARTsendBuff((char *)buff,len);
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b6e8:	2204      	movs	r2, #4
	buff[1]=(uint8_t)(num>>8);
 800b6ea:	0a06      	lsrs	r6, r0, #8
	buff[2]=(uint8_t)(num>>16);
 800b6ec:	0c05      	lsrs	r5, r0, #16
	buff[3]=(uint8_t)(num>>24);
 800b6ee:	0e04      	lsrs	r4, r0, #24
	buff[0]=(uint8_t)(num);
 800b6f0:	f88d 0004 	strb.w	r0, [sp, #4]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b6f4:	f241 3388 	movw	r3, #5000	; 0x1388
 800b6f8:	eb0d 0102 	add.w	r1, sp, r2
 800b6fc:	4805      	ldr	r0, [pc, #20]	; (800b714 <commsSendUint32+0x30>)
	buff[1]=(uint8_t)(num>>8);
 800b6fe:	f88d 6005 	strb.w	r6, [sp, #5]
	buff[2]=(uint8_t)(num>>16);
 800b702:	f88d 5006 	strb.w	r5, [sp, #6]
	buff[3]=(uint8_t)(num>>24);
 800b706:	f88d 4007 	strb.w	r4, [sp, #7]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b70a:	f7fd f8db 	bl	80088c4 <HAL_UART_Transmit>
}
 800b70e:	b002      	add	sp, #8
 800b710:	bd70      	pop	{r4, r5, r6, pc}
 800b712:	bf00      	nop
 800b714:	2000d3bc 	.word	0x2000d3bc

0800b718 <commsSendBuff>:
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b718:	460a      	mov	r2, r1
 800b71a:	f241 3388 	movw	r3, #5000	; 0x1388
 800b71e:	4601      	mov	r1, r0
 800b720:	4801      	ldr	r0, [pc, #4]	; (800b728 <commsSendBuff+0x10>)
 800b722:	f7fd b8cf 	b.w	80088c4 <HAL_UART_Transmit>
 800b726:	bf00      	nop
 800b728:	2000d3bc 	.word	0x2000d3bc

0800b72c <commsSendString>:
	#endif
}
void commsSendString(char *chr){
	uint32_t i = 0;
	char * tmp=chr;
	while(*(tmp++)){i++;}
 800b72c:	7802      	ldrb	r2, [r0, #0]
void commsSendString(char *chr){
 800b72e:	4601      	mov	r1, r0
	while(*(tmp++)){i++;}
 800b730:	b172      	cbz	r2, 800b750 <commsSendString+0x24>
void commsSendString(char *chr){
 800b732:	b410      	push	{r4}
 800b734:	1c43      	adds	r3, r0, #1
 800b736:	1a5a      	subs	r2, r3, r1
	while(*(tmp++)){i++;}
 800b738:	f813 4b01 	ldrb.w	r4, [r3], #1
 800b73c:	2c00      	cmp	r4, #0
 800b73e:	d1fa      	bne.n	800b736 <commsSendString+0xa>
 800b740:	b292      	uxth	r2, r2
	}else{
		UARTsendBuff(chr,i);
	}
	#else
//	UARTsendBuff(chr,i);
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800b742:	f241 3388 	movw	r3, #5000	; 0x1388
 800b746:	4805      	ldr	r0, [pc, #20]	; (800b75c <commsSendString+0x30>)
	#endif

}
 800b748:	f85d 4b04 	ldr.w	r4, [sp], #4
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800b74c:	f7fd b8ba 	b.w	80088c4 <HAL_UART_Transmit>
 800b750:	f241 3388 	movw	r3, #5000	; 0x1388
 800b754:	4801      	ldr	r0, [pc, #4]	; (800b75c <commsSendString+0x30>)
 800b756:	f7fd b8b5 	b.w	80088c4 <HAL_UART_Transmit>
 800b75a:	bf00      	nop
 800b75c:	2000d3bc 	.word	0x2000d3bc

0800b760 <commsRecieveUART>:
	#ifdef USE_USB
	if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED){	
		commInputByte(chr);
	}
	#else
	commInputByte(chr);
 800b760:	f7f6 be9c 	b.w	800249c <commInputByte>

0800b764 <MX_DAC_Init>:

uint32_t outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;

/* DAC init function */
void MX_DAC_Init(void)
{
 800b764:	b510      	push	{r4, lr}

  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 800b766:	4c0d      	ldr	r4, [pc, #52]	; (800b79c <MX_DAC_Init+0x38>)
 800b768:	4b0d      	ldr	r3, [pc, #52]	; (800b7a0 <MX_DAC_Init+0x3c>)
 800b76a:	6023      	str	r3, [r4, #0]
{
 800b76c:	b084      	sub	sp, #16
  HAL_DAC_Init(&hdac);
 800b76e:	4620      	mov	r0, r4
 800b770:	f7fa fb62 	bl	8005e38 <HAL_DAC_Init>

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800b774:	4b0b      	ldr	r3, [pc, #44]	; (800b7a4 <MX_DAC_Init+0x40>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800b77a:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800b77c:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800b77e:	4620      	mov	r0, r4
 800b780:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800b782:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800b784:	f7fa fc3c 	bl	8006000 <HAL_DAC_ConfigChannel>

    /**DAC channel OUT2 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800b788:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800b78a:	a901      	add	r1, sp, #4
 800b78c:	4620      	mov	r0, r4
 800b78e:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800b790:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800b792:	f7fa fc35 	bl	8006000 <HAL_DAC_ConfigChannel>

}
 800b796:	b004      	add	sp, #16
 800b798:	bd10      	pop	{r4, pc}
 800b79a:	bf00      	nop
 800b79c:	2000ce2c 	.word	0x2000ce2c
 800b7a0:	40007400 	.word	0x40007400
 800b7a4:	200047b8 	.word	0x200047b8

0800b7a8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC1)
 800b7a8:	4b30      	ldr	r3, [pc, #192]	; (800b86c <HAL_DAC_MspInit+0xc4>)
 800b7aa:	6802      	ldr	r2, [r0, #0]
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	d000      	beq.n	800b7b2 <HAL_DAC_MspInit+0xa>
 800b7b0:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __DAC1_CLK_ENABLE();
 800b7b2:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
{
 800b7b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    __DAC1_CLK_ENABLE();
 800b7ba:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800b7bc:	4d2c      	ldr	r5, [pc, #176]	; (800b870 <HAL_DAC_MspInit+0xc8>)
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch1);
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800b7be:	4f2d      	ldr	r7, [pc, #180]	; (800b874 <HAL_DAC_MspInit+0xcc>)
    __DAC1_CLK_ENABLE();
 800b7c0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800b7c4:	61da      	str	r2, [r3, #28]
 800b7c6:	69db      	ldr	r3, [r3, #28]
{
 800b7c8:	b08b      	sub	sp, #44	; 0x2c
    __DAC1_CLK_ENABLE();
 800b7ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7d2:	f04f 0800 	mov.w	r8, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800b7d6:	2230      	movs	r2, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b7d8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b7da:	a905      	add	r1, sp, #20
 800b7dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b7e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800b7e4:	f44f 5900 	mov.w	r9, #8192	; 0x2000
    __DAC1_CLK_ENABLE();
 800b7e8:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7ea:	f8cd 801c 	str.w	r8, [sp, #28]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b7ee:	f04f 0b10 	mov.w	fp, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b7f2:	f7fa fe27 	bl	8006444 <HAL_GPIO_Init>
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800b7f6:	f04f 0a20 	mov.w	sl, #32
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800b7fa:	2180      	movs	r1, #128	; 0x80
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b7fc:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800b800:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800b804:	4c1c      	ldr	r4, [pc, #112]	; (800b878 <HAL_DAC_MspInit+0xd0>)
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800b806:	f8c5 8008 	str.w	r8, [r5, #8]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800b80a:	4628      	mov	r0, r5
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800b80c:	602c      	str	r4, [r5, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b80e:	f8c5 b004 	str.w	fp, [r5, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800b812:	60e9      	str	r1, [r5, #12]
 800b814:	9103      	str	r1, [sp, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b816:	612a      	str	r2, [r5, #16]
 800b818:	9202      	str	r2, [sp, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800b81a:	616b      	str	r3, [r5, #20]
 800b81c:	9301      	str	r3, [sp, #4]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800b81e:	e9c5 a906 	strd	sl, r9, [r5, #24]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800b822:	f7fa fc31 	bl	8006088 <HAL_DMA_Init>
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800b826:	6838      	ldr	r0, [r7, #0]

		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800b828:	4c14      	ldr	r4, [pc, #80]	; (800b87c <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800b82a:	9b01      	ldr	r3, [sp, #4]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800b82c:	60b5      	str	r5, [r6, #8]
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800b82e:	ea40 0009 	orr.w	r0, r0, r9
 800b832:	6038      	str	r0, [r7, #0]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800b834:	9903      	ldr	r1, [sp, #12]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800b836:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b838:	9a02      	ldr	r2, [sp, #8]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800b83a:	4d11      	ldr	r5, [pc, #68]	; (800b880 <HAL_DAC_MspInit+0xd8>)
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800b83c:	f8c4 8008 	str.w	r8, [r4, #8]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch2);
 800b840:	4620      	mov	r0, r4
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 800b842:	e9c4 3a05 	strd	r3, sl, [r4, #20]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b846:	f8c4 b004 	str.w	fp, [r4, #4]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800b84a:	60e1      	str	r1, [r4, #12]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b84c:	6122      	str	r2, [r4, #16]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800b84e:	f8c4 901c 	str.w	r9, [r4, #28]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800b852:	6025      	str	r5, [r4, #0]
		HAL_DMA_Init(&hdma_dac1_ch2);
 800b854:	f7fa fc18 	bl	8006088 <HAL_DMA_Init>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800b858:	683b      	ldr	r3, [r7, #0]
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800b85a:	60f4      	str	r4, [r6, #12]
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800b85c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800b860:	6266      	str	r6, [r4, #36]	; 0x24
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800b862:	603b      	str	r3, [r7, #0]
		
  /* USER CODE END DAC_MspInit 1 */
  }
}
 800b864:	b00b      	add	sp, #44	; 0x2c
 800b866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b86a:	bf00      	nop
 800b86c:	40007400 	.word	0x40007400
 800b870:	2000cde8 	.word	0x2000cde8
 800b874:	40010000 	.word	0x40010000
 800b878:	40020030 	.word	0x40020030
 800b87c:	2000cda4 	.word	0x2000cda4
 800b880:	40020044 	.word	0x40020044

0800b884 <DAC_DMA_Reconfig>:
  /* USER CODE END DAC_MspDeInit 1 */

} 

/* USER CODE BEGIN 1 */
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800b884:	b570      	push	{r4, r5, r6, lr}
	uint32_t dacChannel=0;
	switch(chan){
 800b886:	2801      	cmp	r0, #1
	uint32_t dacChannel=0;
 800b888:	bf0c      	ite	eq
 800b88a:	2410      	moveq	r4, #16
 800b88c:	2400      	movne	r4, #0
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800b88e:	b082      	sub	sp, #8
 800b890:	460d      	mov	r5, r1
		break;
		case 1:
			dacChannel=DAC_CHANNEL_2;
		break;
	}
	HAL_DAC_Stop_DMA(&hdac,dacChannel);
 800b892:	4807      	ldr	r0, [pc, #28]	; (800b8b0 <DAC_DMA_Reconfig+0x2c>)
 800b894:	4621      	mov	r1, r4
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800b896:	4616      	mov	r6, r2
	HAL_DAC_Stop_DMA(&hdac,dacChannel);
 800b898:	f7fa faf4 	bl	8005e84 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac, dacChannel, buff, len, DAC_ALIGN_12B_R);
 800b89c:	2000      	movs	r0, #0
 800b89e:	9000      	str	r0, [sp, #0]
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	4633      	mov	r3, r6
 800b8a4:	462a      	mov	r2, r5
 800b8a6:	4802      	ldr	r0, [pc, #8]	; (800b8b0 <DAC_DMA_Reconfig+0x2c>)
 800b8a8:	f7fa fb34 	bl	8005f14 <HAL_DAC_Start_DMA>
}
 800b8ac:	b002      	add	sp, #8
 800b8ae:	bd70      	pop	{r4, r5, r6, pc}
 800b8b0:	2000ce2c 	.word	0x2000ce2c

0800b8b4 <DACSetOutputBuffer>:
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}

void DACSetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;
 800b8b4:	4b01      	ldr	r3, [pc, #4]	; (800b8bc <DACSetOutputBuffer+0x8>)
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	601a      	str	r2, [r3, #0]
}
 800b8ba:	4770      	bx	lr
 800b8bc:	200047b8 	.word	0x200047b8

0800b8c0 <DACUnsetOutputBuffer>:

void DACUnsetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_DISABLE;
 800b8c0:	4b01      	ldr	r3, [pc, #4]	; (800b8c8 <DACUnsetOutputBuffer+0x8>)
 800b8c2:	2202      	movs	r2, #2
 800b8c4:	601a      	str	r2, [r3, #0]
}
 800b8c6:	4770      	bx	lr
 800b8c8:	200047b8 	.word	0x200047b8

0800b8cc <GeneratingEnable>:
/**
  * @brief  Enable sampling
  * @param  None
  * @retval None
  */
void GeneratingEnable(void){
 800b8cc:	b510      	push	{r4, lr}
  hdac.Instance = DAC;
 800b8ce:	4c13      	ldr	r4, [pc, #76]	; (800b91c <GeneratingEnable+0x50>)
 800b8d0:	4b13      	ldr	r3, [pc, #76]	; (800b920 <GeneratingEnable+0x54>)
 800b8d2:	6023      	str	r3, [r4, #0]
void GeneratingEnable(void){
 800b8d4:	b086      	sub	sp, #24
  HAL_DAC_Init(&hdac);
 800b8d6:	4620      	mov	r0, r4
 800b8d8:	f7fa faae 	bl	8005e38 <HAL_DAC_Init>
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800b8dc:	4b11      	ldr	r3, [pc, #68]	; (800b924 <GeneratingEnable+0x58>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800b8e2:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800b8e4:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800b8ea:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800b8ec:	f7fa fb88 	bl	8006000 <HAL_DAC_ConfigChannel>
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800b8f0:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800b8f2:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800b8f8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800b8fa:	2430      	movs	r4, #48	; 0x30
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800b8fc:	f7fa fb80 	bl	8006000 <HAL_DAC_ConfigChannel>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b900:	2203      	movs	r2, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b902:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b904:	a901      	add	r1, sp, #4
 800b906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b90a:	e9cd 4201 	strd	r4, r2, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b90e:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b910:	f7fa fd98 	bl	8006444 <HAL_GPIO_Init>
	MX_DAC_Init();
	DACEnableOutput();
	TIMGenEnable();
 800b914:	f001 f9dc 	bl	800ccd0 <TIMGenEnable>
}
 800b918:	b006      	add	sp, #24
 800b91a:	bd10      	pop	{r4, pc}
 800b91c:	2000ce2c 	.word	0x2000ce2c
 800b920:	40007400 	.word	0x40007400
 800b924:	200047b8 	.word	0x200047b8

0800b928 <GeneratingDisable>:
/**
  * @brief  Disable sampling
  * @param  None
  * @retval None
  */
void GeneratingDisable(void){
 800b928:	b510      	push	{r4, lr}
	TIMGenDisable();
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800b92a:	4c0c      	ldr	r4, [pc, #48]	; (800b95c <GeneratingDisable+0x34>)
void GeneratingDisable(void){
 800b92c:	b086      	sub	sp, #24
	TIMGenDisable();
 800b92e:	f001 f9dd 	bl	800ccec <TIMGenDisable>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800b932:	4620      	mov	r0, r4
 800b934:	2100      	movs	r1, #0
 800b936:	f7fa fa95 	bl	8005e64 <HAL_DAC_Stop>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_2);
 800b93a:	4620      	mov	r0, r4
 800b93c:	2110      	movs	r1, #16
 800b93e:	f7fa fa91 	bl	8005e64 <HAL_DAC_Stop>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b942:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800b944:	2230      	movs	r2, #48	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b946:	a901      	add	r1, sp, #4
 800b948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b94c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b950:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b952:	f7fa fd77 	bl	8006444 <HAL_GPIO_Init>
	DACDisableOutput();	
}
 800b956:	b006      	add	sp, #24
 800b958:	bd10      	pop	{r4, pc}
 800b95a:	bf00      	nop
 800b95c:	2000ce2c 	.word	0x2000ce2c

0800b960 <MX_DMA_Init>:
#include "dma.h"

void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __DMA2_CLK_ENABLE();
 800b960:	4b0a      	ldr	r3, [pc, #40]	; (800b98c <MX_DMA_Init+0x2c>)
 800b962:	695a      	ldr	r2, [r3, #20]
 800b964:	f042 0202 	orr.w	r2, r2, #2
 800b968:	615a      	str	r2, [r3, #20]
 800b96a:	695a      	ldr	r2, [r3, #20]
{
 800b96c:	b082      	sub	sp, #8
  __DMA2_CLK_ENABLE();
 800b96e:	f002 0202 	and.w	r2, r2, #2
 800b972:	9200      	str	r2, [sp, #0]
 800b974:	9a00      	ldr	r2, [sp, #0]
	__DMA1_CLK_ENABLE();
 800b976:	695a      	ldr	r2, [r3, #20]
 800b978:	f042 0201 	orr.w	r2, r2, #1
 800b97c:	615a      	str	r2, [r3, #20]
 800b97e:	695b      	ldr	r3, [r3, #20]
 800b980:	f003 0301 	and.w	r3, r3, #1
 800b984:	9301      	str	r3, [sp, #4]
 800b986:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
}
 800b988:	b002      	add	sp, #8
 800b98a:	4770      	bx	lr
 800b98c:	40021000 	.word	0x40021000

0800b990 <MX_GPIO_Init>:
//	BSP_LED_Init(LED2);

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __GPIOC_CLK_ENABLE();
 800b990:	4b2b      	ldr	r3, [pc, #172]	; (800ba40 <MX_GPIO_Init+0xb0>)
  __GPIOA_CLK_ENABLE();
  __GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800b992:	492c      	ldr	r1, [pc, #176]	; (800ba44 <MX_GPIO_Init+0xb4>)
  __GPIOC_CLK_ENABLE();
 800b994:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800b996:	482c      	ldr	r0, [pc, #176]	; (800ba48 <MX_GPIO_Init+0xb8>)
{
 800b998:	b510      	push	{r4, lr}
  __GPIOC_CLK_ENABLE();
 800b99a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800b99e:	615a      	str	r2, [r3, #20]
 800b9a0:	695a      	ldr	r2, [r3, #20]
{
 800b9a2:	b08a      	sub	sp, #40	; 0x28
  __GPIOC_CLK_ENABLE();
 800b9a4:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800b9a8:	9201      	str	r2, [sp, #4]
 800b9aa:	9a01      	ldr	r2, [sp, #4]
  __GPIOF_CLK_ENABLE();
 800b9ac:	695a      	ldr	r2, [r3, #20]
 800b9ae:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800b9b2:	615a      	str	r2, [r3, #20]
 800b9b4:	695a      	ldr	r2, [r3, #20]
 800b9b6:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800b9ba:	9202      	str	r2, [sp, #8]
 800b9bc:	9a02      	ldr	r2, [sp, #8]
  __GPIOA_CLK_ENABLE();
 800b9be:	695a      	ldr	r2, [r3, #20]
 800b9c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800b9c4:	615a      	str	r2, [r3, #20]
 800b9c6:	695a      	ldr	r2, [r3, #20]
 800b9c8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800b9cc:	9203      	str	r2, [sp, #12]
 800b9ce:	9a03      	ldr	r2, [sp, #12]
  __GPIOB_CLK_ENABLE();
 800b9d0:	695a      	ldr	r2, [r3, #20]
 800b9d2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800b9d6:	615a      	str	r2, [r3, #20]
 800b9d8:	695b      	ldr	r3, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800b9da:	9106      	str	r1, [sp, #24]
  __GPIOB_CLK_ENABLE();
 800b9dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9e0:	2400      	movs	r4, #0
  __GPIOB_CLK_ENABLE();
 800b9e2:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800b9e4:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = B1_Pin;
 800b9e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  __GPIOB_CLK_ENABLE();
 800b9ea:	9a04      	ldr	r2, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 800b9ec:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9ee:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800b9f0:	f7fa fd28 	bl	8006444 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800b9f4:	200c      	movs	r0, #12
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800b9f6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9f8:	2202      	movs	r2, #2
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800b9fa:	2307      	movs	r3, #7
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800b9fc:	9005      	str	r0, [sp, #20]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800b9fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba02:	9206      	str	r2, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ba04:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800ba06:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ba0a:	f7fa fd1b 	bl	8006444 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  GPIO_InitStruct.Pin = D7_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ba0e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = D7_PIN;
 800ba10:	f44f 7280 	mov.w	r2, #256	; 0x100
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ba14:	2301      	movs	r3, #1
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ba16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = D7_PIN;
 800ba1a:	e9cd 2405 	strd	r2, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ba1e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ba20:	f7fa fd10 	bl	8006444 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  
	GPIO_InitStruct.Pin = D8_PIN;
 800ba24:	f44f 7200 	mov.w	r2, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ba28:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800ba2a:	a905      	add	r1, sp, #20
 800ba2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba30:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ba32:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800ba36:	f7fa fd05 	bl	8006444 <HAL_GPIO_Init>
//  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
//  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
	
}
 800ba3a:	b00a      	add	sp, #40	; 0x28
 800ba3c:	bd10      	pop	{r4, pc}
 800ba3e:	bf00      	nop
 800ba40:	40021000 	.word	0x40021000
 800ba44:	10120000 	.word	0x10120000
 800ba48:	48000800 	.word	0x48000800

0800ba4c <LED_On>:

void LED_On(void){
//	BSP_LED_On(LED2);
}
 800ba4c:	4770      	bx	lr
 800ba4e:	bf00      	nop

0800ba50 <LED_Off>:
 800ba50:	4770      	bx	lr
 800ba52:	bf00      	nop

0800ba54 <StartThread>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

static void StartThread(void const * argument)
{
 800ba54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		//xQueueSendToBack(messageQueue, "QflushComms", portMAX_DELAY);
		osDelay(10);
 800ba56:	200a      	movs	r0, #10
 800ba58:	f7fd f9b2 	bl	8008dc0 <osDelay>
 800ba5c:	e7fb      	b.n	800ba56 <StartThread+0x2>
 800ba5e:	bf00      	nop

0800ba60 <main>:
{
 800ba60:	b580      	push	{r7, lr}
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ba62:	4c4b      	ldr	r4, [pc, #300]	; (800bb90 <main+0x130>)
{
 800ba64:	b0ae      	sub	sp, #184	; 0xb8
  HAL_Init();
 800ba66:	f7f9 fa4f 	bl	8004f08 <HAL_Init>
  SystemClock_Config();
 800ba6a:	f7ff fde9 	bl	800b640 <SystemClock_Config>
  MX_GPIO_Init();
 800ba6e:	f7ff ff8f 	bl	800b990 <MX_GPIO_Init>
  MX_DMA_Init();
 800ba72:	f7ff ff75 	bl	800b960 <MX_DMA_Init>
	LED_On();
 800ba76:	f7ff ffe9 	bl	800ba4c <LED_On>
  MX_ADC1_Init();
 800ba7a:	f7fe ff59 	bl	800a930 <MX_ADC1_Init>
  MX_ADC2_Init();
 800ba7e:	f7fe ff95 	bl	800a9ac <MX_ADC2_Init>
  MX_ADC3_Init();
 800ba82:	f7fe ffd3 	bl	800aa2c <MX_ADC3_Init>
	MX_ADC4_Init();
 800ba86:	f7ff f811 	bl	800aaac <MX_ADC4_Init>
	MX_TIM15_Init();
 800ba8a:	f000 fb09 	bl	800c0a0 <MX_TIM15_Init>
	CalibrateADC();
 800ba8e:	f7ff fdbb 	bl	800b608 <CalibrateADC>
	adcSetDefaultInputs();
 800ba92:	f7ff fc83 	bl	800b39c <adcSetDefaultInputs>
	MX_DAC_Init();
 800ba96:	f7ff fe65 	bl	800b764 <MX_DAC_Init>
	MX_TIM6_Init();
 800ba9a:	f000 fb23 	bl	800c0e4 <MX_TIM6_Init>
	MX_TIM7_Init();
 800ba9e:	f000 fb3d 	bl	800c11c <MX_TIM7_Init>
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800baa2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800baa4:	4625      	mov	r5, r4
 800baa6:	f10d 0c04 	add.w	ip, sp, #4
 800baaa:	f855 8b04 	ldr.w	r8, [r5], #4
 800baae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bab4:	f104 0e18 	add.w	lr, r4, #24
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bab8:	af06      	add	r7, sp, #24
 800baba:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800babc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bac0:	ae0b      	add	r6, sp, #44	; 0x2c
 800bac2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bac4:	f104 092c 	add.w	r9, r4, #44	; 0x2c
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bac8:	682a      	ldr	r2, [r5, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800baca:	f8de 3000 	ldr.w	r3, [lr]
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bace:	f8cc 8000 	str.w	r8, [ip]
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bad2:	603a      	str	r2, [r7, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bad4:	6033      	str	r3, [r6, #0]
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bad6:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bada:	f104 0640 	add.w	r6, r4, #64	; 0x40
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bade:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800bae2:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bae6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bae8:	f104 0554 	add.w	r5, r4, #84	; 0x54
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800baec:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
 800baf0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800baf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800baf6:	af1a      	add	r7, sp, #104	; 0x68
 800baf8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bafa:	f104 0e68 	add.w	lr, r4, #104	; 0x68
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bafe:	f8d9 3000 	ldr.w	r3, [r9]
 800bb02:	f8c8 3000 	str.w	r3, [r8]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb06:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb0a:	6836      	ldr	r6, [r6, #0]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb0c:	682d      	ldr	r5, [r5, #0]
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb0e:	f8cc 6000 	str.w	r6, [ip]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb12:	603d      	str	r5, [r7, #0]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb14:	f104 0c7c 	add.w	ip, r4, #124	; 0x7c
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb18:	af1f      	add	r7, sp, #124	; 0x7c
 800bb1a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb20:	3490      	adds	r4, #144	; 0x90
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb22:	ae24      	add	r6, sp, #144	; 0x90
 800bb24:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb28:	ad29      	add	r5, sp, #164	; 0xa4
 800bb2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb2c:	f8de 1000 	ldr.w	r1, [lr]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb30:	f8dc 2000 	ldr.w	r2, [ip]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb34:	6823      	ldr	r3, [r4, #0]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb36:	6039      	str	r1, [r7, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800bb38:	a801      	add	r0, sp, #4
 800bb3a:	2100      	movs	r1, #0
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb3c:	6032      	str	r2, [r6, #0]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bb3e:	602b      	str	r3, [r5, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800bb40:	f7fd f926 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(USER_TASK), NULL);
 800bb44:	2100      	movs	r1, #0
 800bb46:	a806      	add	r0, sp, #24
 800bb48:	f7fd f922 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(COMM_TASK), NULL);
 800bb4c:	2100      	movs	r1, #0
 800bb4e:	a80b      	add	r0, sp, #44	; 0x2c
 800bb50:	f7fd f91e 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TASK), NULL);
 800bb54:	2100      	movs	r1, #0
 800bb56:	a810      	add	r0, sp, #64	; 0x40
 800bb58:	f7fd f91a 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TRIG_TASK), NULL);
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	a815      	add	r0, sp, #84	; 0x54
 800bb60:	f7fd f916 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(COUNTER_TASK), NULL);
 800bb64:	2100      	movs	r1, #0
 800bb66:	a81a      	add	r0, sp, #104	; 0x68
 800bb68:	f7fd f912 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(GENERATOR_TASK), NULL);
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	a81f      	add	r0, sp, #124	; 0x7c
 800bb70:	f7fd f90e 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(SYNC_PWM_TASK), NULL);
 800bb74:	2100      	movs	r1, #0
 800bb76:	a824      	add	r0, sp, #144	; 0x90
 800bb78:	f7fd f90a 	bl	8008d90 <osThreadCreate>
	osThreadCreate (osThread(LOG_ANLYS_TASK), NULL);
 800bb7c:	2100      	movs	r1, #0
 800bb7e:	a829      	add	r0, sp, #164	; 0xa4
 800bb80:	f7fd f906 	bl	8008d90 <osThreadCreate>
	LED_Off();
 800bb84:	f7ff ff64 	bl	800ba50 <LED_Off>
  osKernelStart();
 800bb88:	f7fd f8fc 	bl	8008d84 <osKernelStart>
 800bb8c:	e7fe      	b.n	800bb8c <main+0x12c>
 800bb8e:	bf00      	nop
 800bb90:	08011994 	.word	0x08011994

0800bb94 <HAL_MspInit>:
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
  /* USER CODE BEGIN MspInit 0 */
  __SYSCFG_CLK_ENABLE();
 800bb94:	4b0b      	ldr	r3, [pc, #44]	; (800bbc4 <HAL_MspInit+0x30>)
{
 800bb96:	b500      	push	{lr}
  __SYSCFG_CLK_ENABLE();
 800bb98:	699a      	ldr	r2, [r3, #24]
 800bb9a:	f042 0201 	orr.w	r2, r2, #1
 800bb9e:	619a      	str	r2, [r3, #24]
 800bba0:	699b      	ldr	r3, [r3, #24]
{
 800bba2:	b083      	sub	sp, #12
  __SYSCFG_CLK_ENABLE();
 800bba4:	f003 0301 	and.w	r3, r3, #1
 800bba8:	9301      	str	r3, [sp, #4]
  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800bbaa:	2003      	movs	r0, #3
  __SYSCFG_CLK_ENABLE();
 800bbac:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800bbae:	f7fa f8ad 	bl	8005d0c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	4611      	mov	r1, r2
 800bbb6:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bbba:	b003      	add	sp, #12
 800bbbc:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800bbc0:	f7fa b8b6 	b.w	8005d30 <HAL_NVIC_SetPriority>
 800bbc4:	40021000 	.word	0x40021000

0800bbc8 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 800bbc8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
	char c = (uint16_t)(USART2->RDR & (uint16_t)0x01FF);
 800bbca:	4b05      	ldr	r3, [pc, #20]	; (800bbe0 <USART2_IRQHandler+0x18>)
 800bbcc:	8c98      	ldrh	r0, [r3, #36]	; 0x24
	commsRecieveUART(c);
 800bbce:	b2c0      	uxtb	r0, r0
 800bbd0:	f7ff fdc6 	bl	800b760 <commsRecieveUART>
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800bbd4:	2026      	movs	r0, #38	; 0x26
  /* USER CODE END USART2_IRQn 0 */
  
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800bbd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800bbda:	f7fa b913 	b.w	8005e04 <HAL_NVIC_ClearPendingIRQ>
 800bbde:	bf00      	nop
 800bbe0:	40004400 	.word	0x40004400

0800bbe4 <DMA1_Channel6_IRQHandler>:

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800bbe4:	4770      	bx	lr
 800bbe6:	bf00      	nop

0800bbe8 <DMA1_Channel2_IRQHandler>:
/**
* @brief This function handles DMA1 channel2 global interrupt.
*/
void DMA1_Channel2_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 800bbe8:	4801      	ldr	r0, [pc, #4]	; (800bbf0 <DMA1_Channel2_IRQHandler+0x8>)
 800bbea:	f7fa bb85 	b.w	80062f8 <HAL_DMA_IRQHandler>
 800bbee:	bf00      	nop
 800bbf0:	2000cf8c 	.word	0x2000cf8c

0800bbf4 <DMA1_Channel7_IRQHandler>:
*	Saves DMA CNDTR pointer state to find out later where the trigger occured.
* NOT USED ANYMORE !!!
*/
void DMA1_Channel7_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 800bbf4:	4801      	ldr	r0, [pc, #4]	; (800bbfc <DMA1_Channel7_IRQHandler+0x8>)
 800bbf6:	f7fa bb7f 	b.w	80062f8 <HAL_DMA_IRQHandler>
 800bbfa:	bf00      	nop
 800bbfc:	2000d2f0 	.word	0x2000d2f0

0800bc00 <EXTI15_10_IRQHandler>:

/**
  * @brief  Logic Analyzer ISR triggered by an incoming signal edge on GPIO.
	*					Stores time of trigger and starts posttrigger time (TIM4) in order to sample the rest.
  */
void EXTI15_10_IRQHandler(void){
 800bc00:	b570      	push	{r4, r5, r6, lr}
	TIM_PostTrigger_SoftwareStart();
 800bc02:	f001 fd2d 	bl	800d660 <TIM_PostTrigger_SoftwareStart>
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800bc06:	4b45      	ldr	r3, [pc, #276]	; (800bd1c <EXTI15_10_IRQHandler+0x11c>)
 800bc08:	4d45      	ldr	r5, [pc, #276]	; (800bd20 <EXTI15_10_IRQHandler+0x120>)
 800bc0a:	681a      	ldr	r2, [r3, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800bc0c:	4b45      	ldr	r3, [pc, #276]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800bc0e:	6852      	ldr	r2, [r2, #4]
 800bc10:	602a      	str	r2, [r5, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800bc12:	695c      	ldr	r4, [r3, #20]
	*					Distinguishes the source of the trigger.
  */
void LOG_ANLYS_handle_interrupt(uint32_t pr){
	uint8_t isRightPin = 0;
	
	if(pr & (1 << 6) ){ 	//pending request on pin 6
 800bc14:	0660      	lsls	r0, r4, #25
 800bc16:	d504      	bpl.n	800bc22 <EXTI15_10_IRQHandler+0x22>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 800bc18:	2240      	movs	r2, #64	; 0x40
 800bc1a:	615a      	str	r2, [r3, #20]
		if(logAnlys.trigConfig == TRIG_CHAN1){
 800bc1c:	7d6b      	ldrb	r3, [r5, #21]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d051      	beq.n	800bcc6 <EXTI15_10_IRQHandler+0xc6>
	uint8_t isRightPin = 0;
 800bc22:	2300      	movs	r3, #0
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 7) ){ 	//pending request on pin 7
 800bc24:	0621      	lsls	r1, r4, #24
 800bc26:	d506      	bpl.n	800bc36 <EXTI15_10_IRQHandler+0x36>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
 800bc28:	4a3e      	ldr	r2, [pc, #248]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bc2a:	2180      	movs	r1, #128	; 0x80
 800bc2c:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN2){
 800bc2e:	7d6e      	ldrb	r6, [r5, #21]
 800bc30:	b2f6      	uxtb	r6, r6
 800bc32:	2e01      	cmp	r6, #1
 800bc34:	d067      	beq.n	800bd06 <EXTI15_10_IRQHandler+0x106>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 8) ){ 	//pending request on pin 8
 800bc36:	05e2      	lsls	r2, r4, #23
 800bc38:	d506      	bpl.n	800bc48 <EXTI15_10_IRQHandler+0x48>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 800bc3a:	4a3a      	ldr	r2, [pc, #232]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bc3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bc40:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN3){
 800bc42:	7d6a      	ldrb	r2, [r5, #21]
 800bc44:	2a02      	cmp	r2, #2
 800bc46:	d063      	beq.n	800bd10 <EXTI15_10_IRQHandler+0x110>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 9) ){ 	//pending request on pin 9
 800bc48:	05a6      	lsls	r6, r4, #22
 800bc4a:	d506      	bpl.n	800bc5a <EXTI15_10_IRQHandler+0x5a>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
 800bc4c:	4a35      	ldr	r2, [pc, #212]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bc4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bc52:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN4){
 800bc54:	7d6a      	ldrb	r2, [r5, #21]
 800bc56:	2a03      	cmp	r2, #3
 800bc58:	d03a      	beq.n	800bcd0 <EXTI15_10_IRQHandler+0xd0>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 10) ){ 	//pending request on pin 10
 800bc5a:	0560      	lsls	r0, r4, #21
 800bc5c:	d506      	bpl.n	800bc6c <EXTI15_10_IRQHandler+0x6c>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_10);
 800bc5e:	4a31      	ldr	r2, [pc, #196]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bc60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bc64:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN5){
 800bc66:	7d6a      	ldrb	r2, [r5, #21]
 800bc68:	2a04      	cmp	r2, #4
 800bc6a:	d036      	beq.n	800bcda <EXTI15_10_IRQHandler+0xda>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 11) ){ 	//pending request on pin 11
 800bc6c:	0521      	lsls	r1, r4, #20
 800bc6e:	d506      	bpl.n	800bc7e <EXTI15_10_IRQHandler+0x7e>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 800bc70:	4a2c      	ldr	r2, [pc, #176]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bc72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bc76:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN6){
 800bc78:	7d6a      	ldrb	r2, [r5, #21]
 800bc7a:	2a05      	cmp	r2, #5
 800bc7c:	d032      	beq.n	800bce4 <EXTI15_10_IRQHandler+0xe4>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 12) ){ 	//pending request on pin 12
 800bc7e:	04e2      	lsls	r2, r4, #19
 800bc80:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800bc84:	d506      	bpl.n	800bc94 <EXTI15_10_IRQHandler+0x94>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12);
 800bc86:	4c27      	ldr	r4, [pc, #156]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bc88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bc8c:	6162      	str	r2, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN7){
 800bc8e:	7d6a      	ldrb	r2, [r5, #21]
 800bc90:	2a06      	cmp	r2, #6
 800bc92:	d02c      	beq.n	800bcee <EXTI15_10_IRQHandler+0xee>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800bc94:	b956      	cbnz	r6, 800bcac <EXTI15_10_IRQHandler+0xac>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	
	if(isRightPin == 1){		
 800bc96:	b99b      	cbnz	r3, 800bcc0 <EXTI15_10_IRQHandler+0xc0>
//		TIM_PostTrigger_SoftwareStart();
	}
	else{
		//stop TIM4 and reset		
		//HAL_TIM_Base_Stop(&htim4);
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800bc98:	4a23      	ldr	r2, [pc, #140]	; (800bd28 <EXTI15_10_IRQHandler+0x128>)
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800bc9a:	4924      	ldr	r1, [pc, #144]	; (800bd2c <EXTI15_10_IRQHandler+0x12c>)
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800bc9c:	6813      	ldr	r3, [r2, #0]
 800bc9e:	f023 0301 	bic.w	r3, r3, #1
 800bca2:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800bca4:	680b      	ldr	r3, [r1, #0]
 800bca6:	2200      	movs	r2, #0
 800bca8:	625a      	str	r2, [r3, #36]	; 0x24
}
 800bcaa:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800bcac:	4a1d      	ldr	r2, [pc, #116]	; (800bd24 <EXTI15_10_IRQHandler+0x124>)
 800bcae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bcb2:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800bcb4:	7d6a      	ldrb	r2, [r5, #21]
 800bcb6:	2a07      	cmp	r2, #7
 800bcb8:	d1ed      	bne.n	800bc96 <EXTI15_10_IRQHandler+0x96>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bcba:	2028      	movs	r0, #40	; 0x28
 800bcbc:	f7fa f87a 	bl	8005db4 <HAL_NVIC_DisableIRQ>
		logAnlys.trigOccur = TRIG_OCCURRED;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	75eb      	strb	r3, [r5, #23]
}
 800bcc4:	bd70      	pop	{r4, r5, r6, pc}
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800bcc6:	2017      	movs	r0, #23
 800bcc8:	f7fa f874 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bccc:	2301      	movs	r3, #1
 800bcce:	e7a9      	b.n	800bc24 <EXTI15_10_IRQHandler+0x24>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800bcd0:	2017      	movs	r0, #23
 800bcd2:	f7fa f86f 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e7bf      	b.n	800bc5a <EXTI15_10_IRQHandler+0x5a>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bcda:	2028      	movs	r0, #40	; 0x28
 800bcdc:	f7fa f86a 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bce0:	2301      	movs	r3, #1
 800bce2:	e7c3      	b.n	800bc6c <EXTI15_10_IRQHandler+0x6c>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bce4:	2028      	movs	r0, #40	; 0x28
 800bce6:	f7fa f865 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bcea:	2301      	movs	r3, #1
 800bcec:	e7c7      	b.n	800bc7e <EXTI15_10_IRQHandler+0x7e>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bcee:	2028      	movs	r0, #40	; 0x28
 800bcf0:	f7fa f860 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800bcf4:	2e00      	cmp	r6, #0
 800bcf6:	d0e3      	beq.n	800bcc0 <EXTI15_10_IRQHandler+0xc0>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800bcf8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bcfc:	6163      	str	r3, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800bcfe:	7d6b      	ldrb	r3, [r5, #21]
 800bd00:	2b07      	cmp	r3, #7
 800bd02:	d1dd      	bne.n	800bcc0 <EXTI15_10_IRQHandler+0xc0>
 800bd04:	e7d9      	b.n	800bcba <EXTI15_10_IRQHandler+0xba>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800bd06:	2017      	movs	r0, #23
 800bd08:	f7fa f854 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bd0c:	4633      	mov	r3, r6
 800bd0e:	e792      	b.n	800bc36 <EXTI15_10_IRQHandler+0x36>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800bd10:	2017      	movs	r0, #23
 800bd12:	f7fa f84f 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bd16:	2301      	movs	r3, #1
 800bd18:	e796      	b.n	800bc48 <EXTI15_10_IRQHandler+0x48>
 800bd1a:	bf00      	nop
 800bd1c:	2000d228 	.word	0x2000d228
 800bd20:	20005438 	.word	0x20005438
 800bd24:	40010400 	.word	0x40010400
 800bd28:	40000800 	.word	0x40000800
 800bd2c:	2000cf08 	.word	0x2000cf08

0800bd30 <EXTI9_5_IRQHandler>:
 800bd30:	b570      	push	{r4, r5, r6, lr}
 800bd32:	f001 fc95 	bl	800d660 <TIM_PostTrigger_SoftwareStart>
 800bd36:	4b45      	ldr	r3, [pc, #276]	; (800be4c <EXTI9_5_IRQHandler+0x11c>)
 800bd38:	4d45      	ldr	r5, [pc, #276]	; (800be50 <EXTI9_5_IRQHandler+0x120>)
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	4b45      	ldr	r3, [pc, #276]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bd3e:	6852      	ldr	r2, [r2, #4]
 800bd40:	602a      	str	r2, [r5, #0]
 800bd42:	695c      	ldr	r4, [r3, #20]
 800bd44:	0660      	lsls	r0, r4, #25
 800bd46:	d504      	bpl.n	800bd52 <EXTI9_5_IRQHandler+0x22>
 800bd48:	2240      	movs	r2, #64	; 0x40
 800bd4a:	615a      	str	r2, [r3, #20]
 800bd4c:	7d6b      	ldrb	r3, [r5, #21]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d051      	beq.n	800bdf6 <EXTI9_5_IRQHandler+0xc6>
 800bd52:	2300      	movs	r3, #0
 800bd54:	0621      	lsls	r1, r4, #24
 800bd56:	d506      	bpl.n	800bd66 <EXTI9_5_IRQHandler+0x36>
 800bd58:	4a3e      	ldr	r2, [pc, #248]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bd5a:	2180      	movs	r1, #128	; 0x80
 800bd5c:	6151      	str	r1, [r2, #20]
 800bd5e:	7d6e      	ldrb	r6, [r5, #21]
 800bd60:	b2f6      	uxtb	r6, r6
 800bd62:	2e01      	cmp	r6, #1
 800bd64:	d067      	beq.n	800be36 <EXTI9_5_IRQHandler+0x106>
 800bd66:	05e2      	lsls	r2, r4, #23
 800bd68:	d506      	bpl.n	800bd78 <EXTI9_5_IRQHandler+0x48>
 800bd6a:	4a3a      	ldr	r2, [pc, #232]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bd6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bd70:	6151      	str	r1, [r2, #20]
 800bd72:	7d6a      	ldrb	r2, [r5, #21]
 800bd74:	2a02      	cmp	r2, #2
 800bd76:	d063      	beq.n	800be40 <EXTI9_5_IRQHandler+0x110>
 800bd78:	05a6      	lsls	r6, r4, #22
 800bd7a:	d506      	bpl.n	800bd8a <EXTI9_5_IRQHandler+0x5a>
 800bd7c:	4a35      	ldr	r2, [pc, #212]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bd7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bd82:	6151      	str	r1, [r2, #20]
 800bd84:	7d6a      	ldrb	r2, [r5, #21]
 800bd86:	2a03      	cmp	r2, #3
 800bd88:	d03a      	beq.n	800be00 <EXTI9_5_IRQHandler+0xd0>
 800bd8a:	0560      	lsls	r0, r4, #21
 800bd8c:	d506      	bpl.n	800bd9c <EXTI9_5_IRQHandler+0x6c>
 800bd8e:	4a31      	ldr	r2, [pc, #196]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bd90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bd94:	6151      	str	r1, [r2, #20]
 800bd96:	7d6a      	ldrb	r2, [r5, #21]
 800bd98:	2a04      	cmp	r2, #4
 800bd9a:	d036      	beq.n	800be0a <EXTI9_5_IRQHandler+0xda>
 800bd9c:	0521      	lsls	r1, r4, #20
 800bd9e:	d506      	bpl.n	800bdae <EXTI9_5_IRQHandler+0x7e>
 800bda0:	4a2c      	ldr	r2, [pc, #176]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bda2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bda6:	6151      	str	r1, [r2, #20]
 800bda8:	7d6a      	ldrb	r2, [r5, #21]
 800bdaa:	2a05      	cmp	r2, #5
 800bdac:	d032      	beq.n	800be14 <EXTI9_5_IRQHandler+0xe4>
 800bdae:	04e2      	lsls	r2, r4, #19
 800bdb0:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800bdb4:	d506      	bpl.n	800bdc4 <EXTI9_5_IRQHandler+0x94>
 800bdb6:	4c27      	ldr	r4, [pc, #156]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bdb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bdbc:	6162      	str	r2, [r4, #20]
 800bdbe:	7d6a      	ldrb	r2, [r5, #21]
 800bdc0:	2a06      	cmp	r2, #6
 800bdc2:	d02c      	beq.n	800be1e <EXTI9_5_IRQHandler+0xee>
 800bdc4:	b956      	cbnz	r6, 800bddc <EXTI9_5_IRQHandler+0xac>
 800bdc6:	b99b      	cbnz	r3, 800bdf0 <EXTI9_5_IRQHandler+0xc0>
 800bdc8:	4a23      	ldr	r2, [pc, #140]	; (800be58 <EXTI9_5_IRQHandler+0x128>)
 800bdca:	4924      	ldr	r1, [pc, #144]	; (800be5c <EXTI9_5_IRQHandler+0x12c>)
 800bdcc:	6813      	ldr	r3, [r2, #0]
 800bdce:	f023 0301 	bic.w	r3, r3, #1
 800bdd2:	6013      	str	r3, [r2, #0]
 800bdd4:	680b      	ldr	r3, [r1, #0]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	625a      	str	r2, [r3, #36]	; 0x24
 800bdda:	bd70      	pop	{r4, r5, r6, pc}
 800bddc:	4a1d      	ldr	r2, [pc, #116]	; (800be54 <EXTI9_5_IRQHandler+0x124>)
 800bdde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bde2:	6151      	str	r1, [r2, #20]
 800bde4:	7d6a      	ldrb	r2, [r5, #21]
 800bde6:	2a07      	cmp	r2, #7
 800bde8:	d1ed      	bne.n	800bdc6 <EXTI9_5_IRQHandler+0x96>
 800bdea:	2028      	movs	r0, #40	; 0x28
 800bdec:	f7f9 ffe2 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	75eb      	strb	r3, [r5, #23]
 800bdf4:	bd70      	pop	{r4, r5, r6, pc}
 800bdf6:	2017      	movs	r0, #23
 800bdf8:	f7f9 ffdc 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e7a9      	b.n	800bd54 <EXTI9_5_IRQHandler+0x24>
 800be00:	2017      	movs	r0, #23
 800be02:	f7f9 ffd7 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800be06:	2301      	movs	r3, #1
 800be08:	e7bf      	b.n	800bd8a <EXTI9_5_IRQHandler+0x5a>
 800be0a:	2028      	movs	r0, #40	; 0x28
 800be0c:	f7f9 ffd2 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800be10:	2301      	movs	r3, #1
 800be12:	e7c3      	b.n	800bd9c <EXTI9_5_IRQHandler+0x6c>
 800be14:	2028      	movs	r0, #40	; 0x28
 800be16:	f7f9 ffcd 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800be1a:	2301      	movs	r3, #1
 800be1c:	e7c7      	b.n	800bdae <EXTI9_5_IRQHandler+0x7e>
 800be1e:	2028      	movs	r0, #40	; 0x28
 800be20:	f7f9 ffc8 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800be24:	2e00      	cmp	r6, #0
 800be26:	d0e3      	beq.n	800bdf0 <EXTI9_5_IRQHandler+0xc0>
 800be28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800be2c:	6163      	str	r3, [r4, #20]
 800be2e:	7d6b      	ldrb	r3, [r5, #21]
 800be30:	2b07      	cmp	r3, #7
 800be32:	d1dd      	bne.n	800bdf0 <EXTI9_5_IRQHandler+0xc0>
 800be34:	e7d9      	b.n	800bdea <EXTI9_5_IRQHandler+0xba>
 800be36:	2017      	movs	r0, #23
 800be38:	f7f9 ffbc 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800be3c:	4633      	mov	r3, r6
 800be3e:	e792      	b.n	800bd66 <EXTI9_5_IRQHandler+0x36>
 800be40:	2017      	movs	r0, #23
 800be42:	f7f9 ffb7 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800be46:	2301      	movs	r3, #1
 800be48:	e796      	b.n	800bd78 <EXTI9_5_IRQHandler+0x48>
 800be4a:	bf00      	nop
 800be4c:	2000d228 	.word	0x2000d228
 800be50:	20005438 	.word	0x20005438
 800be54:	40010400 	.word	0x40010400
 800be58:	40000800 	.word	0x40000800
 800be5c:	2000cf08 	.word	0x2000cf08

0800be60 <TIM4_IRQHandler>:
*/
void TIM4_IRQHandler(void)
{
//  HAL_TIM_IRQHandler(&htim4);
	
	if(logAnlys.enable == LOGA_ENABLED){
 800be60:	4b04      	ldr	r3, [pc, #16]	; (800be74 <TIM4_IRQHandler+0x14>)
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800be62:	4805      	ldr	r0, [pc, #20]	; (800be78 <TIM4_IRQHandler+0x18>)
	if(logAnlys.enable == LOGA_ENABLED){
 800be64:	7cdb      	ldrb	r3, [r3, #19]
 800be66:	2b01      	cmp	r3, #1
 800be68:	d001      	beq.n	800be6e <TIM4_IRQHandler+0xe>
	}else{
		COUNTER_PeriodElapsedCallback(&htim4);
 800be6a:	f001 bc6b 	b.w	800d744 <COUNTER_PeriodElapsedCallback>
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800be6e:	f001 bad7 	b.w	800d420 <LOG_ANLYS_PeriodElapsedCallback>
 800be72:	bf00      	nop
 800be74:	20005438 	.word	0x20005438
 800be78:	2000cf08 	.word	0x2000cf08

0800be7c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800be7c:	4a0c      	ldr	r2, [pc, #48]	; (800beb0 <_sbrk+0x34>)
{
 800be7e:	b508      	push	{r3, lr}
	if (heap_end == 0)
 800be80:	6813      	ldr	r3, [r2, #0]
 800be82:	b133      	cbz	r3, 800be92 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800be84:	4418      	add	r0, r3
 800be86:	4669      	mov	r1, sp
 800be88:	4288      	cmp	r0, r1
 800be8a:	d808      	bhi.n	800be9e <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800be8c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800be8e:	4618      	mov	r0, r3
 800be90:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800be92:	4b08      	ldr	r3, [pc, #32]	; (800beb4 <_sbrk+0x38>)
 800be94:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800be96:	4418      	add	r0, r3
 800be98:	4669      	mov	r1, sp
 800be9a:	4288      	cmp	r0, r1
 800be9c:	d9f6      	bls.n	800be8c <_sbrk+0x10>
		errno = ENOMEM;
 800be9e:	f002 fc1b 	bl	800e6d8 <__errno>
 800bea2:	230c      	movs	r3, #12
 800bea4:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800bea6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800beaa:	4618      	mov	r0, r3
 800beac:	bd08      	pop	{r3, pc}
 800beae:	bf00      	nop
 800beb0:	200047bc 	.word	0x200047bc
 800beb4:	2000d430 	.word	0x2000d430

0800beb8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800beb8:	4917      	ldr	r1, [pc, #92]	; (800bf18 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800beba:	4b18      	ldr	r3, [pc, #96]	; (800bf1c <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800bebc:	4a18      	ldr	r2, [pc, #96]	; (800bf20 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800bebe:	4819      	ldr	r0, [pc, #100]	; (800bf24 <SystemInit+0x6c>)
{
 800bec0:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800bec2:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 800bec6:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 800beca:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 800bece:	681c      	ldr	r4, [r3, #0]
 800bed0:	f044 0401 	orr.w	r4, r4, #1
 800bed4:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 800bed6:	685c      	ldr	r4, [r3, #4]
 800bed8:	4022      	ands	r2, r4
 800beda:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 800bedc:	681a      	ldr	r2, [r3, #0]
 800bede:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800bee2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800bee6:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 800bee8:	681a      	ldr	r2, [r3, #0]
 800beea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800beee:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 800bef0:	685a      	ldr	r2, [r3, #4]
 800bef2:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800bef6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800bef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800befa:	f022 020f 	bic.w	r2, r2, #15
 800befe:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 800bf00:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800bf02:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 800bf04:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bf06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 800bf0a:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 800bf0c:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bf0e:	608a      	str	r2, [r1, #8]
#endif
}
 800bf10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf14:	4770      	bx	lr
 800bf16:	bf00      	nop
 800bf18:	e000ed00 	.word	0xe000ed00
 800bf1c:	40021000 	.word	0x40021000
 800bf20:	f87fc00c 	.word	0xf87fc00c
 800bf24:	ff00fccc 	.word	0xff00fccc

0800bf28 <MX_TIM4_Init>:
	* @note   Time Interval (TI): used for periodical check whether all the data was already transfered.
  * @param  None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800bf28:	b530      	push	{r4, r5, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
	if(counter.state == COUNTER_REF){
 800bf2a:	4c27      	ldr	r4, [pc, #156]	; (800bfc8 <MX_TIM4_Init+0xa0>)
  htim4.Instance = TIM4;
 800bf2c:	4b27      	ldr	r3, [pc, #156]	; (800bfcc <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800bf2e:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
  htim4.Instance = TIM4;
 800bf32:	4927      	ldr	r1, [pc, #156]	; (800bfd0 <MX_TIM4_Init+0xa8>)
 800bf34:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800bf36:	2a04      	cmp	r2, #4
{
 800bf38:	b089      	sub	sp, #36	; 0x24
	if(counter.state == COUNTER_REF){
 800bf3a:	d03d      	beq.n	800bfb8 <MX_TIM4_Init+0x90>
		/* REF mode - 3.6B samples (60000 * 60000) */
		htim4.Init.Prescaler = 59999;		
		htim4.Init.Period = 59999;								
	}else if(counter.state == COUNTER_ETR){
 800bf3c:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800bf40:	2a01      	cmp	r2, #1
 800bf42:	d007      	beq.n	800bf54 <MX_TIM4_Init+0x2c>
		/* ETR mode - 100 ms gate time by default */
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800bf44:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800bf48:	2a02      	cmp	r2, #2
 800bf4a:	d003      	beq.n	800bf54 <MX_TIM4_Init+0x2c>
 800bf4c:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800bf50:	2a03      	cmp	r2, #3
 800bf52:	d105      	bne.n	800bf60 <MX_TIM4_Init+0x38>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800bf54:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800bf58:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800bf5c:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800bf5e:	60da      	str	r2, [r3, #12]
		/* IC mode - 100 ms interrupt event to send data */
		htim4.Init.Prescaler = TIM4_PSC;			
		htim4.Init.Period = TIM4_ARR;			
	}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bf60:	2500      	movs	r5, #0
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	
	HAL_TIM_Base_Init(&htim4);
 800bf62:	481a      	ldr	r0, [pc, #104]	; (800bfcc <MX_TIM4_Init+0xa4>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bf64:	609d      	str	r5, [r3, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bf66:	611d      	str	r5, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bf68:	619d      	str	r5, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800bf6a:	f7fb fb3d 	bl	80075e8 <HAL_TIM_Base_Init>

	if(counter.state == COUNTER_REF){
 800bf6e:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
		sClockSourceConfig.ClockFilter = 0;
	}else{
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
	}
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800bf72:	4816      	ldr	r0, [pc, #88]	; (800bfcc <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800bf74:	2b04      	cmp	r3, #4
 800bf76:	a908      	add	r1, sp, #32
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800bf78:	bf0c      	ite	eq
 800bf7a:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bf7e:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800bf82:	f841 3d10 	str.w	r3, [r1, #-16]!
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800bf86:	bf04      	itt	eq
 800bf88:	e9cd 5505 	strdeq	r5, r5, [sp, #20]
		sClockSourceConfig.ClockFilter = 0;
 800bf8c:	9507      	streq	r5, [sp, #28]
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800bf8e:	f7fb ffe7 	bl	8007f60 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800bf92:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800bf96:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800bf98:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800bf9a:	9201      	str	r2, [sp, #4]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800bf9c:	d011      	beq.n	800bfc2 <MX_TIM4_Init+0x9a>
 800bf9e:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	}else{
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800bfa2:	2b03      	cmp	r3, #3
 800bfa4:	bf0c      	ite	eq
 800bfa6:	2300      	moveq	r3, #0
 800bfa8:	2380      	movne	r3, #128	; 0x80
	}	
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800bfaa:	a901      	add	r1, sp, #4
 800bfac:	4807      	ldr	r0, [pc, #28]	; (800bfcc <MX_TIM4_Init+0xa4>)
 800bfae:	9303      	str	r3, [sp, #12]
 800bfb0:	f7fc fc14 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800bfb4:	b009      	add	sp, #36	; 0x24
 800bfb6:	bd30      	pop	{r4, r5, pc}
		htim4.Init.Prescaler = 59999;		
 800bfb8:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800bfbc:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;								
 800bfbe:	60da      	str	r2, [r3, #12]
 800bfc0:	e7ce      	b.n	800bf60 <MX_TIM4_Init+0x38>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	e7f1      	b.n	800bfaa <MX_TIM4_Init+0x82>
 800bfc6:	bf00      	nop
 800bfc8:	20004868 	.word	0x20004868
 800bfcc:	2000cf08 	.word	0x2000cf08
 800bfd0:	40000800 	.word	0x40000800

0800bfd4 <MX_TIM8_SYNC_PWM_Init>:
{
 800bfd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  htim8.Instance = TIM8;
 800bfd6:	4d2f      	ldr	r5, [pc, #188]	; (800c094 <MX_TIM8_SYNC_PWM_Init+0xc0>)
 800bfd8:	4b2f      	ldr	r3, [pc, #188]	; (800c098 <MX_TIM8_SYNC_PWM_Init+0xc4>)
 800bfda:	602b      	str	r3, [r5, #0]
{
 800bfdc:	b09b      	sub	sp, #108	; 0x6c
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bfde:	2400      	movs	r4, #0
  htim8.Init.Prescaler = 1151; // 1151
 800bfe0:	f240 427f 	movw	r2, #1151	; 0x47f
  htim8.Init.Period = 62499; // 62499
 800bfe4:	f24f 4323 	movw	r3, #62499	; 0xf423
  HAL_TIM_Base_Init(&htim8);
 800bfe8:	4628      	mov	r0, r5
  htim8.Init.Prescaler = 1151; // 1151
 800bfea:	606a      	str	r2, [r5, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bfec:	e9c5 4302 	strd	r4, r3, [r5, #8]
  htim8.Init.RepetitionCounter = 0;
 800bff0:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bff4:	61ac      	str	r4, [r5, #24]
  HAL_TIM_Base_Init(&htim8);
 800bff6:	f7fb faf7 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bffa:	a91a      	add	r1, sp, #104	; 0x68
 800bffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c000:	f841 3d58 	str.w	r3, [r1, #-88]!
  HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig);
 800c004:	4628      	mov	r0, r5
 800c006:	f7fb ffab 	bl	8007f60 <HAL_TIM_ConfigClockSource>
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 800c00a:	4e24      	ldr	r6, [pc, #144]	; (800c09c <MX_TIM8_SYNC_PWM_Init+0xc8>)
  HAL_TIM_OC_Init(&htim8);
 800c00c:	4628      	mov	r0, r5
 800c00e:	f7fb fbef 	bl	80077f0 <HAL_TIM_OC_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 800c012:	a901      	add	r1, sp, #4
 800c014:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800c016:	e9cd 4401 	strd	r4, r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c01a:	9403      	str	r4, [sp, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 800c01c:	f7fc fbde 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 800c020:	8877      	ldrh	r7, [r6, #2]
 800c022:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);		
 800c024:	4622      	mov	r2, r4
 800c026:	a908      	add	r1, sp, #32
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;  
 800c028:	2330      	movs	r3, #48	; 0x30
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;			
 800c02a:	2708      	movs	r7, #8
  HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);		
 800c02c:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;  
 800c02e:	9308      	str	r3, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c030:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800c032:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;	
 800c036:	940e      	str	r4, [sp, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;			
 800c038:	970b      	str	r7, [sp, #44]	; 0x2c
  HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);		
 800c03a:	f7fc f9f7 	bl	800842c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan2[1];
 800c03e:	88f3      	ldrh	r3, [r6, #6]
 800c040:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 800c042:	a908      	add	r1, sp, #32
 800c044:	4628      	mov	r0, r5
 800c046:	2204      	movs	r2, #4
 800c048:	f7fc f9f0 	bl	800842c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan3[1];
 800c04c:	8973      	ldrh	r3, [r6, #10]
 800c04e:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);	
 800c050:	463a      	mov	r2, r7
 800c052:	a908      	add	r1, sp, #32
 800c054:	4628      	mov	r0, r5
 800c056:	f7fc f9e9 	bl	800842c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan4[1];
 800c05a:	89f3      	ldrh	r3, [r6, #14]
 800c05c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 800c05e:	a908      	add	r1, sp, #32
 800c060:	4628      	mov	r0, r5
 800c062:	220c      	movs	r2, #12
 800c064:	f7fc f9e2 	bl	800842c <HAL_TIM_OC_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c068:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800c06c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);  
 800c070:	4628      	mov	r0, r5
 800c072:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800c074:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 800c078:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800c07c:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800c07e:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800c082:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c086:	9214      	str	r2, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800c088:	9317      	str	r3, [sp, #92]	; 0x5c
  HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);  
 800c08a:	f7fc fbd3 	bl	8008834 <HAL_TIMEx_ConfigBreakDeadTime>
}
 800c08e:	b01b      	add	sp, #108	; 0x6c
 800c090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c092:	bf00      	nop
 800c094:	2000cec8 	.word	0x2000cec8
 800c098:	40013400 	.word	0x40013400
 800c09c:	2000cb1c 	.word	0x2000cb1c

0800c0a0 <MX_TIM15_Init>:
{
 800c0a0:	b530      	push	{r4, r5, lr}
  htim_scope.Instance = TIM15;
 800c0a2:	4c0e      	ldr	r4, [pc, #56]	; (800c0dc <MX_TIM15_Init+0x3c>)
 800c0a4:	4b0e      	ldr	r3, [pc, #56]	; (800c0e0 <MX_TIM15_Init+0x40>)
 800c0a6:	6023      	str	r3, [r4, #0]
{
 800c0a8:	b089      	sub	sp, #36	; 0x24
  htim_scope.Init.Prescaler = 0;
 800c0aa:	2500      	movs	r5, #0
  HAL_TIM_Base_Init(&htim_scope);
 800c0ac:	4620      	mov	r0, r4
  htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c0ae:	e9c4 5501 	strd	r5, r5, [r4, #4]
  htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c0b2:	e9c4 5503 	strd	r5, r5, [r4, #12]
  HAL_TIM_Base_Init(&htim_scope);
 800c0b6:	f7fb fa97 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c0ba:	a908      	add	r1, sp, #32
 800c0bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c0c0:	f841 3d10 	str.w	r3, [r1, #-16]!
  HAL_TIM_ConfigClockSource(&htim_scope, &sClockSourceConfig);
 800c0c4:	4620      	mov	r0, r4
 800c0c6:	f7fb ff4b 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c0ca:	2320      	movs	r3, #32
  HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 800c0cc:	4620      	mov	r0, r4
 800c0ce:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c0d0:	9503      	str	r5, [sp, #12]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c0d2:	9301      	str	r3, [sp, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 800c0d4:	f7fc fb82 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800c0d8:	b009      	add	sp, #36	; 0x24
 800c0da:	bd30      	pop	{r4, r5, pc}
 800c0dc:	2000d018 	.word	0x2000d018
 800c0e0:	40014000 	.word	0x40014000

0800c0e4 <MX_TIM6_Init>:
{
 800c0e4:	b530      	push	{r4, r5, lr}
  htim6.Instance = TIM6;
 800c0e6:	4c0b      	ldr	r4, [pc, #44]	; (800c114 <MX_TIM6_Init+0x30>)
 800c0e8:	4b0b      	ldr	r3, [pc, #44]	; (800c118 <MX_TIM6_Init+0x34>)
 800c0ea:	6023      	str	r3, [r4, #0]
{
 800c0ec:	b085      	sub	sp, #20
  htim6.Init.Prescaler = 0;       
 800c0ee:	2500      	movs	r5, #0
  htim6.Init.Period = 0x7FF;          
 800c0f0:	f240 73ff 	movw	r3, #2047	; 0x7ff
  HAL_TIM_Base_Init(&htim6);
 800c0f4:	4620      	mov	r0, r4
  htim6.Init.Period = 0x7FF;          
 800c0f6:	60e3      	str	r3, [r4, #12]
  htim6.Init.Prescaler = 0;       
 800c0f8:	6065      	str	r5, [r4, #4]
  htim6.Init.ClockDivision = 0;    
 800c0fa:	6125      	str	r5, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP; 
 800c0fc:	60a5      	str	r5, [r4, #8]
  HAL_TIM_Base_Init(&htim6);
 800c0fe:	f7fb fa73 	bl	80075e8 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c102:	2320      	movs	r3, #32
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800c104:	4620      	mov	r0, r4
 800c106:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c108:	9503      	str	r5, [sp, #12]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c10a:	9301      	str	r3, [sp, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800c10c:	f7fc fb66 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800c110:	b005      	add	sp, #20
 800c112:	bd30      	pop	{r4, r5, pc}
 800c114:	2000d1a8 	.word	0x2000d1a8
 800c118:	40001000 	.word	0x40001000

0800c11c <MX_TIM7_Init>:
{
 800c11c:	b530      	push	{r4, r5, lr}
  htim7.Instance = TIM7;
 800c11e:	4c0b      	ldr	r4, [pc, #44]	; (800c14c <MX_TIM7_Init+0x30>)
 800c120:	4b0b      	ldr	r3, [pc, #44]	; (800c150 <MX_TIM7_Init+0x34>)
 800c122:	6023      	str	r3, [r4, #0]
{
 800c124:	b085      	sub	sp, #20
  htim7.Init.Prescaler = 0;       
 800c126:	2500      	movs	r5, #0
  htim7.Init.Period = 0x7FF;          
 800c128:	f240 73ff 	movw	r3, #2047	; 0x7ff
  HAL_TIM_Base_Init(&htim7);
 800c12c:	4620      	mov	r0, r4
  htim7.Init.Period = 0x7FF;          
 800c12e:	60e3      	str	r3, [r4, #12]
  htim7.Init.Prescaler = 0;       
 800c130:	6065      	str	r5, [r4, #4]
  htim7.Init.ClockDivision = 0;    
 800c132:	6125      	str	r5, [r4, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP; 
 800c134:	60a5      	str	r5, [r4, #8]
  HAL_TIM_Base_Init(&htim7);
 800c136:	f7fb fa57 	bl	80075e8 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c13a:	2320      	movs	r3, #32
  HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800c13c:	4620      	mov	r0, r4
 800c13e:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c140:	9503      	str	r5, [sp, #12]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c142:	9301      	str	r3, [sp, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800c144:	f7fc fb4a 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800c148:	b005      	add	sp, #20
 800c14a:	bd30      	pop	{r4, r5, pc}
 800c14c:	2000d2ac 	.word	0x2000d2ac
 800c150:	40001400 	.word	0x40001400

0800c154 <HAL_TIM_Base_MspInit>:
	* @note   Called from Timers initialization functions. 
  * @param  htim_base: pointer to timer's handler
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	GPIO_InitTypeDef GPIO_InitStruct;
	
	#ifdef USE_SCOPE
  if(htim_base->Instance==TIM15)
 800c158:	4bb3      	ldr	r3, [pc, #716]	; (800c428 <HAL_TIM_Base_MspInit+0x2d4>)
 800c15a:	6804      	ldr	r4, [r0, #0]
 800c15c:	429c      	cmp	r4, r3
{
 800c15e:	b095      	sub	sp, #84	; 0x54
 800c160:	4605      	mov	r5, r0
  if(htim_base->Instance==TIM15)
 800c162:	f000 8083 	beq.w	800c26c <HAL_TIM_Base_MspInit+0x118>
	/* Note: PC app must send the mode first even if only one 
		 generator is implemented in device */
	#if defined(USE_GEN) || defined(USE_GEN_PWM)
		#ifdef USE_GEN
		/* DAC generator mode TIM decision */
		if(generator.modeState==GENERATOR_DAC){
 800c166:	4bb1      	ldr	r3, [pc, #708]	; (800c42c <HAL_TIM_Base_MspInit+0x2d8>)
 800c168:	7d5a      	ldrb	r2, [r3, #21]
 800c16a:	2a01      	cmp	r2, #1
 800c16c:	f000 8186 	beq.w	800c47c <HAL_TIM_Base_MspInit+0x328>
		}
		#endif //USE_GEN
	
		#ifdef USE_GEN_PWM
		/* PWM generator mode TIM decision */
		if(generator.modeState==GENERATOR_PWM){
 800c170:	7d5b      	ldrb	r3, [r3, #21]
 800c172:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c176:	2b00      	cmp	r3, #0
 800c178:	d03f      	beq.n	800c1fa <HAL_TIM_Base_MspInit+0xa6>
		}
		#endif //USE_GEN_PWM
	#endif //USE_GEN || USE_GEN_PWM
		
	#ifdef USE_SYNC_PWM
  if(htim_base->Instance==TIM8)
 800c17a:	4bad      	ldr	r3, [pc, #692]	; (800c430 <HAL_TIM_Base_MspInit+0x2dc>)
 800c17c:	429c      	cmp	r4, r3
 800c17e:	f000 8198 	beq.w	800c4b2 <HAL_TIM_Base_MspInit+0x35e>
	#endif //USE_SYNC_PWM
	
	
	
	#ifdef USE_LOG_ANLYS
  if(htim_base->Instance==TIM1 && logAnlys.enable==LOGA_ENABLED)
 800c182:	4bac      	ldr	r3, [pc, #688]	; (800c434 <HAL_TIM_Base_MspInit+0x2e0>)
 800c184:	429c      	cmp	r4, r3
 800c186:	f000 8085 	beq.w	800c294 <HAL_TIM_Base_MspInit+0x140>
		__HAL_TIM_ENABLE_DMA(&htim1, TIM_DIER_UDE);

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
  }
  
	if(htim_base->Instance==TIM4 && logAnlys.enable==LOGA_ENABLED)
 800c18a:	4bab      	ldr	r3, [pc, #684]	; (800c438 <HAL_TIM_Base_MspInit+0x2e4>)
 800c18c:	429c      	cmp	r4, r3
 800c18e:	d006      	beq.n	800c19e <HAL_TIM_Base_MspInit+0x4a>
	#endif //USE_LOG_ANLYS
	
	
	
	#ifdef USE_COUNTER    	
	if(htim_base->Instance==TIM2){
 800c190:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800c194:	f000 80e0 	beq.w	800c358 <HAL_TIM_Base_MspInit+0x204>
			HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
			HAL_NVIC_EnableIRQ(TIM4_IRQn);			
		}
	}
	#endif //USE_COUNTER
}
 800c198:	b015      	add	sp, #84	; 0x54
 800c19a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(htim_base->Instance==TIM4 && logAnlys.enable==LOGA_ENABLED)
 800c19e:	4ba7      	ldr	r3, [pc, #668]	; (800c43c <HAL_TIM_Base_MspInit+0x2e8>)
 800c1a0:	7cda      	ldrb	r2, [r3, #19]
 800c1a2:	2a01      	cmp	r2, #1
 800c1a4:	f000 80bb 	beq.w	800c31e <HAL_TIM_Base_MspInit+0x1ca>
	if(htim_base->Instance==TIM4 && logAnlys.enable==LOGA_DISABLED){
 800c1a8:	7cdb      	ldrb	r3, [r3, #19]
 800c1aa:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d1f2      	bne.n	800c198 <HAL_TIM_Base_MspInit+0x44>
		__TIM4_CLK_ENABLE();
 800c1b2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c1b6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
		if(counter.state==COUNTER_REF){
 800c1ba:	49a1      	ldr	r1, [pc, #644]	; (800c440 <HAL_TIM_Base_MspInit+0x2ec>)
		__TIM4_CLK_ENABLE();
 800c1bc:	69da      	ldr	r2, [r3, #28]
 800c1be:	f042 0204 	orr.w	r2, r2, #4
 800c1c2:	61da      	str	r2, [r3, #28]
 800c1c4:	69db      	ldr	r3, [r3, #28]
 800c1c6:	f003 0304 	and.w	r3, r3, #4
 800c1ca:	930e      	str	r3, [sp, #56]	; 0x38
 800c1cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		if(counter.state==COUNTER_REF){
 800c1ce:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800c1d2:	2b04      	cmp	r3, #4
 800c1d4:	f000 82a4 	beq.w	800c720 <HAL_TIM_Base_MspInit+0x5cc>
		}else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800c1d8:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800c1dc:	2b02      	cmp	r3, #2
 800c1de:	d003      	beq.n	800c1e8 <HAL_TIM_Base_MspInit+0x94>
 800c1e0:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800c1e4:	2b03      	cmp	r3, #3
 800c1e6:	d1d7      	bne.n	800c198 <HAL_TIM_Base_MspInit+0x44>
			HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	2109      	movs	r1, #9
 800c1ec:	201e      	movs	r0, #30
 800c1ee:	f7f9 fd9f 	bl	8005d30 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(TIM4_IRQn);			
 800c1f2:	201e      	movs	r0, #30
 800c1f4:	f7f9 fdd2 	bl	8005d9c <HAL_NVIC_EnableIRQ>
}
 800c1f8:	e7ce      	b.n	800c198 <HAL_TIM_Base_MspInit+0x44>
			if(htim_base->Instance==TIM1){
 800c1fa:	4b8e      	ldr	r3, [pc, #568]	; (800c434 <HAL_TIM_Base_MspInit+0x2e0>)
 800c1fc:	429c      	cmp	r4, r3
 800c1fe:	f000 8273 	beq.w	800c6e8 <HAL_TIM_Base_MspInit+0x594>
			if(htim_base->Instance==TIM3){
 800c202:	4b90      	ldr	r3, [pc, #576]	; (800c444 <HAL_TIM_Base_MspInit+0x2f0>)
 800c204:	429c      	cmp	r4, r3
 800c206:	f000 81db 	beq.w	800c5c0 <HAL_TIM_Base_MspInit+0x46c>
			if(htim_base->Instance==TIM6){
 800c20a:	4b8f      	ldr	r3, [pc, #572]	; (800c448 <HAL_TIM_Base_MspInit+0x2f4>)
 800c20c:	429c      	cmp	r4, r3
 800c20e:	f000 8241 	beq.w	800c694 <HAL_TIM_Base_MspInit+0x540>
			if(htim_base->Instance==TIM7){
 800c212:	4b8e      	ldr	r3, [pc, #568]	; (800c44c <HAL_TIM_Base_MspInit+0x2f8>)
 800c214:	429c      	cmp	r4, r3
 800c216:	d1b0      	bne.n	800c17a <HAL_TIM_Base_MspInit+0x26>
				__TIM7_CLK_ENABLE();
 800c218:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
				hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 800c21c:	4e8c      	ldr	r6, [pc, #560]	; (800c450 <HAL_TIM_Base_MspInit+0x2fc>)
				__TIM7_CLK_ENABLE();
 800c21e:	69da      	ldr	r2, [r3, #28]
				hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 800c220:	498c      	ldr	r1, [pc, #560]	; (800c454 <HAL_TIM_Base_MspInit+0x300>)
				__TIM7_CLK_ENABLE();
 800c222:	f042 0220 	orr.w	r2, r2, #32
 800c226:	61da      	str	r2, [r3, #28]
 800c228:	69db      	ldr	r3, [r3, #28]
				hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 800c22a:	6031      	str	r1, [r6, #0]
				__TIM7_CLK_ENABLE();
 800c22c:	f003 0320 	and.w	r3, r3, #32
 800c230:	9308      	str	r3, [sp, #32]
				hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c232:	2310      	movs	r3, #16
				hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800c234:	2100      	movs	r1, #0
				hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 800c236:	2280      	movs	r2, #128	; 0x80
				hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c238:	6073      	str	r3, [r6, #4]
				hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c23a:	f44f 7380 	mov.w	r3, #256	; 0x100
				__TIM7_CLK_ENABLE();
 800c23e:	9808      	ldr	r0, [sp, #32]
				hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800c240:	60b1      	str	r1, [r6, #8]
				hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 800c242:	60f2      	str	r2, [r6, #12]
				hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c244:	f44f 6180 	mov.w	r1, #1024	; 0x400
				hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 800c248:	2220      	movs	r2, #32
				hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c24a:	6133      	str	r3, [r6, #16]
				HAL_DMA_Init(&hdma_tim7_up);
 800c24c:	4630      	mov	r0, r6
				hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c24e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c252:	e9c6 2306 	strd	r2, r3, [r6, #24]
				hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c256:	6171      	str	r1, [r6, #20]
				HAL_DMA_Init(&hdma_tim7_up);
 800c258:	f7f9 ff16 	bl	8006088 <HAL_DMA_Init>
				TIM7->DIER |= TIM_DIER_UDE;				
 800c25c:	68e3      	ldr	r3, [r4, #12]
 800c25e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c262:	60e3      	str	r3, [r4, #12]
 800c264:	682c      	ldr	r4, [r5, #0]
				__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 800c266:	622e      	str	r6, [r5, #32]
 800c268:	6275      	str	r5, [r6, #36]	; 0x24
 800c26a:	e786      	b.n	800c17a <HAL_TIM_Base_MspInit+0x26>
    __TIM15_CLK_ENABLE();
 800c26c:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
		if(generator.modeState==GENERATOR_DAC){
 800c270:	496e      	ldr	r1, [pc, #440]	; (800c42c <HAL_TIM_Base_MspInit+0x2d8>)
    __TIM15_CLK_ENABLE();
 800c272:	699a      	ldr	r2, [r3, #24]
 800c274:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800c278:	619a      	str	r2, [r3, #24]
 800c27a:	699b      	ldr	r3, [r3, #24]
 800c27c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c280:	9302      	str	r3, [sp, #8]
 800c282:	9b02      	ldr	r3, [sp, #8]
		if(generator.modeState==GENERATOR_DAC){
 800c284:	7d4b      	ldrb	r3, [r1, #21]
		if(generator.modeState==GENERATOR_PWM){
 800c286:	7d4b      	ldrb	r3, [r1, #21]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d0be      	beq.n	800c20a <HAL_TIM_Base_MspInit+0xb6>
  if(htim_base->Instance==TIM1 && logAnlys.enable==LOGA_ENABLED)
 800c28c:	4b69      	ldr	r3, [pc, #420]	; (800c434 <HAL_TIM_Base_MspInit+0x2e0>)
 800c28e:	429c      	cmp	r4, r3
 800c290:	f47f af7b 	bne.w	800c18a <HAL_TIM_Base_MspInit+0x36>
 800c294:	4b69      	ldr	r3, [pc, #420]	; (800c43c <HAL_TIM_Base_MspInit+0x2e8>)
 800c296:	7cdb      	ldrb	r3, [r3, #19]
 800c298:	b2db      	uxtb	r3, r3
 800c29a:	2b01      	cmp	r3, #1
 800c29c:	f47f af7c 	bne.w	800c198 <HAL_TIM_Base_MspInit+0x44>
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c2a0:	4a6d      	ldr	r2, [pc, #436]	; (800c458 <HAL_TIM_Base_MspInit+0x304>)
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c2a2:	486e      	ldr	r0, [pc, #440]	; (800c45c <HAL_TIM_Base_MspInit+0x308>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c2a4:	6991      	ldr	r1, [r2, #24]
    hdma_tim1_up.Instance = DMA1_Channel5;
 800c2a6:	4e6e      	ldr	r6, [pc, #440]	; (800c460 <HAL_TIM_Base_MspInit+0x30c>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c2a8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800c2ac:	6191      	str	r1, [r2, #24]
 800c2ae:	6992      	ldr	r2, [r2, #24]
		GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800c2b0:	9311      	str	r3, [sp, #68]	; 0x44
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c2b2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800c2b6:	920a      	str	r2, [sp, #40]	; 0x28
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 800c2b8:	2400      	movs	r4, #0
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c2ba:	2303      	movs	r3, #3
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 800c2bc:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c2c0:	990a      	ldr	r1, [sp, #40]	; 0x28
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c2c2:	9312      	str	r3, [sp, #72]	; 0x48
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c2c4:	a90f      	add	r1, sp, #60	; 0x3c
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 800c2c6:	920f      	str	r2, [sp, #60]	; 0x3c
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 800c2c8:	9410      	str	r4, [sp, #64]	; 0x40
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c2ca:	f7fa f8bb 	bl	8006444 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
 800c2ce:	4622      	mov	r2, r4
 800c2d0:	2109      	movs	r1, #9
 800c2d2:	2017      	movs	r0, #23
 800c2d4:	f7f9 fd2c 	bl	8005d30 <HAL_NVIC_SetPriority>
		HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);		
 800c2d8:	4622      	mov	r2, r4
 800c2da:	2109      	movs	r1, #9
 800c2dc:	2028      	movs	r0, #40	; 0x28
 800c2de:	f7f9 fd27 	bl	8005d30 <HAL_NVIC_SetPriority>
    hdma_tim1_up.Instance = DMA1_Channel5;
 800c2e2:	4a60      	ldr	r2, [pc, #384]	; (800c464 <HAL_TIM_Base_MspInit+0x310>)
 800c2e4:	6032      	str	r2, [r6, #0]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800c2e6:	2380      	movs	r3, #128	; 0x80
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c2e8:	f44f 7080 	mov.w	r0, #256	; 0x100
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 800c2ec:	2220      	movs	r2, #32
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c2ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800c2f2:	60f3      	str	r3, [r6, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c2f4:	6130      	str	r0, [r6, #16]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c2f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_DMA_Init(&hdma_tim1_up);
 800c2fa:	4630      	mov	r0, r6
    hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c2fc:	6074      	str	r4, [r6, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800c2fe:	60b4      	str	r4, [r6, #8]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 800c300:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c304:	61f3      	str	r3, [r6, #28]
    HAL_DMA_Init(&hdma_tim1_up);
 800c306:	f7f9 febf 	bl	8006088 <HAL_DMA_Init>
		__HAL_TIM_ENABLE_DMA(&htim1, TIM_DIER_UDE);
 800c30a:	4b57      	ldr	r3, [pc, #348]	; (800c468 <HAL_TIM_Base_MspInit+0x314>)
 800c30c:	682c      	ldr	r4, [r5, #0]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	68d3      	ldr	r3, [r2, #12]
 800c312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c316:	60d3      	str	r3, [r2, #12]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800c318:	622e      	str	r6, [r5, #32]
 800c31a:	6275      	str	r5, [r6, #36]	; 0x24
 800c31c:	e735      	b.n	800c18a <HAL_TIM_Base_MspInit+0x36>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800c31e:	4b4e      	ldr	r3, [pc, #312]	; (800c458 <HAL_TIM_Base_MspInit+0x304>)
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800c320:	4952      	ldr	r1, [pc, #328]	; (800c46c <HAL_TIM_Base_MspInit+0x318>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800c322:	69da      	ldr	r2, [r3, #28]
 800c324:	f042 0204 	orr.w	r2, r2, #4
 800c328:	61da      	str	r2, [r3, #28]
 800c32a:	69db      	ldr	r3, [r3, #28]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800c32c:	680a      	ldr	r2, [r1, #0]
    __HAL_RCC_TIM4_CLK_ENABLE();
 800c32e:	f003 0304 	and.w	r3, r3, #4
 800c332:	930b      	str	r3, [sp, #44]	; 0x2c
 800c334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800c336:	68d3      	ldr	r3, [r2, #12]
 800c338:	f043 0301 	orr.w	r3, r3, #1
 800c33c:	60d3      	str	r3, [r2, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 800c33e:	2109      	movs	r1, #9
 800c340:	2200      	movs	r2, #0
 800c342:	201e      	movs	r0, #30
 800c344:	f7f9 fcf4 	bl	8005d30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800c348:	201e      	movs	r0, #30
 800c34a:	f7f9 fd27 	bl	8005d9c <HAL_NVIC_EnableIRQ>
 800c34e:	682b      	ldr	r3, [r5, #0]
	if(htim_base->Instance==TIM2){
 800c350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c354:	f040 818c 	bne.w	800c670 <HAL_TIM_Base_MspInit+0x51c>
		if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){			
 800c358:	4c39      	ldr	r4, [pc, #228]	; (800c440 <HAL_TIM_Base_MspInit+0x2ec>)
 800c35a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 800c35e:	2b01      	cmp	r3, #1
 800c360:	f000 8148 	beq.w	800c5f4 <HAL_TIM_Base_MspInit+0x4a0>
 800c364:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 800c368:	2b04      	cmp	r3, #4
 800c36a:	f000 8143 	beq.w	800c5f4 <HAL_TIM_Base_MspInit+0x4a0>
		}else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800c36e:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 800c372:	2b02      	cmp	r3, #2
 800c374:	d004      	beq.n	800c380 <HAL_TIM_Base_MspInit+0x22c>
 800c376:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 800c37a:	2b03      	cmp	r3, #3
 800c37c:	f47f af0c 	bne.w	800c198 <HAL_TIM_Base_MspInit+0x44>
			__HAL_RCC_TIM2_CLK_ENABLE();
 800c380:	4b35      	ldr	r3, [pc, #212]	; (800c458 <HAL_TIM_Base_MspInit+0x304>)
			hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800c382:	4f3b      	ldr	r7, [pc, #236]	; (800c470 <HAL_TIM_Base_MspInit+0x31c>)
			__HAL_RCC_TIM2_CLK_ENABLE();
 800c384:	69da      	ldr	r2, [r3, #28]
			hdma_tim2_ch1.Instance = DMA1_Channel5;
 800c386:	4e3b      	ldr	r6, [pc, #236]	; (800c474 <HAL_TIM_Base_MspInit+0x320>)
			__HAL_RCC_TIM2_CLK_ENABLE();
 800c388:	f042 0201 	orr.w	r2, r2, #1
 800c38c:	61da      	str	r2, [r3, #28]
 800c38e:	69db      	ldr	r3, [r3, #28]
 800c390:	f003 0301 	and.w	r3, r3, #1
 800c394:	930d      	str	r3, [sp, #52]	; 0x34
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c396:	f04f 0800 	mov.w	r8, #0
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c39a:	f04f 0c02 	mov.w	ip, #2
			GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c39e:	2303      	movs	r3, #3
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c3a0:	a90f      	add	r1, sp, #60	; 0x3c
			GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800c3a2:	2201      	movs	r2, #1
			__HAL_RCC_TIM2_CLK_ENABLE();
 800c3a4:	980d      	ldr	r0, [sp, #52]	; 0x34
			GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c3a6:	930f      	str	r3, [sp, #60]	; 0x3c
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c3a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c3ac:	e9cd c810 	strd	ip, r8, [sp, #64]	; 0x40
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c3b0:	9312      	str	r3, [sp, #72]	; 0x48
			GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800c3b2:	9213      	str	r2, [sp, #76]	; 0x4c
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c3b4:	f7fa f846 	bl	8006444 <HAL_GPIO_Init>
			if(counter.state==COUNTER_IC){
 800c3b8:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
			hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800c3bc:	4b2e      	ldr	r3, [pc, #184]	; (800c478 <HAL_TIM_Base_MspInit+0x324>)
 800c3be:	603b      	str	r3, [r7, #0]
				hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 800c3c0:	2a02      	cmp	r2, #2
 800c3c2:	bf14      	ite	ne
 800c3c4:	4642      	movne	r2, r8
 800c3c6:	2280      	moveq	r2, #128	; 0x80
			hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c3c8:	f44f 7b00 	mov.w	fp, #512	; 0x200
			hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c3cc:	f44f 6a00 	mov.w	sl, #2048	; 0x800
			hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800c3d0:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800c3d4:	4638      	mov	r0, r7
 800c3d6:	60fa      	str	r2, [r7, #12]
			hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c3d8:	f8c7 8004 	str.w	r8, [r7, #4]
			hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800c3dc:	f8c7 8008 	str.w	r8, [r7, #8]
			hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 800c3e0:	f8c7 8018 	str.w	r8, [r7, #24]
			hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c3e4:	e9c7 ba04 	strd	fp, sl, [r7, #16]
			hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800c3e8:	f8c7 901c 	str.w	r9, [r7, #28]
			HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800c3ec:	f7f9 fe4c 	bl	8006088 <HAL_DMA_Init>
			if(counter.state==COUNTER_IC){
 800c3f0:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
			hdma_tim2_ch1.Instance = DMA1_Channel5;
 800c3f4:	4a1b      	ldr	r2, [pc, #108]	; (800c464 <HAL_TIM_Base_MspInit+0x310>)
			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800c3f6:	62af      	str	r7, [r5, #40]	; 0x28
				hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800c3f8:	2b02      	cmp	r3, #2
 800c3fa:	bf14      	ite	ne
 800c3fc:	4643      	movne	r3, r8
 800c3fe:	2380      	moveq	r3, #128	; 0x80
			HAL_DMA_Init(&hdma_tim2_ch1);
 800c400:	4630      	mov	r0, r6
 800c402:	60f3      	str	r3, [r6, #12]
			hdma_tim2_ch1.Instance = DMA1_Channel5;
 800c404:	6032      	str	r2, [r6, #0]
			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800c406:	627d      	str	r5, [r7, #36]	; 0x24
			hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c408:	f8c6 b010 	str.w	fp, [r6, #16]
			hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c40c:	e9c6 8801 	strd	r8, r8, [r6, #4]
			hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800c410:	e9c6 a805 	strd	sl, r8, [r6, #20]
			hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800c414:	f8c6 901c 	str.w	r9, [r6, #28]
			HAL_DMA_Init(&hdma_tim2_ch1);
 800c418:	f7f9 fe36 	bl	8006088 <HAL_DMA_Init>
			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800c41c:	626e      	str	r6, [r5, #36]	; 0x24
 800c41e:	6275      	str	r5, [r6, #36]	; 0x24
			counterIcTiSetDefault();
 800c420:	f7f7 fa7e 	bl	8003920 <counterIcTiSetDefault>
 800c424:	682b      	ldr	r3, [r5, #0]
 800c426:	e123      	b.n	800c670 <HAL_TIM_Base_MspInit+0x51c>
 800c428:	40014000 	.word	0x40014000
 800c42c:	20004c34 	.word	0x20004c34
 800c430:	40013400 	.word	0x40013400
 800c434:	40012c00 	.word	0x40012c00
 800c438:	40000800 	.word	0x40000800
 800c43c:	20005438 	.word	0x20005438
 800c440:	20004868 	.word	0x20004868
 800c444:	40000400 	.word	0x40000400
 800c448:	40001000 	.word	0x40001000
 800c44c:	40001400 	.word	0x40001400
 800c450:	2000cf48 	.word	0x2000cf48
 800c454:	40020044 	.word	0x40020044
 800c458:	40021000 	.word	0x40021000
 800c45c:	48000400 	.word	0x48000400
 800c460:	2000d228 	.word	0x2000d228
 800c464:	40020058 	.word	0x40020058
 800c468:	2000d1e8 	.word	0x2000d1e8
 800c46c:	2000cf08 	.word	0x2000cf08
 800c470:	2000d058 	.word	0x2000d058
 800c474:	2000ce84 	.word	0x2000ce84
 800c478:	40020080 	.word	0x40020080
			if(htim_base->Instance==TIM6){
 800c47c:	4ab0      	ldr	r2, [pc, #704]	; (800c740 <HAL_TIM_Base_MspInit+0x5ec>)
 800c47e:	4294      	cmp	r4, r2
 800c480:	f000 80fc 	beq.w	800c67c <HAL_TIM_Base_MspInit+0x528>
			if(htim_base->Instance==TIM7){
 800c484:	4aaf      	ldr	r2, [pc, #700]	; (800c744 <HAL_TIM_Base_MspInit+0x5f0>)
 800c486:	4294      	cmp	r4, r2
 800c488:	f47f ae72 	bne.w	800c170 <HAL_TIM_Base_MspInit+0x1c>
				__TIM7_CLK_ENABLE();
 800c48c:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 800c490:	69d1      	ldr	r1, [r2, #28]
 800c492:	f041 0120 	orr.w	r1, r1, #32
 800c496:	61d1      	str	r1, [r2, #28]
 800c498:	69d2      	ldr	r2, [r2, #28]
 800c49a:	f002 0220 	and.w	r2, r2, #32
 800c49e:	9204      	str	r2, [sp, #16]
 800c4a0:	9a04      	ldr	r2, [sp, #16]
		if(generator.modeState==GENERATOR_PWM){
 800c4a2:	7d5b      	ldrb	r3, [r3, #21]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f43f aeb0 	beq.w	800c20a <HAL_TIM_Base_MspInit+0xb6>
  if(htim_base->Instance==TIM8)
 800c4aa:	4ba7      	ldr	r3, [pc, #668]	; (800c748 <HAL_TIM_Base_MspInit+0x5f4>)
 800c4ac:	429c      	cmp	r4, r3
 800c4ae:	f47f ae68 	bne.w	800c182 <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4b2:	49a6      	ldr	r1, [pc, #664]	; (800c74c <HAL_TIM_Base_MspInit+0x5f8>)
    hdma_tim8_ch1.Instance = DMA2_Channel3;
 800c4b4:	4aa6      	ldr	r2, [pc, #664]	; (800c750 <HAL_TIM_Base_MspInit+0x5fc>)
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4b6:	698e      	ldr	r6, [r1, #24]
    hdma_tim8_ch2.Instance = DMA2_Channel5;
 800c4b8:	4ba6      	ldr	r3, [pc, #664]	; (800c754 <HAL_TIM_Base_MspInit+0x600>)
    hdma_tim8_ch1.Instance = DMA2_Channel3;
 800c4ba:	9200      	str	r2, [sp, #0]
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4bc:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    hdma_tim8_ch2.Instance = DMA2_Channel5;
 800c4c0:	9301      	str	r3, [sp, #4]
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4c2:	618e      	str	r6, [r1, #24]
 800c4c4:	6989      	ldr	r1, [r1, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);		
 800c4c6:	48a4      	ldr	r0, [pc, #656]	; (800c758 <HAL_TIM_Base_MspInit+0x604>)
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4c8:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4cc:	f04f 0e02 	mov.w	lr, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c4d0:	f04f 0c01 	mov.w	ip, #1
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4d4:	9109      	str	r1, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800c4d6:	f44f 7870 	mov.w	r8, #960	; 0x3c0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c4da:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800c4dc:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);		
 800c4de:	a90f      	add	r1, sp, #60	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4e0:	e9cd 8e0f 	strd	r8, lr, [sp, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c4e4:	e9cd c711 	strd	ip, r7, [sp, #68]	; 0x44
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c4e8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800c4ec:	9613      	str	r6, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);		
 800c4ee:	f7f9 ffa9 	bl	8006444 <HAL_GPIO_Init>
    hdma_tim8_ch1.Instance = DMA2_Channel3;
 800c4f2:	9a00      	ldr	r2, [sp, #0]
 800c4f4:	4999      	ldr	r1, [pc, #612]	; (800c75c <HAL_TIM_Base_MspInit+0x608>)
 800c4f6:	6011      	str	r1, [r2, #0]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c4f8:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c4fc:	f04f 0b10 	mov.w	fp, #16
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c500:	f04f 0a00 	mov.w	sl, #0
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800c504:	f04f 0980 	mov.w	r9, #128	; 0x80
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c508:	f44f 7880 	mov.w	r8, #256	; 0x100
    hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 800c50c:	2620      	movs	r6, #32
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800c50e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_DMA_Init(&hdma_tim8_ch1);
 800c512:	4610      	mov	r0, r2
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800c514:	61d3      	str	r3, [r2, #28]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c516:	e9c2 ba01 	strd	fp, sl, [r2, #4]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c51a:	e9c2 9803 	strd	r9, r8, [r2, #12]
    hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 800c51e:	e9c2 7605 	strd	r7, r6, [r2, #20]
    HAL_DMA_Init(&hdma_tim8_ch1);
 800c522:	f7f9 fdb1 	bl	8006088 <HAL_DMA_Init>
		TIM8->DIER |= TIM_DIER_CC1DE;
 800c526:	68e1      	ldr	r1, [r4, #12]
    HAL_DMA_Init(&hdma_tim8_ch2);
 800c528:	9b01      	ldr	r3, [sp, #4]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 800c52a:	9a00      	ldr	r2, [sp, #0]
		TIM8->DIER |= TIM_DIER_CC1DE;
 800c52c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800c530:	60e1      	str	r1, [r4, #12]
    HAL_DMA_Init(&hdma_tim8_ch2);
 800c532:	4618      	mov	r0, r3
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 800c534:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_tim8_ch2.Instance = DMA2_Channel5;
 800c536:	498a      	ldr	r1, [pc, #552]	; (800c760 <HAL_TIM_Base_MspInit+0x60c>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 800c538:	6255      	str	r5, [r2, #36]	; 0x24
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800c53a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c53e:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Instance = DMA2_Channel5;
 800c540:	6019      	str	r1, [r3, #0]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800c542:	e9c3 ba01 	strd	fp, sl, [r3, #4]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c546:	e9c3 9803 	strd	r9, r8, [r3, #12]
    hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
 800c54a:	e9c3 7605 	strd	r7, r6, [r3, #20]
    hdma_tim8_ch2.Instance = DMA2_Channel5;
 800c54e:	9300      	str	r3, [sp, #0]
    HAL_DMA_Init(&hdma_tim8_ch2);
 800c550:	f7f9 fd9a 	bl	8006088 <HAL_DMA_Init>
		TIM8->DIER |= TIM_DIER_CC2DE;
 800c554:	68e1      	ldr	r1, [r4, #12]
    hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800c556:	4a83      	ldr	r2, [pc, #524]	; (800c764 <HAL_TIM_Base_MspInit+0x610>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 800c558:	9b00      	ldr	r3, [sp, #0]
		TIM8->DIER |= TIM_DIER_CC2DE;
 800c55a:	4339      	orrs	r1, r7
 800c55c:	60e1      	str	r1, [r4, #12]
    HAL_DMA_Init(&hdma_tim8_ch3_up);
 800c55e:	4610      	mov	r0, r2
    hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800c560:	4981      	ldr	r1, [pc, #516]	; (800c768 <HAL_TIM_Base_MspInit+0x614>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 800c562:	62ab      	str	r3, [r5, #40]	; 0x28
 800c564:	625d      	str	r5, [r3, #36]	; 0x24
    hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c566:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c56a:	61d3      	str	r3, [r2, #28]
    hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800c56c:	6011      	str	r1, [r2, #0]
    hdma_tim8_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800c56e:	e9c2 ba01 	strd	fp, sl, [r2, #4]
    hdma_tim8_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c572:	e9c2 9803 	strd	r9, r8, [r2, #12]
    hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
 800c576:	e9c2 7605 	strd	r7, r6, [r2, #20]
    hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800c57a:	9200      	str	r2, [sp, #0]
    HAL_DMA_Init(&hdma_tim8_ch3_up);
 800c57c:	f7f9 fd84 	bl	8006088 <HAL_DMA_Init>
		TIM8->DIER |= TIM_DIER_CC3DE;  //__HAL_TIM_ENABLE_DMA(htim_base, TIM_DMA_CC3);
 800c580:	68e1      	ldr	r1, [r4, #12]
    hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 800c582:	4b7a      	ldr	r3, [pc, #488]	; (800c76c <HAL_TIM_Base_MspInit+0x618>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3_up);
 800c584:	9a00      	ldr	r2, [sp, #0]
		TIM8->DIER |= TIM_DIER_CC3DE;  //__HAL_TIM_ENABLE_DMA(htim_base, TIM_DMA_CC3);
 800c586:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800c58a:	60e1      	str	r1, [r4, #12]
    HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 800c58c:	4618      	mov	r0, r3
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3_up);
 800c58e:	62ea      	str	r2, [r5, #44]	; 0x2c
    hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 800c590:	4977      	ldr	r1, [pc, #476]	; (800c770 <HAL_TIM_Base_MspInit+0x61c>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3_up);
 800c592:	6255      	str	r5, [r2, #36]	; 0x24
    hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 800c594:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c598:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800c59a:	e9c3 ba01 	strd	fp, sl, [r3, #4]
    hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c59e:	e9c3 9803 	strd	r9, r8, [r3, #12]
    hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 800c5a2:	e9c3 7605 	strd	r7, r6, [r3, #20]
    hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 800c5a6:	6019      	str	r1, [r3, #0]
 800c5a8:	9300      	str	r3, [sp, #0]
    HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 800c5aa:	f7f9 fd6d 	bl	8006088 <HAL_DMA_Init>
		TIM8->DIER |= TIM_DIER_CC4DE;
 800c5ae:	68e2      	ldr	r2, [r4, #12]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);		
 800c5b0:	9b00      	ldr	r3, [sp, #0]
		TIM8->DIER |= TIM_DIER_CC4DE;
 800c5b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c5b6:	60e2      	str	r2, [r4, #12]
 800c5b8:	682c      	ldr	r4, [r5, #0]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);		
 800c5ba:	632b      	str	r3, [r5, #48]	; 0x30
 800c5bc:	625d      	str	r5, [r3, #36]	; 0x24
 800c5be:	e5e0      	b.n	800c182 <HAL_TIM_Base_MspInit+0x2e>
				__TIM3_CLK_ENABLE();
 800c5c0:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
				GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c5c4:	2110      	movs	r1, #16
				__TIM3_CLK_ENABLE();
 800c5c6:	69da      	ldr	r2, [r3, #28]
				HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);			
 800c5c8:	486a      	ldr	r0, [pc, #424]	; (800c774 <HAL_TIM_Base_MspInit+0x620>)
				__TIM3_CLK_ENABLE();
 800c5ca:	f042 0202 	orr.w	r2, r2, #2
 800c5ce:	61da      	str	r2, [r3, #28]
 800c5d0:	69db      	ldr	r3, [r3, #28]
				GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c5d2:	910f      	str	r1, [sp, #60]	; 0x3c
				__TIM3_CLK_ENABLE();
 800c5d4:	f003 0302 	and.w	r3, r3, #2
 800c5d8:	9306      	str	r3, [sp, #24]
				GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5da:	2400      	movs	r4, #0
				GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5dc:	2302      	movs	r3, #2
				GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c5de:	2203      	movs	r2, #3
				HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);			
 800c5e0:	a90f      	add	r1, sp, #60	; 0x3c
				GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c5e2:	e9cd 4211 	strd	r4, r2, [sp, #68]	; 0x44
				__TIM3_CLK_ENABLE();
 800c5e6:	9e06      	ldr	r6, [sp, #24]
				GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5e8:	9310      	str	r3, [sp, #64]	; 0x40
				GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800c5ea:	9313      	str	r3, [sp, #76]	; 0x4c
				HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);			
 800c5ec:	f7f9 ff2a 	bl	8006444 <HAL_GPIO_Init>
 800c5f0:	682c      	ldr	r4, [r5, #0]
 800c5f2:	e60a      	b.n	800c20a <HAL_TIM_Base_MspInit+0xb6>
			__TIM2_CLK_ENABLE();
 800c5f4:	4b55      	ldr	r3, [pc, #340]	; (800c74c <HAL_TIM_Base_MspInit+0x5f8>)
			hdma_tim2_up.Instance = DMA1_Channel2;		
 800c5f6:	4c60      	ldr	r4, [pc, #384]	; (800c778 <HAL_TIM_Base_MspInit+0x624>)
			__TIM2_CLK_ENABLE();
 800c5f8:	69da      	ldr	r2, [r3, #28]
 800c5fa:	f042 0201 	orr.w	r2, r2, #1
 800c5fe:	61da      	str	r2, [r3, #28]
 800c600:	69db      	ldr	r3, [r3, #28]
 800c602:	f003 0301 	and.w	r3, r3, #1
 800c606:	930c      	str	r3, [sp, #48]	; 0x30
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c608:	2002      	movs	r0, #2
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c60a:	2600      	movs	r6, #0
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c60c:	2301      	movs	r3, #1
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c60e:	2203      	movs	r2, #3
			__TIM2_CLK_ENABLE();
 800c610:	990c      	ldr	r1, [sp, #48]	; 0x30
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c612:	9010      	str	r0, [sp, #64]	; 0x40
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c614:	a90f      	add	r1, sp, #60	; 0x3c
 800c616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c61a:	930f      	str	r3, [sp, #60]	; 0x3c
			GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800c61c:	9313      	str	r3, [sp, #76]	; 0x4c
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c61e:	e9cd 6211 	strd	r6, r2, [sp, #68]	; 0x44
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c622:	f7f9 ff0f 	bl	8006444 <HAL_GPIO_Init>
			hdma_tim2_up.Instance = DMA1_Channel2;		
 800c626:	4a55      	ldr	r2, [pc, #340]	; (800c77c <HAL_TIM_Base_MspInit+0x628>)
 800c628:	6022      	str	r2, [r4, #0]
			hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c62a:	f44f 7300 	mov.w	r3, #512	; 0x200
			hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c62e:	f44f 6100 	mov.w	r1, #2048	; 0x800
			hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 800c632:	2220      	movs	r2, #32
			hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c634:	6123      	str	r3, [r4, #16]
			HAL_DMA_Init(&hdma_tim2_up);
 800c636:	4620      	mov	r0, r4
			hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c63c:	e9c4 2306 	strd	r2, r3, [r4, #24]
			hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c640:	6161      	str	r1, [r4, #20]
			hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c642:	6066      	str	r6, [r4, #4]
			hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 800c644:	e9c4 6602 	strd	r6, r6, [r4, #8]
			HAL_DMA_Init(&hdma_tim2_up);
 800c648:	f7f9 fd1e 	bl	8006088 <HAL_DMA_Init>
			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);		
 800c64c:	622c      	str	r4, [r5, #32]
			HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);		
 800c64e:	4631      	mov	r1, r6
 800c650:	4a4b      	ldr	r2, [pc, #300]	; (800c780 <HAL_TIM_Base_MspInit+0x62c>)
			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);		
 800c652:	6265      	str	r5, [r4, #36]	; 0x24
			HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);		
 800c654:	4620      	mov	r0, r4
 800c656:	f7f9 fe9d 	bl	8006394 <HAL_DMA_RegisterCallback>
			HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 9, 0);
 800c65a:	4632      	mov	r2, r6
 800c65c:	2109      	movs	r1, #9
 800c65e:	200c      	movs	r0, #12
 800c660:	f7f9 fb66 	bl	8005d30 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);		
 800c664:	200c      	movs	r0, #12
 800c666:	f7f9 fb99 	bl	8005d9c <HAL_NVIC_EnableIRQ>
			counterEtrRefSetDefault();
 800c66a:	f7f7 f92d 	bl	80038c8 <counterEtrRefSetDefault>
 800c66e:	682b      	ldr	r3, [r5, #0]
	if(htim_base->Instance==TIM4 && logAnlys.enable==LOGA_DISABLED){
 800c670:	4a44      	ldr	r2, [pc, #272]	; (800c784 <HAL_TIM_Base_MspInit+0x630>)
 800c672:	4293      	cmp	r3, r2
 800c674:	f47f ad90 	bne.w	800c198 <HAL_TIM_Base_MspInit+0x44>
 800c678:	4b43      	ldr	r3, [pc, #268]	; (800c788 <HAL_TIM_Base_MspInit+0x634>)
 800c67a:	e595      	b.n	800c1a8 <HAL_TIM_Base_MspInit+0x54>
				__TIM6_CLK_ENABLE();
 800c67c:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 800c680:	69d1      	ldr	r1, [r2, #28]
 800c682:	f041 0110 	orr.w	r1, r1, #16
 800c686:	61d1      	str	r1, [r2, #28]
 800c688:	69d2      	ldr	r2, [r2, #28]
 800c68a:	f002 0210 	and.w	r2, r2, #16
 800c68e:	9203      	str	r2, [sp, #12]
 800c690:	9a03      	ldr	r2, [sp, #12]
 800c692:	e706      	b.n	800c4a2 <HAL_TIM_Base_MspInit+0x34e>
				__TIM6_CLK_ENABLE();
 800c694:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
				hdma_tim6_up.Instance = DMA1_Channel3;
 800c698:	4e3c      	ldr	r6, [pc, #240]	; (800c78c <HAL_TIM_Base_MspInit+0x638>)
				__TIM6_CLK_ENABLE();
 800c69a:	69da      	ldr	r2, [r3, #28]
				hdma_tim6_up.Instance = DMA1_Channel3;
 800c69c:	493c      	ldr	r1, [pc, #240]	; (800c790 <HAL_TIM_Base_MspInit+0x63c>)
				__TIM6_CLK_ENABLE();
 800c69e:	f042 0210 	orr.w	r2, r2, #16
 800c6a2:	61da      	str	r2, [r3, #28]
 800c6a4:	69db      	ldr	r3, [r3, #28]
				hdma_tim6_up.Instance = DMA1_Channel3;
 800c6a6:	6031      	str	r1, [r6, #0]
				__TIM6_CLK_ENABLE();
 800c6a8:	f003 0310 	and.w	r3, r3, #16
 800c6ac:	9307      	str	r3, [sp, #28]
				hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c6ae:	2310      	movs	r3, #16
				hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800c6b0:	2100      	movs	r1, #0
				hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 800c6b2:	2280      	movs	r2, #128	; 0x80
				hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c6b4:	6073      	str	r3, [r6, #4]
				hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c6b6:	f44f 7380 	mov.w	r3, #256	; 0x100
				__TIM6_CLK_ENABLE();
 800c6ba:	9807      	ldr	r0, [sp, #28]
				hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800c6bc:	60b1      	str	r1, [r6, #8]
				hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 800c6be:	60f2      	str	r2, [r6, #12]
				hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c6c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
				hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 800c6c4:	2220      	movs	r2, #32
				hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c6c6:	6133      	str	r3, [r6, #16]
				HAL_DMA_Init(&hdma_tim6_up);
 800c6c8:	4630      	mov	r0, r6
				hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c6ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c6ce:	e9c6 2306 	strd	r2, r3, [r6, #24]
				hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c6d2:	6171      	str	r1, [r6, #20]
				HAL_DMA_Init(&hdma_tim6_up);
 800c6d4:	f7f9 fcd8 	bl	8006088 <HAL_DMA_Init>
				TIM6->DIER |= TIM_DIER_UDE;				
 800c6d8:	68e3      	ldr	r3, [r4, #12]
 800c6da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c6de:	60e3      	str	r3, [r4, #12]
 800c6e0:	682c      	ldr	r4, [r5, #0]
				__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);				
 800c6e2:	622e      	str	r6, [r5, #32]
 800c6e4:	6275      	str	r5, [r6, #36]	; 0x24
 800c6e6:	e594      	b.n	800c212 <HAL_TIM_Base_MspInit+0xbe>
				__TIM1_CLK_ENABLE();
 800c6e8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
				GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c6ec:	f44f 7000 	mov.w	r0, #512	; 0x200
				__TIM1_CLK_ENABLE();
 800c6f0:	6999      	ldr	r1, [r3, #24]
 800c6f2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800c6f6:	6199      	str	r1, [r3, #24]
 800c6f8:	699b      	ldr	r3, [r3, #24]
				GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6fa:	9211      	str	r2, [sp, #68]	; 0x44
				__TIM1_CLK_ENABLE();
 800c6fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c700:	9305      	str	r3, [sp, #20]
				GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c702:	2402      	movs	r4, #2
				GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c704:	2203      	movs	r2, #3
				GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800c706:	2306      	movs	r3, #6
				GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c708:	900f      	str	r0, [sp, #60]	; 0x3c
				HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);			
 800c70a:	a90f      	add	r1, sp, #60	; 0x3c
 800c70c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
				GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c710:	9410      	str	r4, [sp, #64]	; 0x40
				__TIM1_CLK_ENABLE();
 800c712:	9e05      	ldr	r6, [sp, #20]
				GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800c714:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
				HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);			
 800c718:	f7f9 fe94 	bl	8006444 <HAL_GPIO_Init>
 800c71c:	682c      	ldr	r4, [r5, #0]
 800c71e:	e570      	b.n	800c202 <HAL_TIM_Base_MspInit+0xae>
			GPIO_InitStruct.Pin = GPIO_PIN_8;
 800c720:	f44f 7580 	mov.w	r5, #256	; 0x100
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c724:	2402      	movs	r4, #2
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c726:	2203      	movs	r2, #3
			GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800c728:	230a      	movs	r3, #10
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c72a:	9011      	str	r0, [sp, #68]	; 0x44
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);	
 800c72c:	a90f      	add	r1, sp, #60	; 0x3c
 800c72e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c732:	e9cd 540f 	strd	r5, r4, [sp, #60]	; 0x3c
			GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800c736:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);	
 800c73a:	f7f9 fe83 	bl	8006444 <HAL_GPIO_Init>
 800c73e:	e52b      	b.n	800c198 <HAL_TIM_Base_MspInit+0x44>
 800c740:	40001000 	.word	0x40001000
 800c744:	40001400 	.word	0x40001400
 800c748:	40013400 	.word	0x40013400
 800c74c:	40021000 	.word	0x40021000
 800c750:	2000cfd4 	.word	0x2000cfd4
 800c754:	2000ce40 	.word	0x2000ce40
 800c758:	48000800 	.word	0x48000800
 800c75c:	40020430 	.word	0x40020430
 800c760:	40020458 	.word	0x40020458
 800c764:	2000d120 	.word	0x2000d120
 800c768:	40020408 	.word	0x40020408
 800c76c:	2000d0dc 	.word	0x2000d0dc
 800c770:	4002041c 	.word	0x4002041c
 800c774:	48000400 	.word	0x48000400
 800c778:	2000cf8c 	.word	0x2000cf8c
 800c77c:	4002001c 	.word	0x4002001c
 800c780:	080033e9 	.word	0x080033e9
 800c784:	40000800 	.word	0x40000800
 800c788:	20005438 	.word	0x20005438
 800c78c:	2000d164 	.word	0x2000d164
 800c790:	40020030 	.word	0x40020030

0800c794 <HAL_TIM_Base_MspDeInit>:
  * @retval None
  */	
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
	#ifdef USE_SCOPE
  if(htim_base->Instance==TIM15)
 800c794:	4a99      	ldr	r2, [pc, #612]	; (800c9fc <HAL_TIM_Base_MspDeInit+0x268>)
 800c796:	6803      	ldr	r3, [r0, #0]
 800c798:	4293      	cmp	r3, r2
{
 800c79a:	b510      	push	{r4, lr}
 800c79c:	4604      	mov	r4, r0
  if(htim_base->Instance==TIM15)
 800c79e:	f000 808b 	beq.w	800c8b8 <HAL_TIM_Base_MspDeInit+0x124>
  }
	#endif //USE_SCOPE
	
	#if defined(USE_GEN) || defined(USE_GEN_PWM)
		#ifdef USE_GEN
		if(generator.modeState==GENERATOR_DAC){
 800c7a2:	4a97      	ldr	r2, [pc, #604]	; (800ca00 <HAL_TIM_Base_MspDeInit+0x26c>)
 800c7a4:	7d51      	ldrb	r1, [r2, #21]
 800c7a6:	2901      	cmp	r1, #1
 800c7a8:	d039      	beq.n	800c81e <HAL_TIM_Base_MspDeInit+0x8a>
			}
		}
		#endif //USE_GEN
		
		#ifdef USE_GEN_PWM
		if(generator.modeState==GENERATOR_PWM){
 800c7aa:	7d52      	ldrb	r2, [r2, #21]
 800c7ac:	2a00      	cmp	r2, #0
 800c7ae:	d14d      	bne.n	800c84c <HAL_TIM_Base_MspDeInit+0xb8>
			if(htim_base->Instance==TIM1){
 800c7b0:	4a94      	ldr	r2, [pc, #592]	; (800ca04 <HAL_TIM_Base_MspDeInit+0x270>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	f040 808e 	bne.w	800c8d4 <HAL_TIM_Base_MspDeInit+0x140>
				__TIM1_CLK_DISABLE();
 800c7b8:	f502 4264 	add.w	r2, r2, #58368	; 0xe400
 800c7bc:	6993      	ldr	r3, [r2, #24]
 800c7be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c7c2:	6193      	str	r3, [r2, #24]
	#endif //USE_SYNC_PWM
	
	#ifdef USE_LOG_ANLYS
	if(htim_base->Instance==TIM1){
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 800c7c4:	4a90      	ldr	r2, [pc, #576]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
    /* TIM1 DMA DeInit */
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);		
 800c7c6:	6a20      	ldr	r0, [r4, #32]
    __HAL_RCC_TIM1_CLK_DISABLE();
 800c7c8:	6993      	ldr	r3, [r2, #24]
 800c7ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c7ce:	6193      	str	r3, [r2, #24]
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);		
 800c7d0:	f7f9 fca4 	bl	800611c <HAL_DMA_DeInit>
 800c7d4:	6823      	ldr	r3, [r4, #0]
	}
	
	if(htim_base->Instance==TIM4 && logAnlys.enable==ENABLE){
 800c7d6:	4a8d      	ldr	r2, [pc, #564]	; (800ca0c <HAL_TIM_Base_MspDeInit+0x278>)
 800c7d8:	4293      	cmp	r3, r2
 800c7da:	d153      	bne.n	800c884 <HAL_TIM_Base_MspDeInit+0xf0>
 800c7dc:	4b8c      	ldr	r3, [pc, #560]	; (800ca10 <HAL_TIM_Base_MspDeInit+0x27c>)
 800c7de:	7cdb      	ldrb	r3, [r3, #19]
 800c7e0:	2b01      	cmp	r3, #1
 800c7e2:	f000 80ee 	beq.w	800c9c2 <HAL_TIM_Base_MspDeInit+0x22e>
		__TIM2_CLK_DISABLE(); 		
	}
	
	if(htim_base->Instance==TIM4){
		
		if(counter.state==COUNTER_REF){
 800c7e6:	4b8b      	ldr	r3, [pc, #556]	; (800ca14 <HAL_TIM_Base_MspDeInit+0x280>)
 800c7e8:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c7ec:	2a04      	cmp	r2, #4
 800c7ee:	f000 80e1 	beq.w	800c9b4 <HAL_TIM_Base_MspDeInit+0x220>
			HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
			
		} else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800c7f2:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c7f6:	2a02      	cmp	r2, #2
 800c7f8:	f000 809f 	beq.w	800c93a <HAL_TIM_Base_MspDeInit+0x1a6>
 800c7fc:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c800:	2a03      	cmp	r2, #3
 800c802:	f000 809a 	beq.w	800c93a <HAL_TIM_Base_MspDeInit+0x1a6>
			HAL_NVIC_DisableIRQ(TIM4_IRQn);
			
		}	else if(counter.state==COUNTER_ETR){
 800c806:	f893 13b8 	ldrb.w	r1, [r3, #952]	; 0x3b8
 800c80a:	b2c9      	uxtb	r1, r1
 800c80c:	2901      	cmp	r1, #1
 800c80e:	f000 80ec 	beq.w	800c9ea <HAL_TIM_Base_MspDeInit+0x256>
			HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
			
		}
		__TIM4_CLK_DISABLE();
 800c812:	4a7d      	ldr	r2, [pc, #500]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
 800c814:	69d3      	ldr	r3, [r2, #28]
 800c816:	f023 0304 	bic.w	r3, r3, #4
 800c81a:	61d3      	str	r3, [r2, #28]
	}
	#endif //USE_COUNTER
} 
 800c81c:	bd10      	pop	{r4, pc}
			if(htim_base->Instance==TIM6){
 800c81e:	497e      	ldr	r1, [pc, #504]	; (800ca18 <HAL_TIM_Base_MspDeInit+0x284>)
 800c820:	428b      	cmp	r3, r1
 800c822:	f000 808e 	beq.w	800c942 <HAL_TIM_Base_MspDeInit+0x1ae>
			if(htim_base->Instance==TIM7){
 800c826:	497d      	ldr	r1, [pc, #500]	; (800ca1c <HAL_TIM_Base_MspDeInit+0x288>)
 800c828:	428b      	cmp	r3, r1
 800c82a:	d1be      	bne.n	800c7aa <HAL_TIM_Base_MspDeInit+0x16>
				__TIM7_CLK_DISABLE();				
 800c82c:	4876      	ldr	r0, [pc, #472]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
 800c82e:	69c1      	ldr	r1, [r0, #28]
 800c830:	f021 0120 	bic.w	r1, r1, #32
 800c834:	61c1      	str	r1, [r0, #28]
		if(generator.modeState==GENERATOR_PWM){
 800c836:	7d52      	ldrb	r2, [r2, #21]
 800c838:	b9f2      	cbnz	r2, 800c878 <HAL_TIM_Base_MspDeInit+0xe4>
				__TIM7_CLK_DISABLE();				
 800c83a:	4a73      	ldr	r2, [pc, #460]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
				HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);				
 800c83c:	6a20      	ldr	r0, [r4, #32]
				__TIM7_CLK_DISABLE();				
 800c83e:	69d3      	ldr	r3, [r2, #28]
 800c840:	f023 0320 	bic.w	r3, r3, #32
 800c844:	61d3      	str	r3, [r2, #28]
				HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);				
 800c846:	f7f9 fc69 	bl	800611c <HAL_DMA_DeInit>
 800c84a:	6823      	ldr	r3, [r4, #0]
	if(htim_base->Instance==TIM8)
 800c84c:	4a74      	ldr	r2, [pc, #464]	; (800ca20 <HAL_TIM_Base_MspDeInit+0x28c>)
 800c84e:	4293      	cmp	r3, r2
 800c850:	d112      	bne.n	800c878 <HAL_TIM_Base_MspDeInit+0xe4>
    __HAL_RCC_TIM8_CLK_DISABLE();
 800c852:	f502 425c 	add.w	r2, r2, #56320	; 0xdc00
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 800c856:	6a60      	ldr	r0, [r4, #36]	; 0x24
    __HAL_RCC_TIM8_CLK_DISABLE();
 800c858:	6993      	ldr	r3, [r2, #24]
 800c85a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c85e:	6193      	str	r3, [r2, #24]
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 800c860:	f7f9 fc5c 	bl	800611c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 800c864:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800c866:	f7f9 fc59 	bl	800611c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 800c86a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800c86c:	f7f9 fc56 	bl	800611c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 800c870:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800c872:	f7f9 fc53 	bl	800611c <HAL_DMA_DeInit>
 800c876:	6823      	ldr	r3, [r4, #0]
	if(htim_base->Instance==TIM1){
 800c878:	4a62      	ldr	r2, [pc, #392]	; (800ca04 <HAL_TIM_Base_MspDeInit+0x270>)
 800c87a:	4293      	cmp	r3, r2
 800c87c:	d0a2      	beq.n	800c7c4 <HAL_TIM_Base_MspDeInit+0x30>
	if(htim_base->Instance==TIM4 && logAnlys.enable==ENABLE){
 800c87e:	4a63      	ldr	r2, [pc, #396]	; (800ca0c <HAL_TIM_Base_MspDeInit+0x278>)
 800c880:	4293      	cmp	r3, r2
 800c882:	d0ab      	beq.n	800c7dc <HAL_TIM_Base_MspDeInit+0x48>
	if(htim_base->Instance==TIM2){
 800c884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c888:	d1c8      	bne.n	800c81c <HAL_TIM_Base_MspDeInit+0x88>
		if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){   
 800c88a:	4b62      	ldr	r3, [pc, #392]	; (800ca14 <HAL_TIM_Base_MspDeInit+0x280>)
 800c88c:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c890:	2a01      	cmp	r2, #1
 800c892:	d02a      	beq.n	800c8ea <HAL_TIM_Base_MspDeInit+0x156>
 800c894:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c898:	2a04      	cmp	r2, #4
 800c89a:	d026      	beq.n	800c8ea <HAL_TIM_Base_MspDeInit+0x156>
		}else if(counter.state==COUNTER_IC||counter.state == COUNTER_TI){		
 800c89c:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c8a0:	2a02      	cmp	r2, #2
 800c8a2:	d060      	beq.n	800c966 <HAL_TIM_Base_MspDeInit+0x1d2>
 800c8a4:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c8a8:	2b03      	cmp	r3, #3
 800c8aa:	d05c      	beq.n	800c966 <HAL_TIM_Base_MspDeInit+0x1d2>
		__TIM2_CLK_DISABLE(); 		
 800c8ac:	4a56      	ldr	r2, [pc, #344]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
 800c8ae:	69d3      	ldr	r3, [r2, #28]
 800c8b0:	f023 0301 	bic.w	r3, r3, #1
 800c8b4:	61d3      	str	r3, [r2, #28]
} 
 800c8b6:	bd10      	pop	{r4, pc}
    __TIM15_CLK_DISABLE();
 800c8b8:	4853      	ldr	r0, [pc, #332]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
		if(generator.modeState==GENERATOR_DAC){
 800c8ba:	4951      	ldr	r1, [pc, #324]	; (800ca00 <HAL_TIM_Base_MspDeInit+0x26c>)
    __TIM15_CLK_DISABLE();
 800c8bc:	6982      	ldr	r2, [r0, #24]
 800c8be:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c8c2:	6182      	str	r2, [r0, #24]
		if(generator.modeState==GENERATOR_DAC){
 800c8c4:	7d4a      	ldrb	r2, [r1, #21]
		if(generator.modeState==GENERATOR_PWM){
 800c8c6:	7d4a      	ldrb	r2, [r1, #21]
 800c8c8:	2a00      	cmp	r2, #0
 800c8ca:	d1d5      	bne.n	800c878 <HAL_TIM_Base_MspDeInit+0xe4>
			if(htim_base->Instance==TIM7){
 800c8cc:	4a53      	ldr	r2, [pc, #332]	; (800ca1c <HAL_TIM_Base_MspDeInit+0x288>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d1bc      	bne.n	800c84c <HAL_TIM_Base_MspDeInit+0xb8>
 800c8d2:	e7b2      	b.n	800c83a <HAL_TIM_Base_MspDeInit+0xa6>
			if(htim_base->Instance==TIM3){
 800c8d4:	4a53      	ldr	r2, [pc, #332]	; (800ca24 <HAL_TIM_Base_MspDeInit+0x290>)
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	f040 808c 	bne.w	800c9f4 <HAL_TIM_Base_MspDeInit+0x260>
				__TIM3_CLK_DISABLE();
 800c8dc:	f502 3203 	add.w	r2, r2, #134144	; 0x20c00
 800c8e0:	69d3      	ldr	r3, [r2, #28]
 800c8e2:	f023 0302 	bic.w	r3, r3, #2
 800c8e6:	61d3      	str	r3, [r2, #28]
} 
 800c8e8:	bd10      	pop	{r4, pc}
			HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */		
 800c8ea:	2101      	movs	r1, #1
 800c8ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c8f0:	f7f9 fe9a 	bl	8006628 <HAL_GPIO_DeInit>
			HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
 800c8f4:	200c      	movs	r0, #12
 800c8f6:	f7f9 fa5d 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);		
 800c8fa:	2100      	movs	r1, #0
 800c8fc:	484a      	ldr	r0, [pc, #296]	; (800ca28 <HAL_TIM_Base_MspDeInit+0x294>)
 800c8fe:	f7f9 fd73 	bl	80063e8 <HAL_DMA_UnRegisterCallback>
			HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);		
 800c902:	6a20      	ldr	r0, [r4, #32]
 800c904:	f7f9 fc0a 	bl	800611c <HAL_DMA_DeInit>
			TIM2 -> DIER &= ~TIM_DIER_UDE;					
 800c908:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c90c:	6821      	ldr	r1, [r4, #0]
 800c90e:	68da      	ldr	r2, [r3, #12]
 800c910:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c914:	60da      	str	r2, [r3, #12]
			TIM2 -> CCMR1 &= ~TIM_CCMR1_CC1S_Msk;
 800c916:	699a      	ldr	r2, [r3, #24]
 800c918:	f022 0203 	bic.w	r2, r2, #3
 800c91c:	619a      	str	r2, [r3, #24]
			TIM2 -> CCER &= ~TIM_CCER_CC1E;
 800c91e:	6a1a      	ldr	r2, [r3, #32]
 800c920:	f022 0201 	bic.w	r2, r2, #1
 800c924:	621a      	str	r2, [r3, #32]
		__TIM2_CLK_DISABLE(); 		
 800c926:	4a38      	ldr	r2, [pc, #224]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
 800c928:	69d3      	ldr	r3, [r2, #28]
 800c92a:	f023 0301 	bic.w	r3, r3, #1
 800c92e:	61d3      	str	r3, [r2, #28]
	if(htim_base->Instance==TIM4){
 800c930:	4b36      	ldr	r3, [pc, #216]	; (800ca0c <HAL_TIM_Base_MspDeInit+0x278>)
 800c932:	4299      	cmp	r1, r3
 800c934:	f43f af57 	beq.w	800c7e6 <HAL_TIM_Base_MspDeInit+0x52>
} 
 800c938:	bd10      	pop	{r4, pc}
			HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800c93a:	201e      	movs	r0, #30
 800c93c:	f7f9 fa3a 	bl	8005db4 <HAL_NVIC_DisableIRQ>
 800c940:	e767      	b.n	800c812 <HAL_TIM_Base_MspDeInit+0x7e>
				__TIM6_CLK_DISABLE();	
 800c942:	4831      	ldr	r0, [pc, #196]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
 800c944:	69c1      	ldr	r1, [r0, #28]
 800c946:	f021 0110 	bic.w	r1, r1, #16
 800c94a:	61c1      	str	r1, [r0, #28]
		if(generator.modeState==GENERATOR_PWM){
 800c94c:	7d52      	ldrb	r2, [r2, #21]
 800c94e:	2a00      	cmp	r2, #0
 800c950:	d192      	bne.n	800c878 <HAL_TIM_Base_MspDeInit+0xe4>
				__TIM6_CLK_DISABLE();				
 800c952:	4a2d      	ldr	r2, [pc, #180]	; (800ca08 <HAL_TIM_Base_MspDeInit+0x274>)
				HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);				
 800c954:	6a20      	ldr	r0, [r4, #32]
				__TIM6_CLK_DISABLE();				
 800c956:	69d3      	ldr	r3, [r2, #28]
 800c958:	f023 0310 	bic.w	r3, r3, #16
 800c95c:	61d3      	str	r3, [r2, #28]
				HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);				
 800c95e:	f7f9 fbdd 	bl	800611c <HAL_DMA_DeInit>
 800c962:	6823      	ldr	r3, [r4, #0]
 800c964:	e7b2      	b.n	800c8cc <HAL_TIM_Base_MspDeInit+0x138>
			HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800c966:	2103      	movs	r1, #3
 800c968:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c96c:	f7f9 fe5c 	bl	8006628 <HAL_GPIO_DeInit>
			HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 800c970:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800c972:	f7f9 fbd3 	bl	800611c <HAL_DMA_DeInit>
			HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);	
 800c976:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c978:	f7f9 fbd0 	bl	800611c <HAL_DMA_DeInit>
			TIM2 -> CCMR1 &= ~TIM_CCMR1_CC1S_0;  		
 800c97c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c980:	6821      	ldr	r1, [r4, #0]
 800c982:	699a      	ldr	r2, [r3, #24]
 800c984:	f022 0201 	bic.w	r2, r2, #1
 800c988:	619a      	str	r2, [r3, #24]
			TIM2 -> CCMR1 &= ~TIM_CCMR1_CC2S_0;			
 800c98a:	699a      	ldr	r2, [r3, #24]
 800c98c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c990:	619a      	str	r2, [r3, #24]
			TIM2 -> CCER &= ~TIM_CCER_CC1E;					
 800c992:	6a1a      	ldr	r2, [r3, #32]
 800c994:	f022 0201 	bic.w	r2, r2, #1
 800c998:	621a      	str	r2, [r3, #32]
			TIM2 -> CCER &= ~TIM_CCER_CC2E;			
 800c99a:	6a1a      	ldr	r2, [r3, #32]
 800c99c:	f022 0210 	bic.w	r2, r2, #16
 800c9a0:	621a      	str	r2, [r3, #32]
			TIM2 -> DIER &= ~TIM_DIER_CC1DE;				/* Capture/Compare 1 DMA request deinit */
 800c9a2:	68da      	ldr	r2, [r3, #12]
 800c9a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c9a8:	60da      	str	r2, [r3, #12]
			TIM2 -> DIER &= ~TIM_DIER_CC2DE;				/* Capture/Compare 1 DMA request deinit */			
 800c9aa:	68da      	ldr	r2, [r3, #12]
 800c9ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c9b0:	60da      	str	r2, [r3, #12]
 800c9b2:	e7b8      	b.n	800c926 <HAL_TIM_Base_MspDeInit+0x192>
			HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 800c9b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c9b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c9bc:	f7f9 fe34 	bl	8006628 <HAL_GPIO_DeInit>
 800c9c0:	e727      	b.n	800c812 <HAL_TIM_Base_MspDeInit+0x7e>
    __HAL_RCC_TIM4_CLK_DISABLE();
 800c9c2:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
		HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800c9c6:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_DISABLE();
 800c9c8:	69d3      	ldr	r3, [r2, #28]
 800c9ca:	f023 0304 	bic.w	r3, r3, #4
 800c9ce:	61d3      	str	r3, [r2, #28]
		HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800c9d0:	f7f9 f9f0 	bl	8005db4 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800c9d4:	2017      	movs	r0, #23
 800c9d6:	f7f9 f9ed 	bl	8005db4 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800c9da:	2028      	movs	r0, #40	; 0x28
 800c9dc:	f7f9 f9ea 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	if(htim_base->Instance==TIM2){
 800c9e0:	6821      	ldr	r1, [r4, #0]
 800c9e2:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800c9e6:	d1a3      	bne.n	800c930 <HAL_TIM_Base_MspDeInit+0x19c>
 800c9e8:	e74f      	b.n	800c88a <HAL_TIM_Base_MspDeInit+0xf6>
			HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 800c9ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c9ee:	f7f9 fe1b 	bl	8006628 <HAL_GPIO_DeInit>
 800c9f2:	e70e      	b.n	800c812 <HAL_TIM_Base_MspDeInit+0x7e>
			if(htim_base->Instance==TIM6){
 800c9f4:	4a08      	ldr	r2, [pc, #32]	; (800ca18 <HAL_TIM_Base_MspDeInit+0x284>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d0ab      	beq.n	800c952 <HAL_TIM_Base_MspDeInit+0x1be>
 800c9fa:	e767      	b.n	800c8cc <HAL_TIM_Base_MspDeInit+0x138>
 800c9fc:	40014000 	.word	0x40014000
 800ca00:	20004c34 	.word	0x20004c34
 800ca04:	40012c00 	.word	0x40012c00
 800ca08:	40021000 	.word	0x40021000
 800ca0c:	40000800 	.word	0x40000800
 800ca10:	20005438 	.word	0x20005438
 800ca14:	20004868 	.word	0x20004868
 800ca18:	40001000 	.word	0x40001000
 800ca1c:	40001400 	.word	0x40001400
 800ca20:	40013400 	.word	0x40013400
 800ca24:	40000400 	.word	0x40000400
 800ca28:	2000cf8c 	.word	0x2000cf8c

0800ca2c <TIM_Reconfig_scope>:
/** @defgroup Scope_TIM_Functions Scope TIMers Functions.
  * @{
  */
/* USER CODE BEGIN 1 */
#ifdef USE_SCOPE
uint8_t TIM_Reconfig_scope(uint32_t samplingFreq,uint32_t* realFreq){
 800ca2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca2e:	4604      	mov	r4, r0
 800ca30:	460d      	mov	r5, r1
	uint32_t periphClock = HAL_RCC_GetHCLKFreq();
 800ca32:	f7fa fa8b 	bl	8006f4c <HAL_RCC_GetHCLKFreq>
	uint16_t autoReloadReg;
	uint32_t errMinRatio = 0;
	uint8_t result = UNKNOW_ERROR;

	if (isFreqPassed == true) {
		clkDiv = ((2 * periphClock / samplingFreq) + 1) / 2; //to minimize rounding error
 800ca36:	0043      	lsls	r3, r0, #1
 800ca38:	fbb3 f3f4 	udiv	r3, r3, r4
 800ca3c:	3301      	adds	r3, #1
	} else {
		clkDiv = samplingFreq;
	}

	if (clkDiv == 0) { //error
 800ca3e:	085b      	lsrs	r3, r3, #1
 800ca40:	d03b      	beq.n	800caba <TIM_Reconfig_scope+0x8e>
		result = GEN_FREQ_MISMATCH;
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800ca42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca46:	d332      	bcc.n	800caae <TIM_Reconfig_scope+0x82>
		autoReloadReg = clkDiv - 1;
		result = 0;
	} else {	// finding prescaler and autoReload value
		uint32_t errVal = 0xFFFFFFFF;
		uint32_t errMin = 0xFFFFFFFF;
		uint16_t ratio = clkDiv >> 16;
 800ca48:	141a      	asrs	r2, r3, #16
 800ca4a:	3201      	adds	r2, #1
	uint32_t errMinRatio = 0;
 800ca4c:	f04f 0e00 	mov.w	lr, #0
		uint32_t errMin = 0xFFFFFFFF;
 800ca50:	f04f 36ff 	mov.w	r6, #4294967295
			if (errVal < errMin) {
				errMin = errVal;
				errMinRatio = ratio;
			}

			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800ca54:	f64f 7cff 	movw	ip, #65535	; 0xffff
			div = clkDiv / ratio;
 800ca58:	fb93 f1f2 	sdiv	r1, r3, r2
			errVal = clkDiv - (div * ratio);
 800ca5c:	b28c      	uxth	r4, r1
 800ca5e:	fb02 3414 	mls	r4, r2, r4, r3
			if (errVal < errMin) {
 800ca62:	42b4      	cmp	r4, r6
			ratio++;
 800ca64:	b297      	uxth	r7, r2
			if (errVal < errMin) {
 800ca66:	bf3c      	itt	cc
 800ca68:	4626      	movcc	r6, r4
				errMinRatio = ratio;
 800ca6a:	4696      	movcc	lr, r2
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800ca6c:	4567      	cmp	r7, ip
 800ca6e:	d029      	beq.n	800cac4 <TIM_Reconfig_scope+0x98>
 800ca70:	3201      	adds	r2, #1
		while (errVal != 0) {
 800ca72:	2c00      	cmp	r4, #0
 800ca74:	d1f0      	bne.n	800ca58 <TIM_Reconfig_scope+0x2c>
			div = clkDiv / ratio;
 800ca76:	b289      	uxth	r1, r1
 800ca78:	1e4b      	subs	r3, r1, #1
 800ca7a:	f107 3cff 	add.w	ip, r7, #4294967295
				ratio = errMinRatio;
				break;
			}
		}

		if (ratio > div) {
 800ca7e:	428f      	cmp	r7, r1
 800ca80:	b29e      	uxth	r6, r3
 800ca82:	fa1f fc8c 	uxth.w	ip, ip
 800ca86:	d931      	bls.n	800caec <TIM_Reconfig_scope+0xc0>
 800ca88:	4663      	mov	r3, ip
 800ca8a:	4632      	mov	r2, r6
 800ca8c:	46b4      	mov	ip, r6
 800ca8e:	461e      	mov	r6, r3
		} else {
			result = 0;
		}
	}

	if (realFreq != 0) {
 800ca90:	b12d      	cbz	r5, 800ca9e <TIM_Reconfig_scope+0x72>
		*realFreq = periphClock / ((prescaler + 1) * (autoReloadReg + 1));
 800ca92:	1c73      	adds	r3, r6, #1
 800ca94:	fb0c 3303 	mla	r3, ip, r3, r3
 800ca98:	fbb0 f0f3 	udiv	r0, r0, r3
 800ca9c:	6028      	str	r0, [r5, #0]
		//			autoReloadReg++;
		//			*realFreq=HAL_RCC_GetPCLK2Freq()/((prescaler+1)*(autoReloadReg+1));
		//		}
	}

	htim_base->Init.Period = autoReloadReg;
 800ca9e:	4b15      	ldr	r3, [pc, #84]	; (800caf4 <TIM_Reconfig_scope+0xc8>)
	htim_base->Init.Prescaler = prescaler;
	HAL_TIM_Base_Init(htim_base);
 800caa0:	4618      	mov	r0, r3
	htim_base->Init.Period = autoReloadReg;
 800caa2:	60de      	str	r6, [r3, #12]
	htim_base->Init.Prescaler = prescaler;
 800caa4:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Init(htim_base);
 800caa6:	f7fa fd9f 	bl	80075e8 <HAL_TIM_Base_Init>
}
 800caaa:	4620      	mov	r0, r4
 800caac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		autoReloadReg = clkDiv - 1;
 800caae:	2200      	movs	r2, #0
 800cab0:	3b01      	subs	r3, #1
 800cab2:	b29e      	uxth	r6, r3
		result = 0;
 800cab4:	4614      	mov	r4, r2
		prescaler = 0;
 800cab6:	4694      	mov	ip, r2
 800cab8:	e7ea      	b.n	800ca90 <TIM_Reconfig_scope+0x64>
 800caba:	f04f 0c00 	mov.w	ip, #0
 800cabe:	4662      	mov	r2, ip
		result = GEN_FREQ_MISMATCH;
 800cac0:	246c      	movs	r4, #108	; 0x6c
 800cac2:	e7e5      	b.n	800ca90 <TIM_Reconfig_scope+0x64>
				div = clkDiv / errMinRatio;
 800cac4:	fbb3 f3fe 	udiv	r3, r3, lr
				ratio = errMinRatio;
 800cac8:	fa1f fe8e 	uxth.w	lr, lr
				div = clkDiv / errMinRatio;
 800cacc:	b29a      	uxth	r2, r3
 800cace:	1e53      	subs	r3, r2, #1
 800cad0:	f10e 36ff 	add.w	r6, lr, #4294967295
		if (ratio > div) {
 800cad4:	4572      	cmp	r2, lr
 800cad6:	fa1f fc83 	uxth.w	ip, r3
 800cada:	b2b6      	uxth	r6, r6
 800cadc:	d302      	bcc.n	800cae4 <TIM_Reconfig_scope+0xb8>
 800cade:	4663      	mov	r3, ip
 800cae0:	46b4      	mov	ip, r6
 800cae2:	461e      	mov	r6, r3
 800cae4:	4662      	mov	r2, ip
		if (errVal) {
 800cae6:	b114      	cbz	r4, 800caee <TIM_Reconfig_scope+0xc2>
			result = GEN_FREQ_IS_INACCURATE;
 800cae8:	246b      	movs	r4, #107	; 0x6b
 800caea:	e7d1      	b.n	800ca90 <TIM_Reconfig_scope+0x64>
 800caec:	4662      	mov	r2, ip
			result = 0;
 800caee:	2400      	movs	r4, #0
 800caf0:	e7ce      	b.n	800ca90 <TIM_Reconfig_scope+0x64>
 800caf2:	bf00      	nop
 800caf4:	2000d018 	.word	0x2000d018

0800caf8 <TIMScopeEnable>:
	HAL_TIM_Base_Start(&htim_scope);
 800caf8:	4801      	ldr	r0, [pc, #4]	; (800cb00 <TIMScopeEnable+0x8>)
 800cafa:	f7fa be2d 	b.w	8007758 <HAL_TIM_Base_Start>
 800cafe:	bf00      	nop
 800cb00:	2000d018 	.word	0x2000d018

0800cb04 <TIMScopeDisable>:
	HAL_TIM_Base_Stop(&htim_scope);
 800cb04:	4801      	ldr	r0, [pc, #4]	; (800cb0c <TIMScopeDisable+0x8>)
 800cb06:	f7fa be37 	b.w	8007778 <HAL_TIM_Base_Stop>
 800cb0a:	bf00      	nop
 800cb0c:	2000d018 	.word	0x2000d018

0800cb10 <getMaxScopeSamplingFreq>:
	if(ADCRes==12){
 800cb10:	280c      	cmp	r0, #12
 800cb12:	d00b      	beq.n	800cb2c <getMaxScopeSamplingFreq+0x1c>
	}else if(ADCRes==8){
 800cb14:	2808      	cmp	r0, #8
 800cb16:	d007      	beq.n	800cb28 <getMaxScopeSamplingFreq+0x18>
uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
 800cb18:	b510      	push	{r4, lr}
 800cb1a:	4604      	mov	r4, r0
	return HAL_RCC_GetPCLK2Freq()/(ADCRes+2);
 800cb1c:	f7fa fa34 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
 800cb20:	3402      	adds	r4, #2
 800cb22:	fbb0 f0f4 	udiv	r0, r0, r4
}
 800cb26:	bd10      	pop	{r4, pc}
		return MAX_SAMPLING_FREQ_8B;
 800cb28:	4801      	ldr	r0, [pc, #4]	; (800cb30 <getMaxScopeSamplingFreq+0x20>)
}
 800cb2a:	4770      	bx	lr
		return MAX_SAMPLING_FREQ_12B;
 800cb2c:	4801      	ldr	r0, [pc, #4]	; (800cb34 <getMaxScopeSamplingFreq+0x24>)
 800cb2e:	4770      	bx	lr
 800cb30:	00493e00 	.word	0x00493e00
 800cb34:	003d0900 	.word	0x003d0900

0800cb38 <TIM_Reconfig_gen>:
uint8_t TIM_Reconfig_gen(uint32_t samplingFreq,uint8_t chan,uint32_t* realFreq){
 800cb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb3c:	460d      	mov	r5, r1
 800cb3e:	4680      	mov	r8, r0
 800cb40:	4616      	mov	r6, r2
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq();
 800cb42:	f7fa fa09 	bl	8006f58 <HAL_RCC_GetPCLK1Freq>
	if(chan==0){
 800cb46:	b12d      	cbz	r5, 800cb54 <TIM_Reconfig_gen+0x1c>
	}else if(chan==1){
 800cb48:	2d01      	cmp	r5, #1
 800cb4a:	d042      	beq.n	800cbd2 <TIM_Reconfig_gen+0x9a>
		return 0;
 800cb4c:	2500      	movs	r5, #0
}
 800cb4e:	4628      	mov	r0, r5
 800cb50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		clkDiv = ((2 * periphClock / samplingFreq) + 1) / 2; //to minimize rounding error
 800cb54:	0043      	lsls	r3, r0, #1
 800cb56:	fbb3 f3f8 	udiv	r3, r3, r8
 800cb5a:	3301      	adds	r3, #1
	if (clkDiv == 0) { //error
 800cb5c:	085b      	lsrs	r3, r3, #1
 800cb5e:	d056      	beq.n	800cc0e <TIM_Reconfig_gen+0xd6>
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800cb60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb64:	d330      	bcc.n	800cbc8 <TIM_Reconfig_gen+0x90>
		uint16_t ratio = clkDiv >> 16;
 800cb66:	141c      	asrs	r4, r3, #16
	uint32_t errMinRatio = 0;
 800cb68:	46a8      	mov	r8, r5
 800cb6a:	3401      	adds	r4, #1
		uint32_t errMin = 0xFFFFFFFF;
 800cb6c:	f04f 37ff 	mov.w	r7, #4294967295
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800cb70:	f64f 7eff 	movw	lr, #65535	; 0xffff
			div = clkDiv / ratio;
 800cb74:	fb93 f2f4 	sdiv	r2, r3, r4
			errVal = clkDiv - (div * ratio);
 800cb78:	b291      	uxth	r1, r2
 800cb7a:	fb04 3511 	mls	r5, r4, r1, r3
			if (errVal < errMin) {
 800cb7e:	42bd      	cmp	r5, r7
			ratio++;
 800cb80:	fa1f fc84 	uxth.w	ip, r4
			if (errVal < errMin) {
 800cb84:	bf3c      	itt	cc
 800cb86:	462f      	movcc	r7, r5
				errMinRatio = ratio;
 800cb88:	46a0      	movcc	r8, r4
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800cb8a:	45f4      	cmp	ip, lr
 800cb8c:	d071      	beq.n	800cc72 <TIM_Reconfig_gen+0x13a>
 800cb8e:	3401      	adds	r4, #1
		while (errVal != 0) {
 800cb90:	2d00      	cmp	r5, #0
 800cb92:	d1ef      	bne.n	800cb74 <TIM_Reconfig_gen+0x3c>
			div = clkDiv / ratio;
 800cb94:	b292      	uxth	r2, r2
 800cb96:	1e53      	subs	r3, r2, #1
 800cb98:	f10c 37ff 	add.w	r7, ip, #4294967295
		if (ratio > div) {
 800cb9c:	4594      	cmp	ip, r2
 800cb9e:	b299      	uxth	r1, r3
 800cba0:	b2bf      	uxth	r7, r7
 800cba2:	d961      	bls.n	800cc68 <TIM_Reconfig_gen+0x130>
 800cba4:	460a      	mov	r2, r1
			result = 0;
 800cba6:	2500      	movs	r5, #0
	if (realFreq != 0) {
 800cba8:	b12e      	cbz	r6, 800cbb6 <TIM_Reconfig_gen+0x7e>
		*realFreq = periphClock / ((prescaler + 1) * (autoReloadReg + 1));
 800cbaa:	1c7b      	adds	r3, r7, #1
 800cbac:	fb01 3303 	mla	r3, r1, r3, r3
 800cbb0:	fbb0 f0f3 	udiv	r0, r0, r3
 800cbb4:	6030      	str	r0, [r6, #0]
	htim_base->Init.Period = autoReloadReg;
 800cbb6:	4b44      	ldr	r3, [pc, #272]	; (800ccc8 <TIM_Reconfig_gen+0x190>)
	HAL_TIM_Base_Init(htim_base);
 800cbb8:	4618      	mov	r0, r3
	htim_base->Init.Prescaler = prescaler;
 800cbba:	605a      	str	r2, [r3, #4]
	htim_base->Init.Period = autoReloadReg;
 800cbbc:	60df      	str	r7, [r3, #12]
	HAL_TIM_Base_Init(htim_base);
 800cbbe:	f7fa fd13 	bl	80075e8 <HAL_TIM_Base_Init>
}
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		autoReloadReg = clkDiv - 1;
 800cbc8:	3b01      	subs	r3, #1
 800cbca:	b29f      	uxth	r7, r3
 800cbcc:	462a      	mov	r2, r5
		prescaler = 0;
 800cbce:	4629      	mov	r1, r5
 800cbd0:	e7ea      	b.n	800cba8 <TIM_Reconfig_gen+0x70>
		clkDiv = ((2 * periphClock / samplingFreq) + 1) / 2; //to minimize rounding error
 800cbd2:	0043      	lsls	r3, r0, #1
 800cbd4:	fbb3 f3f8 	udiv	r3, r3, r8
 800cbd8:	3301      	adds	r3, #1
	if (clkDiv == 0) { //error
 800cbda:	085b      	lsrs	r3, r3, #1
 800cbdc:	d040      	beq.n	800cc60 <TIM_Reconfig_gen+0x128>
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800cbde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbe2:	d218      	bcs.n	800cc16 <TIM_Reconfig_gen+0xde>
		autoReloadReg = clkDiv - 1;
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	3b01      	subs	r3, #1
 800cbe8:	b29c      	uxth	r4, r3
		result = 0;
 800cbea:	4615      	mov	r5, r2
		prescaler = 0;
 800cbec:	4611      	mov	r1, r2
	if (realFreq != 0) {
 800cbee:	b12e      	cbz	r6, 800cbfc <TIM_Reconfig_gen+0xc4>
		*realFreq = periphClock / ((prescaler + 1) * (autoReloadReg + 1));
 800cbf0:	1c63      	adds	r3, r4, #1
 800cbf2:	fb01 3303 	mla	r3, r1, r3, r3
 800cbf6:	fbb0 f0f3 	udiv	r0, r0, r3
 800cbfa:	6030      	str	r0, [r6, #0]
	htim_base->Init.Period = autoReloadReg;
 800cbfc:	4b33      	ldr	r3, [pc, #204]	; (800cccc <TIM_Reconfig_gen+0x194>)
	HAL_TIM_Base_Init(htim_base);
 800cbfe:	4618      	mov	r0, r3
	htim_base->Init.Prescaler = prescaler;
 800cc00:	605a      	str	r2, [r3, #4]
	htim_base->Init.Period = autoReloadReg;
 800cc02:	60dc      	str	r4, [r3, #12]
	HAL_TIM_Base_Init(htim_base);
 800cc04:	f7fa fcf0 	bl	80075e8 <HAL_TIM_Base_Init>
}
 800cc08:	4628      	mov	r0, r5
 800cc0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc0e:	2100      	movs	r1, #0
 800cc10:	460a      	mov	r2, r1
		result = GEN_FREQ_MISMATCH;
 800cc12:	256c      	movs	r5, #108	; 0x6c
 800cc14:	e7c8      	b.n	800cba8 <TIM_Reconfig_gen+0x70>
		uint16_t ratio = clkDiv >> 16;
 800cc16:	141a      	asrs	r2, r3, #16
 800cc18:	3201      	adds	r2, #1
	uint32_t errMinRatio = 0;
 800cc1a:	f04f 0c00 	mov.w	ip, #0
		uint32_t errMin = 0xFFFFFFFF;
 800cc1e:	f04f 31ff 	mov.w	r1, #4294967295
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800cc22:	f64f 77ff 	movw	r7, #65535	; 0xffff
			div = clkDiv / ratio;
 800cc26:	fb93 f4f2 	sdiv	r4, r3, r2
			errVal = clkDiv - (div * ratio);
 800cc2a:	b2a5      	uxth	r5, r4
 800cc2c:	fb02 3515 	mls	r5, r2, r5, r3
			if (errVal < errMin) {
 800cc30:	428d      	cmp	r5, r1
			ratio++;
 800cc32:	fa1f fe82 	uxth.w	lr, r2
			if (errVal < errMin) {
 800cc36:	bf3c      	itt	cc
 800cc38:	4629      	movcc	r1, r5
				errMinRatio = ratio;
 800cc3a:	4694      	movcc	ip, r2
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800cc3c:	45be      	cmp	lr, r7
 800cc3e:	d02c      	beq.n	800cc9a <TIM_Reconfig_gen+0x162>
 800cc40:	3201      	adds	r2, #1
		while (errVal != 0) {
 800cc42:	2d00      	cmp	r5, #0
 800cc44:	d1ef      	bne.n	800cc26 <TIM_Reconfig_gen+0xee>
			div = clkDiv / ratio;
 800cc46:	b2a2      	uxth	r2, r4
 800cc48:	1e53      	subs	r3, r2, #1
 800cc4a:	f10e 31ff 	add.w	r1, lr, #4294967295
		if (ratio > div) {
 800cc4e:	4596      	cmp	lr, r2
 800cc50:	b29c      	uxth	r4, r3
 800cc52:	b289      	uxth	r1, r1
 800cc54:	d934      	bls.n	800ccc0 <TIM_Reconfig_gen+0x188>
 800cc56:	460b      	mov	r3, r1
 800cc58:	4622      	mov	r2, r4
 800cc5a:	4621      	mov	r1, r4
 800cc5c:	461c      	mov	r4, r3
 800cc5e:	e7c6      	b.n	800cbee <TIM_Reconfig_gen+0xb6>
 800cc60:	2100      	movs	r1, #0
 800cc62:	460a      	mov	r2, r1
		result = GEN_FREQ_MISMATCH;
 800cc64:	256c      	movs	r5, #108	; 0x6c
 800cc66:	e7c2      	b.n	800cbee <TIM_Reconfig_gen+0xb6>
		if (ratio > div) {
 800cc68:	460b      	mov	r3, r1
 800cc6a:	463a      	mov	r2, r7
 800cc6c:	4639      	mov	r1, r7
 800cc6e:	461f      	mov	r7, r3
 800cc70:	e79a      	b.n	800cba8 <TIM_Reconfig_gen+0x70>
				div = clkDiv / errMinRatio;
 800cc72:	fbb3 f3f8 	udiv	r3, r3, r8
				ratio = errMinRatio;
 800cc76:	fa1f f888 	uxth.w	r8, r8
				div = clkDiv / errMinRatio;
 800cc7a:	b29b      	uxth	r3, r3
 800cc7c:	1e59      	subs	r1, r3, #1
 800cc7e:	f108 37ff 	add.w	r7, r8, #4294967295
		if (ratio > div) {
 800cc82:	4543      	cmp	r3, r8
 800cc84:	b289      	uxth	r1, r1
 800cc86:	b2bf      	uxth	r7, r7
 800cc88:	d302      	bcc.n	800cc90 <TIM_Reconfig_gen+0x158>
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	4639      	mov	r1, r7
 800cc8e:	461f      	mov	r7, r3
 800cc90:	460a      	mov	r2, r1
		if (errVal) {
 800cc92:	2d00      	cmp	r5, #0
 800cc94:	d087      	beq.n	800cba6 <TIM_Reconfig_gen+0x6e>
			result = GEN_FREQ_IS_INACCURATE;
 800cc96:	256b      	movs	r5, #107	; 0x6b
 800cc98:	e786      	b.n	800cba8 <TIM_Reconfig_gen+0x70>
				div = clkDiv / errMinRatio;
 800cc9a:	fbb3 f3fc 	udiv	r3, r3, ip
				ratio = errMinRatio;
 800cc9e:	fa1f fc8c 	uxth.w	ip, ip
				div = clkDiv / errMinRatio;
 800cca2:	b29a      	uxth	r2, r3
 800cca4:	1e53      	subs	r3, r2, #1
 800cca6:	f10c 34ff 	add.w	r4, ip, #4294967295
		if (ratio > div) {
 800ccaa:	4562      	cmp	r2, ip
 800ccac:	b299      	uxth	r1, r3
 800ccae:	b2a4      	uxth	r4, r4
 800ccb0:	d302      	bcc.n	800ccb8 <TIM_Reconfig_gen+0x180>
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	4621      	mov	r1, r4
 800ccb6:	461c      	mov	r4, r3
 800ccb8:	460a      	mov	r2, r1
		if (errVal) {
 800ccba:	b115      	cbz	r5, 800ccc2 <TIM_Reconfig_gen+0x18a>
			result = GEN_FREQ_IS_INACCURATE;
 800ccbc:	256b      	movs	r5, #107	; 0x6b
 800ccbe:	e796      	b.n	800cbee <TIM_Reconfig_gen+0xb6>
 800ccc0:	460a      	mov	r2, r1
			result = 0;
 800ccc2:	2500      	movs	r5, #0
 800ccc4:	e793      	b.n	800cbee <TIM_Reconfig_gen+0xb6>
 800ccc6:	bf00      	nop
 800ccc8:	2000d1a8 	.word	0x2000d1a8
 800cccc:	2000d2ac 	.word	0x2000d2ac

0800ccd0 <TIMGenEnable>:
void TIMGenEnable(void){
 800ccd0:	b508      	push	{r3, lr}
  HAL_TIM_Base_Start(&htim6);
 800ccd2:	4804      	ldr	r0, [pc, #16]	; (800cce4 <TIMGenEnable+0x14>)
 800ccd4:	f7fa fd40 	bl	8007758 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 800ccd8:	4803      	ldr	r0, [pc, #12]	; (800cce8 <TIMGenEnable+0x18>)
}
 800ccda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim7);
 800ccde:	f7fa bd3b 	b.w	8007758 <HAL_TIM_Base_Start>
 800cce2:	bf00      	nop
 800cce4:	2000d1a8 	.word	0x2000d1a8
 800cce8:	2000d2ac 	.word	0x2000d2ac

0800ccec <TIMGenDisable>:
void TIMGenDisable(void){
 800ccec:	b508      	push	{r3, lr}
  HAL_TIM_Base_Stop(&htim6);
 800ccee:	4804      	ldr	r0, [pc, #16]	; (800cd00 <TIMGenDisable+0x14>)
 800ccf0:	f7fa fd42 	bl	8007778 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim7);
 800ccf4:	4803      	ldr	r0, [pc, #12]	; (800cd04 <TIMGenDisable+0x18>)
}
 800ccf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim7);
 800ccfa:	f7fa bd3d 	b.w	8007778 <HAL_TIM_Base_Stop>
 800ccfe:	bf00      	nop
 800cd00:	2000d1a8 	.word	0x2000d1a8
 800cd04:	2000d2ac 	.word	0x2000d2ac

0800cd08 <TIMGenInit>:
void TIMGenInit(void){
 800cd08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  htim6.Instance = TIM6;
 800cd0c:	4e15      	ldr	r6, [pc, #84]	; (800cd64 <TIMGenInit+0x5c>)
  htim7.Instance = TIM7;
 800cd0e:	4d16      	ldr	r5, [pc, #88]	; (800cd68 <TIMGenInit+0x60>)
void TIMGenInit(void){
 800cd10:	b084      	sub	sp, #16
	MX_DAC_Init();
 800cd12:	f7fe fd27 	bl	800b764 <MX_DAC_Init>
  htim6.Init.Prescaler = 0;       
 800cd16:	2400      	movs	r4, #0
  htim6.Instance = TIM6;
 800cd18:	4b14      	ldr	r3, [pc, #80]	; (800cd6c <TIMGenInit+0x64>)
 800cd1a:	6033      	str	r3, [r6, #0]
  htim6.Init.Period = 0x7FF;          
 800cd1c:	f240 78ff 	movw	r8, #2047	; 0x7ff
  HAL_TIM_Base_Init(&htim6);
 800cd20:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cd22:	2720      	movs	r7, #32
  htim6.Init.Period = 0x7FF;          
 800cd24:	f8c6 800c 	str.w	r8, [r6, #12]
  htim6.Init.Prescaler = 0;       
 800cd28:	6074      	str	r4, [r6, #4]
  htim6.Init.ClockDivision = 0;    
 800cd2a:	6134      	str	r4, [r6, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP; 
 800cd2c:	60b4      	str	r4, [r6, #8]
  HAL_TIM_Base_Init(&htim6);
 800cd2e:	f7fa fc5b 	bl	80075e8 <HAL_TIM_Base_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800cd32:	a901      	add	r1, sp, #4
 800cd34:	4630      	mov	r0, r6
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cd36:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cd38:	9701      	str	r7, [sp, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800cd3a:	f7fb fd4f 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  htim7.Instance = TIM7;
 800cd3e:	4b0c      	ldr	r3, [pc, #48]	; (800cd70 <TIMGenInit+0x68>)
 800cd40:	602b      	str	r3, [r5, #0]
  HAL_TIM_Base_Init(&htim7);
 800cd42:	4628      	mov	r0, r5
  htim7.Init.Period = 0x7FF;          
 800cd44:	f8c5 800c 	str.w	r8, [r5, #12]
  htim7.Init.Prescaler = 0;       
 800cd48:	606c      	str	r4, [r5, #4]
  htim7.Init.ClockDivision = 0;    
 800cd4a:	612c      	str	r4, [r5, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP; 
 800cd4c:	60ac      	str	r4, [r5, #8]
  HAL_TIM_Base_Init(&htim7);
 800cd4e:	f7fa fc4b 	bl	80075e8 <HAL_TIM_Base_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800cd52:	a901      	add	r1, sp, #4
 800cd54:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cd56:	9701      	str	r7, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cd58:	9403      	str	r4, [sp, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800cd5a:	f7fb fd3f 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800cd5e:	b004      	add	sp, #16
 800cd60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd64:	2000d1a8 	.word	0x2000d1a8
 800cd68:	2000d2ac 	.word	0x2000d2ac
 800cd6c:	40001000 	.word	0x40001000
 800cd70:	40001400 	.word	0x40001400

0800cd74 <TIMGenDacDeinit>:
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM6RST;
 800cd74:	4b0c      	ldr	r3, [pc, #48]	; (800cda8 <TIMGenDacDeinit+0x34>)
 800cd76:	691a      	ldr	r2, [r3, #16]
 800cd78:	f042 0210 	orr.w	r2, r2, #16
 800cd7c:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM6RST;	
 800cd7e:	691a      	ldr	r2, [r3, #16]
 800cd80:	f022 0210 	bic.w	r2, r2, #16
 800cd84:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM7RST;
 800cd86:	691a      	ldr	r2, [r3, #16]
 800cd88:	f042 0220 	orr.w	r2, r2, #32
 800cd8c:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM7RST;	
 800cd8e:	691a      	ldr	r2, [r3, #16]
 800cd90:	f022 0220 	bic.w	r2, r2, #32
 800cd94:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR |= RCC_APB1RSTR_DAC1RST;
 800cd96:	691a      	ldr	r2, [r3, #16]
 800cd98:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800cd9c:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DAC1RST;		
 800cd9e:	691a      	ldr	r2, [r3, #16]
 800cda0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800cda4:	611a      	str	r2, [r3, #16]
}
 800cda6:	4770      	bx	lr
 800cda8:	40021000 	.word	0x40021000

0800cdac <TIM_DMA_Reconfig>:
void TIM_DMA_Reconfig(uint8_t chan){	
 800cdac:	b510      	push	{r4, lr}
	if(chan==0){
 800cdae:	b110      	cbz	r0, 800cdb6 <TIM_DMA_Reconfig+0xa>
	}else if(chan==1){
 800cdb0:	2801      	cmp	r0, #1
 800cdb2:	d00c      	beq.n	800cdce <TIM_DMA_Reconfig+0x22>
}
 800cdb4:	bd10      	pop	{r4, pc}
		HAL_DMA_Abort(&hdma_tim6_up);	
 800cdb6:	480c      	ldr	r0, [pc, #48]	; (800cde8 <TIM_DMA_Reconfig+0x3c>)
 800cdb8:	f7f9 fa60 	bl	800627c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(TIM1->CCR2), generator.oneChanSamples[0]);
 800cdbc:	4b0b      	ldr	r3, [pc, #44]	; (800cdec <TIM_DMA_Reconfig+0x40>)
 800cdbe:	4a0c      	ldr	r2, [pc, #48]	; (800cdf0 <TIM_DMA_Reconfig+0x44>)
 800cdc0:	6999      	ldr	r1, [r3, #24]
 800cdc2:	4809      	ldr	r0, [pc, #36]	; (800cde8 <TIM_DMA_Reconfig+0x3c>)
 800cdc4:	8c1b      	ldrh	r3, [r3, #32]
}
 800cdc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(TIM1->CCR2), generator.oneChanSamples[0]);
 800cdca:	f7f9 b9e5 	b.w	8006198 <HAL_DMA_Start>
		HAL_DMA_Abort(&hdma_tim7_up);
 800cdce:	4809      	ldr	r0, [pc, #36]	; (800cdf4 <TIM_DMA_Reconfig+0x48>)
 800cdd0:	f7f9 fa54 	bl	800627c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(TIM3->CCR1), generator.oneChanSamples[1]);
 800cdd4:	4b05      	ldr	r3, [pc, #20]	; (800cdec <TIM_DMA_Reconfig+0x40>)
 800cdd6:	4a08      	ldr	r2, [pc, #32]	; (800cdf8 <TIM_DMA_Reconfig+0x4c>)
 800cdd8:	69d9      	ldr	r1, [r3, #28]
 800cdda:	4806      	ldr	r0, [pc, #24]	; (800cdf4 <TIM_DMA_Reconfig+0x48>)
 800cddc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
}
 800cdde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(TIM3->CCR1), generator.oneChanSamples[1]);
 800cde2:	f7f9 b9d9 	b.w	8006198 <HAL_DMA_Start>
 800cde6:	bf00      	nop
 800cde8:	2000d164 	.word	0x2000d164
 800cdec:	20004c34 	.word	0x20004c34
 800cdf0:	40012c38 	.word	0x40012c38
 800cdf4:	2000cf48 	.word	0x2000cf48
 800cdf8:	40000434 	.word	0x40000434

0800cdfc <PWMGeneratingEnable>:
void PWMGeneratingEnable(void){
 800cdfc:	b508      	push	{r3, lr}
	if(generator.numOfChannles==1){	
 800cdfe:	4b18      	ldr	r3, [pc, #96]	; (800ce60 <PWMGeneratingEnable+0x64>)
 800ce00:	7d9a      	ldrb	r2, [r3, #22]
 800ce02:	2a01      	cmp	r2, #1
 800ce04:	d01d      	beq.n	800ce42 <PWMGeneratingEnable+0x46>
	}else if(generator.numOfChannles>1){	
 800ce06:	7d9b      	ldrb	r3, [r3, #22]
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d919      	bls.n	800ce40 <PWMGeneratingEnable+0x44>
		TIM6->DIER |= TIM_DIER_UDE;			
 800ce0c:	4a15      	ldr	r2, [pc, #84]	; (800ce64 <PWMGeneratingEnable+0x68>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800ce0e:	4816      	ldr	r0, [pc, #88]	; (800ce68 <PWMGeneratingEnable+0x6c>)
		TIM6->DIER |= TIM_DIER_UDE;			
 800ce10:	68d3      	ldr	r3, [r2, #12]
 800ce12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce16:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800ce18:	2104      	movs	r1, #4
 800ce1a:	f7fa fe1f 	bl	8007a5c <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);	
 800ce1e:	4813      	ldr	r0, [pc, #76]	; (800ce6c <PWMGeneratingEnable+0x70>)
 800ce20:	f7fa fc9a 	bl	8007758 <HAL_TIM_Base_Start>
		TIM7->DIER |= TIM_DIER_UDE;			
 800ce24:	4a12      	ldr	r2, [pc, #72]	; (800ce70 <PWMGeneratingEnable+0x74>)
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);		
 800ce26:	4813      	ldr	r0, [pc, #76]	; (800ce74 <PWMGeneratingEnable+0x78>)
		TIM7->DIER |= TIM_DIER_UDE;			
 800ce28:	68d3      	ldr	r3, [r2, #12]
 800ce2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce2e:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);		
 800ce30:	2100      	movs	r1, #0
 800ce32:	f7fa fe13 	bl	8007a5c <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim7);			
 800ce36:	4810      	ldr	r0, [pc, #64]	; (800ce78 <PWMGeneratingEnable+0x7c>)
}
 800ce38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Start(&htim7);			
 800ce3c:	f7fa bc8c 	b.w	8007758 <HAL_TIM_Base_Start>
}
 800ce40:	bd08      	pop	{r3, pc}
		TIM6->DIER |= TIM_DIER_UDE;			
 800ce42:	4a08      	ldr	r2, [pc, #32]	; (800ce64 <PWMGeneratingEnable+0x68>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800ce44:	4808      	ldr	r0, [pc, #32]	; (800ce68 <PWMGeneratingEnable+0x6c>)
		TIM6->DIER |= TIM_DIER_UDE;			
 800ce46:	68d3      	ldr	r3, [r2, #12]
 800ce48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce4c:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800ce4e:	2104      	movs	r1, #4
 800ce50:	f7fa fe04 	bl	8007a5c <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);				
 800ce54:	4805      	ldr	r0, [pc, #20]	; (800ce6c <PWMGeneratingEnable+0x70>)
}
 800ce56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Start(&htim6);				
 800ce5a:	f7fa bc7d 	b.w	8007758 <HAL_TIM_Base_Start>
 800ce5e:	bf00      	nop
 800ce60:	20004c34 	.word	0x20004c34
 800ce64:	40001000 	.word	0x40001000
 800ce68:	2000d1e8 	.word	0x2000d1e8
 800ce6c:	2000d1a8 	.word	0x2000d1a8
 800ce70:	40001400 	.word	0x40001400
 800ce74:	2000d09c 	.word	0x2000d09c
 800ce78:	2000d2ac 	.word	0x2000d2ac

0800ce7c <PWMGeneratingDisable>:
void PWMGeneratingDisable(void){
 800ce7c:	b508      	push	{r3, lr}
	if(generator.numOfChannles==1){				
 800ce7e:	4b10      	ldr	r3, [pc, #64]	; (800cec0 <PWMGeneratingDisable+0x44>)
 800ce80:	7d9a      	ldrb	r2, [r3, #22]
 800ce82:	2a01      	cmp	r2, #1
 800ce84:	d013      	beq.n	800ceae <PWMGeneratingDisable+0x32>
	}else if(generator.numOfChannles>1){				
 800ce86:	7d9b      	ldrb	r3, [r3, #22]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d90f      	bls.n	800ceac <PWMGeneratingDisable+0x30>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800ce8c:	2104      	movs	r1, #4
 800ce8e:	480d      	ldr	r0, [pc, #52]	; (800cec4 <PWMGeneratingDisable+0x48>)
 800ce90:	f7fa fe16 	bl	8007ac0 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);						
 800ce94:	480c      	ldr	r0, [pc, #48]	; (800cec8 <PWMGeneratingDisable+0x4c>)
 800ce96:	f7fa fc6f 	bl	8007778 <HAL_TIM_Base_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);		
 800ce9a:	2100      	movs	r1, #0
 800ce9c:	480b      	ldr	r0, [pc, #44]	; (800cecc <PWMGeneratingDisable+0x50>)
 800ce9e:	f7fa fe0f 	bl	8007ac0 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim7);			
 800cea2:	480b      	ldr	r0, [pc, #44]	; (800ced0 <PWMGeneratingDisable+0x54>)
}
 800cea4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim7);			
 800cea8:	f7fa bc66 	b.w	8007778 <HAL_TIM_Base_Stop>
}
 800ceac:	bd08      	pop	{r3, pc}
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800ceae:	2104      	movs	r1, #4
 800ceb0:	4804      	ldr	r0, [pc, #16]	; (800cec4 <PWMGeneratingDisable+0x48>)
 800ceb2:	f7fa fe05 	bl	8007ac0 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);		
 800ceb6:	4804      	ldr	r0, [pc, #16]	; (800cec8 <PWMGeneratingDisable+0x4c>)
}
 800ceb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim6);		
 800cebc:	f7fa bc5c 	b.w	8007778 <HAL_TIM_Base_Stop>
 800cec0:	20004c34 	.word	0x20004c34
 800cec4:	2000d1e8 	.word	0x2000d1e8
 800cec8:	2000d1a8 	.word	0x2000d1a8
 800cecc:	2000d09c 	.word	0x2000d09c
 800ced0:	2000d2ac 	.word	0x2000d2ac

0800ced4 <TIMGenPwmInit>:
void TIMGenPwmInit(void){
 800ced4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  htim1.Instance = TIM1;
 800ced8:	4d53      	ldr	r5, [pc, #332]	; (800d028 <TIMGenPwmInit+0x154>)
 800ceda:	4b54      	ldr	r3, [pc, #336]	; (800d02c <TIMGenPwmInit+0x158>)
 800cedc:	602b      	str	r3, [r5, #0]
void TIMGenPwmInit(void){
 800cede:	b09b      	sub	sp, #108	; 0x6c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cee0:	ae1a      	add	r6, sp, #104	; 0x68
  htim1.Init.Prescaler = 0;
 800cee2:	2400      	movs	r4, #0
  htim1.Init.Period = 1023;
 800cee4:	f240 33ff 	movw	r3, #1023	; 0x3ff
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cee8:	f04f 0b80 	mov.w	fp, #128	; 0x80
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ceec:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
  HAL_TIM_Base_Init(&htim1);
 800cef0:	4628      	mov	r0, r5
  htim1.Init.Period = 1023;
 800cef2:	60eb      	str	r3, [r5, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cef4:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim1.Init.RepetitionCounter = 0;
 800cef8:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cefc:	f8c5 b018 	str.w	fp, [r5, #24]
  HAL_TIM_Base_Init(&htim1);
 800cf00:	f7fa fb72 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cf04:	f846 ad58 	str.w	sl, [r6, #-88]!
  HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800cf08:	4628      	mov	r0, r5
 800cf0a:	4631      	mov	r1, r6
 800cf0c:	f7fb f828 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  HAL_TIM_PWM_Init(&htim1);
 800cf10:	4628      	mov	r0, r5
 800cf12:	f7fa fd09 	bl	8007928 <HAL_TIM_PWM_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800cf16:	a901      	add	r1, sp, #4
 800cf18:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cf1a:	f04f 0960 	mov.w	r9, #96	; 0x60
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800cf1e:	e9cd 4401 	strd	r4, r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cf22:	9403      	str	r4, [sp, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800cf24:	f7fb fc5a 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 800cf28:	a908      	add	r1, sp, #32
  sConfigOC.Pulse = 512;
 800cf2a:	f44f 7300 	mov.w	r3, #512	; 0x200
  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 800cf2e:	4628      	mov	r0, r5
 800cf30:	2204      	movs	r2, #4
  htim6.Instance = TIM6;
 800cf32:	f8df 8110 	ldr.w	r8, [pc, #272]	; 800d044 <TIMGenPwmInit+0x170>
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800cf36:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.Pulse = 512;
 800cf38:	e9cd 9308 	strd	r9, r3, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800cf3c:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800cf40:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 800cf44:	f7fb fb34 	bl	80085b0 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800cf48:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800cf4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800cf4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800cf52:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800cf54:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800cf56:	9217      	str	r2, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800cf58:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 800cf5c:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800cf60:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800cf62:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800cf66:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800cf6a:	f7fb fc63 	bl	8008834 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_Base_MspInit(&htim1);
 800cf6e:	4628      	mov	r0, r5
 800cf70:	f7ff f8f0 	bl	800c154 <HAL_TIM_Base_MspInit>
  htim3.Instance = TIM3;
 800cf74:	4d2e      	ldr	r5, [pc, #184]	; (800d030 <TIMGenPwmInit+0x15c>)
  htim6.Instance = TIM6;
 800cf76:	4a2f      	ldr	r2, [pc, #188]	; (800d034 <TIMGenPwmInit+0x160>)
 800cf78:	f8c8 2000 	str.w	r2, [r8]
  htim6.Init.Period = 0x7FF;
 800cf7c:	f240 73ff 	movw	r3, #2047	; 0x7ff
  HAL_TIM_Base_Init(&htim6);
 800cf80:	4640      	mov	r0, r8
  htim6.Init.Period = 0x7FF;
 800cf82:	f8c8 300c 	str.w	r3, [r8, #12]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cf86:	2720      	movs	r7, #32
  htim6.Init.Prescaler = 0;
 800cf88:	f8c8 4004 	str.w	r4, [r8, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cf8c:	f8c8 4008 	str.w	r4, [r8, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cf90:	f8c8 4018 	str.w	r4, [r8, #24]
  HAL_TIM_Base_Init(&htim6);
 800cf94:	f7fa fb28 	bl	80075e8 <HAL_TIM_Base_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800cf98:	a90f      	add	r1, sp, #60	; 0x3c
 800cf9a:	4640      	mov	r0, r8
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cf9c:	9411      	str	r4, [sp, #68]	; 0x44
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cf9e:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800cfa0:	f7fb fc1c 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  htim3.Instance = TIM3;
 800cfa4:	4a24      	ldr	r2, [pc, #144]	; (800d038 <TIMGenPwmInit+0x164>)
 800cfa6:	602a      	str	r2, [r5, #0]
  htim3.Init.Period = 511;
 800cfa8:	f240 13ff 	movw	r3, #511	; 0x1ff
  HAL_TIM_Base_Init(&htim3);
 800cfac:	4628      	mov	r0, r5
  htim3.Init.Period = 511;
 800cfae:	60eb      	str	r3, [r5, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cfb0:	f8c5 b018 	str.w	fp, [r5, #24]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cfb4:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cfb8:	612c      	str	r4, [r5, #16]
  HAL_TIM_Base_Init(&htim3);
 800cfba:	f7fa fb15 	bl	80075e8 <HAL_TIM_Base_Init>
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800cfbe:	eb0d 0107 	add.w	r1, sp, r7
 800cfc2:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cfc4:	f8cd a020 	str.w	sl, [sp, #32]
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800cfc8:	f7fa ffca 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  HAL_TIM_PWM_Init(&htim3);
 800cfcc:	4628      	mov	r0, r5
 800cfce:	f7fa fcab 	bl	8007928 <HAL_TIM_PWM_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 800cfd2:	4631      	mov	r1, r6
 800cfd4:	4628      	mov	r0, r5
  htim7.Instance = TIM7;
 800cfd6:	4e19      	ldr	r6, [pc, #100]	; (800d03c <TIMGenPwmInit+0x168>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cfd8:	9404      	str	r4, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cfda:	9406      	str	r4, [sp, #24]
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 800cfdc:	f7fb fbfe 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800cfe0:	a90f      	add	r1, sp, #60	; 0x3c
 800cfe2:	4622      	mov	r2, r4
  sConfigOC.Pulse = 256;
 800cfe4:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800cfe8:	4628      	mov	r0, r5
  sConfigOC.Pulse = 256;
 800cfea:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cfec:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cff0:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cff2:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800cff4:	f7fb fadc 	bl	80085b0 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_Base_MspInit(&htim3);
 800cff8:	4628      	mov	r0, r5
 800cffa:	f7ff f8ab 	bl	800c154 <HAL_TIM_Base_MspInit>
  htim7.Instance = TIM7;
 800cffe:	4b10      	ldr	r3, [pc, #64]	; (800d040 <TIMGenPwmInit+0x16c>)
 800d000:	6033      	str	r3, [r6, #0]
  htim7.Init.Period = 0x7FF;
 800d002:	f240 72ff 	movw	r2, #2047	; 0x7ff
  HAL_TIM_Base_Init(&htim7);
 800d006:	4630      	mov	r0, r6
  htim7.Init.Period = 0x7FF;
 800d008:	60f2      	str	r2, [r6, #12]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d00a:	e9c6 4401 	strd	r4, r4, [r6, #4]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d00e:	61b4      	str	r4, [r6, #24]
  HAL_TIM_Base_Init(&htim7);
 800d010:	f7fa faea 	bl	80075e8 <HAL_TIM_Base_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800d014:	a90f      	add	r1, sp, #60	; 0x3c
 800d016:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800d018:	970f      	str	r7, [sp, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d01a:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800d01c:	f7fb fbde 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800d020:	b01b      	add	sp, #108	; 0x6c
 800d022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d026:	bf00      	nop
 800d028:	2000d1e8 	.word	0x2000d1e8
 800d02c:	40012c00 	.word	0x40012c00
 800d030:	2000d09c 	.word	0x2000d09c
 800d034:	40001000 	.word	0x40001000
 800d038:	40000400 	.word	0x40000400
 800d03c:	2000d2ac 	.word	0x2000d2ac
 800d040:	40001400 	.word	0x40001400
 800d044:	2000d1a8 	.word	0x2000d1a8

0800d048 <TIMGenPwmDeinit>:
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM6RST;
 800d048:	4b10      	ldr	r3, [pc, #64]	; (800d08c <TIMGenPwmDeinit+0x44>)
 800d04a:	691a      	ldr	r2, [r3, #16]
 800d04c:	f042 0210 	orr.w	r2, r2, #16
 800d050:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM6RST;	
 800d052:	691a      	ldr	r2, [r3, #16]
 800d054:	f022 0210 	bic.w	r2, r2, #16
 800d058:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM7RST;
 800d05a:	691a      	ldr	r2, [r3, #16]
 800d05c:	f042 0220 	orr.w	r2, r2, #32
 800d060:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM7RST;	
 800d062:	691a      	ldr	r2, [r3, #16]
 800d064:	f022 0220 	bic.w	r2, r2, #32
 800d068:	611a      	str	r2, [r3, #16]
	RCC->APB2RSTR |= RCC_APB2RSTR_TIM1RST;
 800d06a:	68da      	ldr	r2, [r3, #12]
 800d06c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d070:	60da      	str	r2, [r3, #12]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;	
 800d072:	68da      	ldr	r2, [r3, #12]
 800d074:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d078:	60da      	str	r2, [r3, #12]
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM3RST;
 800d07a:	691a      	ldr	r2, [r3, #16]
 800d07c:	f042 0202 	orr.w	r2, r2, #2
 800d080:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM3RST;	
 800d082:	691a      	ldr	r2, [r3, #16]
 800d084:	f022 0202 	bic.w	r2, r2, #2
 800d088:	611a      	str	r2, [r3, #16]
}
 800d08a:	4770      	bx	lr
 800d08c:	40021000 	.word	0x40021000

0800d090 <TIM_GEN_PWM_PSC_Config>:
	if(chan == 1){
 800d090:	2901      	cmp	r1, #1
		TIM1->PSC = pscVal;
 800d092:	bf0c      	ite	eq
 800d094:	4b01      	ldreq	r3, [pc, #4]	; (800d09c <TIM_GEN_PWM_PSC_Config+0xc>)
		TIM3->PSC = pscVal;
 800d096:	4b02      	ldrne	r3, [pc, #8]	; (800d0a0 <TIM_GEN_PWM_PSC_Config+0x10>)
 800d098:	6298      	str	r0, [r3, #40]	; 0x28
}
 800d09a:	4770      	bx	lr
 800d09c:	40012c00 	.word	0x40012c00
 800d0a0:	40000400 	.word	0x40000400

0800d0a4 <TIM_GEN_PWM_ARR_Config>:
	if(chan == 1){
 800d0a4:	2901      	cmp	r1, #1
		TIM1->ARR = arrVal;
 800d0a6:	bf0c      	ite	eq
 800d0a8:	4b01      	ldreq	r3, [pc, #4]	; (800d0b0 <TIM_GEN_PWM_ARR_Config+0xc>)
		TIM3->ARR = arrVal;
 800d0aa:	4b02      	ldrne	r3, [pc, #8]	; (800d0b4 <TIM_GEN_PWM_ARR_Config+0x10>)
 800d0ac:	62d8      	str	r0, [r3, #44]	; 0x2c
}
 800d0ae:	4770      	bx	lr
 800d0b0:	40012c00 	.word	0x40012c00
 800d0b4:	40000400 	.word	0x40000400

0800d0b8 <TIM_SYNC_PWM_Init>:
void TIM_SYNC_PWM_Init(void){		
 800d0b8:	b508      	push	{r3, lr}
	MX_TIM8_SYNC_PWM_Init();
 800d0ba:	f7fe ff8b 	bl	800bfd4 <MX_TIM8_SYNC_PWM_Init>
	HAL_TIM_Base_Init(&htim8);
 800d0be:	4802      	ldr	r0, [pc, #8]	; (800d0c8 <TIM_SYNC_PWM_Init+0x10>)
}
 800d0c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Init(&htim8);
 800d0c4:	f7fa ba90 	b.w	80075e8 <HAL_TIM_Base_Init>
 800d0c8:	2000cec8 	.word	0x2000cec8

0800d0cc <TIM_SYNC_PWM_Deinit>:
void TIM_SYNC_PWM_Deinit(void){
 800d0cc:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim8);	
 800d0ce:	4806      	ldr	r0, [pc, #24]	; (800d0e8 <TIM_SYNC_PWM_Deinit+0x1c>)
 800d0d0:	f7fa fb24 	bl	800771c <HAL_TIM_Base_DeInit>
	RCC->APB2RSTR |= RCC_APB2RSTR_TIM8RST;
 800d0d4:	4b05      	ldr	r3, [pc, #20]	; (800d0ec <TIM_SYNC_PWM_Deinit+0x20>)
 800d0d6:	68da      	ldr	r2, [r3, #12]
 800d0d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d0dc:	60da      	str	r2, [r3, #12]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM8RST;	
 800d0de:	68da      	ldr	r2, [r3, #12]
 800d0e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d0e4:	60da      	str	r2, [r3, #12]
}
 800d0e6:	bd08      	pop	{r3, pc}
 800d0e8:	2000cec8 	.word	0x2000cec8
 800d0ec:	40021000 	.word	0x40021000

0800d0f0 <TIM_SYNC_PWM_ChannelState>:
	if(channel == 1){
 800d0f0:	2801      	cmp	r0, #1
 800d0f2:	d015      	beq.n	800d120 <TIM_SYNC_PWM_ChannelState+0x30>
	}else if(channel == 2){
 800d0f4:	2802      	cmp	r0, #2
 800d0f6:	d00b      	beq.n	800d110 <TIM_SYNC_PWM_ChannelState+0x20>
	}else if(channel == 3){
 800d0f8:	2803      	cmp	r0, #3
 800d0fa:	d019      	beq.n	800d130 <TIM_SYNC_PWM_ChannelState+0x40>
	}else if(channel == 4){
 800d0fc:	2804      	cmp	r0, #4
 800d0fe:	d106      	bne.n	800d10e <TIM_SYNC_PWM_ChannelState+0x1e>
		syncPwm.chan4 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;	
 800d100:	f1a1 0101 	sub.w	r1, r1, #1
 800d104:	4b0e      	ldr	r3, [pc, #56]	; (800d140 <TIM_SYNC_PWM_ChannelState+0x50>)
 800d106:	fab1 f181 	clz	r1, r1
 800d10a:	0949      	lsrs	r1, r1, #5
 800d10c:	7619      	strb	r1, [r3, #24]
}
 800d10e:	4770      	bx	lr
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;	
 800d110:	f1a1 0101 	sub.w	r1, r1, #1
 800d114:	4b0a      	ldr	r3, [pc, #40]	; (800d140 <TIM_SYNC_PWM_ChannelState+0x50>)
 800d116:	fab1 f181 	clz	r1, r1
 800d11a:	0949      	lsrs	r1, r1, #5
 800d11c:	7599      	strb	r1, [r3, #22]
 800d11e:	4770      	bx	lr
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;		
 800d120:	f1a1 0101 	sub.w	r1, r1, #1
 800d124:	4b06      	ldr	r3, [pc, #24]	; (800d140 <TIM_SYNC_PWM_ChannelState+0x50>)
 800d126:	fab1 f181 	clz	r1, r1
 800d12a:	0949      	lsrs	r1, r1, #5
 800d12c:	7559      	strb	r1, [r3, #21]
 800d12e:	4770      	bx	lr
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;	
 800d130:	f1a1 0101 	sub.w	r1, r1, #1
 800d134:	4b02      	ldr	r3, [pc, #8]	; (800d140 <TIM_SYNC_PWM_ChannelState+0x50>)
 800d136:	fab1 f181 	clz	r1, r1
 800d13a:	0949      	lsrs	r1, r1, #5
 800d13c:	75d9      	strb	r1, [r3, #23]
 800d13e:	4770      	bx	lr
 800d140:	2000cb1c 	.word	0x2000cb1c

0800d144 <TIM_SYNC_PWM_Start>:
{		
 800d144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(syncPwm.chan1 == CHAN_ENABLE){		
 800d146:	4c37      	ldr	r4, [pc, #220]	; (800d224 <TIM_SYNC_PWM_Start+0xe0>)
 800d148:	7d65      	ldrb	r5, [r4, #21]
 800d14a:	b2ed      	uxtb	r5, r5
 800d14c:	2d01      	cmp	r5, #1
 800d14e:	d053      	beq.n	800d1f8 <TIM_SYNC_PWM_Start+0xb4>
 800d150:	4e35      	ldr	r6, [pc, #212]	; (800d228 <TIM_SYNC_PWM_Start+0xe4>)
	if(syncPwm.chan2 == CHAN_ENABLE){	
 800d152:	7da5      	ldrb	r5, [r4, #22]
 800d154:	b2ed      	uxtb	r5, r5
 800d156:	2d01      	cmp	r5, #1
 800d158:	d03a      	beq.n	800d1d0 <TIM_SYNC_PWM_Start+0x8c>
	if(syncPwm.chan3 == CHAN_ENABLE){		
 800d15a:	7de5      	ldrb	r5, [r4, #23]
 800d15c:	b2ed      	uxtb	r5, r5
 800d15e:	2d01      	cmp	r5, #1
 800d160:	d022      	beq.n	800d1a8 <TIM_SYNC_PWM_Start+0x64>
	if(syncPwm.chan4 == CHAN_ENABLE){			
 800d162:	7e25      	ldrb	r5, [r4, #24]
 800d164:	b2ed      	uxtb	r5, r5
 800d166:	2d01      	cmp	r5, #1
 800d168:	d00a      	beq.n	800d180 <TIM_SYNC_PWM_Start+0x3c>
	__HAL_TIM_MOE_ENABLE(&htim8);	
 800d16a:	6831      	ldr	r1, [r6, #0]
	TIM8->CR1 |= TIM_CR1_CEN;		
 800d16c:	4a2f      	ldr	r2, [pc, #188]	; (800d22c <TIM_SYNC_PWM_Start+0xe8>)
	__HAL_TIM_MOE_ENABLE(&htim8);	
 800d16e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800d170:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d174:	644b      	str	r3, [r1, #68]	; 0x44
	TIM8->CR1 |= TIM_CR1_CEN;		
 800d176:	6813      	ldr	r3, [r2, #0]
 800d178:	f043 0301 	orr.w	r3, r3, #1
 800d17c:	6013      	str	r3, [r2, #0]
}
 800d17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		TIM8->CCR4 = syncPwm.dataEdgeChan4[1];
 800d180:	89e4      	ldrh	r4, [r4, #14]
 800d182:	4b2a      	ldr	r3, [pc, #168]	; (800d22c <TIM_SYNC_PWM_Start+0xe8>)
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com, (uint32_t)&syncPwm.dataEdgeChan4[0], (uint32_t)&(TIM8->CCR4), 2);		
 800d184:	4a2a      	ldr	r2, [pc, #168]	; (800d230 <TIM_SYNC_PWM_Start+0xec>)
 800d186:	492b      	ldr	r1, [pc, #172]	; (800d234 <TIM_SYNC_PWM_Start+0xf0>)
 800d188:	482b      	ldr	r0, [pc, #172]	; (800d238 <TIM_SYNC_PWM_Start+0xf4>)
		TIM8->CCR4 = syncPwm.dataEdgeChan4[1];
 800d18a:	b2a4      	uxth	r4, r4
 800d18c:	641c      	str	r4, [r3, #64]	; 0x40
		TIM8->DIER |= TIM_DIER_CC4DE;
 800d18e:	68dc      	ldr	r4, [r3, #12]
 800d190:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
 800d194:	60dc      	str	r4, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com, (uint32_t)&syncPwm.dataEdgeChan4[0], (uint32_t)&(TIM8->CCR4), 2);		
 800d196:	2302      	movs	r3, #2
 800d198:	f7f8 fffe 	bl	8006198 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);	
 800d19c:	462a      	mov	r2, r5
 800d19e:	210c      	movs	r1, #12
 800d1a0:	6830      	ldr	r0, [r6, #0]
 800d1a2:	f7fb f935 	bl	8008410 <TIM_CCxChannelCmd>
 800d1a6:	e7e0      	b.n	800d16a <TIM_SYNC_PWM_Start+0x26>
		TIM8->CCR3 = syncPwm.dataEdgeChan3[1];
 800d1a8:	8967      	ldrh	r7, [r4, #10]
 800d1aa:	4b20      	ldr	r3, [pc, #128]	; (800d22c <TIM_SYNC_PWM_Start+0xe8>)
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t)&syncPwm.dataEdgeChan3[0], (uint32_t)&(TIM8->CCR3), 2);	
 800d1ac:	4a23      	ldr	r2, [pc, #140]	; (800d23c <TIM_SYNC_PWM_Start+0xf8>)
 800d1ae:	4924      	ldr	r1, [pc, #144]	; (800d240 <TIM_SYNC_PWM_Start+0xfc>)
 800d1b0:	4824      	ldr	r0, [pc, #144]	; (800d244 <TIM_SYNC_PWM_Start+0x100>)
		TIM8->CCR3 = syncPwm.dataEdgeChan3[1];
 800d1b2:	b2bf      	uxth	r7, r7
 800d1b4:	63df      	str	r7, [r3, #60]	; 0x3c
		TIM8->DIER |= TIM_DIER_CC3DE;		
 800d1b6:	68df      	ldr	r7, [r3, #12]
 800d1b8:	f447 6700 	orr.w	r7, r7, #2048	; 0x800
 800d1bc:	60df      	str	r7, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t)&syncPwm.dataEdgeChan3[0], (uint32_t)&(TIM8->CCR3), 2);	
 800d1be:	2302      	movs	r3, #2
 800d1c0:	f7f8 ffea 	bl	8006198 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);				
 800d1c4:	462a      	mov	r2, r5
 800d1c6:	2108      	movs	r1, #8
 800d1c8:	6830      	ldr	r0, [r6, #0]
 800d1ca:	f7fb f921 	bl	8008410 <TIM_CCxChannelCmd>
 800d1ce:	e7c8      	b.n	800d162 <TIM_SYNC_PWM_Start+0x1e>
		TIM8->CCR2 = syncPwm.dataEdgeChan2[1];		
 800d1d0:	88e7      	ldrh	r7, [r4, #6]
 800d1d2:	4b16      	ldr	r3, [pc, #88]	; (800d22c <TIM_SYNC_PWM_Start+0xe8>)
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t)&syncPwm.dataEdgeChan2[0], (uint32_t)&(TIM8->CCR2), 2);						
 800d1d4:	4a1c      	ldr	r2, [pc, #112]	; (800d248 <TIM_SYNC_PWM_Start+0x104>)
 800d1d6:	491d      	ldr	r1, [pc, #116]	; (800d24c <TIM_SYNC_PWM_Start+0x108>)
 800d1d8:	481d      	ldr	r0, [pc, #116]	; (800d250 <TIM_SYNC_PWM_Start+0x10c>)
		TIM8->CCR2 = syncPwm.dataEdgeChan2[1];		
 800d1da:	b2bf      	uxth	r7, r7
 800d1dc:	639f      	str	r7, [r3, #56]	; 0x38
		TIM8->DIER |= TIM_DIER_CC2DE;				
 800d1de:	68df      	ldr	r7, [r3, #12]
 800d1e0:	f447 6780 	orr.w	r7, r7, #1024	; 0x400
 800d1e4:	60df      	str	r7, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t)&syncPwm.dataEdgeChan2[0], (uint32_t)&(TIM8->CCR2), 2);						
 800d1e6:	2302      	movs	r3, #2
 800d1e8:	f7f8 ffd6 	bl	8006198 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);		
 800d1ec:	462a      	mov	r2, r5
 800d1ee:	2104      	movs	r1, #4
 800d1f0:	6830      	ldr	r0, [r6, #0]
 800d1f2:	f7fb f90d 	bl	8008410 <TIM_CCxChannelCmd>
 800d1f6:	e7b0      	b.n	800d15a <TIM_SYNC_PWM_Start+0x16>
		TIM8->CCR1 = syncPwm.dataEdgeChan1[1];		
 800d1f8:	8861      	ldrh	r1, [r4, #2]
 800d1fa:	4b0c      	ldr	r3, [pc, #48]	; (800d22c <TIM_SYNC_PWM_Start+0xe8>)
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);	
 800d1fc:	4e0a      	ldr	r6, [pc, #40]	; (800d228 <TIM_SYNC_PWM_Start+0xe4>)
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t)&syncPwm.dataEdgeChan1[0], (uint32_t)&(TIM8->CCR1), 2);						
 800d1fe:	4a15      	ldr	r2, [pc, #84]	; (800d254 <TIM_SYNC_PWM_Start+0x110>)
 800d200:	4815      	ldr	r0, [pc, #84]	; (800d258 <TIM_SYNC_PWM_Start+0x114>)
		TIM8->CCR1 = syncPwm.dataEdgeChan1[1];		
 800d202:	b289      	uxth	r1, r1
 800d204:	6359      	str	r1, [r3, #52]	; 0x34
		TIM8->DIER |= TIM_DIER_CC1DE;
 800d206:	68d9      	ldr	r1, [r3, #12]
 800d208:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800d20c:	60d9      	str	r1, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t)&syncPwm.dataEdgeChan1[0], (uint32_t)&(TIM8->CCR1), 2);						
 800d20e:	4621      	mov	r1, r4
 800d210:	2302      	movs	r3, #2
 800d212:	f7f8 ffc1 	bl	8006198 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);	
 800d216:	462a      	mov	r2, r5
 800d218:	6830      	ldr	r0, [r6, #0]
 800d21a:	2100      	movs	r1, #0
 800d21c:	f7fb f8f8 	bl	8008410 <TIM_CCxChannelCmd>
 800d220:	e797      	b.n	800d152 <TIM_SYNC_PWM_Start+0xe>
 800d222:	bf00      	nop
 800d224:	2000cb1c 	.word	0x2000cb1c
 800d228:	2000cec8 	.word	0x2000cec8
 800d22c:	40013400 	.word	0x40013400
 800d230:	40013440 	.word	0x40013440
 800d234:	2000cb28 	.word	0x2000cb28
 800d238:	2000d0dc 	.word	0x2000d0dc
 800d23c:	4001343c 	.word	0x4001343c
 800d240:	2000cb24 	.word	0x2000cb24
 800d244:	2000d120 	.word	0x2000d120
 800d248:	40013438 	.word	0x40013438
 800d24c:	2000cb20 	.word	0x2000cb20
 800d250:	2000ce40 	.word	0x2000ce40
 800d254:	40013434 	.word	0x40013434
 800d258:	2000cfd4 	.word	0x2000cfd4

0800d25c <TIM_SYNC_PWM_Stop>:
{	
 800d25c:	b570      	push	{r4, r5, r6, lr}
	__HAL_TIM_DISABLE(&htim8); 
 800d25e:	4d49      	ldr	r5, [pc, #292]	; (800d384 <TIM_SYNC_PWM_Stop+0x128>)
 800d260:	682b      	ldr	r3, [r5, #0]
 800d262:	6a19      	ldr	r1, [r3, #32]
 800d264:	f241 1211 	movw	r2, #4369	; 0x1111
 800d268:	4211      	tst	r1, r2
 800d26a:	d105      	bne.n	800d278 <TIM_SYNC_PWM_Stop+0x1c>
 800d26c:	6a19      	ldr	r1, [r3, #32]
 800d26e:	f240 4244 	movw	r2, #1092	; 0x444
 800d272:	4211      	tst	r1, r2
 800d274:	f000 8081 	beq.w	800d37a <TIM_SYNC_PWM_Stop+0x11e>
	__HAL_TIM_MOE_DISABLE(&htim8);
 800d278:	6a19      	ldr	r1, [r3, #32]
 800d27a:	f241 1211 	movw	r2, #4369	; 0x1111
 800d27e:	4211      	tst	r1, r2
 800d280:	d104      	bne.n	800d28c <TIM_SYNC_PWM_Stop+0x30>
 800d282:	6a19      	ldr	r1, [r3, #32]
 800d284:	f240 4244 	movw	r2, #1092	; 0x444
 800d288:	4211      	tst	r1, r2
 800d28a:	d030      	beq.n	800d2ee <TIM_SYNC_PWM_Stop+0x92>
	if(syncPwm.chan1 == CHAN_ENABLE){		
 800d28c:	4c3e      	ldr	r4, [pc, #248]	; (800d388 <TIM_SYNC_PWM_Stop+0x12c>)
 800d28e:	7d63      	ldrb	r3, [r4, #21]
 800d290:	2b01      	cmp	r3, #1
 800d292:	d034      	beq.n	800d2fe <TIM_SYNC_PWM_Stop+0xa2>
	if(syncPwm.chan2 == CHAN_ENABLE){		
 800d294:	7da3      	ldrb	r3, [r4, #22]
 800d296:	2b01      	cmp	r3, #1
 800d298:	d041      	beq.n	800d31e <TIM_SYNC_PWM_Stop+0xc2>
	if(syncPwm.chan3 == CHAN_ENABLE){	
 800d29a:	7de3      	ldrb	r3, [r4, #23]
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d04e      	beq.n	800d33e <TIM_SYNC_PWM_Stop+0xe2>
	if(syncPwm.chan4 == CHAN_ENABLE){	
 800d2a0:	7e23      	ldrb	r3, [r4, #24]
 800d2a2:	2b01      	cmp	r3, #1
 800d2a4:	d05b      	beq.n	800d35e <TIM_SYNC_PWM_Stop+0x102>
	syncPwm.timAutoReloadReg = TIM8->ARR;
 800d2a6:	4e39      	ldr	r6, [pc, #228]	; (800d38c <TIM_SYNC_PWM_Stop+0x130>)
	RCC->APB2RSTR |= RCC_APB2RSTR_TIM8RST;
 800d2a8:	4b39      	ldr	r3, [pc, #228]	; (800d390 <TIM_SYNC_PWM_Stop+0x134>)
	syncPwm.timAutoReloadReg = TIM8->ARR;
 800d2aa:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800d2ac:	b292      	uxth	r2, r2
 800d2ae:	8222      	strh	r2, [r4, #16]
	syncPwm.timPrescReg = TIM8->PSC;
 800d2b0:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800d2b2:	b292      	uxth	r2, r2
 800d2b4:	8262      	strh	r2, [r4, #18]
	RCC->APB2RSTR |= RCC_APB2RSTR_TIM8RST;
 800d2b6:	68da      	ldr	r2, [r3, #12]
 800d2b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d2bc:	60da      	str	r2, [r3, #12]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM8RST;	
 800d2be:	68da      	ldr	r2, [r3, #12]
 800d2c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d2c4:	60da      	str	r2, [r3, #12]
	MX_TIM8_SYNC_PWM_Init();
 800d2c6:	f7fe fe85 	bl	800bfd4 <MX_TIM8_SYNC_PWM_Init>
	if(syncPwm.stepMode==CHAN_ENABLE){	
 800d2ca:	7e63      	ldrb	r3, [r4, #25]
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	d104      	bne.n	800d2dc <TIM_SYNC_PWM_Stop+0x80>
	TIM8->CR1 |= TIM_CR1_OPM;			
 800d2d2:	6832      	ldr	r2, [r6, #0]
 800d2d4:	f042 0208 	orr.w	r2, r2, #8
 800d2d8:	6032      	str	r2, [r6, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 800d2da:	7663      	strb	r3, [r4, #25]
	htim8.Init.Prescaler = syncPwm.timPrescReg;
 800d2dc:	8a62      	ldrh	r2, [r4, #18]
  htim8.Init.Period = syncPwm.timAutoReloadReg;
 800d2de:	8a23      	ldrh	r3, [r4, #16]
	htim8.Init.Prescaler = syncPwm.timPrescReg;
 800d2e0:	606a      	str	r2, [r5, #4]
  htim8.Init.Period = syncPwm.timAutoReloadReg;
 800d2e2:	60eb      	str	r3, [r5, #12]
  HAL_TIM_Base_Init(&htim8);	
 800d2e4:	4827      	ldr	r0, [pc, #156]	; (800d384 <TIM_SYNC_PWM_Stop+0x128>)
}
 800d2e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_TIM_Base_Init(&htim8);	
 800d2ea:	f7fa b97d 	b.w	80075e8 <HAL_TIM_Base_Init>
	__HAL_TIM_MOE_DISABLE(&htim8);
 800d2ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	if(syncPwm.chan1 == CHAN_ENABLE){		
 800d2f0:	4c25      	ldr	r4, [pc, #148]	; (800d388 <TIM_SYNC_PWM_Stop+0x12c>)
	__HAL_TIM_MOE_DISABLE(&htim8);
 800d2f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d2f6:	645a      	str	r2, [r3, #68]	; 0x44
	if(syncPwm.chan1 == CHAN_ENABLE){		
 800d2f8:	7d63      	ldrb	r3, [r4, #21]
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d1ca      	bne.n	800d294 <TIM_SYNC_PWM_Stop+0x38>
		TIM8->DIER &= ~TIM_DIER_CC1DE;		
 800d2fe:	4a23      	ldr	r2, [pc, #140]	; (800d38c <TIM_SYNC_PWM_Stop+0x130>)
		HAL_DMA_Abort(&hdma_tim8_ch1);	
 800d300:	4824      	ldr	r0, [pc, #144]	; (800d394 <TIM_SYNC_PWM_Stop+0x138>)
		TIM8->DIER &= ~TIM_DIER_CC1DE;		
 800d302:	68d3      	ldr	r3, [r2, #12]
 800d304:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d308:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);	
 800d30a:	f7f8 ffb7 	bl	800627c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		
 800d30e:	2200      	movs	r2, #0
 800d310:	4611      	mov	r1, r2
 800d312:	6828      	ldr	r0, [r5, #0]
 800d314:	f7fb f87c 	bl	8008410 <TIM_CCxChannelCmd>
	if(syncPwm.chan2 == CHAN_ENABLE){		
 800d318:	7da3      	ldrb	r3, [r4, #22]
 800d31a:	2b01      	cmp	r3, #1
 800d31c:	d1bd      	bne.n	800d29a <TIM_SYNC_PWM_Stop+0x3e>
		TIM8->DIER &= ~TIM_DIER_CC2DE;				
 800d31e:	4a1b      	ldr	r2, [pc, #108]	; (800d38c <TIM_SYNC_PWM_Stop+0x130>)
		HAL_DMA_Abort(&hdma_tim8_ch2);		
 800d320:	481d      	ldr	r0, [pc, #116]	; (800d398 <TIM_SYNC_PWM_Stop+0x13c>)
		TIM8->DIER &= ~TIM_DIER_CC2DE;				
 800d322:	68d3      	ldr	r3, [r2, #12]
 800d324:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d328:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);		
 800d32a:	f7f8 ffa7 	bl	800627c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		
 800d32e:	2200      	movs	r2, #0
 800d330:	2104      	movs	r1, #4
 800d332:	6828      	ldr	r0, [r5, #0]
 800d334:	f7fb f86c 	bl	8008410 <TIM_CCxChannelCmd>
	if(syncPwm.chan3 == CHAN_ENABLE){	
 800d338:	7de3      	ldrb	r3, [r4, #23]
 800d33a:	2b01      	cmp	r3, #1
 800d33c:	d1b0      	bne.n	800d2a0 <TIM_SYNC_PWM_Stop+0x44>
		TIM8->DIER &= ~TIM_DIER_CC3DE;				
 800d33e:	4a13      	ldr	r2, [pc, #76]	; (800d38c <TIM_SYNC_PWM_Stop+0x130>)
		HAL_DMA_Abort(&hdma_tim8_ch3_up);		
 800d340:	4816      	ldr	r0, [pc, #88]	; (800d39c <TIM_SYNC_PWM_Stop+0x140>)
		TIM8->DIER &= ~TIM_DIER_CC3DE;				
 800d342:	68d3      	ldr	r3, [r2, #12]
 800d344:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d348:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);		
 800d34a:	f7f8 ff97 	bl	800627c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);		
 800d34e:	2200      	movs	r2, #0
 800d350:	2108      	movs	r1, #8
 800d352:	6828      	ldr	r0, [r5, #0]
 800d354:	f7fb f85c 	bl	8008410 <TIM_CCxChannelCmd>
	if(syncPwm.chan4 == CHAN_ENABLE){	
 800d358:	7e23      	ldrb	r3, [r4, #24]
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d1a3      	bne.n	800d2a6 <TIM_SYNC_PWM_Stop+0x4a>
		TIM8->DIER &= ~TIM_DIER_CC4DE;		
 800d35e:	4a0b      	ldr	r2, [pc, #44]	; (800d38c <TIM_SYNC_PWM_Stop+0x130>)
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);		
 800d360:	480f      	ldr	r0, [pc, #60]	; (800d3a0 <TIM_SYNC_PWM_Stop+0x144>)
		TIM8->DIER &= ~TIM_DIER_CC4DE;		
 800d362:	68d3      	ldr	r3, [r2, #12]
 800d364:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d368:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);		
 800d36a:	f7f8 ff87 	bl	800627c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);				
 800d36e:	2200      	movs	r2, #0
 800d370:	210c      	movs	r1, #12
 800d372:	6828      	ldr	r0, [r5, #0]
 800d374:	f7fb f84c 	bl	8008410 <TIM_CCxChannelCmd>
 800d378:	e795      	b.n	800d2a6 <TIM_SYNC_PWM_Stop+0x4a>
	__HAL_TIM_DISABLE(&htim8); 
 800d37a:	681a      	ldr	r2, [r3, #0]
 800d37c:	f022 0201 	bic.w	r2, r2, #1
 800d380:	601a      	str	r2, [r3, #0]
 800d382:	e779      	b.n	800d278 <TIM_SYNC_PWM_Stop+0x1c>
 800d384:	2000cec8 	.word	0x2000cec8
 800d388:	2000cb1c 	.word	0x2000cb1c
 800d38c:	40013400 	.word	0x40013400
 800d390:	40021000 	.word	0x40021000
 800d394:	2000cfd4 	.word	0x2000cfd4
 800d398:	2000ce40 	.word	0x2000ce40
 800d39c:	2000d120 	.word	0x2000d120
 800d3a0:	2000d0dc 	.word	0x2000d0dc

0800d3a4 <TIM_SYNC_PWM_DMA_ChanConfig>:
	switch (syncPwm.channelToConfig)
 800d3a4:	4a0a      	ldr	r2, [pc, #40]	; (800d3d0 <TIM_SYNC_PWM_DMA_ChanConfig+0x2c>)
 800d3a6:	7d13      	ldrb	r3, [r2, #20]
 800d3a8:	3b01      	subs	r3, #1
 800d3aa:	2b03      	cmp	r3, #3
 800d3ac:	d805      	bhi.n	800d3ba <TIM_SYNC_PWM_DMA_ChanConfig+0x16>
 800d3ae:	e8df f003 	tbb	[pc, r3]
 800d3b2:	080b      	.short	0x080b
 800d3b4:	0205      	.short	0x0205
			syncPwm.dataEdgeChan4[0] = ccr2nd;
 800d3b6:	8191      	strh	r1, [r2, #12]
			syncPwm.dataEdgeChan4[1] = ccr1st;						
 800d3b8:	81d0      	strh	r0, [r2, #14]
}
 800d3ba:	4770      	bx	lr
			syncPwm.dataEdgeChan3[0] = ccr2nd;
 800d3bc:	8111      	strh	r1, [r2, #8]
			syncPwm.dataEdgeChan3[1] = ccr1st;	
 800d3be:	8150      	strh	r0, [r2, #10]
			break;
 800d3c0:	4770      	bx	lr
			syncPwm.dataEdgeChan2[0] = ccr2nd;
 800d3c2:	8091      	strh	r1, [r2, #4]
			syncPwm.dataEdgeChan2[1] = ccr1st;						
 800d3c4:	80d0      	strh	r0, [r2, #6]
			break;
 800d3c6:	4770      	bx	lr
			syncPwm.dataEdgeChan1[0] = ccr2nd;
 800d3c8:	8011      	strh	r1, [r2, #0]
			syncPwm.dataEdgeChan1[1] = ccr1st;		
 800d3ca:	8050      	strh	r0, [r2, #2]
			break;
 800d3cc:	4770      	bx	lr
 800d3ce:	bf00      	nop
 800d3d0:	2000cb1c 	.word	0x2000cb1c

0800d3d4 <TIM_SYNC_PWM_StepMode_Enable>:
	TIM8->CR1 |= TIM_CR1_OPM;			
 800d3d4:	4a04      	ldr	r2, [pc, #16]	; (800d3e8 <TIM_SYNC_PWM_StepMode_Enable+0x14>)
	syncPwm.stepMode = CHAN_ENABLE;
 800d3d6:	4905      	ldr	r1, [pc, #20]	; (800d3ec <TIM_SYNC_PWM_StepMode_Enable+0x18>)
	TIM8->CR1 |= TIM_CR1_OPM;			
 800d3d8:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 800d3da:	2001      	movs	r0, #1
	TIM8->CR1 |= TIM_CR1_OPM;			
 800d3dc:	f043 0308 	orr.w	r3, r3, #8
 800d3e0:	6013      	str	r3, [r2, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 800d3e2:	7648      	strb	r0, [r1, #25]
}
 800d3e4:	4770      	bx	lr
 800d3e6:	bf00      	nop
 800d3e8:	40013400 	.word	0x40013400
 800d3ec:	2000cb1c 	.word	0x2000cb1c

0800d3f0 <TIM_SYNC_PWM_StepMode_Disable>:
	TIM8->CR1 &= ~TIM_CR1_OPM;	
 800d3f0:	4a04      	ldr	r2, [pc, #16]	; (800d404 <TIM_SYNC_PWM_StepMode_Disable+0x14>)
	syncPwm.stepMode = CHAN_DISABLE;
 800d3f2:	4905      	ldr	r1, [pc, #20]	; (800d408 <TIM_SYNC_PWM_StepMode_Disable+0x18>)
	TIM8->CR1 &= ~TIM_CR1_OPM;	
 800d3f4:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_DISABLE;
 800d3f6:	2000      	movs	r0, #0
	TIM8->CR1 &= ~TIM_CR1_OPM;	
 800d3f8:	f023 0308 	bic.w	r3, r3, #8
 800d3fc:	6013      	str	r3, [r2, #0]
	syncPwm.stepMode = CHAN_DISABLE;
 800d3fe:	7648      	strb	r0, [r1, #25]
}
 800d400:	4770      	bx	lr
 800d402:	bf00      	nop
 800d404:	40013400 	.word	0x40013400
 800d408:	2000cb1c 	.word	0x2000cb1c

0800d40c <TIM_ARR_PSC_Reconfig>:
  htim8.Init.Prescaler = (uint16_t)(arrPsc >> 16);
 800d40c:	4a03      	ldr	r2, [pc, #12]	; (800d41c <TIM_ARR_PSC_Reconfig+0x10>)
 800d40e:	0c01      	lsrs	r1, r0, #16
  htim8.Init.Period = (uint16_t)arrPsc;
 800d410:	b283      	uxth	r3, r0
  HAL_TIM_Base_Init(&htim8);	
 800d412:	4610      	mov	r0, r2
  htim8.Init.Prescaler = (uint16_t)(arrPsc >> 16);
 800d414:	6051      	str	r1, [r2, #4]
  htim8.Init.Period = (uint16_t)arrPsc;
 800d416:	60d3      	str	r3, [r2, #12]
  HAL_TIM_Base_Init(&htim8);	
 800d418:	f7fa b8e6 	b.w	80075e8 <HAL_TIM_Base_Init>
 800d41c:	2000cec8 	.word	0x2000cec8

0800d420 <LOG_ANLYS_PeriodElapsedCallback>:
{	
 800d420:	b508      	push	{r3, lr}
			__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d422:	6803      	ldr	r3, [r0, #0]
			TIM4->CR1 &= ~(TIM_CR1_CEN);
 800d424:	4a0d      	ldr	r2, [pc, #52]	; (800d45c <LOG_ANLYS_PeriodElapsedCallback+0x3c>)
			HAL_DMA_Abort(&hdma_tim1_up);		
 800d426:	480e      	ldr	r0, [pc, #56]	; (800d460 <LOG_ANLYS_PeriodElapsedCallback+0x40>)
			__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d428:	f06f 0101 	mvn.w	r1, #1
 800d42c:	6119      	str	r1, [r3, #16]
			TIM4->CR1 &= ~(TIM_CR1_CEN);
 800d42e:	6813      	ldr	r3, [r2, #0]
 800d430:	400b      	ands	r3, r1
 800d432:	6013      	str	r3, [r2, #0]
			HAL_DMA_Abort(&hdma_tim1_up);		
 800d434:	f7f8 ff22 	bl	800627c <HAL_DMA_Abort>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800d438:	4b0a      	ldr	r3, [pc, #40]	; (800d464 <LOG_ANLYS_PeriodElapsedCallback+0x44>)
 800d43a:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 800d43e:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800d440:	2017      	movs	r0, #23
 800d442:	f7f8 fcb7 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);	
 800d446:	2028      	movs	r0, #40	; 0x28
 800d448:	f7f8 fcb4 	bl	8005db4 <HAL_NVIC_DisableIRQ>
			if(logAnlys.trigOccur == TRIG_OCCURRED){
 800d44c:	4b06      	ldr	r3, [pc, #24]	; (800d468 <LOG_ANLYS_PeriodElapsedCallback+0x48>)
 800d44e:	7ddb      	ldrb	r3, [r3, #23]
 800d450:	b103      	cbz	r3, 800d454 <LOG_ANLYS_PeriodElapsedCallback+0x34>
}
 800d452:	bd08      	pop	{r3, pc}
 800d454:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				logAnlysPeriodElapsedCallback();					
 800d458:	f7f6 bdee 	b.w	8004038 <logAnlysPeriodElapsedCallback>
 800d45c:	40000800 	.word	0x40000800
 800d460:	2000d228 	.word	0x2000d228
 800d464:	40010400 	.word	0x40010400
 800d468:	20005438 	.word	0x20005438

0800d46c <LOG_ANLYS_TriggerEventOccured>:
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 800d46c:	4a03      	ldr	r2, [pc, #12]	; (800d47c <LOG_ANLYS_TriggerEventOccured+0x10>)
 800d46e:	4b04      	ldr	r3, [pc, #16]	; (800d480 <LOG_ANLYS_TriggerEventOccured+0x14>)
 800d470:	6811      	ldr	r1, [r2, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 800d472:	2200      	movs	r2, #0
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 800d474:	6849      	ldr	r1, [r1, #4]
 800d476:	6019      	str	r1, [r3, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 800d478:	75da      	strb	r2, [r3, #23]
}
 800d47a:	4770      	bx	lr
 800d47c:	2000d228 	.word	0x2000d228
 800d480:	20005438 	.word	0x20005438

0800d484 <TIM_LogAnlys_Init>:
{
 800d484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	htim1.State = HAL_TIM_STATE_RESET;
 800d488:	4d27      	ldr	r5, [pc, #156]	; (800d528 <TIM_LogAnlys_Init+0xa4>)
	htim4.State = HAL_TIM_STATE_RESET;	
 800d48a:	4e28      	ldr	r6, [pc, #160]	; (800d52c <TIM_LogAnlys_Init+0xa8>)
  htim1.Instance = TIM1;
 800d48c:	4b28      	ldr	r3, [pc, #160]	; (800d530 <TIM_LogAnlys_Init+0xac>)
 800d48e:	602b      	str	r3, [r5, #0]
{
 800d490:	b08c      	sub	sp, #48	; 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d492:	af0c      	add	r7, sp, #48	; 0x30
	htim1.State = HAL_TIM_STATE_RESET;
 800d494:	2400      	movs	r4, #0
  htim1.Init.Period = 14399;   //14399
 800d496:	f643 033f 	movw	r3, #14399	; 0x383f
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d49a:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  HAL_TIM_Base_Init(&htim1);
 800d49e:	4628      	mov	r0, r5
  htim1.Init.Period = 14399;   //14399
 800d4a0:	60eb      	str	r3, [r5, #12]
	htim1.State = HAL_TIM_STATE_RESET;
 800d4a2:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d4a6:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim1.Init.RepetitionCounter = 0;
 800d4aa:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d4ae:	61ac      	str	r4, [r5, #24]
	htim4.State = HAL_TIM_STATE_RESET;	
 800d4b0:	f886 403d 	strb.w	r4, [r6, #61]	; 0x3d
  HAL_TIM_Base_Init(&htim1);
 800d4b4:	f7fa f898 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d4b8:	f847 8d24 	str.w	r8, [r7, #-36]!
  HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800d4bc:	4628      	mov	r0, r5
 800d4be:	4639      	mov	r1, r7
 800d4c0:	f7fa fd4e 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800d4c4:	2204      	movs	r2, #4
 800d4c6:	2330      	movs	r3, #48	; 0x30
  HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 800d4c8:	a907      	add	r1, sp, #28
 800d4ca:	4628      	mov	r0, r5
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800d4cc:	e9cd 2307 	strd	r2, r3, [sp, #28]
  HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 800d4d0:	f7fa fe10 	bl	80080f4 <HAL_TIM_SlaveConfigSynchronization>
  HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800d4d4:	4669      	mov	r1, sp
 800d4d6:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800d4d8:	e9cd 4400 	strd	r4, r4, [sp]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d4dc:	9402      	str	r4, [sp, #8]
  HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800d4de:	f7fb f97d 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  htim4.Instance = TIM4;
 800d4e2:	4914      	ldr	r1, [pc, #80]	; (800d534 <TIM_LogAnlys_Init+0xb0>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d4e4:	60b4      	str	r4, [r6, #8]
  htim4.Init.Prescaler = 1199;
 800d4e6:	f240 42af 	movw	r2, #1199	; 0x4af
  htim4.Init.Period = 59999;
 800d4ea:	f64e 235f 	movw	r3, #59999	; 0xea5f
  HAL_TIM_Base_Init(&htim4);
 800d4ee:	4630      	mov	r0, r6
  htim4.Init.Prescaler = 1199;
 800d4f0:	e9c6 1200 	strd	r1, r2, [r6]
  htim4.Init.Period = 59999;
 800d4f4:	60f3      	str	r3, [r6, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d4f6:	6134      	str	r4, [r6, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d4f8:	61b4      	str	r4, [r6, #24]
  HAL_TIM_Base_Init(&htim4);
 800d4fa:	f7fa f875 	bl	80075e8 <HAL_TIM_Base_Init>
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800d4fe:	a907      	add	r1, sp, #28
 800d500:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d502:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800d506:	f7fa fd2b 	bl	8007f60 <HAL_TIM_ConfigClockSource>
	HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE);
 800d50a:	4630      	mov	r0, r6
 800d50c:	2108      	movs	r1, #8
 800d50e:	f7fa fbbd 	bl	8007c8c <HAL_TIM_OnePulse_Init>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800d512:	2380      	movs	r3, #128	; 0x80
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800d514:	4639      	mov	r1, r7
 800d516:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d518:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800d51a:	9305      	str	r3, [sp, #20]
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800d51c:	f7fb f95e 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
}
 800d520:	b00c      	add	sp, #48	; 0x30
 800d522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d526:	bf00      	nop
 800d528:	2000d1e8 	.word	0x2000d1e8
 800d52c:	2000cf08 	.word	0x2000cf08
 800d530:	40012c00 	.word	0x40012c00
 800d534:	40000800 	.word	0x40000800

0800d538 <TIM_LogAnlys_Deinit>:
{		
 800d538:	b538      	push	{r3, r4, r5, lr}
	HAL_TIM_Base_DeInit(&htim4);	
 800d53a:	4d0f      	ldr	r5, [pc, #60]	; (800d578 <TIM_LogAnlys_Deinit+0x40>)
	HAL_TIM_Base_DeInit(&htim1);	
 800d53c:	4c0f      	ldr	r4, [pc, #60]	; (800d57c <TIM_LogAnlys_Deinit+0x44>)
	HAL_TIM_Base_DeInit(&htim4);	
 800d53e:	4628      	mov	r0, r5
 800d540:	f7fa f8ec 	bl	800771c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim1);	
 800d544:	4620      	mov	r0, r4
 800d546:	f7fa f8e9 	bl	800771c <HAL_TIM_Base_DeInit>
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM4RST;
 800d54a:	4b0d      	ldr	r3, [pc, #52]	; (800d580 <TIM_LogAnlys_Deinit+0x48>)
 800d54c:	691a      	ldr	r2, [r3, #16]
 800d54e:	f042 0204 	orr.w	r2, r2, #4
 800d552:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM4RST;	
 800d554:	691a      	ldr	r2, [r3, #16]
 800d556:	f022 0204 	bic.w	r2, r2, #4
 800d55a:	611a      	str	r2, [r3, #16]
	RCC->APB2RSTR |= RCC_APB2RSTR_TIM1RST;	
 800d55c:	68da      	ldr	r2, [r3, #12]
 800d55e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d562:	60da      	str	r2, [r3, #12]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;	
 800d564:	68da      	ldr	r2, [r3, #12]
	htim1.State = HAL_TIM_STATE_RESET;
 800d566:	2100      	movs	r1, #0
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;	
 800d568:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d56c:	60da      	str	r2, [r3, #12]
	htim1.State = HAL_TIM_STATE_RESET;
 800d56e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
	htim4.State = HAL_TIM_STATE_RESET;	
 800d572:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
}
 800d576:	bd38      	pop	{r3, r4, r5, pc}
 800d578:	2000cf08 	.word	0x2000cf08
 800d57c:	2000d1e8 	.word	0x2000d1e8
 800d580:	40021000 	.word	0x40021000

0800d584 <TIM_LogAnlys_Start>:
{		
 800d584:	b508      	push	{r3, lr}
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t)&(GPIOB->IDR), (uint32_t)logAnlys.bufferMemory, logAnlys.samplesNumber + MAX_ADC_CHANNELS * SCOPE_BUFFER_MARGIN);		
 800d586:	4b07      	ldr	r3, [pc, #28]	; (800d5a4 <TIM_LogAnlys_Start+0x20>)
 800d588:	4907      	ldr	r1, [pc, #28]	; (800d5a8 <TIM_LogAnlys_Start+0x24>)
 800d58a:	68da      	ldr	r2, [r3, #12]
 800d58c:	8a1b      	ldrh	r3, [r3, #16]
 800d58e:	4807      	ldr	r0, [pc, #28]	; (800d5ac <TIM_LogAnlys_Start+0x28>)
 800d590:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800d594:	f7f8 fe00 	bl	8006198 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim1);	
 800d598:	4805      	ldr	r0, [pc, #20]	; (800d5b0 <TIM_LogAnlys_Start+0x2c>)
}
 800d59a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim1);	
 800d59e:	f7fa b8db 	b.w	8007758 <HAL_TIM_Base_Start>
 800d5a2:	bf00      	nop
 800d5a4:	20005438 	.word	0x20005438
 800d5a8:	48000410 	.word	0x48000410
 800d5ac:	2000d228 	.word	0x2000d228
 800d5b0:	2000d1e8 	.word	0x2000d1e8

0800d5b4 <TIM_LogAnlys_Stop>:
{
 800d5b4:	b510      	push	{r4, lr}
	HAL_TIM_Base_Stop(&htim1);
 800d5b6:	480d      	ldr	r0, [pc, #52]	; (800d5ec <TIM_LogAnlys_Stop+0x38>)
	HAL_TIM_Base_Stop(&htim4);	
 800d5b8:	4c0d      	ldr	r4, [pc, #52]	; (800d5f0 <TIM_LogAnlys_Stop+0x3c>)
	HAL_TIM_Base_Stop(&htim1);
 800d5ba:	f7fa f8dd 	bl	8007778 <HAL_TIM_Base_Stop>
	HAL_DMA_Abort(&hdma_tim1_up);		
 800d5be:	480d      	ldr	r0, [pc, #52]	; (800d5f4 <TIM_LogAnlys_Stop+0x40>)
 800d5c0:	f7f8 fe5c 	bl	800627c <HAL_DMA_Abort>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800d5c4:	4b0c      	ldr	r3, [pc, #48]	; (800d5f8 <TIM_LogAnlys_Stop+0x44>)
 800d5c6:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 800d5ca:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800d5cc:	2017      	movs	r0, #23
 800d5ce:	f7f8 fbf1 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);	
 800d5d2:	2028      	movs	r0, #40	; 0x28
 800d5d4:	f7f8 fbee 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop(&htim4);	
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f7fa f8cd 	bl	8007778 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800d5de:	6821      	ldr	r1, [r4, #0]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800d5e0:	4b06      	ldr	r3, [pc, #24]	; (800d5fc <TIM_LogAnlys_Stop+0x48>)
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800d5e2:	2000      	movs	r0, #0
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800d5e4:	2201      	movs	r2, #1
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800d5e6:	6248      	str	r0, [r1, #36]	; 0x24
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800d5e8:	75da      	strb	r2, [r3, #23]
}
 800d5ea:	bd10      	pop	{r4, pc}
 800d5ec:	2000d1e8 	.word	0x2000d1e8
 800d5f0:	2000cf08 	.word	0x2000cf08
 800d5f4:	2000d228 	.word	0x2000d228
 800d5f8:	40010400 	.word	0x40010400
 800d5fc:	20005438 	.word	0x20005438

0800d600 <TIM_PostTrigger_ARR_PSC_Reconfig>:
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800d600:	4909      	ldr	r1, [pc, #36]	; (800d628 <TIM_PostTrigger_ARR_PSC_Reconfig+0x28>)
	TIM4->EGR |= TIM_EGR_UG;
 800d602:	4b0a      	ldr	r3, [pc, #40]	; (800d62c <TIM_PostTrigger_ARR_PSC_Reconfig+0x2c>)
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800d604:	680a      	ldr	r2, [r1, #0]
{	
 800d606:	b410      	push	{r4}
 800d608:	b284      	uxth	r4, r0
	uint16_t psc = (uint16_t)(arrPsc >> 16);	
 800d60a:	0c00      	lsrs	r0, r0, #16
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800d60c:	62d4      	str	r4, [r2, #44]	; 0x2c
	__HAL_TIM_SET_PRESCALER(&htim4, psc);
 800d60e:	6290      	str	r0, [r2, #40]	; 0x28
	TIM4->EGR |= TIM_EGR_UG;
 800d610:	695a      	ldr	r2, [r3, #20]
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800d612:	60cc      	str	r4, [r1, #12]
	TIM4->EGR |= TIM_EGR_UG;
 800d614:	f042 0201 	orr.w	r2, r2, #1
 800d618:	615a      	str	r2, [r3, #20]
	TIM4->CR1 &= ~(TIM_CR1_CEN); 
 800d61a:	681a      	ldr	r2, [r3, #0]
}
 800d61c:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM4->CR1 &= ~(TIM_CR1_CEN); 
 800d620:	f022 0201 	bic.w	r2, r2, #1
 800d624:	601a      	str	r2, [r3, #0]
}
 800d626:	4770      	bx	lr
 800d628:	2000cf08 	.word	0x2000cf08
 800d62c:	40000800 	.word	0x40000800

0800d630 <TIM_SamplingFreq_ARR_PSC_Reconfig>:
{
 800d630:	b470      	push	{r4, r5, r6}
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800d632:	4d08      	ldr	r5, [pc, #32]	; (800d654 <TIM_SamplingFreq_ARR_PSC_Reconfig+0x24>)
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800d634:	4e08      	ldr	r6, [pc, #32]	; (800d658 <TIM_SamplingFreq_ARR_PSC_Reconfig+0x28>)
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800d636:	6829      	ldr	r1, [r5, #0]
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800d638:	4a08      	ldr	r2, [pc, #32]	; (800d65c <TIM_SamplingFreq_ARR_PSC_Reconfig+0x2c>)
	uint16_t psc = (uint16_t)(arrPsc >> 16);
 800d63a:	0c04      	lsrs	r4, r0, #16
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800d63c:	1c63      	adds	r3, r4, #1
 800d63e:	b280      	uxth	r0, r0
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800d640:	60e8      	str	r0, [r5, #12]
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800d642:	fb00 3303 	mla	r3, r0, r3, r3
 800d646:	fbb2 f3f3 	udiv	r3, r2, r3
 800d64a:	6073      	str	r3, [r6, #4]
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800d64c:	62c8      	str	r0, [r1, #44]	; 0x2c
	__HAL_TIM_SET_PRESCALER(&htim1, psc);	
 800d64e:	628c      	str	r4, [r1, #40]	; 0x28
}
 800d650:	bc70      	pop	{r4, r5, r6}
 800d652:	4770      	bx	lr
 800d654:	2000d1e8 	.word	0x2000d1e8
 800d658:	20005438 	.word	0x20005438
 800d65c:	08954400 	.word	0x08954400

0800d660 <TIM_PostTrigger_SoftwareStart>:
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800d660:	4b04      	ldr	r3, [pc, #16]	; (800d674 <TIM_PostTrigger_SoftwareStart+0x14>)
	TIM4->CR1 |= TIM_CR1_CEN;
 800d662:	4a05      	ldr	r2, [pc, #20]	; (800d678 <TIM_PostTrigger_SoftwareStart+0x18>)
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	2100      	movs	r1, #0
 800d668:	6259      	str	r1, [r3, #36]	; 0x24
	TIM4->CR1 |= TIM_CR1_CEN;
 800d66a:	6813      	ldr	r3, [r2, #0]
 800d66c:	f043 0301 	orr.w	r3, r3, #1
 800d670:	6013      	str	r3, [r2, #0]
}
 800d672:	4770      	bx	lr
 800d674:	2000cf08 	.word	0x2000cf08
 800d678:	40000800 	.word	0x40000800

0800d67c <GPIO_EnableTrigger>:
{
 800d67c:	b530      	push	{r4, r5, lr}
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800d67e:	2017      	movs	r0, #23
{
 800d680:	b087      	sub	sp, #28
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800d682:	f7f8 fb97 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800d686:	2028      	movs	r0, #40	; 0x28
 800d688:	f7f8 fb94 	bl	8005db4 <HAL_NVIC_DisableIRQ>
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 800d68c:	4a28      	ldr	r2, [pc, #160]	; (800d730 <GPIO_EnableTrigger+0xb4>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800d68e:	4829      	ldr	r0, [pc, #164]	; (800d734 <GPIO_EnableTrigger+0xb8>)
	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800d690:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 800d694:	9301      	str	r3, [sp, #4]
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 800d696:	6813      	ldr	r3, [r2, #0]
 800d698:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800d69c:	6013      	str	r3, [r2, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800d69e:	a901      	add	r1, sp, #4
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800d6a0:	2201      	movs	r2, #1
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800d6a2:	2303      	movs	r3, #3
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 800d6a4:	2500      	movs	r5, #0
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800d6a6:	e9cd 5202 	strd	r5, r2, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800d6aa:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800d6ac:	f7f8 feca 	bl	8006444 <HAL_GPIO_Init>
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 800d6b0:	4a21      	ldr	r2, [pc, #132]	; (800d738 <GPIO_EnableTrigger+0xbc>)
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800d6b2:	4b22      	ldr	r3, [pc, #136]	; (800d73c <GPIO_EnableTrigger+0xc0>)
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 800d6b4:	7d90      	ldrb	r0, [r2, #22]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800d6b6:	4922      	ldr	r1, [pc, #136]	; (800d740 <GPIO_EnableTrigger+0xc4>)
	switch(logAnlys.trigConfig){
 800d6b8:	7d52      	ldrb	r2, [r2, #21]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800d6ba:	2801      	cmp	r0, #1
 800d6bc:	bf18      	it	ne
 800d6be:	460b      	movne	r3, r1
 800d6c0:	9302      	str	r3, [sp, #8]
	switch(logAnlys.trigConfig){
 800d6c2:	2a07      	cmp	r2, #7
 800d6c4:	d809      	bhi.n	800d6da <GPIO_EnableTrigger+0x5e>
 800d6c6:	e8df f002 	tbb	[pc, r2]
 800d6ca:	1511      	.short	0x1511
 800d6cc:	28231e19 	.word	0x28231e19
 800d6d0:	042d      	.short	0x042d
			GPIO_InitStructure.Pin = GPIO_PIN_13;
 800d6d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d6d6:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI15_10_IRQn;
 800d6d8:	2428      	movs	r4, #40	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800d6da:	a901      	add	r1, sp, #4
 800d6dc:	4815      	ldr	r0, [pc, #84]	; (800d734 <GPIO_EnableTrigger+0xb8>)
 800d6de:	f7f8 feb1 	bl	8006444 <HAL_GPIO_Init>
  HAL_NVIC_EnableIRQ(ExtiLine);
 800d6e2:	4620      	mov	r0, r4
 800d6e4:	f7f8 fb5a 	bl	8005d9c <HAL_NVIC_EnableIRQ>
}
 800d6e8:	b007      	add	sp, #28
 800d6ea:	bd30      	pop	{r4, r5, pc}
			GPIO_InitStructure.Pin = GPIO_PIN_6;
 800d6ec:	2340      	movs	r3, #64	; 0x40
 800d6ee:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI9_5_IRQn;
 800d6f0:	2417      	movs	r4, #23
			break;
 800d6f2:	e7f2      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
			GPIO_InitStructure.Pin = GPIO_PIN_7;
 800d6f4:	2380      	movs	r3, #128	; 0x80
 800d6f6:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI9_5_IRQn;
 800d6f8:	2417      	movs	r4, #23
			break;
 800d6fa:	e7ee      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
			GPIO_InitStructure.Pin = GPIO_PIN_8;
 800d6fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d700:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI9_5_IRQn;
 800d702:	2417      	movs	r4, #23
			break;
 800d704:	e7e9      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
			GPIO_InitStructure.Pin = GPIO_PIN_9;
 800d706:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d70a:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI9_5_IRQn;
 800d70c:	2417      	movs	r4, #23
			break;
 800d70e:	e7e4      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
			GPIO_InitStructure.Pin = GPIO_PIN_10;
 800d710:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d714:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI15_10_IRQn;
 800d716:	2428      	movs	r4, #40	; 0x28
			break;
 800d718:	e7df      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
			GPIO_InitStructure.Pin = GPIO_PIN_11;
 800d71a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d71e:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI15_10_IRQn;
 800d720:	2428      	movs	r4, #40	; 0x28
			break;
 800d722:	e7da      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
			GPIO_InitStructure.Pin = GPIO_PIN_12;
 800d724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d728:	9301      	str	r3, [sp, #4]
			ExtiLine = EXTI15_10_IRQn;
 800d72a:	2428      	movs	r4, #40	; 0x28
			break;
 800d72c:	e7d5      	b.n	800d6da <GPIO_EnableTrigger+0x5e>
 800d72e:	bf00      	nop
 800d730:	40010400 	.word	0x40010400
 800d734:	48000400 	.word	0x48000400
 800d738:	20005438 	.word	0x20005438
 800d73c:	10210000 	.word	0x10210000
 800d740:	10110000 	.word	0x10110000

0800d744 <COUNTER_PeriodElapsedCallback>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d744:	6803      	ldr	r3, [r0, #0]
 800d746:	691a      	ldr	r2, [r3, #16]
 800d748:	07d1      	lsls	r1, r2, #31
 800d74a:	d502      	bpl.n	800d752 <COUNTER_PeriodElapsedCallback+0xe>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800d74c:	68da      	ldr	r2, [r3, #12]
 800d74e:	07d2      	lsls	r2, r2, #31
 800d750:	d400      	bmi.n	800d754 <COUNTER_PeriodElapsedCallback+0x10>
}
 800d752:	4770      	bx	lr
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d754:	f06f 0201 	mvn.w	r2, #1
 800d758:	611a      	str	r2, [r3, #16]
      counterPeriodElapsedCallback(htim);
 800d75a:	f7f5 bfa3 	b.w	80036a4 <counterPeriodElapsedCallback>
 800d75e:	bf00      	nop

0800d760 <TIM_counter_etr_init>:
void TIM_counter_etr_init(void){	
 800d760:	b570      	push	{r4, r5, r6, lr}
	htim4.State = HAL_TIM_STATE_RESET;
 800d762:	492d      	ldr	r1, [pc, #180]	; (800d818 <TIM_counter_etr_init+0xb8>)
	htim2.State = HAL_TIM_STATE_RESET;	
 800d764:	4e2d      	ldr	r6, [pc, #180]	; (800d81c <TIM_counter_etr_init+0xbc>)
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d766:	4a2e      	ldr	r2, [pc, #184]	; (800d820 <TIM_counter_etr_init+0xc0>)
	htim4.State = HAL_TIM_STATE_RESET;
 800d768:	2300      	movs	r3, #0
 800d76a:	f881 303d 	strb.w	r3, [r1, #61]	; 0x3d
	htim2.State = HAL_TIM_STATE_RESET;	
 800d76e:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d772:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d774:	01db      	lsls	r3, r3, #7
void TIM_counter_etr_init(void){	
 800d776:	b08c      	sub	sp, #48	; 0x30
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800d778:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d77c:	d446      	bmi.n	800d80c <TIM_counter_etr_init+0xac>
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2); 
 800d77e:	f7f9 fd69 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d782:	4b28      	ldr	r3, [pc, #160]	; (800d824 <TIM_counter_etr_init+0xc4>)
 800d784:	6018      	str	r0, [r3, #0]
	MX_TIM4_Init();	
 800d786:	f7fe fbcf 	bl	800bf28 <MX_TIM4_Init>
  htim2.Instance = TIM2;
 800d78a:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 800d78e:	2400      	movs	r4, #0
  htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800d790:	f04f 33ff 	mov.w	r3, #4294967295
  HAL_TIM_Base_Init(&htim2);
 800d794:	4821      	ldr	r0, [pc, #132]	; (800d81c <TIM_counter_etr_init+0xbc>)
  htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800d796:	60f3      	str	r3, [r6, #12]
  htim2.Init.Prescaler = 0;
 800d798:	e9c6 5400 	strd	r5, r4, [r6]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d79c:	60b4      	str	r4, [r6, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d79e:	6134      	str	r4, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d7a0:	61b4      	str	r4, [r6, #24]
  HAL_TIM_Base_Init(&htim2);
 800d7a2:	f7f9 ff21 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;	
 800d7a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800d7aa:	a903      	add	r1, sp, #12
 800d7ac:	481b      	ldr	r0, [pc, #108]	; (800d81c <TIM_counter_etr_init+0xbc>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;	
 800d7ae:	9303      	str	r3, [sp, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800d7b0:	e9cd 4404 	strd	r4, r4, [sp, #16]
  sClockSourceConfig.ClockFilter = 0;
 800d7b4:	9406      	str	r4, [sp, #24]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800d7b6:	f7fa fbd3 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800d7ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800d7be:	2330      	movs	r3, #48	; 0x30
  HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800d7c0:	a907      	add	r1, sp, #28
 800d7c2:	4816      	ldr	r0, [pc, #88]	; (800d81c <TIM_counter_etr_init+0xbc>)
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800d7c4:	e9cd 2307 	strd	r2, r3, [sp, #28]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800d7c8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800d7cc:	f7fa fc92 	bl	80080f4 <HAL_TIM_SlaveConfigSynchronization>
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800d7d0:	4669      	mov	r1, sp
 800d7d2:	4812      	ldr	r0, [pc, #72]	; (800d81c <TIM_counter_etr_init+0xbc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d7d4:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d7d6:	9402      	str	r4, [sp, #8]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800d7d8:	f7fb f800 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
	TIM2 -> CCMR1 &= ~TIM_CCMR1_CC1S;
 800d7dc:	69ab      	ldr	r3, [r5, #24]
 800d7de:	f023 0303 	bic.w	r3, r3, #3
 800d7e2:	61ab      	str	r3, [r5, #24]
	TIM2 -> CCMR1 &= ~TIM_CCMR1_CC2S;
 800d7e4:	69ab      	ldr	r3, [r5, #24]
 800d7e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d7ea:	61ab      	str	r3, [r5, #24]
	TIM2 -> DIER  |= TIM_DIER_UDE;					/* __HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE); */			
 800d7ec:	68eb      	ldr	r3, [r5, #12]
 800d7ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7f2:	60eb      	str	r3, [r5, #12]
	TIM2 -> CCMR1 |= TIM_CCMR1_CC1S;  			/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC	*/																		 
 800d7f4:	69ab      	ldr	r3, [r5, #24]
 800d7f6:	f043 0303 	orr.w	r3, r3, #3
 800d7fa:	61ab      	str	r3, [r5, #24]
	tim4clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 800d7fc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800d800:	f7f9 fd28 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d804:	4b08      	ldr	r3, [pc, #32]	; (800d828 <TIM_counter_etr_init+0xc8>)
 800d806:	6018      	str	r0, [r3, #0]
}
 800d808:	b00c      	add	sp, #48	; 0x30
 800d80a:	bd70      	pop	{r4, r5, r6, pc}
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800d80c:	f7f9 fd22 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d810:	4b04      	ldr	r3, [pc, #16]	; (800d824 <TIM_counter_etr_init+0xc4>)
 800d812:	0040      	lsls	r0, r0, #1
 800d814:	6018      	str	r0, [r3, #0]
 800d816:	e7b6      	b.n	800d786 <TIM_counter_etr_init+0x26>
 800d818:	2000cf08 	.word	0x2000cf08
 800d81c:	2000d26c 	.word	0x2000d26c
 800d820:	40021000 	.word	0x40021000
 800d824:	2000d2ec 	.word	0x2000d2ec
 800d828:	2000cfd0 	.word	0x2000cfd0

0800d82c <TIM_counter_ref_init>:
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800d82c:	4b32      	ldr	r3, [pc, #200]	; (800d8f8 <TIM_counter_ref_init+0xcc>)
	htim4.State = HAL_TIM_STATE_RESET;
 800d82e:	4833      	ldr	r0, [pc, #204]	; (800d8fc <TIM_counter_ref_init+0xd0>)
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800d830:	691a      	ldr	r2, [r3, #16]
 800d832:	f042 0201 	orr.w	r2, r2, #1
void TIM_counter_ref_init(void){	
 800d836:	b570      	push	{r4, r5, r6, lr}
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800d838:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;	
 800d83a:	691a      	ldr	r2, [r3, #16]
	htim2.State = HAL_TIM_STATE_RESET;		
 800d83c:	4e30      	ldr	r6, [pc, #192]	; (800d900 <TIM_counter_ref_init+0xd4>)
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;	
 800d83e:	f022 0201 	bic.w	r2, r2, #1
 800d842:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM4RST;
 800d844:	691a      	ldr	r2, [r3, #16]
 800d846:	f042 0204 	orr.w	r2, r2, #4
 800d84a:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM4RST;		
 800d84c:	691a      	ldr	r2, [r3, #16]
	htim4.State = HAL_TIM_STATE_RESET;
 800d84e:	2100      	movs	r1, #0
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM4RST;		
 800d850:	f022 0204 	bic.w	r2, r2, #4
 800d854:	611a      	str	r2, [r3, #16]
	htim4.State = HAL_TIM_STATE_RESET;
 800d856:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
	htim2.State = HAL_TIM_STATE_RESET;		
 800d85a:	f886 103d 	strb.w	r1, [r6, #61]	; 0x3d
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d85e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d860:	01db      	lsls	r3, r3, #7
void TIM_counter_ref_init(void){	
 800d862:	b08c      	sub	sp, #48	; 0x30
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800d864:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d868:	d440      	bmi.n	800d8ec <TIM_counter_ref_init+0xc0>
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2); 
 800d86a:	f7f9 fcf3 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d86e:	4b25      	ldr	r3, [pc, #148]	; (800d904 <TIM_counter_ref_init+0xd8>)
 800d870:	6018      	str	r0, [r3, #0]
	MX_TIM4_Init();
 800d872:	f7fe fb59 	bl	800bf28 <MX_TIM4_Init>
  htim2.Instance = TIM2;
 800d876:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 800d87a:	2400      	movs	r4, #0
  htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800d87c:	f04f 33ff 	mov.w	r3, #4294967295
  HAL_TIM_Base_Init(&htim2);
 800d880:	481f      	ldr	r0, [pc, #124]	; (800d900 <TIM_counter_ref_init+0xd4>)
  htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800d882:	60f3      	str	r3, [r6, #12]
  htim2.Init.Prescaler = 0;
 800d884:	e9c6 5400 	strd	r5, r4, [r6]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d888:	60b4      	str	r4, [r6, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d88a:	6134      	str	r4, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d88c:	61b4      	str	r4, [r6, #24]
  HAL_TIM_Base_Init(&htim2);
 800d88e:	f7f9 feab 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;	
 800d892:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800d896:	a903      	add	r1, sp, #12
 800d898:	4819      	ldr	r0, [pc, #100]	; (800d900 <TIM_counter_ref_init+0xd4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;	
 800d89a:	9303      	str	r3, [sp, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800d89c:	e9cd 4404 	strd	r4, r4, [sp, #16]
  sClockSourceConfig.ClockFilter = 0;
 800d8a0:	9406      	str	r4, [sp, #24]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800d8a2:	f7fa fb5d 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800d8a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800d8aa:	2330      	movs	r3, #48	; 0x30
  HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800d8ac:	a907      	add	r1, sp, #28
 800d8ae:	4814      	ldr	r0, [pc, #80]	; (800d900 <TIM_counter_ref_init+0xd4>)
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800d8b0:	e9cd 2307 	strd	r2, r3, [sp, #28]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800d8b4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800d8b8:	f7fa fc1c 	bl	80080f4 <HAL_TIM_SlaveConfigSynchronization>
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800d8bc:	4669      	mov	r1, sp
 800d8be:	4810      	ldr	r0, [pc, #64]	; (800d900 <TIM_counter_ref_init+0xd4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d8c0:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d8c2:	9402      	str	r4, [sp, #8]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800d8c4:	f7fa ff8a 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
	TIM2 -> CCMR1 &= ~TIM_CCMR1_CC1S;
 800d8c8:	69ab      	ldr	r3, [r5, #24]
 800d8ca:	f023 0303 	bic.w	r3, r3, #3
 800d8ce:	61ab      	str	r3, [r5, #24]
	TIM2 -> CCMR1 &= ~TIM_CCMR1_CC2S;
 800d8d0:	69ab      	ldr	r3, [r5, #24]
 800d8d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d8d6:	61ab      	str	r3, [r5, #24]
	TIM2 -> DIER  |= TIM_DIER_UDE;					/* __HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE); */			
 800d8d8:	68eb      	ldr	r3, [r5, #12]
 800d8da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d8de:	60eb      	str	r3, [r5, #12]
	TIM2 -> CCMR1 |= TIM_CCMR1_CC1S;  			/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC	*/																		 
 800d8e0:	69ab      	ldr	r3, [r5, #24]
 800d8e2:	f043 0303 	orr.w	r3, r3, #3
 800d8e6:	61ab      	str	r3, [r5, #24]
}
 800d8e8:	b00c      	add	sp, #48	; 0x30
 800d8ea:	bd70      	pop	{r4, r5, r6, pc}
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800d8ec:	f7f9 fcb2 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d8f0:	4b04      	ldr	r3, [pc, #16]	; (800d904 <TIM_counter_ref_init+0xd8>)
 800d8f2:	0040      	lsls	r0, r0, #1
 800d8f4:	6018      	str	r0, [r3, #0]
 800d8f6:	e7bc      	b.n	800d872 <TIM_counter_ref_init+0x46>
 800d8f8:	40021000 	.word	0x40021000
 800d8fc:	2000cf08 	.word	0x2000cf08
 800d900:	2000d26c 	.word	0x2000d26c
 800d904:	2000d2ec 	.word	0x2000d2ec

0800d908 <TIM_counter_ic_init>:
void TIM_counter_ic_init(void){	
 800d908:	b570      	push	{r4, r5, r6, lr}
	htim4.State = HAL_TIM_STATE_RESET;
 800d90a:	4931      	ldr	r1, [pc, #196]	; (800d9d0 <TIM_counter_ic_init+0xc8>)
	htim2.State = HAL_TIM_STATE_RESET;	
 800d90c:	4e31      	ldr	r6, [pc, #196]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d90e:	4a32      	ldr	r2, [pc, #200]	; (800d9d8 <TIM_counter_ic_init+0xd0>)
	htim4.State = HAL_TIM_STATE_RESET;
 800d910:	2300      	movs	r3, #0
 800d912:	f881 303d 	strb.w	r3, [r1, #61]	; 0x3d
	htim2.State = HAL_TIM_STATE_RESET;	
 800d916:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d91a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d91c:	01db      	lsls	r3, r3, #7
void TIM_counter_ic_init(void){	
 800d91e:	b08c      	sub	sp, #48	; 0x30
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800d920:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800d924:	d44e      	bmi.n	800d9c4 <TIM_counter_ic_init+0xbc>
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2); 
 800d926:	f7f9 fc95 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d92a:	4b2c      	ldr	r3, [pc, #176]	; (800d9dc <TIM_counter_ic_init+0xd4>)
 800d92c:	6018      	str	r0, [r3, #0]
  htim2.Instance = TIM2;
 800d92e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	MX_TIM4_Init();
 800d932:	f7fe faf9 	bl	800bf28 <MX_TIM4_Init>
  htim2.Init.Prescaler = 0;
 800d936:	2500      	movs	r5, #0
  htim2.Init.Period = 0xFFFFFFFF;
 800d938:	f04f 32ff 	mov.w	r2, #4294967295
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d93c:	2380      	movs	r3, #128	; 0x80
  HAL_TIM_Base_Init(&htim2);
 800d93e:	4825      	ldr	r0, [pc, #148]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d940:	61b3      	str	r3, [r6, #24]
  htim2.Init.Period = 0xFFFFFFFF;
 800d942:	e9c6 2503 	strd	r2, r5, [r6, #12]
  htim2.Init.Prescaler = 0;
 800d946:	e9c6 4500 	strd	r4, r5, [r6]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d94a:	60b5      	str	r5, [r6, #8]
  HAL_TIM_Base_Init(&htim2);
 800d94c:	f7f9 fe4c 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d950:	a90c      	add	r1, sp, #48	; 0x30
 800d952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d956:	f841 3d20 	str.w	r3, [r1, #-32]!
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800d95a:	481e      	ldr	r0, [pc, #120]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
 800d95c:	f7fa fb00 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  HAL_TIM_IC_Init(&htim2);
 800d960:	481c      	ldr	r0, [pc, #112]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
 800d962:	f7fa f8f7 	bl	8007b54 <HAL_TIM_IC_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800d966:	a901      	add	r1, sp, #4
 800d968:	481a      	ldr	r0, [pc, #104]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d96a:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d96c:	9503      	str	r5, [sp, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800d96e:	f7fa ff35 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800d972:	2301      	movs	r3, #1
  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800d974:	462a      	mov	r2, r5
 800d976:	a908      	add	r1, sp, #32
 800d978:	4816      	ldr	r0, [pc, #88]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800d97a:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800d97c:	9508      	str	r5, [sp, #32]
  sConfigIC.ICFilter = 0;	
 800d97e:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800d982:	f7fa fa2b 	bl	8007ddc <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800d986:	a908      	add	r1, sp, #32
 800d988:	2204      	movs	r2, #4
 800d98a:	4812      	ldr	r0, [pc, #72]	; (800d9d4 <TIM_counter_ic_init+0xcc>)
 800d98c:	f7fa fa26 	bl	8007ddc <HAL_TIM_IC_ConfigChannel>
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;  	/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TI1	*/
 800d990:	69a3      	ldr	r3, [r4, #24]
 800d992:	f043 0301 	orr.w	r3, r3, #1
 800d996:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;		/* IC2 is mapped on TI2 */		
 800d998:	69a3      	ldr	r3, [r4, #24]
 800d99a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d99e:	61a3      	str	r3, [r4, #24]
	TIM2->CCER |= TIM_CCER_CC1E;				/* CC1 channel configured as input: This bit determines if a capture of the counter value can
 800d9a0:	6a23      	ldr	r3, [r4, #32]
 800d9a2:	f043 0301 	orr.w	r3, r3, #1
 800d9a6:	6223      	str	r3, [r4, #32]
	TIM2->CCER |= TIM_CCER_CC2E;		
 800d9a8:	6a23      	ldr	r3, [r4, #32]
 800d9aa:	f043 0310 	orr.w	r3, r3, #16
 800d9ae:	6223      	str	r3, [r4, #32]
	TIM2->DIER |= TIM_DIER_CC1DE;				/* Capture/Compare 1 DMA request */
 800d9b0:	68e3      	ldr	r3, [r4, #12]
 800d9b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d9b6:	60e3      	str	r3, [r4, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;				/* Capture/Compare 1 DMA request */
 800d9b8:	68e3      	ldr	r3, [r4, #12]
 800d9ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d9be:	60e3      	str	r3, [r4, #12]
}
 800d9c0:	b00c      	add	sp, #48	; 0x30
 800d9c2:	bd70      	pop	{r4, r5, r6, pc}
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800d9c4:	f7f9 fc46 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800d9c8:	4b04      	ldr	r3, [pc, #16]	; (800d9dc <TIM_counter_ic_init+0xd4>)
 800d9ca:	0040      	lsls	r0, r0, #1
 800d9cc:	6018      	str	r0, [r3, #0]
 800d9ce:	e7ae      	b.n	800d92e <TIM_counter_ic_init+0x26>
 800d9d0:	2000cf08 	.word	0x2000cf08
 800d9d4:	2000d26c 	.word	0x2000d26c
 800d9d8:	40021000 	.word	0x40021000
 800d9dc:	2000d2ec 	.word	0x2000d2ec

0800d9e0 <TIM_counter_ti_init>:
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800d9e0:	4b50      	ldr	r3, [pc, #320]	; (800db24 <TIM_counter_ti_init+0x144>)
	htim4.State = HAL_TIM_STATE_RESET;
 800d9e2:	4851      	ldr	r0, [pc, #324]	; (800db28 <TIM_counter_ti_init+0x148>)
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800d9e4:	691a      	ldr	r2, [r3, #16]
 800d9e6:	f042 0201 	orr.w	r2, r2, #1
void TIM_counter_ti_init(void){
 800d9ea:	b570      	push	{r4, r5, r6, lr}
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800d9ec:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;	
 800d9ee:	691a      	ldr	r2, [r3, #16]
	htim2.State = HAL_TIM_STATE_RESET;		
 800d9f0:	4e4e      	ldr	r6, [pc, #312]	; (800db2c <TIM_counter_ti_init+0x14c>)
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;	
 800d9f2:	f022 0201 	bic.w	r2, r2, #1
 800d9f6:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM4RST;
 800d9f8:	691a      	ldr	r2, [r3, #16]
 800d9fa:	f042 0204 	orr.w	r2, r2, #4
 800d9fe:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM4RST;	
 800da00:	691a      	ldr	r2, [r3, #16]
	htim4.State = HAL_TIM_STATE_RESET;
 800da02:	2100      	movs	r1, #0
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM4RST;	
 800da04:	f022 0204 	bic.w	r2, r2, #4
 800da08:	611a      	str	r2, [r3, #16]
	htim4.State = HAL_TIM_STATE_RESET;
 800da0a:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
	htim2.State = HAL_TIM_STATE_RESET;		
 800da0e:	f886 103d 	strb.w	r1, [r6, #61]	; 0x3d
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800da12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da14:	01db      	lsls	r3, r3, #7
void TIM_counter_ti_init(void){
 800da16:	b08c      	sub	sp, #48	; 0x30
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800da18:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if ((RCC->CFGR3&RCC_TIM2CLK_PLLCLK) == RCC_TIM2CLK_PLLCLK){
 800da1c:	d47c      	bmi.n	800db18 <TIM_counter_ti_init+0x138>
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2); 
 800da1e:	f7f9 fc19 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800da22:	4b43      	ldr	r3, [pc, #268]	; (800db30 <TIM_counter_ti_init+0x150>)
 800da24:	6018      	str	r0, [r3, #0]
  htim2.Instance = TIM2;
 800da26:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 800da2a:	2500      	movs	r5, #0
	MX_TIM4_Init();	
 800da2c:	f7fe fa7c 	bl	800bf28 <MX_TIM4_Init>
  htim2.Init.Period = 0xFFFFFFFF;
 800da30:	f04f 32ff 	mov.w	r2, #4294967295
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800da34:	2380      	movs	r3, #128	; 0x80
  HAL_TIM_Base_Init(&htim2);
 800da36:	483d      	ldr	r0, [pc, #244]	; (800db2c <TIM_counter_ti_init+0x14c>)
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800da38:	61b3      	str	r3, [r6, #24]
  htim2.Init.Period = 0xFFFFFFFF;
 800da3a:	e9c6 2503 	strd	r2, r5, [r6, #12]
  htim2.Init.Prescaler = 0;
 800da3e:	e9c6 4500 	strd	r4, r5, [r6]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800da42:	60b5      	str	r5, [r6, #8]
  HAL_TIM_Base_Init(&htim2);
 800da44:	f7f9 fdd0 	bl	80075e8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800da48:	a90c      	add	r1, sp, #48	; 0x30
 800da4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800da4e:	f841 3d20 	str.w	r3, [r1, #-32]!
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800da52:	4836      	ldr	r0, [pc, #216]	; (800db2c <TIM_counter_ti_init+0x14c>)
 800da54:	f7fa fa84 	bl	8007f60 <HAL_TIM_ConfigClockSource>
  HAL_TIM_IC_Init(&htim2);
 800da58:	4834      	ldr	r0, [pc, #208]	; (800db2c <TIM_counter_ti_init+0x14c>)
 800da5a:	f7fa f87b 	bl	8007b54 <HAL_TIM_IC_Init>
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800da5e:	a901      	add	r1, sp, #4
 800da60:	4832      	ldr	r0, [pc, #200]	; (800db2c <TIM_counter_ti_init+0x14c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800da62:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800da64:	9503      	str	r5, [sp, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800da66:	f7fa feb9 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800da6a:	2301      	movs	r3, #1
  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800da6c:	462a      	mov	r2, r5
 800da6e:	a908      	add	r1, sp, #32
 800da70:	482e      	ldr	r0, [pc, #184]	; (800db2c <TIM_counter_ti_init+0x14c>)
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800da72:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800da74:	9508      	str	r5, [sp, #32]
  sConfigIC.ICFilter = 0;	
 800da76:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800da7a:	f7fa f9af 	bl	8007ddc <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800da7e:	a908      	add	r1, sp, #32
 800da80:	2204      	movs	r2, #4
 800da82:	482a      	ldr	r0, [pc, #168]	; (800db2c <TIM_counter_ti_init+0x14c>)
 800da84:	f7fa f9aa 	bl	8007ddc <HAL_TIM_IC_ConfigChannel>
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;  	/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TI1	*/
 800da88:	69a3      	ldr	r3, [r4, #24]
	HAL_TIM_Base_Stop_IT(&htim4);	
 800da8a:	4827      	ldr	r0, [pc, #156]	; (800db28 <TIM_counter_ti_init+0x148>)
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;  	/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TI1	*/
 800da8c:	f043 0301 	orr.w	r3, r3, #1
 800da90:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;		/* IC2 is mapped on TI2 */		
 800da92:	69a3      	ldr	r3, [r4, #24]
 800da94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800da98:	61a3      	str	r3, [r4, #24]
	TIM2->CCER |= TIM_CCER_CC1E;				/* CC1 channel configured as input: This bit determines if a capture of the counter value can
 800da9a:	6a23      	ldr	r3, [r4, #32]
 800da9c:	f043 0301 	orr.w	r3, r3, #1
 800daa0:	6223      	str	r3, [r4, #32]
	TIM2->CCER |= TIM_CCER_CC2E;		
 800daa2:	6a23      	ldr	r3, [r4, #32]
 800daa4:	f043 0310 	orr.w	r3, r3, #16
 800daa8:	6223      	str	r3, [r4, #32]
	TIM2->DIER |= TIM_DIER_CC1DE;				/* Capture/Compare 1 DMA request */
 800daaa:	68e3      	ldr	r3, [r4, #12]
 800daac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dab0:	60e3      	str	r3, [r4, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;				/* Capture/Compare 1 DMA request */
 800dab2:	68e3      	ldr	r3, [r4, #12]
 800dab4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dab8:	60e3      	str	r3, [r4, #12]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 800daba:	6823      	ldr	r3, [r4, #0]
 800dabc:	f023 0301 	bic.w	r3, r3, #1
 800dac0:	6023      	str	r3, [r4, #0]
	HAL_TIM_Base_Stop_IT(&htim4);	
 800dac2:	f7f9 fe7d 	bl	80077c0 <HAL_TIM_Base_Stop_IT>
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800dac6:	6a23      	ldr	r3, [r4, #32]
	counter.bin = BIN0;	
 800dac8:	4a1a      	ldr	r2, [pc, #104]	; (800db34 <TIM_counter_ti_init+0x154>)
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800daca:	f023 0301 	bic.w	r3, r3, #1
 800dace:	6223      	str	r3, [r4, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E; 		
 800dad0:	6a23      	ldr	r3, [r4, #32]
 800dad2:	f023 0310 	bic.w	r3, r3, #16
 800dad6:	6223      	str	r3, [r4, #32]
	TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;		
 800dad8:	69a3      	ldr	r3, [r4, #24]
 800dada:	f023 030c 	bic.w	r3, r3, #12
 800dade:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;		
 800dae0:	69a3      	ldr	r3, [r4, #24]
 800dae2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800dae6:	61a3      	str	r3, [r4, #24]
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800dae8:	68a3      	ldr	r3, [r4, #8]
 800daea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800daee:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;			
 800daf0:	68a3      	ldr	r3, [r4, #8]
 800daf2:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800daf6:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800daf8:	68a3      	ldr	r3, [r4, #8]
 800dafa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dafe:	f023 0307 	bic.w	r3, r3, #7
 800db02:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_3;
 800db04:	68a3      	ldr	r3, [r4, #8]
 800db06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800db0a:	60a3      	str	r3, [r4, #8]
	counter.bin = BIN0;	
 800db0c:	f882 53c1 	strb.w	r5, [r2, #961]	; 0x3c1
	counter.abba = BIN0;	
 800db10:	f882 53c2 	strb.w	r5, [r2, #962]	; 0x3c2
}
 800db14:	b00c      	add	sp, #48	; 0x30
 800db16:	bd70      	pop	{r4, r5, r6, pc}
		tim2clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2; 
 800db18:	f7f9 fb9c 	bl	8007254 <HAL_RCCEx_GetPeriphCLKFreq>
 800db1c:	4b04      	ldr	r3, [pc, #16]	; (800db30 <TIM_counter_ti_init+0x150>)
 800db1e:	0040      	lsls	r0, r0, #1
 800db20:	6018      	str	r0, [r3, #0]
 800db22:	e780      	b.n	800da26 <TIM_counter_ti_init+0x46>
 800db24:	40021000 	.word	0x40021000
 800db28:	2000cf08 	.word	0x2000cf08
 800db2c:	2000d26c 	.word	0x2000d26c
 800db30:	2000d2ec 	.word	0x2000d2ec
 800db34:	20004868 	.word	0x20004868

0800db38 <TIM_etr_deinit>:
void TIM_etr_deinit(void){
 800db38:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim2);	
 800db3a:	4804      	ldr	r0, [pc, #16]	; (800db4c <TIM_etr_deinit+0x14>)
 800db3c:	f7f9 fdee 	bl	800771c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);		
 800db40:	4803      	ldr	r0, [pc, #12]	; (800db50 <TIM_etr_deinit+0x18>)
}
 800db42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_DeInit(&htim4);		
 800db46:	f7f9 bde9 	b.w	800771c <HAL_TIM_Base_DeInit>
 800db4a:	bf00      	nop
 800db4c:	2000d26c 	.word	0x2000d26c
 800db50:	2000cf08 	.word	0x2000cf08

0800db54 <TIM_ref_deinit>:
 800db54:	b508      	push	{r3, lr}
 800db56:	4804      	ldr	r0, [pc, #16]	; (800db68 <TIM_ref_deinit+0x14>)
 800db58:	f7f9 fde0 	bl	800771c <HAL_TIM_Base_DeInit>
 800db5c:	4803      	ldr	r0, [pc, #12]	; (800db6c <TIM_ref_deinit+0x18>)
 800db5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800db62:	f7f9 bddb 	b.w	800771c <HAL_TIM_Base_DeInit>
 800db66:	bf00      	nop
 800db68:	2000d26c 	.word	0x2000d26c
 800db6c:	2000cf08 	.word	0x2000cf08

0800db70 <TIM_ic_deinit>:
 800db70:	b508      	push	{r3, lr}
 800db72:	4804      	ldr	r0, [pc, #16]	; (800db84 <TIM_ic_deinit+0x14>)
 800db74:	f7f9 fdd2 	bl	800771c <HAL_TIM_Base_DeInit>
 800db78:	4803      	ldr	r0, [pc, #12]	; (800db88 <TIM_ic_deinit+0x18>)
 800db7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800db7e:	f7f9 bdcd 	b.w	800771c <HAL_TIM_Base_DeInit>
 800db82:	bf00      	nop
 800db84:	2000d26c 	.word	0x2000d26c
 800db88:	2000cf08 	.word	0x2000cf08

0800db8c <TIM_ti_deinit>:
void TIM_ti_deinit(void){
 800db8c:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim2);	
 800db8e:	4811      	ldr	r0, [pc, #68]	; (800dbd4 <TIM_ti_deinit+0x48>)
 800db90:	f7f9 fdc4 	bl	800771c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);		
 800db94:	4810      	ldr	r0, [pc, #64]	; (800dbd8 <TIM_ti_deinit+0x4c>)
 800db96:	f7f9 fdc1 	bl	800771c <HAL_TIM_Base_DeInit>
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800db9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800db9e:	6a1a      	ldr	r2, [r3, #32]
 800dba0:	f022 0201 	bic.w	r2, r2, #1
 800dba4:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E; 		
 800dba6:	6a1a      	ldr	r2, [r3, #32]
 800dba8:	f022 0210 	bic.w	r2, r2, #16
 800dbac:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);		
 800dbae:	6a1a      	ldr	r2, [r3, #32]
 800dbb0:	f022 020a 	bic.w	r2, r2, #10
 800dbb4:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);	
 800dbb6:	6a1a      	ldr	r2, [r3, #32]
 800dbb8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800dbbc:	621a      	str	r2, [r3, #32]
	TIM2->SMCR &= ~TIM_SMCR_TS;		
 800dbbe:	689a      	ldr	r2, [r3, #8]
 800dbc0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800dbc4:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;	
 800dbc6:	689a      	ldr	r2, [r3, #8]
 800dbc8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800dbcc:	f022 0207 	bic.w	r2, r2, #7
 800dbd0:	609a      	str	r2, [r3, #8]
}
 800dbd2:	bd08      	pop	{r3, pc}
 800dbd4:	2000d26c 	.word	0x2000d26c
 800dbd8:	2000cf08 	.word	0x2000cf08

0800dbdc <TIM_ETR_Start>:
{		
 800dbdc:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);			
 800dbde:	480f      	ldr	r0, [pc, #60]	; (800dc1c <TIM_ETR_Start+0x40>)
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&(TIM2->CCR1), (uint32_t)&counter.counterEtr.buffer, 1);
 800dbe0:	4c0f      	ldr	r4, [pc, #60]	; (800dc20 <TIM_ETR_Start+0x44>)
	HAL_TIM_Base_Start(&htim2);			
 800dbe2:	f7f9 fdb9 	bl	8007758 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim4);
 800dbe6:	480f      	ldr	r0, [pc, #60]	; (800dc24 <TIM_ETR_Start+0x48>)
 800dbe8:	f7f9 fdb6 	bl	8007758 <HAL_TIM_Base_Start>
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&(TIM2->CCR1), (uint32_t)&counter.counterEtr.buffer, 1);
 800dbec:	4622      	mov	r2, r4
 800dbee:	2301      	movs	r3, #1
 800dbf0:	490d      	ldr	r1, [pc, #52]	; (800dc28 <TIM_ETR_Start+0x4c>)
 800dbf2:	480e      	ldr	r0, [pc, #56]	; (800dc2c <TIM_ETR_Start+0x50>)
 800dbf4:	f7f8 fb02 	bl	80061fc <HAL_DMA_Start_IT>
	TIM2->DIER |= TIM_DIER_CC1DE;		
 800dbf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM4->EGR |= TIM_EGR_UG;
 800dbfc:	490c      	ldr	r1, [pc, #48]	; (800dc30 <TIM_ETR_Start+0x54>)
	TIM2->DIER |= TIM_DIER_CC1DE;		
 800dbfe:	68da      	ldr	r2, [r3, #12]
 800dc00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dc04:	60da      	str	r2, [r3, #12]
	TIM2->CCER |= TIM_CCER_CC1E;
 800dc06:	6a1a      	ldr	r2, [r3, #32]
 800dc08:	f042 0201 	orr.w	r2, r2, #1
 800dc0c:	621a      	str	r2, [r3, #32]
	TIM4->EGR |= TIM_EGR_UG;
 800dc0e:	694b      	ldr	r3, [r1, #20]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800dc10:	2200      	movs	r2, #0
	TIM4->EGR |= TIM_EGR_UG;
 800dc12:	f043 0301 	orr.w	r3, r3, #1
 800dc16:	614b      	str	r3, [r1, #20]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800dc18:	7562      	strb	r2, [r4, #21]
}
 800dc1a:	bd10      	pop	{r4, pc}
 800dc1c:	2000d26c 	.word	0x2000d26c
 800dc20:	20004c0c 	.word	0x20004c0c
 800dc24:	2000cf08 	.word	0x2000cf08
 800dc28:	40000034 	.word	0x40000034
 800dc2c:	2000cf8c 	.word	0x2000cf8c
 800dc30:	40000800 	.word	0x40000800

0800dc34 <TIM_ETR_Stop>:
{
 800dc34:	b508      	push	{r3, lr}
	HAL_DMA_Abort_IT(&hdma_tim2_up);	
 800dc36:	4808      	ldr	r0, [pc, #32]	; (800dc58 <TIM_ETR_Stop+0x24>)
 800dc38:	f7f8 fb3a 	bl	80062b0 <HAL_DMA_Abort_IT>
	TIM2->DIER &= ~TIM_DIER_CC1DE;	
 800dc3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	HAL_TIM_Base_Stop(&htim2);	
 800dc40:	4806      	ldr	r0, [pc, #24]	; (800dc5c <TIM_ETR_Stop+0x28>)
	TIM2->DIER &= ~TIM_DIER_CC1DE;	
 800dc42:	68d3      	ldr	r3, [r2, #12]
 800dc44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dc48:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Stop(&htim2);	
 800dc4a:	f7f9 fd95 	bl	8007778 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim4);
 800dc4e:	4804      	ldr	r0, [pc, #16]	; (800dc60 <TIM_ETR_Stop+0x2c>)
}
 800dc50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim4);
 800dc54:	f7f9 bd90 	b.w	8007778 <HAL_TIM_Base_Stop>
 800dc58:	2000cf8c 	.word	0x2000cf8c
 800dc5c:	2000d26c 	.word	0x2000d26c
 800dc60:	2000cf08 	.word	0x2000cf08

0800dc64 <TIM_IC_Start>:
{
 800dc64:	b538      	push	{r3, r4, r5, lr}
	TIM2->DIER |= TIM_DIER_CC1DE;
 800dc66:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800dc6a:	4d13      	ldr	r5, [pc, #76]	; (800dcb8 <TIM_IC_Start+0x54>)
	TIM2->DIER |= TIM_DIER_CC1DE;
 800dc6c:	68e3      	ldr	r3, [r4, #12]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800dc6e:	4913      	ldr	r1, [pc, #76]	; (800dcbc <TIM_IC_Start+0x58>)
 800dc70:	4813      	ldr	r0, [pc, #76]	; (800dcc0 <TIM_IC_Start+0x5c>)
	TIM2->DIER |= TIM_DIER_CC1DE;
 800dc72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dc76:	60e3      	str	r3, [r4, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;
 800dc78:	68e3      	ldr	r3, [r4, #12]
 800dc7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dc7e:	60e3      	str	r3, [r4, #12]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800dc80:	88eb      	ldrh	r3, [r5, #6]
 800dc82:	f105 0210 	add.w	r2, r5, #16
 800dc86:	f7f8 fa87 	bl	8006198 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 800dc8a:	892b      	ldrh	r3, [r5, #8]
 800dc8c:	490d      	ldr	r1, [pc, #52]	; (800dcc4 <TIM_IC_Start+0x60>)
 800dc8e:	480e      	ldr	r0, [pc, #56]	; (800dcc8 <TIM_IC_Start+0x64>)
 800dc90:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 800dc94:	f7f8 fa80 	bl	8006198 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);	
 800dc98:	480c      	ldr	r0, [pc, #48]	; (800dccc <TIM_IC_Start+0x68>)
 800dc9a:	f7f9 fd5d 	bl	8007758 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);	
 800dc9e:	480c      	ldr	r0, [pc, #48]	; (800dcd0 <TIM_IC_Start+0x6c>)
 800dca0:	f7f9 fd82 	bl	80077a8 <HAL_TIM_Base_Start_IT>
	TIM2->CCER |= TIM_CCER_CC2E;
 800dca4:	6a23      	ldr	r3, [r4, #32]
 800dca6:	f043 0310 	orr.w	r3, r3, #16
 800dcaa:	6223      	str	r3, [r4, #32]
	TIM2->CCER |= TIM_CCER_CC1E;
 800dcac:	6a23      	ldr	r3, [r4, #32]
 800dcae:	f043 0301 	orr.w	r3, r3, #1
 800dcb2:	6223      	str	r3, [r4, #32]
}
 800dcb4:	bd38      	pop	{r3, r4, r5, pc}
 800dcb6:	bf00      	nop
 800dcb8:	20004868 	.word	0x20004868
 800dcbc:	40000034 	.word	0x40000034
 800dcc0:	2000ce84 	.word	0x2000ce84
 800dcc4:	40000038 	.word	0x40000038
 800dcc8:	2000d058 	.word	0x2000d058
 800dccc:	2000d26c 	.word	0x2000d26c
 800dcd0:	2000cf08 	.word	0x2000cf08

0800dcd4 <TIM_IC_Stop>:
{
 800dcd4:	b510      	push	{r4, lr}
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800dcd6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	HAL_DMA_Abort(&hdma_tim2_ch1);	
 800dcda:	480f      	ldr	r0, [pc, #60]	; (800dd18 <TIM_IC_Stop+0x44>)
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800dcdc:	6a23      	ldr	r3, [r4, #32]
 800dcde:	f023 0301 	bic.w	r3, r3, #1
 800dce2:	6223      	str	r3, [r4, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E; 	
 800dce4:	6a23      	ldr	r3, [r4, #32]
 800dce6:	f023 0310 	bic.w	r3, r3, #16
 800dcea:	6223      	str	r3, [r4, #32]
	HAL_DMA_Abort(&hdma_tim2_ch1);	
 800dcec:	f7f8 fac6 	bl	800627c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);		
 800dcf0:	480a      	ldr	r0, [pc, #40]	; (800dd1c <TIM_IC_Stop+0x48>)
 800dcf2:	f7f8 fac3 	bl	800627c <HAL_DMA_Abort>
	TIM2->DIER &= ~TIM_DIER_CC1DE;	
 800dcf6:	68e3      	ldr	r3, [r4, #12]
	HAL_TIM_Base_Stop_IT(&htim4);		
 800dcf8:	4809      	ldr	r0, [pc, #36]	; (800dd20 <TIM_IC_Stop+0x4c>)
	TIM2->DIER &= ~TIM_DIER_CC1DE;	
 800dcfa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dcfe:	60e3      	str	r3, [r4, #12]
	TIM2->DIER &= ~TIM_DIER_CC2DE;	
 800dd00:	68e3      	ldr	r3, [r4, #12]
 800dd02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dd06:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Stop_IT(&htim4);		
 800dd08:	f7f9 fd5a 	bl	80077c0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);	
 800dd0c:	4805      	ldr	r0, [pc, #20]	; (800dd24 <TIM_IC_Stop+0x50>)
}
 800dd0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop(&htim2);	
 800dd12:	f7f9 bd31 	b.w	8007778 <HAL_TIM_Base_Stop>
 800dd16:	bf00      	nop
 800dd18:	2000ce84 	.word	0x2000ce84
 800dd1c:	2000d058 	.word	0x2000d058
 800dd20:	2000cf08 	.word	0x2000cf08
 800dd24:	2000d26c 	.word	0x2000d26c

0800dd28 <TIM_TI_Start>:
{				
 800dd28:	b510      	push	{r4, lr}
	if(counter.abba == BIN1){
 800dd2a:	4c64      	ldr	r4, [pc, #400]	; (800debc <TIM_TI_Start+0x194>)
	xStartTime = xTaskGetTickCount();
 800dd2c:	f7fb ffd0 	bl	8009cd0 <xTaskGetTickCount>
	if(counter.abba == BIN1){
 800dd30:	f894 33c2 	ldrb.w	r3, [r4, #962]	; 0x3c2
	xStartTime = xTaskGetTickCount();
 800dd34:	4a62      	ldr	r2, [pc, #392]	; (800dec0 <TIM_TI_Start+0x198>)
	if(counter.abba == BIN1){
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	2b01      	cmp	r3, #1
	xStartTime = xTaskGetTickCount();
 800dd3a:	6010      	str	r0, [r2, #0]
	if(counter.abba == BIN1){
 800dd3c:	d05d      	beq.n	800ddfa <TIM_TI_Start+0xd2>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);		
 800dd3e:	2301      	movs	r3, #1
 800dd40:	f504 72e4 	add.w	r2, r4, #456	; 0x1c8
 800dd44:	495f      	ldr	r1, [pc, #380]	; (800dec4 <TIM_TI_Start+0x19c>)
 800dd46:	4860      	ldr	r0, [pc, #384]	; (800dec8 <TIM_TI_Start+0x1a0>)
 800dd48:	f7f8 fa26 	bl	8006198 <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){		
 800dd4c:	f894 33be 	ldrb.w	r3, [r4, #958]	; 0x3be
 800dd50:	b1db      	cbz	r3, 800dd8a <TIM_TI_Start+0x62>
	HAL_TIM_Base_Start(&htim2);	
 800dd52:	485e      	ldr	r0, [pc, #376]	; (800decc <TIM_TI_Start+0x1a4>)
 800dd54:	f7f9 fd00 	bl	8007758 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);		
 800dd58:	485d      	ldr	r0, [pc, #372]	; (800ded0 <TIM_TI_Start+0x1a8>)
 800dd5a:	f7f9 fd25 	bl	80077a8 <HAL_TIM_Base_Start_IT>
	TIM2->DIER |= TIM_DIER_CC1DE;
 800dd5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd62:	68da      	ldr	r2, [r3, #12]
 800dd64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dd68:	60da      	str	r2, [r3, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;		
 800dd6a:	68da      	ldr	r2, [r3, #12]
 800dd6c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dd70:	60da      	str	r2, [r3, #12]
	if(counter.tiMode!=TI_MODE_EVENT_SEQUENCE_INDEP){
 800dd72:	f894 23be 	ldrb.w	r2, [r4, #958]	; 0x3be
 800dd76:	b13a      	cbz	r2, 800dd88 <TIM_TI_Start+0x60>
		TIM2->CCER |= TIM_CCER_CC1E;
 800dd78:	6a1a      	ldr	r2, [r3, #32]
 800dd7a:	f042 0201 	orr.w	r2, r2, #1
 800dd7e:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= TIM_CCER_CC2E;	
 800dd80:	6a1a      	ldr	r2, [r3, #32]
 800dd82:	f042 0210 	orr.w	r2, r2, #16
 800dd86:	621a      	str	r2, [r3, #32]
}
 800dd88:	bd10      	pop	{r4, pc}
 800dd8a:	4a52      	ldr	r2, [pc, #328]	; (800ded4 <TIM_TI_Start+0x1ac>)
			if(counter.eventChan2==EVENT_FALLING){
 800dd8c:	f894 13c0 	ldrb.w	r1, [r4, #960]	; 0x3c0
 800dd90:	6813      	ldr	r3, [r2, #0]
 800dd92:	2901      	cmp	r1, #1
	if(counter.eventChan1==EVENT_RISING){
 800dd94:	f894 13bf 	ldrb.w	r1, [r4, #959]	; 0x3bf
				timCcerRegCc2eVal |= (uint32_t)TIM_CCER_CC2P;
 800dd98:	bf0c      	ite	eq
 800dd9a:	f043 0320 	orreq.w	r3, r3, #32
				timCcerRegCc2eVal &= (uint32_t)~TIM_CCER_CC2P;
 800dd9e:	f023 0320 	bicne.w	r3, r3, #32
 800dda2:	6013      	str	r3, [r2, #0]
	if(counter.eventChan1==EVENT_RISING){
 800dda4:	2900      	cmp	r1, #0
 800dda6:	d066      	beq.n	800de76 <TIM_TI_Start+0x14e>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);	
 800dda8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ddac:	6a1a      	ldr	r2, [r3, #32]
 800ddae:	f022 0208 	bic.w	r2, r2, #8
 800ddb2:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);	
 800ddb4:	6a1a      	ldr	r2, [r3, #32]
 800ddb6:	f042 0202 	orr.w	r2, r2, #2
 800ddba:	621a      	str	r2, [r3, #32]
	if(counter.eventChan2==EVENT_RISING){
 800ddbc:	f894 33c0 	ldrb.w	r3, [r4, #960]	; 0x3c0
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d062      	beq.n	800de8a <TIM_TI_Start+0x162>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);	
 800ddc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ddc8:	6a1a      	ldr	r2, [r3, #32]
 800ddca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ddce:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);			
 800ddd0:	6a1a      	ldr	r2, [r3, #32]
 800ddd2:	f042 0220 	orr.w	r2, r2, #32
 800ddd6:	621a      	str	r2, [r3, #32]
			HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&timCcerRegCc2eVal, (uint32_t)TIM2_CCER_ADDR, 1);		
 800ddd8:	2301      	movs	r3, #1
 800ddda:	4a3f      	ldr	r2, [pc, #252]	; (800ded8 <TIM_TI_Start+0x1b0>)
 800dddc:	493d      	ldr	r1, [pc, #244]	; (800ded4 <TIM_TI_Start+0x1ac>)
 800ddde:	483f      	ldr	r0, [pc, #252]	; (800dedc <TIM_TI_Start+0x1b4>)
 800dde0:	f7f8 f9da 	bl	8006198 <HAL_DMA_Start>
			TIM2->CCER &= ~TIM_CCER_CC2E;			
 800dde4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dde8:	6a1a      	ldr	r2, [r3, #32]
 800ddea:	f022 0210 	bic.w	r2, r2, #16
 800ddee:	621a      	str	r2, [r3, #32]
			TIM2->CCER |= TIM_CCER_CC1E;	
 800ddf0:	6a1a      	ldr	r2, [r3, #32]
 800ddf2:	f042 0201 	orr.w	r2, r2, #1
 800ddf6:	621a      	str	r2, [r3, #32]
 800ddf8:	e7ab      	b.n	800dd52 <TIM_TI_Start+0x2a>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);	
 800ddfa:	f104 0210 	add.w	r2, r4, #16
 800ddfe:	4938      	ldr	r1, [pc, #224]	; (800dee0 <TIM_TI_Start+0x1b8>)
 800de00:	4836      	ldr	r0, [pc, #216]	; (800dedc <TIM_TI_Start+0x1b4>)
 800de02:	f7f8 f9c9 	bl	8006198 <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){			
 800de06:	f894 33be 	ldrb.w	r3, [r4, #958]	; 0x3be
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d1a1      	bne.n	800dd52 <TIM_TI_Start+0x2a>
 800de0e:	4a35      	ldr	r2, [pc, #212]	; (800dee4 <TIM_TI_Start+0x1bc>)
			if(counter.eventChan1==EVENT_FALLING){
 800de10:	f894 13bf 	ldrb.w	r1, [r4, #959]	; 0x3bf
 800de14:	6813      	ldr	r3, [r2, #0]
 800de16:	2901      	cmp	r1, #1
	if(counter.eventChan1==EVENT_RISING){
 800de18:	f894 13bf 	ldrb.w	r1, [r4, #959]	; 0x3bf
				timCcerRegCc1eVal |= (uint32_t)TIM_CCER_CC1P;
 800de1c:	bf0c      	ite	eq
 800de1e:	f043 0302 	orreq.w	r3, r3, #2
				timCcerRegCc1eVal &= (uint32_t)~TIM_CCER_CC1P;
 800de22:	f023 0302 	bicne.w	r3, r3, #2
 800de26:	6013      	str	r3, [r2, #0]
	if(counter.eventChan1==EVENT_RISING){
 800de28:	2900      	cmp	r1, #0
 800de2a:	d135      	bne.n	800de98 <TIM_TI_Start+0x170>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);		
 800de2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800de30:	6a13      	ldr	r3, [r2, #32]
 800de32:	f023 030a 	bic.w	r3, r3, #10
 800de36:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 800de38:	f894 33c0 	ldrb.w	r3, [r4, #960]	; 0x3c0
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d036      	beq.n	800deae <TIM_TI_Start+0x186>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);	
 800de40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de44:	6a1a      	ldr	r2, [r3, #32]
 800de46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800de4a:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);			
 800de4c:	6a1a      	ldr	r2, [r3, #32]
 800de4e:	f042 0220 	orr.w	r2, r2, #32
 800de52:	621a      	str	r2, [r3, #32]
			HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&timCcerRegCc1eVal, (uint32_t)TIM2_CCER_ADDR, 1);	
 800de54:	2301      	movs	r3, #1
 800de56:	4a20      	ldr	r2, [pc, #128]	; (800ded8 <TIM_TI_Start+0x1b0>)
 800de58:	4922      	ldr	r1, [pc, #136]	; (800dee4 <TIM_TI_Start+0x1bc>)
 800de5a:	481b      	ldr	r0, [pc, #108]	; (800dec8 <TIM_TI_Start+0x1a0>)
 800de5c:	f7f8 f99c 	bl	8006198 <HAL_DMA_Start>
			TIM2->CCER &= ~TIM_CCER_CC1E;			
 800de60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de64:	6a1a      	ldr	r2, [r3, #32]
 800de66:	f022 0201 	bic.w	r2, r2, #1
 800de6a:	621a      	str	r2, [r3, #32]
			TIM2->CCER |= TIM_CCER_CC2E;			
 800de6c:	6a1a      	ldr	r2, [r3, #32]
 800de6e:	f042 0210 	orr.w	r2, r2, #16
 800de72:	621a      	str	r2, [r3, #32]
 800de74:	e76d      	b.n	800dd52 <TIM_TI_Start+0x2a>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);		
 800de76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800de7a:	6a13      	ldr	r3, [r2, #32]
 800de7c:	f023 030a 	bic.w	r3, r3, #10
 800de80:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 800de82:	f894 33c0 	ldrb.w	r3, [r4, #960]	; 0x3c0
 800de86:	2b00      	cmp	r3, #0
 800de88:	d19c      	bne.n	800ddc4 <TIM_TI_Start+0x9c>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);		
 800de8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800de8e:	6a13      	ldr	r3, [r2, #32]
 800de90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800de94:	6213      	str	r3, [r2, #32]
 800de96:	e79f      	b.n	800ddd8 <TIM_TI_Start+0xb0>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);	
 800de98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de9c:	6a1a      	ldr	r2, [r3, #32]
 800de9e:	f022 0208 	bic.w	r2, r2, #8
 800dea2:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);	
 800dea4:	6a1a      	ldr	r2, [r3, #32]
 800dea6:	f042 0202 	orr.w	r2, r2, #2
 800deaa:	621a      	str	r2, [r3, #32]
 800deac:	e7c4      	b.n	800de38 <TIM_TI_Start+0x110>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);		
 800deae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800deb2:	6a13      	ldr	r3, [r2, #32]
 800deb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800deb8:	6213      	str	r3, [r2, #32]
 800deba:	e7cb      	b.n	800de54 <TIM_TI_Start+0x12c>
 800debc:	20004868 	.word	0x20004868
 800dec0:	20004860 	.word	0x20004860
 800dec4:	40000038 	.word	0x40000038
 800dec8:	2000d058 	.word	0x2000d058
 800decc:	2000d26c 	.word	0x2000d26c
 800ded0:	2000cf08 	.word	0x2000cf08
 800ded4:	2000000c 	.word	0x2000000c
 800ded8:	40000020 	.word	0x40000020
 800dedc:	2000ce84 	.word	0x2000ce84
 800dee0:	40000034 	.word	0x40000034
 800dee4:	20000008 	.word	0x20000008

0800dee8 <TIM_TI_Stop>:
{
 800dee8:	b508      	push	{r3, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800deea:	480f      	ldr	r0, [pc, #60]	; (800df28 <TIM_TI_Stop+0x40>)
 800deec:	f7f8 f9c6 	bl	800627c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800def0:	480e      	ldr	r0, [pc, #56]	; (800df2c <TIM_TI_Stop+0x44>)
 800def2:	f7f8 f9c3 	bl	800627c <HAL_DMA_Abort>
	HAL_TIM_Base_Stop_IT(&htim4);	
 800def6:	480e      	ldr	r0, [pc, #56]	; (800df30 <TIM_TI_Stop+0x48>)
 800def8:	f7f9 fc62 	bl	80077c0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);	
 800defc:	480d      	ldr	r0, [pc, #52]	; (800df34 <TIM_TI_Stop+0x4c>)
 800defe:	f7f9 fc3b 	bl	8007778 <HAL_TIM_Base_Stop>
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800df02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800df06:	6a1a      	ldr	r2, [r3, #32]
 800df08:	f022 0201 	bic.w	r2, r2, #1
 800df0c:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E; 	
 800df0e:	6a1a      	ldr	r2, [r3, #32]
 800df10:	f022 0210 	bic.w	r2, r2, #16
 800df14:	621a      	str	r2, [r3, #32]
	TIM2->DIER &= ~TIM_DIER_CC1DE;
 800df16:	68da      	ldr	r2, [r3, #12]
 800df18:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800df1c:	60da      	str	r2, [r3, #12]
	TIM2->DIER &= ~TIM_DIER_CC2DE;	
 800df1e:	68da      	ldr	r2, [r3, #12]
 800df20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800df24:	60da      	str	r2, [r3, #12]
}
 800df26:	bd08      	pop	{r3, pc}
 800df28:	2000ce84 	.word	0x2000ce84
 800df2c:	2000d058 	.word	0x2000d058
 800df30:	2000cf08 	.word	0x2000cf08
 800df34:	2000d26c 	.word	0x2000d26c

0800df38 <TIM_IC_DutyCycleDmaRestart>:
{	
 800df38:	b570      	push	{r4, r5, r6, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800df3a:	4e0c      	ldr	r6, [pc, #48]	; (800df6c <TIM_IC_DutyCycleDmaRestart+0x34>)
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800df3c:	4c0c      	ldr	r4, [pc, #48]	; (800df70 <TIM_IC_DutyCycleDmaRestart+0x38>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);  
 800df3e:	4d0d      	ldr	r5, [pc, #52]	; (800df74 <TIM_IC_DutyCycleDmaRestart+0x3c>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800df40:	4630      	mov	r0, r6
 800df42:	f7f8 f99b 	bl	800627c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800df46:	4620      	mov	r0, r4
 800df48:	f7f8 f998 	bl	800627c <HAL_DMA_Abort>
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);  
 800df4c:	462a      	mov	r2, r5
 800df4e:	4630      	mov	r0, r6
 800df50:	2301      	movs	r3, #1
 800df52:	4909      	ldr	r1, [pc, #36]	; (800df78 <TIM_IC_DutyCycleDmaRestart+0x40>)
 800df54:	f7f8 f920 	bl	8006198 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);				
 800df58:	f505 72dc 	add.w	r2, r5, #440	; 0x1b8
 800df5c:	4620      	mov	r0, r4
 800df5e:	2301      	movs	r3, #1
 800df60:	4906      	ldr	r1, [pc, #24]	; (800df7c <TIM_IC_DutyCycleDmaRestart+0x44>)
}
 800df62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);				
 800df66:	f7f8 b917 	b.w	8006198 <HAL_DMA_Start>
 800df6a:	bf00      	nop
 800df6c:	2000ce84 	.word	0x2000ce84
 800df70:	2000d058 	.word	0x2000d058
 800df74:	20004878 	.word	0x20004878
 800df78:	40000034 	.word	0x40000034
 800df7c:	40000038 	.word	0x40000038

0800df80 <TIM_IC_DutyCycle_Init>:
{	
 800df80:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim4);	
 800df82:	4837      	ldr	r0, [pc, #220]	; (800e060 <TIM_IC_DutyCycle_Init+0xe0>)
 800df84:	f7f9 fc1c 	bl	80077c0 <HAL_TIM_Base_Stop_IT>
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800df88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 800df8c:	4935      	ldr	r1, [pc, #212]	; (800e064 <TIM_IC_DutyCycle_Init+0xe4>)
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800df8e:	6a1a      	ldr	r2, [r3, #32]
 800df90:	f022 0201 	bic.w	r2, r2, #1
 800df94:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E; 
 800df96:	6a1a      	ldr	r2, [r3, #32]
 800df98:	f022 0210 	bic.w	r2, r2, #16
 800df9c:	621a      	str	r2, [r3, #32]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 800df9e:	f891 23bc 	ldrb.w	r2, [r1, #956]	; 0x3bc
 800dfa2:	2a01      	cmp	r2, #1
		TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;		
 800dfa4:	699a      	ldr	r2, [r3, #24]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 800dfa6:	d033      	beq.n	800e010 <TIM_IC_DutyCycle_Init+0x90>
		TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800dfa8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800dfac:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800dfae:	699a      	ldr	r2, [r3, #24]
 800dfb0:	f022 0203 	bic.w	r2, r2, #3
 800dfb4:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC1S_1;	
 800dfb6:	699a      	ldr	r2, [r3, #24]
 800dfb8:	f042 0202 	orr.w	r2, r2, #2
 800dfbc:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);	
 800dfbe:	6a1a      	ldr	r2, [r3, #32]
 800dfc0:	f022 0208 	bic.w	r2, r2, #8
 800dfc4:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);
 800dfc6:	6a1a      	ldr	r2, [r3, #32]
 800dfc8:	f042 0202 	orr.w	r2, r2, #2
 800dfcc:	621a      	str	r2, [r3, #32]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 800dfce:	699a      	ldr	r2, [r3, #24]
 800dfd0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800dfd4:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;	
 800dfd6:	699a      	ldr	r2, [r3, #24]
 800dfd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800dfdc:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dfde:	6a1a      	ldr	r2, [r3, #32]
 800dfe0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800dfe4:	621a      	str	r2, [r3, #32]
		TIM2->SMCR &= ~TIM_SMCR_TS;
 800dfe6:	689a      	ldr	r2, [r3, #8]
 800dfe8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800dfec:	609a      	str	r2, [r3, #8]
		TIM2->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;		
 800dfee:	689a      	ldr	r2, [r3, #8]
 800dff0:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800dff4:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800dff6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800dffa:	6893      	ldr	r3, [r2, #8]
 800dffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e000:	f023 0307 	bic.w	r3, r3, #7
 800e004:	6093      	str	r3, [r2, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_2;
 800e006:	6893      	ldr	r3, [r2, #8]
 800e008:	f043 0304 	orr.w	r3, r3, #4
 800e00c:	6093      	str	r3, [r2, #8]
}
 800e00e:	bd08      	pop	{r3, pc}
		TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;		
 800e010:	f022 020c 	bic.w	r2, r2, #12
 800e014:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800e016:	699a      	ldr	r2, [r3, #24]
 800e018:	f022 0203 	bic.w	r2, r2, #3
 800e01c:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;	
 800e01e:	699a      	ldr	r2, [r3, #24]
 800e020:	f042 0201 	orr.w	r2, r2, #1
 800e024:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e026:	6a1a      	ldr	r2, [r3, #32]
 800e028:	f022 020a 	bic.w	r2, r2, #10
 800e02c:	621a      	str	r2, [r3, #32]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 800e02e:	699a      	ldr	r2, [r3, #24]
 800e030:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800e034:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC2S_1;	
 800e036:	699a      	ldr	r2, [r3, #24]
 800e038:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e03c:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);	
 800e03e:	6a1a      	ldr	r2, [r3, #32]
 800e040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e044:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);		
 800e046:	6a1a      	ldr	r2, [r3, #32]
 800e048:	f042 0220 	orr.w	r2, r2, #32
 800e04c:	621a      	str	r2, [r3, #32]
		TIM2->SMCR &= ~TIM_SMCR_TS;
 800e04e:	689a      	ldr	r2, [r3, #8]
 800e050:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800e054:	609a      	str	r2, [r3, #8]
		TIM2->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 800e056:	689a      	ldr	r2, [r3, #8]
 800e058:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800e05c:	609a      	str	r2, [r3, #8]
 800e05e:	e7ca      	b.n	800dff6 <TIM_IC_DutyCycle_Init+0x76>
 800e060:	2000cf08 	.word	0x2000cf08
 800e064:	20004868 	.word	0x20004868

0800e068 <TIM_IC_DutyCycle_Deinit>:
{			
 800e068:	b538      	push	{r3, r4, r5, lr}
	TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800e06a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800e06e:	4d22      	ldr	r5, [pc, #136]	; (800e0f8 <TIM_IC_DutyCycle_Deinit+0x90>)
	TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800e070:	69a3      	ldr	r3, [r4, #24]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800e072:	4922      	ldr	r1, [pc, #136]	; (800e0fc <TIM_IC_DutyCycle_Deinit+0x94>)
 800e074:	4822      	ldr	r0, [pc, #136]	; (800e100 <TIM_IC_DutyCycle_Deinit+0x98>)
	TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800e076:	f023 0303 	bic.w	r3, r3, #3
 800e07a:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;			
 800e07c:	69a3      	ldr	r3, [r4, #24]
 800e07e:	f043 0301 	orr.w	r3, r3, #1
 800e082:	61a3      	str	r3, [r4, #24]
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);		
 800e084:	6a23      	ldr	r3, [r4, #32]
 800e086:	f023 030a 	bic.w	r3, r3, #10
 800e08a:	6223      	str	r3, [r4, #32]
	TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 800e08c:	69a3      	ldr	r3, [r4, #24]
 800e08e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e092:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;	
 800e094:	69a3      	ldr	r3, [r4, #24]
 800e096:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e09a:	61a3      	str	r3, [r4, #24]
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);	
 800e09c:	6a23      	ldr	r3, [r4, #32]
 800e09e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e0a2:	6223      	str	r3, [r4, #32]
	TIM2->SMCR &= ~TIM_SMCR_TS;		
 800e0a4:	68a3      	ldr	r3, [r4, #8]
 800e0a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0aa:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800e0ac:	68a3      	ldr	r3, [r4, #8]
 800e0ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e0b2:	f023 0307 	bic.w	r3, r3, #7
 800e0b6:	60a3      	str	r3, [r4, #8]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800e0b8:	88eb      	ldrh	r3, [r5, #6]
 800e0ba:	f105 0210 	add.w	r2, r5, #16
 800e0be:	f7f8 f86b 	bl	8006198 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);	
 800e0c2:	892b      	ldrh	r3, [r5, #8]
 800e0c4:	490f      	ldr	r1, [pc, #60]	; (800e104 <TIM_IC_DutyCycle_Deinit+0x9c>)
 800e0c6:	4810      	ldr	r0, [pc, #64]	; (800e108 <TIM_IC_DutyCycle_Deinit+0xa0>)
 800e0c8:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 800e0cc:	f7f8 f864 	bl	8006198 <HAL_DMA_Start>
	TIM2->DIER |= TIM_DIER_CC1DE;
 800e0d0:	68e3      	ldr	r3, [r4, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 800e0d2:	480e      	ldr	r0, [pc, #56]	; (800e10c <TIM_IC_DutyCycle_Deinit+0xa4>)
	TIM2->DIER |= TIM_DIER_CC1DE;
 800e0d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e0d8:	60e3      	str	r3, [r4, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;	
 800e0da:	68e3      	ldr	r3, [r4, #12]
 800e0dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e0e0:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 800e0e2:	f7f9 fb61 	bl	80077a8 <HAL_TIM_Base_Start_IT>
	TIM2->CCER |= TIM_CCER_CC1E;
 800e0e6:	6a23      	ldr	r3, [r4, #32]
 800e0e8:	f043 0301 	orr.w	r3, r3, #1
 800e0ec:	6223      	str	r3, [r4, #32]
	TIM2->CCER |= TIM_CCER_CC2E;		
 800e0ee:	6a23      	ldr	r3, [r4, #32]
 800e0f0:	f043 0310 	orr.w	r3, r3, #16
 800e0f4:	6223      	str	r3, [r4, #32]
}
 800e0f6:	bd38      	pop	{r3, r4, r5, pc}
 800e0f8:	20004868 	.word	0x20004868
 800e0fc:	40000034 	.word	0x40000034
 800e100:	2000ce84 	.word	0x2000ce84
 800e104:	40000038 	.word	0x40000038
 800e108:	2000d058 	.word	0x2000d058
 800e10c:	2000cf08 	.word	0x2000cf08

0800e110 <TIM_IC_DutyCycle_Start>:
{	
 800e110:	b510      	push	{r4, lr}
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 800e112:	4c15      	ldr	r4, [pc, #84]	; (800e168 <TIM_IC_DutyCycle_Start+0x58>)
 800e114:	4915      	ldr	r1, [pc, #84]	; (800e16c <TIM_IC_DutyCycle_Start+0x5c>)
 800e116:	4816      	ldr	r0, [pc, #88]	; (800e170 <TIM_IC_DutyCycle_Start+0x60>)
 800e118:	4622      	mov	r2, r4
 800e11a:	2301      	movs	r3, #1
 800e11c:	f7f8 f83c 	bl	8006198 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);				
 800e120:	f504 72dc 	add.w	r2, r4, #440	; 0x1b8
 800e124:	2301      	movs	r3, #1
 800e126:	4913      	ldr	r1, [pc, #76]	; (800e174 <TIM_IC_DutyCycle_Start+0x64>)
 800e128:	4813      	ldr	r0, [pc, #76]	; (800e178 <TIM_IC_DutyCycle_Start+0x68>)
 800e12a:	f7f8 f835 	bl	8006198 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);	
 800e12e:	4813      	ldr	r0, [pc, #76]	; (800e17c <TIM_IC_DutyCycle_Start+0x6c>)
 800e130:	f7f9 fb12 	bl	8007758 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);		
 800e134:	4812      	ldr	r0, [pc, #72]	; (800e180 <TIM_IC_DutyCycle_Start+0x70>)
 800e136:	f7f9 fb37 	bl	80077a8 <HAL_TIM_Base_Start_IT>
	TIM2->DIER |= TIM_DIER_CC1DE;
 800e13a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	counter.bin = BIN0;	
 800e13e:	2100      	movs	r1, #0
	TIM2->DIER |= TIM_DIER_CC1DE;
 800e140:	68da      	ldr	r2, [r3, #12]
 800e142:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e146:	60da      	str	r2, [r3, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;
 800e148:	68da      	ldr	r2, [r3, #12]
 800e14a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e14e:	60da      	str	r2, [r3, #12]
	TIM2->CCER |= TIM_CCER_CC2E;
 800e150:	6a1a      	ldr	r2, [r3, #32]
 800e152:	f042 0210 	orr.w	r2, r2, #16
 800e156:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= TIM_CCER_CC1E;	
 800e158:	6a1a      	ldr	r2, [r3, #32]
 800e15a:	f042 0201 	orr.w	r2, r2, #1
 800e15e:	621a      	str	r2, [r3, #32]
	counter.bin = BIN0;	
 800e160:	f884 13b1 	strb.w	r1, [r4, #945]	; 0x3b1
}  
 800e164:	bd10      	pop	{r4, pc}
 800e166:	bf00      	nop
 800e168:	20004878 	.word	0x20004878
 800e16c:	40000034 	.word	0x40000034
 800e170:	2000ce84 	.word	0x2000ce84
 800e174:	40000038 	.word	0x40000038
 800e178:	2000d058 	.word	0x2000d058
 800e17c:	2000d26c 	.word	0x2000d26c
 800e180:	2000cf08 	.word	0x2000cf08

0800e184 <TIM_IC_DutyCycle_Stop>:
{
 800e184:	b508      	push	{r3, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);	
 800e186:	480c      	ldr	r0, [pc, #48]	; (800e1b8 <TIM_IC_DutyCycle_Stop+0x34>)
 800e188:	f7f8 f878 	bl	800627c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);	
 800e18c:	480b      	ldr	r0, [pc, #44]	; (800e1bc <TIM_IC_DutyCycle_Stop+0x38>)
 800e18e:	f7f8 f875 	bl	800627c <HAL_DMA_Abort>
	TIM2->CCER &= ~TIM_CCER_CC1E; 	
 800e192:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e196:	6a1a      	ldr	r2, [r3, #32]
 800e198:	f022 0201 	bic.w	r2, r2, #1
 800e19c:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E; 	
 800e19e:	6a1a      	ldr	r2, [r3, #32]
 800e1a0:	f022 0210 	bic.w	r2, r2, #16
 800e1a4:	621a      	str	r2, [r3, #32]
	TIM2->DIER &= ~TIM_DIER_CC1DE;
 800e1a6:	68da      	ldr	r2, [r3, #12]
 800e1a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800e1ac:	60da      	str	r2, [r3, #12]
	TIM2->DIER &= ~TIM_DIER_CC2DE;
 800e1ae:	68da      	ldr	r2, [r3, #12]
 800e1b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e1b4:	60da      	str	r2, [r3, #12]
}
 800e1b6:	bd08      	pop	{r3, pc}
 800e1b8:	2000ce84 	.word	0x2000ce84
 800e1bc:	2000d058 	.word	0x2000d058

0800e1c0 <TIM_ETRP_Config>:
{
 800e1c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(freq < (tim2clk / 4)){
 800e1c4:	4b34      	ldr	r3, [pc, #208]	; (800e298 <TIM_ETRP_Config+0xd8>)
 800e1c6:	681f      	ldr	r7, [r3, #0]
{
 800e1c8:	b082      	sub	sp, #8
	if(freq < (tim2clk / 4)){
 800e1ca:	08b8      	lsrs	r0, r7, #2
{
 800e1cc:	ec55 4b10 	vmov	r4, r5, d0
	if(freq < (tim2clk / 4)){
 800e1d0:	f7f2 f9a0 	bl	8000514 <__aeabi_ui2d>
	uint32_t smcr = TIM2 -> SMCR;	
 800e1d4:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
	if(freq < (tim2clk / 4)){
 800e1d8:	4622      	mov	r2, r4
 800e1da:	462b      	mov	r3, r5
	uint32_t smcr = TIM2 -> SMCR;	
 800e1dc:	f8d6 a008 	ldr.w	sl, [r6, #8]
	if(freq < (tim2clk / 4)){
 800e1e0:	4680      	mov	r8, r0
 800e1e2:	4689      	mov	r9, r1
 800e1e4:	f7f2 fca0 	bl	8000b28 <__aeabi_dcmpgt>
 800e1e8:	2800      	cmp	r0, #0
 800e1ea:	d140      	bne.n	800e26e <TIM_ETRP_Config+0xae>
 800e1ec:	0878      	lsrs	r0, r7, #1
 800e1ee:	f7f2 f991 	bl	8000514 <__aeabi_ui2d>
	} else if ((freq >= (tim2clk / 4)) && freq < ((tim2clk / 2))){		
 800e1f2:	4622      	mov	r2, r4
 800e1f4:	e9cd 0100 	strd	r0, r1, [sp]
 800e1f8:	462b      	mov	r3, r5
 800e1fa:	4640      	mov	r0, r8
 800e1fc:	4649      	mov	r1, r9
 800e1fe:	f40a 5a40 	and.w	sl, sl, #12288	; 0x3000
 800e202:	f7f2 fc7d 	bl	8000b00 <__aeabi_dcmple>
 800e206:	b9f0      	cbnz	r0, 800e246 <TIM_ETRP_Config+0x86>
	} else if ((freq >= (tim2clk / 2)) && (freq < (tim2clk))) {
 800e208:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e20c:	4620      	mov	r0, r4
 800e20e:	4629      	mov	r1, r5
 800e210:	f7f2 fc80 	bl	8000b14 <__aeabi_dcmpge>
 800e214:	b138      	cbz	r0, 800e226 <TIM_ETRP_Config+0x66>
 800e216:	4638      	mov	r0, r7
 800e218:	f7f2 f97c 	bl	8000514 <__aeabi_ui2d>
 800e21c:	4622      	mov	r2, r4
 800e21e:	462b      	mov	r3, r5
 800e220:	f7f2 fc82 	bl	8000b28 <__aeabi_dcmpgt>
 800e224:	bb50      	cbnz	r0, 800e27c <TIM_ETRP_Config+0xbc>
		if ((smcr & 0x3000) != TIM_SMCR_ETPS){	
 800e226:	f5ba 5f40 	cmp.w	sl, #12288	; 0x3000
 800e22a:	d009      	beq.n	800e240 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;				
 800e22c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e230:	689a      	ldr	r2, [r3, #8]
 800e232:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e236:	609a      	str	r2, [r3, #8]
			TIM2 -> SMCR |= TIM_SMCR_ETPS;													/* Set ETR prescaler to 8 */
 800e238:	689a      	ldr	r2, [r3, #8]
 800e23a:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800e23e:	609a      	str	r2, [r3, #8]
}
 800e240:	b002      	add	sp, #8
 800e242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if ((freq >= (tim2clk / 4)) && freq < ((tim2clk / 2))){		
 800e246:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e24a:	4620      	mov	r0, r4
 800e24c:	4629      	mov	r1, r5
 800e24e:	f7f2 fc4d 	bl	8000aec <__aeabi_dcmplt>
 800e252:	2800      	cmp	r0, #0
 800e254:	d0d8      	beq.n	800e208 <TIM_ETRP_Config+0x48>
		if ((smcr & 0x3000) != TIM_SMCR_ETPS_0){
 800e256:	f5ba 5f80 	cmp.w	sl, #4096	; 0x1000
 800e25a:	d0f1      	beq.n	800e240 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;
 800e25c:	68b3      	ldr	r3, [r6, #8]
 800e25e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e262:	60b3      	str	r3, [r6, #8]
			TIM2 -> SMCR |= TIM_SMCR_ETPS_0;												/* Set ETR prescaler to 2 */
 800e264:	68b3      	ldr	r3, [r6, #8]
 800e266:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e26a:	60b3      	str	r3, [r6, #8]
 800e26c:	e7e8      	b.n	800e240 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;													/* Set ETR prescaler to 1 */		
 800e26e:	68b3      	ldr	r3, [r6, #8]
 800e270:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e274:	60b3      	str	r3, [r6, #8]
}
 800e276:	b002      	add	sp, #8
 800e278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if ((smcr & 0x3000) != TIM_SMCR_ETPS_1){			
 800e27c:	f5ba 5f00 	cmp.w	sl, #8192	; 0x2000
 800e280:	d0de      	beq.n	800e240 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;				
 800e282:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e286:	689a      	ldr	r2, [r3, #8]
 800e288:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e28c:	609a      	str	r2, [r3, #8]
			TIM2 -> SMCR |= TIM_SMCR_ETPS_1;												/* Set ETR prescaler to 4 */
 800e28e:	689a      	ldr	r2, [r3, #8]
 800e290:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e294:	609a      	str	r2, [r3, #8]
 800e296:	e7d3      	b.n	800e240 <TIM_ETRP_Config+0x80>
 800e298:	2000d2ec 	.word	0x2000d2ec

0800e29c <TIM_IC1_PSC_Config>:
	TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e29c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	switch(prescVal){	
 800e2a0:	2804      	cmp	r0, #4
	TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e2a2:	699a      	ldr	r2, [r3, #24]
 800e2a4:	f022 020c 	bic.w	r2, r2, #12
 800e2a8:	619a      	str	r2, [r3, #24]
			TIM2->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 800e2aa:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){	
 800e2ac:	d00f      	beq.n	800e2ce <TIM_IC1_PSC_Config+0x32>
 800e2ae:	2808      	cmp	r0, #8
 800e2b0:	d009      	beq.n	800e2c6 <TIM_IC1_PSC_Config+0x2a>
 800e2b2:	2802      	cmp	r0, #2
 800e2b4:	d003      	beq.n	800e2be <TIM_IC1_PSC_Config+0x22>
			TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC; break;
 800e2b6:	f022 020c 	bic.w	r2, r2, #12
 800e2ba:	619a      	str	r2, [r3, #24]
}
 800e2bc:	4770      	bx	lr
			TIM2->CCMR1 |= TIM_CCMR1_IC1PSC_0; break;
 800e2be:	f042 0204 	orr.w	r2, r2, #4
 800e2c2:	619a      	str	r2, [r3, #24]
 800e2c4:	4770      	bx	lr
			TIM2->CCMR1 |= TIM_CCMR1_IC1PSC; break;
 800e2c6:	f042 020c 	orr.w	r2, r2, #12
 800e2ca:	619a      	str	r2, [r3, #24]
 800e2cc:	4770      	bx	lr
			TIM2->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 800e2ce:	f042 0208 	orr.w	r2, r2, #8
 800e2d2:	619a      	str	r2, [r3, #24]
 800e2d4:	4770      	bx	lr
 800e2d6:	bf00      	nop

0800e2d8 <TIM_IC2_PSC_Config>:
	TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e2d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	switch(prescVal){		
 800e2dc:	2804      	cmp	r0, #4
	TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e2de:	699a      	ldr	r2, [r3, #24]
 800e2e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e2e4:	619a      	str	r2, [r3, #24]
			TIM2->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 800e2e6:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){		
 800e2e8:	d00f      	beq.n	800e30a <TIM_IC2_PSC_Config+0x32>
 800e2ea:	2808      	cmp	r0, #8
 800e2ec:	d009      	beq.n	800e302 <TIM_IC2_PSC_Config+0x2a>
 800e2ee:	2802      	cmp	r0, #2
 800e2f0:	d003      	beq.n	800e2fa <TIM_IC2_PSC_Config+0x22>
			TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC; break;
 800e2f2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e2f6:	619a      	str	r2, [r3, #24]
}
 800e2f8:	4770      	bx	lr
			TIM2->CCMR1 |= TIM_CCMR1_IC2PSC_0; break;
 800e2fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e2fe:	619a      	str	r2, [r3, #24]
 800e300:	4770      	bx	lr
			TIM2->CCMR1 |= TIM_CCMR1_IC2PSC; break;
 800e302:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 800e306:	619a      	str	r2, [r3, #24]
 800e308:	4770      	bx	lr
			TIM2->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 800e30a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e30e:	619a      	str	r2, [r3, #24]
 800e310:	4770      	bx	lr
 800e312:	bf00      	nop

0800e314 <TIM_IC1_RisingFalling>:
	TIM2->CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP); 
 800e314:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e318:	6a13      	ldr	r3, [r2, #32]
 800e31a:	f043 030a 	orr.w	r3, r3, #10
 800e31e:	6213      	str	r3, [r2, #32]
}
 800e320:	4770      	bx	lr
 800e322:	bf00      	nop

0800e324 <TIM_IC1_RisingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);	
 800e324:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e328:	6a13      	ldr	r3, [r2, #32]
 800e32a:	f023 030a 	bic.w	r3, r3, #10
 800e32e:	6213      	str	r3, [r2, #32]
}
 800e330:	4770      	bx	lr
 800e332:	bf00      	nop

0800e334 <TIM_IC1_FallingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);	
 800e334:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e338:	6a1a      	ldr	r2, [r3, #32]
 800e33a:	f022 0208 	bic.w	r2, r2, #8
 800e33e:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);	
 800e340:	6a1a      	ldr	r2, [r3, #32]
 800e342:	f042 0202 	orr.w	r2, r2, #2
 800e346:	621a      	str	r2, [r3, #32]
}
 800e348:	4770      	bx	lr
 800e34a:	bf00      	nop

0800e34c <TIM_IC2_RisingFalling>:
	TIM2->CCER |= (TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e34c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e350:	6a13      	ldr	r3, [r2, #32]
 800e352:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800e356:	6213      	str	r3, [r2, #32]
}
 800e358:	4770      	bx	lr
 800e35a:	bf00      	nop

0800e35c <TIM_IC2_RisingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);	
 800e35c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e360:	6a13      	ldr	r3, [r2, #32]
 800e362:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e366:	6213      	str	r3, [r2, #32]
}
 800e368:	4770      	bx	lr
 800e36a:	bf00      	nop

0800e36c <TIM_IC2_FallingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);	
 800e36c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e370:	6a1a      	ldr	r2, [r3, #32]
 800e372:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e376:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);	
 800e378:	6a1a      	ldr	r2, [r3, #32]
 800e37a:	f042 0220 	orr.w	r2, r2, #32
 800e37e:	621a      	str	r2, [r3, #32]
}
 800e380:	4770      	bx	lr
 800e382:	bf00      	nop

0800e384 <TIM_TI_Sequence_AB>:
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800e384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	counter.abba = BIN0;
 800e388:	490b      	ldr	r1, [pc, #44]	; (800e3b8 <TIM_TI_Sequence_AB+0x34>)
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800e38a:	689a      	ldr	r2, [r3, #8]
 800e38c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800e390:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;	
 800e392:	689a      	ldr	r2, [r3, #8]
 800e394:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800e398:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800e39a:	689a      	ldr	r2, [r3, #8]
 800e39c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e3a0:	f022 0207 	bic.w	r2, r2, #7
 800e3a4:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_3;		
 800e3a6:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN0;
 800e3a8:	2000      	movs	r0, #0
	TIM2->SMCR |= TIM_SMCR_SMS_3;		
 800e3aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800e3ae:	609a      	str	r2, [r3, #8]
	counter.abba = BIN0;
 800e3b0:	f881 03c2 	strb.w	r0, [r1, #962]	; 0x3c2
}
 800e3b4:	4770      	bx	lr
 800e3b6:	bf00      	nop
 800e3b8:	20004868 	.word	0x20004868

0800e3bc <TIM_TI_Sequence_BA>:
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800e3bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	counter.abba = BIN1;
 800e3c0:	490b      	ldr	r1, [pc, #44]	; (800e3f0 <TIM_TI_Sequence_BA+0x34>)
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800e3c2:	689a      	ldr	r2, [r3, #8]
 800e3c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800e3c8:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;	
 800e3ca:	689a      	ldr	r2, [r3, #8]
 800e3cc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800e3d0:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800e3d2:	689a      	ldr	r2, [r3, #8]
 800e3d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e3d8:	f022 0207 	bic.w	r2, r2, #7
 800e3dc:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_3;		
 800e3de:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN1;
 800e3e0:	2001      	movs	r0, #1
	TIM2->SMCR |= TIM_SMCR_SMS_3;		
 800e3e2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800e3e6:	609a      	str	r2, [r3, #8]
	counter.abba = BIN1;
 800e3e8:	f881 03c2 	strb.w	r0, [r1, #962]	; 0x3c2
}
 800e3ec:	4770      	bx	lr
 800e3ee:	bf00      	nop
 800e3f0:	20004868 	.word	0x20004868

0800e3f4 <TIM_ARR_PSC_Config>:
{					
 800e3f4:	b538      	push	{r3, r4, r5, lr}
	TIM4->ARR = arr;
 800e3f6:	4c0c      	ldr	r4, [pc, #48]	; (800e428 <TIM_ARR_PSC_Config+0x34>)
	if(counter.state!=COUNTER_IC){							
 800e3f8:	4d0c      	ldr	r5, [pc, #48]	; (800e42c <TIM_ARR_PSC_Config+0x38>)
	TIM4->ARR = arr;
 800e3fa:	62e0      	str	r0, [r4, #44]	; 0x2c
	TIM4->PSC = psc;
 800e3fc:	62a1      	str	r1, [r4, #40]	; 0x28
	if(counter.state!=COUNTER_IC){							
 800e3fe:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800e402:	2b02      	cmp	r3, #2
 800e404:	d00a      	beq.n	800e41c <TIM_ARR_PSC_Config+0x28>
		xStartTime = xTaskGetTickCount();		
 800e406:	f7fb fc63 	bl	8009cd0 <xTaskGetTickCount>
 800e40a:	4b09      	ldr	r3, [pc, #36]	; (800e430 <TIM_ARR_PSC_Config+0x3c>)
 800e40c:	6018      	str	r0, [r3, #0]
		TIM4->CR1 |= TIM_CR1_CEN;				
 800e40e:	6823      	ldr	r3, [r4, #0]
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800e410:	2200      	movs	r2, #0
		TIM4->CR1 |= TIM_CR1_CEN;				
 800e412:	f043 0301 	orr.w	r3, r3, #1
 800e416:	6023      	str	r3, [r4, #0]
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800e418:	f885 23b9 	strb.w	r2, [r5, #953]	; 0x3b9
	TIM4->EGR |= TIM_EGR_UG;
 800e41c:	4a02      	ldr	r2, [pc, #8]	; (800e428 <TIM_ARR_PSC_Config+0x34>)
 800e41e:	6953      	ldr	r3, [r2, #20]
 800e420:	f043 0301 	orr.w	r3, r3, #1
 800e424:	6153      	str	r3, [r2, #20]
}
 800e426:	bd38      	pop	{r3, r4, r5, pc}
 800e428:	40000800 	.word	0x40000800
 800e42c:	20004868 	.word	0x20004868
 800e430:	20004860 	.word	0x20004860

0800e434 <TIM_REF_SecondInputDisable>:
	TIM4->CR1 &= ~TIM_CR1_CEN;
 800e434:	4a02      	ldr	r2, [pc, #8]	; (800e440 <TIM_REF_SecondInputDisable+0xc>)
 800e436:	6813      	ldr	r3, [r2, #0]
 800e438:	f023 0301 	bic.w	r3, r3, #1
 800e43c:	6013      	str	r3, [r2, #0]
}
 800e43e:	4770      	bx	lr
 800e440:	40000800 	.word	0x40000800

0800e444 <TIM_REF_Reconfig_cnt>:
void TIM_REF_Reconfig_cnt(uint32_t sampleCount){
 800e444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e446:	4604      	mov	r4, r0
	HAL_TIM_Base_Stop(&htim4);
 800e448:	482b      	ldr	r0, [pc, #172]	; (800e4f8 <TIM_REF_Reconfig_cnt+0xb4>)
 800e44a:	f7f9 f995 	bl	8007778 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim2);
 800e44e:	482b      	ldr	r0, [pc, #172]	; (800e4fc <TIM_REF_Reconfig_cnt+0xb8>)
 800e450:	f7f9 f992 	bl	8007778 <HAL_TIM_Base_Stop>
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq();  // TIM4 periph clock
 800e454:	f7f8 fd80 	bl	8006f58 <HAL_RCC_GetPCLK1Freq>
	if (clkDiv == 0) { //error
 800e458:	2c00      	cmp	r4, #0
 800e45a:	d045      	beq.n	800e4e8 <TIM_REF_Reconfig_cnt+0xa4>
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800e45c:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800e460:	db21      	blt.n	800e4a6 <TIM_REF_Reconfig_cnt+0x62>
		uint16_t ratio = clkDiv >> 16;
 800e462:	1423      	asrs	r3, r4, #16
 800e464:	3301      	adds	r3, #1
 800e466:	b29b      	uxth	r3, r3
	uint32_t errMinRatio = 0;
 800e468:	2700      	movs	r7, #0
		uint32_t errMin = 0xFFFFFFFF;
 800e46a:	f04f 35ff 	mov.w	r5, #4294967295
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800e46e:	f64f 76ff 	movw	r6, #65535	; 0xffff
			div = clkDiv / ratio;
 800e472:	fb94 f1f3 	sdiv	r1, r4, r3
			errVal = clkDiv - (div * ratio);
 800e476:	b28a      	uxth	r2, r1
 800e478:	fb03 4212 	mls	r2, r3, r2, r4
			if (errVal < errMin) {
 800e47c:	42aa      	cmp	r2, r5
			ratio++;
 800e47e:	b298      	uxth	r0, r3
			if (errVal < errMin) {
 800e480:	bf3c      	itt	cc
 800e482:	4615      	movcc	r5, r2
				errMinRatio = ratio;
 800e484:	461f      	movcc	r7, r3
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800e486:	42b0      	cmp	r0, r6
 800e488:	d031      	beq.n	800e4ee <TIM_REF_Reconfig_cnt+0xaa>
 800e48a:	3301      	adds	r3, #1
		while (errVal != 0) {
 800e48c:	2a00      	cmp	r2, #0
 800e48e:	d1f0      	bne.n	800e472 <TIM_REF_Reconfig_cnt+0x2e>
			div = clkDiv / ratio;
 800e490:	b289      	uxth	r1, r1
 800e492:	1e44      	subs	r4, r0, #1
 800e494:	1e4b      	subs	r3, r1, #1
		if (ratio > div) {
 800e496:	4288      	cmp	r0, r1
 800e498:	b2a4      	uxth	r4, r4
 800e49a:	b29b      	uxth	r3, r3
 800e49c:	d806      	bhi.n	800e4ac <TIM_REF_Reconfig_cnt+0x68>
 800e49e:	461a      	mov	r2, r3
 800e4a0:	4623      	mov	r3, r4
 800e4a2:	4614      	mov	r4, r2
 800e4a4:	e002      	b.n	800e4ac <TIM_REF_Reconfig_cnt+0x68>
		autoReloadReg = clkDiv - 1;
 800e4a6:	3c01      	subs	r4, #1
 800e4a8:	b2a4      	uxth	r4, r4
 800e4aa:	2300      	movs	r3, #0
	htim_base->Init.Period = autoReloadReg;
 800e4ac:	4d12      	ldr	r5, [pc, #72]	; (800e4f8 <TIM_REF_Reconfig_cnt+0xb4>)
	HAL_TIM_Base_Init(htim_base);
 800e4ae:	4628      	mov	r0, r5
	htim_base->Init.Prescaler = prescaler;
 800e4b0:	606b      	str	r3, [r5, #4]
	htim_base->Init.Period = autoReloadReg;
 800e4b2:	60ec      	str	r4, [r5, #12]
	HAL_TIM_Base_Init(htim_base);
 800e4b4:	f7f9 f898 	bl	80075e8 <HAL_TIM_Base_Init>
	xStartTime = xTaskGetTickCount();
 800e4b8:	f7fb fc0a 	bl	8009cd0 <xTaskGetTickCount>
 800e4bc:	4b10      	ldr	r3, [pc, #64]	; (800e500 <TIM_REF_Reconfig_cnt+0xbc>)
 800e4be:	6018      	str	r0, [r3, #0]
	HAL_TIM_Base_Start(&htim4);
 800e4c0:	4628      	mov	r0, r5
 800e4c2:	f7f9 f949 	bl	8007758 <HAL_TIM_Base_Start>
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800e4c6:	4b0f      	ldr	r3, [pc, #60]	; (800e504 <TIM_REF_Reconfig_cnt+0xc0>)
 800e4c8:	2200      	movs	r2, #0
	vTaskDelay(200);
 800e4ca:	20c8      	movs	r0, #200	; 0xc8
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800e4cc:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
	vTaskDelay(200);
 800e4d0:	f7fb fd42 	bl	8009f58 <vTaskDelay>
	TIM4->EGR |= TIM_EGR_UG;
 800e4d4:	4a0c      	ldr	r2, [pc, #48]	; (800e508 <TIM_REF_Reconfig_cnt+0xc4>)
	HAL_TIM_Base_Start(&htim2);
 800e4d6:	4809      	ldr	r0, [pc, #36]	; (800e4fc <TIM_REF_Reconfig_cnt+0xb8>)
	TIM4->EGR |= TIM_EGR_UG;
 800e4d8:	6953      	ldr	r3, [r2, #20]
 800e4da:	f043 0301 	orr.w	r3, r3, #1
 800e4de:	6153      	str	r3, [r2, #20]
}
 800e4e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_TIM_Base_Start(&htim2);
 800e4e4:	f7f9 b938 	b.w	8007758 <HAL_TIM_Base_Start>
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	461c      	mov	r4, r3
 800e4ec:	e7de      	b.n	800e4ac <TIM_REF_Reconfig_cnt+0x68>
				div = clkDiv / errMinRatio;
 800e4ee:	fbb4 f4f7 	udiv	r4, r4, r7
				ratio = errMinRatio;
 800e4f2:	b2b8      	uxth	r0, r7
				div = clkDiv / errMinRatio;
 800e4f4:	b2a1      	uxth	r1, r4
 800e4f6:	e7cc      	b.n	800e492 <TIM_REF_Reconfig_cnt+0x4e>
 800e4f8:	2000cf08 	.word	0x2000cf08
 800e4fc:	2000d26c 	.word	0x2000d26c
 800e500:	20004860 	.word	0x20004860
 800e504:	20004868 	.word	0x20004868
 800e508:	40000800 	.word	0x40000800

0800e50c <TIM_ETPS_GetPrescaler>:
	uint16_t etpsRegVal = ((TIM2->SMCR) & 0x3000) >> 12;			/* ETR prescaler register value */		
 800e50c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e510:	689b      	ldr	r3, [r3, #8]
	switch(regPrescValue){
 800e512:	f3c3 3301 	ubfx	r3, r3, #12, #2
 800e516:	2b02      	cmp	r3, #2
 800e518:	d006      	beq.n	800e528 <TIM_ETPS_GetPrescaler+0x1c>
 800e51a:	2b03      	cmp	r3, #3
 800e51c:	d006      	beq.n	800e52c <TIM_ETPS_GetPrescaler+0x20>
 800e51e:	2b01      	cmp	r3, #1
			presc = 1; break;			
 800e520:	bf0c      	ite	eq
 800e522:	2002      	moveq	r0, #2
 800e524:	2001      	movne	r0, #1
 800e526:	4770      	bx	lr
			presc = 4; break;
 800e528:	2004      	movs	r0, #4
 800e52a:	4770      	bx	lr
			presc = 8; break;
 800e52c:	2008      	movs	r0, #8
}
 800e52e:	4770      	bx	lr

0800e530 <TIM_IC1PSC_GetPrescaler>:
	uint32_t ic1psc = ((TIM2->CCMR1) & TIM_CCMR1_IC1PSC_Msk) >> TIM_CCMR1_IC1PSC_Pos;	
 800e530:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e534:	699b      	ldr	r3, [r3, #24]
 800e536:	f3c3 0381 	ubfx	r3, r3, #2, #2
	switch(regPrescValue){
 800e53a:	2b02      	cmp	r3, #2
 800e53c:	d006      	beq.n	800e54c <TIM_IC1PSC_GetPrescaler+0x1c>
 800e53e:	2b03      	cmp	r3, #3
 800e540:	d006      	beq.n	800e550 <TIM_IC1PSC_GetPrescaler+0x20>
 800e542:	2b01      	cmp	r3, #1
			presc = 1; break;			
 800e544:	bf0c      	ite	eq
 800e546:	2002      	moveq	r0, #2
 800e548:	2001      	movne	r0, #1
 800e54a:	4770      	bx	lr
			presc = 4; break;
 800e54c:	2004      	movs	r0, #4
 800e54e:	4770      	bx	lr
			presc = 8; break;
 800e550:	2008      	movs	r0, #8
}
 800e552:	4770      	bx	lr

0800e554 <TIM_IC2PSC_GetPrescaler>:
	uint32_t ic2psc = ((TIM2->CCMR1) & TIM_CCMR1_IC2PSC_Msk) >> TIM_CCMR1_IC2PSC_Pos;	
 800e554:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e558:	699b      	ldr	r3, [r3, #24]
 800e55a:	f3c3 2381 	ubfx	r3, r3, #10, #2
	switch(regPrescValue){
 800e55e:	2b02      	cmp	r3, #2
 800e560:	d006      	beq.n	800e570 <TIM_IC2PSC_GetPrescaler+0x1c>
 800e562:	2b03      	cmp	r3, #3
 800e564:	d006      	beq.n	800e574 <TIM_IC2PSC_GetPrescaler+0x20>
 800e566:	2b01      	cmp	r3, #1
			presc = 1; break;			
 800e568:	bf0c      	ite	eq
 800e56a:	2002      	moveq	r0, #2
 800e56c:	2001      	movne	r0, #1
 800e56e:	4770      	bx	lr
			presc = 4; break;
 800e570:	2004      	movs	r0, #4
 800e572:	4770      	bx	lr
			presc = 8; break;
 800e574:	2008      	movs	r0, #8
}
 800e576:	4770      	bx	lr

0800e578 <DMA_TransferComplete>:
	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){		
 800e578:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 800e57c:	2302      	movs	r3, #2
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;	
 800e57e:	6810      	ldr	r0, [r2, #0]
	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){		
 800e580:	408b      	lsls	r3, r1
 800e582:	4018      	ands	r0, r3
			dmah->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << dmah->ChannelIndex;						
 800e584:	bf1c      	itt	ne
 800e586:	6053      	strne	r3, [r2, #4]
		return true;		
 800e588:	2001      	movne	r0, #1
}
 800e58a:	4770      	bx	lr

0800e58c <DMA_Restart>:
	if(dmah == &hdma_tim2_ch1){
 800e58c:	4b0e      	ldr	r3, [pc, #56]	; (800e5c8 <DMA_Restart+0x3c>)
 800e58e:	4298      	cmp	r0, r3
{
 800e590:	b510      	push	{r4, lr}
	if(dmah == &hdma_tim2_ch1){
 800e592:	d00c      	beq.n	800e5ae <DMA_Restart+0x22>
		HAL_DMA_Abort(&hdma_tim2_ch2_ch4);				
 800e594:	480d      	ldr	r0, [pc, #52]	; (800e5cc <DMA_Restart+0x40>)
 800e596:	f7f7 fe71 	bl	800627c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);	
 800e59a:	4a0d      	ldr	r2, [pc, #52]	; (800e5d0 <DMA_Restart+0x44>)
 800e59c:	490d      	ldr	r1, [pc, #52]	; (800e5d4 <DMA_Restart+0x48>)
 800e59e:	8913      	ldrh	r3, [r2, #8]
 800e5a0:	480a      	ldr	r0, [pc, #40]	; (800e5cc <DMA_Restart+0x40>)
 800e5a2:	f502 72e4 	add.w	r2, r2, #456	; 0x1c8
}
 800e5a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);	
 800e5aa:	f7f7 bdf5 	b.w	8006198 <HAL_DMA_Start>
 800e5ae:	4604      	mov	r4, r0
		HAL_DMA_Abort(&hdma_tim2_ch1);				
 800e5b0:	f7f7 fe64 	bl	800627c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);	
 800e5b4:	4a06      	ldr	r2, [pc, #24]	; (800e5d0 <DMA_Restart+0x44>)
 800e5b6:	4908      	ldr	r1, [pc, #32]	; (800e5d8 <DMA_Restart+0x4c>)
 800e5b8:	88d3      	ldrh	r3, [r2, #6]
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	3210      	adds	r2, #16
}
 800e5be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);	
 800e5c2:	f7f7 bde9 	b.w	8006198 <HAL_DMA_Start>
 800e5c6:	bf00      	nop
 800e5c8:	2000ce84 	.word	0x2000ce84
 800e5cc:	2000d058 	.word	0x2000d058
 800e5d0:	20004868 	.word	0x20004868
 800e5d4:	40000038 	.word	0x40000038
 800e5d8:	40000034 	.word	0x40000034

0800e5dc <MX_USART2_UART_Init>:
  //HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  //HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);

  huart2.Instance = USART2;
 800e5dc:	4b09      	ldr	r3, [pc, #36]	; (800e604 <MX_USART2_UART_Init+0x28>)
 800e5de:	4a0a      	ldr	r2, [pc, #40]	; (800e608 <MX_USART2_UART_Init+0x2c>)
{
 800e5e0:	b410      	push	{r4}
  huart2.Init.BaudRate = UART_SPEED;
 800e5e2:	f44f 24e1 	mov.w	r4, #460800	; 0x70800
  huart2.Instance = USART2;
 800e5e6:	601a      	str	r2, [r3, #0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800e5e8:	210c      	movs	r1, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800e5ea:	2200      	movs	r2, #0
  huart2.Init.BaudRate = UART_SPEED;
 800e5ec:	605c      	str	r4, [r3, #4]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  HAL_UART_Init(&huart2);
 800e5ee:	4618      	mov	r0, r3

}
 800e5f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart2.Init.Mode = UART_MODE_TX_RX;
 800e5f4:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800e5f6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 800e5fa:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800e5fc:	e9c3 2206 	strd	r2, r2, [r3, #24]
  HAL_UART_Init(&huart2);
 800e600:	f7fa ba32 	b.w	8008a68 <HAL_UART_Init>
 800e604:	2000d3bc 	.word	0x2000d3bc
 800e608:	40004400 	.word	0x40004400

0800e60c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e60c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800e60e:	4b17      	ldr	r3, [pc, #92]	; (800e66c <HAL_UART_MspInit+0x60>)
 800e610:	6804      	ldr	r4, [r0, #0]
 800e612:	429c      	cmp	r4, r3
{
 800e614:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 800e616:	d001      	beq.n	800e61c <HAL_UART_MspInit+0x10>
    //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);		
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800e618:	b006      	add	sp, #24
 800e61a:	bd70      	pop	{r4, r5, r6, pc}
    __USART2_CLK_ENABLE();
 800e61c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 800e620:	210c      	movs	r1, #12
    __USART2_CLK_ENABLE();
 800e622:	69da      	ldr	r2, [r3, #28]
 800e624:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800e628:	61da      	str	r2, [r3, #28]
 800e62a:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 800e62c:	9101      	str	r1, [sp, #4]
    __USART2_CLK_ENABLE();
 800e62e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e632:	2002      	movs	r0, #2
    __USART2_CLK_ENABLE();
 800e634:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800e636:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800e638:	2307      	movs	r3, #7
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800e63a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e63c:	9002      	str	r0, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;   // GPIO_PULLUP
 800e63e:	2501      	movs	r5, #1
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800e640:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800e644:	e9cd 5203 	strd	r5, r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800e648:	9305      	str	r3, [sp, #20]
    __USART2_CLK_ENABLE();
 800e64a:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800e64c:	f7f7 fefa 	bl	8006444 <HAL_GPIO_Init>
		USART2->CR1 |= USART_CR1_RXNEIE;
 800e650:	6823      	ldr	r3, [r4, #0]
 800e652:	f043 0320 	orr.w	r3, r3, #32
 800e656:	6023      	str	r3, [r4, #0]
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800e658:	2200      	movs	r2, #0
 800e65a:	2106      	movs	r1, #6
 800e65c:	2026      	movs	r0, #38	; 0x26
 800e65e:	f7f7 fb67 	bl	8005d30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800e662:	2026      	movs	r0, #38	; 0x26
 800e664:	f7f7 fb9a 	bl	8005d9c <HAL_NVIC_EnableIRQ>
}
 800e668:	b006      	add	sp, #24
 800e66a:	bd70      	pop	{r4, r5, r6, pc}
 800e66c:	40004400 	.word	0x40004400

0800e670 <UARTsendChar>:
  }
} 

/* USER CODE BEGIN 1 */
uint8_t UARTsendChar(char chr){
	while (!(USART2->ISR & USART_ISR_TXE));
 800e670:	4a03      	ldr	r2, [pc, #12]	; (800e680 <UARTsendChar+0x10>)
 800e672:	69d3      	ldr	r3, [r2, #28]
 800e674:	061b      	lsls	r3, r3, #24
 800e676:	d5fc      	bpl.n	800e672 <UARTsendChar+0x2>
	return (USART2->TDR = chr);	
 800e678:	b283      	uxth	r3, r0
 800e67a:	8513      	strh	r3, [r2, #40]	; 0x28
}
 800e67c:	4770      	bx	lr
 800e67e:	bf00      	nop
 800e680:	40004400 	.word	0x40004400

0800e684 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800e684:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e6bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800e688:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800e68a:	e003      	b.n	800e694 <LoopCopyDataInit>

0800e68c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800e68c:	4b0c      	ldr	r3, [pc, #48]	; (800e6c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800e68e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800e690:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800e692:	3104      	adds	r1, #4

0800e694 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800e694:	480b      	ldr	r0, [pc, #44]	; (800e6c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800e696:	4b0c      	ldr	r3, [pc, #48]	; (800e6c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800e698:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800e69a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800e69c:	d3f6      	bcc.n	800e68c <CopyDataInit>
	ldr	r2, =_sbss
 800e69e:	4a0b      	ldr	r2, [pc, #44]	; (800e6cc <LoopForever+0x12>)
	b	LoopFillZerobss
 800e6a0:	e002      	b.n	800e6a8 <LoopFillZerobss>

0800e6a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800e6a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800e6a4:	f842 3b04 	str.w	r3, [r2], #4

0800e6a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800e6a8:	4b09      	ldr	r3, [pc, #36]	; (800e6d0 <LoopForever+0x16>)
	cmp	r2, r3
 800e6aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800e6ac:	d3f9      	bcc.n	800e6a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800e6ae:	f7fd fc03 	bl	800beb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e6b2:	f000 f817 	bl	800e6e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800e6b6:	f7fd f9d3 	bl	800ba60 <main>

0800e6ba <LoopForever>:

LoopForever:
    b LoopForever
 800e6ba:	e7fe      	b.n	800e6ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800e6bc:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800e6c0:	08012508 	.word	0x08012508
	ldr	r0, =_sdata
 800e6c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800e6c8:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 800e6cc:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 800e6d0:	2000d430 	.word	0x2000d430

0800e6d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e6d4:	e7fe      	b.n	800e6d4 <ADC1_2_IRQHandler>
	...

0800e6d8 <__errno>:
 800e6d8:	4b01      	ldr	r3, [pc, #4]	; (800e6e0 <__errno+0x8>)
 800e6da:	6818      	ldr	r0, [r3, #0]
 800e6dc:	4770      	bx	lr
 800e6de:	bf00      	nop
 800e6e0:	20000010 	.word	0x20000010

0800e6e4 <__libc_init_array>:
 800e6e4:	b570      	push	{r4, r5, r6, lr}
 800e6e6:	4e0d      	ldr	r6, [pc, #52]	; (800e71c <__libc_init_array+0x38>)
 800e6e8:	4c0d      	ldr	r4, [pc, #52]	; (800e720 <__libc_init_array+0x3c>)
 800e6ea:	1ba4      	subs	r4, r4, r6
 800e6ec:	10a4      	asrs	r4, r4, #2
 800e6ee:	2500      	movs	r5, #0
 800e6f0:	42a5      	cmp	r5, r4
 800e6f2:	d109      	bne.n	800e708 <__libc_init_array+0x24>
 800e6f4:	4e0b      	ldr	r6, [pc, #44]	; (800e724 <__libc_init_array+0x40>)
 800e6f6:	4c0c      	ldr	r4, [pc, #48]	; (800e728 <__libc_init_array+0x44>)
 800e6f8:	f003 f920 	bl	801193c <_init>
 800e6fc:	1ba4      	subs	r4, r4, r6
 800e6fe:	10a4      	asrs	r4, r4, #2
 800e700:	2500      	movs	r5, #0
 800e702:	42a5      	cmp	r5, r4
 800e704:	d105      	bne.n	800e712 <__libc_init_array+0x2e>
 800e706:	bd70      	pop	{r4, r5, r6, pc}
 800e708:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e70c:	4798      	blx	r3
 800e70e:	3501      	adds	r5, #1
 800e710:	e7ee      	b.n	800e6f0 <__libc_init_array+0xc>
 800e712:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e716:	4798      	blx	r3
 800e718:	3501      	adds	r5, #1
 800e71a:	e7f2      	b.n	800e702 <__libc_init_array+0x1e>
 800e71c:	08012500 	.word	0x08012500
 800e720:	08012500 	.word	0x08012500
 800e724:	08012500 	.word	0x08012500
 800e728:	08012504 	.word	0x08012504

0800e72c <memcpy>:
 800e72c:	b510      	push	{r4, lr}
 800e72e:	1e43      	subs	r3, r0, #1
 800e730:	440a      	add	r2, r1
 800e732:	4291      	cmp	r1, r2
 800e734:	d100      	bne.n	800e738 <memcpy+0xc>
 800e736:	bd10      	pop	{r4, pc}
 800e738:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e73c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e740:	e7f7      	b.n	800e732 <memcpy+0x6>

0800e742 <memset>:
 800e742:	4402      	add	r2, r0
 800e744:	4603      	mov	r3, r0
 800e746:	4293      	cmp	r3, r2
 800e748:	d100      	bne.n	800e74c <memset+0xa>
 800e74a:	4770      	bx	lr
 800e74c:	f803 1b01 	strb.w	r1, [r3], #1
 800e750:	e7f9      	b.n	800e746 <memset+0x4>
	...

0800e754 <_malloc_r>:
 800e754:	b570      	push	{r4, r5, r6, lr}
 800e756:	1ccd      	adds	r5, r1, #3
 800e758:	f025 0503 	bic.w	r5, r5, #3
 800e75c:	3508      	adds	r5, #8
 800e75e:	2d0c      	cmp	r5, #12
 800e760:	bf38      	it	cc
 800e762:	250c      	movcc	r5, #12
 800e764:	2d00      	cmp	r5, #0
 800e766:	4606      	mov	r6, r0
 800e768:	db01      	blt.n	800e76e <_malloc_r+0x1a>
 800e76a:	42a9      	cmp	r1, r5
 800e76c:	d903      	bls.n	800e776 <_malloc_r+0x22>
 800e76e:	230c      	movs	r3, #12
 800e770:	6033      	str	r3, [r6, #0]
 800e772:	2000      	movs	r0, #0
 800e774:	bd70      	pop	{r4, r5, r6, pc}
 800e776:	f001 fb99 	bl	800feac <__malloc_lock>
 800e77a:	4a21      	ldr	r2, [pc, #132]	; (800e800 <_malloc_r+0xac>)
 800e77c:	6814      	ldr	r4, [r2, #0]
 800e77e:	4621      	mov	r1, r4
 800e780:	b991      	cbnz	r1, 800e7a8 <_malloc_r+0x54>
 800e782:	4c20      	ldr	r4, [pc, #128]	; (800e804 <_malloc_r+0xb0>)
 800e784:	6823      	ldr	r3, [r4, #0]
 800e786:	b91b      	cbnz	r3, 800e790 <_malloc_r+0x3c>
 800e788:	4630      	mov	r0, r6
 800e78a:	f000 fd03 	bl	800f194 <_sbrk_r>
 800e78e:	6020      	str	r0, [r4, #0]
 800e790:	4629      	mov	r1, r5
 800e792:	4630      	mov	r0, r6
 800e794:	f000 fcfe 	bl	800f194 <_sbrk_r>
 800e798:	1c43      	adds	r3, r0, #1
 800e79a:	d124      	bne.n	800e7e6 <_malloc_r+0x92>
 800e79c:	230c      	movs	r3, #12
 800e79e:	6033      	str	r3, [r6, #0]
 800e7a0:	4630      	mov	r0, r6
 800e7a2:	f001 fb84 	bl	800feae <__malloc_unlock>
 800e7a6:	e7e4      	b.n	800e772 <_malloc_r+0x1e>
 800e7a8:	680b      	ldr	r3, [r1, #0]
 800e7aa:	1b5b      	subs	r3, r3, r5
 800e7ac:	d418      	bmi.n	800e7e0 <_malloc_r+0x8c>
 800e7ae:	2b0b      	cmp	r3, #11
 800e7b0:	d90f      	bls.n	800e7d2 <_malloc_r+0x7e>
 800e7b2:	600b      	str	r3, [r1, #0]
 800e7b4:	50cd      	str	r5, [r1, r3]
 800e7b6:	18cc      	adds	r4, r1, r3
 800e7b8:	4630      	mov	r0, r6
 800e7ba:	f001 fb78 	bl	800feae <__malloc_unlock>
 800e7be:	f104 000b 	add.w	r0, r4, #11
 800e7c2:	1d23      	adds	r3, r4, #4
 800e7c4:	f020 0007 	bic.w	r0, r0, #7
 800e7c8:	1ac3      	subs	r3, r0, r3
 800e7ca:	d0d3      	beq.n	800e774 <_malloc_r+0x20>
 800e7cc:	425a      	negs	r2, r3
 800e7ce:	50e2      	str	r2, [r4, r3]
 800e7d0:	e7d0      	b.n	800e774 <_malloc_r+0x20>
 800e7d2:	428c      	cmp	r4, r1
 800e7d4:	684b      	ldr	r3, [r1, #4]
 800e7d6:	bf16      	itet	ne
 800e7d8:	6063      	strne	r3, [r4, #4]
 800e7da:	6013      	streq	r3, [r2, #0]
 800e7dc:	460c      	movne	r4, r1
 800e7de:	e7eb      	b.n	800e7b8 <_malloc_r+0x64>
 800e7e0:	460c      	mov	r4, r1
 800e7e2:	6849      	ldr	r1, [r1, #4]
 800e7e4:	e7cc      	b.n	800e780 <_malloc_r+0x2c>
 800e7e6:	1cc4      	adds	r4, r0, #3
 800e7e8:	f024 0403 	bic.w	r4, r4, #3
 800e7ec:	42a0      	cmp	r0, r4
 800e7ee:	d005      	beq.n	800e7fc <_malloc_r+0xa8>
 800e7f0:	1a21      	subs	r1, r4, r0
 800e7f2:	4630      	mov	r0, r6
 800e7f4:	f000 fcce 	bl	800f194 <_sbrk_r>
 800e7f8:	3001      	adds	r0, #1
 800e7fa:	d0cf      	beq.n	800e79c <_malloc_r+0x48>
 800e7fc:	6025      	str	r5, [r4, #0]
 800e7fe:	e7db      	b.n	800e7b8 <_malloc_r+0x64>
 800e800:	200047c0 	.word	0x200047c0
 800e804:	200047c4 	.word	0x200047c4

0800e808 <__cvt>:
 800e808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e80c:	ec55 4b10 	vmov	r4, r5, d0
 800e810:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e812:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e816:	2d00      	cmp	r5, #0
 800e818:	460e      	mov	r6, r1
 800e81a:	4691      	mov	r9, r2
 800e81c:	4619      	mov	r1, r3
 800e81e:	bfb8      	it	lt
 800e820:	4622      	movlt	r2, r4
 800e822:	462b      	mov	r3, r5
 800e824:	f027 0720 	bic.w	r7, r7, #32
 800e828:	bfbb      	ittet	lt
 800e82a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e82e:	461d      	movlt	r5, r3
 800e830:	2300      	movge	r3, #0
 800e832:	232d      	movlt	r3, #45	; 0x2d
 800e834:	bfb8      	it	lt
 800e836:	4614      	movlt	r4, r2
 800e838:	2f46      	cmp	r7, #70	; 0x46
 800e83a:	700b      	strb	r3, [r1, #0]
 800e83c:	d004      	beq.n	800e848 <__cvt+0x40>
 800e83e:	2f45      	cmp	r7, #69	; 0x45
 800e840:	d100      	bne.n	800e844 <__cvt+0x3c>
 800e842:	3601      	adds	r6, #1
 800e844:	2102      	movs	r1, #2
 800e846:	e000      	b.n	800e84a <__cvt+0x42>
 800e848:	2103      	movs	r1, #3
 800e84a:	ab03      	add	r3, sp, #12
 800e84c:	9301      	str	r3, [sp, #4]
 800e84e:	ab02      	add	r3, sp, #8
 800e850:	9300      	str	r3, [sp, #0]
 800e852:	4632      	mov	r2, r6
 800e854:	4653      	mov	r3, sl
 800e856:	ec45 4b10 	vmov	d0, r4, r5
 800e85a:	f000 fd59 	bl	800f310 <_dtoa_r>
 800e85e:	2f47      	cmp	r7, #71	; 0x47
 800e860:	4680      	mov	r8, r0
 800e862:	d102      	bne.n	800e86a <__cvt+0x62>
 800e864:	f019 0f01 	tst.w	r9, #1
 800e868:	d026      	beq.n	800e8b8 <__cvt+0xb0>
 800e86a:	2f46      	cmp	r7, #70	; 0x46
 800e86c:	eb08 0906 	add.w	r9, r8, r6
 800e870:	d111      	bne.n	800e896 <__cvt+0x8e>
 800e872:	f898 3000 	ldrb.w	r3, [r8]
 800e876:	2b30      	cmp	r3, #48	; 0x30
 800e878:	d10a      	bne.n	800e890 <__cvt+0x88>
 800e87a:	2200      	movs	r2, #0
 800e87c:	2300      	movs	r3, #0
 800e87e:	4620      	mov	r0, r4
 800e880:	4629      	mov	r1, r5
 800e882:	f7f2 f929 	bl	8000ad8 <__aeabi_dcmpeq>
 800e886:	b918      	cbnz	r0, 800e890 <__cvt+0x88>
 800e888:	f1c6 0601 	rsb	r6, r6, #1
 800e88c:	f8ca 6000 	str.w	r6, [sl]
 800e890:	f8da 3000 	ldr.w	r3, [sl]
 800e894:	4499      	add	r9, r3
 800e896:	2200      	movs	r2, #0
 800e898:	2300      	movs	r3, #0
 800e89a:	4620      	mov	r0, r4
 800e89c:	4629      	mov	r1, r5
 800e89e:	f7f2 f91b 	bl	8000ad8 <__aeabi_dcmpeq>
 800e8a2:	b938      	cbnz	r0, 800e8b4 <__cvt+0xac>
 800e8a4:	2230      	movs	r2, #48	; 0x30
 800e8a6:	9b03      	ldr	r3, [sp, #12]
 800e8a8:	454b      	cmp	r3, r9
 800e8aa:	d205      	bcs.n	800e8b8 <__cvt+0xb0>
 800e8ac:	1c59      	adds	r1, r3, #1
 800e8ae:	9103      	str	r1, [sp, #12]
 800e8b0:	701a      	strb	r2, [r3, #0]
 800e8b2:	e7f8      	b.n	800e8a6 <__cvt+0x9e>
 800e8b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800e8b8:	9b03      	ldr	r3, [sp, #12]
 800e8ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e8bc:	eba3 0308 	sub.w	r3, r3, r8
 800e8c0:	4640      	mov	r0, r8
 800e8c2:	6013      	str	r3, [r2, #0]
 800e8c4:	b004      	add	sp, #16
 800e8c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e8ca <__exponent>:
 800e8ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e8cc:	2900      	cmp	r1, #0
 800e8ce:	4604      	mov	r4, r0
 800e8d0:	bfba      	itte	lt
 800e8d2:	4249      	neglt	r1, r1
 800e8d4:	232d      	movlt	r3, #45	; 0x2d
 800e8d6:	232b      	movge	r3, #43	; 0x2b
 800e8d8:	2909      	cmp	r1, #9
 800e8da:	f804 2b02 	strb.w	r2, [r4], #2
 800e8de:	7043      	strb	r3, [r0, #1]
 800e8e0:	dd20      	ble.n	800e924 <__exponent+0x5a>
 800e8e2:	f10d 0307 	add.w	r3, sp, #7
 800e8e6:	461f      	mov	r7, r3
 800e8e8:	260a      	movs	r6, #10
 800e8ea:	fb91 f5f6 	sdiv	r5, r1, r6
 800e8ee:	fb06 1115 	mls	r1, r6, r5, r1
 800e8f2:	3130      	adds	r1, #48	; 0x30
 800e8f4:	2d09      	cmp	r5, #9
 800e8f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e8fa:	f103 32ff 	add.w	r2, r3, #4294967295
 800e8fe:	4629      	mov	r1, r5
 800e900:	dc09      	bgt.n	800e916 <__exponent+0x4c>
 800e902:	3130      	adds	r1, #48	; 0x30
 800e904:	3b02      	subs	r3, #2
 800e906:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e90a:	42bb      	cmp	r3, r7
 800e90c:	4622      	mov	r2, r4
 800e90e:	d304      	bcc.n	800e91a <__exponent+0x50>
 800e910:	1a10      	subs	r0, r2, r0
 800e912:	b003      	add	sp, #12
 800e914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e916:	4613      	mov	r3, r2
 800e918:	e7e7      	b.n	800e8ea <__exponent+0x20>
 800e91a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e91e:	f804 2b01 	strb.w	r2, [r4], #1
 800e922:	e7f2      	b.n	800e90a <__exponent+0x40>
 800e924:	2330      	movs	r3, #48	; 0x30
 800e926:	4419      	add	r1, r3
 800e928:	7083      	strb	r3, [r0, #2]
 800e92a:	1d02      	adds	r2, r0, #4
 800e92c:	70c1      	strb	r1, [r0, #3]
 800e92e:	e7ef      	b.n	800e910 <__exponent+0x46>

0800e930 <_printf_float>:
 800e930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e934:	b08d      	sub	sp, #52	; 0x34
 800e936:	460c      	mov	r4, r1
 800e938:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e93c:	4616      	mov	r6, r2
 800e93e:	461f      	mov	r7, r3
 800e940:	4605      	mov	r5, r0
 800e942:	f001 fa9d 	bl	800fe80 <_localeconv_r>
 800e946:	6803      	ldr	r3, [r0, #0]
 800e948:	9304      	str	r3, [sp, #16]
 800e94a:	4618      	mov	r0, r3
 800e94c:	f7f1 fc48 	bl	80001e0 <strlen>
 800e950:	2300      	movs	r3, #0
 800e952:	930a      	str	r3, [sp, #40]	; 0x28
 800e954:	f8d8 3000 	ldr.w	r3, [r8]
 800e958:	9005      	str	r0, [sp, #20]
 800e95a:	3307      	adds	r3, #7
 800e95c:	f023 0307 	bic.w	r3, r3, #7
 800e960:	f103 0208 	add.w	r2, r3, #8
 800e964:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e968:	f8d4 b000 	ldr.w	fp, [r4]
 800e96c:	f8c8 2000 	str.w	r2, [r8]
 800e970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e974:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e978:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e97c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e980:	9307      	str	r3, [sp, #28]
 800e982:	f8cd 8018 	str.w	r8, [sp, #24]
 800e986:	f04f 32ff 	mov.w	r2, #4294967295
 800e98a:	4ba7      	ldr	r3, [pc, #668]	; (800ec28 <_printf_float+0x2f8>)
 800e98c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e990:	f7f2 f8d4 	bl	8000b3c <__aeabi_dcmpun>
 800e994:	bb70      	cbnz	r0, 800e9f4 <_printf_float+0xc4>
 800e996:	f04f 32ff 	mov.w	r2, #4294967295
 800e99a:	4ba3      	ldr	r3, [pc, #652]	; (800ec28 <_printf_float+0x2f8>)
 800e99c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9a0:	f7f2 f8ae 	bl	8000b00 <__aeabi_dcmple>
 800e9a4:	bb30      	cbnz	r0, 800e9f4 <_printf_float+0xc4>
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	4640      	mov	r0, r8
 800e9ac:	4649      	mov	r1, r9
 800e9ae:	f7f2 f89d 	bl	8000aec <__aeabi_dcmplt>
 800e9b2:	b110      	cbz	r0, 800e9ba <_printf_float+0x8a>
 800e9b4:	232d      	movs	r3, #45	; 0x2d
 800e9b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e9ba:	4a9c      	ldr	r2, [pc, #624]	; (800ec2c <_printf_float+0x2fc>)
 800e9bc:	4b9c      	ldr	r3, [pc, #624]	; (800ec30 <_printf_float+0x300>)
 800e9be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e9c2:	bf8c      	ite	hi
 800e9c4:	4690      	movhi	r8, r2
 800e9c6:	4698      	movls	r8, r3
 800e9c8:	2303      	movs	r3, #3
 800e9ca:	f02b 0204 	bic.w	r2, fp, #4
 800e9ce:	6123      	str	r3, [r4, #16]
 800e9d0:	6022      	str	r2, [r4, #0]
 800e9d2:	f04f 0900 	mov.w	r9, #0
 800e9d6:	9700      	str	r7, [sp, #0]
 800e9d8:	4633      	mov	r3, r6
 800e9da:	aa0b      	add	r2, sp, #44	; 0x2c
 800e9dc:	4621      	mov	r1, r4
 800e9de:	4628      	mov	r0, r5
 800e9e0:	f000 f9e6 	bl	800edb0 <_printf_common>
 800e9e4:	3001      	adds	r0, #1
 800e9e6:	f040 808d 	bne.w	800eb04 <_printf_float+0x1d4>
 800e9ea:	f04f 30ff 	mov.w	r0, #4294967295
 800e9ee:	b00d      	add	sp, #52	; 0x34
 800e9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9f4:	4642      	mov	r2, r8
 800e9f6:	464b      	mov	r3, r9
 800e9f8:	4640      	mov	r0, r8
 800e9fa:	4649      	mov	r1, r9
 800e9fc:	f7f2 f89e 	bl	8000b3c <__aeabi_dcmpun>
 800ea00:	b110      	cbz	r0, 800ea08 <_printf_float+0xd8>
 800ea02:	4a8c      	ldr	r2, [pc, #560]	; (800ec34 <_printf_float+0x304>)
 800ea04:	4b8c      	ldr	r3, [pc, #560]	; (800ec38 <_printf_float+0x308>)
 800ea06:	e7da      	b.n	800e9be <_printf_float+0x8e>
 800ea08:	6861      	ldr	r1, [r4, #4]
 800ea0a:	1c4b      	adds	r3, r1, #1
 800ea0c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800ea10:	a80a      	add	r0, sp, #40	; 0x28
 800ea12:	d13e      	bne.n	800ea92 <_printf_float+0x162>
 800ea14:	2306      	movs	r3, #6
 800ea16:	6063      	str	r3, [r4, #4]
 800ea18:	2300      	movs	r3, #0
 800ea1a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ea1e:	ab09      	add	r3, sp, #36	; 0x24
 800ea20:	9300      	str	r3, [sp, #0]
 800ea22:	ec49 8b10 	vmov	d0, r8, r9
 800ea26:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ea2a:	6022      	str	r2, [r4, #0]
 800ea2c:	f8cd a004 	str.w	sl, [sp, #4]
 800ea30:	6861      	ldr	r1, [r4, #4]
 800ea32:	4628      	mov	r0, r5
 800ea34:	f7ff fee8 	bl	800e808 <__cvt>
 800ea38:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800ea3c:	2b47      	cmp	r3, #71	; 0x47
 800ea3e:	4680      	mov	r8, r0
 800ea40:	d109      	bne.n	800ea56 <_printf_float+0x126>
 800ea42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea44:	1cd8      	adds	r0, r3, #3
 800ea46:	db02      	blt.n	800ea4e <_printf_float+0x11e>
 800ea48:	6862      	ldr	r2, [r4, #4]
 800ea4a:	4293      	cmp	r3, r2
 800ea4c:	dd47      	ble.n	800eade <_printf_float+0x1ae>
 800ea4e:	f1aa 0a02 	sub.w	sl, sl, #2
 800ea52:	fa5f fa8a 	uxtb.w	sl, sl
 800ea56:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ea5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea5c:	d824      	bhi.n	800eaa8 <_printf_float+0x178>
 800ea5e:	3901      	subs	r1, #1
 800ea60:	4652      	mov	r2, sl
 800ea62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ea66:	9109      	str	r1, [sp, #36]	; 0x24
 800ea68:	f7ff ff2f 	bl	800e8ca <__exponent>
 800ea6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea6e:	1813      	adds	r3, r2, r0
 800ea70:	2a01      	cmp	r2, #1
 800ea72:	4681      	mov	r9, r0
 800ea74:	6123      	str	r3, [r4, #16]
 800ea76:	dc02      	bgt.n	800ea7e <_printf_float+0x14e>
 800ea78:	6822      	ldr	r2, [r4, #0]
 800ea7a:	07d1      	lsls	r1, r2, #31
 800ea7c:	d501      	bpl.n	800ea82 <_printf_float+0x152>
 800ea7e:	3301      	adds	r3, #1
 800ea80:	6123      	str	r3, [r4, #16]
 800ea82:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d0a5      	beq.n	800e9d6 <_printf_float+0xa6>
 800ea8a:	232d      	movs	r3, #45	; 0x2d
 800ea8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea90:	e7a1      	b.n	800e9d6 <_printf_float+0xa6>
 800ea92:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ea96:	f000 8177 	beq.w	800ed88 <_printf_float+0x458>
 800ea9a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ea9e:	d1bb      	bne.n	800ea18 <_printf_float+0xe8>
 800eaa0:	2900      	cmp	r1, #0
 800eaa2:	d1b9      	bne.n	800ea18 <_printf_float+0xe8>
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	e7b6      	b.n	800ea16 <_printf_float+0xe6>
 800eaa8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800eaac:	d119      	bne.n	800eae2 <_printf_float+0x1b2>
 800eaae:	2900      	cmp	r1, #0
 800eab0:	6863      	ldr	r3, [r4, #4]
 800eab2:	dd0c      	ble.n	800eace <_printf_float+0x19e>
 800eab4:	6121      	str	r1, [r4, #16]
 800eab6:	b913      	cbnz	r3, 800eabe <_printf_float+0x18e>
 800eab8:	6822      	ldr	r2, [r4, #0]
 800eaba:	07d2      	lsls	r2, r2, #31
 800eabc:	d502      	bpl.n	800eac4 <_printf_float+0x194>
 800eabe:	3301      	adds	r3, #1
 800eac0:	440b      	add	r3, r1
 800eac2:	6123      	str	r3, [r4, #16]
 800eac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eac6:	65a3      	str	r3, [r4, #88]	; 0x58
 800eac8:	f04f 0900 	mov.w	r9, #0
 800eacc:	e7d9      	b.n	800ea82 <_printf_float+0x152>
 800eace:	b913      	cbnz	r3, 800ead6 <_printf_float+0x1a6>
 800ead0:	6822      	ldr	r2, [r4, #0]
 800ead2:	07d0      	lsls	r0, r2, #31
 800ead4:	d501      	bpl.n	800eada <_printf_float+0x1aa>
 800ead6:	3302      	adds	r3, #2
 800ead8:	e7f3      	b.n	800eac2 <_printf_float+0x192>
 800eada:	2301      	movs	r3, #1
 800eadc:	e7f1      	b.n	800eac2 <_printf_float+0x192>
 800eade:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800eae2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800eae6:	4293      	cmp	r3, r2
 800eae8:	db05      	blt.n	800eaf6 <_printf_float+0x1c6>
 800eaea:	6822      	ldr	r2, [r4, #0]
 800eaec:	6123      	str	r3, [r4, #16]
 800eaee:	07d1      	lsls	r1, r2, #31
 800eaf0:	d5e8      	bpl.n	800eac4 <_printf_float+0x194>
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	e7e5      	b.n	800eac2 <_printf_float+0x192>
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	bfd4      	ite	le
 800eafa:	f1c3 0302 	rsble	r3, r3, #2
 800eafe:	2301      	movgt	r3, #1
 800eb00:	4413      	add	r3, r2
 800eb02:	e7de      	b.n	800eac2 <_printf_float+0x192>
 800eb04:	6823      	ldr	r3, [r4, #0]
 800eb06:	055a      	lsls	r2, r3, #21
 800eb08:	d407      	bmi.n	800eb1a <_printf_float+0x1ea>
 800eb0a:	6923      	ldr	r3, [r4, #16]
 800eb0c:	4642      	mov	r2, r8
 800eb0e:	4631      	mov	r1, r6
 800eb10:	4628      	mov	r0, r5
 800eb12:	47b8      	blx	r7
 800eb14:	3001      	adds	r0, #1
 800eb16:	d12b      	bne.n	800eb70 <_printf_float+0x240>
 800eb18:	e767      	b.n	800e9ea <_printf_float+0xba>
 800eb1a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800eb1e:	f240 80dc 	bls.w	800ecda <_printf_float+0x3aa>
 800eb22:	2200      	movs	r2, #0
 800eb24:	2300      	movs	r3, #0
 800eb26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eb2a:	f7f1 ffd5 	bl	8000ad8 <__aeabi_dcmpeq>
 800eb2e:	2800      	cmp	r0, #0
 800eb30:	d033      	beq.n	800eb9a <_printf_float+0x26a>
 800eb32:	2301      	movs	r3, #1
 800eb34:	4a41      	ldr	r2, [pc, #260]	; (800ec3c <_printf_float+0x30c>)
 800eb36:	4631      	mov	r1, r6
 800eb38:	4628      	mov	r0, r5
 800eb3a:	47b8      	blx	r7
 800eb3c:	3001      	adds	r0, #1
 800eb3e:	f43f af54 	beq.w	800e9ea <_printf_float+0xba>
 800eb42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb46:	429a      	cmp	r2, r3
 800eb48:	db02      	blt.n	800eb50 <_printf_float+0x220>
 800eb4a:	6823      	ldr	r3, [r4, #0]
 800eb4c:	07d8      	lsls	r0, r3, #31
 800eb4e:	d50f      	bpl.n	800eb70 <_printf_float+0x240>
 800eb50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb54:	4631      	mov	r1, r6
 800eb56:	4628      	mov	r0, r5
 800eb58:	47b8      	blx	r7
 800eb5a:	3001      	adds	r0, #1
 800eb5c:	f43f af45 	beq.w	800e9ea <_printf_float+0xba>
 800eb60:	f04f 0800 	mov.w	r8, #0
 800eb64:	f104 091a 	add.w	r9, r4, #26
 800eb68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb6a:	3b01      	subs	r3, #1
 800eb6c:	4543      	cmp	r3, r8
 800eb6e:	dc09      	bgt.n	800eb84 <_printf_float+0x254>
 800eb70:	6823      	ldr	r3, [r4, #0]
 800eb72:	079b      	lsls	r3, r3, #30
 800eb74:	f100 8103 	bmi.w	800ed7e <_printf_float+0x44e>
 800eb78:	68e0      	ldr	r0, [r4, #12]
 800eb7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb7c:	4298      	cmp	r0, r3
 800eb7e:	bfb8      	it	lt
 800eb80:	4618      	movlt	r0, r3
 800eb82:	e734      	b.n	800e9ee <_printf_float+0xbe>
 800eb84:	2301      	movs	r3, #1
 800eb86:	464a      	mov	r2, r9
 800eb88:	4631      	mov	r1, r6
 800eb8a:	4628      	mov	r0, r5
 800eb8c:	47b8      	blx	r7
 800eb8e:	3001      	adds	r0, #1
 800eb90:	f43f af2b 	beq.w	800e9ea <_printf_float+0xba>
 800eb94:	f108 0801 	add.w	r8, r8, #1
 800eb98:	e7e6      	b.n	800eb68 <_printf_float+0x238>
 800eb9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	dc2b      	bgt.n	800ebf8 <_printf_float+0x2c8>
 800eba0:	2301      	movs	r3, #1
 800eba2:	4a26      	ldr	r2, [pc, #152]	; (800ec3c <_printf_float+0x30c>)
 800eba4:	4631      	mov	r1, r6
 800eba6:	4628      	mov	r0, r5
 800eba8:	47b8      	blx	r7
 800ebaa:	3001      	adds	r0, #1
 800ebac:	f43f af1d 	beq.w	800e9ea <_printf_float+0xba>
 800ebb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebb2:	b923      	cbnz	r3, 800ebbe <_printf_float+0x28e>
 800ebb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebb6:	b913      	cbnz	r3, 800ebbe <_printf_float+0x28e>
 800ebb8:	6823      	ldr	r3, [r4, #0]
 800ebba:	07d9      	lsls	r1, r3, #31
 800ebbc:	d5d8      	bpl.n	800eb70 <_printf_float+0x240>
 800ebbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebc2:	4631      	mov	r1, r6
 800ebc4:	4628      	mov	r0, r5
 800ebc6:	47b8      	blx	r7
 800ebc8:	3001      	adds	r0, #1
 800ebca:	f43f af0e 	beq.w	800e9ea <_printf_float+0xba>
 800ebce:	f04f 0900 	mov.w	r9, #0
 800ebd2:	f104 0a1a 	add.w	sl, r4, #26
 800ebd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebd8:	425b      	negs	r3, r3
 800ebda:	454b      	cmp	r3, r9
 800ebdc:	dc01      	bgt.n	800ebe2 <_printf_float+0x2b2>
 800ebde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebe0:	e794      	b.n	800eb0c <_printf_float+0x1dc>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	4652      	mov	r2, sl
 800ebe6:	4631      	mov	r1, r6
 800ebe8:	4628      	mov	r0, r5
 800ebea:	47b8      	blx	r7
 800ebec:	3001      	adds	r0, #1
 800ebee:	f43f aefc 	beq.w	800e9ea <_printf_float+0xba>
 800ebf2:	f109 0901 	add.w	r9, r9, #1
 800ebf6:	e7ee      	b.n	800ebd6 <_printf_float+0x2a6>
 800ebf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ebfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ebfc:	429a      	cmp	r2, r3
 800ebfe:	bfa8      	it	ge
 800ec00:	461a      	movge	r2, r3
 800ec02:	2a00      	cmp	r2, #0
 800ec04:	4691      	mov	r9, r2
 800ec06:	dd07      	ble.n	800ec18 <_printf_float+0x2e8>
 800ec08:	4613      	mov	r3, r2
 800ec0a:	4631      	mov	r1, r6
 800ec0c:	4642      	mov	r2, r8
 800ec0e:	4628      	mov	r0, r5
 800ec10:	47b8      	blx	r7
 800ec12:	3001      	adds	r0, #1
 800ec14:	f43f aee9 	beq.w	800e9ea <_printf_float+0xba>
 800ec18:	f104 031a 	add.w	r3, r4, #26
 800ec1c:	f04f 0b00 	mov.w	fp, #0
 800ec20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ec24:	9306      	str	r3, [sp, #24]
 800ec26:	e015      	b.n	800ec54 <_printf_float+0x324>
 800ec28:	7fefffff 	.word	0x7fefffff
 800ec2c:	0801225c 	.word	0x0801225c
 800ec30:	08012258 	.word	0x08012258
 800ec34:	08012264 	.word	0x08012264
 800ec38:	08012260 	.word	0x08012260
 800ec3c:	08012268 	.word	0x08012268
 800ec40:	2301      	movs	r3, #1
 800ec42:	9a06      	ldr	r2, [sp, #24]
 800ec44:	4631      	mov	r1, r6
 800ec46:	4628      	mov	r0, r5
 800ec48:	47b8      	blx	r7
 800ec4a:	3001      	adds	r0, #1
 800ec4c:	f43f aecd 	beq.w	800e9ea <_printf_float+0xba>
 800ec50:	f10b 0b01 	add.w	fp, fp, #1
 800ec54:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ec58:	ebaa 0309 	sub.w	r3, sl, r9
 800ec5c:	455b      	cmp	r3, fp
 800ec5e:	dcef      	bgt.n	800ec40 <_printf_float+0x310>
 800ec60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ec64:	429a      	cmp	r2, r3
 800ec66:	44d0      	add	r8, sl
 800ec68:	db15      	blt.n	800ec96 <_printf_float+0x366>
 800ec6a:	6823      	ldr	r3, [r4, #0]
 800ec6c:	07da      	lsls	r2, r3, #31
 800ec6e:	d412      	bmi.n	800ec96 <_printf_float+0x366>
 800ec70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec72:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec74:	eba3 020a 	sub.w	r2, r3, sl
 800ec78:	eba3 0a01 	sub.w	sl, r3, r1
 800ec7c:	4592      	cmp	sl, r2
 800ec7e:	bfa8      	it	ge
 800ec80:	4692      	movge	sl, r2
 800ec82:	f1ba 0f00 	cmp.w	sl, #0
 800ec86:	dc0e      	bgt.n	800eca6 <_printf_float+0x376>
 800ec88:	f04f 0800 	mov.w	r8, #0
 800ec8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec90:	f104 091a 	add.w	r9, r4, #26
 800ec94:	e019      	b.n	800ecca <_printf_float+0x39a>
 800ec96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec9a:	4631      	mov	r1, r6
 800ec9c:	4628      	mov	r0, r5
 800ec9e:	47b8      	blx	r7
 800eca0:	3001      	adds	r0, #1
 800eca2:	d1e5      	bne.n	800ec70 <_printf_float+0x340>
 800eca4:	e6a1      	b.n	800e9ea <_printf_float+0xba>
 800eca6:	4653      	mov	r3, sl
 800eca8:	4642      	mov	r2, r8
 800ecaa:	4631      	mov	r1, r6
 800ecac:	4628      	mov	r0, r5
 800ecae:	47b8      	blx	r7
 800ecb0:	3001      	adds	r0, #1
 800ecb2:	d1e9      	bne.n	800ec88 <_printf_float+0x358>
 800ecb4:	e699      	b.n	800e9ea <_printf_float+0xba>
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	464a      	mov	r2, r9
 800ecba:	4631      	mov	r1, r6
 800ecbc:	4628      	mov	r0, r5
 800ecbe:	47b8      	blx	r7
 800ecc0:	3001      	adds	r0, #1
 800ecc2:	f43f ae92 	beq.w	800e9ea <_printf_float+0xba>
 800ecc6:	f108 0801 	add.w	r8, r8, #1
 800ecca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ecce:	1a9b      	subs	r3, r3, r2
 800ecd0:	eba3 030a 	sub.w	r3, r3, sl
 800ecd4:	4543      	cmp	r3, r8
 800ecd6:	dcee      	bgt.n	800ecb6 <_printf_float+0x386>
 800ecd8:	e74a      	b.n	800eb70 <_printf_float+0x240>
 800ecda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ecdc:	2a01      	cmp	r2, #1
 800ecde:	dc01      	bgt.n	800ece4 <_printf_float+0x3b4>
 800ece0:	07db      	lsls	r3, r3, #31
 800ece2:	d53a      	bpl.n	800ed5a <_printf_float+0x42a>
 800ece4:	2301      	movs	r3, #1
 800ece6:	4642      	mov	r2, r8
 800ece8:	4631      	mov	r1, r6
 800ecea:	4628      	mov	r0, r5
 800ecec:	47b8      	blx	r7
 800ecee:	3001      	adds	r0, #1
 800ecf0:	f43f ae7b 	beq.w	800e9ea <_printf_float+0xba>
 800ecf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ecf8:	4631      	mov	r1, r6
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	47b8      	blx	r7
 800ecfe:	3001      	adds	r0, #1
 800ed00:	f108 0801 	add.w	r8, r8, #1
 800ed04:	f43f ae71 	beq.w	800e9ea <_printf_float+0xba>
 800ed08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	f103 3aff 	add.w	sl, r3, #4294967295
 800ed10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ed14:	2300      	movs	r3, #0
 800ed16:	f7f1 fedf 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed1a:	b9c8      	cbnz	r0, 800ed50 <_printf_float+0x420>
 800ed1c:	4653      	mov	r3, sl
 800ed1e:	4642      	mov	r2, r8
 800ed20:	4631      	mov	r1, r6
 800ed22:	4628      	mov	r0, r5
 800ed24:	47b8      	blx	r7
 800ed26:	3001      	adds	r0, #1
 800ed28:	d10e      	bne.n	800ed48 <_printf_float+0x418>
 800ed2a:	e65e      	b.n	800e9ea <_printf_float+0xba>
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	4652      	mov	r2, sl
 800ed30:	4631      	mov	r1, r6
 800ed32:	4628      	mov	r0, r5
 800ed34:	47b8      	blx	r7
 800ed36:	3001      	adds	r0, #1
 800ed38:	f43f ae57 	beq.w	800e9ea <_printf_float+0xba>
 800ed3c:	f108 0801 	add.w	r8, r8, #1
 800ed40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed42:	3b01      	subs	r3, #1
 800ed44:	4543      	cmp	r3, r8
 800ed46:	dcf1      	bgt.n	800ed2c <_printf_float+0x3fc>
 800ed48:	464b      	mov	r3, r9
 800ed4a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ed4e:	e6de      	b.n	800eb0e <_printf_float+0x1de>
 800ed50:	f04f 0800 	mov.w	r8, #0
 800ed54:	f104 0a1a 	add.w	sl, r4, #26
 800ed58:	e7f2      	b.n	800ed40 <_printf_float+0x410>
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	e7df      	b.n	800ed1e <_printf_float+0x3ee>
 800ed5e:	2301      	movs	r3, #1
 800ed60:	464a      	mov	r2, r9
 800ed62:	4631      	mov	r1, r6
 800ed64:	4628      	mov	r0, r5
 800ed66:	47b8      	blx	r7
 800ed68:	3001      	adds	r0, #1
 800ed6a:	f43f ae3e 	beq.w	800e9ea <_printf_float+0xba>
 800ed6e:	f108 0801 	add.w	r8, r8, #1
 800ed72:	68e3      	ldr	r3, [r4, #12]
 800ed74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ed76:	1a9b      	subs	r3, r3, r2
 800ed78:	4543      	cmp	r3, r8
 800ed7a:	dcf0      	bgt.n	800ed5e <_printf_float+0x42e>
 800ed7c:	e6fc      	b.n	800eb78 <_printf_float+0x248>
 800ed7e:	f04f 0800 	mov.w	r8, #0
 800ed82:	f104 0919 	add.w	r9, r4, #25
 800ed86:	e7f4      	b.n	800ed72 <_printf_float+0x442>
 800ed88:	2900      	cmp	r1, #0
 800ed8a:	f43f ae8b 	beq.w	800eaa4 <_printf_float+0x174>
 800ed8e:	2300      	movs	r3, #0
 800ed90:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ed94:	ab09      	add	r3, sp, #36	; 0x24
 800ed96:	9300      	str	r3, [sp, #0]
 800ed98:	ec49 8b10 	vmov	d0, r8, r9
 800ed9c:	6022      	str	r2, [r4, #0]
 800ed9e:	f8cd a004 	str.w	sl, [sp, #4]
 800eda2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800eda6:	4628      	mov	r0, r5
 800eda8:	f7ff fd2e 	bl	800e808 <__cvt>
 800edac:	4680      	mov	r8, r0
 800edae:	e648      	b.n	800ea42 <_printf_float+0x112>

0800edb0 <_printf_common>:
 800edb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edb4:	4691      	mov	r9, r2
 800edb6:	461f      	mov	r7, r3
 800edb8:	688a      	ldr	r2, [r1, #8]
 800edba:	690b      	ldr	r3, [r1, #16]
 800edbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800edc0:	4293      	cmp	r3, r2
 800edc2:	bfb8      	it	lt
 800edc4:	4613      	movlt	r3, r2
 800edc6:	f8c9 3000 	str.w	r3, [r9]
 800edca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800edce:	4606      	mov	r6, r0
 800edd0:	460c      	mov	r4, r1
 800edd2:	b112      	cbz	r2, 800edda <_printf_common+0x2a>
 800edd4:	3301      	adds	r3, #1
 800edd6:	f8c9 3000 	str.w	r3, [r9]
 800edda:	6823      	ldr	r3, [r4, #0]
 800eddc:	0699      	lsls	r1, r3, #26
 800edde:	bf42      	ittt	mi
 800ede0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ede4:	3302      	addmi	r3, #2
 800ede6:	f8c9 3000 	strmi.w	r3, [r9]
 800edea:	6825      	ldr	r5, [r4, #0]
 800edec:	f015 0506 	ands.w	r5, r5, #6
 800edf0:	d107      	bne.n	800ee02 <_printf_common+0x52>
 800edf2:	f104 0a19 	add.w	sl, r4, #25
 800edf6:	68e3      	ldr	r3, [r4, #12]
 800edf8:	f8d9 2000 	ldr.w	r2, [r9]
 800edfc:	1a9b      	subs	r3, r3, r2
 800edfe:	42ab      	cmp	r3, r5
 800ee00:	dc28      	bgt.n	800ee54 <_printf_common+0xa4>
 800ee02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ee06:	6822      	ldr	r2, [r4, #0]
 800ee08:	3300      	adds	r3, #0
 800ee0a:	bf18      	it	ne
 800ee0c:	2301      	movne	r3, #1
 800ee0e:	0692      	lsls	r2, r2, #26
 800ee10:	d42d      	bmi.n	800ee6e <_printf_common+0xbe>
 800ee12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ee16:	4639      	mov	r1, r7
 800ee18:	4630      	mov	r0, r6
 800ee1a:	47c0      	blx	r8
 800ee1c:	3001      	adds	r0, #1
 800ee1e:	d020      	beq.n	800ee62 <_printf_common+0xb2>
 800ee20:	6823      	ldr	r3, [r4, #0]
 800ee22:	68e5      	ldr	r5, [r4, #12]
 800ee24:	f8d9 2000 	ldr.w	r2, [r9]
 800ee28:	f003 0306 	and.w	r3, r3, #6
 800ee2c:	2b04      	cmp	r3, #4
 800ee2e:	bf08      	it	eq
 800ee30:	1aad      	subeq	r5, r5, r2
 800ee32:	68a3      	ldr	r3, [r4, #8]
 800ee34:	6922      	ldr	r2, [r4, #16]
 800ee36:	bf0c      	ite	eq
 800ee38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee3c:	2500      	movne	r5, #0
 800ee3e:	4293      	cmp	r3, r2
 800ee40:	bfc4      	itt	gt
 800ee42:	1a9b      	subgt	r3, r3, r2
 800ee44:	18ed      	addgt	r5, r5, r3
 800ee46:	f04f 0900 	mov.w	r9, #0
 800ee4a:	341a      	adds	r4, #26
 800ee4c:	454d      	cmp	r5, r9
 800ee4e:	d11a      	bne.n	800ee86 <_printf_common+0xd6>
 800ee50:	2000      	movs	r0, #0
 800ee52:	e008      	b.n	800ee66 <_printf_common+0xb6>
 800ee54:	2301      	movs	r3, #1
 800ee56:	4652      	mov	r2, sl
 800ee58:	4639      	mov	r1, r7
 800ee5a:	4630      	mov	r0, r6
 800ee5c:	47c0      	blx	r8
 800ee5e:	3001      	adds	r0, #1
 800ee60:	d103      	bne.n	800ee6a <_printf_common+0xba>
 800ee62:	f04f 30ff 	mov.w	r0, #4294967295
 800ee66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee6a:	3501      	adds	r5, #1
 800ee6c:	e7c3      	b.n	800edf6 <_printf_common+0x46>
 800ee6e:	18e1      	adds	r1, r4, r3
 800ee70:	1c5a      	adds	r2, r3, #1
 800ee72:	2030      	movs	r0, #48	; 0x30
 800ee74:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ee78:	4422      	add	r2, r4
 800ee7a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ee7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ee82:	3302      	adds	r3, #2
 800ee84:	e7c5      	b.n	800ee12 <_printf_common+0x62>
 800ee86:	2301      	movs	r3, #1
 800ee88:	4622      	mov	r2, r4
 800ee8a:	4639      	mov	r1, r7
 800ee8c:	4630      	mov	r0, r6
 800ee8e:	47c0      	blx	r8
 800ee90:	3001      	adds	r0, #1
 800ee92:	d0e6      	beq.n	800ee62 <_printf_common+0xb2>
 800ee94:	f109 0901 	add.w	r9, r9, #1
 800ee98:	e7d8      	b.n	800ee4c <_printf_common+0x9c>
	...

0800ee9c <_printf_i>:
 800ee9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eea0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800eea4:	460c      	mov	r4, r1
 800eea6:	7e09      	ldrb	r1, [r1, #24]
 800eea8:	b085      	sub	sp, #20
 800eeaa:	296e      	cmp	r1, #110	; 0x6e
 800eeac:	4617      	mov	r7, r2
 800eeae:	4606      	mov	r6, r0
 800eeb0:	4698      	mov	r8, r3
 800eeb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eeb4:	f000 80b3 	beq.w	800f01e <_printf_i+0x182>
 800eeb8:	d822      	bhi.n	800ef00 <_printf_i+0x64>
 800eeba:	2963      	cmp	r1, #99	; 0x63
 800eebc:	d036      	beq.n	800ef2c <_printf_i+0x90>
 800eebe:	d80a      	bhi.n	800eed6 <_printf_i+0x3a>
 800eec0:	2900      	cmp	r1, #0
 800eec2:	f000 80b9 	beq.w	800f038 <_printf_i+0x19c>
 800eec6:	2958      	cmp	r1, #88	; 0x58
 800eec8:	f000 8083 	beq.w	800efd2 <_printf_i+0x136>
 800eecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eed0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800eed4:	e032      	b.n	800ef3c <_printf_i+0xa0>
 800eed6:	2964      	cmp	r1, #100	; 0x64
 800eed8:	d001      	beq.n	800eede <_printf_i+0x42>
 800eeda:	2969      	cmp	r1, #105	; 0x69
 800eedc:	d1f6      	bne.n	800eecc <_printf_i+0x30>
 800eede:	6820      	ldr	r0, [r4, #0]
 800eee0:	6813      	ldr	r3, [r2, #0]
 800eee2:	0605      	lsls	r5, r0, #24
 800eee4:	f103 0104 	add.w	r1, r3, #4
 800eee8:	d52a      	bpl.n	800ef40 <_printf_i+0xa4>
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	6011      	str	r1, [r2, #0]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	da03      	bge.n	800eefa <_printf_i+0x5e>
 800eef2:	222d      	movs	r2, #45	; 0x2d
 800eef4:	425b      	negs	r3, r3
 800eef6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800eefa:	486f      	ldr	r0, [pc, #444]	; (800f0b8 <_printf_i+0x21c>)
 800eefc:	220a      	movs	r2, #10
 800eefe:	e039      	b.n	800ef74 <_printf_i+0xd8>
 800ef00:	2973      	cmp	r1, #115	; 0x73
 800ef02:	f000 809d 	beq.w	800f040 <_printf_i+0x1a4>
 800ef06:	d808      	bhi.n	800ef1a <_printf_i+0x7e>
 800ef08:	296f      	cmp	r1, #111	; 0x6f
 800ef0a:	d020      	beq.n	800ef4e <_printf_i+0xb2>
 800ef0c:	2970      	cmp	r1, #112	; 0x70
 800ef0e:	d1dd      	bne.n	800eecc <_printf_i+0x30>
 800ef10:	6823      	ldr	r3, [r4, #0]
 800ef12:	f043 0320 	orr.w	r3, r3, #32
 800ef16:	6023      	str	r3, [r4, #0]
 800ef18:	e003      	b.n	800ef22 <_printf_i+0x86>
 800ef1a:	2975      	cmp	r1, #117	; 0x75
 800ef1c:	d017      	beq.n	800ef4e <_printf_i+0xb2>
 800ef1e:	2978      	cmp	r1, #120	; 0x78
 800ef20:	d1d4      	bne.n	800eecc <_printf_i+0x30>
 800ef22:	2378      	movs	r3, #120	; 0x78
 800ef24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ef28:	4864      	ldr	r0, [pc, #400]	; (800f0bc <_printf_i+0x220>)
 800ef2a:	e055      	b.n	800efd8 <_printf_i+0x13c>
 800ef2c:	6813      	ldr	r3, [r2, #0]
 800ef2e:	1d19      	adds	r1, r3, #4
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	6011      	str	r1, [r2, #0]
 800ef34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	e08c      	b.n	800f05a <_printf_i+0x1be>
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	6011      	str	r1, [r2, #0]
 800ef44:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ef48:	bf18      	it	ne
 800ef4a:	b21b      	sxthne	r3, r3
 800ef4c:	e7cf      	b.n	800eeee <_printf_i+0x52>
 800ef4e:	6813      	ldr	r3, [r2, #0]
 800ef50:	6825      	ldr	r5, [r4, #0]
 800ef52:	1d18      	adds	r0, r3, #4
 800ef54:	6010      	str	r0, [r2, #0]
 800ef56:	0628      	lsls	r0, r5, #24
 800ef58:	d501      	bpl.n	800ef5e <_printf_i+0xc2>
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	e002      	b.n	800ef64 <_printf_i+0xc8>
 800ef5e:	0668      	lsls	r0, r5, #25
 800ef60:	d5fb      	bpl.n	800ef5a <_printf_i+0xbe>
 800ef62:	881b      	ldrh	r3, [r3, #0]
 800ef64:	4854      	ldr	r0, [pc, #336]	; (800f0b8 <_printf_i+0x21c>)
 800ef66:	296f      	cmp	r1, #111	; 0x6f
 800ef68:	bf14      	ite	ne
 800ef6a:	220a      	movne	r2, #10
 800ef6c:	2208      	moveq	r2, #8
 800ef6e:	2100      	movs	r1, #0
 800ef70:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ef74:	6865      	ldr	r5, [r4, #4]
 800ef76:	60a5      	str	r5, [r4, #8]
 800ef78:	2d00      	cmp	r5, #0
 800ef7a:	f2c0 8095 	blt.w	800f0a8 <_printf_i+0x20c>
 800ef7e:	6821      	ldr	r1, [r4, #0]
 800ef80:	f021 0104 	bic.w	r1, r1, #4
 800ef84:	6021      	str	r1, [r4, #0]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d13d      	bne.n	800f006 <_printf_i+0x16a>
 800ef8a:	2d00      	cmp	r5, #0
 800ef8c:	f040 808e 	bne.w	800f0ac <_printf_i+0x210>
 800ef90:	4665      	mov	r5, ip
 800ef92:	2a08      	cmp	r2, #8
 800ef94:	d10b      	bne.n	800efae <_printf_i+0x112>
 800ef96:	6823      	ldr	r3, [r4, #0]
 800ef98:	07db      	lsls	r3, r3, #31
 800ef9a:	d508      	bpl.n	800efae <_printf_i+0x112>
 800ef9c:	6923      	ldr	r3, [r4, #16]
 800ef9e:	6862      	ldr	r2, [r4, #4]
 800efa0:	429a      	cmp	r2, r3
 800efa2:	bfde      	ittt	le
 800efa4:	2330      	movle	r3, #48	; 0x30
 800efa6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800efaa:	f105 35ff 	addle.w	r5, r5, #4294967295
 800efae:	ebac 0305 	sub.w	r3, ip, r5
 800efb2:	6123      	str	r3, [r4, #16]
 800efb4:	f8cd 8000 	str.w	r8, [sp]
 800efb8:	463b      	mov	r3, r7
 800efba:	aa03      	add	r2, sp, #12
 800efbc:	4621      	mov	r1, r4
 800efbe:	4630      	mov	r0, r6
 800efc0:	f7ff fef6 	bl	800edb0 <_printf_common>
 800efc4:	3001      	adds	r0, #1
 800efc6:	d14d      	bne.n	800f064 <_printf_i+0x1c8>
 800efc8:	f04f 30ff 	mov.w	r0, #4294967295
 800efcc:	b005      	add	sp, #20
 800efce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efd2:	4839      	ldr	r0, [pc, #228]	; (800f0b8 <_printf_i+0x21c>)
 800efd4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800efd8:	6813      	ldr	r3, [r2, #0]
 800efda:	6821      	ldr	r1, [r4, #0]
 800efdc:	1d1d      	adds	r5, r3, #4
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	6015      	str	r5, [r2, #0]
 800efe2:	060a      	lsls	r2, r1, #24
 800efe4:	d50b      	bpl.n	800effe <_printf_i+0x162>
 800efe6:	07ca      	lsls	r2, r1, #31
 800efe8:	bf44      	itt	mi
 800efea:	f041 0120 	orrmi.w	r1, r1, #32
 800efee:	6021      	strmi	r1, [r4, #0]
 800eff0:	b91b      	cbnz	r3, 800effa <_printf_i+0x15e>
 800eff2:	6822      	ldr	r2, [r4, #0]
 800eff4:	f022 0220 	bic.w	r2, r2, #32
 800eff8:	6022      	str	r2, [r4, #0]
 800effa:	2210      	movs	r2, #16
 800effc:	e7b7      	b.n	800ef6e <_printf_i+0xd2>
 800effe:	064d      	lsls	r5, r1, #25
 800f000:	bf48      	it	mi
 800f002:	b29b      	uxthmi	r3, r3
 800f004:	e7ef      	b.n	800efe6 <_printf_i+0x14a>
 800f006:	4665      	mov	r5, ip
 800f008:	fbb3 f1f2 	udiv	r1, r3, r2
 800f00c:	fb02 3311 	mls	r3, r2, r1, r3
 800f010:	5cc3      	ldrb	r3, [r0, r3]
 800f012:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f016:	460b      	mov	r3, r1
 800f018:	2900      	cmp	r1, #0
 800f01a:	d1f5      	bne.n	800f008 <_printf_i+0x16c>
 800f01c:	e7b9      	b.n	800ef92 <_printf_i+0xf6>
 800f01e:	6813      	ldr	r3, [r2, #0]
 800f020:	6825      	ldr	r5, [r4, #0]
 800f022:	6961      	ldr	r1, [r4, #20]
 800f024:	1d18      	adds	r0, r3, #4
 800f026:	6010      	str	r0, [r2, #0]
 800f028:	0628      	lsls	r0, r5, #24
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	d501      	bpl.n	800f032 <_printf_i+0x196>
 800f02e:	6019      	str	r1, [r3, #0]
 800f030:	e002      	b.n	800f038 <_printf_i+0x19c>
 800f032:	066a      	lsls	r2, r5, #25
 800f034:	d5fb      	bpl.n	800f02e <_printf_i+0x192>
 800f036:	8019      	strh	r1, [r3, #0]
 800f038:	2300      	movs	r3, #0
 800f03a:	6123      	str	r3, [r4, #16]
 800f03c:	4665      	mov	r5, ip
 800f03e:	e7b9      	b.n	800efb4 <_printf_i+0x118>
 800f040:	6813      	ldr	r3, [r2, #0]
 800f042:	1d19      	adds	r1, r3, #4
 800f044:	6011      	str	r1, [r2, #0]
 800f046:	681d      	ldr	r5, [r3, #0]
 800f048:	6862      	ldr	r2, [r4, #4]
 800f04a:	2100      	movs	r1, #0
 800f04c:	4628      	mov	r0, r5
 800f04e:	f7f1 f8cf 	bl	80001f0 <memchr>
 800f052:	b108      	cbz	r0, 800f058 <_printf_i+0x1bc>
 800f054:	1b40      	subs	r0, r0, r5
 800f056:	6060      	str	r0, [r4, #4]
 800f058:	6863      	ldr	r3, [r4, #4]
 800f05a:	6123      	str	r3, [r4, #16]
 800f05c:	2300      	movs	r3, #0
 800f05e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f062:	e7a7      	b.n	800efb4 <_printf_i+0x118>
 800f064:	6923      	ldr	r3, [r4, #16]
 800f066:	462a      	mov	r2, r5
 800f068:	4639      	mov	r1, r7
 800f06a:	4630      	mov	r0, r6
 800f06c:	47c0      	blx	r8
 800f06e:	3001      	adds	r0, #1
 800f070:	d0aa      	beq.n	800efc8 <_printf_i+0x12c>
 800f072:	6823      	ldr	r3, [r4, #0]
 800f074:	079b      	lsls	r3, r3, #30
 800f076:	d413      	bmi.n	800f0a0 <_printf_i+0x204>
 800f078:	68e0      	ldr	r0, [r4, #12]
 800f07a:	9b03      	ldr	r3, [sp, #12]
 800f07c:	4298      	cmp	r0, r3
 800f07e:	bfb8      	it	lt
 800f080:	4618      	movlt	r0, r3
 800f082:	e7a3      	b.n	800efcc <_printf_i+0x130>
 800f084:	2301      	movs	r3, #1
 800f086:	464a      	mov	r2, r9
 800f088:	4639      	mov	r1, r7
 800f08a:	4630      	mov	r0, r6
 800f08c:	47c0      	blx	r8
 800f08e:	3001      	adds	r0, #1
 800f090:	d09a      	beq.n	800efc8 <_printf_i+0x12c>
 800f092:	3501      	adds	r5, #1
 800f094:	68e3      	ldr	r3, [r4, #12]
 800f096:	9a03      	ldr	r2, [sp, #12]
 800f098:	1a9b      	subs	r3, r3, r2
 800f09a:	42ab      	cmp	r3, r5
 800f09c:	dcf2      	bgt.n	800f084 <_printf_i+0x1e8>
 800f09e:	e7eb      	b.n	800f078 <_printf_i+0x1dc>
 800f0a0:	2500      	movs	r5, #0
 800f0a2:	f104 0919 	add.w	r9, r4, #25
 800f0a6:	e7f5      	b.n	800f094 <_printf_i+0x1f8>
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d1ac      	bne.n	800f006 <_printf_i+0x16a>
 800f0ac:	7803      	ldrb	r3, [r0, #0]
 800f0ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f0b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f0b6:	e76c      	b.n	800ef92 <_printf_i+0xf6>
 800f0b8:	0801226a 	.word	0x0801226a
 800f0bc:	0801227b 	.word	0x0801227b

0800f0c0 <cleanup_glue>:
 800f0c0:	b538      	push	{r3, r4, r5, lr}
 800f0c2:	460c      	mov	r4, r1
 800f0c4:	6809      	ldr	r1, [r1, #0]
 800f0c6:	4605      	mov	r5, r0
 800f0c8:	b109      	cbz	r1, 800f0ce <cleanup_glue+0xe>
 800f0ca:	f7ff fff9 	bl	800f0c0 <cleanup_glue>
 800f0ce:	4621      	mov	r1, r4
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0d6:	f001 b9d5 	b.w	8010484 <_free_r>
	...

0800f0dc <_reclaim_reent>:
 800f0dc:	4b2c      	ldr	r3, [pc, #176]	; (800f190 <_reclaim_reent+0xb4>)
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	4283      	cmp	r3, r0
 800f0e2:	b570      	push	{r4, r5, r6, lr}
 800f0e4:	4604      	mov	r4, r0
 800f0e6:	d051      	beq.n	800f18c <_reclaim_reent+0xb0>
 800f0e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f0ea:	b143      	cbz	r3, 800f0fe <_reclaim_reent+0x22>
 800f0ec:	68db      	ldr	r3, [r3, #12]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d14a      	bne.n	800f188 <_reclaim_reent+0xac>
 800f0f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0f4:	6819      	ldr	r1, [r3, #0]
 800f0f6:	b111      	cbz	r1, 800f0fe <_reclaim_reent+0x22>
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	f001 f9c3 	bl	8010484 <_free_r>
 800f0fe:	6961      	ldr	r1, [r4, #20]
 800f100:	b111      	cbz	r1, 800f108 <_reclaim_reent+0x2c>
 800f102:	4620      	mov	r0, r4
 800f104:	f001 f9be 	bl	8010484 <_free_r>
 800f108:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f10a:	b111      	cbz	r1, 800f112 <_reclaim_reent+0x36>
 800f10c:	4620      	mov	r0, r4
 800f10e:	f001 f9b9 	bl	8010484 <_free_r>
 800f112:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f114:	b111      	cbz	r1, 800f11c <_reclaim_reent+0x40>
 800f116:	4620      	mov	r0, r4
 800f118:	f001 f9b4 	bl	8010484 <_free_r>
 800f11c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f11e:	b111      	cbz	r1, 800f126 <_reclaim_reent+0x4a>
 800f120:	4620      	mov	r0, r4
 800f122:	f001 f9af 	bl	8010484 <_free_r>
 800f126:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f128:	b111      	cbz	r1, 800f130 <_reclaim_reent+0x54>
 800f12a:	4620      	mov	r0, r4
 800f12c:	f001 f9aa 	bl	8010484 <_free_r>
 800f130:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f132:	b111      	cbz	r1, 800f13a <_reclaim_reent+0x5e>
 800f134:	4620      	mov	r0, r4
 800f136:	f001 f9a5 	bl	8010484 <_free_r>
 800f13a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f13c:	b111      	cbz	r1, 800f144 <_reclaim_reent+0x68>
 800f13e:	4620      	mov	r0, r4
 800f140:	f001 f9a0 	bl	8010484 <_free_r>
 800f144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f146:	b111      	cbz	r1, 800f14e <_reclaim_reent+0x72>
 800f148:	4620      	mov	r0, r4
 800f14a:	f001 f99b 	bl	8010484 <_free_r>
 800f14e:	69a3      	ldr	r3, [r4, #24]
 800f150:	b1e3      	cbz	r3, 800f18c <_reclaim_reent+0xb0>
 800f152:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f154:	4620      	mov	r0, r4
 800f156:	4798      	blx	r3
 800f158:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f15a:	b1b9      	cbz	r1, 800f18c <_reclaim_reent+0xb0>
 800f15c:	4620      	mov	r0, r4
 800f15e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f162:	f7ff bfad 	b.w	800f0c0 <cleanup_glue>
 800f166:	5949      	ldr	r1, [r1, r5]
 800f168:	b941      	cbnz	r1, 800f17c <_reclaim_reent+0xa0>
 800f16a:	3504      	adds	r5, #4
 800f16c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f16e:	2d80      	cmp	r5, #128	; 0x80
 800f170:	68d9      	ldr	r1, [r3, #12]
 800f172:	d1f8      	bne.n	800f166 <_reclaim_reent+0x8a>
 800f174:	4620      	mov	r0, r4
 800f176:	f001 f985 	bl	8010484 <_free_r>
 800f17a:	e7ba      	b.n	800f0f2 <_reclaim_reent+0x16>
 800f17c:	680e      	ldr	r6, [r1, #0]
 800f17e:	4620      	mov	r0, r4
 800f180:	f001 f980 	bl	8010484 <_free_r>
 800f184:	4631      	mov	r1, r6
 800f186:	e7ef      	b.n	800f168 <_reclaim_reent+0x8c>
 800f188:	2500      	movs	r5, #0
 800f18a:	e7ef      	b.n	800f16c <_reclaim_reent+0x90>
 800f18c:	bd70      	pop	{r4, r5, r6, pc}
 800f18e:	bf00      	nop
 800f190:	20000010 	.word	0x20000010

0800f194 <_sbrk_r>:
 800f194:	b538      	push	{r3, r4, r5, lr}
 800f196:	4c06      	ldr	r4, [pc, #24]	; (800f1b0 <_sbrk_r+0x1c>)
 800f198:	2300      	movs	r3, #0
 800f19a:	4605      	mov	r5, r0
 800f19c:	4608      	mov	r0, r1
 800f19e:	6023      	str	r3, [r4, #0]
 800f1a0:	f7fc fe6c 	bl	800be7c <_sbrk>
 800f1a4:	1c43      	adds	r3, r0, #1
 800f1a6:	d102      	bne.n	800f1ae <_sbrk_r+0x1a>
 800f1a8:	6823      	ldr	r3, [r4, #0]
 800f1aa:	b103      	cbz	r3, 800f1ae <_sbrk_r+0x1a>
 800f1ac:	602b      	str	r3, [r5, #0]
 800f1ae:	bd38      	pop	{r3, r4, r5, pc}
 800f1b0:	2000d42c 	.word	0x2000d42c

0800f1b4 <siprintf>:
 800f1b4:	b40e      	push	{r1, r2, r3}
 800f1b6:	b500      	push	{lr}
 800f1b8:	b09c      	sub	sp, #112	; 0x70
 800f1ba:	ab1d      	add	r3, sp, #116	; 0x74
 800f1bc:	9002      	str	r0, [sp, #8]
 800f1be:	9006      	str	r0, [sp, #24]
 800f1c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f1c4:	4809      	ldr	r0, [pc, #36]	; (800f1ec <siprintf+0x38>)
 800f1c6:	9107      	str	r1, [sp, #28]
 800f1c8:	9104      	str	r1, [sp, #16]
 800f1ca:	4909      	ldr	r1, [pc, #36]	; (800f1f0 <siprintf+0x3c>)
 800f1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1d0:	9105      	str	r1, [sp, #20]
 800f1d2:	6800      	ldr	r0, [r0, #0]
 800f1d4:	9301      	str	r3, [sp, #4]
 800f1d6:	a902      	add	r1, sp, #8
 800f1d8:	f001 f9fc 	bl	80105d4 <_svfiprintf_r>
 800f1dc:	9b02      	ldr	r3, [sp, #8]
 800f1de:	2200      	movs	r2, #0
 800f1e0:	701a      	strb	r2, [r3, #0]
 800f1e2:	b01c      	add	sp, #112	; 0x70
 800f1e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f1e8:	b003      	add	sp, #12
 800f1ea:	4770      	bx	lr
 800f1ec:	20000010 	.word	0x20000010
 800f1f0:	ffff0208 	.word	0xffff0208

0800f1f4 <quorem>:
 800f1f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1f8:	6903      	ldr	r3, [r0, #16]
 800f1fa:	690c      	ldr	r4, [r1, #16]
 800f1fc:	42a3      	cmp	r3, r4
 800f1fe:	4680      	mov	r8, r0
 800f200:	f2c0 8082 	blt.w	800f308 <quorem+0x114>
 800f204:	3c01      	subs	r4, #1
 800f206:	f101 0714 	add.w	r7, r1, #20
 800f20a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f20e:	f100 0614 	add.w	r6, r0, #20
 800f212:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f216:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f21a:	eb06 030c 	add.w	r3, r6, ip
 800f21e:	3501      	adds	r5, #1
 800f220:	eb07 090c 	add.w	r9, r7, ip
 800f224:	9301      	str	r3, [sp, #4]
 800f226:	fbb0 f5f5 	udiv	r5, r0, r5
 800f22a:	b395      	cbz	r5, 800f292 <quorem+0x9e>
 800f22c:	f04f 0a00 	mov.w	sl, #0
 800f230:	4638      	mov	r0, r7
 800f232:	46b6      	mov	lr, r6
 800f234:	46d3      	mov	fp, sl
 800f236:	f850 2b04 	ldr.w	r2, [r0], #4
 800f23a:	b293      	uxth	r3, r2
 800f23c:	fb05 a303 	mla	r3, r5, r3, sl
 800f240:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f244:	b29b      	uxth	r3, r3
 800f246:	ebab 0303 	sub.w	r3, fp, r3
 800f24a:	0c12      	lsrs	r2, r2, #16
 800f24c:	f8de b000 	ldr.w	fp, [lr]
 800f250:	fb05 a202 	mla	r2, r5, r2, sl
 800f254:	fa13 f38b 	uxtah	r3, r3, fp
 800f258:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f25c:	fa1f fb82 	uxth.w	fp, r2
 800f260:	f8de 2000 	ldr.w	r2, [lr]
 800f264:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f268:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f26c:	b29b      	uxth	r3, r3
 800f26e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f272:	4581      	cmp	r9, r0
 800f274:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f278:	f84e 3b04 	str.w	r3, [lr], #4
 800f27c:	d2db      	bcs.n	800f236 <quorem+0x42>
 800f27e:	f856 300c 	ldr.w	r3, [r6, ip]
 800f282:	b933      	cbnz	r3, 800f292 <quorem+0x9e>
 800f284:	9b01      	ldr	r3, [sp, #4]
 800f286:	3b04      	subs	r3, #4
 800f288:	429e      	cmp	r6, r3
 800f28a:	461a      	mov	r2, r3
 800f28c:	d330      	bcc.n	800f2f0 <quorem+0xfc>
 800f28e:	f8c8 4010 	str.w	r4, [r8, #16]
 800f292:	4640      	mov	r0, r8
 800f294:	f001 f822 	bl	80102dc <__mcmp>
 800f298:	2800      	cmp	r0, #0
 800f29a:	db25      	blt.n	800f2e8 <quorem+0xf4>
 800f29c:	3501      	adds	r5, #1
 800f29e:	4630      	mov	r0, r6
 800f2a0:	f04f 0c00 	mov.w	ip, #0
 800f2a4:	f857 2b04 	ldr.w	r2, [r7], #4
 800f2a8:	f8d0 e000 	ldr.w	lr, [r0]
 800f2ac:	b293      	uxth	r3, r2
 800f2ae:	ebac 0303 	sub.w	r3, ip, r3
 800f2b2:	0c12      	lsrs	r2, r2, #16
 800f2b4:	fa13 f38e 	uxtah	r3, r3, lr
 800f2b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f2bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f2c0:	b29b      	uxth	r3, r3
 800f2c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2c6:	45b9      	cmp	r9, r7
 800f2c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f2cc:	f840 3b04 	str.w	r3, [r0], #4
 800f2d0:	d2e8      	bcs.n	800f2a4 <quorem+0xb0>
 800f2d2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f2d6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f2da:	b92a      	cbnz	r2, 800f2e8 <quorem+0xf4>
 800f2dc:	3b04      	subs	r3, #4
 800f2de:	429e      	cmp	r6, r3
 800f2e0:	461a      	mov	r2, r3
 800f2e2:	d30b      	bcc.n	800f2fc <quorem+0x108>
 800f2e4:	f8c8 4010 	str.w	r4, [r8, #16]
 800f2e8:	4628      	mov	r0, r5
 800f2ea:	b003      	add	sp, #12
 800f2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2f0:	6812      	ldr	r2, [r2, #0]
 800f2f2:	3b04      	subs	r3, #4
 800f2f4:	2a00      	cmp	r2, #0
 800f2f6:	d1ca      	bne.n	800f28e <quorem+0x9a>
 800f2f8:	3c01      	subs	r4, #1
 800f2fa:	e7c5      	b.n	800f288 <quorem+0x94>
 800f2fc:	6812      	ldr	r2, [r2, #0]
 800f2fe:	3b04      	subs	r3, #4
 800f300:	2a00      	cmp	r2, #0
 800f302:	d1ef      	bne.n	800f2e4 <quorem+0xf0>
 800f304:	3c01      	subs	r4, #1
 800f306:	e7ea      	b.n	800f2de <quorem+0xea>
 800f308:	2000      	movs	r0, #0
 800f30a:	e7ee      	b.n	800f2ea <quorem+0xf6>
 800f30c:	0000      	movs	r0, r0
	...

0800f310 <_dtoa_r>:
 800f310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f314:	ec57 6b10 	vmov	r6, r7, d0
 800f318:	b097      	sub	sp, #92	; 0x5c
 800f31a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f31c:	9106      	str	r1, [sp, #24]
 800f31e:	4604      	mov	r4, r0
 800f320:	920b      	str	r2, [sp, #44]	; 0x2c
 800f322:	9312      	str	r3, [sp, #72]	; 0x48
 800f324:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f328:	e9cd 6700 	strd	r6, r7, [sp]
 800f32c:	b93d      	cbnz	r5, 800f33e <_dtoa_r+0x2e>
 800f32e:	2010      	movs	r0, #16
 800f330:	f000 fdb4 	bl	800fe9c <malloc>
 800f334:	6260      	str	r0, [r4, #36]	; 0x24
 800f336:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f33a:	6005      	str	r5, [r0, #0]
 800f33c:	60c5      	str	r5, [r0, #12]
 800f33e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f340:	6819      	ldr	r1, [r3, #0]
 800f342:	b151      	cbz	r1, 800f35a <_dtoa_r+0x4a>
 800f344:	685a      	ldr	r2, [r3, #4]
 800f346:	604a      	str	r2, [r1, #4]
 800f348:	2301      	movs	r3, #1
 800f34a:	4093      	lsls	r3, r2
 800f34c:	608b      	str	r3, [r1, #8]
 800f34e:	4620      	mov	r0, r4
 800f350:	f000 fde2 	bl	800ff18 <_Bfree>
 800f354:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f356:	2200      	movs	r2, #0
 800f358:	601a      	str	r2, [r3, #0]
 800f35a:	1e3b      	subs	r3, r7, #0
 800f35c:	bfbb      	ittet	lt
 800f35e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f362:	9301      	strlt	r3, [sp, #4]
 800f364:	2300      	movge	r3, #0
 800f366:	2201      	movlt	r2, #1
 800f368:	bfac      	ite	ge
 800f36a:	f8c8 3000 	strge.w	r3, [r8]
 800f36e:	f8c8 2000 	strlt.w	r2, [r8]
 800f372:	4baf      	ldr	r3, [pc, #700]	; (800f630 <_dtoa_r+0x320>)
 800f374:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f378:	ea33 0308 	bics.w	r3, r3, r8
 800f37c:	d114      	bne.n	800f3a8 <_dtoa_r+0x98>
 800f37e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f380:	f242 730f 	movw	r3, #9999	; 0x270f
 800f384:	6013      	str	r3, [r2, #0]
 800f386:	9b00      	ldr	r3, [sp, #0]
 800f388:	b923      	cbnz	r3, 800f394 <_dtoa_r+0x84>
 800f38a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f38e:	2800      	cmp	r0, #0
 800f390:	f000 8542 	beq.w	800fe18 <_dtoa_r+0xb08>
 800f394:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f396:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800f644 <_dtoa_r+0x334>
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	f000 8544 	beq.w	800fe28 <_dtoa_r+0xb18>
 800f3a0:	f10b 0303 	add.w	r3, fp, #3
 800f3a4:	f000 bd3e 	b.w	800fe24 <_dtoa_r+0xb14>
 800f3a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	4630      	mov	r0, r6
 800f3b2:	4639      	mov	r1, r7
 800f3b4:	f7f1 fb90 	bl	8000ad8 <__aeabi_dcmpeq>
 800f3b8:	4681      	mov	r9, r0
 800f3ba:	b168      	cbz	r0, 800f3d8 <_dtoa_r+0xc8>
 800f3bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f3be:	2301      	movs	r3, #1
 800f3c0:	6013      	str	r3, [r2, #0]
 800f3c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	f000 8524 	beq.w	800fe12 <_dtoa_r+0xb02>
 800f3ca:	4b9a      	ldr	r3, [pc, #616]	; (800f634 <_dtoa_r+0x324>)
 800f3cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f3ce:	f103 3bff 	add.w	fp, r3, #4294967295
 800f3d2:	6013      	str	r3, [r2, #0]
 800f3d4:	f000 bd28 	b.w	800fe28 <_dtoa_r+0xb18>
 800f3d8:	aa14      	add	r2, sp, #80	; 0x50
 800f3da:	a915      	add	r1, sp, #84	; 0x54
 800f3dc:	ec47 6b10 	vmov	d0, r6, r7
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	f000 fff2 	bl	80103ca <__d2b>
 800f3e6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f3ea:	9004      	str	r0, [sp, #16]
 800f3ec:	2d00      	cmp	r5, #0
 800f3ee:	d07c      	beq.n	800f4ea <_dtoa_r+0x1da>
 800f3f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f3f4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800f3f8:	46b2      	mov	sl, r6
 800f3fa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800f3fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f402:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800f406:	2200      	movs	r2, #0
 800f408:	4b8b      	ldr	r3, [pc, #556]	; (800f638 <_dtoa_r+0x328>)
 800f40a:	4650      	mov	r0, sl
 800f40c:	4659      	mov	r1, fp
 800f40e:	f7f0 ff43 	bl	8000298 <__aeabi_dsub>
 800f412:	a381      	add	r3, pc, #516	; (adr r3, 800f618 <_dtoa_r+0x308>)
 800f414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f418:	f7f1 f8f6 	bl	8000608 <__aeabi_dmul>
 800f41c:	a380      	add	r3, pc, #512	; (adr r3, 800f620 <_dtoa_r+0x310>)
 800f41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f422:	f7f0 ff3b 	bl	800029c <__adddf3>
 800f426:	4606      	mov	r6, r0
 800f428:	4628      	mov	r0, r5
 800f42a:	460f      	mov	r7, r1
 800f42c:	f7f1 f882 	bl	8000534 <__aeabi_i2d>
 800f430:	a37d      	add	r3, pc, #500	; (adr r3, 800f628 <_dtoa_r+0x318>)
 800f432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f436:	f7f1 f8e7 	bl	8000608 <__aeabi_dmul>
 800f43a:	4602      	mov	r2, r0
 800f43c:	460b      	mov	r3, r1
 800f43e:	4630      	mov	r0, r6
 800f440:	4639      	mov	r1, r7
 800f442:	f7f0 ff2b 	bl	800029c <__adddf3>
 800f446:	4606      	mov	r6, r0
 800f448:	460f      	mov	r7, r1
 800f44a:	f7f1 fb8d 	bl	8000b68 <__aeabi_d2iz>
 800f44e:	2200      	movs	r2, #0
 800f450:	4682      	mov	sl, r0
 800f452:	2300      	movs	r3, #0
 800f454:	4630      	mov	r0, r6
 800f456:	4639      	mov	r1, r7
 800f458:	f7f1 fb48 	bl	8000aec <__aeabi_dcmplt>
 800f45c:	b148      	cbz	r0, 800f472 <_dtoa_r+0x162>
 800f45e:	4650      	mov	r0, sl
 800f460:	f7f1 f868 	bl	8000534 <__aeabi_i2d>
 800f464:	4632      	mov	r2, r6
 800f466:	463b      	mov	r3, r7
 800f468:	f7f1 fb36 	bl	8000ad8 <__aeabi_dcmpeq>
 800f46c:	b908      	cbnz	r0, 800f472 <_dtoa_r+0x162>
 800f46e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f472:	f1ba 0f16 	cmp.w	sl, #22
 800f476:	d859      	bhi.n	800f52c <_dtoa_r+0x21c>
 800f478:	4970      	ldr	r1, [pc, #448]	; (800f63c <_dtoa_r+0x32c>)
 800f47a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f47e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f482:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f486:	f7f1 fb4f 	bl	8000b28 <__aeabi_dcmpgt>
 800f48a:	2800      	cmp	r0, #0
 800f48c:	d050      	beq.n	800f530 <_dtoa_r+0x220>
 800f48e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f492:	2300      	movs	r3, #0
 800f494:	930f      	str	r3, [sp, #60]	; 0x3c
 800f496:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f498:	1b5d      	subs	r5, r3, r5
 800f49a:	f1b5 0801 	subs.w	r8, r5, #1
 800f49e:	bf49      	itett	mi
 800f4a0:	f1c5 0301 	rsbmi	r3, r5, #1
 800f4a4:	2300      	movpl	r3, #0
 800f4a6:	9305      	strmi	r3, [sp, #20]
 800f4a8:	f04f 0800 	movmi.w	r8, #0
 800f4ac:	bf58      	it	pl
 800f4ae:	9305      	strpl	r3, [sp, #20]
 800f4b0:	f1ba 0f00 	cmp.w	sl, #0
 800f4b4:	db3e      	blt.n	800f534 <_dtoa_r+0x224>
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	44d0      	add	r8, sl
 800f4ba:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800f4be:	9307      	str	r3, [sp, #28]
 800f4c0:	9b06      	ldr	r3, [sp, #24]
 800f4c2:	2b09      	cmp	r3, #9
 800f4c4:	f200 8090 	bhi.w	800f5e8 <_dtoa_r+0x2d8>
 800f4c8:	2b05      	cmp	r3, #5
 800f4ca:	bfc4      	itt	gt
 800f4cc:	3b04      	subgt	r3, #4
 800f4ce:	9306      	strgt	r3, [sp, #24]
 800f4d0:	9b06      	ldr	r3, [sp, #24]
 800f4d2:	f1a3 0302 	sub.w	r3, r3, #2
 800f4d6:	bfcc      	ite	gt
 800f4d8:	2500      	movgt	r5, #0
 800f4da:	2501      	movle	r5, #1
 800f4dc:	2b03      	cmp	r3, #3
 800f4de:	f200 808f 	bhi.w	800f600 <_dtoa_r+0x2f0>
 800f4e2:	e8df f003 	tbb	[pc, r3]
 800f4e6:	7f7d      	.short	0x7f7d
 800f4e8:	7131      	.short	0x7131
 800f4ea:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800f4ee:	441d      	add	r5, r3
 800f4f0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800f4f4:	2820      	cmp	r0, #32
 800f4f6:	dd13      	ble.n	800f520 <_dtoa_r+0x210>
 800f4f8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800f4fc:	9b00      	ldr	r3, [sp, #0]
 800f4fe:	fa08 f800 	lsl.w	r8, r8, r0
 800f502:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f506:	fa23 f000 	lsr.w	r0, r3, r0
 800f50a:	ea48 0000 	orr.w	r0, r8, r0
 800f50e:	f7f1 f801 	bl	8000514 <__aeabi_ui2d>
 800f512:	2301      	movs	r3, #1
 800f514:	4682      	mov	sl, r0
 800f516:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800f51a:	3d01      	subs	r5, #1
 800f51c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f51e:	e772      	b.n	800f406 <_dtoa_r+0xf6>
 800f520:	9b00      	ldr	r3, [sp, #0]
 800f522:	f1c0 0020 	rsb	r0, r0, #32
 800f526:	fa03 f000 	lsl.w	r0, r3, r0
 800f52a:	e7f0      	b.n	800f50e <_dtoa_r+0x1fe>
 800f52c:	2301      	movs	r3, #1
 800f52e:	e7b1      	b.n	800f494 <_dtoa_r+0x184>
 800f530:	900f      	str	r0, [sp, #60]	; 0x3c
 800f532:	e7b0      	b.n	800f496 <_dtoa_r+0x186>
 800f534:	9b05      	ldr	r3, [sp, #20]
 800f536:	eba3 030a 	sub.w	r3, r3, sl
 800f53a:	9305      	str	r3, [sp, #20]
 800f53c:	f1ca 0300 	rsb	r3, sl, #0
 800f540:	9307      	str	r3, [sp, #28]
 800f542:	2300      	movs	r3, #0
 800f544:	930e      	str	r3, [sp, #56]	; 0x38
 800f546:	e7bb      	b.n	800f4c0 <_dtoa_r+0x1b0>
 800f548:	2301      	movs	r3, #1
 800f54a:	930a      	str	r3, [sp, #40]	; 0x28
 800f54c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f54e:	2b00      	cmp	r3, #0
 800f550:	dd59      	ble.n	800f606 <_dtoa_r+0x2f6>
 800f552:	9302      	str	r3, [sp, #8]
 800f554:	4699      	mov	r9, r3
 800f556:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f558:	2200      	movs	r2, #0
 800f55a:	6072      	str	r2, [r6, #4]
 800f55c:	2204      	movs	r2, #4
 800f55e:	f102 0014 	add.w	r0, r2, #20
 800f562:	4298      	cmp	r0, r3
 800f564:	6871      	ldr	r1, [r6, #4]
 800f566:	d953      	bls.n	800f610 <_dtoa_r+0x300>
 800f568:	4620      	mov	r0, r4
 800f56a:	f000 fca1 	bl	800feb0 <_Balloc>
 800f56e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f570:	6030      	str	r0, [r6, #0]
 800f572:	f1b9 0f0e 	cmp.w	r9, #14
 800f576:	f8d3 b000 	ldr.w	fp, [r3]
 800f57a:	f200 80e6 	bhi.w	800f74a <_dtoa_r+0x43a>
 800f57e:	2d00      	cmp	r5, #0
 800f580:	f000 80e3 	beq.w	800f74a <_dtoa_r+0x43a>
 800f584:	ed9d 7b00 	vldr	d7, [sp]
 800f588:	f1ba 0f00 	cmp.w	sl, #0
 800f58c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800f590:	dd74      	ble.n	800f67c <_dtoa_r+0x36c>
 800f592:	4a2a      	ldr	r2, [pc, #168]	; (800f63c <_dtoa_r+0x32c>)
 800f594:	f00a 030f 	and.w	r3, sl, #15
 800f598:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f59c:	ed93 7b00 	vldr	d7, [r3]
 800f5a0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800f5a4:	06f0      	lsls	r0, r6, #27
 800f5a6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800f5aa:	d565      	bpl.n	800f678 <_dtoa_r+0x368>
 800f5ac:	4b24      	ldr	r3, [pc, #144]	; (800f640 <_dtoa_r+0x330>)
 800f5ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f5b2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f5b6:	f7f1 f951 	bl	800085c <__aeabi_ddiv>
 800f5ba:	e9cd 0100 	strd	r0, r1, [sp]
 800f5be:	f006 060f 	and.w	r6, r6, #15
 800f5c2:	2503      	movs	r5, #3
 800f5c4:	4f1e      	ldr	r7, [pc, #120]	; (800f640 <_dtoa_r+0x330>)
 800f5c6:	e04c      	b.n	800f662 <_dtoa_r+0x352>
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	930a      	str	r3, [sp, #40]	; 0x28
 800f5cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f5ce:	4453      	add	r3, sl
 800f5d0:	f103 0901 	add.w	r9, r3, #1
 800f5d4:	9302      	str	r3, [sp, #8]
 800f5d6:	464b      	mov	r3, r9
 800f5d8:	2b01      	cmp	r3, #1
 800f5da:	bfb8      	it	lt
 800f5dc:	2301      	movlt	r3, #1
 800f5de:	e7ba      	b.n	800f556 <_dtoa_r+0x246>
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	e7b2      	b.n	800f54a <_dtoa_r+0x23a>
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	e7f0      	b.n	800f5ca <_dtoa_r+0x2ba>
 800f5e8:	2501      	movs	r5, #1
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	9306      	str	r3, [sp, #24]
 800f5ee:	950a      	str	r5, [sp, #40]	; 0x28
 800f5f0:	f04f 33ff 	mov.w	r3, #4294967295
 800f5f4:	9302      	str	r3, [sp, #8]
 800f5f6:	4699      	mov	r9, r3
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	2312      	movs	r3, #18
 800f5fc:	920b      	str	r2, [sp, #44]	; 0x2c
 800f5fe:	e7aa      	b.n	800f556 <_dtoa_r+0x246>
 800f600:	2301      	movs	r3, #1
 800f602:	930a      	str	r3, [sp, #40]	; 0x28
 800f604:	e7f4      	b.n	800f5f0 <_dtoa_r+0x2e0>
 800f606:	2301      	movs	r3, #1
 800f608:	9302      	str	r3, [sp, #8]
 800f60a:	4699      	mov	r9, r3
 800f60c:	461a      	mov	r2, r3
 800f60e:	e7f5      	b.n	800f5fc <_dtoa_r+0x2ec>
 800f610:	3101      	adds	r1, #1
 800f612:	6071      	str	r1, [r6, #4]
 800f614:	0052      	lsls	r2, r2, #1
 800f616:	e7a2      	b.n	800f55e <_dtoa_r+0x24e>
 800f618:	636f4361 	.word	0x636f4361
 800f61c:	3fd287a7 	.word	0x3fd287a7
 800f620:	8b60c8b3 	.word	0x8b60c8b3
 800f624:	3fc68a28 	.word	0x3fc68a28
 800f628:	509f79fb 	.word	0x509f79fb
 800f62c:	3fd34413 	.word	0x3fd34413
 800f630:	7ff00000 	.word	0x7ff00000
 800f634:	08012269 	.word	0x08012269
 800f638:	3ff80000 	.word	0x3ff80000
 800f63c:	080122c8 	.word	0x080122c8
 800f640:	080122a0 	.word	0x080122a0
 800f644:	08012295 	.word	0x08012295
 800f648:	07f1      	lsls	r1, r6, #31
 800f64a:	d508      	bpl.n	800f65e <_dtoa_r+0x34e>
 800f64c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f650:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f654:	f7f0 ffd8 	bl	8000608 <__aeabi_dmul>
 800f658:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f65c:	3501      	adds	r5, #1
 800f65e:	1076      	asrs	r6, r6, #1
 800f660:	3708      	adds	r7, #8
 800f662:	2e00      	cmp	r6, #0
 800f664:	d1f0      	bne.n	800f648 <_dtoa_r+0x338>
 800f666:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f66a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f66e:	f7f1 f8f5 	bl	800085c <__aeabi_ddiv>
 800f672:	e9cd 0100 	strd	r0, r1, [sp]
 800f676:	e01a      	b.n	800f6ae <_dtoa_r+0x39e>
 800f678:	2502      	movs	r5, #2
 800f67a:	e7a3      	b.n	800f5c4 <_dtoa_r+0x2b4>
 800f67c:	f000 80a0 	beq.w	800f7c0 <_dtoa_r+0x4b0>
 800f680:	f1ca 0600 	rsb	r6, sl, #0
 800f684:	4b9f      	ldr	r3, [pc, #636]	; (800f904 <_dtoa_r+0x5f4>)
 800f686:	4fa0      	ldr	r7, [pc, #640]	; (800f908 <_dtoa_r+0x5f8>)
 800f688:	f006 020f 	and.w	r2, r6, #15
 800f68c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f694:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f698:	f7f0 ffb6 	bl	8000608 <__aeabi_dmul>
 800f69c:	e9cd 0100 	strd	r0, r1, [sp]
 800f6a0:	1136      	asrs	r6, r6, #4
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	2502      	movs	r5, #2
 800f6a6:	2e00      	cmp	r6, #0
 800f6a8:	d17f      	bne.n	800f7aa <_dtoa_r+0x49a>
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d1e1      	bne.n	800f672 <_dtoa_r+0x362>
 800f6ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	f000 8087 	beq.w	800f7c4 <_dtoa_r+0x4b4>
 800f6b6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f6ba:	2200      	movs	r2, #0
 800f6bc:	4b93      	ldr	r3, [pc, #588]	; (800f90c <_dtoa_r+0x5fc>)
 800f6be:	4630      	mov	r0, r6
 800f6c0:	4639      	mov	r1, r7
 800f6c2:	f7f1 fa13 	bl	8000aec <__aeabi_dcmplt>
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	d07c      	beq.n	800f7c4 <_dtoa_r+0x4b4>
 800f6ca:	f1b9 0f00 	cmp.w	r9, #0
 800f6ce:	d079      	beq.n	800f7c4 <_dtoa_r+0x4b4>
 800f6d0:	9b02      	ldr	r3, [sp, #8]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	dd35      	ble.n	800f742 <_dtoa_r+0x432>
 800f6d6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f6da:	9308      	str	r3, [sp, #32]
 800f6dc:	4639      	mov	r1, r7
 800f6de:	2200      	movs	r2, #0
 800f6e0:	4b8b      	ldr	r3, [pc, #556]	; (800f910 <_dtoa_r+0x600>)
 800f6e2:	4630      	mov	r0, r6
 800f6e4:	f7f0 ff90 	bl	8000608 <__aeabi_dmul>
 800f6e8:	e9cd 0100 	strd	r0, r1, [sp]
 800f6ec:	9f02      	ldr	r7, [sp, #8]
 800f6ee:	3501      	adds	r5, #1
 800f6f0:	4628      	mov	r0, r5
 800f6f2:	f7f0 ff1f 	bl	8000534 <__aeabi_i2d>
 800f6f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6fa:	f7f0 ff85 	bl	8000608 <__aeabi_dmul>
 800f6fe:	2200      	movs	r2, #0
 800f700:	4b84      	ldr	r3, [pc, #528]	; (800f914 <_dtoa_r+0x604>)
 800f702:	f7f0 fdcb 	bl	800029c <__adddf3>
 800f706:	4605      	mov	r5, r0
 800f708:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800f70c:	2f00      	cmp	r7, #0
 800f70e:	d15d      	bne.n	800f7cc <_dtoa_r+0x4bc>
 800f710:	2200      	movs	r2, #0
 800f712:	4b81      	ldr	r3, [pc, #516]	; (800f918 <_dtoa_r+0x608>)
 800f714:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f718:	f7f0 fdbe 	bl	8000298 <__aeabi_dsub>
 800f71c:	462a      	mov	r2, r5
 800f71e:	4633      	mov	r3, r6
 800f720:	e9cd 0100 	strd	r0, r1, [sp]
 800f724:	f7f1 fa00 	bl	8000b28 <__aeabi_dcmpgt>
 800f728:	2800      	cmp	r0, #0
 800f72a:	f040 8288 	bne.w	800fc3e <_dtoa_r+0x92e>
 800f72e:	462a      	mov	r2, r5
 800f730:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f734:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f738:	f7f1 f9d8 	bl	8000aec <__aeabi_dcmplt>
 800f73c:	2800      	cmp	r0, #0
 800f73e:	f040 827c 	bne.w	800fc3a <_dtoa_r+0x92a>
 800f742:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f746:	e9cd 2300 	strd	r2, r3, [sp]
 800f74a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	f2c0 8150 	blt.w	800f9f2 <_dtoa_r+0x6e2>
 800f752:	f1ba 0f0e 	cmp.w	sl, #14
 800f756:	f300 814c 	bgt.w	800f9f2 <_dtoa_r+0x6e2>
 800f75a:	4b6a      	ldr	r3, [pc, #424]	; (800f904 <_dtoa_r+0x5f4>)
 800f75c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f760:	ed93 7b00 	vldr	d7, [r3]
 800f764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f766:	2b00      	cmp	r3, #0
 800f768:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f76c:	f280 80d8 	bge.w	800f920 <_dtoa_r+0x610>
 800f770:	f1b9 0f00 	cmp.w	r9, #0
 800f774:	f300 80d4 	bgt.w	800f920 <_dtoa_r+0x610>
 800f778:	f040 825e 	bne.w	800fc38 <_dtoa_r+0x928>
 800f77c:	2200      	movs	r2, #0
 800f77e:	4b66      	ldr	r3, [pc, #408]	; (800f918 <_dtoa_r+0x608>)
 800f780:	ec51 0b17 	vmov	r0, r1, d7
 800f784:	f7f0 ff40 	bl	8000608 <__aeabi_dmul>
 800f788:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f78c:	f7f1 f9c2 	bl	8000b14 <__aeabi_dcmpge>
 800f790:	464f      	mov	r7, r9
 800f792:	464e      	mov	r6, r9
 800f794:	2800      	cmp	r0, #0
 800f796:	f040 8234 	bne.w	800fc02 <_dtoa_r+0x8f2>
 800f79a:	2331      	movs	r3, #49	; 0x31
 800f79c:	f10b 0501 	add.w	r5, fp, #1
 800f7a0:	f88b 3000 	strb.w	r3, [fp]
 800f7a4:	f10a 0a01 	add.w	sl, sl, #1
 800f7a8:	e22f      	b.n	800fc0a <_dtoa_r+0x8fa>
 800f7aa:	07f2      	lsls	r2, r6, #31
 800f7ac:	d505      	bpl.n	800f7ba <_dtoa_r+0x4aa>
 800f7ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7b2:	f7f0 ff29 	bl	8000608 <__aeabi_dmul>
 800f7b6:	3501      	adds	r5, #1
 800f7b8:	2301      	movs	r3, #1
 800f7ba:	1076      	asrs	r6, r6, #1
 800f7bc:	3708      	adds	r7, #8
 800f7be:	e772      	b.n	800f6a6 <_dtoa_r+0x396>
 800f7c0:	2502      	movs	r5, #2
 800f7c2:	e774      	b.n	800f6ae <_dtoa_r+0x39e>
 800f7c4:	f8cd a020 	str.w	sl, [sp, #32]
 800f7c8:	464f      	mov	r7, r9
 800f7ca:	e791      	b.n	800f6f0 <_dtoa_r+0x3e0>
 800f7cc:	4b4d      	ldr	r3, [pc, #308]	; (800f904 <_dtoa_r+0x5f4>)
 800f7ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f7d2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800f7d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d047      	beq.n	800f86c <_dtoa_r+0x55c>
 800f7dc:	4602      	mov	r2, r0
 800f7de:	460b      	mov	r3, r1
 800f7e0:	2000      	movs	r0, #0
 800f7e2:	494e      	ldr	r1, [pc, #312]	; (800f91c <_dtoa_r+0x60c>)
 800f7e4:	f7f1 f83a 	bl	800085c <__aeabi_ddiv>
 800f7e8:	462a      	mov	r2, r5
 800f7ea:	4633      	mov	r3, r6
 800f7ec:	f7f0 fd54 	bl	8000298 <__aeabi_dsub>
 800f7f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f7f4:	465d      	mov	r5, fp
 800f7f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f7fa:	f7f1 f9b5 	bl	8000b68 <__aeabi_d2iz>
 800f7fe:	4606      	mov	r6, r0
 800f800:	f7f0 fe98 	bl	8000534 <__aeabi_i2d>
 800f804:	4602      	mov	r2, r0
 800f806:	460b      	mov	r3, r1
 800f808:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f80c:	f7f0 fd44 	bl	8000298 <__aeabi_dsub>
 800f810:	3630      	adds	r6, #48	; 0x30
 800f812:	f805 6b01 	strb.w	r6, [r5], #1
 800f816:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f81a:	e9cd 0100 	strd	r0, r1, [sp]
 800f81e:	f7f1 f965 	bl	8000aec <__aeabi_dcmplt>
 800f822:	2800      	cmp	r0, #0
 800f824:	d163      	bne.n	800f8ee <_dtoa_r+0x5de>
 800f826:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f82a:	2000      	movs	r0, #0
 800f82c:	4937      	ldr	r1, [pc, #220]	; (800f90c <_dtoa_r+0x5fc>)
 800f82e:	f7f0 fd33 	bl	8000298 <__aeabi_dsub>
 800f832:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f836:	f7f1 f959 	bl	8000aec <__aeabi_dcmplt>
 800f83a:	2800      	cmp	r0, #0
 800f83c:	f040 80b7 	bne.w	800f9ae <_dtoa_r+0x69e>
 800f840:	eba5 030b 	sub.w	r3, r5, fp
 800f844:	429f      	cmp	r7, r3
 800f846:	f77f af7c 	ble.w	800f742 <_dtoa_r+0x432>
 800f84a:	2200      	movs	r2, #0
 800f84c:	4b30      	ldr	r3, [pc, #192]	; (800f910 <_dtoa_r+0x600>)
 800f84e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f852:	f7f0 fed9 	bl	8000608 <__aeabi_dmul>
 800f856:	2200      	movs	r2, #0
 800f858:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f85c:	4b2c      	ldr	r3, [pc, #176]	; (800f910 <_dtoa_r+0x600>)
 800f85e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f862:	f7f0 fed1 	bl	8000608 <__aeabi_dmul>
 800f866:	e9cd 0100 	strd	r0, r1, [sp]
 800f86a:	e7c4      	b.n	800f7f6 <_dtoa_r+0x4e6>
 800f86c:	462a      	mov	r2, r5
 800f86e:	4633      	mov	r3, r6
 800f870:	f7f0 feca 	bl	8000608 <__aeabi_dmul>
 800f874:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f878:	eb0b 0507 	add.w	r5, fp, r7
 800f87c:	465e      	mov	r6, fp
 800f87e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f882:	f7f1 f971 	bl	8000b68 <__aeabi_d2iz>
 800f886:	4607      	mov	r7, r0
 800f888:	f7f0 fe54 	bl	8000534 <__aeabi_i2d>
 800f88c:	3730      	adds	r7, #48	; 0x30
 800f88e:	4602      	mov	r2, r0
 800f890:	460b      	mov	r3, r1
 800f892:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f896:	f7f0 fcff 	bl	8000298 <__aeabi_dsub>
 800f89a:	f806 7b01 	strb.w	r7, [r6], #1
 800f89e:	42ae      	cmp	r6, r5
 800f8a0:	e9cd 0100 	strd	r0, r1, [sp]
 800f8a4:	f04f 0200 	mov.w	r2, #0
 800f8a8:	d126      	bne.n	800f8f8 <_dtoa_r+0x5e8>
 800f8aa:	4b1c      	ldr	r3, [pc, #112]	; (800f91c <_dtoa_r+0x60c>)
 800f8ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f8b0:	f7f0 fcf4 	bl	800029c <__adddf3>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	460b      	mov	r3, r1
 800f8b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8bc:	f7f1 f934 	bl	8000b28 <__aeabi_dcmpgt>
 800f8c0:	2800      	cmp	r0, #0
 800f8c2:	d174      	bne.n	800f9ae <_dtoa_r+0x69e>
 800f8c4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f8c8:	2000      	movs	r0, #0
 800f8ca:	4914      	ldr	r1, [pc, #80]	; (800f91c <_dtoa_r+0x60c>)
 800f8cc:	f7f0 fce4 	bl	8000298 <__aeabi_dsub>
 800f8d0:	4602      	mov	r2, r0
 800f8d2:	460b      	mov	r3, r1
 800f8d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8d8:	f7f1 f908 	bl	8000aec <__aeabi_dcmplt>
 800f8dc:	2800      	cmp	r0, #0
 800f8de:	f43f af30 	beq.w	800f742 <_dtoa_r+0x432>
 800f8e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f8e6:	2b30      	cmp	r3, #48	; 0x30
 800f8e8:	f105 32ff 	add.w	r2, r5, #4294967295
 800f8ec:	d002      	beq.n	800f8f4 <_dtoa_r+0x5e4>
 800f8ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f8f2:	e04a      	b.n	800f98a <_dtoa_r+0x67a>
 800f8f4:	4615      	mov	r5, r2
 800f8f6:	e7f4      	b.n	800f8e2 <_dtoa_r+0x5d2>
 800f8f8:	4b05      	ldr	r3, [pc, #20]	; (800f910 <_dtoa_r+0x600>)
 800f8fa:	f7f0 fe85 	bl	8000608 <__aeabi_dmul>
 800f8fe:	e9cd 0100 	strd	r0, r1, [sp]
 800f902:	e7bc      	b.n	800f87e <_dtoa_r+0x56e>
 800f904:	080122c8 	.word	0x080122c8
 800f908:	080122a0 	.word	0x080122a0
 800f90c:	3ff00000 	.word	0x3ff00000
 800f910:	40240000 	.word	0x40240000
 800f914:	401c0000 	.word	0x401c0000
 800f918:	40140000 	.word	0x40140000
 800f91c:	3fe00000 	.word	0x3fe00000
 800f920:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f924:	465d      	mov	r5, fp
 800f926:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f92a:	4630      	mov	r0, r6
 800f92c:	4639      	mov	r1, r7
 800f92e:	f7f0 ff95 	bl	800085c <__aeabi_ddiv>
 800f932:	f7f1 f919 	bl	8000b68 <__aeabi_d2iz>
 800f936:	4680      	mov	r8, r0
 800f938:	f7f0 fdfc 	bl	8000534 <__aeabi_i2d>
 800f93c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f940:	f7f0 fe62 	bl	8000608 <__aeabi_dmul>
 800f944:	4602      	mov	r2, r0
 800f946:	460b      	mov	r3, r1
 800f948:	4630      	mov	r0, r6
 800f94a:	4639      	mov	r1, r7
 800f94c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800f950:	f7f0 fca2 	bl	8000298 <__aeabi_dsub>
 800f954:	f805 6b01 	strb.w	r6, [r5], #1
 800f958:	eba5 060b 	sub.w	r6, r5, fp
 800f95c:	45b1      	cmp	r9, r6
 800f95e:	4602      	mov	r2, r0
 800f960:	460b      	mov	r3, r1
 800f962:	d139      	bne.n	800f9d8 <_dtoa_r+0x6c8>
 800f964:	f7f0 fc9a 	bl	800029c <__adddf3>
 800f968:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f96c:	4606      	mov	r6, r0
 800f96e:	460f      	mov	r7, r1
 800f970:	f7f1 f8da 	bl	8000b28 <__aeabi_dcmpgt>
 800f974:	b9c8      	cbnz	r0, 800f9aa <_dtoa_r+0x69a>
 800f976:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f97a:	4630      	mov	r0, r6
 800f97c:	4639      	mov	r1, r7
 800f97e:	f7f1 f8ab 	bl	8000ad8 <__aeabi_dcmpeq>
 800f982:	b110      	cbz	r0, 800f98a <_dtoa_r+0x67a>
 800f984:	f018 0f01 	tst.w	r8, #1
 800f988:	d10f      	bne.n	800f9aa <_dtoa_r+0x69a>
 800f98a:	9904      	ldr	r1, [sp, #16]
 800f98c:	4620      	mov	r0, r4
 800f98e:	f000 fac3 	bl	800ff18 <_Bfree>
 800f992:	2300      	movs	r3, #0
 800f994:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f996:	702b      	strb	r3, [r5, #0]
 800f998:	f10a 0301 	add.w	r3, sl, #1
 800f99c:	6013      	str	r3, [r2, #0]
 800f99e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	f000 8241 	beq.w	800fe28 <_dtoa_r+0xb18>
 800f9a6:	601d      	str	r5, [r3, #0]
 800f9a8:	e23e      	b.n	800fe28 <_dtoa_r+0xb18>
 800f9aa:	f8cd a020 	str.w	sl, [sp, #32]
 800f9ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f9b2:	2a39      	cmp	r2, #57	; 0x39
 800f9b4:	f105 33ff 	add.w	r3, r5, #4294967295
 800f9b8:	d108      	bne.n	800f9cc <_dtoa_r+0x6bc>
 800f9ba:	459b      	cmp	fp, r3
 800f9bc:	d10a      	bne.n	800f9d4 <_dtoa_r+0x6c4>
 800f9be:	9b08      	ldr	r3, [sp, #32]
 800f9c0:	3301      	adds	r3, #1
 800f9c2:	9308      	str	r3, [sp, #32]
 800f9c4:	2330      	movs	r3, #48	; 0x30
 800f9c6:	f88b 3000 	strb.w	r3, [fp]
 800f9ca:	465b      	mov	r3, fp
 800f9cc:	781a      	ldrb	r2, [r3, #0]
 800f9ce:	3201      	adds	r2, #1
 800f9d0:	701a      	strb	r2, [r3, #0]
 800f9d2:	e78c      	b.n	800f8ee <_dtoa_r+0x5de>
 800f9d4:	461d      	mov	r5, r3
 800f9d6:	e7ea      	b.n	800f9ae <_dtoa_r+0x69e>
 800f9d8:	2200      	movs	r2, #0
 800f9da:	4b9b      	ldr	r3, [pc, #620]	; (800fc48 <_dtoa_r+0x938>)
 800f9dc:	f7f0 fe14 	bl	8000608 <__aeabi_dmul>
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	4606      	mov	r6, r0
 800f9e6:	460f      	mov	r7, r1
 800f9e8:	f7f1 f876 	bl	8000ad8 <__aeabi_dcmpeq>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	d09a      	beq.n	800f926 <_dtoa_r+0x616>
 800f9f0:	e7cb      	b.n	800f98a <_dtoa_r+0x67a>
 800f9f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f9f4:	2a00      	cmp	r2, #0
 800f9f6:	f000 808b 	beq.w	800fb10 <_dtoa_r+0x800>
 800f9fa:	9a06      	ldr	r2, [sp, #24]
 800f9fc:	2a01      	cmp	r2, #1
 800f9fe:	dc6e      	bgt.n	800fade <_dtoa_r+0x7ce>
 800fa00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800fa02:	2a00      	cmp	r2, #0
 800fa04:	d067      	beq.n	800fad6 <_dtoa_r+0x7c6>
 800fa06:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fa0a:	9f07      	ldr	r7, [sp, #28]
 800fa0c:	9d05      	ldr	r5, [sp, #20]
 800fa0e:	9a05      	ldr	r2, [sp, #20]
 800fa10:	2101      	movs	r1, #1
 800fa12:	441a      	add	r2, r3
 800fa14:	4620      	mov	r0, r4
 800fa16:	9205      	str	r2, [sp, #20]
 800fa18:	4498      	add	r8, r3
 800fa1a:	f000 fb1d 	bl	8010058 <__i2b>
 800fa1e:	4606      	mov	r6, r0
 800fa20:	2d00      	cmp	r5, #0
 800fa22:	dd0c      	ble.n	800fa3e <_dtoa_r+0x72e>
 800fa24:	f1b8 0f00 	cmp.w	r8, #0
 800fa28:	dd09      	ble.n	800fa3e <_dtoa_r+0x72e>
 800fa2a:	4545      	cmp	r5, r8
 800fa2c:	9a05      	ldr	r2, [sp, #20]
 800fa2e:	462b      	mov	r3, r5
 800fa30:	bfa8      	it	ge
 800fa32:	4643      	movge	r3, r8
 800fa34:	1ad2      	subs	r2, r2, r3
 800fa36:	9205      	str	r2, [sp, #20]
 800fa38:	1aed      	subs	r5, r5, r3
 800fa3a:	eba8 0803 	sub.w	r8, r8, r3
 800fa3e:	9b07      	ldr	r3, [sp, #28]
 800fa40:	b1eb      	cbz	r3, 800fa7e <_dtoa_r+0x76e>
 800fa42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d067      	beq.n	800fb18 <_dtoa_r+0x808>
 800fa48:	b18f      	cbz	r7, 800fa6e <_dtoa_r+0x75e>
 800fa4a:	4631      	mov	r1, r6
 800fa4c:	463a      	mov	r2, r7
 800fa4e:	4620      	mov	r0, r4
 800fa50:	f000 fba2 	bl	8010198 <__pow5mult>
 800fa54:	9a04      	ldr	r2, [sp, #16]
 800fa56:	4601      	mov	r1, r0
 800fa58:	4606      	mov	r6, r0
 800fa5a:	4620      	mov	r0, r4
 800fa5c:	f000 fb05 	bl	801006a <__multiply>
 800fa60:	9904      	ldr	r1, [sp, #16]
 800fa62:	9008      	str	r0, [sp, #32]
 800fa64:	4620      	mov	r0, r4
 800fa66:	f000 fa57 	bl	800ff18 <_Bfree>
 800fa6a:	9b08      	ldr	r3, [sp, #32]
 800fa6c:	9304      	str	r3, [sp, #16]
 800fa6e:	9b07      	ldr	r3, [sp, #28]
 800fa70:	1bda      	subs	r2, r3, r7
 800fa72:	d004      	beq.n	800fa7e <_dtoa_r+0x76e>
 800fa74:	9904      	ldr	r1, [sp, #16]
 800fa76:	4620      	mov	r0, r4
 800fa78:	f000 fb8e 	bl	8010198 <__pow5mult>
 800fa7c:	9004      	str	r0, [sp, #16]
 800fa7e:	2101      	movs	r1, #1
 800fa80:	4620      	mov	r0, r4
 800fa82:	f000 fae9 	bl	8010058 <__i2b>
 800fa86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa88:	4607      	mov	r7, r0
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	f000 81d0 	beq.w	800fe30 <_dtoa_r+0xb20>
 800fa90:	461a      	mov	r2, r3
 800fa92:	4601      	mov	r1, r0
 800fa94:	4620      	mov	r0, r4
 800fa96:	f000 fb7f 	bl	8010198 <__pow5mult>
 800fa9a:	9b06      	ldr	r3, [sp, #24]
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	4607      	mov	r7, r0
 800faa0:	dc40      	bgt.n	800fb24 <_dtoa_r+0x814>
 800faa2:	9b00      	ldr	r3, [sp, #0]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d139      	bne.n	800fb1c <_dtoa_r+0x80c>
 800faa8:	9b01      	ldr	r3, [sp, #4]
 800faaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d136      	bne.n	800fb20 <_dtoa_r+0x810>
 800fab2:	9b01      	ldr	r3, [sp, #4]
 800fab4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fab8:	0d1b      	lsrs	r3, r3, #20
 800faba:	051b      	lsls	r3, r3, #20
 800fabc:	b12b      	cbz	r3, 800faca <_dtoa_r+0x7ba>
 800fabe:	9b05      	ldr	r3, [sp, #20]
 800fac0:	3301      	adds	r3, #1
 800fac2:	9305      	str	r3, [sp, #20]
 800fac4:	f108 0801 	add.w	r8, r8, #1
 800fac8:	2301      	movs	r3, #1
 800faca:	9307      	str	r3, [sp, #28]
 800facc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800face:	2b00      	cmp	r3, #0
 800fad0:	d12a      	bne.n	800fb28 <_dtoa_r+0x818>
 800fad2:	2001      	movs	r0, #1
 800fad4:	e030      	b.n	800fb38 <_dtoa_r+0x828>
 800fad6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fad8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fadc:	e795      	b.n	800fa0a <_dtoa_r+0x6fa>
 800fade:	9b07      	ldr	r3, [sp, #28]
 800fae0:	f109 37ff 	add.w	r7, r9, #4294967295
 800fae4:	42bb      	cmp	r3, r7
 800fae6:	bfbf      	itttt	lt
 800fae8:	9b07      	ldrlt	r3, [sp, #28]
 800faea:	9707      	strlt	r7, [sp, #28]
 800faec:	1afa      	sublt	r2, r7, r3
 800faee:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800faf0:	bfbb      	ittet	lt
 800faf2:	189b      	addlt	r3, r3, r2
 800faf4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800faf6:	1bdf      	subge	r7, r3, r7
 800faf8:	2700      	movlt	r7, #0
 800fafa:	f1b9 0f00 	cmp.w	r9, #0
 800fafe:	bfb5      	itete	lt
 800fb00:	9b05      	ldrlt	r3, [sp, #20]
 800fb02:	9d05      	ldrge	r5, [sp, #20]
 800fb04:	eba3 0509 	sublt.w	r5, r3, r9
 800fb08:	464b      	movge	r3, r9
 800fb0a:	bfb8      	it	lt
 800fb0c:	2300      	movlt	r3, #0
 800fb0e:	e77e      	b.n	800fa0e <_dtoa_r+0x6fe>
 800fb10:	9f07      	ldr	r7, [sp, #28]
 800fb12:	9d05      	ldr	r5, [sp, #20]
 800fb14:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800fb16:	e783      	b.n	800fa20 <_dtoa_r+0x710>
 800fb18:	9a07      	ldr	r2, [sp, #28]
 800fb1a:	e7ab      	b.n	800fa74 <_dtoa_r+0x764>
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	e7d4      	b.n	800faca <_dtoa_r+0x7ba>
 800fb20:	9b00      	ldr	r3, [sp, #0]
 800fb22:	e7d2      	b.n	800faca <_dtoa_r+0x7ba>
 800fb24:	2300      	movs	r3, #0
 800fb26:	9307      	str	r3, [sp, #28]
 800fb28:	693b      	ldr	r3, [r7, #16]
 800fb2a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fb2e:	6918      	ldr	r0, [r3, #16]
 800fb30:	f000 fa44 	bl	800ffbc <__hi0bits>
 800fb34:	f1c0 0020 	rsb	r0, r0, #32
 800fb38:	4440      	add	r0, r8
 800fb3a:	f010 001f 	ands.w	r0, r0, #31
 800fb3e:	d047      	beq.n	800fbd0 <_dtoa_r+0x8c0>
 800fb40:	f1c0 0320 	rsb	r3, r0, #32
 800fb44:	2b04      	cmp	r3, #4
 800fb46:	dd3b      	ble.n	800fbc0 <_dtoa_r+0x8b0>
 800fb48:	9b05      	ldr	r3, [sp, #20]
 800fb4a:	f1c0 001c 	rsb	r0, r0, #28
 800fb4e:	4403      	add	r3, r0
 800fb50:	9305      	str	r3, [sp, #20]
 800fb52:	4405      	add	r5, r0
 800fb54:	4480      	add	r8, r0
 800fb56:	9b05      	ldr	r3, [sp, #20]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	dd05      	ble.n	800fb68 <_dtoa_r+0x858>
 800fb5c:	461a      	mov	r2, r3
 800fb5e:	9904      	ldr	r1, [sp, #16]
 800fb60:	4620      	mov	r0, r4
 800fb62:	f000 fb67 	bl	8010234 <__lshift>
 800fb66:	9004      	str	r0, [sp, #16]
 800fb68:	f1b8 0f00 	cmp.w	r8, #0
 800fb6c:	dd05      	ble.n	800fb7a <_dtoa_r+0x86a>
 800fb6e:	4639      	mov	r1, r7
 800fb70:	4642      	mov	r2, r8
 800fb72:	4620      	mov	r0, r4
 800fb74:	f000 fb5e 	bl	8010234 <__lshift>
 800fb78:	4607      	mov	r7, r0
 800fb7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fb7c:	b353      	cbz	r3, 800fbd4 <_dtoa_r+0x8c4>
 800fb7e:	4639      	mov	r1, r7
 800fb80:	9804      	ldr	r0, [sp, #16]
 800fb82:	f000 fbab 	bl	80102dc <__mcmp>
 800fb86:	2800      	cmp	r0, #0
 800fb88:	da24      	bge.n	800fbd4 <_dtoa_r+0x8c4>
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	220a      	movs	r2, #10
 800fb8e:	9904      	ldr	r1, [sp, #16]
 800fb90:	4620      	mov	r0, r4
 800fb92:	f000 f9d8 	bl	800ff46 <__multadd>
 800fb96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb98:	9004      	str	r0, [sp, #16]
 800fb9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	f000 814d 	beq.w	800fe3e <_dtoa_r+0xb2e>
 800fba4:	2300      	movs	r3, #0
 800fba6:	4631      	mov	r1, r6
 800fba8:	220a      	movs	r2, #10
 800fbaa:	4620      	mov	r0, r4
 800fbac:	f000 f9cb 	bl	800ff46 <__multadd>
 800fbb0:	9b02      	ldr	r3, [sp, #8]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	4606      	mov	r6, r0
 800fbb6:	dc4f      	bgt.n	800fc58 <_dtoa_r+0x948>
 800fbb8:	9b06      	ldr	r3, [sp, #24]
 800fbba:	2b02      	cmp	r3, #2
 800fbbc:	dd4c      	ble.n	800fc58 <_dtoa_r+0x948>
 800fbbe:	e011      	b.n	800fbe4 <_dtoa_r+0x8d4>
 800fbc0:	d0c9      	beq.n	800fb56 <_dtoa_r+0x846>
 800fbc2:	9a05      	ldr	r2, [sp, #20]
 800fbc4:	331c      	adds	r3, #28
 800fbc6:	441a      	add	r2, r3
 800fbc8:	9205      	str	r2, [sp, #20]
 800fbca:	441d      	add	r5, r3
 800fbcc:	4498      	add	r8, r3
 800fbce:	e7c2      	b.n	800fb56 <_dtoa_r+0x846>
 800fbd0:	4603      	mov	r3, r0
 800fbd2:	e7f6      	b.n	800fbc2 <_dtoa_r+0x8b2>
 800fbd4:	f1b9 0f00 	cmp.w	r9, #0
 800fbd8:	dc38      	bgt.n	800fc4c <_dtoa_r+0x93c>
 800fbda:	9b06      	ldr	r3, [sp, #24]
 800fbdc:	2b02      	cmp	r3, #2
 800fbde:	dd35      	ble.n	800fc4c <_dtoa_r+0x93c>
 800fbe0:	f8cd 9008 	str.w	r9, [sp, #8]
 800fbe4:	9b02      	ldr	r3, [sp, #8]
 800fbe6:	b963      	cbnz	r3, 800fc02 <_dtoa_r+0x8f2>
 800fbe8:	4639      	mov	r1, r7
 800fbea:	2205      	movs	r2, #5
 800fbec:	4620      	mov	r0, r4
 800fbee:	f000 f9aa 	bl	800ff46 <__multadd>
 800fbf2:	4601      	mov	r1, r0
 800fbf4:	4607      	mov	r7, r0
 800fbf6:	9804      	ldr	r0, [sp, #16]
 800fbf8:	f000 fb70 	bl	80102dc <__mcmp>
 800fbfc:	2800      	cmp	r0, #0
 800fbfe:	f73f adcc 	bgt.w	800f79a <_dtoa_r+0x48a>
 800fc02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc04:	465d      	mov	r5, fp
 800fc06:	ea6f 0a03 	mvn.w	sl, r3
 800fc0a:	f04f 0900 	mov.w	r9, #0
 800fc0e:	4639      	mov	r1, r7
 800fc10:	4620      	mov	r0, r4
 800fc12:	f000 f981 	bl	800ff18 <_Bfree>
 800fc16:	2e00      	cmp	r6, #0
 800fc18:	f43f aeb7 	beq.w	800f98a <_dtoa_r+0x67a>
 800fc1c:	f1b9 0f00 	cmp.w	r9, #0
 800fc20:	d005      	beq.n	800fc2e <_dtoa_r+0x91e>
 800fc22:	45b1      	cmp	r9, r6
 800fc24:	d003      	beq.n	800fc2e <_dtoa_r+0x91e>
 800fc26:	4649      	mov	r1, r9
 800fc28:	4620      	mov	r0, r4
 800fc2a:	f000 f975 	bl	800ff18 <_Bfree>
 800fc2e:	4631      	mov	r1, r6
 800fc30:	4620      	mov	r0, r4
 800fc32:	f000 f971 	bl	800ff18 <_Bfree>
 800fc36:	e6a8      	b.n	800f98a <_dtoa_r+0x67a>
 800fc38:	2700      	movs	r7, #0
 800fc3a:	463e      	mov	r6, r7
 800fc3c:	e7e1      	b.n	800fc02 <_dtoa_r+0x8f2>
 800fc3e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fc42:	463e      	mov	r6, r7
 800fc44:	e5a9      	b.n	800f79a <_dtoa_r+0x48a>
 800fc46:	bf00      	nop
 800fc48:	40240000 	.word	0x40240000
 800fc4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc4e:	f8cd 9008 	str.w	r9, [sp, #8]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	f000 80fa 	beq.w	800fe4c <_dtoa_r+0xb3c>
 800fc58:	2d00      	cmp	r5, #0
 800fc5a:	dd05      	ble.n	800fc68 <_dtoa_r+0x958>
 800fc5c:	4631      	mov	r1, r6
 800fc5e:	462a      	mov	r2, r5
 800fc60:	4620      	mov	r0, r4
 800fc62:	f000 fae7 	bl	8010234 <__lshift>
 800fc66:	4606      	mov	r6, r0
 800fc68:	9b07      	ldr	r3, [sp, #28]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d04c      	beq.n	800fd08 <_dtoa_r+0x9f8>
 800fc6e:	6871      	ldr	r1, [r6, #4]
 800fc70:	4620      	mov	r0, r4
 800fc72:	f000 f91d 	bl	800feb0 <_Balloc>
 800fc76:	6932      	ldr	r2, [r6, #16]
 800fc78:	3202      	adds	r2, #2
 800fc7a:	4605      	mov	r5, r0
 800fc7c:	0092      	lsls	r2, r2, #2
 800fc7e:	f106 010c 	add.w	r1, r6, #12
 800fc82:	300c      	adds	r0, #12
 800fc84:	f7fe fd52 	bl	800e72c <memcpy>
 800fc88:	2201      	movs	r2, #1
 800fc8a:	4629      	mov	r1, r5
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	f000 fad1 	bl	8010234 <__lshift>
 800fc92:	9b00      	ldr	r3, [sp, #0]
 800fc94:	f8cd b014 	str.w	fp, [sp, #20]
 800fc98:	f003 0301 	and.w	r3, r3, #1
 800fc9c:	46b1      	mov	r9, r6
 800fc9e:	9307      	str	r3, [sp, #28]
 800fca0:	4606      	mov	r6, r0
 800fca2:	4639      	mov	r1, r7
 800fca4:	9804      	ldr	r0, [sp, #16]
 800fca6:	f7ff faa5 	bl	800f1f4 <quorem>
 800fcaa:	4649      	mov	r1, r9
 800fcac:	4605      	mov	r5, r0
 800fcae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fcb2:	9804      	ldr	r0, [sp, #16]
 800fcb4:	f000 fb12 	bl	80102dc <__mcmp>
 800fcb8:	4632      	mov	r2, r6
 800fcba:	9000      	str	r0, [sp, #0]
 800fcbc:	4639      	mov	r1, r7
 800fcbe:	4620      	mov	r0, r4
 800fcc0:	f000 fb26 	bl	8010310 <__mdiff>
 800fcc4:	68c3      	ldr	r3, [r0, #12]
 800fcc6:	4602      	mov	r2, r0
 800fcc8:	bb03      	cbnz	r3, 800fd0c <_dtoa_r+0x9fc>
 800fcca:	4601      	mov	r1, r0
 800fccc:	9008      	str	r0, [sp, #32]
 800fcce:	9804      	ldr	r0, [sp, #16]
 800fcd0:	f000 fb04 	bl	80102dc <__mcmp>
 800fcd4:	9a08      	ldr	r2, [sp, #32]
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	4611      	mov	r1, r2
 800fcda:	4620      	mov	r0, r4
 800fcdc:	9308      	str	r3, [sp, #32]
 800fcde:	f000 f91b 	bl	800ff18 <_Bfree>
 800fce2:	9b08      	ldr	r3, [sp, #32]
 800fce4:	b9a3      	cbnz	r3, 800fd10 <_dtoa_r+0xa00>
 800fce6:	9a06      	ldr	r2, [sp, #24]
 800fce8:	b992      	cbnz	r2, 800fd10 <_dtoa_r+0xa00>
 800fcea:	9a07      	ldr	r2, [sp, #28]
 800fcec:	b982      	cbnz	r2, 800fd10 <_dtoa_r+0xa00>
 800fcee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fcf2:	d029      	beq.n	800fd48 <_dtoa_r+0xa38>
 800fcf4:	9b00      	ldr	r3, [sp, #0]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	dd01      	ble.n	800fcfe <_dtoa_r+0x9ee>
 800fcfa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800fcfe:	9b05      	ldr	r3, [sp, #20]
 800fd00:	1c5d      	adds	r5, r3, #1
 800fd02:	f883 8000 	strb.w	r8, [r3]
 800fd06:	e782      	b.n	800fc0e <_dtoa_r+0x8fe>
 800fd08:	4630      	mov	r0, r6
 800fd0a:	e7c2      	b.n	800fc92 <_dtoa_r+0x982>
 800fd0c:	2301      	movs	r3, #1
 800fd0e:	e7e3      	b.n	800fcd8 <_dtoa_r+0x9c8>
 800fd10:	9a00      	ldr	r2, [sp, #0]
 800fd12:	2a00      	cmp	r2, #0
 800fd14:	db04      	blt.n	800fd20 <_dtoa_r+0xa10>
 800fd16:	d125      	bne.n	800fd64 <_dtoa_r+0xa54>
 800fd18:	9a06      	ldr	r2, [sp, #24]
 800fd1a:	bb1a      	cbnz	r2, 800fd64 <_dtoa_r+0xa54>
 800fd1c:	9a07      	ldr	r2, [sp, #28]
 800fd1e:	bb0a      	cbnz	r2, 800fd64 <_dtoa_r+0xa54>
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	ddec      	ble.n	800fcfe <_dtoa_r+0x9ee>
 800fd24:	2201      	movs	r2, #1
 800fd26:	9904      	ldr	r1, [sp, #16]
 800fd28:	4620      	mov	r0, r4
 800fd2a:	f000 fa83 	bl	8010234 <__lshift>
 800fd2e:	4639      	mov	r1, r7
 800fd30:	9004      	str	r0, [sp, #16]
 800fd32:	f000 fad3 	bl	80102dc <__mcmp>
 800fd36:	2800      	cmp	r0, #0
 800fd38:	dc03      	bgt.n	800fd42 <_dtoa_r+0xa32>
 800fd3a:	d1e0      	bne.n	800fcfe <_dtoa_r+0x9ee>
 800fd3c:	f018 0f01 	tst.w	r8, #1
 800fd40:	d0dd      	beq.n	800fcfe <_dtoa_r+0x9ee>
 800fd42:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fd46:	d1d8      	bne.n	800fcfa <_dtoa_r+0x9ea>
 800fd48:	9b05      	ldr	r3, [sp, #20]
 800fd4a:	9a05      	ldr	r2, [sp, #20]
 800fd4c:	1c5d      	adds	r5, r3, #1
 800fd4e:	2339      	movs	r3, #57	; 0x39
 800fd50:	7013      	strb	r3, [r2, #0]
 800fd52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fd56:	2b39      	cmp	r3, #57	; 0x39
 800fd58:	f105 32ff 	add.w	r2, r5, #4294967295
 800fd5c:	d04f      	beq.n	800fdfe <_dtoa_r+0xaee>
 800fd5e:	3301      	adds	r3, #1
 800fd60:	7013      	strb	r3, [r2, #0]
 800fd62:	e754      	b.n	800fc0e <_dtoa_r+0x8fe>
 800fd64:	9a05      	ldr	r2, [sp, #20]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	f102 0501 	add.w	r5, r2, #1
 800fd6c:	dd06      	ble.n	800fd7c <_dtoa_r+0xa6c>
 800fd6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fd72:	d0e9      	beq.n	800fd48 <_dtoa_r+0xa38>
 800fd74:	f108 0801 	add.w	r8, r8, #1
 800fd78:	9b05      	ldr	r3, [sp, #20]
 800fd7a:	e7c2      	b.n	800fd02 <_dtoa_r+0x9f2>
 800fd7c:	9a02      	ldr	r2, [sp, #8]
 800fd7e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800fd82:	eba5 030b 	sub.w	r3, r5, fp
 800fd86:	4293      	cmp	r3, r2
 800fd88:	d021      	beq.n	800fdce <_dtoa_r+0xabe>
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	220a      	movs	r2, #10
 800fd8e:	9904      	ldr	r1, [sp, #16]
 800fd90:	4620      	mov	r0, r4
 800fd92:	f000 f8d8 	bl	800ff46 <__multadd>
 800fd96:	45b1      	cmp	r9, r6
 800fd98:	9004      	str	r0, [sp, #16]
 800fd9a:	f04f 0300 	mov.w	r3, #0
 800fd9e:	f04f 020a 	mov.w	r2, #10
 800fda2:	4649      	mov	r1, r9
 800fda4:	4620      	mov	r0, r4
 800fda6:	d105      	bne.n	800fdb4 <_dtoa_r+0xaa4>
 800fda8:	f000 f8cd 	bl	800ff46 <__multadd>
 800fdac:	4681      	mov	r9, r0
 800fdae:	4606      	mov	r6, r0
 800fdb0:	9505      	str	r5, [sp, #20]
 800fdb2:	e776      	b.n	800fca2 <_dtoa_r+0x992>
 800fdb4:	f000 f8c7 	bl	800ff46 <__multadd>
 800fdb8:	4631      	mov	r1, r6
 800fdba:	4681      	mov	r9, r0
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	220a      	movs	r2, #10
 800fdc0:	4620      	mov	r0, r4
 800fdc2:	f000 f8c0 	bl	800ff46 <__multadd>
 800fdc6:	4606      	mov	r6, r0
 800fdc8:	e7f2      	b.n	800fdb0 <_dtoa_r+0xaa0>
 800fdca:	f04f 0900 	mov.w	r9, #0
 800fdce:	2201      	movs	r2, #1
 800fdd0:	9904      	ldr	r1, [sp, #16]
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	f000 fa2e 	bl	8010234 <__lshift>
 800fdd8:	4639      	mov	r1, r7
 800fdda:	9004      	str	r0, [sp, #16]
 800fddc:	f000 fa7e 	bl	80102dc <__mcmp>
 800fde0:	2800      	cmp	r0, #0
 800fde2:	dcb6      	bgt.n	800fd52 <_dtoa_r+0xa42>
 800fde4:	d102      	bne.n	800fdec <_dtoa_r+0xadc>
 800fde6:	f018 0f01 	tst.w	r8, #1
 800fdea:	d1b2      	bne.n	800fd52 <_dtoa_r+0xa42>
 800fdec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fdf0:	2b30      	cmp	r3, #48	; 0x30
 800fdf2:	f105 32ff 	add.w	r2, r5, #4294967295
 800fdf6:	f47f af0a 	bne.w	800fc0e <_dtoa_r+0x8fe>
 800fdfa:	4615      	mov	r5, r2
 800fdfc:	e7f6      	b.n	800fdec <_dtoa_r+0xadc>
 800fdfe:	4593      	cmp	fp, r2
 800fe00:	d105      	bne.n	800fe0e <_dtoa_r+0xafe>
 800fe02:	2331      	movs	r3, #49	; 0x31
 800fe04:	f10a 0a01 	add.w	sl, sl, #1
 800fe08:	f88b 3000 	strb.w	r3, [fp]
 800fe0c:	e6ff      	b.n	800fc0e <_dtoa_r+0x8fe>
 800fe0e:	4615      	mov	r5, r2
 800fe10:	e79f      	b.n	800fd52 <_dtoa_r+0xa42>
 800fe12:	f8df b064 	ldr.w	fp, [pc, #100]	; 800fe78 <_dtoa_r+0xb68>
 800fe16:	e007      	b.n	800fe28 <_dtoa_r+0xb18>
 800fe18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe1a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800fe7c <_dtoa_r+0xb6c>
 800fe1e:	b11b      	cbz	r3, 800fe28 <_dtoa_r+0xb18>
 800fe20:	f10b 0308 	add.w	r3, fp, #8
 800fe24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fe26:	6013      	str	r3, [r2, #0]
 800fe28:	4658      	mov	r0, fp
 800fe2a:	b017      	add	sp, #92	; 0x5c
 800fe2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe30:	9b06      	ldr	r3, [sp, #24]
 800fe32:	2b01      	cmp	r3, #1
 800fe34:	f77f ae35 	ble.w	800faa2 <_dtoa_r+0x792>
 800fe38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fe3a:	9307      	str	r3, [sp, #28]
 800fe3c:	e649      	b.n	800fad2 <_dtoa_r+0x7c2>
 800fe3e:	9b02      	ldr	r3, [sp, #8]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	dc03      	bgt.n	800fe4c <_dtoa_r+0xb3c>
 800fe44:	9b06      	ldr	r3, [sp, #24]
 800fe46:	2b02      	cmp	r3, #2
 800fe48:	f73f aecc 	bgt.w	800fbe4 <_dtoa_r+0x8d4>
 800fe4c:	465d      	mov	r5, fp
 800fe4e:	4639      	mov	r1, r7
 800fe50:	9804      	ldr	r0, [sp, #16]
 800fe52:	f7ff f9cf 	bl	800f1f4 <quorem>
 800fe56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fe5a:	f805 8b01 	strb.w	r8, [r5], #1
 800fe5e:	9a02      	ldr	r2, [sp, #8]
 800fe60:	eba5 030b 	sub.w	r3, r5, fp
 800fe64:	429a      	cmp	r2, r3
 800fe66:	ddb0      	ble.n	800fdca <_dtoa_r+0xaba>
 800fe68:	2300      	movs	r3, #0
 800fe6a:	220a      	movs	r2, #10
 800fe6c:	9904      	ldr	r1, [sp, #16]
 800fe6e:	4620      	mov	r0, r4
 800fe70:	f000 f869 	bl	800ff46 <__multadd>
 800fe74:	9004      	str	r0, [sp, #16]
 800fe76:	e7ea      	b.n	800fe4e <_dtoa_r+0xb3e>
 800fe78:	08012268 	.word	0x08012268
 800fe7c:	0801228c 	.word	0x0801228c

0800fe80 <_localeconv_r>:
 800fe80:	4b04      	ldr	r3, [pc, #16]	; (800fe94 <_localeconv_r+0x14>)
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	6a18      	ldr	r0, [r3, #32]
 800fe86:	4b04      	ldr	r3, [pc, #16]	; (800fe98 <_localeconv_r+0x18>)
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	bf08      	it	eq
 800fe8c:	4618      	moveq	r0, r3
 800fe8e:	30f0      	adds	r0, #240	; 0xf0
 800fe90:	4770      	bx	lr
 800fe92:	bf00      	nop
 800fe94:	20000010 	.word	0x20000010
 800fe98:	20000074 	.word	0x20000074

0800fe9c <malloc>:
 800fe9c:	4b02      	ldr	r3, [pc, #8]	; (800fea8 <malloc+0xc>)
 800fe9e:	4601      	mov	r1, r0
 800fea0:	6818      	ldr	r0, [r3, #0]
 800fea2:	f7fe bc57 	b.w	800e754 <_malloc_r>
 800fea6:	bf00      	nop
 800fea8:	20000010 	.word	0x20000010

0800feac <__malloc_lock>:
 800feac:	4770      	bx	lr

0800feae <__malloc_unlock>:
 800feae:	4770      	bx	lr

0800feb0 <_Balloc>:
 800feb0:	b570      	push	{r4, r5, r6, lr}
 800feb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800feb4:	4604      	mov	r4, r0
 800feb6:	460e      	mov	r6, r1
 800feb8:	b93d      	cbnz	r5, 800feca <_Balloc+0x1a>
 800feba:	2010      	movs	r0, #16
 800febc:	f7ff ffee 	bl	800fe9c <malloc>
 800fec0:	6260      	str	r0, [r4, #36]	; 0x24
 800fec2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fec6:	6005      	str	r5, [r0, #0]
 800fec8:	60c5      	str	r5, [r0, #12]
 800feca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fecc:	68eb      	ldr	r3, [r5, #12]
 800fece:	b183      	cbz	r3, 800fef2 <_Balloc+0x42>
 800fed0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fed2:	68db      	ldr	r3, [r3, #12]
 800fed4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fed8:	b9b8      	cbnz	r0, 800ff0a <_Balloc+0x5a>
 800feda:	2101      	movs	r1, #1
 800fedc:	fa01 f506 	lsl.w	r5, r1, r6
 800fee0:	1d6a      	adds	r2, r5, #5
 800fee2:	0092      	lsls	r2, r2, #2
 800fee4:	4620      	mov	r0, r4
 800fee6:	f000 fabf 	bl	8010468 <_calloc_r>
 800feea:	b160      	cbz	r0, 800ff06 <_Balloc+0x56>
 800feec:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800fef0:	e00e      	b.n	800ff10 <_Balloc+0x60>
 800fef2:	2221      	movs	r2, #33	; 0x21
 800fef4:	2104      	movs	r1, #4
 800fef6:	4620      	mov	r0, r4
 800fef8:	f000 fab6 	bl	8010468 <_calloc_r>
 800fefc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fefe:	60e8      	str	r0, [r5, #12]
 800ff00:	68db      	ldr	r3, [r3, #12]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d1e4      	bne.n	800fed0 <_Balloc+0x20>
 800ff06:	2000      	movs	r0, #0
 800ff08:	bd70      	pop	{r4, r5, r6, pc}
 800ff0a:	6802      	ldr	r2, [r0, #0]
 800ff0c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ff10:	2300      	movs	r3, #0
 800ff12:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ff16:	e7f7      	b.n	800ff08 <_Balloc+0x58>

0800ff18 <_Bfree>:
 800ff18:	b570      	push	{r4, r5, r6, lr}
 800ff1a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ff1c:	4606      	mov	r6, r0
 800ff1e:	460d      	mov	r5, r1
 800ff20:	b93c      	cbnz	r4, 800ff32 <_Bfree+0x1a>
 800ff22:	2010      	movs	r0, #16
 800ff24:	f7ff ffba 	bl	800fe9c <malloc>
 800ff28:	6270      	str	r0, [r6, #36]	; 0x24
 800ff2a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ff2e:	6004      	str	r4, [r0, #0]
 800ff30:	60c4      	str	r4, [r0, #12]
 800ff32:	b13d      	cbz	r5, 800ff44 <_Bfree+0x2c>
 800ff34:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ff36:	686a      	ldr	r2, [r5, #4]
 800ff38:	68db      	ldr	r3, [r3, #12]
 800ff3a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ff3e:	6029      	str	r1, [r5, #0]
 800ff40:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ff44:	bd70      	pop	{r4, r5, r6, pc}

0800ff46 <__multadd>:
 800ff46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff4a:	690d      	ldr	r5, [r1, #16]
 800ff4c:	461f      	mov	r7, r3
 800ff4e:	4606      	mov	r6, r0
 800ff50:	460c      	mov	r4, r1
 800ff52:	f101 0c14 	add.w	ip, r1, #20
 800ff56:	2300      	movs	r3, #0
 800ff58:	f8dc 0000 	ldr.w	r0, [ip]
 800ff5c:	b281      	uxth	r1, r0
 800ff5e:	fb02 7101 	mla	r1, r2, r1, r7
 800ff62:	0c0f      	lsrs	r7, r1, #16
 800ff64:	0c00      	lsrs	r0, r0, #16
 800ff66:	fb02 7000 	mla	r0, r2, r0, r7
 800ff6a:	b289      	uxth	r1, r1
 800ff6c:	3301      	adds	r3, #1
 800ff6e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ff72:	429d      	cmp	r5, r3
 800ff74:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ff78:	f84c 1b04 	str.w	r1, [ip], #4
 800ff7c:	dcec      	bgt.n	800ff58 <__multadd+0x12>
 800ff7e:	b1d7      	cbz	r7, 800ffb6 <__multadd+0x70>
 800ff80:	68a3      	ldr	r3, [r4, #8]
 800ff82:	42ab      	cmp	r3, r5
 800ff84:	dc12      	bgt.n	800ffac <__multadd+0x66>
 800ff86:	6861      	ldr	r1, [r4, #4]
 800ff88:	4630      	mov	r0, r6
 800ff8a:	3101      	adds	r1, #1
 800ff8c:	f7ff ff90 	bl	800feb0 <_Balloc>
 800ff90:	6922      	ldr	r2, [r4, #16]
 800ff92:	3202      	adds	r2, #2
 800ff94:	f104 010c 	add.w	r1, r4, #12
 800ff98:	4680      	mov	r8, r0
 800ff9a:	0092      	lsls	r2, r2, #2
 800ff9c:	300c      	adds	r0, #12
 800ff9e:	f7fe fbc5 	bl	800e72c <memcpy>
 800ffa2:	4621      	mov	r1, r4
 800ffa4:	4630      	mov	r0, r6
 800ffa6:	f7ff ffb7 	bl	800ff18 <_Bfree>
 800ffaa:	4644      	mov	r4, r8
 800ffac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ffb0:	3501      	adds	r5, #1
 800ffb2:	615f      	str	r7, [r3, #20]
 800ffb4:	6125      	str	r5, [r4, #16]
 800ffb6:	4620      	mov	r0, r4
 800ffb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ffbc <__hi0bits>:
 800ffbc:	0c02      	lsrs	r2, r0, #16
 800ffbe:	0412      	lsls	r2, r2, #16
 800ffc0:	4603      	mov	r3, r0
 800ffc2:	b9b2      	cbnz	r2, 800fff2 <__hi0bits+0x36>
 800ffc4:	0403      	lsls	r3, r0, #16
 800ffc6:	2010      	movs	r0, #16
 800ffc8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ffcc:	bf04      	itt	eq
 800ffce:	021b      	lsleq	r3, r3, #8
 800ffd0:	3008      	addeq	r0, #8
 800ffd2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ffd6:	bf04      	itt	eq
 800ffd8:	011b      	lsleq	r3, r3, #4
 800ffda:	3004      	addeq	r0, #4
 800ffdc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ffe0:	bf04      	itt	eq
 800ffe2:	009b      	lsleq	r3, r3, #2
 800ffe4:	3002      	addeq	r0, #2
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	db06      	blt.n	800fff8 <__hi0bits+0x3c>
 800ffea:	005b      	lsls	r3, r3, #1
 800ffec:	d503      	bpl.n	800fff6 <__hi0bits+0x3a>
 800ffee:	3001      	adds	r0, #1
 800fff0:	4770      	bx	lr
 800fff2:	2000      	movs	r0, #0
 800fff4:	e7e8      	b.n	800ffc8 <__hi0bits+0xc>
 800fff6:	2020      	movs	r0, #32
 800fff8:	4770      	bx	lr

0800fffa <__lo0bits>:
 800fffa:	6803      	ldr	r3, [r0, #0]
 800fffc:	f013 0207 	ands.w	r2, r3, #7
 8010000:	4601      	mov	r1, r0
 8010002:	d00b      	beq.n	801001c <__lo0bits+0x22>
 8010004:	07da      	lsls	r2, r3, #31
 8010006:	d423      	bmi.n	8010050 <__lo0bits+0x56>
 8010008:	0798      	lsls	r0, r3, #30
 801000a:	bf49      	itett	mi
 801000c:	085b      	lsrmi	r3, r3, #1
 801000e:	089b      	lsrpl	r3, r3, #2
 8010010:	2001      	movmi	r0, #1
 8010012:	600b      	strmi	r3, [r1, #0]
 8010014:	bf5c      	itt	pl
 8010016:	600b      	strpl	r3, [r1, #0]
 8010018:	2002      	movpl	r0, #2
 801001a:	4770      	bx	lr
 801001c:	b298      	uxth	r0, r3
 801001e:	b9a8      	cbnz	r0, 801004c <__lo0bits+0x52>
 8010020:	0c1b      	lsrs	r3, r3, #16
 8010022:	2010      	movs	r0, #16
 8010024:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010028:	bf04      	itt	eq
 801002a:	0a1b      	lsreq	r3, r3, #8
 801002c:	3008      	addeq	r0, #8
 801002e:	071a      	lsls	r2, r3, #28
 8010030:	bf04      	itt	eq
 8010032:	091b      	lsreq	r3, r3, #4
 8010034:	3004      	addeq	r0, #4
 8010036:	079a      	lsls	r2, r3, #30
 8010038:	bf04      	itt	eq
 801003a:	089b      	lsreq	r3, r3, #2
 801003c:	3002      	addeq	r0, #2
 801003e:	07da      	lsls	r2, r3, #31
 8010040:	d402      	bmi.n	8010048 <__lo0bits+0x4e>
 8010042:	085b      	lsrs	r3, r3, #1
 8010044:	d006      	beq.n	8010054 <__lo0bits+0x5a>
 8010046:	3001      	adds	r0, #1
 8010048:	600b      	str	r3, [r1, #0]
 801004a:	4770      	bx	lr
 801004c:	4610      	mov	r0, r2
 801004e:	e7e9      	b.n	8010024 <__lo0bits+0x2a>
 8010050:	2000      	movs	r0, #0
 8010052:	4770      	bx	lr
 8010054:	2020      	movs	r0, #32
 8010056:	4770      	bx	lr

08010058 <__i2b>:
 8010058:	b510      	push	{r4, lr}
 801005a:	460c      	mov	r4, r1
 801005c:	2101      	movs	r1, #1
 801005e:	f7ff ff27 	bl	800feb0 <_Balloc>
 8010062:	2201      	movs	r2, #1
 8010064:	6144      	str	r4, [r0, #20]
 8010066:	6102      	str	r2, [r0, #16]
 8010068:	bd10      	pop	{r4, pc}

0801006a <__multiply>:
 801006a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801006e:	4614      	mov	r4, r2
 8010070:	690a      	ldr	r2, [r1, #16]
 8010072:	6923      	ldr	r3, [r4, #16]
 8010074:	429a      	cmp	r2, r3
 8010076:	bfb8      	it	lt
 8010078:	460b      	movlt	r3, r1
 801007a:	4688      	mov	r8, r1
 801007c:	bfbc      	itt	lt
 801007e:	46a0      	movlt	r8, r4
 8010080:	461c      	movlt	r4, r3
 8010082:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010086:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801008a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801008e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010092:	eb07 0609 	add.w	r6, r7, r9
 8010096:	42b3      	cmp	r3, r6
 8010098:	bfb8      	it	lt
 801009a:	3101      	addlt	r1, #1
 801009c:	f7ff ff08 	bl	800feb0 <_Balloc>
 80100a0:	f100 0514 	add.w	r5, r0, #20
 80100a4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80100a8:	462b      	mov	r3, r5
 80100aa:	2200      	movs	r2, #0
 80100ac:	4573      	cmp	r3, lr
 80100ae:	d316      	bcc.n	80100de <__multiply+0x74>
 80100b0:	f104 0214 	add.w	r2, r4, #20
 80100b4:	f108 0114 	add.w	r1, r8, #20
 80100b8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80100bc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80100c0:	9300      	str	r3, [sp, #0]
 80100c2:	9b00      	ldr	r3, [sp, #0]
 80100c4:	9201      	str	r2, [sp, #4]
 80100c6:	4293      	cmp	r3, r2
 80100c8:	d80c      	bhi.n	80100e4 <__multiply+0x7a>
 80100ca:	2e00      	cmp	r6, #0
 80100cc:	dd03      	ble.n	80100d6 <__multiply+0x6c>
 80100ce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d05d      	beq.n	8010192 <__multiply+0x128>
 80100d6:	6106      	str	r6, [r0, #16]
 80100d8:	b003      	add	sp, #12
 80100da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100de:	f843 2b04 	str.w	r2, [r3], #4
 80100e2:	e7e3      	b.n	80100ac <__multiply+0x42>
 80100e4:	f8b2 b000 	ldrh.w	fp, [r2]
 80100e8:	f1bb 0f00 	cmp.w	fp, #0
 80100ec:	d023      	beq.n	8010136 <__multiply+0xcc>
 80100ee:	4689      	mov	r9, r1
 80100f0:	46ac      	mov	ip, r5
 80100f2:	f04f 0800 	mov.w	r8, #0
 80100f6:	f859 4b04 	ldr.w	r4, [r9], #4
 80100fa:	f8dc a000 	ldr.w	sl, [ip]
 80100fe:	b2a3      	uxth	r3, r4
 8010100:	fa1f fa8a 	uxth.w	sl, sl
 8010104:	fb0b a303 	mla	r3, fp, r3, sl
 8010108:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801010c:	f8dc 4000 	ldr.w	r4, [ip]
 8010110:	4443      	add	r3, r8
 8010112:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010116:	fb0b 840a 	mla	r4, fp, sl, r8
 801011a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801011e:	46e2      	mov	sl, ip
 8010120:	b29b      	uxth	r3, r3
 8010122:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010126:	454f      	cmp	r7, r9
 8010128:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801012c:	f84a 3b04 	str.w	r3, [sl], #4
 8010130:	d82b      	bhi.n	801018a <__multiply+0x120>
 8010132:	f8cc 8004 	str.w	r8, [ip, #4]
 8010136:	9b01      	ldr	r3, [sp, #4]
 8010138:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801013c:	3204      	adds	r2, #4
 801013e:	f1ba 0f00 	cmp.w	sl, #0
 8010142:	d020      	beq.n	8010186 <__multiply+0x11c>
 8010144:	682b      	ldr	r3, [r5, #0]
 8010146:	4689      	mov	r9, r1
 8010148:	46a8      	mov	r8, r5
 801014a:	f04f 0b00 	mov.w	fp, #0
 801014e:	f8b9 c000 	ldrh.w	ip, [r9]
 8010152:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010156:	fb0a 440c 	mla	r4, sl, ip, r4
 801015a:	445c      	add	r4, fp
 801015c:	46c4      	mov	ip, r8
 801015e:	b29b      	uxth	r3, r3
 8010160:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010164:	f84c 3b04 	str.w	r3, [ip], #4
 8010168:	f859 3b04 	ldr.w	r3, [r9], #4
 801016c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8010170:	0c1b      	lsrs	r3, r3, #16
 8010172:	fb0a b303 	mla	r3, sl, r3, fp
 8010176:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801017a:	454f      	cmp	r7, r9
 801017c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8010180:	d805      	bhi.n	801018e <__multiply+0x124>
 8010182:	f8c8 3004 	str.w	r3, [r8, #4]
 8010186:	3504      	adds	r5, #4
 8010188:	e79b      	b.n	80100c2 <__multiply+0x58>
 801018a:	46d4      	mov	ip, sl
 801018c:	e7b3      	b.n	80100f6 <__multiply+0x8c>
 801018e:	46e0      	mov	r8, ip
 8010190:	e7dd      	b.n	801014e <__multiply+0xe4>
 8010192:	3e01      	subs	r6, #1
 8010194:	e799      	b.n	80100ca <__multiply+0x60>
	...

08010198 <__pow5mult>:
 8010198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801019c:	4615      	mov	r5, r2
 801019e:	f012 0203 	ands.w	r2, r2, #3
 80101a2:	4606      	mov	r6, r0
 80101a4:	460f      	mov	r7, r1
 80101a6:	d007      	beq.n	80101b8 <__pow5mult+0x20>
 80101a8:	3a01      	subs	r2, #1
 80101aa:	4c21      	ldr	r4, [pc, #132]	; (8010230 <__pow5mult+0x98>)
 80101ac:	2300      	movs	r3, #0
 80101ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80101b2:	f7ff fec8 	bl	800ff46 <__multadd>
 80101b6:	4607      	mov	r7, r0
 80101b8:	10ad      	asrs	r5, r5, #2
 80101ba:	d035      	beq.n	8010228 <__pow5mult+0x90>
 80101bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80101be:	b93c      	cbnz	r4, 80101d0 <__pow5mult+0x38>
 80101c0:	2010      	movs	r0, #16
 80101c2:	f7ff fe6b 	bl	800fe9c <malloc>
 80101c6:	6270      	str	r0, [r6, #36]	; 0x24
 80101c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80101cc:	6004      	str	r4, [r0, #0]
 80101ce:	60c4      	str	r4, [r0, #12]
 80101d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80101d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80101d8:	b94c      	cbnz	r4, 80101ee <__pow5mult+0x56>
 80101da:	f240 2171 	movw	r1, #625	; 0x271
 80101de:	4630      	mov	r0, r6
 80101e0:	f7ff ff3a 	bl	8010058 <__i2b>
 80101e4:	2300      	movs	r3, #0
 80101e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80101ea:	4604      	mov	r4, r0
 80101ec:	6003      	str	r3, [r0, #0]
 80101ee:	f04f 0800 	mov.w	r8, #0
 80101f2:	07eb      	lsls	r3, r5, #31
 80101f4:	d50a      	bpl.n	801020c <__pow5mult+0x74>
 80101f6:	4639      	mov	r1, r7
 80101f8:	4622      	mov	r2, r4
 80101fa:	4630      	mov	r0, r6
 80101fc:	f7ff ff35 	bl	801006a <__multiply>
 8010200:	4639      	mov	r1, r7
 8010202:	4681      	mov	r9, r0
 8010204:	4630      	mov	r0, r6
 8010206:	f7ff fe87 	bl	800ff18 <_Bfree>
 801020a:	464f      	mov	r7, r9
 801020c:	106d      	asrs	r5, r5, #1
 801020e:	d00b      	beq.n	8010228 <__pow5mult+0x90>
 8010210:	6820      	ldr	r0, [r4, #0]
 8010212:	b938      	cbnz	r0, 8010224 <__pow5mult+0x8c>
 8010214:	4622      	mov	r2, r4
 8010216:	4621      	mov	r1, r4
 8010218:	4630      	mov	r0, r6
 801021a:	f7ff ff26 	bl	801006a <__multiply>
 801021e:	6020      	str	r0, [r4, #0]
 8010220:	f8c0 8000 	str.w	r8, [r0]
 8010224:	4604      	mov	r4, r0
 8010226:	e7e4      	b.n	80101f2 <__pow5mult+0x5a>
 8010228:	4638      	mov	r0, r7
 801022a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801022e:	bf00      	nop
 8010230:	08012390 	.word	0x08012390

08010234 <__lshift>:
 8010234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010238:	460c      	mov	r4, r1
 801023a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801023e:	6923      	ldr	r3, [r4, #16]
 8010240:	6849      	ldr	r1, [r1, #4]
 8010242:	eb0a 0903 	add.w	r9, sl, r3
 8010246:	68a3      	ldr	r3, [r4, #8]
 8010248:	4607      	mov	r7, r0
 801024a:	4616      	mov	r6, r2
 801024c:	f109 0501 	add.w	r5, r9, #1
 8010250:	42ab      	cmp	r3, r5
 8010252:	db32      	blt.n	80102ba <__lshift+0x86>
 8010254:	4638      	mov	r0, r7
 8010256:	f7ff fe2b 	bl	800feb0 <_Balloc>
 801025a:	2300      	movs	r3, #0
 801025c:	4680      	mov	r8, r0
 801025e:	f100 0114 	add.w	r1, r0, #20
 8010262:	461a      	mov	r2, r3
 8010264:	4553      	cmp	r3, sl
 8010266:	db2b      	blt.n	80102c0 <__lshift+0x8c>
 8010268:	6920      	ldr	r0, [r4, #16]
 801026a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801026e:	f104 0314 	add.w	r3, r4, #20
 8010272:	f016 021f 	ands.w	r2, r6, #31
 8010276:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801027a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801027e:	d025      	beq.n	80102cc <__lshift+0x98>
 8010280:	f1c2 0e20 	rsb	lr, r2, #32
 8010284:	2000      	movs	r0, #0
 8010286:	681e      	ldr	r6, [r3, #0]
 8010288:	468a      	mov	sl, r1
 801028a:	4096      	lsls	r6, r2
 801028c:	4330      	orrs	r0, r6
 801028e:	f84a 0b04 	str.w	r0, [sl], #4
 8010292:	f853 0b04 	ldr.w	r0, [r3], #4
 8010296:	459c      	cmp	ip, r3
 8010298:	fa20 f00e 	lsr.w	r0, r0, lr
 801029c:	d814      	bhi.n	80102c8 <__lshift+0x94>
 801029e:	6048      	str	r0, [r1, #4]
 80102a0:	b108      	cbz	r0, 80102a6 <__lshift+0x72>
 80102a2:	f109 0502 	add.w	r5, r9, #2
 80102a6:	3d01      	subs	r5, #1
 80102a8:	4638      	mov	r0, r7
 80102aa:	f8c8 5010 	str.w	r5, [r8, #16]
 80102ae:	4621      	mov	r1, r4
 80102b0:	f7ff fe32 	bl	800ff18 <_Bfree>
 80102b4:	4640      	mov	r0, r8
 80102b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ba:	3101      	adds	r1, #1
 80102bc:	005b      	lsls	r3, r3, #1
 80102be:	e7c7      	b.n	8010250 <__lshift+0x1c>
 80102c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80102c4:	3301      	adds	r3, #1
 80102c6:	e7cd      	b.n	8010264 <__lshift+0x30>
 80102c8:	4651      	mov	r1, sl
 80102ca:	e7dc      	b.n	8010286 <__lshift+0x52>
 80102cc:	3904      	subs	r1, #4
 80102ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80102d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80102d6:	459c      	cmp	ip, r3
 80102d8:	d8f9      	bhi.n	80102ce <__lshift+0x9a>
 80102da:	e7e4      	b.n	80102a6 <__lshift+0x72>

080102dc <__mcmp>:
 80102dc:	6903      	ldr	r3, [r0, #16]
 80102de:	690a      	ldr	r2, [r1, #16]
 80102e0:	1a9b      	subs	r3, r3, r2
 80102e2:	b530      	push	{r4, r5, lr}
 80102e4:	d10c      	bne.n	8010300 <__mcmp+0x24>
 80102e6:	0092      	lsls	r2, r2, #2
 80102e8:	3014      	adds	r0, #20
 80102ea:	3114      	adds	r1, #20
 80102ec:	1884      	adds	r4, r0, r2
 80102ee:	4411      	add	r1, r2
 80102f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80102f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80102f8:	4295      	cmp	r5, r2
 80102fa:	d003      	beq.n	8010304 <__mcmp+0x28>
 80102fc:	d305      	bcc.n	801030a <__mcmp+0x2e>
 80102fe:	2301      	movs	r3, #1
 8010300:	4618      	mov	r0, r3
 8010302:	bd30      	pop	{r4, r5, pc}
 8010304:	42a0      	cmp	r0, r4
 8010306:	d3f3      	bcc.n	80102f0 <__mcmp+0x14>
 8010308:	e7fa      	b.n	8010300 <__mcmp+0x24>
 801030a:	f04f 33ff 	mov.w	r3, #4294967295
 801030e:	e7f7      	b.n	8010300 <__mcmp+0x24>

08010310 <__mdiff>:
 8010310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010314:	460d      	mov	r5, r1
 8010316:	4607      	mov	r7, r0
 8010318:	4611      	mov	r1, r2
 801031a:	4628      	mov	r0, r5
 801031c:	4614      	mov	r4, r2
 801031e:	f7ff ffdd 	bl	80102dc <__mcmp>
 8010322:	1e06      	subs	r6, r0, #0
 8010324:	d108      	bne.n	8010338 <__mdiff+0x28>
 8010326:	4631      	mov	r1, r6
 8010328:	4638      	mov	r0, r7
 801032a:	f7ff fdc1 	bl	800feb0 <_Balloc>
 801032e:	2301      	movs	r3, #1
 8010330:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010338:	bfa4      	itt	ge
 801033a:	4623      	movge	r3, r4
 801033c:	462c      	movge	r4, r5
 801033e:	4638      	mov	r0, r7
 8010340:	6861      	ldr	r1, [r4, #4]
 8010342:	bfa6      	itte	ge
 8010344:	461d      	movge	r5, r3
 8010346:	2600      	movge	r6, #0
 8010348:	2601      	movlt	r6, #1
 801034a:	f7ff fdb1 	bl	800feb0 <_Balloc>
 801034e:	692b      	ldr	r3, [r5, #16]
 8010350:	60c6      	str	r6, [r0, #12]
 8010352:	6926      	ldr	r6, [r4, #16]
 8010354:	f105 0914 	add.w	r9, r5, #20
 8010358:	f104 0214 	add.w	r2, r4, #20
 801035c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010360:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010364:	f100 0514 	add.w	r5, r0, #20
 8010368:	f04f 0e00 	mov.w	lr, #0
 801036c:	f852 ab04 	ldr.w	sl, [r2], #4
 8010370:	f859 4b04 	ldr.w	r4, [r9], #4
 8010374:	fa1e f18a 	uxtah	r1, lr, sl
 8010378:	b2a3      	uxth	r3, r4
 801037a:	1ac9      	subs	r1, r1, r3
 801037c:	0c23      	lsrs	r3, r4, #16
 801037e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8010382:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010386:	b289      	uxth	r1, r1
 8010388:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801038c:	45c8      	cmp	r8, r9
 801038e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010392:	4694      	mov	ip, r2
 8010394:	f845 3b04 	str.w	r3, [r5], #4
 8010398:	d8e8      	bhi.n	801036c <__mdiff+0x5c>
 801039a:	45bc      	cmp	ip, r7
 801039c:	d304      	bcc.n	80103a8 <__mdiff+0x98>
 801039e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80103a2:	b183      	cbz	r3, 80103c6 <__mdiff+0xb6>
 80103a4:	6106      	str	r6, [r0, #16]
 80103a6:	e7c5      	b.n	8010334 <__mdiff+0x24>
 80103a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80103ac:	fa1e f381 	uxtah	r3, lr, r1
 80103b0:	141a      	asrs	r2, r3, #16
 80103b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80103b6:	b29b      	uxth	r3, r3
 80103b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80103c0:	f845 3b04 	str.w	r3, [r5], #4
 80103c4:	e7e9      	b.n	801039a <__mdiff+0x8a>
 80103c6:	3e01      	subs	r6, #1
 80103c8:	e7e9      	b.n	801039e <__mdiff+0x8e>

080103ca <__d2b>:
 80103ca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80103ce:	460e      	mov	r6, r1
 80103d0:	2101      	movs	r1, #1
 80103d2:	ec59 8b10 	vmov	r8, r9, d0
 80103d6:	4615      	mov	r5, r2
 80103d8:	f7ff fd6a 	bl	800feb0 <_Balloc>
 80103dc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80103e0:	4607      	mov	r7, r0
 80103e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80103e6:	bb34      	cbnz	r4, 8010436 <__d2b+0x6c>
 80103e8:	9301      	str	r3, [sp, #4]
 80103ea:	f1b8 0300 	subs.w	r3, r8, #0
 80103ee:	d027      	beq.n	8010440 <__d2b+0x76>
 80103f0:	a802      	add	r0, sp, #8
 80103f2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80103f6:	f7ff fe00 	bl	800fffa <__lo0bits>
 80103fa:	9900      	ldr	r1, [sp, #0]
 80103fc:	b1f0      	cbz	r0, 801043c <__d2b+0x72>
 80103fe:	9a01      	ldr	r2, [sp, #4]
 8010400:	f1c0 0320 	rsb	r3, r0, #32
 8010404:	fa02 f303 	lsl.w	r3, r2, r3
 8010408:	430b      	orrs	r3, r1
 801040a:	40c2      	lsrs	r2, r0
 801040c:	617b      	str	r3, [r7, #20]
 801040e:	9201      	str	r2, [sp, #4]
 8010410:	9b01      	ldr	r3, [sp, #4]
 8010412:	61bb      	str	r3, [r7, #24]
 8010414:	2b00      	cmp	r3, #0
 8010416:	bf14      	ite	ne
 8010418:	2102      	movne	r1, #2
 801041a:	2101      	moveq	r1, #1
 801041c:	6139      	str	r1, [r7, #16]
 801041e:	b1c4      	cbz	r4, 8010452 <__d2b+0x88>
 8010420:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010424:	4404      	add	r4, r0
 8010426:	6034      	str	r4, [r6, #0]
 8010428:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801042c:	6028      	str	r0, [r5, #0]
 801042e:	4638      	mov	r0, r7
 8010430:	b003      	add	sp, #12
 8010432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801043a:	e7d5      	b.n	80103e8 <__d2b+0x1e>
 801043c:	6179      	str	r1, [r7, #20]
 801043e:	e7e7      	b.n	8010410 <__d2b+0x46>
 8010440:	a801      	add	r0, sp, #4
 8010442:	f7ff fdda 	bl	800fffa <__lo0bits>
 8010446:	9b01      	ldr	r3, [sp, #4]
 8010448:	617b      	str	r3, [r7, #20]
 801044a:	2101      	movs	r1, #1
 801044c:	6139      	str	r1, [r7, #16]
 801044e:	3020      	adds	r0, #32
 8010450:	e7e5      	b.n	801041e <__d2b+0x54>
 8010452:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010456:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801045a:	6030      	str	r0, [r6, #0]
 801045c:	6918      	ldr	r0, [r3, #16]
 801045e:	f7ff fdad 	bl	800ffbc <__hi0bits>
 8010462:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010466:	e7e1      	b.n	801042c <__d2b+0x62>

08010468 <_calloc_r>:
 8010468:	b538      	push	{r3, r4, r5, lr}
 801046a:	fb02 f401 	mul.w	r4, r2, r1
 801046e:	4621      	mov	r1, r4
 8010470:	f7fe f970 	bl	800e754 <_malloc_r>
 8010474:	4605      	mov	r5, r0
 8010476:	b118      	cbz	r0, 8010480 <_calloc_r+0x18>
 8010478:	4622      	mov	r2, r4
 801047a:	2100      	movs	r1, #0
 801047c:	f7fe f961 	bl	800e742 <memset>
 8010480:	4628      	mov	r0, r5
 8010482:	bd38      	pop	{r3, r4, r5, pc}

08010484 <_free_r>:
 8010484:	b538      	push	{r3, r4, r5, lr}
 8010486:	4605      	mov	r5, r0
 8010488:	2900      	cmp	r1, #0
 801048a:	d045      	beq.n	8010518 <_free_r+0x94>
 801048c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010490:	1f0c      	subs	r4, r1, #4
 8010492:	2b00      	cmp	r3, #0
 8010494:	bfb8      	it	lt
 8010496:	18e4      	addlt	r4, r4, r3
 8010498:	f7ff fd08 	bl	800feac <__malloc_lock>
 801049c:	4a1f      	ldr	r2, [pc, #124]	; (801051c <_free_r+0x98>)
 801049e:	6813      	ldr	r3, [r2, #0]
 80104a0:	4610      	mov	r0, r2
 80104a2:	b933      	cbnz	r3, 80104b2 <_free_r+0x2e>
 80104a4:	6063      	str	r3, [r4, #4]
 80104a6:	6014      	str	r4, [r2, #0]
 80104a8:	4628      	mov	r0, r5
 80104aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104ae:	f7ff bcfe 	b.w	800feae <__malloc_unlock>
 80104b2:	42a3      	cmp	r3, r4
 80104b4:	d90c      	bls.n	80104d0 <_free_r+0x4c>
 80104b6:	6821      	ldr	r1, [r4, #0]
 80104b8:	1862      	adds	r2, r4, r1
 80104ba:	4293      	cmp	r3, r2
 80104bc:	bf04      	itt	eq
 80104be:	681a      	ldreq	r2, [r3, #0]
 80104c0:	685b      	ldreq	r3, [r3, #4]
 80104c2:	6063      	str	r3, [r4, #4]
 80104c4:	bf04      	itt	eq
 80104c6:	1852      	addeq	r2, r2, r1
 80104c8:	6022      	streq	r2, [r4, #0]
 80104ca:	6004      	str	r4, [r0, #0]
 80104cc:	e7ec      	b.n	80104a8 <_free_r+0x24>
 80104ce:	4613      	mov	r3, r2
 80104d0:	685a      	ldr	r2, [r3, #4]
 80104d2:	b10a      	cbz	r2, 80104d8 <_free_r+0x54>
 80104d4:	42a2      	cmp	r2, r4
 80104d6:	d9fa      	bls.n	80104ce <_free_r+0x4a>
 80104d8:	6819      	ldr	r1, [r3, #0]
 80104da:	1858      	adds	r0, r3, r1
 80104dc:	42a0      	cmp	r0, r4
 80104de:	d10b      	bne.n	80104f8 <_free_r+0x74>
 80104e0:	6820      	ldr	r0, [r4, #0]
 80104e2:	4401      	add	r1, r0
 80104e4:	1858      	adds	r0, r3, r1
 80104e6:	4282      	cmp	r2, r0
 80104e8:	6019      	str	r1, [r3, #0]
 80104ea:	d1dd      	bne.n	80104a8 <_free_r+0x24>
 80104ec:	6810      	ldr	r0, [r2, #0]
 80104ee:	6852      	ldr	r2, [r2, #4]
 80104f0:	605a      	str	r2, [r3, #4]
 80104f2:	4401      	add	r1, r0
 80104f4:	6019      	str	r1, [r3, #0]
 80104f6:	e7d7      	b.n	80104a8 <_free_r+0x24>
 80104f8:	d902      	bls.n	8010500 <_free_r+0x7c>
 80104fa:	230c      	movs	r3, #12
 80104fc:	602b      	str	r3, [r5, #0]
 80104fe:	e7d3      	b.n	80104a8 <_free_r+0x24>
 8010500:	6820      	ldr	r0, [r4, #0]
 8010502:	1821      	adds	r1, r4, r0
 8010504:	428a      	cmp	r2, r1
 8010506:	bf04      	itt	eq
 8010508:	6811      	ldreq	r1, [r2, #0]
 801050a:	6852      	ldreq	r2, [r2, #4]
 801050c:	6062      	str	r2, [r4, #4]
 801050e:	bf04      	itt	eq
 8010510:	1809      	addeq	r1, r1, r0
 8010512:	6021      	streq	r1, [r4, #0]
 8010514:	605c      	str	r4, [r3, #4]
 8010516:	e7c7      	b.n	80104a8 <_free_r+0x24>
 8010518:	bd38      	pop	{r3, r4, r5, pc}
 801051a:	bf00      	nop
 801051c:	200047c0 	.word	0x200047c0

08010520 <__ssputs_r>:
 8010520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010524:	688e      	ldr	r6, [r1, #8]
 8010526:	429e      	cmp	r6, r3
 8010528:	4682      	mov	sl, r0
 801052a:	460c      	mov	r4, r1
 801052c:	4690      	mov	r8, r2
 801052e:	4699      	mov	r9, r3
 8010530:	d837      	bhi.n	80105a2 <__ssputs_r+0x82>
 8010532:	898a      	ldrh	r2, [r1, #12]
 8010534:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010538:	d031      	beq.n	801059e <__ssputs_r+0x7e>
 801053a:	6825      	ldr	r5, [r4, #0]
 801053c:	6909      	ldr	r1, [r1, #16]
 801053e:	1a6f      	subs	r7, r5, r1
 8010540:	6965      	ldr	r5, [r4, #20]
 8010542:	2302      	movs	r3, #2
 8010544:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010548:	fb95 f5f3 	sdiv	r5, r5, r3
 801054c:	f109 0301 	add.w	r3, r9, #1
 8010550:	443b      	add	r3, r7
 8010552:	429d      	cmp	r5, r3
 8010554:	bf38      	it	cc
 8010556:	461d      	movcc	r5, r3
 8010558:	0553      	lsls	r3, r2, #21
 801055a:	d530      	bpl.n	80105be <__ssputs_r+0x9e>
 801055c:	4629      	mov	r1, r5
 801055e:	f7fe f8f9 	bl	800e754 <_malloc_r>
 8010562:	4606      	mov	r6, r0
 8010564:	b950      	cbnz	r0, 801057c <__ssputs_r+0x5c>
 8010566:	230c      	movs	r3, #12
 8010568:	f8ca 3000 	str.w	r3, [sl]
 801056c:	89a3      	ldrh	r3, [r4, #12]
 801056e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010572:	81a3      	strh	r3, [r4, #12]
 8010574:	f04f 30ff 	mov.w	r0, #4294967295
 8010578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801057c:	463a      	mov	r2, r7
 801057e:	6921      	ldr	r1, [r4, #16]
 8010580:	f7fe f8d4 	bl	800e72c <memcpy>
 8010584:	89a3      	ldrh	r3, [r4, #12]
 8010586:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801058a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801058e:	81a3      	strh	r3, [r4, #12]
 8010590:	6126      	str	r6, [r4, #16]
 8010592:	6165      	str	r5, [r4, #20]
 8010594:	443e      	add	r6, r7
 8010596:	1bed      	subs	r5, r5, r7
 8010598:	6026      	str	r6, [r4, #0]
 801059a:	60a5      	str	r5, [r4, #8]
 801059c:	464e      	mov	r6, r9
 801059e:	454e      	cmp	r6, r9
 80105a0:	d900      	bls.n	80105a4 <__ssputs_r+0x84>
 80105a2:	464e      	mov	r6, r9
 80105a4:	4632      	mov	r2, r6
 80105a6:	4641      	mov	r1, r8
 80105a8:	6820      	ldr	r0, [r4, #0]
 80105aa:	f000 f91d 	bl	80107e8 <memmove>
 80105ae:	68a3      	ldr	r3, [r4, #8]
 80105b0:	1b9b      	subs	r3, r3, r6
 80105b2:	60a3      	str	r3, [r4, #8]
 80105b4:	6823      	ldr	r3, [r4, #0]
 80105b6:	441e      	add	r6, r3
 80105b8:	6026      	str	r6, [r4, #0]
 80105ba:	2000      	movs	r0, #0
 80105bc:	e7dc      	b.n	8010578 <__ssputs_r+0x58>
 80105be:	462a      	mov	r2, r5
 80105c0:	f000 f92b 	bl	801081a <_realloc_r>
 80105c4:	4606      	mov	r6, r0
 80105c6:	2800      	cmp	r0, #0
 80105c8:	d1e2      	bne.n	8010590 <__ssputs_r+0x70>
 80105ca:	6921      	ldr	r1, [r4, #16]
 80105cc:	4650      	mov	r0, sl
 80105ce:	f7ff ff59 	bl	8010484 <_free_r>
 80105d2:	e7c8      	b.n	8010566 <__ssputs_r+0x46>

080105d4 <_svfiprintf_r>:
 80105d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105d8:	461d      	mov	r5, r3
 80105da:	898b      	ldrh	r3, [r1, #12]
 80105dc:	061f      	lsls	r7, r3, #24
 80105de:	b09d      	sub	sp, #116	; 0x74
 80105e0:	4680      	mov	r8, r0
 80105e2:	460c      	mov	r4, r1
 80105e4:	4616      	mov	r6, r2
 80105e6:	d50f      	bpl.n	8010608 <_svfiprintf_r+0x34>
 80105e8:	690b      	ldr	r3, [r1, #16]
 80105ea:	b96b      	cbnz	r3, 8010608 <_svfiprintf_r+0x34>
 80105ec:	2140      	movs	r1, #64	; 0x40
 80105ee:	f7fe f8b1 	bl	800e754 <_malloc_r>
 80105f2:	6020      	str	r0, [r4, #0]
 80105f4:	6120      	str	r0, [r4, #16]
 80105f6:	b928      	cbnz	r0, 8010604 <_svfiprintf_r+0x30>
 80105f8:	230c      	movs	r3, #12
 80105fa:	f8c8 3000 	str.w	r3, [r8]
 80105fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010602:	e0c8      	b.n	8010796 <_svfiprintf_r+0x1c2>
 8010604:	2340      	movs	r3, #64	; 0x40
 8010606:	6163      	str	r3, [r4, #20]
 8010608:	2300      	movs	r3, #0
 801060a:	9309      	str	r3, [sp, #36]	; 0x24
 801060c:	2320      	movs	r3, #32
 801060e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010612:	2330      	movs	r3, #48	; 0x30
 8010614:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010618:	9503      	str	r5, [sp, #12]
 801061a:	f04f 0b01 	mov.w	fp, #1
 801061e:	4637      	mov	r7, r6
 8010620:	463d      	mov	r5, r7
 8010622:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010626:	b10b      	cbz	r3, 801062c <_svfiprintf_r+0x58>
 8010628:	2b25      	cmp	r3, #37	; 0x25
 801062a:	d13e      	bne.n	80106aa <_svfiprintf_r+0xd6>
 801062c:	ebb7 0a06 	subs.w	sl, r7, r6
 8010630:	d00b      	beq.n	801064a <_svfiprintf_r+0x76>
 8010632:	4653      	mov	r3, sl
 8010634:	4632      	mov	r2, r6
 8010636:	4621      	mov	r1, r4
 8010638:	4640      	mov	r0, r8
 801063a:	f7ff ff71 	bl	8010520 <__ssputs_r>
 801063e:	3001      	adds	r0, #1
 8010640:	f000 80a4 	beq.w	801078c <_svfiprintf_r+0x1b8>
 8010644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010646:	4453      	add	r3, sl
 8010648:	9309      	str	r3, [sp, #36]	; 0x24
 801064a:	783b      	ldrb	r3, [r7, #0]
 801064c:	2b00      	cmp	r3, #0
 801064e:	f000 809d 	beq.w	801078c <_svfiprintf_r+0x1b8>
 8010652:	2300      	movs	r3, #0
 8010654:	f04f 32ff 	mov.w	r2, #4294967295
 8010658:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801065c:	9304      	str	r3, [sp, #16]
 801065e:	9307      	str	r3, [sp, #28]
 8010660:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010664:	931a      	str	r3, [sp, #104]	; 0x68
 8010666:	462f      	mov	r7, r5
 8010668:	2205      	movs	r2, #5
 801066a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801066e:	4850      	ldr	r0, [pc, #320]	; (80107b0 <_svfiprintf_r+0x1dc>)
 8010670:	f7ef fdbe 	bl	80001f0 <memchr>
 8010674:	9b04      	ldr	r3, [sp, #16]
 8010676:	b9d0      	cbnz	r0, 80106ae <_svfiprintf_r+0xda>
 8010678:	06d9      	lsls	r1, r3, #27
 801067a:	bf44      	itt	mi
 801067c:	2220      	movmi	r2, #32
 801067e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010682:	071a      	lsls	r2, r3, #28
 8010684:	bf44      	itt	mi
 8010686:	222b      	movmi	r2, #43	; 0x2b
 8010688:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801068c:	782a      	ldrb	r2, [r5, #0]
 801068e:	2a2a      	cmp	r2, #42	; 0x2a
 8010690:	d015      	beq.n	80106be <_svfiprintf_r+0xea>
 8010692:	9a07      	ldr	r2, [sp, #28]
 8010694:	462f      	mov	r7, r5
 8010696:	2000      	movs	r0, #0
 8010698:	250a      	movs	r5, #10
 801069a:	4639      	mov	r1, r7
 801069c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106a0:	3b30      	subs	r3, #48	; 0x30
 80106a2:	2b09      	cmp	r3, #9
 80106a4:	d94d      	bls.n	8010742 <_svfiprintf_r+0x16e>
 80106a6:	b1b8      	cbz	r0, 80106d8 <_svfiprintf_r+0x104>
 80106a8:	e00f      	b.n	80106ca <_svfiprintf_r+0xf6>
 80106aa:	462f      	mov	r7, r5
 80106ac:	e7b8      	b.n	8010620 <_svfiprintf_r+0x4c>
 80106ae:	4a40      	ldr	r2, [pc, #256]	; (80107b0 <_svfiprintf_r+0x1dc>)
 80106b0:	1a80      	subs	r0, r0, r2
 80106b2:	fa0b f000 	lsl.w	r0, fp, r0
 80106b6:	4318      	orrs	r0, r3
 80106b8:	9004      	str	r0, [sp, #16]
 80106ba:	463d      	mov	r5, r7
 80106bc:	e7d3      	b.n	8010666 <_svfiprintf_r+0x92>
 80106be:	9a03      	ldr	r2, [sp, #12]
 80106c0:	1d11      	adds	r1, r2, #4
 80106c2:	6812      	ldr	r2, [r2, #0]
 80106c4:	9103      	str	r1, [sp, #12]
 80106c6:	2a00      	cmp	r2, #0
 80106c8:	db01      	blt.n	80106ce <_svfiprintf_r+0xfa>
 80106ca:	9207      	str	r2, [sp, #28]
 80106cc:	e004      	b.n	80106d8 <_svfiprintf_r+0x104>
 80106ce:	4252      	negs	r2, r2
 80106d0:	f043 0302 	orr.w	r3, r3, #2
 80106d4:	9207      	str	r2, [sp, #28]
 80106d6:	9304      	str	r3, [sp, #16]
 80106d8:	783b      	ldrb	r3, [r7, #0]
 80106da:	2b2e      	cmp	r3, #46	; 0x2e
 80106dc:	d10c      	bne.n	80106f8 <_svfiprintf_r+0x124>
 80106de:	787b      	ldrb	r3, [r7, #1]
 80106e0:	2b2a      	cmp	r3, #42	; 0x2a
 80106e2:	d133      	bne.n	801074c <_svfiprintf_r+0x178>
 80106e4:	9b03      	ldr	r3, [sp, #12]
 80106e6:	1d1a      	adds	r2, r3, #4
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	9203      	str	r2, [sp, #12]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	bfb8      	it	lt
 80106f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80106f4:	3702      	adds	r7, #2
 80106f6:	9305      	str	r3, [sp, #20]
 80106f8:	4d2e      	ldr	r5, [pc, #184]	; (80107b4 <_svfiprintf_r+0x1e0>)
 80106fa:	7839      	ldrb	r1, [r7, #0]
 80106fc:	2203      	movs	r2, #3
 80106fe:	4628      	mov	r0, r5
 8010700:	f7ef fd76 	bl	80001f0 <memchr>
 8010704:	b138      	cbz	r0, 8010716 <_svfiprintf_r+0x142>
 8010706:	2340      	movs	r3, #64	; 0x40
 8010708:	1b40      	subs	r0, r0, r5
 801070a:	fa03 f000 	lsl.w	r0, r3, r0
 801070e:	9b04      	ldr	r3, [sp, #16]
 8010710:	4303      	orrs	r3, r0
 8010712:	3701      	adds	r7, #1
 8010714:	9304      	str	r3, [sp, #16]
 8010716:	7839      	ldrb	r1, [r7, #0]
 8010718:	4827      	ldr	r0, [pc, #156]	; (80107b8 <_svfiprintf_r+0x1e4>)
 801071a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801071e:	2206      	movs	r2, #6
 8010720:	1c7e      	adds	r6, r7, #1
 8010722:	f7ef fd65 	bl	80001f0 <memchr>
 8010726:	2800      	cmp	r0, #0
 8010728:	d038      	beq.n	801079c <_svfiprintf_r+0x1c8>
 801072a:	4b24      	ldr	r3, [pc, #144]	; (80107bc <_svfiprintf_r+0x1e8>)
 801072c:	bb13      	cbnz	r3, 8010774 <_svfiprintf_r+0x1a0>
 801072e:	9b03      	ldr	r3, [sp, #12]
 8010730:	3307      	adds	r3, #7
 8010732:	f023 0307 	bic.w	r3, r3, #7
 8010736:	3308      	adds	r3, #8
 8010738:	9303      	str	r3, [sp, #12]
 801073a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801073c:	444b      	add	r3, r9
 801073e:	9309      	str	r3, [sp, #36]	; 0x24
 8010740:	e76d      	b.n	801061e <_svfiprintf_r+0x4a>
 8010742:	fb05 3202 	mla	r2, r5, r2, r3
 8010746:	2001      	movs	r0, #1
 8010748:	460f      	mov	r7, r1
 801074a:	e7a6      	b.n	801069a <_svfiprintf_r+0xc6>
 801074c:	2300      	movs	r3, #0
 801074e:	3701      	adds	r7, #1
 8010750:	9305      	str	r3, [sp, #20]
 8010752:	4619      	mov	r1, r3
 8010754:	250a      	movs	r5, #10
 8010756:	4638      	mov	r0, r7
 8010758:	f810 2b01 	ldrb.w	r2, [r0], #1
 801075c:	3a30      	subs	r2, #48	; 0x30
 801075e:	2a09      	cmp	r2, #9
 8010760:	d903      	bls.n	801076a <_svfiprintf_r+0x196>
 8010762:	2b00      	cmp	r3, #0
 8010764:	d0c8      	beq.n	80106f8 <_svfiprintf_r+0x124>
 8010766:	9105      	str	r1, [sp, #20]
 8010768:	e7c6      	b.n	80106f8 <_svfiprintf_r+0x124>
 801076a:	fb05 2101 	mla	r1, r5, r1, r2
 801076e:	2301      	movs	r3, #1
 8010770:	4607      	mov	r7, r0
 8010772:	e7f0      	b.n	8010756 <_svfiprintf_r+0x182>
 8010774:	ab03      	add	r3, sp, #12
 8010776:	9300      	str	r3, [sp, #0]
 8010778:	4622      	mov	r2, r4
 801077a:	4b11      	ldr	r3, [pc, #68]	; (80107c0 <_svfiprintf_r+0x1ec>)
 801077c:	a904      	add	r1, sp, #16
 801077e:	4640      	mov	r0, r8
 8010780:	f7fe f8d6 	bl	800e930 <_printf_float>
 8010784:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010788:	4681      	mov	r9, r0
 801078a:	d1d6      	bne.n	801073a <_svfiprintf_r+0x166>
 801078c:	89a3      	ldrh	r3, [r4, #12]
 801078e:	065b      	lsls	r3, r3, #25
 8010790:	f53f af35 	bmi.w	80105fe <_svfiprintf_r+0x2a>
 8010794:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010796:	b01d      	add	sp, #116	; 0x74
 8010798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801079c:	ab03      	add	r3, sp, #12
 801079e:	9300      	str	r3, [sp, #0]
 80107a0:	4622      	mov	r2, r4
 80107a2:	4b07      	ldr	r3, [pc, #28]	; (80107c0 <_svfiprintf_r+0x1ec>)
 80107a4:	a904      	add	r1, sp, #16
 80107a6:	4640      	mov	r0, r8
 80107a8:	f7fe fb78 	bl	800ee9c <_printf_i>
 80107ac:	e7ea      	b.n	8010784 <_svfiprintf_r+0x1b0>
 80107ae:	bf00      	nop
 80107b0:	0801239c 	.word	0x0801239c
 80107b4:	080123a2 	.word	0x080123a2
 80107b8:	080123a6 	.word	0x080123a6
 80107bc:	0800e931 	.word	0x0800e931
 80107c0:	08010521 	.word	0x08010521

080107c4 <__ascii_mbtowc>:
 80107c4:	b082      	sub	sp, #8
 80107c6:	b901      	cbnz	r1, 80107ca <__ascii_mbtowc+0x6>
 80107c8:	a901      	add	r1, sp, #4
 80107ca:	b142      	cbz	r2, 80107de <__ascii_mbtowc+0x1a>
 80107cc:	b14b      	cbz	r3, 80107e2 <__ascii_mbtowc+0x1e>
 80107ce:	7813      	ldrb	r3, [r2, #0]
 80107d0:	600b      	str	r3, [r1, #0]
 80107d2:	7812      	ldrb	r2, [r2, #0]
 80107d4:	1c10      	adds	r0, r2, #0
 80107d6:	bf18      	it	ne
 80107d8:	2001      	movne	r0, #1
 80107da:	b002      	add	sp, #8
 80107dc:	4770      	bx	lr
 80107de:	4610      	mov	r0, r2
 80107e0:	e7fb      	b.n	80107da <__ascii_mbtowc+0x16>
 80107e2:	f06f 0001 	mvn.w	r0, #1
 80107e6:	e7f8      	b.n	80107da <__ascii_mbtowc+0x16>

080107e8 <memmove>:
 80107e8:	4288      	cmp	r0, r1
 80107ea:	b510      	push	{r4, lr}
 80107ec:	eb01 0302 	add.w	r3, r1, r2
 80107f0:	d807      	bhi.n	8010802 <memmove+0x1a>
 80107f2:	1e42      	subs	r2, r0, #1
 80107f4:	4299      	cmp	r1, r3
 80107f6:	d00a      	beq.n	801080e <memmove+0x26>
 80107f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80107fc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010800:	e7f8      	b.n	80107f4 <memmove+0xc>
 8010802:	4283      	cmp	r3, r0
 8010804:	d9f5      	bls.n	80107f2 <memmove+0xa>
 8010806:	1881      	adds	r1, r0, r2
 8010808:	1ad2      	subs	r2, r2, r3
 801080a:	42d3      	cmn	r3, r2
 801080c:	d100      	bne.n	8010810 <memmove+0x28>
 801080e:	bd10      	pop	{r4, pc}
 8010810:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010814:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010818:	e7f7      	b.n	801080a <memmove+0x22>

0801081a <_realloc_r>:
 801081a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801081c:	4607      	mov	r7, r0
 801081e:	4614      	mov	r4, r2
 8010820:	460e      	mov	r6, r1
 8010822:	b921      	cbnz	r1, 801082e <_realloc_r+0x14>
 8010824:	4611      	mov	r1, r2
 8010826:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801082a:	f7fd bf93 	b.w	800e754 <_malloc_r>
 801082e:	b922      	cbnz	r2, 801083a <_realloc_r+0x20>
 8010830:	f7ff fe28 	bl	8010484 <_free_r>
 8010834:	4625      	mov	r5, r4
 8010836:	4628      	mov	r0, r5
 8010838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801083a:	f000 f821 	bl	8010880 <_malloc_usable_size_r>
 801083e:	42a0      	cmp	r0, r4
 8010840:	d20f      	bcs.n	8010862 <_realloc_r+0x48>
 8010842:	4621      	mov	r1, r4
 8010844:	4638      	mov	r0, r7
 8010846:	f7fd ff85 	bl	800e754 <_malloc_r>
 801084a:	4605      	mov	r5, r0
 801084c:	2800      	cmp	r0, #0
 801084e:	d0f2      	beq.n	8010836 <_realloc_r+0x1c>
 8010850:	4631      	mov	r1, r6
 8010852:	4622      	mov	r2, r4
 8010854:	f7fd ff6a 	bl	800e72c <memcpy>
 8010858:	4631      	mov	r1, r6
 801085a:	4638      	mov	r0, r7
 801085c:	f7ff fe12 	bl	8010484 <_free_r>
 8010860:	e7e9      	b.n	8010836 <_realloc_r+0x1c>
 8010862:	4635      	mov	r5, r6
 8010864:	e7e7      	b.n	8010836 <_realloc_r+0x1c>

08010866 <__ascii_wctomb>:
 8010866:	b149      	cbz	r1, 801087c <__ascii_wctomb+0x16>
 8010868:	2aff      	cmp	r2, #255	; 0xff
 801086a:	bf85      	ittet	hi
 801086c:	238a      	movhi	r3, #138	; 0x8a
 801086e:	6003      	strhi	r3, [r0, #0]
 8010870:	700a      	strbls	r2, [r1, #0]
 8010872:	f04f 30ff 	movhi.w	r0, #4294967295
 8010876:	bf98      	it	ls
 8010878:	2001      	movls	r0, #1
 801087a:	4770      	bx	lr
 801087c:	4608      	mov	r0, r1
 801087e:	4770      	bx	lr

08010880 <_malloc_usable_size_r>:
 8010880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010884:	1f18      	subs	r0, r3, #4
 8010886:	2b00      	cmp	r3, #0
 8010888:	bfbc      	itt	lt
 801088a:	580b      	ldrlt	r3, [r1, r0]
 801088c:	18c0      	addlt	r0, r0, r3
 801088e:	4770      	bx	lr

08010890 <pow>:
 8010890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010894:	ed2d 8b04 	vpush	{d8-d9}
 8010898:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8010b6c <pow+0x2dc>
 801089c:	b08d      	sub	sp, #52	; 0x34
 801089e:	ec57 6b10 	vmov	r6, r7, d0
 80108a2:	ec55 4b11 	vmov	r4, r5, d1
 80108a6:	f000 f963 	bl	8010b70 <__ieee754_pow>
 80108aa:	f999 3000 	ldrsb.w	r3, [r9]
 80108ae:	9300      	str	r3, [sp, #0]
 80108b0:	3301      	adds	r3, #1
 80108b2:	eeb0 8a40 	vmov.f32	s16, s0
 80108b6:	eef0 8a60 	vmov.f32	s17, s1
 80108ba:	46c8      	mov	r8, r9
 80108bc:	d05f      	beq.n	801097e <pow+0xee>
 80108be:	4622      	mov	r2, r4
 80108c0:	462b      	mov	r3, r5
 80108c2:	4620      	mov	r0, r4
 80108c4:	4629      	mov	r1, r5
 80108c6:	f7f0 f939 	bl	8000b3c <__aeabi_dcmpun>
 80108ca:	4683      	mov	fp, r0
 80108cc:	2800      	cmp	r0, #0
 80108ce:	d156      	bne.n	801097e <pow+0xee>
 80108d0:	4632      	mov	r2, r6
 80108d2:	463b      	mov	r3, r7
 80108d4:	4630      	mov	r0, r6
 80108d6:	4639      	mov	r1, r7
 80108d8:	f7f0 f930 	bl	8000b3c <__aeabi_dcmpun>
 80108dc:	9001      	str	r0, [sp, #4]
 80108de:	b1e8      	cbz	r0, 801091c <pow+0x8c>
 80108e0:	2200      	movs	r2, #0
 80108e2:	2300      	movs	r3, #0
 80108e4:	4620      	mov	r0, r4
 80108e6:	4629      	mov	r1, r5
 80108e8:	f7f0 f8f6 	bl	8000ad8 <__aeabi_dcmpeq>
 80108ec:	2800      	cmp	r0, #0
 80108ee:	d046      	beq.n	801097e <pow+0xee>
 80108f0:	2301      	movs	r3, #1
 80108f2:	9302      	str	r3, [sp, #8]
 80108f4:	4b96      	ldr	r3, [pc, #600]	; (8010b50 <pow+0x2c0>)
 80108f6:	9303      	str	r3, [sp, #12]
 80108f8:	4b96      	ldr	r3, [pc, #600]	; (8010b54 <pow+0x2c4>)
 80108fa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80108fe:	2200      	movs	r2, #0
 8010900:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010904:	9b00      	ldr	r3, [sp, #0]
 8010906:	2b02      	cmp	r3, #2
 8010908:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801090c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010910:	d033      	beq.n	801097a <pow+0xea>
 8010912:	a802      	add	r0, sp, #8
 8010914:	f000 fefb 	bl	801170e <matherr>
 8010918:	bb48      	cbnz	r0, 801096e <pow+0xde>
 801091a:	e05d      	b.n	80109d8 <pow+0x148>
 801091c:	f04f 0a00 	mov.w	sl, #0
 8010920:	f04f 0b00 	mov.w	fp, #0
 8010924:	4652      	mov	r2, sl
 8010926:	465b      	mov	r3, fp
 8010928:	4630      	mov	r0, r6
 801092a:	4639      	mov	r1, r7
 801092c:	f7f0 f8d4 	bl	8000ad8 <__aeabi_dcmpeq>
 8010930:	ec4b ab19 	vmov	d9, sl, fp
 8010934:	2800      	cmp	r0, #0
 8010936:	d054      	beq.n	80109e2 <pow+0x152>
 8010938:	4652      	mov	r2, sl
 801093a:	465b      	mov	r3, fp
 801093c:	4620      	mov	r0, r4
 801093e:	4629      	mov	r1, r5
 8010940:	f7f0 f8ca 	bl	8000ad8 <__aeabi_dcmpeq>
 8010944:	4680      	mov	r8, r0
 8010946:	b318      	cbz	r0, 8010990 <pow+0x100>
 8010948:	2301      	movs	r3, #1
 801094a:	9302      	str	r3, [sp, #8]
 801094c:	4b80      	ldr	r3, [pc, #512]	; (8010b50 <pow+0x2c0>)
 801094e:	9303      	str	r3, [sp, #12]
 8010950:	9b01      	ldr	r3, [sp, #4]
 8010952:	930a      	str	r3, [sp, #40]	; 0x28
 8010954:	9b00      	ldr	r3, [sp, #0]
 8010956:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801095a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801095e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d0d5      	beq.n	8010912 <pow+0x82>
 8010966:	4b7b      	ldr	r3, [pc, #492]	; (8010b54 <pow+0x2c4>)
 8010968:	2200      	movs	r2, #0
 801096a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801096e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010970:	b11b      	cbz	r3, 801097a <pow+0xea>
 8010972:	f7fd feb1 	bl	800e6d8 <__errno>
 8010976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010978:	6003      	str	r3, [r0, #0]
 801097a:	ed9d 8b08 	vldr	d8, [sp, #32]
 801097e:	eeb0 0a48 	vmov.f32	s0, s16
 8010982:	eef0 0a68 	vmov.f32	s1, s17
 8010986:	b00d      	add	sp, #52	; 0x34
 8010988:	ecbd 8b04 	vpop	{d8-d9}
 801098c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010990:	ec45 4b10 	vmov	d0, r4, r5
 8010994:	f000 feb3 	bl	80116fe <finite>
 8010998:	2800      	cmp	r0, #0
 801099a:	d0f0      	beq.n	801097e <pow+0xee>
 801099c:	4652      	mov	r2, sl
 801099e:	465b      	mov	r3, fp
 80109a0:	4620      	mov	r0, r4
 80109a2:	4629      	mov	r1, r5
 80109a4:	f7f0 f8a2 	bl	8000aec <__aeabi_dcmplt>
 80109a8:	2800      	cmp	r0, #0
 80109aa:	d0e8      	beq.n	801097e <pow+0xee>
 80109ac:	2301      	movs	r3, #1
 80109ae:	9302      	str	r3, [sp, #8]
 80109b0:	4b67      	ldr	r3, [pc, #412]	; (8010b50 <pow+0x2c0>)
 80109b2:	9303      	str	r3, [sp, #12]
 80109b4:	f999 3000 	ldrsb.w	r3, [r9]
 80109b8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80109bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80109c0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80109c4:	b913      	cbnz	r3, 80109cc <pow+0x13c>
 80109c6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80109ca:	e7a2      	b.n	8010912 <pow+0x82>
 80109cc:	4962      	ldr	r1, [pc, #392]	; (8010b58 <pow+0x2c8>)
 80109ce:	2000      	movs	r0, #0
 80109d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80109d4:	2b02      	cmp	r3, #2
 80109d6:	d19c      	bne.n	8010912 <pow+0x82>
 80109d8:	f7fd fe7e 	bl	800e6d8 <__errno>
 80109dc:	2321      	movs	r3, #33	; 0x21
 80109de:	6003      	str	r3, [r0, #0]
 80109e0:	e7c5      	b.n	801096e <pow+0xde>
 80109e2:	eeb0 0a48 	vmov.f32	s0, s16
 80109e6:	eef0 0a68 	vmov.f32	s1, s17
 80109ea:	f000 fe88 	bl	80116fe <finite>
 80109ee:	9000      	str	r0, [sp, #0]
 80109f0:	2800      	cmp	r0, #0
 80109f2:	f040 8081 	bne.w	8010af8 <pow+0x268>
 80109f6:	ec47 6b10 	vmov	d0, r6, r7
 80109fa:	f000 fe80 	bl	80116fe <finite>
 80109fe:	2800      	cmp	r0, #0
 8010a00:	d07a      	beq.n	8010af8 <pow+0x268>
 8010a02:	ec45 4b10 	vmov	d0, r4, r5
 8010a06:	f000 fe7a 	bl	80116fe <finite>
 8010a0a:	2800      	cmp	r0, #0
 8010a0c:	d074      	beq.n	8010af8 <pow+0x268>
 8010a0e:	ec53 2b18 	vmov	r2, r3, d8
 8010a12:	ee18 0a10 	vmov	r0, s16
 8010a16:	4619      	mov	r1, r3
 8010a18:	f7f0 f890 	bl	8000b3c <__aeabi_dcmpun>
 8010a1c:	f999 9000 	ldrsb.w	r9, [r9]
 8010a20:	4b4b      	ldr	r3, [pc, #300]	; (8010b50 <pow+0x2c0>)
 8010a22:	b1b0      	cbz	r0, 8010a52 <pow+0x1c2>
 8010a24:	2201      	movs	r2, #1
 8010a26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010a2a:	9b00      	ldr	r3, [sp, #0]
 8010a2c:	930a      	str	r3, [sp, #40]	; 0x28
 8010a2e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010a32:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010a36:	f1b9 0f00 	cmp.w	r9, #0
 8010a3a:	d0c4      	beq.n	80109c6 <pow+0x136>
 8010a3c:	4652      	mov	r2, sl
 8010a3e:	465b      	mov	r3, fp
 8010a40:	4650      	mov	r0, sl
 8010a42:	4659      	mov	r1, fp
 8010a44:	f7ef ff0a 	bl	800085c <__aeabi_ddiv>
 8010a48:	f1b9 0f02 	cmp.w	r9, #2
 8010a4c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010a50:	e7c1      	b.n	80109d6 <pow+0x146>
 8010a52:	2203      	movs	r2, #3
 8010a54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010a58:	900a      	str	r0, [sp, #40]	; 0x28
 8010a5a:	4629      	mov	r1, r5
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	2200      	movs	r2, #0
 8010a60:	4b3e      	ldr	r3, [pc, #248]	; (8010b5c <pow+0x2cc>)
 8010a62:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010a66:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010a6a:	f7ef fdcd 	bl	8000608 <__aeabi_dmul>
 8010a6e:	4604      	mov	r4, r0
 8010a70:	460d      	mov	r5, r1
 8010a72:	f1b9 0f00 	cmp.w	r9, #0
 8010a76:	d124      	bne.n	8010ac2 <pow+0x232>
 8010a78:	4b39      	ldr	r3, [pc, #228]	; (8010b60 <pow+0x2d0>)
 8010a7a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010a7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010a82:	4630      	mov	r0, r6
 8010a84:	4652      	mov	r2, sl
 8010a86:	465b      	mov	r3, fp
 8010a88:	4639      	mov	r1, r7
 8010a8a:	f7f0 f82f 	bl	8000aec <__aeabi_dcmplt>
 8010a8e:	2800      	cmp	r0, #0
 8010a90:	d056      	beq.n	8010b40 <pow+0x2b0>
 8010a92:	ec45 4b10 	vmov	d0, r4, r5
 8010a96:	f000 fe47 	bl	8011728 <rint>
 8010a9a:	4622      	mov	r2, r4
 8010a9c:	462b      	mov	r3, r5
 8010a9e:	ec51 0b10 	vmov	r0, r1, d0
 8010aa2:	f7f0 f819 	bl	8000ad8 <__aeabi_dcmpeq>
 8010aa6:	b920      	cbnz	r0, 8010ab2 <pow+0x222>
 8010aa8:	4b2e      	ldr	r3, [pc, #184]	; (8010b64 <pow+0x2d4>)
 8010aaa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010aae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010ab2:	f998 3000 	ldrsb.w	r3, [r8]
 8010ab6:	2b02      	cmp	r3, #2
 8010ab8:	d142      	bne.n	8010b40 <pow+0x2b0>
 8010aba:	f7fd fe0d 	bl	800e6d8 <__errno>
 8010abe:	2322      	movs	r3, #34	; 0x22
 8010ac0:	e78d      	b.n	80109de <pow+0x14e>
 8010ac2:	4b29      	ldr	r3, [pc, #164]	; (8010b68 <pow+0x2d8>)
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010aca:	4630      	mov	r0, r6
 8010acc:	4652      	mov	r2, sl
 8010ace:	465b      	mov	r3, fp
 8010ad0:	4639      	mov	r1, r7
 8010ad2:	f7f0 f80b 	bl	8000aec <__aeabi_dcmplt>
 8010ad6:	2800      	cmp	r0, #0
 8010ad8:	d0eb      	beq.n	8010ab2 <pow+0x222>
 8010ada:	ec45 4b10 	vmov	d0, r4, r5
 8010ade:	f000 fe23 	bl	8011728 <rint>
 8010ae2:	4622      	mov	r2, r4
 8010ae4:	462b      	mov	r3, r5
 8010ae6:	ec51 0b10 	vmov	r0, r1, d0
 8010aea:	f7ef fff5 	bl	8000ad8 <__aeabi_dcmpeq>
 8010aee:	2800      	cmp	r0, #0
 8010af0:	d1df      	bne.n	8010ab2 <pow+0x222>
 8010af2:	2200      	movs	r2, #0
 8010af4:	4b18      	ldr	r3, [pc, #96]	; (8010b58 <pow+0x2c8>)
 8010af6:	e7da      	b.n	8010aae <pow+0x21e>
 8010af8:	2200      	movs	r2, #0
 8010afa:	2300      	movs	r3, #0
 8010afc:	ec51 0b18 	vmov	r0, r1, d8
 8010b00:	f7ef ffea 	bl	8000ad8 <__aeabi_dcmpeq>
 8010b04:	2800      	cmp	r0, #0
 8010b06:	f43f af3a 	beq.w	801097e <pow+0xee>
 8010b0a:	ec47 6b10 	vmov	d0, r6, r7
 8010b0e:	f000 fdf6 	bl	80116fe <finite>
 8010b12:	2800      	cmp	r0, #0
 8010b14:	f43f af33 	beq.w	801097e <pow+0xee>
 8010b18:	ec45 4b10 	vmov	d0, r4, r5
 8010b1c:	f000 fdef 	bl	80116fe <finite>
 8010b20:	2800      	cmp	r0, #0
 8010b22:	f43f af2c 	beq.w	801097e <pow+0xee>
 8010b26:	2304      	movs	r3, #4
 8010b28:	9302      	str	r3, [sp, #8]
 8010b2a:	4b09      	ldr	r3, [pc, #36]	; (8010b50 <pow+0x2c0>)
 8010b2c:	9303      	str	r3, [sp, #12]
 8010b2e:	2300      	movs	r3, #0
 8010b30:	930a      	str	r3, [sp, #40]	; 0x28
 8010b32:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010b36:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010b3a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8010b3e:	e7b8      	b.n	8010ab2 <pow+0x222>
 8010b40:	a802      	add	r0, sp, #8
 8010b42:	f000 fde4 	bl	801170e <matherr>
 8010b46:	2800      	cmp	r0, #0
 8010b48:	f47f af11 	bne.w	801096e <pow+0xde>
 8010b4c:	e7b5      	b.n	8010aba <pow+0x22a>
 8010b4e:	bf00      	nop
 8010b50:	080124b8 	.word	0x080124b8
 8010b54:	3ff00000 	.word	0x3ff00000
 8010b58:	fff00000 	.word	0xfff00000
 8010b5c:	3fe00000 	.word	0x3fe00000
 8010b60:	47efffff 	.word	0x47efffff
 8010b64:	c7efffff 	.word	0xc7efffff
 8010b68:	7ff00000 	.word	0x7ff00000
 8010b6c:	200001e0 	.word	0x200001e0

08010b70 <__ieee754_pow>:
 8010b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b74:	b091      	sub	sp, #68	; 0x44
 8010b76:	ed8d 1b00 	vstr	d1, [sp]
 8010b7a:	e9dd 2900 	ldrd	r2, r9, [sp]
 8010b7e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8010b82:	ea58 0302 	orrs.w	r3, r8, r2
 8010b86:	ec57 6b10 	vmov	r6, r7, d0
 8010b8a:	f000 84be 	beq.w	801150a <__ieee754_pow+0x99a>
 8010b8e:	4b7a      	ldr	r3, [pc, #488]	; (8010d78 <__ieee754_pow+0x208>)
 8010b90:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8010b94:	429c      	cmp	r4, r3
 8010b96:	463d      	mov	r5, r7
 8010b98:	ee10 aa10 	vmov	sl, s0
 8010b9c:	dc09      	bgt.n	8010bb2 <__ieee754_pow+0x42>
 8010b9e:	d103      	bne.n	8010ba8 <__ieee754_pow+0x38>
 8010ba0:	b93e      	cbnz	r6, 8010bb2 <__ieee754_pow+0x42>
 8010ba2:	45a0      	cmp	r8, r4
 8010ba4:	dc0d      	bgt.n	8010bc2 <__ieee754_pow+0x52>
 8010ba6:	e001      	b.n	8010bac <__ieee754_pow+0x3c>
 8010ba8:	4598      	cmp	r8, r3
 8010baa:	dc02      	bgt.n	8010bb2 <__ieee754_pow+0x42>
 8010bac:	4598      	cmp	r8, r3
 8010bae:	d10e      	bne.n	8010bce <__ieee754_pow+0x5e>
 8010bb0:	b16a      	cbz	r2, 8010bce <__ieee754_pow+0x5e>
 8010bb2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010bb6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010bba:	ea54 030a 	orrs.w	r3, r4, sl
 8010bbe:	f000 84a4 	beq.w	801150a <__ieee754_pow+0x99a>
 8010bc2:	486e      	ldr	r0, [pc, #440]	; (8010d7c <__ieee754_pow+0x20c>)
 8010bc4:	b011      	add	sp, #68	; 0x44
 8010bc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bca:	f000 bda5 	b.w	8011718 <nan>
 8010bce:	2d00      	cmp	r5, #0
 8010bd0:	da53      	bge.n	8010c7a <__ieee754_pow+0x10a>
 8010bd2:	4b6b      	ldr	r3, [pc, #428]	; (8010d80 <__ieee754_pow+0x210>)
 8010bd4:	4598      	cmp	r8, r3
 8010bd6:	dc4d      	bgt.n	8010c74 <__ieee754_pow+0x104>
 8010bd8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8010bdc:	4598      	cmp	r8, r3
 8010bde:	dd4c      	ble.n	8010c7a <__ieee754_pow+0x10a>
 8010be0:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010be4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010be8:	2b14      	cmp	r3, #20
 8010bea:	dd26      	ble.n	8010c3a <__ieee754_pow+0xca>
 8010bec:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010bf0:	fa22 f103 	lsr.w	r1, r2, r3
 8010bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8010bf8:	4293      	cmp	r3, r2
 8010bfa:	d13e      	bne.n	8010c7a <__ieee754_pow+0x10a>
 8010bfc:	f001 0101 	and.w	r1, r1, #1
 8010c00:	f1c1 0b02 	rsb	fp, r1, #2
 8010c04:	2a00      	cmp	r2, #0
 8010c06:	d15b      	bne.n	8010cc0 <__ieee754_pow+0x150>
 8010c08:	4b5b      	ldr	r3, [pc, #364]	; (8010d78 <__ieee754_pow+0x208>)
 8010c0a:	4598      	cmp	r8, r3
 8010c0c:	d124      	bne.n	8010c58 <__ieee754_pow+0xe8>
 8010c0e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010c12:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010c16:	ea53 030a 	orrs.w	r3, r3, sl
 8010c1a:	f000 8476 	beq.w	801150a <__ieee754_pow+0x99a>
 8010c1e:	4b59      	ldr	r3, [pc, #356]	; (8010d84 <__ieee754_pow+0x214>)
 8010c20:	429c      	cmp	r4, r3
 8010c22:	dd2d      	ble.n	8010c80 <__ieee754_pow+0x110>
 8010c24:	f1b9 0f00 	cmp.w	r9, #0
 8010c28:	f280 8473 	bge.w	8011512 <__ieee754_pow+0x9a2>
 8010c2c:	2000      	movs	r0, #0
 8010c2e:	2100      	movs	r1, #0
 8010c30:	ec41 0b10 	vmov	d0, r0, r1
 8010c34:	b011      	add	sp, #68	; 0x44
 8010c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c3a:	2a00      	cmp	r2, #0
 8010c3c:	d13e      	bne.n	8010cbc <__ieee754_pow+0x14c>
 8010c3e:	f1c3 0314 	rsb	r3, r3, #20
 8010c42:	fa48 f103 	asr.w	r1, r8, r3
 8010c46:	fa01 f303 	lsl.w	r3, r1, r3
 8010c4a:	4543      	cmp	r3, r8
 8010c4c:	f040 8469 	bne.w	8011522 <__ieee754_pow+0x9b2>
 8010c50:	f001 0101 	and.w	r1, r1, #1
 8010c54:	f1c1 0b02 	rsb	fp, r1, #2
 8010c58:	4b4b      	ldr	r3, [pc, #300]	; (8010d88 <__ieee754_pow+0x218>)
 8010c5a:	4598      	cmp	r8, r3
 8010c5c:	d118      	bne.n	8010c90 <__ieee754_pow+0x120>
 8010c5e:	f1b9 0f00 	cmp.w	r9, #0
 8010c62:	f280 845a 	bge.w	801151a <__ieee754_pow+0x9aa>
 8010c66:	4948      	ldr	r1, [pc, #288]	; (8010d88 <__ieee754_pow+0x218>)
 8010c68:	4632      	mov	r2, r6
 8010c6a:	463b      	mov	r3, r7
 8010c6c:	2000      	movs	r0, #0
 8010c6e:	f7ef fdf5 	bl	800085c <__aeabi_ddiv>
 8010c72:	e7dd      	b.n	8010c30 <__ieee754_pow+0xc0>
 8010c74:	f04f 0b02 	mov.w	fp, #2
 8010c78:	e7c4      	b.n	8010c04 <__ieee754_pow+0x94>
 8010c7a:	f04f 0b00 	mov.w	fp, #0
 8010c7e:	e7c1      	b.n	8010c04 <__ieee754_pow+0x94>
 8010c80:	f1b9 0f00 	cmp.w	r9, #0
 8010c84:	dad2      	bge.n	8010c2c <__ieee754_pow+0xbc>
 8010c86:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010c8a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010c8e:	e7cf      	b.n	8010c30 <__ieee754_pow+0xc0>
 8010c90:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010c94:	d106      	bne.n	8010ca4 <__ieee754_pow+0x134>
 8010c96:	4632      	mov	r2, r6
 8010c98:	463b      	mov	r3, r7
 8010c9a:	4610      	mov	r0, r2
 8010c9c:	4619      	mov	r1, r3
 8010c9e:	f7ef fcb3 	bl	8000608 <__aeabi_dmul>
 8010ca2:	e7c5      	b.n	8010c30 <__ieee754_pow+0xc0>
 8010ca4:	4b39      	ldr	r3, [pc, #228]	; (8010d8c <__ieee754_pow+0x21c>)
 8010ca6:	4599      	cmp	r9, r3
 8010ca8:	d10a      	bne.n	8010cc0 <__ieee754_pow+0x150>
 8010caa:	2d00      	cmp	r5, #0
 8010cac:	db08      	blt.n	8010cc0 <__ieee754_pow+0x150>
 8010cae:	ec47 6b10 	vmov	d0, r6, r7
 8010cb2:	b011      	add	sp, #68	; 0x44
 8010cb4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cb8:	f000 bc68 	b.w	801158c <__ieee754_sqrt>
 8010cbc:	f04f 0b00 	mov.w	fp, #0
 8010cc0:	ec47 6b10 	vmov	d0, r6, r7
 8010cc4:	f000 fd12 	bl	80116ec <fabs>
 8010cc8:	ec51 0b10 	vmov	r0, r1, d0
 8010ccc:	f1ba 0f00 	cmp.w	sl, #0
 8010cd0:	d127      	bne.n	8010d22 <__ieee754_pow+0x1b2>
 8010cd2:	b124      	cbz	r4, 8010cde <__ieee754_pow+0x16e>
 8010cd4:	4b2c      	ldr	r3, [pc, #176]	; (8010d88 <__ieee754_pow+0x218>)
 8010cd6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010cda:	429a      	cmp	r2, r3
 8010cdc:	d121      	bne.n	8010d22 <__ieee754_pow+0x1b2>
 8010cde:	f1b9 0f00 	cmp.w	r9, #0
 8010ce2:	da05      	bge.n	8010cf0 <__ieee754_pow+0x180>
 8010ce4:	4602      	mov	r2, r0
 8010ce6:	460b      	mov	r3, r1
 8010ce8:	2000      	movs	r0, #0
 8010cea:	4927      	ldr	r1, [pc, #156]	; (8010d88 <__ieee754_pow+0x218>)
 8010cec:	f7ef fdb6 	bl	800085c <__aeabi_ddiv>
 8010cf0:	2d00      	cmp	r5, #0
 8010cf2:	da9d      	bge.n	8010c30 <__ieee754_pow+0xc0>
 8010cf4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010cf8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010cfc:	ea54 030b 	orrs.w	r3, r4, fp
 8010d00:	d108      	bne.n	8010d14 <__ieee754_pow+0x1a4>
 8010d02:	4602      	mov	r2, r0
 8010d04:	460b      	mov	r3, r1
 8010d06:	4610      	mov	r0, r2
 8010d08:	4619      	mov	r1, r3
 8010d0a:	f7ef fac5 	bl	8000298 <__aeabi_dsub>
 8010d0e:	4602      	mov	r2, r0
 8010d10:	460b      	mov	r3, r1
 8010d12:	e7ac      	b.n	8010c6e <__ieee754_pow+0xfe>
 8010d14:	f1bb 0f01 	cmp.w	fp, #1
 8010d18:	d18a      	bne.n	8010c30 <__ieee754_pow+0xc0>
 8010d1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010d1e:	4619      	mov	r1, r3
 8010d20:	e786      	b.n	8010c30 <__ieee754_pow+0xc0>
 8010d22:	0fed      	lsrs	r5, r5, #31
 8010d24:	1e6b      	subs	r3, r5, #1
 8010d26:	930d      	str	r3, [sp, #52]	; 0x34
 8010d28:	ea5b 0303 	orrs.w	r3, fp, r3
 8010d2c:	d102      	bne.n	8010d34 <__ieee754_pow+0x1c4>
 8010d2e:	4632      	mov	r2, r6
 8010d30:	463b      	mov	r3, r7
 8010d32:	e7e8      	b.n	8010d06 <__ieee754_pow+0x196>
 8010d34:	4b16      	ldr	r3, [pc, #88]	; (8010d90 <__ieee754_pow+0x220>)
 8010d36:	4598      	cmp	r8, r3
 8010d38:	f340 80fe 	ble.w	8010f38 <__ieee754_pow+0x3c8>
 8010d3c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010d40:	4598      	cmp	r8, r3
 8010d42:	dd0a      	ble.n	8010d5a <__ieee754_pow+0x1ea>
 8010d44:	4b0f      	ldr	r3, [pc, #60]	; (8010d84 <__ieee754_pow+0x214>)
 8010d46:	429c      	cmp	r4, r3
 8010d48:	dc0d      	bgt.n	8010d66 <__ieee754_pow+0x1f6>
 8010d4a:	f1b9 0f00 	cmp.w	r9, #0
 8010d4e:	f6bf af6d 	bge.w	8010c2c <__ieee754_pow+0xbc>
 8010d52:	a307      	add	r3, pc, #28	; (adr r3, 8010d70 <__ieee754_pow+0x200>)
 8010d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d58:	e79f      	b.n	8010c9a <__ieee754_pow+0x12a>
 8010d5a:	4b0e      	ldr	r3, [pc, #56]	; (8010d94 <__ieee754_pow+0x224>)
 8010d5c:	429c      	cmp	r4, r3
 8010d5e:	ddf4      	ble.n	8010d4a <__ieee754_pow+0x1da>
 8010d60:	4b09      	ldr	r3, [pc, #36]	; (8010d88 <__ieee754_pow+0x218>)
 8010d62:	429c      	cmp	r4, r3
 8010d64:	dd18      	ble.n	8010d98 <__ieee754_pow+0x228>
 8010d66:	f1b9 0f00 	cmp.w	r9, #0
 8010d6a:	dcf2      	bgt.n	8010d52 <__ieee754_pow+0x1e2>
 8010d6c:	e75e      	b.n	8010c2c <__ieee754_pow+0xbc>
 8010d6e:	bf00      	nop
 8010d70:	8800759c 	.word	0x8800759c
 8010d74:	7e37e43c 	.word	0x7e37e43c
 8010d78:	7ff00000 	.word	0x7ff00000
 8010d7c:	080123a1 	.word	0x080123a1
 8010d80:	433fffff 	.word	0x433fffff
 8010d84:	3fefffff 	.word	0x3fefffff
 8010d88:	3ff00000 	.word	0x3ff00000
 8010d8c:	3fe00000 	.word	0x3fe00000
 8010d90:	41e00000 	.word	0x41e00000
 8010d94:	3feffffe 	.word	0x3feffffe
 8010d98:	2200      	movs	r2, #0
 8010d9a:	4b63      	ldr	r3, [pc, #396]	; (8010f28 <__ieee754_pow+0x3b8>)
 8010d9c:	f7ef fa7c 	bl	8000298 <__aeabi_dsub>
 8010da0:	a355      	add	r3, pc, #340	; (adr r3, 8010ef8 <__ieee754_pow+0x388>)
 8010da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da6:	4604      	mov	r4, r0
 8010da8:	460d      	mov	r5, r1
 8010daa:	f7ef fc2d 	bl	8000608 <__aeabi_dmul>
 8010dae:	a354      	add	r3, pc, #336	; (adr r3, 8010f00 <__ieee754_pow+0x390>)
 8010db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010db4:	4606      	mov	r6, r0
 8010db6:	460f      	mov	r7, r1
 8010db8:	4620      	mov	r0, r4
 8010dba:	4629      	mov	r1, r5
 8010dbc:	f7ef fc24 	bl	8000608 <__aeabi_dmul>
 8010dc0:	2200      	movs	r2, #0
 8010dc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010dc6:	4b59      	ldr	r3, [pc, #356]	; (8010f2c <__ieee754_pow+0x3bc>)
 8010dc8:	4620      	mov	r0, r4
 8010dca:	4629      	mov	r1, r5
 8010dcc:	f7ef fc1c 	bl	8000608 <__aeabi_dmul>
 8010dd0:	4602      	mov	r2, r0
 8010dd2:	460b      	mov	r3, r1
 8010dd4:	a14c      	add	r1, pc, #304	; (adr r1, 8010f08 <__ieee754_pow+0x398>)
 8010dd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010dda:	f7ef fa5d 	bl	8000298 <__aeabi_dsub>
 8010dde:	4622      	mov	r2, r4
 8010de0:	462b      	mov	r3, r5
 8010de2:	f7ef fc11 	bl	8000608 <__aeabi_dmul>
 8010de6:	4602      	mov	r2, r0
 8010de8:	460b      	mov	r3, r1
 8010dea:	2000      	movs	r0, #0
 8010dec:	4950      	ldr	r1, [pc, #320]	; (8010f30 <__ieee754_pow+0x3c0>)
 8010dee:	f7ef fa53 	bl	8000298 <__aeabi_dsub>
 8010df2:	4622      	mov	r2, r4
 8010df4:	462b      	mov	r3, r5
 8010df6:	4680      	mov	r8, r0
 8010df8:	4689      	mov	r9, r1
 8010dfa:	4620      	mov	r0, r4
 8010dfc:	4629      	mov	r1, r5
 8010dfe:	f7ef fc03 	bl	8000608 <__aeabi_dmul>
 8010e02:	4602      	mov	r2, r0
 8010e04:	460b      	mov	r3, r1
 8010e06:	4640      	mov	r0, r8
 8010e08:	4649      	mov	r1, r9
 8010e0a:	f7ef fbfd 	bl	8000608 <__aeabi_dmul>
 8010e0e:	a340      	add	r3, pc, #256	; (adr r3, 8010f10 <__ieee754_pow+0x3a0>)
 8010e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e14:	f7ef fbf8 	bl	8000608 <__aeabi_dmul>
 8010e18:	4602      	mov	r2, r0
 8010e1a:	460b      	mov	r3, r1
 8010e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e20:	f7ef fa3a 	bl	8000298 <__aeabi_dsub>
 8010e24:	4602      	mov	r2, r0
 8010e26:	460b      	mov	r3, r1
 8010e28:	4604      	mov	r4, r0
 8010e2a:	460d      	mov	r5, r1
 8010e2c:	4630      	mov	r0, r6
 8010e2e:	4639      	mov	r1, r7
 8010e30:	f7ef fa34 	bl	800029c <__adddf3>
 8010e34:	2000      	movs	r0, #0
 8010e36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e3a:	4632      	mov	r2, r6
 8010e3c:	463b      	mov	r3, r7
 8010e3e:	f7ef fa2b 	bl	8000298 <__aeabi_dsub>
 8010e42:	4602      	mov	r2, r0
 8010e44:	460b      	mov	r3, r1
 8010e46:	4620      	mov	r0, r4
 8010e48:	4629      	mov	r1, r5
 8010e4a:	f7ef fa25 	bl	8000298 <__aeabi_dsub>
 8010e4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010e50:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010e54:	4313      	orrs	r3, r2
 8010e56:	4606      	mov	r6, r0
 8010e58:	460f      	mov	r7, r1
 8010e5a:	f040 81eb 	bne.w	8011234 <__ieee754_pow+0x6c4>
 8010e5e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010f18 <__ieee754_pow+0x3a8>
 8010e62:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010e66:	2400      	movs	r4, #0
 8010e68:	4622      	mov	r2, r4
 8010e6a:	462b      	mov	r3, r5
 8010e6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e70:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010e74:	f7ef fa10 	bl	8000298 <__aeabi_dsub>
 8010e78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e7c:	f7ef fbc4 	bl	8000608 <__aeabi_dmul>
 8010e80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e84:	4680      	mov	r8, r0
 8010e86:	4689      	mov	r9, r1
 8010e88:	4630      	mov	r0, r6
 8010e8a:	4639      	mov	r1, r7
 8010e8c:	f7ef fbbc 	bl	8000608 <__aeabi_dmul>
 8010e90:	4602      	mov	r2, r0
 8010e92:	460b      	mov	r3, r1
 8010e94:	4640      	mov	r0, r8
 8010e96:	4649      	mov	r1, r9
 8010e98:	f7ef fa00 	bl	800029c <__adddf3>
 8010e9c:	4622      	mov	r2, r4
 8010e9e:	462b      	mov	r3, r5
 8010ea0:	4680      	mov	r8, r0
 8010ea2:	4689      	mov	r9, r1
 8010ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ea8:	f7ef fbae 	bl	8000608 <__aeabi_dmul>
 8010eac:	460b      	mov	r3, r1
 8010eae:	4604      	mov	r4, r0
 8010eb0:	460d      	mov	r5, r1
 8010eb2:	4602      	mov	r2, r0
 8010eb4:	4649      	mov	r1, r9
 8010eb6:	4640      	mov	r0, r8
 8010eb8:	e9cd 4500 	strd	r4, r5, [sp]
 8010ebc:	f7ef f9ee 	bl	800029c <__adddf3>
 8010ec0:	4b1c      	ldr	r3, [pc, #112]	; (8010f34 <__ieee754_pow+0x3c4>)
 8010ec2:	4299      	cmp	r1, r3
 8010ec4:	4606      	mov	r6, r0
 8010ec6:	460f      	mov	r7, r1
 8010ec8:	468b      	mov	fp, r1
 8010eca:	f340 82f7 	ble.w	80114bc <__ieee754_pow+0x94c>
 8010ece:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010ed2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010ed6:	4303      	orrs	r3, r0
 8010ed8:	f000 81ea 	beq.w	80112b0 <__ieee754_pow+0x740>
 8010edc:	a310      	add	r3, pc, #64	; (adr r3, 8010f20 <__ieee754_pow+0x3b0>)
 8010ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ee6:	f7ef fb8f 	bl	8000608 <__aeabi_dmul>
 8010eea:	a30d      	add	r3, pc, #52	; (adr r3, 8010f20 <__ieee754_pow+0x3b0>)
 8010eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ef0:	e6d5      	b.n	8010c9e <__ieee754_pow+0x12e>
 8010ef2:	bf00      	nop
 8010ef4:	f3af 8000 	nop.w
 8010ef8:	60000000 	.word	0x60000000
 8010efc:	3ff71547 	.word	0x3ff71547
 8010f00:	f85ddf44 	.word	0xf85ddf44
 8010f04:	3e54ae0b 	.word	0x3e54ae0b
 8010f08:	55555555 	.word	0x55555555
 8010f0c:	3fd55555 	.word	0x3fd55555
 8010f10:	652b82fe 	.word	0x652b82fe
 8010f14:	3ff71547 	.word	0x3ff71547
 8010f18:	00000000 	.word	0x00000000
 8010f1c:	bff00000 	.word	0xbff00000
 8010f20:	8800759c 	.word	0x8800759c
 8010f24:	7e37e43c 	.word	0x7e37e43c
 8010f28:	3ff00000 	.word	0x3ff00000
 8010f2c:	3fd00000 	.word	0x3fd00000
 8010f30:	3fe00000 	.word	0x3fe00000
 8010f34:	408fffff 	.word	0x408fffff
 8010f38:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010f3c:	f04f 0200 	mov.w	r2, #0
 8010f40:	da05      	bge.n	8010f4e <__ieee754_pow+0x3de>
 8010f42:	4bd3      	ldr	r3, [pc, #844]	; (8011290 <__ieee754_pow+0x720>)
 8010f44:	f7ef fb60 	bl	8000608 <__aeabi_dmul>
 8010f48:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010f4c:	460c      	mov	r4, r1
 8010f4e:	1523      	asrs	r3, r4, #20
 8010f50:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010f54:	4413      	add	r3, r2
 8010f56:	9309      	str	r3, [sp, #36]	; 0x24
 8010f58:	4bce      	ldr	r3, [pc, #824]	; (8011294 <__ieee754_pow+0x724>)
 8010f5a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010f5e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010f62:	429c      	cmp	r4, r3
 8010f64:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010f68:	dd08      	ble.n	8010f7c <__ieee754_pow+0x40c>
 8010f6a:	4bcb      	ldr	r3, [pc, #812]	; (8011298 <__ieee754_pow+0x728>)
 8010f6c:	429c      	cmp	r4, r3
 8010f6e:	f340 815e 	ble.w	801122e <__ieee754_pow+0x6be>
 8010f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f74:	3301      	adds	r3, #1
 8010f76:	9309      	str	r3, [sp, #36]	; 0x24
 8010f78:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010f7c:	f04f 0a00 	mov.w	sl, #0
 8010f80:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010f84:	930c      	str	r3, [sp, #48]	; 0x30
 8010f86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010f88:	4bc4      	ldr	r3, [pc, #784]	; (801129c <__ieee754_pow+0x72c>)
 8010f8a:	4413      	add	r3, r2
 8010f8c:	ed93 7b00 	vldr	d7, [r3]
 8010f90:	4629      	mov	r1, r5
 8010f92:	ec53 2b17 	vmov	r2, r3, d7
 8010f96:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010f9a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010f9e:	f7ef f97b 	bl	8000298 <__aeabi_dsub>
 8010fa2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010fa6:	4606      	mov	r6, r0
 8010fa8:	460f      	mov	r7, r1
 8010faa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010fae:	f7ef f975 	bl	800029c <__adddf3>
 8010fb2:	4602      	mov	r2, r0
 8010fb4:	460b      	mov	r3, r1
 8010fb6:	2000      	movs	r0, #0
 8010fb8:	49b9      	ldr	r1, [pc, #740]	; (80112a0 <__ieee754_pow+0x730>)
 8010fba:	f7ef fc4f 	bl	800085c <__aeabi_ddiv>
 8010fbe:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010fc2:	4602      	mov	r2, r0
 8010fc4:	460b      	mov	r3, r1
 8010fc6:	4630      	mov	r0, r6
 8010fc8:	4639      	mov	r1, r7
 8010fca:	f7ef fb1d 	bl	8000608 <__aeabi_dmul>
 8010fce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fd2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010fd6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010fda:	2300      	movs	r3, #0
 8010fdc:	9302      	str	r3, [sp, #8]
 8010fde:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010fe2:	106d      	asrs	r5, r5, #1
 8010fe4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010fe8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010fec:	2200      	movs	r2, #0
 8010fee:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8010ff2:	4640      	mov	r0, r8
 8010ff4:	4649      	mov	r1, r9
 8010ff6:	4614      	mov	r4, r2
 8010ff8:	461d      	mov	r5, r3
 8010ffa:	f7ef fb05 	bl	8000608 <__aeabi_dmul>
 8010ffe:	4602      	mov	r2, r0
 8011000:	460b      	mov	r3, r1
 8011002:	4630      	mov	r0, r6
 8011004:	4639      	mov	r1, r7
 8011006:	f7ef f947 	bl	8000298 <__aeabi_dsub>
 801100a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801100e:	4606      	mov	r6, r0
 8011010:	460f      	mov	r7, r1
 8011012:	4620      	mov	r0, r4
 8011014:	4629      	mov	r1, r5
 8011016:	f7ef f93f 	bl	8000298 <__aeabi_dsub>
 801101a:	4602      	mov	r2, r0
 801101c:	460b      	mov	r3, r1
 801101e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011022:	f7ef f939 	bl	8000298 <__aeabi_dsub>
 8011026:	4642      	mov	r2, r8
 8011028:	464b      	mov	r3, r9
 801102a:	f7ef faed 	bl	8000608 <__aeabi_dmul>
 801102e:	4602      	mov	r2, r0
 8011030:	460b      	mov	r3, r1
 8011032:	4630      	mov	r0, r6
 8011034:	4639      	mov	r1, r7
 8011036:	f7ef f92f 	bl	8000298 <__aeabi_dsub>
 801103a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801103e:	f7ef fae3 	bl	8000608 <__aeabi_dmul>
 8011042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011046:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801104a:	4610      	mov	r0, r2
 801104c:	4619      	mov	r1, r3
 801104e:	f7ef fadb 	bl	8000608 <__aeabi_dmul>
 8011052:	a37b      	add	r3, pc, #492	; (adr r3, 8011240 <__ieee754_pow+0x6d0>)
 8011054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011058:	4604      	mov	r4, r0
 801105a:	460d      	mov	r5, r1
 801105c:	f7ef fad4 	bl	8000608 <__aeabi_dmul>
 8011060:	a379      	add	r3, pc, #484	; (adr r3, 8011248 <__ieee754_pow+0x6d8>)
 8011062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011066:	f7ef f919 	bl	800029c <__adddf3>
 801106a:	4622      	mov	r2, r4
 801106c:	462b      	mov	r3, r5
 801106e:	f7ef facb 	bl	8000608 <__aeabi_dmul>
 8011072:	a377      	add	r3, pc, #476	; (adr r3, 8011250 <__ieee754_pow+0x6e0>)
 8011074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011078:	f7ef f910 	bl	800029c <__adddf3>
 801107c:	4622      	mov	r2, r4
 801107e:	462b      	mov	r3, r5
 8011080:	f7ef fac2 	bl	8000608 <__aeabi_dmul>
 8011084:	a374      	add	r3, pc, #464	; (adr r3, 8011258 <__ieee754_pow+0x6e8>)
 8011086:	e9d3 2300 	ldrd	r2, r3, [r3]
 801108a:	f7ef f907 	bl	800029c <__adddf3>
 801108e:	4622      	mov	r2, r4
 8011090:	462b      	mov	r3, r5
 8011092:	f7ef fab9 	bl	8000608 <__aeabi_dmul>
 8011096:	a372      	add	r3, pc, #456	; (adr r3, 8011260 <__ieee754_pow+0x6f0>)
 8011098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801109c:	f7ef f8fe 	bl	800029c <__adddf3>
 80110a0:	4622      	mov	r2, r4
 80110a2:	462b      	mov	r3, r5
 80110a4:	f7ef fab0 	bl	8000608 <__aeabi_dmul>
 80110a8:	a36f      	add	r3, pc, #444	; (adr r3, 8011268 <__ieee754_pow+0x6f8>)
 80110aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110ae:	f7ef f8f5 	bl	800029c <__adddf3>
 80110b2:	4622      	mov	r2, r4
 80110b4:	4606      	mov	r6, r0
 80110b6:	460f      	mov	r7, r1
 80110b8:	462b      	mov	r3, r5
 80110ba:	4620      	mov	r0, r4
 80110bc:	4629      	mov	r1, r5
 80110be:	f7ef faa3 	bl	8000608 <__aeabi_dmul>
 80110c2:	4602      	mov	r2, r0
 80110c4:	460b      	mov	r3, r1
 80110c6:	4630      	mov	r0, r6
 80110c8:	4639      	mov	r1, r7
 80110ca:	f7ef fa9d 	bl	8000608 <__aeabi_dmul>
 80110ce:	4642      	mov	r2, r8
 80110d0:	4604      	mov	r4, r0
 80110d2:	460d      	mov	r5, r1
 80110d4:	464b      	mov	r3, r9
 80110d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110da:	f7ef f8df 	bl	800029c <__adddf3>
 80110de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80110e2:	f7ef fa91 	bl	8000608 <__aeabi_dmul>
 80110e6:	4622      	mov	r2, r4
 80110e8:	462b      	mov	r3, r5
 80110ea:	f7ef f8d7 	bl	800029c <__adddf3>
 80110ee:	4642      	mov	r2, r8
 80110f0:	4606      	mov	r6, r0
 80110f2:	460f      	mov	r7, r1
 80110f4:	464b      	mov	r3, r9
 80110f6:	4640      	mov	r0, r8
 80110f8:	4649      	mov	r1, r9
 80110fa:	f7ef fa85 	bl	8000608 <__aeabi_dmul>
 80110fe:	2200      	movs	r2, #0
 8011100:	4b68      	ldr	r3, [pc, #416]	; (80112a4 <__ieee754_pow+0x734>)
 8011102:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011106:	f7ef f8c9 	bl	800029c <__adddf3>
 801110a:	4632      	mov	r2, r6
 801110c:	463b      	mov	r3, r7
 801110e:	f7ef f8c5 	bl	800029c <__adddf3>
 8011112:	9802      	ldr	r0, [sp, #8]
 8011114:	460d      	mov	r5, r1
 8011116:	4604      	mov	r4, r0
 8011118:	4602      	mov	r2, r0
 801111a:	460b      	mov	r3, r1
 801111c:	4640      	mov	r0, r8
 801111e:	4649      	mov	r1, r9
 8011120:	f7ef fa72 	bl	8000608 <__aeabi_dmul>
 8011124:	2200      	movs	r2, #0
 8011126:	4680      	mov	r8, r0
 8011128:	4689      	mov	r9, r1
 801112a:	4b5e      	ldr	r3, [pc, #376]	; (80112a4 <__ieee754_pow+0x734>)
 801112c:	4620      	mov	r0, r4
 801112e:	4629      	mov	r1, r5
 8011130:	f7ef f8b2 	bl	8000298 <__aeabi_dsub>
 8011134:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011138:	f7ef f8ae 	bl	8000298 <__aeabi_dsub>
 801113c:	4602      	mov	r2, r0
 801113e:	460b      	mov	r3, r1
 8011140:	4630      	mov	r0, r6
 8011142:	4639      	mov	r1, r7
 8011144:	f7ef f8a8 	bl	8000298 <__aeabi_dsub>
 8011148:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801114c:	f7ef fa5c 	bl	8000608 <__aeabi_dmul>
 8011150:	4622      	mov	r2, r4
 8011152:	4606      	mov	r6, r0
 8011154:	460f      	mov	r7, r1
 8011156:	462b      	mov	r3, r5
 8011158:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801115c:	f7ef fa54 	bl	8000608 <__aeabi_dmul>
 8011160:	4602      	mov	r2, r0
 8011162:	460b      	mov	r3, r1
 8011164:	4630      	mov	r0, r6
 8011166:	4639      	mov	r1, r7
 8011168:	f7ef f898 	bl	800029c <__adddf3>
 801116c:	4606      	mov	r6, r0
 801116e:	460f      	mov	r7, r1
 8011170:	4602      	mov	r2, r0
 8011172:	460b      	mov	r3, r1
 8011174:	4640      	mov	r0, r8
 8011176:	4649      	mov	r1, r9
 8011178:	f7ef f890 	bl	800029c <__adddf3>
 801117c:	9802      	ldr	r0, [sp, #8]
 801117e:	a33c      	add	r3, pc, #240	; (adr r3, 8011270 <__ieee754_pow+0x700>)
 8011180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011184:	4604      	mov	r4, r0
 8011186:	460d      	mov	r5, r1
 8011188:	f7ef fa3e 	bl	8000608 <__aeabi_dmul>
 801118c:	4642      	mov	r2, r8
 801118e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011192:	464b      	mov	r3, r9
 8011194:	4620      	mov	r0, r4
 8011196:	4629      	mov	r1, r5
 8011198:	f7ef f87e 	bl	8000298 <__aeabi_dsub>
 801119c:	4602      	mov	r2, r0
 801119e:	460b      	mov	r3, r1
 80111a0:	4630      	mov	r0, r6
 80111a2:	4639      	mov	r1, r7
 80111a4:	f7ef f878 	bl	8000298 <__aeabi_dsub>
 80111a8:	a333      	add	r3, pc, #204	; (adr r3, 8011278 <__ieee754_pow+0x708>)
 80111aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ae:	f7ef fa2b 	bl	8000608 <__aeabi_dmul>
 80111b2:	a333      	add	r3, pc, #204	; (adr r3, 8011280 <__ieee754_pow+0x710>)
 80111b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111b8:	4606      	mov	r6, r0
 80111ba:	460f      	mov	r7, r1
 80111bc:	4620      	mov	r0, r4
 80111be:	4629      	mov	r1, r5
 80111c0:	f7ef fa22 	bl	8000608 <__aeabi_dmul>
 80111c4:	4602      	mov	r2, r0
 80111c6:	460b      	mov	r3, r1
 80111c8:	4630      	mov	r0, r6
 80111ca:	4639      	mov	r1, r7
 80111cc:	f7ef f866 	bl	800029c <__adddf3>
 80111d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111d2:	4b35      	ldr	r3, [pc, #212]	; (80112a8 <__ieee754_pow+0x738>)
 80111d4:	4413      	add	r3, r2
 80111d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111da:	f7ef f85f 	bl	800029c <__adddf3>
 80111de:	4604      	mov	r4, r0
 80111e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80111e2:	460d      	mov	r5, r1
 80111e4:	f7ef f9a6 	bl	8000534 <__aeabi_i2d>
 80111e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111ea:	4b30      	ldr	r3, [pc, #192]	; (80112ac <__ieee754_pow+0x73c>)
 80111ec:	4413      	add	r3, r2
 80111ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80111f2:	4606      	mov	r6, r0
 80111f4:	460f      	mov	r7, r1
 80111f6:	4622      	mov	r2, r4
 80111f8:	462b      	mov	r3, r5
 80111fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80111fe:	f7ef f84d 	bl	800029c <__adddf3>
 8011202:	4642      	mov	r2, r8
 8011204:	464b      	mov	r3, r9
 8011206:	f7ef f849 	bl	800029c <__adddf3>
 801120a:	4632      	mov	r2, r6
 801120c:	463b      	mov	r3, r7
 801120e:	f7ef f845 	bl	800029c <__adddf3>
 8011212:	9802      	ldr	r0, [sp, #8]
 8011214:	4632      	mov	r2, r6
 8011216:	463b      	mov	r3, r7
 8011218:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801121c:	f7ef f83c 	bl	8000298 <__aeabi_dsub>
 8011220:	4642      	mov	r2, r8
 8011222:	464b      	mov	r3, r9
 8011224:	f7ef f838 	bl	8000298 <__aeabi_dsub>
 8011228:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801122c:	e607      	b.n	8010e3e <__ieee754_pow+0x2ce>
 801122e:	f04f 0a01 	mov.w	sl, #1
 8011232:	e6a5      	b.n	8010f80 <__ieee754_pow+0x410>
 8011234:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8011288 <__ieee754_pow+0x718>
 8011238:	e613      	b.n	8010e62 <__ieee754_pow+0x2f2>
 801123a:	bf00      	nop
 801123c:	f3af 8000 	nop.w
 8011240:	4a454eef 	.word	0x4a454eef
 8011244:	3fca7e28 	.word	0x3fca7e28
 8011248:	93c9db65 	.word	0x93c9db65
 801124c:	3fcd864a 	.word	0x3fcd864a
 8011250:	a91d4101 	.word	0xa91d4101
 8011254:	3fd17460 	.word	0x3fd17460
 8011258:	518f264d 	.word	0x518f264d
 801125c:	3fd55555 	.word	0x3fd55555
 8011260:	db6fabff 	.word	0xdb6fabff
 8011264:	3fdb6db6 	.word	0x3fdb6db6
 8011268:	33333303 	.word	0x33333303
 801126c:	3fe33333 	.word	0x3fe33333
 8011270:	e0000000 	.word	0xe0000000
 8011274:	3feec709 	.word	0x3feec709
 8011278:	dc3a03fd 	.word	0xdc3a03fd
 801127c:	3feec709 	.word	0x3feec709
 8011280:	145b01f5 	.word	0x145b01f5
 8011284:	be3e2fe0 	.word	0xbe3e2fe0
 8011288:	00000000 	.word	0x00000000
 801128c:	3ff00000 	.word	0x3ff00000
 8011290:	43400000 	.word	0x43400000
 8011294:	0003988e 	.word	0x0003988e
 8011298:	000bb679 	.word	0x000bb679
 801129c:	080124c0 	.word	0x080124c0
 80112a0:	3ff00000 	.word	0x3ff00000
 80112a4:	40080000 	.word	0x40080000
 80112a8:	080124e0 	.word	0x080124e0
 80112ac:	080124d0 	.word	0x080124d0
 80112b0:	a3b4      	add	r3, pc, #720	; (adr r3, 8011584 <__ieee754_pow+0xa14>)
 80112b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b6:	4640      	mov	r0, r8
 80112b8:	4649      	mov	r1, r9
 80112ba:	f7ee ffef 	bl	800029c <__adddf3>
 80112be:	4622      	mov	r2, r4
 80112c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112c4:	462b      	mov	r3, r5
 80112c6:	4630      	mov	r0, r6
 80112c8:	4639      	mov	r1, r7
 80112ca:	f7ee ffe5 	bl	8000298 <__aeabi_dsub>
 80112ce:	4602      	mov	r2, r0
 80112d0:	460b      	mov	r3, r1
 80112d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112d6:	f7ef fc27 	bl	8000b28 <__aeabi_dcmpgt>
 80112da:	2800      	cmp	r0, #0
 80112dc:	f47f adfe 	bne.w	8010edc <__ieee754_pow+0x36c>
 80112e0:	4aa3      	ldr	r2, [pc, #652]	; (8011570 <__ieee754_pow+0xa00>)
 80112e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80112e6:	4293      	cmp	r3, r2
 80112e8:	f340 810a 	ble.w	8011500 <__ieee754_pow+0x990>
 80112ec:	151b      	asrs	r3, r3, #20
 80112ee:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80112f2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80112f6:	fa4a f303 	asr.w	r3, sl, r3
 80112fa:	445b      	add	r3, fp
 80112fc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011300:	4e9c      	ldr	r6, [pc, #624]	; (8011574 <__ieee754_pow+0xa04>)
 8011302:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011306:	4116      	asrs	r6, r2
 8011308:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801130c:	2000      	movs	r0, #0
 801130e:	ea23 0106 	bic.w	r1, r3, r6
 8011312:	f1c2 0214 	rsb	r2, r2, #20
 8011316:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801131a:	fa4a fa02 	asr.w	sl, sl, r2
 801131e:	f1bb 0f00 	cmp.w	fp, #0
 8011322:	4602      	mov	r2, r0
 8011324:	460b      	mov	r3, r1
 8011326:	4620      	mov	r0, r4
 8011328:	4629      	mov	r1, r5
 801132a:	bfb8      	it	lt
 801132c:	f1ca 0a00 	rsblt	sl, sl, #0
 8011330:	f7ee ffb2 	bl	8000298 <__aeabi_dsub>
 8011334:	e9cd 0100 	strd	r0, r1, [sp]
 8011338:	4642      	mov	r2, r8
 801133a:	464b      	mov	r3, r9
 801133c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011340:	f7ee ffac 	bl	800029c <__adddf3>
 8011344:	2000      	movs	r0, #0
 8011346:	a378      	add	r3, pc, #480	; (adr r3, 8011528 <__ieee754_pow+0x9b8>)
 8011348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801134c:	4604      	mov	r4, r0
 801134e:	460d      	mov	r5, r1
 8011350:	f7ef f95a 	bl	8000608 <__aeabi_dmul>
 8011354:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011358:	4606      	mov	r6, r0
 801135a:	460f      	mov	r7, r1
 801135c:	4620      	mov	r0, r4
 801135e:	4629      	mov	r1, r5
 8011360:	f7ee ff9a 	bl	8000298 <__aeabi_dsub>
 8011364:	4602      	mov	r2, r0
 8011366:	460b      	mov	r3, r1
 8011368:	4640      	mov	r0, r8
 801136a:	4649      	mov	r1, r9
 801136c:	f7ee ff94 	bl	8000298 <__aeabi_dsub>
 8011370:	a36f      	add	r3, pc, #444	; (adr r3, 8011530 <__ieee754_pow+0x9c0>)
 8011372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011376:	f7ef f947 	bl	8000608 <__aeabi_dmul>
 801137a:	a36f      	add	r3, pc, #444	; (adr r3, 8011538 <__ieee754_pow+0x9c8>)
 801137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011380:	4680      	mov	r8, r0
 8011382:	4689      	mov	r9, r1
 8011384:	4620      	mov	r0, r4
 8011386:	4629      	mov	r1, r5
 8011388:	f7ef f93e 	bl	8000608 <__aeabi_dmul>
 801138c:	4602      	mov	r2, r0
 801138e:	460b      	mov	r3, r1
 8011390:	4640      	mov	r0, r8
 8011392:	4649      	mov	r1, r9
 8011394:	f7ee ff82 	bl	800029c <__adddf3>
 8011398:	4604      	mov	r4, r0
 801139a:	460d      	mov	r5, r1
 801139c:	4602      	mov	r2, r0
 801139e:	460b      	mov	r3, r1
 80113a0:	4630      	mov	r0, r6
 80113a2:	4639      	mov	r1, r7
 80113a4:	f7ee ff7a 	bl	800029c <__adddf3>
 80113a8:	4632      	mov	r2, r6
 80113aa:	463b      	mov	r3, r7
 80113ac:	4680      	mov	r8, r0
 80113ae:	4689      	mov	r9, r1
 80113b0:	f7ee ff72 	bl	8000298 <__aeabi_dsub>
 80113b4:	4602      	mov	r2, r0
 80113b6:	460b      	mov	r3, r1
 80113b8:	4620      	mov	r0, r4
 80113ba:	4629      	mov	r1, r5
 80113bc:	f7ee ff6c 	bl	8000298 <__aeabi_dsub>
 80113c0:	4642      	mov	r2, r8
 80113c2:	4606      	mov	r6, r0
 80113c4:	460f      	mov	r7, r1
 80113c6:	464b      	mov	r3, r9
 80113c8:	4640      	mov	r0, r8
 80113ca:	4649      	mov	r1, r9
 80113cc:	f7ef f91c 	bl	8000608 <__aeabi_dmul>
 80113d0:	a35b      	add	r3, pc, #364	; (adr r3, 8011540 <__ieee754_pow+0x9d0>)
 80113d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113d6:	4604      	mov	r4, r0
 80113d8:	460d      	mov	r5, r1
 80113da:	f7ef f915 	bl	8000608 <__aeabi_dmul>
 80113de:	a35a      	add	r3, pc, #360	; (adr r3, 8011548 <__ieee754_pow+0x9d8>)
 80113e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113e4:	f7ee ff58 	bl	8000298 <__aeabi_dsub>
 80113e8:	4622      	mov	r2, r4
 80113ea:	462b      	mov	r3, r5
 80113ec:	f7ef f90c 	bl	8000608 <__aeabi_dmul>
 80113f0:	a357      	add	r3, pc, #348	; (adr r3, 8011550 <__ieee754_pow+0x9e0>)
 80113f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f6:	f7ee ff51 	bl	800029c <__adddf3>
 80113fa:	4622      	mov	r2, r4
 80113fc:	462b      	mov	r3, r5
 80113fe:	f7ef f903 	bl	8000608 <__aeabi_dmul>
 8011402:	a355      	add	r3, pc, #340	; (adr r3, 8011558 <__ieee754_pow+0x9e8>)
 8011404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011408:	f7ee ff46 	bl	8000298 <__aeabi_dsub>
 801140c:	4622      	mov	r2, r4
 801140e:	462b      	mov	r3, r5
 8011410:	f7ef f8fa 	bl	8000608 <__aeabi_dmul>
 8011414:	a352      	add	r3, pc, #328	; (adr r3, 8011560 <__ieee754_pow+0x9f0>)
 8011416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801141a:	f7ee ff3f 	bl	800029c <__adddf3>
 801141e:	4622      	mov	r2, r4
 8011420:	462b      	mov	r3, r5
 8011422:	f7ef f8f1 	bl	8000608 <__aeabi_dmul>
 8011426:	4602      	mov	r2, r0
 8011428:	460b      	mov	r3, r1
 801142a:	4640      	mov	r0, r8
 801142c:	4649      	mov	r1, r9
 801142e:	f7ee ff33 	bl	8000298 <__aeabi_dsub>
 8011432:	4604      	mov	r4, r0
 8011434:	460d      	mov	r5, r1
 8011436:	4602      	mov	r2, r0
 8011438:	460b      	mov	r3, r1
 801143a:	4640      	mov	r0, r8
 801143c:	4649      	mov	r1, r9
 801143e:	f7ef f8e3 	bl	8000608 <__aeabi_dmul>
 8011442:	2200      	movs	r2, #0
 8011444:	e9cd 0100 	strd	r0, r1, [sp]
 8011448:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801144c:	4620      	mov	r0, r4
 801144e:	4629      	mov	r1, r5
 8011450:	f7ee ff22 	bl	8000298 <__aeabi_dsub>
 8011454:	4602      	mov	r2, r0
 8011456:	460b      	mov	r3, r1
 8011458:	e9dd 0100 	ldrd	r0, r1, [sp]
 801145c:	f7ef f9fe 	bl	800085c <__aeabi_ddiv>
 8011460:	4632      	mov	r2, r6
 8011462:	4604      	mov	r4, r0
 8011464:	460d      	mov	r5, r1
 8011466:	463b      	mov	r3, r7
 8011468:	4640      	mov	r0, r8
 801146a:	4649      	mov	r1, r9
 801146c:	f7ef f8cc 	bl	8000608 <__aeabi_dmul>
 8011470:	4632      	mov	r2, r6
 8011472:	463b      	mov	r3, r7
 8011474:	f7ee ff12 	bl	800029c <__adddf3>
 8011478:	4602      	mov	r2, r0
 801147a:	460b      	mov	r3, r1
 801147c:	4620      	mov	r0, r4
 801147e:	4629      	mov	r1, r5
 8011480:	f7ee ff0a 	bl	8000298 <__aeabi_dsub>
 8011484:	4642      	mov	r2, r8
 8011486:	464b      	mov	r3, r9
 8011488:	f7ee ff06 	bl	8000298 <__aeabi_dsub>
 801148c:	4602      	mov	r2, r0
 801148e:	460b      	mov	r3, r1
 8011490:	2000      	movs	r0, #0
 8011492:	4939      	ldr	r1, [pc, #228]	; (8011578 <__ieee754_pow+0xa08>)
 8011494:	f7ee ff00 	bl	8000298 <__aeabi_dsub>
 8011498:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801149c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80114a0:	4602      	mov	r2, r0
 80114a2:	460b      	mov	r3, r1
 80114a4:	da2f      	bge.n	8011506 <__ieee754_pow+0x996>
 80114a6:	4650      	mov	r0, sl
 80114a8:	ec43 2b10 	vmov	d0, r2, r3
 80114ac:	f000 f9c0 	bl	8011830 <scalbn>
 80114b0:	ec51 0b10 	vmov	r0, r1, d0
 80114b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80114b8:	f7ff bbf1 	b.w	8010c9e <__ieee754_pow+0x12e>
 80114bc:	4b2f      	ldr	r3, [pc, #188]	; (801157c <__ieee754_pow+0xa0c>)
 80114be:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80114c2:	429e      	cmp	r6, r3
 80114c4:	f77f af0c 	ble.w	80112e0 <__ieee754_pow+0x770>
 80114c8:	4b2d      	ldr	r3, [pc, #180]	; (8011580 <__ieee754_pow+0xa10>)
 80114ca:	440b      	add	r3, r1
 80114cc:	4303      	orrs	r3, r0
 80114ce:	d00b      	beq.n	80114e8 <__ieee754_pow+0x978>
 80114d0:	a325      	add	r3, pc, #148	; (adr r3, 8011568 <__ieee754_pow+0x9f8>)
 80114d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80114da:	f7ef f895 	bl	8000608 <__aeabi_dmul>
 80114de:	a322      	add	r3, pc, #136	; (adr r3, 8011568 <__ieee754_pow+0x9f8>)
 80114e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114e4:	f7ff bbdb 	b.w	8010c9e <__ieee754_pow+0x12e>
 80114e8:	4622      	mov	r2, r4
 80114ea:	462b      	mov	r3, r5
 80114ec:	f7ee fed4 	bl	8000298 <__aeabi_dsub>
 80114f0:	4642      	mov	r2, r8
 80114f2:	464b      	mov	r3, r9
 80114f4:	f7ef fb0e 	bl	8000b14 <__aeabi_dcmpge>
 80114f8:	2800      	cmp	r0, #0
 80114fa:	f43f aef1 	beq.w	80112e0 <__ieee754_pow+0x770>
 80114fe:	e7e7      	b.n	80114d0 <__ieee754_pow+0x960>
 8011500:	f04f 0a00 	mov.w	sl, #0
 8011504:	e718      	b.n	8011338 <__ieee754_pow+0x7c8>
 8011506:	4621      	mov	r1, r4
 8011508:	e7d4      	b.n	80114b4 <__ieee754_pow+0x944>
 801150a:	2000      	movs	r0, #0
 801150c:	491a      	ldr	r1, [pc, #104]	; (8011578 <__ieee754_pow+0xa08>)
 801150e:	f7ff bb8f 	b.w	8010c30 <__ieee754_pow+0xc0>
 8011512:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011516:	f7ff bb8b 	b.w	8010c30 <__ieee754_pow+0xc0>
 801151a:	4630      	mov	r0, r6
 801151c:	4639      	mov	r1, r7
 801151e:	f7ff bb87 	b.w	8010c30 <__ieee754_pow+0xc0>
 8011522:	4693      	mov	fp, r2
 8011524:	f7ff bb98 	b.w	8010c58 <__ieee754_pow+0xe8>
 8011528:	00000000 	.word	0x00000000
 801152c:	3fe62e43 	.word	0x3fe62e43
 8011530:	fefa39ef 	.word	0xfefa39ef
 8011534:	3fe62e42 	.word	0x3fe62e42
 8011538:	0ca86c39 	.word	0x0ca86c39
 801153c:	be205c61 	.word	0xbe205c61
 8011540:	72bea4d0 	.word	0x72bea4d0
 8011544:	3e663769 	.word	0x3e663769
 8011548:	c5d26bf1 	.word	0xc5d26bf1
 801154c:	3ebbbd41 	.word	0x3ebbbd41
 8011550:	af25de2c 	.word	0xaf25de2c
 8011554:	3f11566a 	.word	0x3f11566a
 8011558:	16bebd93 	.word	0x16bebd93
 801155c:	3f66c16c 	.word	0x3f66c16c
 8011560:	5555553e 	.word	0x5555553e
 8011564:	3fc55555 	.word	0x3fc55555
 8011568:	c2f8f359 	.word	0xc2f8f359
 801156c:	01a56e1f 	.word	0x01a56e1f
 8011570:	3fe00000 	.word	0x3fe00000
 8011574:	000fffff 	.word	0x000fffff
 8011578:	3ff00000 	.word	0x3ff00000
 801157c:	4090cbff 	.word	0x4090cbff
 8011580:	3f6f3400 	.word	0x3f6f3400
 8011584:	652b82fe 	.word	0x652b82fe
 8011588:	3c971547 	.word	0x3c971547

0801158c <__ieee754_sqrt>:
 801158c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011590:	4955      	ldr	r1, [pc, #340]	; (80116e8 <__ieee754_sqrt+0x15c>)
 8011592:	ec55 4b10 	vmov	r4, r5, d0
 8011596:	43a9      	bics	r1, r5
 8011598:	462b      	mov	r3, r5
 801159a:	462a      	mov	r2, r5
 801159c:	d112      	bne.n	80115c4 <__ieee754_sqrt+0x38>
 801159e:	ee10 2a10 	vmov	r2, s0
 80115a2:	ee10 0a10 	vmov	r0, s0
 80115a6:	4629      	mov	r1, r5
 80115a8:	f7ef f82e 	bl	8000608 <__aeabi_dmul>
 80115ac:	4602      	mov	r2, r0
 80115ae:	460b      	mov	r3, r1
 80115b0:	4620      	mov	r0, r4
 80115b2:	4629      	mov	r1, r5
 80115b4:	f7ee fe72 	bl	800029c <__adddf3>
 80115b8:	4604      	mov	r4, r0
 80115ba:	460d      	mov	r5, r1
 80115bc:	ec45 4b10 	vmov	d0, r4, r5
 80115c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115c4:	2d00      	cmp	r5, #0
 80115c6:	ee10 0a10 	vmov	r0, s0
 80115ca:	4621      	mov	r1, r4
 80115cc:	dc0f      	bgt.n	80115ee <__ieee754_sqrt+0x62>
 80115ce:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80115d2:	4330      	orrs	r0, r6
 80115d4:	d0f2      	beq.n	80115bc <__ieee754_sqrt+0x30>
 80115d6:	b155      	cbz	r5, 80115ee <__ieee754_sqrt+0x62>
 80115d8:	ee10 2a10 	vmov	r2, s0
 80115dc:	4620      	mov	r0, r4
 80115de:	4629      	mov	r1, r5
 80115e0:	f7ee fe5a 	bl	8000298 <__aeabi_dsub>
 80115e4:	4602      	mov	r2, r0
 80115e6:	460b      	mov	r3, r1
 80115e8:	f7ef f938 	bl	800085c <__aeabi_ddiv>
 80115ec:	e7e4      	b.n	80115b8 <__ieee754_sqrt+0x2c>
 80115ee:	151b      	asrs	r3, r3, #20
 80115f0:	d073      	beq.n	80116da <__ieee754_sqrt+0x14e>
 80115f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80115f6:	07dd      	lsls	r5, r3, #31
 80115f8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80115fc:	bf48      	it	mi
 80115fe:	0fc8      	lsrmi	r0, r1, #31
 8011600:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011604:	bf44      	itt	mi
 8011606:	0049      	lslmi	r1, r1, #1
 8011608:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801160c:	2500      	movs	r5, #0
 801160e:	1058      	asrs	r0, r3, #1
 8011610:	0fcb      	lsrs	r3, r1, #31
 8011612:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011616:	0049      	lsls	r1, r1, #1
 8011618:	2316      	movs	r3, #22
 801161a:	462c      	mov	r4, r5
 801161c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011620:	19a7      	adds	r7, r4, r6
 8011622:	4297      	cmp	r7, r2
 8011624:	bfde      	ittt	le
 8011626:	19bc      	addle	r4, r7, r6
 8011628:	1bd2      	suble	r2, r2, r7
 801162a:	19ad      	addle	r5, r5, r6
 801162c:	0fcf      	lsrs	r7, r1, #31
 801162e:	3b01      	subs	r3, #1
 8011630:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011634:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011638:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801163c:	d1f0      	bne.n	8011620 <__ieee754_sqrt+0x94>
 801163e:	f04f 0c20 	mov.w	ip, #32
 8011642:	469e      	mov	lr, r3
 8011644:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011648:	42a2      	cmp	r2, r4
 801164a:	eb06 070e 	add.w	r7, r6, lr
 801164e:	dc02      	bgt.n	8011656 <__ieee754_sqrt+0xca>
 8011650:	d112      	bne.n	8011678 <__ieee754_sqrt+0xec>
 8011652:	428f      	cmp	r7, r1
 8011654:	d810      	bhi.n	8011678 <__ieee754_sqrt+0xec>
 8011656:	2f00      	cmp	r7, #0
 8011658:	eb07 0e06 	add.w	lr, r7, r6
 801165c:	da42      	bge.n	80116e4 <__ieee754_sqrt+0x158>
 801165e:	f1be 0f00 	cmp.w	lr, #0
 8011662:	db3f      	blt.n	80116e4 <__ieee754_sqrt+0x158>
 8011664:	f104 0801 	add.w	r8, r4, #1
 8011668:	1b12      	subs	r2, r2, r4
 801166a:	428f      	cmp	r7, r1
 801166c:	bf88      	it	hi
 801166e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8011672:	1bc9      	subs	r1, r1, r7
 8011674:	4433      	add	r3, r6
 8011676:	4644      	mov	r4, r8
 8011678:	0052      	lsls	r2, r2, #1
 801167a:	f1bc 0c01 	subs.w	ip, ip, #1
 801167e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8011682:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011686:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801168a:	d1dd      	bne.n	8011648 <__ieee754_sqrt+0xbc>
 801168c:	430a      	orrs	r2, r1
 801168e:	d006      	beq.n	801169e <__ieee754_sqrt+0x112>
 8011690:	1c5c      	adds	r4, r3, #1
 8011692:	bf13      	iteet	ne
 8011694:	3301      	addne	r3, #1
 8011696:	3501      	addeq	r5, #1
 8011698:	4663      	moveq	r3, ip
 801169a:	f023 0301 	bicne.w	r3, r3, #1
 801169e:	106a      	asrs	r2, r5, #1
 80116a0:	085b      	lsrs	r3, r3, #1
 80116a2:	07e9      	lsls	r1, r5, #31
 80116a4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80116a8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80116ac:	bf48      	it	mi
 80116ae:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80116b2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80116b6:	461c      	mov	r4, r3
 80116b8:	e780      	b.n	80115bc <__ieee754_sqrt+0x30>
 80116ba:	0aca      	lsrs	r2, r1, #11
 80116bc:	3815      	subs	r0, #21
 80116be:	0549      	lsls	r1, r1, #21
 80116c0:	2a00      	cmp	r2, #0
 80116c2:	d0fa      	beq.n	80116ba <__ieee754_sqrt+0x12e>
 80116c4:	02d6      	lsls	r6, r2, #11
 80116c6:	d50a      	bpl.n	80116de <__ieee754_sqrt+0x152>
 80116c8:	f1c3 0420 	rsb	r4, r3, #32
 80116cc:	fa21 f404 	lsr.w	r4, r1, r4
 80116d0:	1e5d      	subs	r5, r3, #1
 80116d2:	4099      	lsls	r1, r3
 80116d4:	4322      	orrs	r2, r4
 80116d6:	1b43      	subs	r3, r0, r5
 80116d8:	e78b      	b.n	80115f2 <__ieee754_sqrt+0x66>
 80116da:	4618      	mov	r0, r3
 80116dc:	e7f0      	b.n	80116c0 <__ieee754_sqrt+0x134>
 80116de:	0052      	lsls	r2, r2, #1
 80116e0:	3301      	adds	r3, #1
 80116e2:	e7ef      	b.n	80116c4 <__ieee754_sqrt+0x138>
 80116e4:	46a0      	mov	r8, r4
 80116e6:	e7bf      	b.n	8011668 <__ieee754_sqrt+0xdc>
 80116e8:	7ff00000 	.word	0x7ff00000

080116ec <fabs>:
 80116ec:	ec51 0b10 	vmov	r0, r1, d0
 80116f0:	ee10 2a10 	vmov	r2, s0
 80116f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80116f8:	ec43 2b10 	vmov	d0, r2, r3
 80116fc:	4770      	bx	lr

080116fe <finite>:
 80116fe:	ee10 3a90 	vmov	r3, s1
 8011702:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8011706:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801170a:	0fc0      	lsrs	r0, r0, #31
 801170c:	4770      	bx	lr

0801170e <matherr>:
 801170e:	2000      	movs	r0, #0
 8011710:	4770      	bx	lr
 8011712:	0000      	movs	r0, r0
 8011714:	0000      	movs	r0, r0
	...

08011718 <nan>:
 8011718:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011720 <nan+0x8>
 801171c:	4770      	bx	lr
 801171e:	bf00      	nop
 8011720:	00000000 	.word	0x00000000
 8011724:	7ff80000 	.word	0x7ff80000

08011728 <rint>:
 8011728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801172a:	ec51 0b10 	vmov	r0, r1, d0
 801172e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011732:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8011736:	2e13      	cmp	r6, #19
 8011738:	460b      	mov	r3, r1
 801173a:	ee10 4a10 	vmov	r4, s0
 801173e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8011742:	dc56      	bgt.n	80117f2 <rint+0xca>
 8011744:	2e00      	cmp	r6, #0
 8011746:	da2b      	bge.n	80117a0 <rint+0x78>
 8011748:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801174c:	4302      	orrs	r2, r0
 801174e:	d023      	beq.n	8011798 <rint+0x70>
 8011750:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8011754:	4302      	orrs	r2, r0
 8011756:	4254      	negs	r4, r2
 8011758:	4314      	orrs	r4, r2
 801175a:	0c4b      	lsrs	r3, r1, #17
 801175c:	0b24      	lsrs	r4, r4, #12
 801175e:	045b      	lsls	r3, r3, #17
 8011760:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8011764:	ea44 0103 	orr.w	r1, r4, r3
 8011768:	460b      	mov	r3, r1
 801176a:	492f      	ldr	r1, [pc, #188]	; (8011828 <rint+0x100>)
 801176c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8011770:	e9d1 6700 	ldrd	r6, r7, [r1]
 8011774:	4602      	mov	r2, r0
 8011776:	4639      	mov	r1, r7
 8011778:	4630      	mov	r0, r6
 801177a:	f7ee fd8f 	bl	800029c <__adddf3>
 801177e:	e9cd 0100 	strd	r0, r1, [sp]
 8011782:	463b      	mov	r3, r7
 8011784:	4632      	mov	r2, r6
 8011786:	e9dd 0100 	ldrd	r0, r1, [sp]
 801178a:	f7ee fd85 	bl	8000298 <__aeabi_dsub>
 801178e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011792:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8011796:	4639      	mov	r1, r7
 8011798:	ec41 0b10 	vmov	d0, r0, r1
 801179c:	b003      	add	sp, #12
 801179e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117a0:	4a22      	ldr	r2, [pc, #136]	; (801182c <rint+0x104>)
 80117a2:	4132      	asrs	r2, r6
 80117a4:	ea01 0702 	and.w	r7, r1, r2
 80117a8:	4307      	orrs	r7, r0
 80117aa:	d0f5      	beq.n	8011798 <rint+0x70>
 80117ac:	0852      	lsrs	r2, r2, #1
 80117ae:	4011      	ands	r1, r2
 80117b0:	430c      	orrs	r4, r1
 80117b2:	d00b      	beq.n	80117cc <rint+0xa4>
 80117b4:	ea23 0202 	bic.w	r2, r3, r2
 80117b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80117bc:	2e13      	cmp	r6, #19
 80117be:	fa43 f306 	asr.w	r3, r3, r6
 80117c2:	bf0c      	ite	eq
 80117c4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80117c8:	2400      	movne	r4, #0
 80117ca:	4313      	orrs	r3, r2
 80117cc:	4916      	ldr	r1, [pc, #88]	; (8011828 <rint+0x100>)
 80117ce:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80117d2:	4622      	mov	r2, r4
 80117d4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80117d8:	4620      	mov	r0, r4
 80117da:	4629      	mov	r1, r5
 80117dc:	f7ee fd5e 	bl	800029c <__adddf3>
 80117e0:	e9cd 0100 	strd	r0, r1, [sp]
 80117e4:	4622      	mov	r2, r4
 80117e6:	462b      	mov	r3, r5
 80117e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80117ec:	f7ee fd54 	bl	8000298 <__aeabi_dsub>
 80117f0:	e7d2      	b.n	8011798 <rint+0x70>
 80117f2:	2e33      	cmp	r6, #51	; 0x33
 80117f4:	dd07      	ble.n	8011806 <rint+0xde>
 80117f6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80117fa:	d1cd      	bne.n	8011798 <rint+0x70>
 80117fc:	ee10 2a10 	vmov	r2, s0
 8011800:	f7ee fd4c 	bl	800029c <__adddf3>
 8011804:	e7c8      	b.n	8011798 <rint+0x70>
 8011806:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801180a:	f04f 32ff 	mov.w	r2, #4294967295
 801180e:	40f2      	lsrs	r2, r6
 8011810:	4210      	tst	r0, r2
 8011812:	d0c1      	beq.n	8011798 <rint+0x70>
 8011814:	0852      	lsrs	r2, r2, #1
 8011816:	4210      	tst	r0, r2
 8011818:	bf1f      	itttt	ne
 801181a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801181e:	ea20 0202 	bicne.w	r2, r0, r2
 8011822:	4134      	asrne	r4, r6
 8011824:	4314      	orrne	r4, r2
 8011826:	e7d1      	b.n	80117cc <rint+0xa4>
 8011828:	080124f0 	.word	0x080124f0
 801182c:	000fffff 	.word	0x000fffff

08011830 <scalbn>:
 8011830:	b570      	push	{r4, r5, r6, lr}
 8011832:	ec55 4b10 	vmov	r4, r5, d0
 8011836:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801183a:	4606      	mov	r6, r0
 801183c:	462b      	mov	r3, r5
 801183e:	b9aa      	cbnz	r2, 801186c <scalbn+0x3c>
 8011840:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011844:	4323      	orrs	r3, r4
 8011846:	d03b      	beq.n	80118c0 <scalbn+0x90>
 8011848:	4b31      	ldr	r3, [pc, #196]	; (8011910 <scalbn+0xe0>)
 801184a:	4629      	mov	r1, r5
 801184c:	2200      	movs	r2, #0
 801184e:	ee10 0a10 	vmov	r0, s0
 8011852:	f7ee fed9 	bl	8000608 <__aeabi_dmul>
 8011856:	4b2f      	ldr	r3, [pc, #188]	; (8011914 <scalbn+0xe4>)
 8011858:	429e      	cmp	r6, r3
 801185a:	4604      	mov	r4, r0
 801185c:	460d      	mov	r5, r1
 801185e:	da12      	bge.n	8011886 <scalbn+0x56>
 8011860:	a327      	add	r3, pc, #156	; (adr r3, 8011900 <scalbn+0xd0>)
 8011862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011866:	f7ee fecf 	bl	8000608 <__aeabi_dmul>
 801186a:	e009      	b.n	8011880 <scalbn+0x50>
 801186c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011870:	428a      	cmp	r2, r1
 8011872:	d10c      	bne.n	801188e <scalbn+0x5e>
 8011874:	ee10 2a10 	vmov	r2, s0
 8011878:	4620      	mov	r0, r4
 801187a:	4629      	mov	r1, r5
 801187c:	f7ee fd0e 	bl	800029c <__adddf3>
 8011880:	4604      	mov	r4, r0
 8011882:	460d      	mov	r5, r1
 8011884:	e01c      	b.n	80118c0 <scalbn+0x90>
 8011886:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801188a:	460b      	mov	r3, r1
 801188c:	3a36      	subs	r2, #54	; 0x36
 801188e:	4432      	add	r2, r6
 8011890:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011894:	428a      	cmp	r2, r1
 8011896:	dd0b      	ble.n	80118b0 <scalbn+0x80>
 8011898:	ec45 4b11 	vmov	d1, r4, r5
 801189c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8011908 <scalbn+0xd8>
 80118a0:	f000 f83c 	bl	801191c <copysign>
 80118a4:	a318      	add	r3, pc, #96	; (adr r3, 8011908 <scalbn+0xd8>)
 80118a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118aa:	ec51 0b10 	vmov	r0, r1, d0
 80118ae:	e7da      	b.n	8011866 <scalbn+0x36>
 80118b0:	2a00      	cmp	r2, #0
 80118b2:	dd08      	ble.n	80118c6 <scalbn+0x96>
 80118b4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80118b8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80118bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80118c0:	ec45 4b10 	vmov	d0, r4, r5
 80118c4:	bd70      	pop	{r4, r5, r6, pc}
 80118c6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80118ca:	da0d      	bge.n	80118e8 <scalbn+0xb8>
 80118cc:	f24c 3350 	movw	r3, #50000	; 0xc350
 80118d0:	429e      	cmp	r6, r3
 80118d2:	ec45 4b11 	vmov	d1, r4, r5
 80118d6:	dce1      	bgt.n	801189c <scalbn+0x6c>
 80118d8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8011900 <scalbn+0xd0>
 80118dc:	f000 f81e 	bl	801191c <copysign>
 80118e0:	a307      	add	r3, pc, #28	; (adr r3, 8011900 <scalbn+0xd0>)
 80118e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118e6:	e7e0      	b.n	80118aa <scalbn+0x7a>
 80118e8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80118ec:	3236      	adds	r2, #54	; 0x36
 80118ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80118f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80118f6:	4620      	mov	r0, r4
 80118f8:	4629      	mov	r1, r5
 80118fa:	2200      	movs	r2, #0
 80118fc:	4b06      	ldr	r3, [pc, #24]	; (8011918 <scalbn+0xe8>)
 80118fe:	e7b2      	b.n	8011866 <scalbn+0x36>
 8011900:	c2f8f359 	.word	0xc2f8f359
 8011904:	01a56e1f 	.word	0x01a56e1f
 8011908:	8800759c 	.word	0x8800759c
 801190c:	7e37e43c 	.word	0x7e37e43c
 8011910:	43500000 	.word	0x43500000
 8011914:	ffff3cb0 	.word	0xffff3cb0
 8011918:	3c900000 	.word	0x3c900000

0801191c <copysign>:
 801191c:	ec51 0b10 	vmov	r0, r1, d0
 8011920:	ee11 0a90 	vmov	r0, s3
 8011924:	ee10 2a10 	vmov	r2, s0
 8011928:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801192c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8011930:	ea41 0300 	orr.w	r3, r1, r0
 8011934:	ec43 2b10 	vmov	d0, r2, r3
 8011938:	4770      	bx	lr
	...

0801193c <_init>:
 801193c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801193e:	bf00      	nop
 8011940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011942:	bc08      	pop	{r3}
 8011944:	469e      	mov	lr, r3
 8011946:	4770      	bx	lr

08011948 <_fini>:
 8011948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801194a:	bf00      	nop
 801194c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801194e:	bc08      	pop	{r3}
 8011950:	469e      	mov	lr, r3
 8011952:	4770      	bx	lr
