--------------------------------------------------------------------------------
--  File:       panda_{{block.name|lower}}_ctrl.vhd
--  Desc:       Position compare output pulse generator
--
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.type_defines.all;
use work.addr_defines.all;
use work.top_defines.all;
entity panda_{{block.name|lower}}_ctrl is
port (
    -- Clock and Reset
    clk_i               : in  std_logic;
    reset_i             : in  std_logic;
    -- Block Parameters
{%  for registername, register in block.registers.iteritems() %}
{%      if register[1].cls in ['param', 'write', 'table'] %}
    {{registername}}       : out std_logic_vector(31 downto 0);
    {{registername}}_WSTB  : out std_logic;
{%      elif register[1].cls in ['time'] %}
    {{registername}}       : out std_logic_vector(63 downto 0);
    {{registername}}_WSTB  : out std_logic;
{%      elif register[1].cls in ['read'] %}
    {{registername}}       : in  std_logic_vector(31 downto 0);
{%      endif %}
{%  endfor %}

    -- Memory Bus Interface
    mem_cs_i            : in  std_logic;
    mem_wstb_i          : in  std_logic;
    mem_addr_i          : in  std_logic_vector(BLK_AW-1 downto 0);
    mem_dat_i           : in  std_logic_vector(31 downto 0);
    mem_dat_o           : out std_logic_vector(31 downto 0)
);
end panda_{{block.name|lower}}_ctrl;
architecture rtl of panda_{{block.name|lower}}_ctrl is

signal mem_addr : natural range 0 to (2**mem_addr_i'length - 1);

begin

mem_addr <= to_integer(unsigned(mem_addr_i));

--
-- Control System Interface
--
REG_WRITE : process(clk_i)
begin
    if rising_edge(clk_i) then
        if (reset_i = '1') then
{%  for registername, register in block.registers.iteritems() %}
{%      if register[1].cls in ['param', 'write', 'table'] %}
            {{registername}} <= (others => '0');
            {{registername}}_WSTB <= '0';
{%      elif register[1].cls in ['time'] %}
            {{registername}} <= (others => '0');
            {{registername}}_WSTB <= '0';
{%      endif %}
{%  endfor %}
        else
{%  for registername, register in block.registers.iteritems() %}
{%      if register[1].cls in ['param', 'write', 'time', 'table'] %}
            {{registername}}_WSTB <= '0';
{%      endif %}
{%  endfor %}

            if (mem_cs_i = '1' and mem_wstb_i = '1') then
                -- Input Select Control Registers
{%  for registername, register in block.registers.iteritems() %}
{%      if register[1].cls in ['param', 'write', 'table'] %}
                if (mem_addr = {{block.name}}_{{registername}}) then
                    {{registername}} <= mem_dat_i;
                    {{registername}}_WSTB <= '1';
                end if;
{%      elif register[1].cls in ['time'] %}
                if (mem_addr = {{block.name}}_{{registername}}_L) then
                    {{registername}}(31 downto 0)<= mem_dat_i;
                end if;
                if (mem_addr = {{block.name}}_{{registername}}_H) then
                    {{registername}}(63 downto 32)<= mem_dat_i;
                    {{registername}}_WSTB <= '1';
                end if;
{%      endif %}
{%  endfor %}

            end if;
        end if;
    end if;
end process;

--
-- Status Register Read
--
REG_READ : process(clk_i)
begin
    if rising_edge(clk_i) then
        if (reset_i = '1') then
            mem_dat_o <= (others => '0');
        else
            case (mem_addr) is
{%  for fieldname, field in block.fields.iteritems() %}
{%      if field.cls in ['read'] %}
                when {{block.name}}_{{fieldname}} =>
                    mem_dat_o <= {{fieldname}};
{%      endif %}
{%  endfor %}
                when others =>
                    mem_dat_o <= (others => '0');
            end case;
        end if;
    end if;
end process;

end rtl;
