#ifndef _ALTERA_IPSYNC_TO_ORCA_DELAY_H_
#define _ALTERA_IPSYNC_TO_ORCA_DELAY_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file './soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'ipsync_to_orca_delay' and devices
 * connected to the following master:
 *   m0
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'orca_reset_pio', class 'altera_avalon_pio'
 * The macros are prefixed with 'ORCA_RESET_PIO_'.
 * The prefix is the slave descriptor.
 */
#define ORCA_RESET_PIO_COMPONENT_TYPE altera_avalon_pio
#define ORCA_RESET_PIO_COMPONENT_NAME orca_reset_pio
#define ORCA_RESET_PIO_BASE 0x0
#define ORCA_RESET_PIO_SPAN 16
#define ORCA_RESET_PIO_END 0xf
#define ORCA_RESET_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define ORCA_RESET_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ORCA_RESET_PIO_CAPTURE 0
#define ORCA_RESET_PIO_DATA_WIDTH 32
#define ORCA_RESET_PIO_DO_TEST_BENCH_WIRING 0
#define ORCA_RESET_PIO_DRIVEN_SIM_VALUE 0
#define ORCA_RESET_PIO_EDGE_TYPE NONE
#define ORCA_RESET_PIO_FREQ 100000000
#define ORCA_RESET_PIO_HAS_IN 0
#define ORCA_RESET_PIO_HAS_OUT 1
#define ORCA_RESET_PIO_HAS_TRI 0
#define ORCA_RESET_PIO_IRQ_TYPE NONE
#define ORCA_RESET_PIO_RESET_VALUE 0


#endif /* _ALTERA_IPSYNC_TO_ORCA_DELAY_H_ */
