FIRRTL version 1.2.0
circuit Hello :
  module Hello : @[src/main/scala/Hello.scala 3:7]
    input clock : Clock @[src/main/scala/Hello.scala 3:7]
    input reset : UInt<1> @[src/main/scala/Hello.scala 3:7]
    input io_in_0 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    input io_in_1 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    input io_in_2 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    input io_in_3 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    input io_in_4 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    output io_out_0 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    output io_out_1 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    output io_out_2 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    output io_out_3 : UInt<35> @[src/main/scala/Hello.scala 4:14]
    output io_out_4 : UInt<35> @[src/main/scala/Hello.scala 4:14]

    reg linkStageReg_0 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_0) @[src/main/scala/Hello.scala 16:29]
    reg linkStageReg_1 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_1) @[src/main/scala/Hello.scala 16:29]
    reg linkStageReg_2 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_2) @[src/main/scala/Hello.scala 16:29]
    reg linkStageReg_3 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_3) @[src/main/scala/Hello.scala 16:29]
    reg linkStageReg_4 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_4) @[src/main/scala/Hello.scala 16:29]
    reg HPUStageReg_REG : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_REG) @[src/main/scala/Hello.scala 17:52]
    reg HPUStageReg_REG_1 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_REG_1) @[src/main/scala/Hello.scala 17:52]
    reg HPUStageReg_REG_2 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_REG_2) @[src/main/scala/Hello.scala 17:52]
    reg HPUStageReg_REG_3 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_REG_3) @[src/main/scala/Hello.scala 17:52]
    reg HPUStageReg_REG_4 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_REG_4) @[src/main/scala/Hello.scala 17:52]
    reg crossbarStageReg_REG : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_REG) @[src/main/scala/Hello.scala 18:53]
    reg crossbarStageReg_REG_1 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_REG_1) @[src/main/scala/Hello.scala 18:53]
    reg crossbarStageReg_REG_2 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_REG_2) @[src/main/scala/Hello.scala 18:53]
    reg crossbarStageReg_REG_3 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_REG_3) @[src/main/scala/Hello.scala 18:53]
    reg crossbarStageReg_REG_4 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_REG_4) @[src/main/scala/Hello.scala 18:53]
    reg ongoing_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_REG) @[src/main/scala/Hello.scala 19:50]
    reg ongoing_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_REG_1) @[src/main/scala/Hello.scala 19:50]
    reg ongoing_REG_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_REG_2) @[src/main/scala/Hello.scala 19:50]
    reg ongoing_REG_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_REG_3) @[src/main/scala/Hello.scala 19:50]
    reg ongoing_REG_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_REG_4) @[src/main/scala/Hello.scala 19:50]
    reg direction_REG : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_REG) @[src/main/scala/Hello.scala 20:49]
    reg direction_REG_1 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_REG_1) @[src/main/scala/Hello.scala 20:49]
    reg direction_REG_2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_REG_2) @[src/main/scala/Hello.scala 20:49]
    reg direction_REG_3 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_REG_3) @[src/main/scala/Hello.scala 20:49]
    reg direction_REG_4 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_REG_4) @[src/main/scala/Hello.scala 20:49]
    node _valid_T = bits(linkStageReg_0, 34, 34) @[src/main/scala/Hello.scala 30:30]
    node _header_T = bits(linkStageReg_0, 33, 33) @[src/main/scala/Hello.scala 31:30]
    node _end_T = bits(linkStageReg_0, 32, 32) @[src/main/scala/Hello.scala 32:30]
    node _data_T = bits(linkStageReg_0, 31, 0) @[src/main/scala/Hello.scala 33:30]
    node _headerData_T = bits(linkStageReg_0, 31, 0) @[src/main/scala/Hello.scala 34:34]
    node _headerData_T_1 = shl(_headerData_T, 2) @[src/main/scala/Hello.scala 34:41]
    node header = _header_T @[src/main/scala/Hello.scala 25:22 31:12]
    node valid = _valid_T @[src/main/scala/Hello.scala 24:22 30:12]
    node _T = and(header, valid) @[src/main/scala/Hello.scala 35:17]
    node headerData = _headerData_T_1 @[src/main/scala/Hello.scala 28:26 34:16]
    node _data_T_1 = bits(headerData, 31, 0) @[src/main/scala/Hello.scala 38:25]
    node _GEN_2 = mux(_T, _data_T_1, _data_T) @[src/main/scala/Hello.scala 33:12 35:27 38:12]
    node data = _GEN_2 @[src/main/scala/Hello.scala 27:22]
    node _direction_0_T = bits(data, 31, 30) @[src/main/scala/Hello.scala 37:27]
    node _GEN_0 = mux(_T, UInt<1>("h1"), ongoing_REG) @[src/main/scala/Hello.scala 35:27 36:18 19:30]
    node _GEN_1 = mux(_T, _direction_0_T, direction_REG) @[src/main/scala/Hello.scala 35:27 37:20 20:29]
    node end = _end_T @[src/main/scala/Hello.scala 26:22 32:12]
    node _T_1 = and(end, valid) @[src/main/scala/Hello.scala 40:14]
    node _GEN_3 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[src/main/scala/Hello.scala 40:24 41:18]
    node HPUStageReg_0_lo = cat(end, data) @[src/main/scala/Hello.scala 44:26]
    node HPUStageReg_0_hi = cat(valid, header) @[src/main/scala/Hello.scala 44:26]
    node _HPUStageReg_0_T = cat(HPUStageReg_0_hi, HPUStageReg_0_lo) @[src/main/scala/Hello.scala 44:26]
    node ongoing_0 = _GEN_3 @[src/main/scala/Hello.scala 19:30]
    node _crossbarStageReg_T = eq(ongoing_0, UInt<1>("h1")) @[src/main/scala/Hello.scala 46:54]
    node HPUStageReg_0 = _HPUStageReg_0_T @[src/main/scala/Hello.scala 17:32 44:20]
    node _crossbarStageReg_T_1 = mux(_crossbarStageReg_T, HPUStageReg_0, UInt<1>("h0")) @[src/main/scala/Hello.scala 46:42]
    node direction_0 = _GEN_1 @[src/main/scala/Hello.scala 20:29]
    node _crossbarStageReg_direction_0 = _crossbarStageReg_T_1 @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_4 = mux(eq(UInt<1>("h0"), direction_0), _crossbarStageReg_direction_0, crossbarStageReg_REG) @[src/main/scala/Hello.scala 18:33 46:{36,36}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), direction_0), _crossbarStageReg_direction_0, crossbarStageReg_REG_1) @[src/main/scala/Hello.scala 18:33 46:{36,36}]
    node _GEN_6 = mux(eq(UInt<2>("h2"), direction_0), _crossbarStageReg_direction_0, crossbarStageReg_REG_2) @[src/main/scala/Hello.scala 18:33 46:{36,36}]
    node _GEN_7 = mux(eq(UInt<2>("h3"), direction_0), _crossbarStageReg_direction_0, crossbarStageReg_REG_3) @[src/main/scala/Hello.scala 18:33 46:{36,36}]
    node _GEN_8 = mux(eq(UInt<3>("h4"), direction_0), _crossbarStageReg_direction_0, crossbarStageReg_REG_4) @[src/main/scala/Hello.scala 18:33 46:{36,36}]
    node _T_2 = eq(direction_0, UInt<1>("h0")) @[src/main/scala/Hello.scala 47:23]
    node _GEN_9 = mux(_T_2, HPUStageReg_0, _GEN_8) @[src/main/scala/Hello.scala 47:31 48:27]
    node _valid_T_1 = bits(linkStageReg_1, 34, 34) @[src/main/scala/Hello.scala 30:30]
    node _header_T_1 = bits(linkStageReg_1, 33, 33) @[src/main/scala/Hello.scala 31:30]
    node _end_T_1 = bits(linkStageReg_1, 32, 32) @[src/main/scala/Hello.scala 32:30]
    node _data_T_2 = bits(linkStageReg_1, 31, 0) @[src/main/scala/Hello.scala 33:30]
    node _headerData_T_2 = bits(linkStageReg_1, 31, 0) @[src/main/scala/Hello.scala 34:34]
    node _headerData_T_3 = shl(_headerData_T_2, 2) @[src/main/scala/Hello.scala 34:41]
    node header_1 = _header_T_1 @[src/main/scala/Hello.scala 25:22 31:12]
    node valid_1 = _valid_T_1 @[src/main/scala/Hello.scala 24:22 30:12]
    node _T_3 = and(header_1, valid_1) @[src/main/scala/Hello.scala 35:17]
    node headerData_1 = _headerData_T_3 @[src/main/scala/Hello.scala 28:26 34:16]
    node _data_T_3 = bits(headerData_1, 31, 0) @[src/main/scala/Hello.scala 38:25]
    node _GEN_12 = mux(_T_3, _data_T_3, _data_T_2) @[src/main/scala/Hello.scala 33:12 35:27 38:12]
    node data_1 = _GEN_12 @[src/main/scala/Hello.scala 27:22]
    node _direction_1_T = bits(data_1, 31, 30) @[src/main/scala/Hello.scala 37:27]
    node _GEN_10 = mux(_T_3, UInt<1>("h1"), ongoing_REG_1) @[src/main/scala/Hello.scala 35:27 36:18 19:30]
    node _GEN_11 = mux(_T_3, _direction_1_T, direction_REG_1) @[src/main/scala/Hello.scala 35:27 37:20 20:29]
    node end_1 = _end_T_1 @[src/main/scala/Hello.scala 26:22 32:12]
    node _T_4 = and(end_1, valid_1) @[src/main/scala/Hello.scala 40:14]
    node _GEN_13 = mux(_T_4, UInt<1>("h0"), _GEN_10) @[src/main/scala/Hello.scala 40:24 41:18]
    node HPUStageReg_1_lo = cat(end_1, data_1) @[src/main/scala/Hello.scala 44:26]
    node HPUStageReg_1_hi = cat(valid_1, header_1) @[src/main/scala/Hello.scala 44:26]
    node _HPUStageReg_1_T = cat(HPUStageReg_1_hi, HPUStageReg_1_lo) @[src/main/scala/Hello.scala 44:26]
    node ongoing_1 = _GEN_13 @[src/main/scala/Hello.scala 19:30]
    node _crossbarStageReg_T_2 = eq(ongoing_1, UInt<1>("h1")) @[src/main/scala/Hello.scala 46:54]
    node HPUStageReg_1 = _HPUStageReg_1_T @[src/main/scala/Hello.scala 17:32 44:20]
    node _crossbarStageReg_T_3 = mux(_crossbarStageReg_T_2, HPUStageReg_1, UInt<1>("h0")) @[src/main/scala/Hello.scala 46:42]
    node direction_1 = _GEN_11 @[src/main/scala/Hello.scala 20:29]
    node _crossbarStageReg_direction_1 = _crossbarStageReg_T_3 @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_14 = mux(eq(UInt<1>("h0"), direction_1), _crossbarStageReg_direction_1, _GEN_4) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_15 = mux(eq(UInt<1>("h1"), direction_1), _crossbarStageReg_direction_1, _GEN_5) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_16 = mux(eq(UInt<2>("h2"), direction_1), _crossbarStageReg_direction_1, _GEN_6) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_17 = mux(eq(UInt<2>("h3"), direction_1), _crossbarStageReg_direction_1, _GEN_7) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_18 = mux(eq(UInt<3>("h4"), direction_1), _crossbarStageReg_direction_1, _GEN_9) @[src/main/scala/Hello.scala 46:{36,36}]
    node _T_5 = eq(direction_1, UInt<1>("h1")) @[src/main/scala/Hello.scala 47:23]
    node _GEN_19 = mux(_T_5, HPUStageReg_1, _GEN_18) @[src/main/scala/Hello.scala 47:31 48:27]
    node _valid_T_2 = bits(linkStageReg_2, 34, 34) @[src/main/scala/Hello.scala 30:30]
    node _header_T_2 = bits(linkStageReg_2, 33, 33) @[src/main/scala/Hello.scala 31:30]
    node _end_T_2 = bits(linkStageReg_2, 32, 32) @[src/main/scala/Hello.scala 32:30]
    node _data_T_4 = bits(linkStageReg_2, 31, 0) @[src/main/scala/Hello.scala 33:30]
    node _headerData_T_4 = bits(linkStageReg_2, 31, 0) @[src/main/scala/Hello.scala 34:34]
    node _headerData_T_5 = shl(_headerData_T_4, 2) @[src/main/scala/Hello.scala 34:41]
    node header_2 = _header_T_2 @[src/main/scala/Hello.scala 25:22 31:12]
    node valid_2 = _valid_T_2 @[src/main/scala/Hello.scala 24:22 30:12]
    node _T_6 = and(header_2, valid_2) @[src/main/scala/Hello.scala 35:17]
    node headerData_2 = _headerData_T_5 @[src/main/scala/Hello.scala 28:26 34:16]
    node _data_T_5 = bits(headerData_2, 31, 0) @[src/main/scala/Hello.scala 38:25]
    node _GEN_22 = mux(_T_6, _data_T_5, _data_T_4) @[src/main/scala/Hello.scala 33:12 35:27 38:12]
    node data_2 = _GEN_22 @[src/main/scala/Hello.scala 27:22]
    node _direction_2_T = bits(data_2, 31, 30) @[src/main/scala/Hello.scala 37:27]
    node _GEN_20 = mux(_T_6, UInt<1>("h1"), ongoing_REG_2) @[src/main/scala/Hello.scala 35:27 36:18 19:30]
    node _GEN_21 = mux(_T_6, _direction_2_T, direction_REG_2) @[src/main/scala/Hello.scala 35:27 37:20 20:29]
    node end_2 = _end_T_2 @[src/main/scala/Hello.scala 26:22 32:12]
    node _T_7 = and(end_2, valid_2) @[src/main/scala/Hello.scala 40:14]
    node _GEN_23 = mux(_T_7, UInt<1>("h0"), _GEN_20) @[src/main/scala/Hello.scala 40:24 41:18]
    node HPUStageReg_2_lo = cat(end_2, data_2) @[src/main/scala/Hello.scala 44:26]
    node HPUStageReg_2_hi = cat(valid_2, header_2) @[src/main/scala/Hello.scala 44:26]
    node _HPUStageReg_2_T = cat(HPUStageReg_2_hi, HPUStageReg_2_lo) @[src/main/scala/Hello.scala 44:26]
    node ongoing_2 = _GEN_23 @[src/main/scala/Hello.scala 19:30]
    node _crossbarStageReg_T_4 = eq(ongoing_2, UInt<1>("h1")) @[src/main/scala/Hello.scala 46:54]
    node HPUStageReg_2 = _HPUStageReg_2_T @[src/main/scala/Hello.scala 17:32 44:20]
    node _crossbarStageReg_T_5 = mux(_crossbarStageReg_T_4, HPUStageReg_2, UInt<1>("h0")) @[src/main/scala/Hello.scala 46:42]
    node direction_2 = _GEN_21 @[src/main/scala/Hello.scala 20:29]
    node _crossbarStageReg_direction_2 = _crossbarStageReg_T_5 @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_24 = mux(eq(UInt<1>("h0"), direction_2), _crossbarStageReg_direction_2, _GEN_14) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_25 = mux(eq(UInt<1>("h1"), direction_2), _crossbarStageReg_direction_2, _GEN_15) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_26 = mux(eq(UInt<2>("h2"), direction_2), _crossbarStageReg_direction_2, _GEN_16) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_27 = mux(eq(UInt<2>("h3"), direction_2), _crossbarStageReg_direction_2, _GEN_17) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_28 = mux(eq(UInt<3>("h4"), direction_2), _crossbarStageReg_direction_2, _GEN_19) @[src/main/scala/Hello.scala 46:{36,36}]
    node _T_8 = eq(direction_2, UInt<2>("h2")) @[src/main/scala/Hello.scala 47:23]
    node _GEN_29 = mux(_T_8, HPUStageReg_2, _GEN_28) @[src/main/scala/Hello.scala 47:31 48:27]
    node _valid_T_3 = bits(linkStageReg_3, 34, 34) @[src/main/scala/Hello.scala 30:30]
    node _header_T_3 = bits(linkStageReg_3, 33, 33) @[src/main/scala/Hello.scala 31:30]
    node _end_T_3 = bits(linkStageReg_3, 32, 32) @[src/main/scala/Hello.scala 32:30]
    node _data_T_6 = bits(linkStageReg_3, 31, 0) @[src/main/scala/Hello.scala 33:30]
    node _headerData_T_6 = bits(linkStageReg_3, 31, 0) @[src/main/scala/Hello.scala 34:34]
    node _headerData_T_7 = shl(_headerData_T_6, 2) @[src/main/scala/Hello.scala 34:41]
    node header_3 = _header_T_3 @[src/main/scala/Hello.scala 25:22 31:12]
    node valid_3 = _valid_T_3 @[src/main/scala/Hello.scala 24:22 30:12]
    node _T_9 = and(header_3, valid_3) @[src/main/scala/Hello.scala 35:17]
    node headerData_3 = _headerData_T_7 @[src/main/scala/Hello.scala 28:26 34:16]
    node _data_T_7 = bits(headerData_3, 31, 0) @[src/main/scala/Hello.scala 38:25]
    node _GEN_32 = mux(_T_9, _data_T_7, _data_T_6) @[src/main/scala/Hello.scala 33:12 35:27 38:12]
    node data_3 = _GEN_32 @[src/main/scala/Hello.scala 27:22]
    node _direction_3_T = bits(data_3, 31, 30) @[src/main/scala/Hello.scala 37:27]
    node _GEN_30 = mux(_T_9, UInt<1>("h1"), ongoing_REG_3) @[src/main/scala/Hello.scala 35:27 36:18 19:30]
    node _GEN_31 = mux(_T_9, _direction_3_T, direction_REG_3) @[src/main/scala/Hello.scala 35:27 37:20 20:29]
    node end_3 = _end_T_3 @[src/main/scala/Hello.scala 26:22 32:12]
    node _T_10 = and(end_3, valid_3) @[src/main/scala/Hello.scala 40:14]
    node _GEN_33 = mux(_T_10, UInt<1>("h0"), _GEN_30) @[src/main/scala/Hello.scala 40:24 41:18]
    node HPUStageReg_3_lo = cat(end_3, data_3) @[src/main/scala/Hello.scala 44:26]
    node HPUStageReg_3_hi = cat(valid_3, header_3) @[src/main/scala/Hello.scala 44:26]
    node _HPUStageReg_3_T = cat(HPUStageReg_3_hi, HPUStageReg_3_lo) @[src/main/scala/Hello.scala 44:26]
    node ongoing_3 = _GEN_33 @[src/main/scala/Hello.scala 19:30]
    node _crossbarStageReg_T_6 = eq(ongoing_3, UInt<1>("h1")) @[src/main/scala/Hello.scala 46:54]
    node HPUStageReg_3 = _HPUStageReg_3_T @[src/main/scala/Hello.scala 17:32 44:20]
    node _crossbarStageReg_T_7 = mux(_crossbarStageReg_T_6, HPUStageReg_3, UInt<1>("h0")) @[src/main/scala/Hello.scala 46:42]
    node direction_3 = _GEN_31 @[src/main/scala/Hello.scala 20:29]
    node _crossbarStageReg_direction_3 = _crossbarStageReg_T_7 @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_34 = mux(eq(UInt<1>("h0"), direction_3), _crossbarStageReg_direction_3, _GEN_24) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_35 = mux(eq(UInt<1>("h1"), direction_3), _crossbarStageReg_direction_3, _GEN_25) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_36 = mux(eq(UInt<2>("h2"), direction_3), _crossbarStageReg_direction_3, _GEN_26) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_37 = mux(eq(UInt<2>("h3"), direction_3), _crossbarStageReg_direction_3, _GEN_27) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_38 = mux(eq(UInt<3>("h4"), direction_3), _crossbarStageReg_direction_3, _GEN_29) @[src/main/scala/Hello.scala 46:{36,36}]
    node _T_11 = eq(direction_3, UInt<2>("h3")) @[src/main/scala/Hello.scala 47:23]
    node _GEN_39 = mux(_T_11, HPUStageReg_3, _GEN_38) @[src/main/scala/Hello.scala 47:31 48:27]
    node _valid_T_4 = bits(linkStageReg_4, 34, 34) @[src/main/scala/Hello.scala 30:30]
    node _header_T_4 = bits(linkStageReg_4, 33, 33) @[src/main/scala/Hello.scala 31:30]
    node _end_T_4 = bits(linkStageReg_4, 32, 32) @[src/main/scala/Hello.scala 32:30]
    node _data_T_8 = bits(linkStageReg_4, 31, 0) @[src/main/scala/Hello.scala 33:30]
    node _headerData_T_8 = bits(linkStageReg_4, 31, 0) @[src/main/scala/Hello.scala 34:34]
    node _headerData_T_9 = shl(_headerData_T_8, 2) @[src/main/scala/Hello.scala 34:41]
    node header_4 = _header_T_4 @[src/main/scala/Hello.scala 25:22 31:12]
    node valid_4 = _valid_T_4 @[src/main/scala/Hello.scala 24:22 30:12]
    node _T_12 = and(header_4, valid_4) @[src/main/scala/Hello.scala 35:17]
    node headerData_4 = _headerData_T_9 @[src/main/scala/Hello.scala 28:26 34:16]
    node _data_T_9 = bits(headerData_4, 31, 0) @[src/main/scala/Hello.scala 38:25]
    node _GEN_42 = mux(_T_12, _data_T_9, _data_T_8) @[src/main/scala/Hello.scala 33:12 35:27 38:12]
    node data_4 = _GEN_42 @[src/main/scala/Hello.scala 27:22]
    node _direction_4_T = bits(data_4, 31, 30) @[src/main/scala/Hello.scala 37:27]
    node _GEN_40 = mux(_T_12, UInt<1>("h1"), ongoing_REG_4) @[src/main/scala/Hello.scala 35:27 36:18 19:30]
    node _GEN_41 = mux(_T_12, _direction_4_T, direction_REG_4) @[src/main/scala/Hello.scala 35:27 37:20 20:29]
    node end_4 = _end_T_4 @[src/main/scala/Hello.scala 26:22 32:12]
    node _T_13 = and(end_4, valid_4) @[src/main/scala/Hello.scala 40:14]
    node _GEN_43 = mux(_T_13, UInt<1>("h0"), _GEN_40) @[src/main/scala/Hello.scala 40:24 41:18]
    node HPUStageReg_4_lo = cat(end_4, data_4) @[src/main/scala/Hello.scala 44:26]
    node HPUStageReg_4_hi = cat(valid_4, header_4) @[src/main/scala/Hello.scala 44:26]
    node _HPUStageReg_4_T = cat(HPUStageReg_4_hi, HPUStageReg_4_lo) @[src/main/scala/Hello.scala 44:26]
    node ongoing_4 = _GEN_43 @[src/main/scala/Hello.scala 19:30]
    node _crossbarStageReg_T_8 = eq(ongoing_4, UInt<1>("h1")) @[src/main/scala/Hello.scala 46:54]
    node HPUStageReg_4 = _HPUStageReg_4_T @[src/main/scala/Hello.scala 17:32 44:20]
    node _crossbarStageReg_T_9 = mux(_crossbarStageReg_T_8, HPUStageReg_4, UInt<1>("h0")) @[src/main/scala/Hello.scala 46:42]
    node direction_4 = _GEN_41 @[src/main/scala/Hello.scala 20:29]
    node _crossbarStageReg_direction_4 = _crossbarStageReg_T_9 @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_44 = mux(eq(UInt<1>("h0"), direction_4), _crossbarStageReg_direction_4, _GEN_34) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_45 = mux(eq(UInt<1>("h1"), direction_4), _crossbarStageReg_direction_4, _GEN_35) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_46 = mux(eq(UInt<2>("h2"), direction_4), _crossbarStageReg_direction_4, _GEN_36) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_47 = mux(eq(UInt<2>("h3"), direction_4), _crossbarStageReg_direction_4, _GEN_37) @[src/main/scala/Hello.scala 46:{36,36}]
    node _GEN_48 = mux(eq(UInt<3>("h4"), direction_4), _crossbarStageReg_direction_4, _GEN_39) @[src/main/scala/Hello.scala 46:{36,36}]
    node _T_14 = eq(direction_4, UInt<3>("h4")) @[src/main/scala/Hello.scala 47:23]
    node _GEN_49 = mux(_T_14, HPUStageReg_4, _GEN_48) @[src/main/scala/Hello.scala 47:31 48:27]
    node crossbarStageReg_0 = _GEN_44 @[src/main/scala/Hello.scala 18:33]
    node crossbarStageReg_1 = _GEN_45 @[src/main/scala/Hello.scala 18:33]
    node crossbarStageReg_2 = _GEN_46 @[src/main/scala/Hello.scala 18:33]
    node crossbarStageReg_3 = _GEN_47 @[src/main/scala/Hello.scala 18:33]
    node crossbarStageReg_4 = _GEN_49 @[src/main/scala/Hello.scala 18:33]
    io_out_0 <= crossbarStageReg_0 @[src/main/scala/Hello.scala 53:10]
    io_out_1 <= crossbarStageReg_1 @[src/main/scala/Hello.scala 53:10]
    io_out_2 <= crossbarStageReg_2 @[src/main/scala/Hello.scala 53:10]
    io_out_3 <= crossbarStageReg_3 @[src/main/scala/Hello.scala 53:10]
    io_out_4 <= crossbarStageReg_4 @[src/main/scala/Hello.scala 53:10]
    linkStageReg_0 <= io_in_0 @[src/main/scala/Hello.scala 16:29]
    linkStageReg_1 <= io_in_1 @[src/main/scala/Hello.scala 16:29]
    linkStageReg_2 <= io_in_2 @[src/main/scala/Hello.scala 16:29]
    linkStageReg_3 <= io_in_3 @[src/main/scala/Hello.scala 16:29]
    linkStageReg_4 <= io_in_4 @[src/main/scala/Hello.scala 16:29]
    HPUStageReg_REG <= mux(reset, UInt<35>("h0"), HPUStageReg_REG) @[src/main/scala/Hello.scala 17:{52,52,52}]
    HPUStageReg_REG_1 <= mux(reset, UInt<35>("h0"), HPUStageReg_REG_1) @[src/main/scala/Hello.scala 17:{52,52,52}]
    HPUStageReg_REG_2 <= mux(reset, UInt<35>("h0"), HPUStageReg_REG_2) @[src/main/scala/Hello.scala 17:{52,52,52}]
    HPUStageReg_REG_3 <= mux(reset, UInt<35>("h0"), HPUStageReg_REG_3) @[src/main/scala/Hello.scala 17:{52,52,52}]
    HPUStageReg_REG_4 <= mux(reset, UInt<35>("h0"), HPUStageReg_REG_4) @[src/main/scala/Hello.scala 17:{52,52,52}]
    crossbarStageReg_REG <= mux(reset, UInt<35>("h0"), crossbarStageReg_REG) @[src/main/scala/Hello.scala 18:{53,53,53}]
    crossbarStageReg_REG_1 <= mux(reset, UInt<35>("h0"), crossbarStageReg_REG_1) @[src/main/scala/Hello.scala 18:{53,53,53}]
    crossbarStageReg_REG_2 <= mux(reset, UInt<35>("h0"), crossbarStageReg_REG_2) @[src/main/scala/Hello.scala 18:{53,53,53}]
    crossbarStageReg_REG_3 <= mux(reset, UInt<35>("h0"), crossbarStageReg_REG_3) @[src/main/scala/Hello.scala 18:{53,53,53}]
    crossbarStageReg_REG_4 <= mux(reset, UInt<35>("h0"), crossbarStageReg_REG_4) @[src/main/scala/Hello.scala 18:{53,53,53}]
    ongoing_REG <= mux(reset, UInt<1>("h0"), ongoing_REG) @[src/main/scala/Hello.scala 19:{50,50,50}]
    ongoing_REG_1 <= mux(reset, UInt<1>("h0"), ongoing_REG_1) @[src/main/scala/Hello.scala 19:{50,50,50}]
    ongoing_REG_2 <= mux(reset, UInt<1>("h0"), ongoing_REG_2) @[src/main/scala/Hello.scala 19:{50,50,50}]
    ongoing_REG_3 <= mux(reset, UInt<1>("h0"), ongoing_REG_3) @[src/main/scala/Hello.scala 19:{50,50,50}]
    ongoing_REG_4 <= mux(reset, UInt<1>("h0"), ongoing_REG_4) @[src/main/scala/Hello.scala 19:{50,50,50}]
    direction_REG <= mux(reset, UInt<2>("h0"), direction_REG) @[src/main/scala/Hello.scala 20:{49,49,49}]
    direction_REG_1 <= mux(reset, UInt<2>("h0"), direction_REG_1) @[src/main/scala/Hello.scala 20:{49,49,49}]
    direction_REG_2 <= mux(reset, UInt<2>("h0"), direction_REG_2) @[src/main/scala/Hello.scala 20:{49,49,49}]
    direction_REG_3 <= mux(reset, UInt<2>("h0"), direction_REG_3) @[src/main/scala/Hello.scala 20:{49,49,49}]
    direction_REG_4 <= mux(reset, UInt<2>("h0"), direction_REG_4) @[src/main/scala/Hello.scala 20:{49,49,49}]
