// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln59,
        sext_ln59_1,
        j,
        empty,
        L_internal_re_3,
        L_internal_re_4,
        L_internal_re_5,
        L_internal_im_3,
        L_internal_im_4,
        L_internal_im_5,
        zext_ln468,
        product_sum_re_2_out,
        product_sum_re_2_out_ap_vld,
        product_sum_im_2_out,
        product_sum_im_2_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [30:0] sext_ln59;
input  [30:0] sext_ln59_1;
input  [0:0] j;
input  [1:0] empty;
input  [15:0] L_internal_re_3;
input  [15:0] L_internal_re_4;
input  [15:0] L_internal_re_5;
input  [15:0] L_internal_im_3;
input  [15:0] L_internal_im_4;
input  [15:0] L_internal_im_5;
input  [0:0] zext_ln468;
output  [34:0] product_sum_re_2_out;
output   product_sum_re_2_out_ap_vld;
output  [34:0] product_sum_im_2_out;
output   product_sum_im_2_out_ap_vld;

reg ap_idle;
reg product_sum_re_2_out_ap_vld;
reg product_sum_im_2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] xor_ln471_1_fu_226_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] k_reg_186;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] xor_ln471_1_reg_821;
reg   [0:0] xor_ln471_1_reg_821_pp0_iter1_reg;
reg   [0:0] xor_ln471_1_reg_821_pp0_iter2_reg;
reg   [0:0] xor_ln471_1_reg_821_pp0_iter3_reg;
reg   [0:0] xor_ln471_1_reg_821_pp0_iter4_reg;
reg   [0:0] xor_ln471_1_reg_821_pp0_iter5_reg;
wire   [1:0] add_ln474_fu_232_p2;
reg   [1:0] add_ln474_reg_825;
wire   [0:0] icmp_ln352_fu_250_p2;
reg   [0:0] icmp_ln352_reg_831;
reg   [0:0] icmp_ln352_reg_831_pp0_iter1_reg;
wire   [0:0] xor_ln471_fu_256_p2;
wire   [15:0] tmp_re_5_fu_294_p2;
reg   [15:0] tmp_re_5_reg_842;
wire   [15:0] tmp_im_5_fu_300_p2;
reg   [15:0] tmp_im_5_reg_847;
wire   [15:0] sub_ln345_fu_311_p2;
reg   [15:0] sub_ln345_reg_852;
wire  signed [31:0] sext_ln99_fu_322_p1;
wire  signed [31:0] sext_ln99_1_fu_325_p1;
wire  signed [31:0] sext_ln100_fu_335_p1;
wire  signed [31:0] sext_ln100_1_fu_338_p1;
wire   [31:0] grp_fu_329_p2;
reg   [31:0] mul_ln99_reg_881;
reg   [15:0] tmp1_reg_887;
reg   [15:0] tmp1_reg_887_pp0_iter4_reg;
wire   [0:0] icmp_ln99_fu_373_p2;
reg   [0:0] icmp_ln99_reg_892;
wire   [31:0] grp_fu_341_p2;
reg   [31:0] mul_ln100_reg_897;
reg   [15:0] tmp2_reg_903;
reg   [15:0] tmp2_reg_903_pp0_iter4_reg;
wire   [0:0] icmp_ln100_fu_393_p2;
reg   [0:0] icmp_ln100_reg_908;
wire   [31:0] grp_fu_347_p2;
reg   [31:0] mul_ln101_reg_913;
reg   [15:0] tmp3_reg_919;
reg   [15:0] tmp3_reg_919_pp0_iter4_reg;
wire   [0:0] icmp_ln101_fu_413_p2;
reg   [0:0] icmp_ln101_reg_924;
wire   [31:0] grp_fu_353_p2;
reg   [31:0] mul_ln102_reg_929;
reg   [15:0] tmp4_reg_935;
reg   [15:0] tmp4_reg_935_pp0_iter4_reg;
wire   [0:0] icmp_ln102_fu_433_p2;
reg   [0:0] icmp_ln102_reg_940;
wire   [1:0] add_ln103_fu_559_p2;
reg   [1:0] add_ln103_reg_945;
wire   [1:0] add_ln103_3_fu_565_p2;
reg   [1:0] add_ln103_3_reg_950;
wire   [15:0] tmp5_re_fu_578_p2;
reg   [15:0] tmp5_re_reg_955;
wire   [15:0] tmp5_im_fu_591_p2;
reg   [15:0] tmp5_im_reg_960;
reg   [0:0] ap_phi_mux_k_phi_fu_189_p4;
wire    ap_loop_init;
reg   [34:0] tmp2_im_1_fu_98;
wire   [34:0] tmp2_im_4_fu_745_p3;
wire  signed [34:0] sext_ln59_1_cast_fu_204_p1;
wire    ap_block_pp0_stage0;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [34:0] tmp2_re_fu_102;
wire   [34:0] tmp2_re_5_fu_677_p3;
wire  signed [34:0] sext_ln59_cast_fu_208_p1;
wire    ap_block_pp0_stage0_01001;
wire   [1:0] zext_ln471_fu_222_p1;
wire   [1:0] j_cast_fu_200_p1;
wire   [1:0] zext_ln468_cast_fu_196_p1;
wire   [1:0] add_ln474_2_fu_238_p2;
wire   [1:0] add_ln474_1_fu_244_p2;
wire   [15:0] tmp_re_fu_262_p7;
wire   [15:0] tmp_im_fu_278_p7;
wire   [15:0] tmp_re_fu_262_p9;
wire   [15:0] tmp_im_fu_278_p9;
wire   [15:0] tmp_im_2_fu_306_p3;
wire   [15:0] tmp_re_2_fu_317_p3;
wire  signed [15:0] grp_fu_329_p0;
wire  signed [15:0] grp_fu_329_p1;
wire  signed [15:0] grp_fu_341_p0;
wire  signed [15:0] grp_fu_341_p1;
wire  signed [15:0] grp_fu_347_p0;
wire  signed [15:0] grp_fu_347_p1;
wire  signed [15:0] grp_fu_353_p0;
wire  signed [15:0] grp_fu_353_p1;
wire   [13:0] trunc_ln99_fu_369_p1;
wire   [13:0] trunc_ln100_fu_389_p1;
wire   [13:0] trunc_ln101_fu_409_p1;
wire   [13:0] trunc_ln102_fu_429_p1;
wire   [0:0] tmp_2_fu_446_p3;
wire   [0:0] or_ln99_fu_453_p2;
wire   [0:0] tmp_1_fu_439_p3;
wire   [0:0] and_ln99_fu_458_p2;
wire   [0:0] tmp_4_fu_475_p3;
wire   [0:0] or_ln100_fu_482_p2;
wire   [0:0] tmp_3_fu_468_p3;
wire   [0:0] tmp_6_fu_500_p3;
wire   [0:0] or_ln101_fu_507_p2;
wire   [0:0] tmp_5_fu_493_p3;
wire   [0:0] and_ln101_fu_512_p2;
wire   [0:0] tmp_8_fu_529_p3;
wire   [0:0] or_ln102_fu_536_p2;
wire   [0:0] tmp_7_fu_522_p3;
wire   [0:0] and_ln102_fu_541_p2;
wire   [0:0] and_ln100_fu_487_p2;
wire   [1:0] zext_ln100_fu_464_p1;
wire   [1:0] select_ln100_fu_551_p3;
wire   [1:0] zext_ln102_fu_518_p1;
wire   [1:0] and_ln102_cast_fu_547_p1;
wire  signed [15:0] sext_ln103_fu_575_p1;
wire   [15:0] tmp2_2_fu_571_p2;
wire   [15:0] zext_ln103_fu_588_p1;
wire   [15:0] add_ln103_2_fu_584_p2;
wire  signed [34:0] sext_ln180_fu_617_p0;
wire   [30:0] tmp2_re_4_fu_603_p3;
wire  signed [35:0] sext_ln180_fu_617_p1;
wire  signed [35:0] sext_ln180_1_fu_621_p1;
wire   [35:0] add_ln180_fu_625_p2;
wire   [0:0] tmp_9_fu_631_p3;
wire   [0:0] tmp_10_fu_643_p3;
wire   [0:0] xor_ln180_fu_651_p2;
wire   [0:0] and_ln180_fu_657_p2;
wire   [0:0] xor_ln180_1_fu_663_p2;
wire   [34:0] select_ln180_fu_669_p3;
wire   [34:0] tmp2_re_2_fu_639_p1;
wire  signed [34:0] sext_ln181_fu_685_p0;
wire   [30:0] tmp2_im_3_fu_610_p3;
wire  signed [35:0] sext_ln181_fu_685_p1;
wire  signed [35:0] sext_ln181_1_fu_689_p1;
wire   [35:0] add_ln181_fu_693_p2;
wire   [0:0] tmp_11_fu_699_p3;
wire   [0:0] tmp_12_fu_711_p3;
wire   [0:0] xor_ln181_fu_719_p2;
wire   [0:0] and_ln181_fu_725_p2;
wire   [0:0] xor_ln181_1_fu_731_p2;
wire   [34:0] select_ln181_fu_737_p3;
wire   [34:0] tmp2_im_fu_707_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] tmp_re_fu_262_p1;
wire  signed [1:0] tmp_re_fu_262_p3;
wire  signed [1:0] tmp_re_fu_262_p5;
wire   [1:0] tmp_im_fu_278_p1;
wire  signed [1:0] tmp_im_fu_278_p3;
wire  signed [1:0] tmp_im_fu_278_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 tmp2_im_1_fu_98 = 35'd0;
#0 tmp2_re_fu_102 = 35'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) kernel_cholesky_0_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U4(
    .din0(L_internal_re_3),
    .din1(L_internal_re_4),
    .din2(L_internal_re_5),
    .def(tmp_re_fu_262_p7),
    .sel(add_ln474_reg_825),
    .dout(tmp_re_fu_262_p9)
);

(* dissolve_hierarchy = "yes" *) kernel_cholesky_0_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U5(
    .din0(L_internal_im_3),
    .din1(L_internal_im_4),
    .din2(L_internal_im_5),
    .def(tmp_im_fu_278_p7),
    .sel(add_ln474_reg_825),
    .dout(tmp_im_fu_278_p9)
);

kernel_cholesky_0_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_329_p0),
    .din1(grp_fu_329_p1),
    .ce(1'b1),
    .dout(grp_fu_329_p2)
);

kernel_cholesky_0_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_341_p0),
    .din1(grp_fu_341_p1),
    .ce(1'b1),
    .dout(grp_fu_341_p2)
);

kernel_cholesky_0_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_347_p0),
    .din1(grp_fu_347_p1),
    .ce(1'b1),
    .dout(grp_fu_347_p2)
);

kernel_cholesky_0_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_353_p0),
    .din1(grp_fu_353_p1),
    .ce(1'b1),
    .dout(grp_fu_353_p2)
);

kernel_cholesky_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp2_im_1_fu_98 <= sext_ln59_1_cast_fu_204_p1;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (xor_ln471_1_reg_821_pp0_iter5_reg == 1'd1))) begin
            tmp2_im_1_fu_98 <= tmp2_im_4_fu_745_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp2_re_fu_102 <= sext_ln59_cast_fu_208_p1;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (xor_ln471_1_reg_821_pp0_iter5_reg == 1'd1))) begin
            tmp2_re_fu_102 <= tmp2_re_5_fu_677_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln103_3_reg_950 <= add_ln103_3_fu_565_p2;
        add_ln103_reg_945 <= add_ln103_fu_559_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln100_reg_908 <= icmp_ln100_fu_393_p2;
        icmp_ln101_reg_924 <= icmp_ln101_fu_413_p2;
        icmp_ln102_reg_940 <= icmp_ln102_fu_433_p2;
        icmp_ln99_reg_892 <= icmp_ln99_fu_373_p2;
        mul_ln100_reg_897 <= grp_fu_341_p2;
        mul_ln101_reg_913 <= grp_fu_347_p2;
        mul_ln102_reg_929 <= grp_fu_353_p2;
        mul_ln99_reg_881 <= grp_fu_329_p2;
        tmp1_reg_887 <= {{grp_fu_329_p2[30:15]}};
        tmp1_reg_887_pp0_iter4_reg <= tmp1_reg_887;
        tmp2_reg_903 <= {{grp_fu_341_p2[30:15]}};
        tmp2_reg_903_pp0_iter4_reg <= tmp2_reg_903;
        tmp3_reg_919 <= {{grp_fu_347_p2[30:15]}};
        tmp3_reg_919_pp0_iter4_reg <= tmp3_reg_919;
        tmp4_reg_935 <= {{grp_fu_353_p2[30:15]}};
        tmp4_reg_935_pp0_iter4_reg <= tmp4_reg_935;
        tmp5_im_reg_960 <= tmp5_im_fu_591_p2;
        tmp5_re_reg_955 <= tmp5_re_fu_578_p2;
        xor_ln471_1_reg_821_pp0_iter2_reg <= xor_ln471_1_reg_821_pp0_iter1_reg;
        xor_ln471_1_reg_821_pp0_iter3_reg <= xor_ln471_1_reg_821_pp0_iter2_reg;
        xor_ln471_1_reg_821_pp0_iter4_reg <= xor_ln471_1_reg_821_pp0_iter3_reg;
        xor_ln471_1_reg_821_pp0_iter5_reg <= xor_ln471_1_reg_821_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln474_reg_825 <= add_ln474_fu_232_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln352_reg_831 <= icmp_ln352_fu_250_p2;
        icmp_ln352_reg_831_pp0_iter1_reg <= icmp_ln352_reg_831;
        sub_ln345_reg_852 <= sub_ln345_fu_311_p2;
        tmp_im_5_reg_847 <= tmp_im_5_fu_300_p2;
        tmp_re_5_reg_842 <= tmp_re_5_fu_294_p2;
        xor_ln471_1_reg_821 <= xor_ln471_1_fu_226_p2;
        xor_ln471_1_reg_821_pp0_iter1_reg <= xor_ln471_1_reg_821;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln471_1_fu_226_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_186 <= xor_ln471_fu_256_p2;
    end
end

always @ (*) begin
    if (((xor_ln471_1_fu_226_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_phi_mux_k_phi_fu_189_p4 = 1'd0;
    end else begin
        ap_phi_mux_k_phi_fu_189_p4 = k_reg_186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (xor_ln471_1_reg_821_pp0_iter4_reg == 1'd0))) begin
        product_sum_im_2_out_ap_vld = 1'b1;
    end else begin
        product_sum_im_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (xor_ln471_1_reg_821_pp0_iter4_reg == 1'd0))) begin
        product_sum_re_2_out_ap_vld = 1'b1;
    end else begin
        product_sum_re_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_2_fu_584_p2 = (tmp3_reg_919_pp0_iter4_reg + tmp4_reg_935_pp0_iter4_reg);

assign add_ln103_3_fu_565_p2 = (zext_ln102_fu_518_p1 + and_ln102_cast_fu_547_p1);

assign add_ln103_fu_559_p2 = (zext_ln100_fu_464_p1 + select_ln100_fu_551_p3);

assign add_ln180_fu_625_p2 = ($signed(sext_ln180_fu_617_p1) + $signed(sext_ln180_1_fu_621_p1));

assign add_ln181_fu_693_p2 = ($signed(sext_ln181_fu_685_p1) + $signed(sext_ln181_1_fu_689_p1));

assign add_ln474_1_fu_244_p2 = (add_ln474_2_fu_238_p2 + zext_ln471_fu_222_p1);

assign add_ln474_2_fu_238_p2 = (j_cast_fu_200_p1 + zext_ln468_cast_fu_196_p1);

assign add_ln474_fu_232_p2 = (zext_ln471_fu_222_p1 + empty);

assign and_ln100_fu_487_p2 = (tmp_3_fu_468_p3 & or_ln100_fu_482_p2);

assign and_ln101_fu_512_p2 = (tmp_5_fu_493_p3 & or_ln101_fu_507_p2);

assign and_ln102_cast_fu_547_p1 = and_ln102_fu_541_p2;

assign and_ln102_fu_541_p2 = (tmp_7_fu_522_p3 & or_ln102_fu_536_p2);

assign and_ln180_fu_657_p2 = (xor_ln180_fu_651_p2 & tmp_10_fu_643_p3);

assign and_ln181_fu_725_p2 = (xor_ln181_fu_719_p2 & tmp_12_fu_711_p3);

assign and_ln99_fu_458_p2 = (tmp_1_fu_439_p3 & or_ln99_fu_453_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign grp_fu_329_p0 = sext_ln99_1_fu_325_p1;

assign grp_fu_329_p1 = sext_ln99_fu_322_p1;

assign grp_fu_341_p0 = sext_ln100_1_fu_338_p1;

assign grp_fu_341_p1 = sext_ln100_fu_335_p1;

assign grp_fu_347_p0 = sext_ln100_1_fu_338_p1;

assign grp_fu_347_p1 = sext_ln99_fu_322_p1;

assign grp_fu_353_p0 = sext_ln99_1_fu_325_p1;

assign grp_fu_353_p1 = sext_ln100_fu_335_p1;

assign icmp_ln100_fu_393_p2 = ((trunc_ln100_fu_389_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln101_fu_413_p2 = ((trunc_ln101_fu_409_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_433_p2 = ((trunc_ln102_fu_429_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_250_p2 = ((add_ln474_1_fu_244_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_373_p2 = ((trunc_ln99_fu_369_p1 != 14'd0) ? 1'b1 : 1'b0);

assign j_cast_fu_200_p1 = j;

assign or_ln100_fu_482_p2 = (tmp_4_fu_475_p3 | icmp_ln100_reg_908);

assign or_ln101_fu_507_p2 = (tmp_6_fu_500_p3 | icmp_ln101_reg_924);

assign or_ln102_fu_536_p2 = (tmp_8_fu_529_p3 | icmp_ln102_reg_940);

assign or_ln99_fu_453_p2 = (tmp_2_fu_446_p3 | icmp_ln99_reg_892);

assign product_sum_im_2_out = tmp2_im_1_fu_98;

assign product_sum_re_2_out = tmp2_re_fu_102;

assign select_ln100_fu_551_p3 = ((and_ln100_fu_487_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln180_fu_669_p3 = ((and_ln180_fu_657_p2[0:0] == 1'b1) ? 35'd17179869183 : 35'd17179869184);

assign select_ln181_fu_737_p3 = ((and_ln181_fu_725_p2[0:0] == 1'b1) ? 35'd17179869183 : 35'd17179869184);

assign sext_ln100_1_fu_338_p1 = $signed(sub_ln345_reg_852);

assign sext_ln100_fu_335_p1 = $signed(tmp_im_5_reg_847);

assign sext_ln103_fu_575_p1 = $signed(add_ln103_reg_945);

assign sext_ln180_1_fu_621_p1 = $signed(tmp2_re_4_fu_603_p3);

assign sext_ln180_fu_617_p0 = tmp2_re_fu_102;

assign sext_ln180_fu_617_p1 = sext_ln180_fu_617_p0;

assign sext_ln181_1_fu_689_p1 = $signed(tmp2_im_3_fu_610_p3);

assign sext_ln181_fu_685_p0 = tmp2_im_1_fu_98;

assign sext_ln181_fu_685_p1 = sext_ln181_fu_685_p0;

assign sext_ln59_1_cast_fu_204_p1 = $signed(sext_ln59_1);

assign sext_ln59_cast_fu_208_p1 = $signed(sext_ln59);

assign sext_ln99_1_fu_325_p1 = $signed(tmp_re_2_fu_317_p3);

assign sext_ln99_fu_322_p1 = $signed(tmp_re_5_reg_842);

assign sub_ln345_fu_311_p2 = (16'd0 - tmp_im_2_fu_306_p3);

assign tmp2_2_fu_571_p2 = (tmp1_reg_887_pp0_iter4_reg - tmp2_reg_903_pp0_iter4_reg);

assign tmp2_im_3_fu_610_p3 = {{tmp5_im_reg_960}, {15'd0}};

assign tmp2_im_4_fu_745_p3 = ((xor_ln181_1_fu_731_p2[0:0] == 1'b1) ? select_ln181_fu_737_p3 : tmp2_im_fu_707_p1);

assign tmp2_im_fu_707_p1 = add_ln181_fu_693_p2[34:0];

assign tmp2_re_2_fu_639_p1 = add_ln180_fu_625_p2[34:0];

assign tmp2_re_4_fu_603_p3 = {{tmp5_re_reg_955}, {15'd0}};

assign tmp2_re_5_fu_677_p3 = ((xor_ln180_1_fu_663_p2[0:0] == 1'b1) ? select_ln180_fu_669_p3 : tmp2_re_2_fu_639_p1);

assign tmp5_im_fu_591_p2 = (zext_ln103_fu_588_p1 + add_ln103_2_fu_584_p2);

assign tmp5_re_fu_578_p2 = ($signed(sext_ln103_fu_575_p1) + $signed(tmp2_2_fu_571_p2));

assign tmp_10_fu_643_p3 = add_ln180_fu_625_p2[32'd34];

assign tmp_11_fu_699_p3 = add_ln181_fu_693_p2[32'd35];

assign tmp_12_fu_711_p3 = add_ln181_fu_693_p2[32'd34];

assign tmp_1_fu_439_p3 = mul_ln99_reg_881[32'd14];

assign tmp_2_fu_446_p3 = mul_ln99_reg_881[32'd15];

assign tmp_3_fu_468_p3 = mul_ln100_reg_897[32'd14];

assign tmp_4_fu_475_p3 = mul_ln100_reg_897[32'd15];

assign tmp_5_fu_493_p3 = mul_ln101_reg_913[32'd14];

assign tmp_6_fu_500_p3 = mul_ln101_reg_913[32'd15];

assign tmp_7_fu_522_p3 = mul_ln102_reg_929[32'd14];

assign tmp_8_fu_529_p3 = mul_ln102_reg_929[32'd15];

assign tmp_9_fu_631_p3 = add_ln180_fu_625_p2[32'd35];

assign tmp_im_2_fu_306_p3 = ((icmp_ln352_reg_831[0:0] == 1'b1) ? L_internal_im_4 : L_internal_im_3);

assign tmp_im_5_fu_300_p2 = (16'd0 - tmp_im_fu_278_p9);

assign tmp_im_fu_278_p7 = 'bx;

assign tmp_re_2_fu_317_p3 = ((icmp_ln352_reg_831_pp0_iter1_reg[0:0] == 1'b1) ? L_internal_re_4 : L_internal_re_3);

assign tmp_re_5_fu_294_p2 = (16'd0 - tmp_re_fu_262_p9);

assign tmp_re_fu_262_p7 = 'bx;

assign trunc_ln100_fu_389_p1 = grp_fu_341_p2[13:0];

assign trunc_ln101_fu_409_p1 = grp_fu_347_p2[13:0];

assign trunc_ln102_fu_429_p1 = grp_fu_353_p2[13:0];

assign trunc_ln99_fu_369_p1 = grp_fu_329_p2[13:0];

assign xor_ln180_1_fu_663_p2 = (tmp_9_fu_631_p3 ^ tmp_10_fu_643_p3);

assign xor_ln180_fu_651_p2 = (tmp_9_fu_631_p3 ^ 1'd1);

assign xor_ln181_1_fu_731_p2 = (tmp_12_fu_711_p3 ^ tmp_11_fu_699_p3);

assign xor_ln181_fu_719_p2 = (tmp_11_fu_699_p3 ^ 1'd1);

assign xor_ln471_1_fu_226_p2 = (j ^ ap_phi_mux_k_phi_fu_189_p4);

assign xor_ln471_fu_256_p2 = (ap_phi_mux_k_phi_fu_189_p4 ^ 1'd1);

assign zext_ln100_fu_464_p1 = and_ln99_fu_458_p2;

assign zext_ln102_fu_518_p1 = and_ln101_fu_512_p2;

assign zext_ln103_fu_588_p1 = add_ln103_3_reg_950;

assign zext_ln468_cast_fu_196_p1 = zext_ln468;

assign zext_ln471_fu_222_p1 = ap_phi_mux_k_phi_fu_189_p4;

endmodule //kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
