C:/intelFPGA/ver_diploma/first_assignment/adder/adder.v {1 {vlog -work work -vopt -stats=none C:/intelFPGA/ver_diploma/first_assignment/adder/adder.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module adder

Top level modules:
	adder

} {} {}}
