# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	proc additional_tcl_commands {} { 
		set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
		set_property USED_IN {out_of_context synthesis implementation} [get_files example_clock.xdc]
		set CpuNumber [expr [exec cat /proc/cpuinfo | grep processor | wc -l]/4]
		launch_runs synth_1 -jobs ${CpuNumber}
		wait_on_run synth_1
		open_run synth_1 -name netlist_1
		write_checkpoint example.dcp -force
	}

	set Compilation {Synthesized Checkpoint}
	set CompilationFlow {Project}
	set CustomProjectDir {Synthesized Checkpoint}
	set DSPDevice {xcku040}
	set DSPFamily {kintexu}
	set DSPPackage {ffva1156}
	set DSPSpeed {-2-e}
	set FPGAClockPeriod -10
	set GenerateTestBench 0
	set HDLLanguage {vhdl}
	set IPOOCCacheRootPath {/u/cd/charliex/.Xilinx/Sysgen/SysgenVivado/lnx64.o/ip}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {additional_tcl_commands}
	set Project {example}
	set ProjectFiles {
		{{conv_pkg.vhd} -lib {work}}
		{{synth_reg.vhd} -lib {work}}
		{{synth_reg_w_init.vhd} -lib {work}}
		{{srl17e.vhd} -lib {work}}
		{{srl33e.vhd} -lib {work}}
		{{synth_reg_reg.vhd} -lib {work}}
		{{single_reg_w_init.vhd} -lib {work}}
		{{xlclockdriver_rd.vhd} -lib {work}}
		{{vivado_ip.tcl}}
		{{axi_lite_axi_lite_interface_verilog.v}}
		{{conv_pkg.v}}
		{{synth_reg.v}}
		{{synth_reg_w_init.v}}
		{{convert_type.v}}
		{{example.mdd}}
		{{example_hw.h}}
		{{example.h}}
		{{example_sinit.c}}
		{{example.c}}
		{{example_linux.c}}
		{{example.mtcl}}
		{{Makefile.mak}}
		{{index.html}}
		{{example_entity_declarations.vhd} -lib {work}}
		{{example.vhd} -lib {work}}
		{{example_clock.xdc}}
		{{example.xdc}}
		{{/u1/charliex/lcls-pcav/firmware/common/PhaseCavity/netlist/sysgen/example_false_paths.xdc}}
		{{example.htm}}
	}
	set SimPeriod -1
	set SimTime 3e-05
	set SimulationTime {30206.40000000 ns}
	set SynthStrategyName {Flow_PerfOptimized_high}
	set SynthesisTool {Vivado}
	set TargetDir {/u1/charliex/lcls-pcav/firmware/common/PhaseCavity/netlist}
	set TopLevelModule {example}
	set TopLevelSimulinkHandle 5.00037
	set VHDLLib {work}
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface phaseampsync Name {phaseampsync}
	dict set TopLevelPortInterface phaseampsync Type UFix_1_0
	dict set TopLevelPortInterface phaseampsync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface phaseampsync BinaryPoint 0
	dict set TopLevelPortInterface phaseampsync Width 1
	dict set TopLevelPortInterface phaseampsync DatFile {examplemodel_bus_axi_example_dsp_rflib_input_phaseampsync.dat}
	dict set TopLevelPortInterface phaseampsync IconText {phaseAmpSync}
	dict set TopLevelPortInterface phaseampsync Direction in
	dict set TopLevelPortInterface phaseampsync Period 1
	dict set TopLevelPortInterface phaseampsync Interface 0
	dict set TopLevelPortInterface phaseampsync InterfaceName {}
	dict set TopLevelPortInterface phaseampsync InterfaceString {DATA}
	dict set TopLevelPortInterface phaseampsync ClockDomain {dsp}
	dict set TopLevelPortInterface phaseampsync Locs {}
	dict set TopLevelPortInterface phaseampsync IOStandard {}
	dict set TopLevelPortInterface phaseampchannel Name {phaseampchannel}
	dict set TopLevelPortInterface phaseampchannel Type UFix_4_0
	dict set TopLevelPortInterface phaseampchannel ArithmeticType xlUnsigned
	dict set TopLevelPortInterface phaseampchannel BinaryPoint 0
	dict set TopLevelPortInterface phaseampchannel Width 4
	dict set TopLevelPortInterface phaseampchannel DatFile {examplemodel_bus_axi_example_dsp_rflib_input_phaseampchannel.dat}
	dict set TopLevelPortInterface phaseampchannel IconText {phaseAmpChannel}
	dict set TopLevelPortInterface phaseampchannel Direction in
	dict set TopLevelPortInterface phaseampchannel Period 1
	dict set TopLevelPortInterface phaseampchannel Interface 0
	dict set TopLevelPortInterface phaseampchannel InterfaceName {}
	dict set TopLevelPortInterface phaseampchannel InterfaceString {DATA}
	dict set TopLevelPortInterface phaseampchannel ClockDomain {dsp}
	dict set TopLevelPortInterface phaseampchannel Locs {}
	dict set TopLevelPortInterface phaseampchannel IOStandard {}
	dict set TopLevelPortInterface phase Name {phase}
	dict set TopLevelPortInterface phase Type Fix_18_17
	dict set TopLevelPortInterface phase ArithmeticType xlSigned
	dict set TopLevelPortInterface phase BinaryPoint 17
	dict set TopLevelPortInterface phase Width 18
	dict set TopLevelPortInterface phase DatFile {examplemodel_bus_axi_example_dsp_rflib_input_phase.dat}
	dict set TopLevelPortInterface phase IconText {phase}
	dict set TopLevelPortInterface phase Direction in
	dict set TopLevelPortInterface phase Period 1
	dict set TopLevelPortInterface phase Interface 0
	dict set TopLevelPortInterface phase InterfaceName {}
	dict set TopLevelPortInterface phase InterfaceString {DATA}
	dict set TopLevelPortInterface phase ClockDomain {dsp}
	dict set TopLevelPortInterface phase Locs {}
	dict set TopLevelPortInterface phase IOStandard {}
	dict set TopLevelPortInterface ddcsync Name {ddcsync}
	dict set TopLevelPortInterface ddcsync Type UFix_1_0
	dict set TopLevelPortInterface ddcsync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface ddcsync BinaryPoint 0
	dict set TopLevelPortInterface ddcsync Width 1
	dict set TopLevelPortInterface ddcsync DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddcsync.dat}
	dict set TopLevelPortInterface ddcsync IconText {ddcSync}
	dict set TopLevelPortInterface ddcsync Direction in
	dict set TopLevelPortInterface ddcsync Period 1
	dict set TopLevelPortInterface ddcsync Interface 0
	dict set TopLevelPortInterface ddcsync InterfaceName {}
	dict set TopLevelPortInterface ddcsync InterfaceString {DATA}
	dict set TopLevelPortInterface ddcsync ClockDomain {dsp}
	dict set TopLevelPortInterface ddcsync Locs {}
	dict set TopLevelPortInterface ddcsync IOStandard {}
	dict set TopLevelPortInterface ddcq Name {ddcq}
	dict set TopLevelPortInterface ddcq Type Fix_18_17
	dict set TopLevelPortInterface ddcq ArithmeticType xlSigned
	dict set TopLevelPortInterface ddcq BinaryPoint 17
	dict set TopLevelPortInterface ddcq Width 18
	dict set TopLevelPortInterface ddcq DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddcq.dat}
	dict set TopLevelPortInterface ddcq IconText {ddcQ}
	dict set TopLevelPortInterface ddcq Direction in
	dict set TopLevelPortInterface ddcq Period 1
	dict set TopLevelPortInterface ddcq Interface 0
	dict set TopLevelPortInterface ddcq InterfaceName {}
	dict set TopLevelPortInterface ddcq InterfaceString {DATA}
	dict set TopLevelPortInterface ddcq ClockDomain {dsp}
	dict set TopLevelPortInterface ddcq Locs {}
	dict set TopLevelPortInterface ddcq IOStandard {}
	dict set TopLevelPortInterface ddci Name {ddci}
	dict set TopLevelPortInterface ddci Type Fix_18_17
	dict set TopLevelPortInterface ddci ArithmeticType xlSigned
	dict set TopLevelPortInterface ddci BinaryPoint 17
	dict set TopLevelPortInterface ddci Width 18
	dict set TopLevelPortInterface ddci DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddci.dat}
	dict set TopLevelPortInterface ddci IconText {ddcI}
	dict set TopLevelPortInterface ddci Direction in
	dict set TopLevelPortInterface ddci Period 1
	dict set TopLevelPortInterface ddci Interface 0
	dict set TopLevelPortInterface ddci InterfaceName {}
	dict set TopLevelPortInterface ddci InterfaceString {DATA}
	dict set TopLevelPortInterface ddci ClockDomain {dsp}
	dict set TopLevelPortInterface ddci Locs {}
	dict set TopLevelPortInterface ddci IOStandard {}
	dict set TopLevelPortInterface ddcchannel Name {ddcchannel}
	dict set TopLevelPortInterface ddcchannel Type UFix_4_0
	dict set TopLevelPortInterface ddcchannel ArithmeticType xlUnsigned
	dict set TopLevelPortInterface ddcchannel BinaryPoint 0
	dict set TopLevelPortInterface ddcchannel Width 4
	dict set TopLevelPortInterface ddcchannel DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddcchannel.dat}
	dict set TopLevelPortInterface ddcchannel IconText {ddcChannel}
	dict set TopLevelPortInterface ddcchannel Direction in
	dict set TopLevelPortInterface ddcchannel Period 1
	dict set TopLevelPortInterface ddcchannel Interface 0
	dict set TopLevelPortInterface ddcchannel InterfaceName {}
	dict set TopLevelPortInterface ddcchannel InterfaceString {DATA}
	dict set TopLevelPortInterface ddcchannel ClockDomain {dsp}
	dict set TopLevelPortInterface ddcchannel Locs {}
	dict set TopLevelPortInterface ddcchannel IOStandard {}
	dict set TopLevelPortInterface amp Name {amp}
	dict set TopLevelPortInterface amp Type Fix_18_17
	dict set TopLevelPortInterface amp ArithmeticType xlSigned
	dict set TopLevelPortInterface amp BinaryPoint 17
	dict set TopLevelPortInterface amp Width 18
	dict set TopLevelPortInterface amp DatFile {examplemodel_bus_axi_example_dsp_rflib_input_amp.dat}
	dict set TopLevelPortInterface amp IconText {amp}
	dict set TopLevelPortInterface amp Direction in
	dict set TopLevelPortInterface amp Period 1
	dict set TopLevelPortInterface amp Interface 0
	dict set TopLevelPortInterface amp InterfaceName {}
	dict set TopLevelPortInterface amp InterfaceString {DATA}
	dict set TopLevelPortInterface amp ClockDomain {dsp}
	dict set TopLevelPortInterface amp Locs {}
	dict set TopLevelPortInterface amp IOStandard {}
	dict set TopLevelPortInterface gateway_out_x0 Name {gateway_out_x0}
	dict set TopLevelPortInterface gateway_out_x0 Type Bool
	dict set TopLevelPortInterface gateway_out_x0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out_x0 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out_x0 Width 1
	dict set TopLevelPortInterface gateway_out_x0 DatFile {examplemodel_bus_axi_example_dsp_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x0 IconText {exampleModel_bus_axi/example/dsp/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x0 Direction out
	dict set TopLevelPortInterface gateway_out_x0 Period 12
	dict set TopLevelPortInterface gateway_out_x0 Interface 0
	dict set TopLevelPortInterface gateway_out_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x0 Locs {}
	dict set TopLevelPortInterface gateway_out_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x3 Name {gateway_out1_x3}
	dict set TopLevelPortInterface gateway_out1_x3 Type Fix_26_24
	dict set TopLevelPortInterface gateway_out1_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x3 BinaryPoint 24
	dict set TopLevelPortInterface gateway_out1_x3 Width 26
	dict set TopLevelPortInterface gateway_out1_x3 DatFile {examplemodel_bus_axi_example_dsp_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x3 IconText {exampleModel_bus_axi/example/dsp/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x3 Direction out
	dict set TopLevelPortInterface gateway_out1_x3 Period 12
	dict set TopLevelPortInterface gateway_out1_x3 Interface 0
	dict set TopLevelPortInterface gateway_out1_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x3 Locs {}
	dict set TopLevelPortInterface gateway_out1_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x2 Name {gateway_out2_x2}
	dict set TopLevelPortInterface gateway_out2_x2 Type Bool
	dict set TopLevelPortInterface gateway_out2_x2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x2 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x2 Width 1
	dict set TopLevelPortInterface gateway_out2_x2 DatFile {examplemodel_bus_axi_example_dsp_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x2 IconText {exampleModel_bus_axi/example/dsp/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x2 Direction out
	dict set TopLevelPortInterface gateway_out2_x2 Period 12
	dict set TopLevelPortInterface gateway_out2_x2 Interface 0
	dict set TopLevelPortInterface gateway_out2_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x2 Locs {}
	dict set TopLevelPortInterface gateway_out2_x2 IOStandard {}
	dict set TopLevelPortInterface diag10data Name {diag10data}
	dict set TopLevelPortInterface diag10data Type Fix_18_15
	dict set TopLevelPortInterface diag10data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag10data BinaryPoint 15
	dict set TopLevelPortInterface diag10data Width 18
	dict set TopLevelPortInterface diag10data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag10data.dat}
	dict set TopLevelPortInterface diag10data IconText {diag10data}
	dict set TopLevelPortInterface diag10data Direction out
	dict set TopLevelPortInterface diag10data Period 12
	dict set TopLevelPortInterface diag10data Interface 0
	dict set TopLevelPortInterface diag10data InterfaceName {}
	dict set TopLevelPortInterface diag10data InterfaceString {DATA}
	dict set TopLevelPortInterface diag10data ClockDomain {dsp}
	dict set TopLevelPortInterface diag10data Locs {}
	dict set TopLevelPortInterface diag10data IOStandard {}
	dict set TopLevelPortInterface diag10fixed Name {diag10fixed}
	dict set TopLevelPortInterface diag10fixed Type Bool
	dict set TopLevelPortInterface diag10fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag10fixed BinaryPoint 0
	dict set TopLevelPortInterface diag10fixed Width 1
	dict set TopLevelPortInterface diag10fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag10fixed.dat}
	dict set TopLevelPortInterface diag10fixed IconText {diag10fixed}
	dict set TopLevelPortInterface diag10fixed Direction out
	dict set TopLevelPortInterface diag10fixed Period 12
	dict set TopLevelPortInterface diag10fixed Interface 0
	dict set TopLevelPortInterface diag10fixed InterfaceName {}
	dict set TopLevelPortInterface diag10fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag10fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag10fixed Locs {}
	dict set TopLevelPortInterface diag10fixed IOStandard {}
	dict set TopLevelPortInterface diag10sevr Name {diag10sevr}
	dict set TopLevelPortInterface diag10sevr Type UFix_2_0
	dict set TopLevelPortInterface diag10sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag10sevr BinaryPoint 0
	dict set TopLevelPortInterface diag10sevr Width 2
	dict set TopLevelPortInterface diag10sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag10sevr.dat}
	dict set TopLevelPortInterface diag10sevr IconText {diag10sevr}
	dict set TopLevelPortInterface diag10sevr Direction out
	dict set TopLevelPortInterface diag10sevr Period 12
	dict set TopLevelPortInterface diag10sevr Interface 0
	dict set TopLevelPortInterface diag10sevr InterfaceName {}
	dict set TopLevelPortInterface diag10sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag10sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag10sevr Locs {}
	dict set TopLevelPortInterface diag10sevr IOStandard {}
	dict set TopLevelPortInterface diag11data Name {diag11data}
	dict set TopLevelPortInterface diag11data Type Fix_18_15
	dict set TopLevelPortInterface diag11data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag11data BinaryPoint 15
	dict set TopLevelPortInterface diag11data Width 18
	dict set TopLevelPortInterface diag11data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag11data.dat}
	dict set TopLevelPortInterface diag11data IconText {diag11data}
	dict set TopLevelPortInterface diag11data Direction out
	dict set TopLevelPortInterface diag11data Period 12
	dict set TopLevelPortInterface diag11data Interface 0
	dict set TopLevelPortInterface diag11data InterfaceName {}
	dict set TopLevelPortInterface diag11data InterfaceString {DATA}
	dict set TopLevelPortInterface diag11data ClockDomain {dsp}
	dict set TopLevelPortInterface diag11data Locs {}
	dict set TopLevelPortInterface diag11data IOStandard {}
	dict set TopLevelPortInterface diag11fixed Name {diag11fixed}
	dict set TopLevelPortInterface diag11fixed Type Bool
	dict set TopLevelPortInterface diag11fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag11fixed BinaryPoint 0
	dict set TopLevelPortInterface diag11fixed Width 1
	dict set TopLevelPortInterface diag11fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag11fixed.dat}
	dict set TopLevelPortInterface diag11fixed IconText {diag11fixed}
	dict set TopLevelPortInterface diag11fixed Direction out
	dict set TopLevelPortInterface diag11fixed Period 12
	dict set TopLevelPortInterface diag11fixed Interface 0
	dict set TopLevelPortInterface diag11fixed InterfaceName {}
	dict set TopLevelPortInterface diag11fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag11fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag11fixed Locs {}
	dict set TopLevelPortInterface diag11fixed IOStandard {}
	dict set TopLevelPortInterface diag11sevr Name {diag11sevr}
	dict set TopLevelPortInterface diag11sevr Type UFix_2_0
	dict set TopLevelPortInterface diag11sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag11sevr BinaryPoint 0
	dict set TopLevelPortInterface diag11sevr Width 2
	dict set TopLevelPortInterface diag11sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag11sevr.dat}
	dict set TopLevelPortInterface diag11sevr IconText {diag11sevr}
	dict set TopLevelPortInterface diag11sevr Direction out
	dict set TopLevelPortInterface diag11sevr Period 12
	dict set TopLevelPortInterface diag11sevr Interface 0
	dict set TopLevelPortInterface diag11sevr InterfaceName {}
	dict set TopLevelPortInterface diag11sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag11sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag11sevr Locs {}
	dict set TopLevelPortInterface diag11sevr IOStandard {}
	dict set TopLevelPortInterface diag12data Name {diag12data}
	dict set TopLevelPortInterface diag12data Type Fix_18_16
	dict set TopLevelPortInterface diag12data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag12data BinaryPoint 16
	dict set TopLevelPortInterface diag12data Width 18
	dict set TopLevelPortInterface diag12data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag12data.dat}
	dict set TopLevelPortInterface diag12data IconText {diag12data}
	dict set TopLevelPortInterface diag12data Direction out
	dict set TopLevelPortInterface diag12data Period 12
	dict set TopLevelPortInterface diag12data Interface 0
	dict set TopLevelPortInterface diag12data InterfaceName {}
	dict set TopLevelPortInterface diag12data InterfaceString {DATA}
	dict set TopLevelPortInterface diag12data ClockDomain {dsp}
	dict set TopLevelPortInterface diag12data Locs {}
	dict set TopLevelPortInterface diag12data IOStandard {}
	dict set TopLevelPortInterface diag12fixed Name {diag12fixed}
	dict set TopLevelPortInterface diag12fixed Type Bool
	dict set TopLevelPortInterface diag12fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag12fixed BinaryPoint 0
	dict set TopLevelPortInterface diag12fixed Width 1
	dict set TopLevelPortInterface diag12fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag12fixed.dat}
	dict set TopLevelPortInterface diag12fixed IconText {diag12fixed}
	dict set TopLevelPortInterface diag12fixed Direction out
	dict set TopLevelPortInterface diag12fixed Period 12
	dict set TopLevelPortInterface diag12fixed Interface 0
	dict set TopLevelPortInterface diag12fixed InterfaceName {}
	dict set TopLevelPortInterface diag12fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag12fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag12fixed Locs {}
	dict set TopLevelPortInterface diag12fixed IOStandard {}
	dict set TopLevelPortInterface diag12sevr Name {diag12sevr}
	dict set TopLevelPortInterface diag12sevr Type UFix_2_0
	dict set TopLevelPortInterface diag12sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag12sevr BinaryPoint 0
	dict set TopLevelPortInterface diag12sevr Width 2
	dict set TopLevelPortInterface diag12sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag12sevr.dat}
	dict set TopLevelPortInterface diag12sevr IconText {diag12sevr}
	dict set TopLevelPortInterface diag12sevr Direction out
	dict set TopLevelPortInterface diag12sevr Period 12
	dict set TopLevelPortInterface diag12sevr Interface 0
	dict set TopLevelPortInterface diag12sevr InterfaceName {}
	dict set TopLevelPortInterface diag12sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag12sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag12sevr Locs {}
	dict set TopLevelPortInterface diag12sevr IOStandard {}
	dict set TopLevelPortInterface diag13data Name {diag13data}
	dict set TopLevelPortInterface diag13data Type Fix_18_16
	dict set TopLevelPortInterface diag13data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag13data BinaryPoint 16
	dict set TopLevelPortInterface diag13data Width 18
	dict set TopLevelPortInterface diag13data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag13data.dat}
	dict set TopLevelPortInterface diag13data IconText {diag13data}
	dict set TopLevelPortInterface diag13data Direction out
	dict set TopLevelPortInterface diag13data Period 12
	dict set TopLevelPortInterface diag13data Interface 0
	dict set TopLevelPortInterface diag13data InterfaceName {}
	dict set TopLevelPortInterface diag13data InterfaceString {DATA}
	dict set TopLevelPortInterface diag13data ClockDomain {dsp}
	dict set TopLevelPortInterface diag13data Locs {}
	dict set TopLevelPortInterface diag13data IOStandard {}
	dict set TopLevelPortInterface diag13fixed Name {diag13fixed}
	dict set TopLevelPortInterface diag13fixed Type Bool
	dict set TopLevelPortInterface diag13fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag13fixed BinaryPoint 0
	dict set TopLevelPortInterface diag13fixed Width 1
	dict set TopLevelPortInterface diag13fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag13fixed.dat}
	dict set TopLevelPortInterface diag13fixed IconText {diag13fixed}
	dict set TopLevelPortInterface diag13fixed Direction out
	dict set TopLevelPortInterface diag13fixed Period 12
	dict set TopLevelPortInterface diag13fixed Interface 0
	dict set TopLevelPortInterface diag13fixed InterfaceName {}
	dict set TopLevelPortInterface diag13fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag13fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag13fixed Locs {}
	dict set TopLevelPortInterface diag13fixed IOStandard {}
	dict set TopLevelPortInterface diag13sevr Name {diag13sevr}
	dict set TopLevelPortInterface diag13sevr Type UFix_2_0
	dict set TopLevelPortInterface diag13sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag13sevr BinaryPoint 0
	dict set TopLevelPortInterface diag13sevr Width 2
	dict set TopLevelPortInterface diag13sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag13sevr.dat}
	dict set TopLevelPortInterface diag13sevr IconText {diag13sevr}
	dict set TopLevelPortInterface diag13sevr Direction out
	dict set TopLevelPortInterface diag13sevr Period 12
	dict set TopLevelPortInterface diag13sevr Interface 0
	dict set TopLevelPortInterface diag13sevr InterfaceName {}
	dict set TopLevelPortInterface diag13sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag13sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag13sevr Locs {}
	dict set TopLevelPortInterface diag13sevr IOStandard {}
	dict set TopLevelPortInterface diag14data Name {diag14data}
	dict set TopLevelPortInterface diag14data Type Fix_18_15
	dict set TopLevelPortInterface diag14data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag14data BinaryPoint 15
	dict set TopLevelPortInterface diag14data Width 18
	dict set TopLevelPortInterface diag14data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag14data.dat}
	dict set TopLevelPortInterface diag14data IconText {diag14data}
	dict set TopLevelPortInterface diag14data Direction out
	dict set TopLevelPortInterface diag14data Period 12
	dict set TopLevelPortInterface diag14data Interface 0
	dict set TopLevelPortInterface diag14data InterfaceName {}
	dict set TopLevelPortInterface diag14data InterfaceString {DATA}
	dict set TopLevelPortInterface diag14data ClockDomain {dsp}
	dict set TopLevelPortInterface diag14data Locs {}
	dict set TopLevelPortInterface diag14data IOStandard {}
	dict set TopLevelPortInterface diag14fixed Name {diag14fixed}
	dict set TopLevelPortInterface diag14fixed Type Bool
	dict set TopLevelPortInterface diag14fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag14fixed BinaryPoint 0
	dict set TopLevelPortInterface diag14fixed Width 1
	dict set TopLevelPortInterface diag14fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag14fixed.dat}
	dict set TopLevelPortInterface diag14fixed IconText {diag14fixed}
	dict set TopLevelPortInterface diag14fixed Direction out
	dict set TopLevelPortInterface diag14fixed Period 12
	dict set TopLevelPortInterface diag14fixed Interface 0
	dict set TopLevelPortInterface diag14fixed InterfaceName {}
	dict set TopLevelPortInterface diag14fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag14fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag14fixed Locs {}
	dict set TopLevelPortInterface diag14fixed IOStandard {}
	dict set TopLevelPortInterface diag14sevr Name {diag14sevr}
	dict set TopLevelPortInterface diag14sevr Type UFix_2_0
	dict set TopLevelPortInterface diag14sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag14sevr BinaryPoint 0
	dict set TopLevelPortInterface diag14sevr Width 2
	dict set TopLevelPortInterface diag14sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag14sevr.dat}
	dict set TopLevelPortInterface diag14sevr IconText {diag14sevr}
	dict set TopLevelPortInterface diag14sevr Direction out
	dict set TopLevelPortInterface diag14sevr Period 12
	dict set TopLevelPortInterface diag14sevr Interface 0
	dict set TopLevelPortInterface diag14sevr InterfaceName {}
	dict set TopLevelPortInterface diag14sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag14sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag14sevr Locs {}
	dict set TopLevelPortInterface diag14sevr IOStandard {}
	dict set TopLevelPortInterface diag15data Name {diag15data}
	dict set TopLevelPortInterface diag15data Type Fix_18_15
	dict set TopLevelPortInterface diag15data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag15data BinaryPoint 15
	dict set TopLevelPortInterface diag15data Width 18
	dict set TopLevelPortInterface diag15data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag15data.dat}
	dict set TopLevelPortInterface diag15data IconText {diag15data}
	dict set TopLevelPortInterface diag15data Direction out
	dict set TopLevelPortInterface diag15data Period 12
	dict set TopLevelPortInterface diag15data Interface 0
	dict set TopLevelPortInterface diag15data InterfaceName {}
	dict set TopLevelPortInterface diag15data InterfaceString {DATA}
	dict set TopLevelPortInterface diag15data ClockDomain {dsp}
	dict set TopLevelPortInterface diag15data Locs {}
	dict set TopLevelPortInterface diag15data IOStandard {}
	dict set TopLevelPortInterface diag15fixed Name {diag15fixed}
	dict set TopLevelPortInterface diag15fixed Type Bool
	dict set TopLevelPortInterface diag15fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag15fixed BinaryPoint 0
	dict set TopLevelPortInterface diag15fixed Width 1
	dict set TopLevelPortInterface diag15fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag15fixed.dat}
	dict set TopLevelPortInterface diag15fixed IconText {diag15fixed}
	dict set TopLevelPortInterface diag15fixed Direction out
	dict set TopLevelPortInterface diag15fixed Period 12
	dict set TopLevelPortInterface diag15fixed Interface 0
	dict set TopLevelPortInterface diag15fixed InterfaceName {}
	dict set TopLevelPortInterface diag15fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag15fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag15fixed Locs {}
	dict set TopLevelPortInterface diag15fixed IOStandard {}
	dict set TopLevelPortInterface diag15sevr Name {diag15sevr}
	dict set TopLevelPortInterface diag15sevr Type UFix_2_0
	dict set TopLevelPortInterface diag15sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag15sevr BinaryPoint 0
	dict set TopLevelPortInterface diag15sevr Width 2
	dict set TopLevelPortInterface diag15sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag15sevr.dat}
	dict set TopLevelPortInterface diag15sevr IconText {diag15sevr}
	dict set TopLevelPortInterface diag15sevr Direction out
	dict set TopLevelPortInterface diag15sevr Period 12
	dict set TopLevelPortInterface diag15sevr Interface 0
	dict set TopLevelPortInterface diag15sevr InterfaceName {}
	dict set TopLevelPortInterface diag15sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag15sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag15sevr Locs {}
	dict set TopLevelPortInterface diag15sevr IOStandard {}
	dict set TopLevelPortInterface diag16data Name {diag16data}
	dict set TopLevelPortInterface diag16data Type Fix_18_16
	dict set TopLevelPortInterface diag16data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag16data BinaryPoint 16
	dict set TopLevelPortInterface diag16data Width 18
	dict set TopLevelPortInterface diag16data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag16data.dat}
	dict set TopLevelPortInterface diag16data IconText {diag16data}
	dict set TopLevelPortInterface diag16data Direction out
	dict set TopLevelPortInterface diag16data Period 12
	dict set TopLevelPortInterface diag16data Interface 0
	dict set TopLevelPortInterface diag16data InterfaceName {}
	dict set TopLevelPortInterface diag16data InterfaceString {DATA}
	dict set TopLevelPortInterface diag16data ClockDomain {dsp}
	dict set TopLevelPortInterface diag16data Locs {}
	dict set TopLevelPortInterface diag16data IOStandard {}
	dict set TopLevelPortInterface diag16fixed Name {diag16fixed}
	dict set TopLevelPortInterface diag16fixed Type Bool
	dict set TopLevelPortInterface diag16fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag16fixed BinaryPoint 0
	dict set TopLevelPortInterface diag16fixed Width 1
	dict set TopLevelPortInterface diag16fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag16fixed.dat}
	dict set TopLevelPortInterface diag16fixed IconText {diag16fixed}
	dict set TopLevelPortInterface diag16fixed Direction out
	dict set TopLevelPortInterface diag16fixed Period 12
	dict set TopLevelPortInterface diag16fixed Interface 0
	dict set TopLevelPortInterface diag16fixed InterfaceName {}
	dict set TopLevelPortInterface diag16fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag16fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag16fixed Locs {}
	dict set TopLevelPortInterface diag16fixed IOStandard {}
	dict set TopLevelPortInterface diag16sevr Name {diag16sevr}
	dict set TopLevelPortInterface diag16sevr Type UFix_2_0
	dict set TopLevelPortInterface diag16sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag16sevr BinaryPoint 0
	dict set TopLevelPortInterface diag16sevr Width 2
	dict set TopLevelPortInterface diag16sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag16sevr.dat}
	dict set TopLevelPortInterface diag16sevr IconText {diag16sevr}
	dict set TopLevelPortInterface diag16sevr Direction out
	dict set TopLevelPortInterface diag16sevr Period 12
	dict set TopLevelPortInterface diag16sevr Interface 0
	dict set TopLevelPortInterface diag16sevr InterfaceName {}
	dict set TopLevelPortInterface diag16sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag16sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag16sevr Locs {}
	dict set TopLevelPortInterface diag16sevr IOStandard {}
	dict set TopLevelPortInterface diag17data Name {diag17data}
	dict set TopLevelPortInterface diag17data Type Fix_18_0
	dict set TopLevelPortInterface diag17data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag17data BinaryPoint 0
	dict set TopLevelPortInterface diag17data Width 18
	dict set TopLevelPortInterface diag17data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag17data.dat}
	dict set TopLevelPortInterface diag17data IconText {diag17data}
	dict set TopLevelPortInterface diag17data Direction out
	dict set TopLevelPortInterface diag17data Period 1
	dict set TopLevelPortInterface diag17data Interface 0
	dict set TopLevelPortInterface diag17data InterfaceName {}
	dict set TopLevelPortInterface diag17data InterfaceString {DATA}
	dict set TopLevelPortInterface diag17data ClockDomain {dsp}
	dict set TopLevelPortInterface diag17data Locs {}
	dict set TopLevelPortInterface diag17data IOStandard {}
	dict set TopLevelPortInterface diag17fixed Name {diag17fixed}
	dict set TopLevelPortInterface diag17fixed Type Bool
	dict set TopLevelPortInterface diag17fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag17fixed BinaryPoint 0
	dict set TopLevelPortInterface diag17fixed Width 1
	dict set TopLevelPortInterface diag17fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag17fixed.dat}
	dict set TopLevelPortInterface diag17fixed IconText {diag17fixed}
	dict set TopLevelPortInterface diag17fixed Direction out
	dict set TopLevelPortInterface diag17fixed Period 12
	dict set TopLevelPortInterface diag17fixed Interface 0
	dict set TopLevelPortInterface diag17fixed InterfaceName {}
	dict set TopLevelPortInterface diag17fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag17fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag17fixed Locs {}
	dict set TopLevelPortInterface diag17fixed IOStandard {}
	dict set TopLevelPortInterface diag17sevr Name {diag17sevr}
	dict set TopLevelPortInterface diag17sevr Type UFix_2_0
	dict set TopLevelPortInterface diag17sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag17sevr BinaryPoint 0
	dict set TopLevelPortInterface diag17sevr Width 2
	dict set TopLevelPortInterface diag17sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag17sevr.dat}
	dict set TopLevelPortInterface diag17sevr IconText {diag17sevr}
	dict set TopLevelPortInterface diag17sevr Direction out
	dict set TopLevelPortInterface diag17sevr Period 12
	dict set TopLevelPortInterface diag17sevr Interface 0
	dict set TopLevelPortInterface diag17sevr InterfaceName {}
	dict set TopLevelPortInterface diag17sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag17sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag17sevr Locs {}
	dict set TopLevelPortInterface diag17sevr IOStandard {}
	dict set TopLevelPortInterface diag18data Name {diag18data}
	dict set TopLevelPortInterface diag18data Type Fix_18_0
	dict set TopLevelPortInterface diag18data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag18data BinaryPoint 0
	dict set TopLevelPortInterface diag18data Width 18
	dict set TopLevelPortInterface diag18data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag18data.dat}
	dict set TopLevelPortInterface diag18data IconText {diag18data}
	dict set TopLevelPortInterface diag18data Direction out
	dict set TopLevelPortInterface diag18data Period 1
	dict set TopLevelPortInterface diag18data Interface 0
	dict set TopLevelPortInterface diag18data InterfaceName {}
	dict set TopLevelPortInterface diag18data InterfaceString {DATA}
	dict set TopLevelPortInterface diag18data ClockDomain {dsp}
	dict set TopLevelPortInterface diag18data Locs {}
	dict set TopLevelPortInterface diag18data IOStandard {}
	dict set TopLevelPortInterface diag18fixed Name {diag18fixed}
	dict set TopLevelPortInterface diag18fixed Type Bool
	dict set TopLevelPortInterface diag18fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag18fixed BinaryPoint 0
	dict set TopLevelPortInterface diag18fixed Width 1
	dict set TopLevelPortInterface diag18fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag18fixed.dat}
	dict set TopLevelPortInterface diag18fixed IconText {diag18fixed}
	dict set TopLevelPortInterface diag18fixed Direction out
	dict set TopLevelPortInterface diag18fixed Period 12
	dict set TopLevelPortInterface diag18fixed Interface 0
	dict set TopLevelPortInterface diag18fixed InterfaceName {}
	dict set TopLevelPortInterface diag18fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag18fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag18fixed Locs {}
	dict set TopLevelPortInterface diag18fixed IOStandard {}
	dict set TopLevelPortInterface diag18sevr Name {diag18sevr}
	dict set TopLevelPortInterface diag18sevr Type UFix_2_0
	dict set TopLevelPortInterface diag18sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag18sevr BinaryPoint 0
	dict set TopLevelPortInterface diag18sevr Width 2
	dict set TopLevelPortInterface diag18sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag18sevr.dat}
	dict set TopLevelPortInterface diag18sevr IconText {diag18sevr}
	dict set TopLevelPortInterface diag18sevr Direction out
	dict set TopLevelPortInterface diag18sevr Period 12
	dict set TopLevelPortInterface diag18sevr Interface 0
	dict set TopLevelPortInterface diag18sevr InterfaceName {}
	dict set TopLevelPortInterface diag18sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag18sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag18sevr Locs {}
	dict set TopLevelPortInterface diag18sevr IOStandard {}
	dict set TopLevelPortInterface diag19data Name {diag19data}
	dict set TopLevelPortInterface diag19data Type Fix_18_0
	dict set TopLevelPortInterface diag19data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag19data BinaryPoint 0
	dict set TopLevelPortInterface diag19data Width 18
	dict set TopLevelPortInterface diag19data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag19data.dat}
	dict set TopLevelPortInterface diag19data IconText {diag19data}
	dict set TopLevelPortInterface diag19data Direction out
	dict set TopLevelPortInterface diag19data Period 1
	dict set TopLevelPortInterface diag19data Interface 0
	dict set TopLevelPortInterface diag19data InterfaceName {}
	dict set TopLevelPortInterface diag19data InterfaceString {DATA}
	dict set TopLevelPortInterface diag19data ClockDomain {dsp}
	dict set TopLevelPortInterface diag19data Locs {}
	dict set TopLevelPortInterface diag19data IOStandard {}
	dict set TopLevelPortInterface diag19fixed Name {diag19fixed}
	dict set TopLevelPortInterface diag19fixed Type Bool
	dict set TopLevelPortInterface diag19fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag19fixed BinaryPoint 0
	dict set TopLevelPortInterface diag19fixed Width 1
	dict set TopLevelPortInterface diag19fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag19fixed.dat}
	dict set TopLevelPortInterface diag19fixed IconText {diag19fixed}
	dict set TopLevelPortInterface diag19fixed Direction out
	dict set TopLevelPortInterface diag19fixed Period 12
	dict set TopLevelPortInterface diag19fixed Interface 0
	dict set TopLevelPortInterface diag19fixed InterfaceName {}
	dict set TopLevelPortInterface diag19fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag19fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag19fixed Locs {}
	dict set TopLevelPortInterface diag19fixed IOStandard {}
	dict set TopLevelPortInterface diag19sevr Name {diag19sevr}
	dict set TopLevelPortInterface diag19sevr Type UFix_2_0
	dict set TopLevelPortInterface diag19sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag19sevr BinaryPoint 0
	dict set TopLevelPortInterface diag19sevr Width 2
	dict set TopLevelPortInterface diag19sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag19sevr.dat}
	dict set TopLevelPortInterface diag19sevr IconText {diag19sevr}
	dict set TopLevelPortInterface diag19sevr Direction out
	dict set TopLevelPortInterface diag19sevr Period 12
	dict set TopLevelPortInterface diag19sevr Interface 0
	dict set TopLevelPortInterface diag19sevr InterfaceName {}
	dict set TopLevelPortInterface diag19sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag19sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag19sevr Locs {}
	dict set TopLevelPortInterface diag19sevr IOStandard {}
	dict set TopLevelPortInterface diag1data Name {diag1data}
	dict set TopLevelPortInterface diag1data Type Fix_18_16
	dict set TopLevelPortInterface diag1data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag1data BinaryPoint 16
	dict set TopLevelPortInterface diag1data Width 18
	dict set TopLevelPortInterface diag1data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag1data.dat}
	dict set TopLevelPortInterface diag1data IconText {diag1data}
	dict set TopLevelPortInterface diag1data Direction out
	dict set TopLevelPortInterface diag1data Period 12
	dict set TopLevelPortInterface diag1data Interface 0
	dict set TopLevelPortInterface diag1data InterfaceName {}
	dict set TopLevelPortInterface diag1data InterfaceString {DATA}
	dict set TopLevelPortInterface diag1data ClockDomain {dsp}
	dict set TopLevelPortInterface diag1data Locs {}
	dict set TopLevelPortInterface diag1data IOStandard {}
	dict set TopLevelPortInterface diag1fixed Name {diag1fixed}
	dict set TopLevelPortInterface diag1fixed Type Bool
	dict set TopLevelPortInterface diag1fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag1fixed BinaryPoint 0
	dict set TopLevelPortInterface diag1fixed Width 1
	dict set TopLevelPortInterface diag1fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag1fixed.dat}
	dict set TopLevelPortInterface diag1fixed IconText {diag1fixed}
	dict set TopLevelPortInterface diag1fixed Direction out
	dict set TopLevelPortInterface diag1fixed Period 12
	dict set TopLevelPortInterface diag1fixed Interface 0
	dict set TopLevelPortInterface diag1fixed InterfaceName {}
	dict set TopLevelPortInterface diag1fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag1fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag1fixed Locs {}
	dict set TopLevelPortInterface diag1fixed IOStandard {}
	dict set TopLevelPortInterface diag1sevr Name {diag1sevr}
	dict set TopLevelPortInterface diag1sevr Type UFix_2_0
	dict set TopLevelPortInterface diag1sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag1sevr BinaryPoint 0
	dict set TopLevelPortInterface diag1sevr Width 2
	dict set TopLevelPortInterface diag1sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag1sevr.dat}
	dict set TopLevelPortInterface diag1sevr IconText {diag1sevr}
	dict set TopLevelPortInterface diag1sevr Direction out
	dict set TopLevelPortInterface diag1sevr Period 12
	dict set TopLevelPortInterface diag1sevr Interface 0
	dict set TopLevelPortInterface diag1sevr InterfaceName {}
	dict set TopLevelPortInterface diag1sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag1sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag1sevr Locs {}
	dict set TopLevelPortInterface diag1sevr IOStandard {}
	dict set TopLevelPortInterface diag20data Name {diag20data}
	dict set TopLevelPortInterface diag20data Type Fix_18_0
	dict set TopLevelPortInterface diag20data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag20data BinaryPoint 0
	dict set TopLevelPortInterface diag20data Width 18
	dict set TopLevelPortInterface diag20data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag20data.dat}
	dict set TopLevelPortInterface diag20data IconText {diag20data}
	dict set TopLevelPortInterface diag20data Direction out
	dict set TopLevelPortInterface diag20data Period 1
	dict set TopLevelPortInterface diag20data Interface 0
	dict set TopLevelPortInterface diag20data InterfaceName {}
	dict set TopLevelPortInterface diag20data InterfaceString {DATA}
	dict set TopLevelPortInterface diag20data ClockDomain {dsp}
	dict set TopLevelPortInterface diag20data Locs {}
	dict set TopLevelPortInterface diag20data IOStandard {}
	dict set TopLevelPortInterface diag20fixed Name {diag20fixed}
	dict set TopLevelPortInterface diag20fixed Type Bool
	dict set TopLevelPortInterface diag20fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag20fixed BinaryPoint 0
	dict set TopLevelPortInterface diag20fixed Width 1
	dict set TopLevelPortInterface diag20fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag20fixed.dat}
	dict set TopLevelPortInterface diag20fixed IconText {diag20fixed}
	dict set TopLevelPortInterface diag20fixed Direction out
	dict set TopLevelPortInterface diag20fixed Period 12
	dict set TopLevelPortInterface diag20fixed Interface 0
	dict set TopLevelPortInterface diag20fixed InterfaceName {}
	dict set TopLevelPortInterface diag20fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag20fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag20fixed Locs {}
	dict set TopLevelPortInterface diag20fixed IOStandard {}
	dict set TopLevelPortInterface diag20sevr Name {diag20sevr}
	dict set TopLevelPortInterface diag20sevr Type UFix_2_0
	dict set TopLevelPortInterface diag20sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag20sevr BinaryPoint 0
	dict set TopLevelPortInterface diag20sevr Width 2
	dict set TopLevelPortInterface diag20sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag20sevr.dat}
	dict set TopLevelPortInterface diag20sevr IconText {diag20sevr}
	dict set TopLevelPortInterface diag20sevr Direction out
	dict set TopLevelPortInterface diag20sevr Period 12
	dict set TopLevelPortInterface diag20sevr Interface 0
	dict set TopLevelPortInterface diag20sevr InterfaceName {}
	dict set TopLevelPortInterface diag20sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag20sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag20sevr Locs {}
	dict set TopLevelPortInterface diag20sevr IOStandard {}
	dict set TopLevelPortInterface diag21data Name {diag21data}
	dict set TopLevelPortInterface diag21data Type Fix_18_0
	dict set TopLevelPortInterface diag21data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag21data BinaryPoint 0
	dict set TopLevelPortInterface diag21data Width 18
	dict set TopLevelPortInterface diag21data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag21data.dat}
	dict set TopLevelPortInterface diag21data IconText {diag21data}
	dict set TopLevelPortInterface diag21data Direction out
	dict set TopLevelPortInterface diag21data Period 1
	dict set TopLevelPortInterface diag21data Interface 0
	dict set TopLevelPortInterface diag21data InterfaceName {}
	dict set TopLevelPortInterface diag21data InterfaceString {DATA}
	dict set TopLevelPortInterface diag21data ClockDomain {dsp}
	dict set TopLevelPortInterface diag21data Locs {}
	dict set TopLevelPortInterface diag21data IOStandard {}
	dict set TopLevelPortInterface diag21fixed Name {diag21fixed}
	dict set TopLevelPortInterface diag21fixed Type Bool
	dict set TopLevelPortInterface diag21fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag21fixed BinaryPoint 0
	dict set TopLevelPortInterface diag21fixed Width 1
	dict set TopLevelPortInterface diag21fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag21fixed.dat}
	dict set TopLevelPortInterface diag21fixed IconText {diag21fixed}
	dict set TopLevelPortInterface diag21fixed Direction out
	dict set TopLevelPortInterface diag21fixed Period 12
	dict set TopLevelPortInterface diag21fixed Interface 0
	dict set TopLevelPortInterface diag21fixed InterfaceName {}
	dict set TopLevelPortInterface diag21fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag21fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag21fixed Locs {}
	dict set TopLevelPortInterface diag21fixed IOStandard {}
	dict set TopLevelPortInterface diag21sevr Name {diag21sevr}
	dict set TopLevelPortInterface diag21sevr Type UFix_2_0
	dict set TopLevelPortInterface diag21sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag21sevr BinaryPoint 0
	dict set TopLevelPortInterface diag21sevr Width 2
	dict set TopLevelPortInterface diag21sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag21sevr.dat}
	dict set TopLevelPortInterface diag21sevr IconText {diag21sevr}
	dict set TopLevelPortInterface diag21sevr Direction out
	dict set TopLevelPortInterface diag21sevr Period 12
	dict set TopLevelPortInterface diag21sevr Interface 0
	dict set TopLevelPortInterface diag21sevr InterfaceName {}
	dict set TopLevelPortInterface diag21sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag21sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag21sevr Locs {}
	dict set TopLevelPortInterface diag21sevr IOStandard {}
	dict set TopLevelPortInterface diag22data Name {diag22data}
	dict set TopLevelPortInterface diag22data Type Fix_18_0
	dict set TopLevelPortInterface diag22data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag22data BinaryPoint 0
	dict set TopLevelPortInterface diag22data Width 18
	dict set TopLevelPortInterface diag22data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag22data.dat}
	dict set TopLevelPortInterface diag22data IconText {diag22data}
	dict set TopLevelPortInterface diag22data Direction out
	dict set TopLevelPortInterface diag22data Period 1
	dict set TopLevelPortInterface diag22data Interface 0
	dict set TopLevelPortInterface diag22data InterfaceName {}
	dict set TopLevelPortInterface diag22data InterfaceString {DATA}
	dict set TopLevelPortInterface diag22data ClockDomain {dsp}
	dict set TopLevelPortInterface diag22data Locs {}
	dict set TopLevelPortInterface diag22data IOStandard {}
	dict set TopLevelPortInterface diag22fixed Name {diag22fixed}
	dict set TopLevelPortInterface diag22fixed Type Bool
	dict set TopLevelPortInterface diag22fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag22fixed BinaryPoint 0
	dict set TopLevelPortInterface diag22fixed Width 1
	dict set TopLevelPortInterface diag22fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag22fixed.dat}
	dict set TopLevelPortInterface diag22fixed IconText {diag22fixed}
	dict set TopLevelPortInterface diag22fixed Direction out
	dict set TopLevelPortInterface diag22fixed Period 12
	dict set TopLevelPortInterface diag22fixed Interface 0
	dict set TopLevelPortInterface diag22fixed InterfaceName {}
	dict set TopLevelPortInterface diag22fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag22fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag22fixed Locs {}
	dict set TopLevelPortInterface diag22fixed IOStandard {}
	dict set TopLevelPortInterface diag22sevr Name {diag22sevr}
	dict set TopLevelPortInterface diag22sevr Type UFix_2_0
	dict set TopLevelPortInterface diag22sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag22sevr BinaryPoint 0
	dict set TopLevelPortInterface diag22sevr Width 2
	dict set TopLevelPortInterface diag22sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag22sevr.dat}
	dict set TopLevelPortInterface diag22sevr IconText {diag22sevr}
	dict set TopLevelPortInterface diag22sevr Direction out
	dict set TopLevelPortInterface diag22sevr Period 12
	dict set TopLevelPortInterface diag22sevr Interface 0
	dict set TopLevelPortInterface diag22sevr InterfaceName {}
	dict set TopLevelPortInterface diag22sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag22sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag22sevr Locs {}
	dict set TopLevelPortInterface diag22sevr IOStandard {}
	dict set TopLevelPortInterface diag23data Name {diag23data}
	dict set TopLevelPortInterface diag23data Type Fix_18_0
	dict set TopLevelPortInterface diag23data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag23data BinaryPoint 0
	dict set TopLevelPortInterface diag23data Width 18
	dict set TopLevelPortInterface diag23data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag23data.dat}
	dict set TopLevelPortInterface diag23data IconText {diag23data}
	dict set TopLevelPortInterface diag23data Direction out
	dict set TopLevelPortInterface diag23data Period 1
	dict set TopLevelPortInterface diag23data Interface 0
	dict set TopLevelPortInterface diag23data InterfaceName {}
	dict set TopLevelPortInterface diag23data InterfaceString {DATA}
	dict set TopLevelPortInterface diag23data ClockDomain {dsp}
	dict set TopLevelPortInterface diag23data Locs {}
	dict set TopLevelPortInterface diag23data IOStandard {}
	dict set TopLevelPortInterface diag23fixed Name {diag23fixed}
	dict set TopLevelPortInterface diag23fixed Type Bool
	dict set TopLevelPortInterface diag23fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag23fixed BinaryPoint 0
	dict set TopLevelPortInterface diag23fixed Width 1
	dict set TopLevelPortInterface diag23fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag23fixed.dat}
	dict set TopLevelPortInterface diag23fixed IconText {diag23fixed}
	dict set TopLevelPortInterface diag23fixed Direction out
	dict set TopLevelPortInterface diag23fixed Period 12
	dict set TopLevelPortInterface diag23fixed Interface 0
	dict set TopLevelPortInterface diag23fixed InterfaceName {}
	dict set TopLevelPortInterface diag23fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag23fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag23fixed Locs {}
	dict set TopLevelPortInterface diag23fixed IOStandard {}
	dict set TopLevelPortInterface diag23sevr Name {diag23sevr}
	dict set TopLevelPortInterface diag23sevr Type UFix_2_0
	dict set TopLevelPortInterface diag23sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag23sevr BinaryPoint 0
	dict set TopLevelPortInterface diag23sevr Width 2
	dict set TopLevelPortInterface diag23sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag23sevr.dat}
	dict set TopLevelPortInterface diag23sevr IconText {diag23sevr}
	dict set TopLevelPortInterface diag23sevr Direction out
	dict set TopLevelPortInterface diag23sevr Period 12
	dict set TopLevelPortInterface diag23sevr Interface 0
	dict set TopLevelPortInterface diag23sevr InterfaceName {}
	dict set TopLevelPortInterface diag23sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag23sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag23sevr Locs {}
	dict set TopLevelPortInterface diag23sevr IOStandard {}
	dict set TopLevelPortInterface diag24data Name {diag24data}
	dict set TopLevelPortInterface diag24data Type Fix_18_0
	dict set TopLevelPortInterface diag24data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag24data BinaryPoint 0
	dict set TopLevelPortInterface diag24data Width 18
	dict set TopLevelPortInterface diag24data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag24data.dat}
	dict set TopLevelPortInterface diag24data IconText {diag24data}
	dict set TopLevelPortInterface diag24data Direction out
	dict set TopLevelPortInterface diag24data Period 1
	dict set TopLevelPortInterface diag24data Interface 0
	dict set TopLevelPortInterface diag24data InterfaceName {}
	dict set TopLevelPortInterface diag24data InterfaceString {DATA}
	dict set TopLevelPortInterface diag24data ClockDomain {dsp}
	dict set TopLevelPortInterface diag24data Locs {}
	dict set TopLevelPortInterface diag24data IOStandard {}
	dict set TopLevelPortInterface diag24fixed Name {diag24fixed}
	dict set TopLevelPortInterface diag24fixed Type Bool
	dict set TopLevelPortInterface diag24fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag24fixed BinaryPoint 0
	dict set TopLevelPortInterface diag24fixed Width 1
	dict set TopLevelPortInterface diag24fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag24fixed.dat}
	dict set TopLevelPortInterface diag24fixed IconText {diag24fixed}
	dict set TopLevelPortInterface diag24fixed Direction out
	dict set TopLevelPortInterface diag24fixed Period 12
	dict set TopLevelPortInterface diag24fixed Interface 0
	dict set TopLevelPortInterface diag24fixed InterfaceName {}
	dict set TopLevelPortInterface diag24fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag24fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag24fixed Locs {}
	dict set TopLevelPortInterface diag24fixed IOStandard {}
	dict set TopLevelPortInterface diag24sevr Name {diag24sevr}
	dict set TopLevelPortInterface diag24sevr Type UFix_2_0
	dict set TopLevelPortInterface diag24sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag24sevr BinaryPoint 0
	dict set TopLevelPortInterface diag24sevr Width 2
	dict set TopLevelPortInterface diag24sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag24sevr.dat}
	dict set TopLevelPortInterface diag24sevr IconText {diag24sevr}
	dict set TopLevelPortInterface diag24sevr Direction out
	dict set TopLevelPortInterface diag24sevr Period 12
	dict set TopLevelPortInterface diag24sevr Interface 0
	dict set TopLevelPortInterface diag24sevr InterfaceName {}
	dict set TopLevelPortInterface diag24sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag24sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag24sevr Locs {}
	dict set TopLevelPortInterface diag24sevr IOStandard {}
	dict set TopLevelPortInterface diag25data Name {diag25data}
	dict set TopLevelPortInterface diag25data Type Fix_18_0
	dict set TopLevelPortInterface diag25data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag25data BinaryPoint 0
	dict set TopLevelPortInterface diag25data Width 18
	dict set TopLevelPortInterface diag25data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag25data.dat}
	dict set TopLevelPortInterface diag25data IconText {diag25data}
	dict set TopLevelPortInterface diag25data Direction out
	dict set TopLevelPortInterface diag25data Period 1
	dict set TopLevelPortInterface diag25data Interface 0
	dict set TopLevelPortInterface diag25data InterfaceName {}
	dict set TopLevelPortInterface diag25data InterfaceString {DATA}
	dict set TopLevelPortInterface diag25data ClockDomain {dsp}
	dict set TopLevelPortInterface diag25data Locs {}
	dict set TopLevelPortInterface diag25data IOStandard {}
	dict set TopLevelPortInterface diag25fixed Name {diag25fixed}
	dict set TopLevelPortInterface diag25fixed Type Bool
	dict set TopLevelPortInterface diag25fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag25fixed BinaryPoint 0
	dict set TopLevelPortInterface diag25fixed Width 1
	dict set TopLevelPortInterface diag25fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag25fixed.dat}
	dict set TopLevelPortInterface diag25fixed IconText {diag25fixed}
	dict set TopLevelPortInterface diag25fixed Direction out
	dict set TopLevelPortInterface diag25fixed Period 12
	dict set TopLevelPortInterface diag25fixed Interface 0
	dict set TopLevelPortInterface diag25fixed InterfaceName {}
	dict set TopLevelPortInterface diag25fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag25fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag25fixed Locs {}
	dict set TopLevelPortInterface diag25fixed IOStandard {}
	dict set TopLevelPortInterface diag25sevr Name {diag25sevr}
	dict set TopLevelPortInterface diag25sevr Type UFix_2_0
	dict set TopLevelPortInterface diag25sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag25sevr BinaryPoint 0
	dict set TopLevelPortInterface diag25sevr Width 2
	dict set TopLevelPortInterface diag25sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag25sevr.dat}
	dict set TopLevelPortInterface diag25sevr IconText {diag25sevr}
	dict set TopLevelPortInterface diag25sevr Direction out
	dict set TopLevelPortInterface diag25sevr Period 12
	dict set TopLevelPortInterface diag25sevr Interface 0
	dict set TopLevelPortInterface diag25sevr InterfaceName {}
	dict set TopLevelPortInterface diag25sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag25sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag25sevr Locs {}
	dict set TopLevelPortInterface diag25sevr IOStandard {}
	dict set TopLevelPortInterface diag26data Name {diag26data}
	dict set TopLevelPortInterface diag26data Type Fix_18_0
	dict set TopLevelPortInterface diag26data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag26data BinaryPoint 0
	dict set TopLevelPortInterface diag26data Width 18
	dict set TopLevelPortInterface diag26data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag26data.dat}
	dict set TopLevelPortInterface diag26data IconText {diag26data}
	dict set TopLevelPortInterface diag26data Direction out
	dict set TopLevelPortInterface diag26data Period 1
	dict set TopLevelPortInterface diag26data Interface 0
	dict set TopLevelPortInterface diag26data InterfaceName {}
	dict set TopLevelPortInterface diag26data InterfaceString {DATA}
	dict set TopLevelPortInterface diag26data ClockDomain {dsp}
	dict set TopLevelPortInterface diag26data Locs {}
	dict set TopLevelPortInterface diag26data IOStandard {}
	dict set TopLevelPortInterface diag26fixed Name {diag26fixed}
	dict set TopLevelPortInterface diag26fixed Type Bool
	dict set TopLevelPortInterface diag26fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag26fixed BinaryPoint 0
	dict set TopLevelPortInterface diag26fixed Width 1
	dict set TopLevelPortInterface diag26fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag26fixed.dat}
	dict set TopLevelPortInterface diag26fixed IconText {diag26fixed}
	dict set TopLevelPortInterface diag26fixed Direction out
	dict set TopLevelPortInterface diag26fixed Period 12
	dict set TopLevelPortInterface diag26fixed Interface 0
	dict set TopLevelPortInterface diag26fixed InterfaceName {}
	dict set TopLevelPortInterface diag26fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag26fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag26fixed Locs {}
	dict set TopLevelPortInterface diag26fixed IOStandard {}
	dict set TopLevelPortInterface diag26sevr Name {diag26sevr}
	dict set TopLevelPortInterface diag26sevr Type UFix_2_0
	dict set TopLevelPortInterface diag26sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag26sevr BinaryPoint 0
	dict set TopLevelPortInterface diag26sevr Width 2
	dict set TopLevelPortInterface diag26sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag26sevr.dat}
	dict set TopLevelPortInterface diag26sevr IconText {diag26sevr}
	dict set TopLevelPortInterface diag26sevr Direction out
	dict set TopLevelPortInterface diag26sevr Period 12
	dict set TopLevelPortInterface diag26sevr Interface 0
	dict set TopLevelPortInterface diag26sevr InterfaceName {}
	dict set TopLevelPortInterface diag26sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag26sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag26sevr Locs {}
	dict set TopLevelPortInterface diag26sevr IOStandard {}
	dict set TopLevelPortInterface diag27data Name {diag27data}
	dict set TopLevelPortInterface diag27data Type Fix_18_0
	dict set TopLevelPortInterface diag27data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag27data BinaryPoint 0
	dict set TopLevelPortInterface diag27data Width 18
	dict set TopLevelPortInterface diag27data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag27data.dat}
	dict set TopLevelPortInterface diag27data IconText {diag27data}
	dict set TopLevelPortInterface diag27data Direction out
	dict set TopLevelPortInterface diag27data Period 1
	dict set TopLevelPortInterface diag27data Interface 0
	dict set TopLevelPortInterface diag27data InterfaceName {}
	dict set TopLevelPortInterface diag27data InterfaceString {DATA}
	dict set TopLevelPortInterface diag27data ClockDomain {dsp}
	dict set TopLevelPortInterface diag27data Locs {}
	dict set TopLevelPortInterface diag27data IOStandard {}
	dict set TopLevelPortInterface diag27fixed Name {diag27fixed}
	dict set TopLevelPortInterface diag27fixed Type Bool
	dict set TopLevelPortInterface diag27fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag27fixed BinaryPoint 0
	dict set TopLevelPortInterface diag27fixed Width 1
	dict set TopLevelPortInterface diag27fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag27fixed.dat}
	dict set TopLevelPortInterface diag27fixed IconText {diag27fixed}
	dict set TopLevelPortInterface diag27fixed Direction out
	dict set TopLevelPortInterface diag27fixed Period 12
	dict set TopLevelPortInterface diag27fixed Interface 0
	dict set TopLevelPortInterface diag27fixed InterfaceName {}
	dict set TopLevelPortInterface diag27fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag27fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag27fixed Locs {}
	dict set TopLevelPortInterface diag27fixed IOStandard {}
	dict set TopLevelPortInterface diag27sevr Name {diag27sevr}
	dict set TopLevelPortInterface diag27sevr Type UFix_2_0
	dict set TopLevelPortInterface diag27sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag27sevr BinaryPoint 0
	dict set TopLevelPortInterface diag27sevr Width 2
	dict set TopLevelPortInterface diag27sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag27sevr.dat}
	dict set TopLevelPortInterface diag27sevr IconText {diag27sevr}
	dict set TopLevelPortInterface diag27sevr Direction out
	dict set TopLevelPortInterface diag27sevr Period 12
	dict set TopLevelPortInterface diag27sevr Interface 0
	dict set TopLevelPortInterface diag27sevr InterfaceName {}
	dict set TopLevelPortInterface diag27sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag27sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag27sevr Locs {}
	dict set TopLevelPortInterface diag27sevr IOStandard {}
	dict set TopLevelPortInterface diag28data Name {diag28data}
	dict set TopLevelPortInterface diag28data Type Fix_18_0
	dict set TopLevelPortInterface diag28data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag28data BinaryPoint 0
	dict set TopLevelPortInterface diag28data Width 18
	dict set TopLevelPortInterface diag28data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag28data.dat}
	dict set TopLevelPortInterface diag28data IconText {diag28data}
	dict set TopLevelPortInterface diag28data Direction out
	dict set TopLevelPortInterface diag28data Period 1
	dict set TopLevelPortInterface diag28data Interface 0
	dict set TopLevelPortInterface diag28data InterfaceName {}
	dict set TopLevelPortInterface diag28data InterfaceString {DATA}
	dict set TopLevelPortInterface diag28data ClockDomain {dsp}
	dict set TopLevelPortInterface diag28data Locs {}
	dict set TopLevelPortInterface diag28data IOStandard {}
	dict set TopLevelPortInterface diag28fixed Name {diag28fixed}
	dict set TopLevelPortInterface diag28fixed Type Bool
	dict set TopLevelPortInterface diag28fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag28fixed BinaryPoint 0
	dict set TopLevelPortInterface diag28fixed Width 1
	dict set TopLevelPortInterface diag28fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag28fixed.dat}
	dict set TopLevelPortInterface diag28fixed IconText {diag28fixed}
	dict set TopLevelPortInterface diag28fixed Direction out
	dict set TopLevelPortInterface diag28fixed Period 12
	dict set TopLevelPortInterface diag28fixed Interface 0
	dict set TopLevelPortInterface diag28fixed InterfaceName {}
	dict set TopLevelPortInterface diag28fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag28fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag28fixed Locs {}
	dict set TopLevelPortInterface diag28fixed IOStandard {}
	dict set TopLevelPortInterface diag28sevr Name {diag28sevr}
	dict set TopLevelPortInterface diag28sevr Type UFix_2_0
	dict set TopLevelPortInterface diag28sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag28sevr BinaryPoint 0
	dict set TopLevelPortInterface diag28sevr Width 2
	dict set TopLevelPortInterface diag28sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag28sevr.dat}
	dict set TopLevelPortInterface diag28sevr IconText {diag28sevr}
	dict set TopLevelPortInterface diag28sevr Direction out
	dict set TopLevelPortInterface diag28sevr Period 12
	dict set TopLevelPortInterface diag28sevr Interface 0
	dict set TopLevelPortInterface diag28sevr InterfaceName {}
	dict set TopLevelPortInterface diag28sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag28sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag28sevr Locs {}
	dict set TopLevelPortInterface diag28sevr IOStandard {}
	dict set TopLevelPortInterface diag29data Name {diag29data}
	dict set TopLevelPortInterface diag29data Type Fix_18_0
	dict set TopLevelPortInterface diag29data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag29data BinaryPoint 0
	dict set TopLevelPortInterface diag29data Width 18
	dict set TopLevelPortInterface diag29data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag29data.dat}
	dict set TopLevelPortInterface diag29data IconText {diag29data}
	dict set TopLevelPortInterface diag29data Direction out
	dict set TopLevelPortInterface diag29data Period 1
	dict set TopLevelPortInterface diag29data Interface 0
	dict set TopLevelPortInterface diag29data InterfaceName {}
	dict set TopLevelPortInterface diag29data InterfaceString {DATA}
	dict set TopLevelPortInterface diag29data ClockDomain {dsp}
	dict set TopLevelPortInterface diag29data Locs {}
	dict set TopLevelPortInterface diag29data IOStandard {}
	dict set TopLevelPortInterface diag29fixed Name {diag29fixed}
	dict set TopLevelPortInterface diag29fixed Type Bool
	dict set TopLevelPortInterface diag29fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag29fixed BinaryPoint 0
	dict set TopLevelPortInterface diag29fixed Width 1
	dict set TopLevelPortInterface diag29fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag29fixed.dat}
	dict set TopLevelPortInterface diag29fixed IconText {diag29fixed}
	dict set TopLevelPortInterface diag29fixed Direction out
	dict set TopLevelPortInterface diag29fixed Period 12
	dict set TopLevelPortInterface diag29fixed Interface 0
	dict set TopLevelPortInterface diag29fixed InterfaceName {}
	dict set TopLevelPortInterface diag29fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag29fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag29fixed Locs {}
	dict set TopLevelPortInterface diag29fixed IOStandard {}
	dict set TopLevelPortInterface diag29sevr Name {diag29sevr}
	dict set TopLevelPortInterface diag29sevr Type UFix_2_0
	dict set TopLevelPortInterface diag29sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag29sevr BinaryPoint 0
	dict set TopLevelPortInterface diag29sevr Width 2
	dict set TopLevelPortInterface diag29sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag29sevr.dat}
	dict set TopLevelPortInterface diag29sevr IconText {diag29sevr}
	dict set TopLevelPortInterface diag29sevr Direction out
	dict set TopLevelPortInterface diag29sevr Period 12
	dict set TopLevelPortInterface diag29sevr Interface 0
	dict set TopLevelPortInterface diag29sevr InterfaceName {}
	dict set TopLevelPortInterface diag29sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag29sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag29sevr Locs {}
	dict set TopLevelPortInterface diag29sevr IOStandard {}
	dict set TopLevelPortInterface diag2data Name {diag2data}
	dict set TopLevelPortInterface diag2data Type Fix_18_15
	dict set TopLevelPortInterface diag2data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag2data BinaryPoint 15
	dict set TopLevelPortInterface diag2data Width 18
	dict set TopLevelPortInterface diag2data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag2data.dat}
	dict set TopLevelPortInterface diag2data IconText {diag2data}
	dict set TopLevelPortInterface diag2data Direction out
	dict set TopLevelPortInterface diag2data Period 12
	dict set TopLevelPortInterface diag2data Interface 0
	dict set TopLevelPortInterface diag2data InterfaceName {}
	dict set TopLevelPortInterface diag2data InterfaceString {DATA}
	dict set TopLevelPortInterface diag2data ClockDomain {dsp}
	dict set TopLevelPortInterface diag2data Locs {}
	dict set TopLevelPortInterface diag2data IOStandard {}
	dict set TopLevelPortInterface diag2fixed Name {diag2fixed}
	dict set TopLevelPortInterface diag2fixed Type Bool
	dict set TopLevelPortInterface diag2fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag2fixed BinaryPoint 0
	dict set TopLevelPortInterface diag2fixed Width 1
	dict set TopLevelPortInterface diag2fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag2fixed.dat}
	dict set TopLevelPortInterface diag2fixed IconText {diag2fixed}
	dict set TopLevelPortInterface diag2fixed Direction out
	dict set TopLevelPortInterface diag2fixed Period 12
	dict set TopLevelPortInterface diag2fixed Interface 0
	dict set TopLevelPortInterface diag2fixed InterfaceName {}
	dict set TopLevelPortInterface diag2fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag2fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag2fixed Locs {}
	dict set TopLevelPortInterface diag2fixed IOStandard {}
	dict set TopLevelPortInterface diag2sevr Name {diag2sevr}
	dict set TopLevelPortInterface diag2sevr Type UFix_2_0
	dict set TopLevelPortInterface diag2sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag2sevr BinaryPoint 0
	dict set TopLevelPortInterface diag2sevr Width 2
	dict set TopLevelPortInterface diag2sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag2sevr.dat}
	dict set TopLevelPortInterface diag2sevr IconText {diag2sevr}
	dict set TopLevelPortInterface diag2sevr Direction out
	dict set TopLevelPortInterface diag2sevr Period 12
	dict set TopLevelPortInterface diag2sevr Interface 0
	dict set TopLevelPortInterface diag2sevr InterfaceName {}
	dict set TopLevelPortInterface diag2sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag2sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag2sevr Locs {}
	dict set TopLevelPortInterface diag2sevr IOStandard {}
	dict set TopLevelPortInterface diag30data Name {diag30data}
	dict set TopLevelPortInterface diag30data Type Fix_18_0
	dict set TopLevelPortInterface diag30data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag30data BinaryPoint 0
	dict set TopLevelPortInterface diag30data Width 18
	dict set TopLevelPortInterface diag30data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag30data.dat}
	dict set TopLevelPortInterface diag30data IconText {diag30data}
	dict set TopLevelPortInterface diag30data Direction out
	dict set TopLevelPortInterface diag30data Period 1
	dict set TopLevelPortInterface diag30data Interface 0
	dict set TopLevelPortInterface diag30data InterfaceName {}
	dict set TopLevelPortInterface diag30data InterfaceString {DATA}
	dict set TopLevelPortInterface diag30data ClockDomain {dsp}
	dict set TopLevelPortInterface diag30data Locs {}
	dict set TopLevelPortInterface diag30data IOStandard {}
	dict set TopLevelPortInterface diag30fixed Name {diag30fixed}
	dict set TopLevelPortInterface diag30fixed Type Bool
	dict set TopLevelPortInterface diag30fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag30fixed BinaryPoint 0
	dict set TopLevelPortInterface diag30fixed Width 1
	dict set TopLevelPortInterface diag30fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag30fixed.dat}
	dict set TopLevelPortInterface diag30fixed IconText {diag30fixed}
	dict set TopLevelPortInterface diag30fixed Direction out
	dict set TopLevelPortInterface diag30fixed Period 12
	dict set TopLevelPortInterface diag30fixed Interface 0
	dict set TopLevelPortInterface diag30fixed InterfaceName {}
	dict set TopLevelPortInterface diag30fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag30fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag30fixed Locs {}
	dict set TopLevelPortInterface diag30fixed IOStandard {}
	dict set TopLevelPortInterface diag30sevr Name {diag30sevr}
	dict set TopLevelPortInterface diag30sevr Type UFix_2_0
	dict set TopLevelPortInterface diag30sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag30sevr BinaryPoint 0
	dict set TopLevelPortInterface diag30sevr Width 2
	dict set TopLevelPortInterface diag30sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag30sevr.dat}
	dict set TopLevelPortInterface diag30sevr IconText {diag30sevr}
	dict set TopLevelPortInterface diag30sevr Direction out
	dict set TopLevelPortInterface diag30sevr Period 12
	dict set TopLevelPortInterface diag30sevr Interface 0
	dict set TopLevelPortInterface diag30sevr InterfaceName {}
	dict set TopLevelPortInterface diag30sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag30sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag30sevr Locs {}
	dict set TopLevelPortInterface diag30sevr IOStandard {}
	dict set TopLevelPortInterface diag31data Name {diag31data}
	dict set TopLevelPortInterface diag31data Type Fix_18_0
	dict set TopLevelPortInterface diag31data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag31data BinaryPoint 0
	dict set TopLevelPortInterface diag31data Width 18
	dict set TopLevelPortInterface diag31data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag31data.dat}
	dict set TopLevelPortInterface diag31data IconText {diag31data}
	dict set TopLevelPortInterface diag31data Direction out
	dict set TopLevelPortInterface diag31data Period 1
	dict set TopLevelPortInterface diag31data Interface 0
	dict set TopLevelPortInterface diag31data InterfaceName {}
	dict set TopLevelPortInterface diag31data InterfaceString {DATA}
	dict set TopLevelPortInterface diag31data ClockDomain {dsp}
	dict set TopLevelPortInterface diag31data Locs {}
	dict set TopLevelPortInterface diag31data IOStandard {}
	dict set TopLevelPortInterface diag31fixed Name {diag31fixed}
	dict set TopLevelPortInterface diag31fixed Type Bool
	dict set TopLevelPortInterface diag31fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag31fixed BinaryPoint 0
	dict set TopLevelPortInterface diag31fixed Width 1
	dict set TopLevelPortInterface diag31fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag31fixed.dat}
	dict set TopLevelPortInterface diag31fixed IconText {diag31fixed}
	dict set TopLevelPortInterface diag31fixed Direction out
	dict set TopLevelPortInterface diag31fixed Period 12
	dict set TopLevelPortInterface diag31fixed Interface 0
	dict set TopLevelPortInterface diag31fixed InterfaceName {}
	dict set TopLevelPortInterface diag31fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag31fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag31fixed Locs {}
	dict set TopLevelPortInterface diag31fixed IOStandard {}
	dict set TopLevelPortInterface diag31sevr Name {diag31sevr}
	dict set TopLevelPortInterface diag31sevr Type UFix_2_0
	dict set TopLevelPortInterface diag31sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag31sevr BinaryPoint 0
	dict set TopLevelPortInterface diag31sevr Width 2
	dict set TopLevelPortInterface diag31sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag31sevr.dat}
	dict set TopLevelPortInterface diag31sevr IconText {diag31sevr}
	dict set TopLevelPortInterface diag31sevr Direction out
	dict set TopLevelPortInterface diag31sevr Period 12
	dict set TopLevelPortInterface diag31sevr Interface 0
	dict set TopLevelPortInterface diag31sevr InterfaceName {}
	dict set TopLevelPortInterface diag31sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag31sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag31sevr Locs {}
	dict set TopLevelPortInterface diag31sevr IOStandard {}
	dict set TopLevelPortInterface diag3data Name {diag3data}
	dict set TopLevelPortInterface diag3data Type Fix_18_15
	dict set TopLevelPortInterface diag3data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag3data BinaryPoint 15
	dict set TopLevelPortInterface diag3data Width 18
	dict set TopLevelPortInterface diag3data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag3data.dat}
	dict set TopLevelPortInterface diag3data IconText {diag3data}
	dict set TopLevelPortInterface diag3data Direction out
	dict set TopLevelPortInterface diag3data Period 12
	dict set TopLevelPortInterface diag3data Interface 0
	dict set TopLevelPortInterface diag3data InterfaceName {}
	dict set TopLevelPortInterface diag3data InterfaceString {DATA}
	dict set TopLevelPortInterface diag3data ClockDomain {dsp}
	dict set TopLevelPortInterface diag3data Locs {}
	dict set TopLevelPortInterface diag3data IOStandard {}
	dict set TopLevelPortInterface diag3fixed Name {diag3fixed}
	dict set TopLevelPortInterface diag3fixed Type Bool
	dict set TopLevelPortInterface diag3fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag3fixed BinaryPoint 0
	dict set TopLevelPortInterface diag3fixed Width 1
	dict set TopLevelPortInterface diag3fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag3fixed.dat}
	dict set TopLevelPortInterface diag3fixed IconText {diag3fixed}
	dict set TopLevelPortInterface diag3fixed Direction out
	dict set TopLevelPortInterface diag3fixed Period 12
	dict set TopLevelPortInterface diag3fixed Interface 0
	dict set TopLevelPortInterface diag3fixed InterfaceName {}
	dict set TopLevelPortInterface diag3fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag3fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag3fixed Locs {}
	dict set TopLevelPortInterface diag3fixed IOStandard {}
	dict set TopLevelPortInterface diag3sevr Name {diag3sevr}
	dict set TopLevelPortInterface diag3sevr Type UFix_2_0
	dict set TopLevelPortInterface diag3sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag3sevr BinaryPoint 0
	dict set TopLevelPortInterface diag3sevr Width 2
	dict set TopLevelPortInterface diag3sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag3sevr.dat}
	dict set TopLevelPortInterface diag3sevr IconText {diag3sevr}
	dict set TopLevelPortInterface diag3sevr Direction out
	dict set TopLevelPortInterface diag3sevr Period 12
	dict set TopLevelPortInterface diag3sevr Interface 0
	dict set TopLevelPortInterface diag3sevr InterfaceName {}
	dict set TopLevelPortInterface diag3sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag3sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag3sevr Locs {}
	dict set TopLevelPortInterface diag3sevr IOStandard {}
	dict set TopLevelPortInterface diag4data Name {diag4data}
	dict set TopLevelPortInterface diag4data Type Fix_18_16
	dict set TopLevelPortInterface diag4data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag4data BinaryPoint 16
	dict set TopLevelPortInterface diag4data Width 18
	dict set TopLevelPortInterface diag4data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag4data.dat}
	dict set TopLevelPortInterface diag4data IconText {diag4data}
	dict set TopLevelPortInterface diag4data Direction out
	dict set TopLevelPortInterface diag4data Period 12
	dict set TopLevelPortInterface diag4data Interface 0
	dict set TopLevelPortInterface diag4data InterfaceName {}
	dict set TopLevelPortInterface diag4data InterfaceString {DATA}
	dict set TopLevelPortInterface diag4data ClockDomain {dsp}
	dict set TopLevelPortInterface diag4data Locs {}
	dict set TopLevelPortInterface diag4data IOStandard {}
	dict set TopLevelPortInterface diag4fixed Name {diag4fixed}
	dict set TopLevelPortInterface diag4fixed Type Bool
	dict set TopLevelPortInterface diag4fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag4fixed BinaryPoint 0
	dict set TopLevelPortInterface diag4fixed Width 1
	dict set TopLevelPortInterface diag4fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag4fixed.dat}
	dict set TopLevelPortInterface diag4fixed IconText {diag4fixed}
	dict set TopLevelPortInterface diag4fixed Direction out
	dict set TopLevelPortInterface diag4fixed Period 12
	dict set TopLevelPortInterface diag4fixed Interface 0
	dict set TopLevelPortInterface diag4fixed InterfaceName {}
	dict set TopLevelPortInterface diag4fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag4fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag4fixed Locs {}
	dict set TopLevelPortInterface diag4fixed IOStandard {}
	dict set TopLevelPortInterface diag4sevr Name {diag4sevr}
	dict set TopLevelPortInterface diag4sevr Type UFix_2_0
	dict set TopLevelPortInterface diag4sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag4sevr BinaryPoint 0
	dict set TopLevelPortInterface diag4sevr Width 2
	dict set TopLevelPortInterface diag4sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag4sevr.dat}
	dict set TopLevelPortInterface diag4sevr IconText {diag4sevr}
	dict set TopLevelPortInterface diag4sevr Direction out
	dict set TopLevelPortInterface diag4sevr Period 12
	dict set TopLevelPortInterface diag4sevr Interface 0
	dict set TopLevelPortInterface diag4sevr InterfaceName {}
	dict set TopLevelPortInterface diag4sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag4sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag4sevr Locs {}
	dict set TopLevelPortInterface diag4sevr IOStandard {}
	dict set TopLevelPortInterface diag5data Name {diag5data}
	dict set TopLevelPortInterface diag5data Type Fix_18_16
	dict set TopLevelPortInterface diag5data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag5data BinaryPoint 16
	dict set TopLevelPortInterface diag5data Width 18
	dict set TopLevelPortInterface diag5data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag5data.dat}
	dict set TopLevelPortInterface diag5data IconText {diag5data}
	dict set TopLevelPortInterface diag5data Direction out
	dict set TopLevelPortInterface diag5data Period 12
	dict set TopLevelPortInterface diag5data Interface 0
	dict set TopLevelPortInterface diag5data InterfaceName {}
	dict set TopLevelPortInterface diag5data InterfaceString {DATA}
	dict set TopLevelPortInterface diag5data ClockDomain {dsp}
	dict set TopLevelPortInterface diag5data Locs {}
	dict set TopLevelPortInterface diag5data IOStandard {}
	dict set TopLevelPortInterface diag5fixed Name {diag5fixed}
	dict set TopLevelPortInterface diag5fixed Type Bool
	dict set TopLevelPortInterface diag5fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag5fixed BinaryPoint 0
	dict set TopLevelPortInterface diag5fixed Width 1
	dict set TopLevelPortInterface diag5fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag5fixed.dat}
	dict set TopLevelPortInterface diag5fixed IconText {diag5fixed}
	dict set TopLevelPortInterface diag5fixed Direction out
	dict set TopLevelPortInterface diag5fixed Period 12
	dict set TopLevelPortInterface diag5fixed Interface 0
	dict set TopLevelPortInterface diag5fixed InterfaceName {}
	dict set TopLevelPortInterface diag5fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag5fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag5fixed Locs {}
	dict set TopLevelPortInterface diag5fixed IOStandard {}
	dict set TopLevelPortInterface diag5sevr Name {diag5sevr}
	dict set TopLevelPortInterface diag5sevr Type UFix_2_0
	dict set TopLevelPortInterface diag5sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag5sevr BinaryPoint 0
	dict set TopLevelPortInterface diag5sevr Width 2
	dict set TopLevelPortInterface diag5sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag5sevr.dat}
	dict set TopLevelPortInterface diag5sevr IconText {diag5sevr}
	dict set TopLevelPortInterface diag5sevr Direction out
	dict set TopLevelPortInterface diag5sevr Period 12
	dict set TopLevelPortInterface diag5sevr Interface 0
	dict set TopLevelPortInterface diag5sevr InterfaceName {}
	dict set TopLevelPortInterface diag5sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag5sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag5sevr Locs {}
	dict set TopLevelPortInterface diag5sevr IOStandard {}
	dict set TopLevelPortInterface diag6data Name {diag6data}
	dict set TopLevelPortInterface diag6data Type Fix_18_15
	dict set TopLevelPortInterface diag6data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag6data BinaryPoint 15
	dict set TopLevelPortInterface diag6data Width 18
	dict set TopLevelPortInterface diag6data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag6data.dat}
	dict set TopLevelPortInterface diag6data IconText {diag6data}
	dict set TopLevelPortInterface diag6data Direction out
	dict set TopLevelPortInterface diag6data Period 12
	dict set TopLevelPortInterface diag6data Interface 0
	dict set TopLevelPortInterface diag6data InterfaceName {}
	dict set TopLevelPortInterface diag6data InterfaceString {DATA}
	dict set TopLevelPortInterface diag6data ClockDomain {dsp}
	dict set TopLevelPortInterface diag6data Locs {}
	dict set TopLevelPortInterface diag6data IOStandard {}
	dict set TopLevelPortInterface diag6fixed Name {diag6fixed}
	dict set TopLevelPortInterface diag6fixed Type Bool
	dict set TopLevelPortInterface diag6fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag6fixed BinaryPoint 0
	dict set TopLevelPortInterface diag6fixed Width 1
	dict set TopLevelPortInterface diag6fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag6fixed.dat}
	dict set TopLevelPortInterface diag6fixed IconText {diag6fixed}
	dict set TopLevelPortInterface diag6fixed Direction out
	dict set TopLevelPortInterface diag6fixed Period 12
	dict set TopLevelPortInterface diag6fixed Interface 0
	dict set TopLevelPortInterface diag6fixed InterfaceName {}
	dict set TopLevelPortInterface diag6fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag6fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag6fixed Locs {}
	dict set TopLevelPortInterface diag6fixed IOStandard {}
	dict set TopLevelPortInterface diag6sevr Name {diag6sevr}
	dict set TopLevelPortInterface diag6sevr Type UFix_2_0
	dict set TopLevelPortInterface diag6sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag6sevr BinaryPoint 0
	dict set TopLevelPortInterface diag6sevr Width 2
	dict set TopLevelPortInterface diag6sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag6sevr.dat}
	dict set TopLevelPortInterface diag6sevr IconText {diag6sevr}
	dict set TopLevelPortInterface diag6sevr Direction out
	dict set TopLevelPortInterface diag6sevr Period 12
	dict set TopLevelPortInterface diag6sevr Interface 0
	dict set TopLevelPortInterface diag6sevr InterfaceName {}
	dict set TopLevelPortInterface diag6sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag6sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag6sevr Locs {}
	dict set TopLevelPortInterface diag6sevr IOStandard {}
	dict set TopLevelPortInterface diag7data Name {diag7data}
	dict set TopLevelPortInterface diag7data Type Fix_18_15
	dict set TopLevelPortInterface diag7data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag7data BinaryPoint 15
	dict set TopLevelPortInterface diag7data Width 18
	dict set TopLevelPortInterface diag7data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag7data.dat}
	dict set TopLevelPortInterface diag7data IconText {diag7data}
	dict set TopLevelPortInterface diag7data Direction out
	dict set TopLevelPortInterface diag7data Period 12
	dict set TopLevelPortInterface diag7data Interface 0
	dict set TopLevelPortInterface diag7data InterfaceName {}
	dict set TopLevelPortInterface diag7data InterfaceString {DATA}
	dict set TopLevelPortInterface diag7data ClockDomain {dsp}
	dict set TopLevelPortInterface diag7data Locs {}
	dict set TopLevelPortInterface diag7data IOStandard {}
	dict set TopLevelPortInterface diag7fixed Name {diag7fixed}
	dict set TopLevelPortInterface diag7fixed Type Bool
	dict set TopLevelPortInterface diag7fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag7fixed BinaryPoint 0
	dict set TopLevelPortInterface diag7fixed Width 1
	dict set TopLevelPortInterface diag7fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag7fixed.dat}
	dict set TopLevelPortInterface diag7fixed IconText {diag7fixed}
	dict set TopLevelPortInterface diag7fixed Direction out
	dict set TopLevelPortInterface diag7fixed Period 12
	dict set TopLevelPortInterface diag7fixed Interface 0
	dict set TopLevelPortInterface diag7fixed InterfaceName {}
	dict set TopLevelPortInterface diag7fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag7fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag7fixed Locs {}
	dict set TopLevelPortInterface diag7fixed IOStandard {}
	dict set TopLevelPortInterface diag7sevr Name {diag7sevr}
	dict set TopLevelPortInterface diag7sevr Type UFix_2_0
	dict set TopLevelPortInterface diag7sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag7sevr BinaryPoint 0
	dict set TopLevelPortInterface diag7sevr Width 2
	dict set TopLevelPortInterface diag7sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag7sevr.dat}
	dict set TopLevelPortInterface diag7sevr IconText {diag7sevr}
	dict set TopLevelPortInterface diag7sevr Direction out
	dict set TopLevelPortInterface diag7sevr Period 12
	dict set TopLevelPortInterface diag7sevr Interface 0
	dict set TopLevelPortInterface diag7sevr InterfaceName {}
	dict set TopLevelPortInterface diag7sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag7sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag7sevr Locs {}
	dict set TopLevelPortInterface diag7sevr IOStandard {}
	dict set TopLevelPortInterface diag8data Name {diag8data}
	dict set TopLevelPortInterface diag8data Type Fix_18_16
	dict set TopLevelPortInterface diag8data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag8data BinaryPoint 16
	dict set TopLevelPortInterface diag8data Width 18
	dict set TopLevelPortInterface diag8data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag8data.dat}
	dict set TopLevelPortInterface diag8data IconText {diag8data}
	dict set TopLevelPortInterface diag8data Direction out
	dict set TopLevelPortInterface diag8data Period 12
	dict set TopLevelPortInterface diag8data Interface 0
	dict set TopLevelPortInterface diag8data InterfaceName {}
	dict set TopLevelPortInterface diag8data InterfaceString {DATA}
	dict set TopLevelPortInterface diag8data ClockDomain {dsp}
	dict set TopLevelPortInterface diag8data Locs {}
	dict set TopLevelPortInterface diag8data IOStandard {}
	dict set TopLevelPortInterface diag8fixed Name {diag8fixed}
	dict set TopLevelPortInterface diag8fixed Type Bool
	dict set TopLevelPortInterface diag8fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag8fixed BinaryPoint 0
	dict set TopLevelPortInterface diag8fixed Width 1
	dict set TopLevelPortInterface diag8fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag8fixed.dat}
	dict set TopLevelPortInterface diag8fixed IconText {diag8fixed}
	dict set TopLevelPortInterface diag8fixed Direction out
	dict set TopLevelPortInterface diag8fixed Period 12
	dict set TopLevelPortInterface diag8fixed Interface 0
	dict set TopLevelPortInterface diag8fixed InterfaceName {}
	dict set TopLevelPortInterface diag8fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag8fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag8fixed Locs {}
	dict set TopLevelPortInterface diag8fixed IOStandard {}
	dict set TopLevelPortInterface diag8sevr Name {diag8sevr}
	dict set TopLevelPortInterface diag8sevr Type UFix_2_0
	dict set TopLevelPortInterface diag8sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag8sevr BinaryPoint 0
	dict set TopLevelPortInterface diag8sevr Width 2
	dict set TopLevelPortInterface diag8sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag8sevr.dat}
	dict set TopLevelPortInterface diag8sevr IconText {diag8sevr}
	dict set TopLevelPortInterface diag8sevr Direction out
	dict set TopLevelPortInterface diag8sevr Period 12
	dict set TopLevelPortInterface diag8sevr Interface 0
	dict set TopLevelPortInterface diag8sevr InterfaceName {}
	dict set TopLevelPortInterface diag8sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag8sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag8sevr Locs {}
	dict set TopLevelPortInterface diag8sevr IOStandard {}
	dict set TopLevelPortInterface diag9data Name {diag9data}
	dict set TopLevelPortInterface diag9data Type Fix_18_16
	dict set TopLevelPortInterface diag9data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag9data BinaryPoint 16
	dict set TopLevelPortInterface diag9data Width 18
	dict set TopLevelPortInterface diag9data DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag9data.dat}
	dict set TopLevelPortInterface diag9data IconText {diag9data}
	dict set TopLevelPortInterface diag9data Direction out
	dict set TopLevelPortInterface diag9data Period 12
	dict set TopLevelPortInterface diag9data Interface 0
	dict set TopLevelPortInterface diag9data InterfaceName {}
	dict set TopLevelPortInterface diag9data InterfaceString {DATA}
	dict set TopLevelPortInterface diag9data ClockDomain {dsp}
	dict set TopLevelPortInterface diag9data Locs {}
	dict set TopLevelPortInterface diag9data IOStandard {}
	dict set TopLevelPortInterface diag9fixed Name {diag9fixed}
	dict set TopLevelPortInterface diag9fixed Type Bool
	dict set TopLevelPortInterface diag9fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag9fixed BinaryPoint 0
	dict set TopLevelPortInterface diag9fixed Width 1
	dict set TopLevelPortInterface diag9fixed DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag9fixed.dat}
	dict set TopLevelPortInterface diag9fixed IconText {diag9fixed}
	dict set TopLevelPortInterface diag9fixed Direction out
	dict set TopLevelPortInterface diag9fixed Period 12
	dict set TopLevelPortInterface diag9fixed Interface 0
	dict set TopLevelPortInterface diag9fixed InterfaceName {}
	dict set TopLevelPortInterface diag9fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag9fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag9fixed Locs {}
	dict set TopLevelPortInterface diag9fixed IOStandard {}
	dict set TopLevelPortInterface diag9sevr Name {diag9sevr}
	dict set TopLevelPortInterface diag9sevr Type UFix_2_0
	dict set TopLevelPortInterface diag9sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag9sevr BinaryPoint 0
	dict set TopLevelPortInterface diag9sevr Width 2
	dict set TopLevelPortInterface diag9sevr DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diag9sevr.dat}
	dict set TopLevelPortInterface diag9sevr IconText {diag9sevr}
	dict set TopLevelPortInterface diag9sevr Direction out
	dict set TopLevelPortInterface diag9sevr Period 12
	dict set TopLevelPortInterface diag9sevr Interface 0
	dict set TopLevelPortInterface diag9sevr InterfaceName {}
	dict set TopLevelPortInterface diag9sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag9sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag9sevr Locs {}
	dict set TopLevelPortInterface diag9sevr IOStandard {}
	dict set TopLevelPortInterface diagnclk Name {diagnclk}
	dict set TopLevelPortInterface diagnclk Type UFix_1_0
	dict set TopLevelPortInterface diagnclk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnclk BinaryPoint 0
	dict set TopLevelPortInterface diagnclk Width 1
	dict set TopLevelPortInterface diagnclk DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diagnclk.dat}
	dict set TopLevelPortInterface diagnclk IconText {diagnclk}
	dict set TopLevelPortInterface diagnclk Direction out
	dict set TopLevelPortInterface diagnclk Period 1
	dict set TopLevelPortInterface diagnclk Interface 0
	dict set TopLevelPortInterface diagnclk InterfaceName {}
	dict set TopLevelPortInterface diagnclk InterfaceString {DATA}
	dict set TopLevelPortInterface diagnclk ClockDomain {dsp}
	dict set TopLevelPortInterface diagnclk Locs {}
	dict set TopLevelPortInterface diagnclk IOStandard {}
	dict set TopLevelPortInterface diagnrst Name {diagnrst}
	dict set TopLevelPortInterface diagnrst Type Bool
	dict set TopLevelPortInterface diagnrst ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnrst BinaryPoint 0
	dict set TopLevelPortInterface diagnrst Width 1
	dict set TopLevelPortInterface diagnrst DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diagnrst.dat}
	dict set TopLevelPortInterface diagnrst IconText {diagnrst}
	dict set TopLevelPortInterface diagnrst Direction out
	dict set TopLevelPortInterface diagnrst Period 12
	dict set TopLevelPortInterface diagnrst Interface 0
	dict set TopLevelPortInterface diagnrst InterfaceName {}
	dict set TopLevelPortInterface diagnrst InterfaceString {DATA}
	dict set TopLevelPortInterface diagnrst ClockDomain {dsp}
	dict set TopLevelPortInterface diagnrst Locs {}
	dict set TopLevelPortInterface diagnrst IOStandard {}
	dict set TopLevelPortInterface diagnsync Name {diagnsync}
	dict set TopLevelPortInterface diagnsync Type Bool
	dict set TopLevelPortInterface diagnsync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnsync BinaryPoint 0
	dict set TopLevelPortInterface diagnsync Width 1
	dict set TopLevelPortInterface diagnsync DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_diagnsync.dat}
	dict set TopLevelPortInterface diagnsync IconText {diagnsync}
	dict set TopLevelPortInterface diagnsync Direction out
	dict set TopLevelPortInterface diagnsync Period 12
	dict set TopLevelPortInterface diagnsync Interface 0
	dict set TopLevelPortInterface diagnsync InterfaceName {}
	dict set TopLevelPortInterface diagnsync InterfaceString {DATA}
	dict set TopLevelPortInterface diagnsync ClockDomain {dsp}
	dict set TopLevelPortInterface diagnsync Locs {}
	dict set TopLevelPortInterface diagnsync IOStandard {}
	dict set TopLevelPortInterface wfdata_0 Name {wfdata_0}
	dict set TopLevelPortInterface wfdata_0 Type Fix_32_24
	dict set TopLevelPortInterface wfdata_0 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_0 BinaryPoint 24
	dict set TopLevelPortInterface wfdata_0 Width 32
	dict set TopLevelPortInterface wfdata_0 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_0.dat}
	dict set TopLevelPortInterface wfdata_0 IconText {wfdata_0}
	dict set TopLevelPortInterface wfdata_0 Direction out
	dict set TopLevelPortInterface wfdata_0 Period 12
	dict set TopLevelPortInterface wfdata_0 Interface 0
	dict set TopLevelPortInterface wfdata_0 InterfaceName {}
	dict set TopLevelPortInterface wfdata_0 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_0 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_0 Locs {}
	dict set TopLevelPortInterface wfdata_0 IOStandard {}
	dict set TopLevelPortInterface wfdata_1 Name {wfdata_1}
	dict set TopLevelPortInterface wfdata_1 Type Fix_32_16
	dict set TopLevelPortInterface wfdata_1 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_1 BinaryPoint 16
	dict set TopLevelPortInterface wfdata_1 Width 32
	dict set TopLevelPortInterface wfdata_1 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_1.dat}
	dict set TopLevelPortInterface wfdata_1 IconText {wfdata_1}
	dict set TopLevelPortInterface wfdata_1 Direction out
	dict set TopLevelPortInterface wfdata_1 Period 12
	dict set TopLevelPortInterface wfdata_1 Interface 0
	dict set TopLevelPortInterface wfdata_1 InterfaceName {}
	dict set TopLevelPortInterface wfdata_1 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_1 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_1 Locs {}
	dict set TopLevelPortInterface wfdata_1 IOStandard {}
	dict set TopLevelPortInterface wfdata_2 Name {wfdata_2}
	dict set TopLevelPortInterface wfdata_2 Type Fix_32_16
	dict set TopLevelPortInterface wfdata_2 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_2 BinaryPoint 16
	dict set TopLevelPortInterface wfdata_2 Width 32
	dict set TopLevelPortInterface wfdata_2 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_2.dat}
	dict set TopLevelPortInterface wfdata_2 IconText {wfdata_2}
	dict set TopLevelPortInterface wfdata_2 Direction out
	dict set TopLevelPortInterface wfdata_2 Period 12
	dict set TopLevelPortInterface wfdata_2 Interface 0
	dict set TopLevelPortInterface wfdata_2 InterfaceName {}
	dict set TopLevelPortInterface wfdata_2 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_2 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_2 Locs {}
	dict set TopLevelPortInterface wfdata_2 IOStandard {}
	dict set TopLevelPortInterface wfdata_3 Name {wfdata_3}
	dict set TopLevelPortInterface wfdata_3 Type Fix_32_15
	dict set TopLevelPortInterface wfdata_3 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_3 BinaryPoint 15
	dict set TopLevelPortInterface wfdata_3 Width 32
	dict set TopLevelPortInterface wfdata_3 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_3.dat}
	dict set TopLevelPortInterface wfdata_3 IconText {wfdata_3}
	dict set TopLevelPortInterface wfdata_3 Direction out
	dict set TopLevelPortInterface wfdata_3 Period 12
	dict set TopLevelPortInterface wfdata_3 Interface 0
	dict set TopLevelPortInterface wfdata_3 InterfaceName {}
	dict set TopLevelPortInterface wfdata_3 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_3 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_3 Locs {}
	dict set TopLevelPortInterface wfdata_3 IOStandard {}
	dict set TopLevelPortInterface wfdata_4 Name {wfdata_4}
	dict set TopLevelPortInterface wfdata_4 Type UFix_32_0
	dict set TopLevelPortInterface wfdata_4 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfdata_4 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_4 Width 32
	dict set TopLevelPortInterface wfdata_4 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_4.dat}
	dict set TopLevelPortInterface wfdata_4 IconText {wfdata_4}
	dict set TopLevelPortInterface wfdata_4 Direction out
	dict set TopLevelPortInterface wfdata_4 Period 12
	dict set TopLevelPortInterface wfdata_4 Interface 0
	dict set TopLevelPortInterface wfdata_4 InterfaceName {}
	dict set TopLevelPortInterface wfdata_4 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_4 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_4 Locs {}
	dict set TopLevelPortInterface wfdata_4 IOStandard {}
	dict set TopLevelPortInterface wfdata_5 Name {wfdata_5}
	dict set TopLevelPortInterface wfdata_5 Type Fix_32_17
	dict set TopLevelPortInterface wfdata_5 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_5 BinaryPoint 17
	dict set TopLevelPortInterface wfdata_5 Width 32
	dict set TopLevelPortInterface wfdata_5 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_5.dat}
	dict set TopLevelPortInterface wfdata_5 IconText {wfdata_5}
	dict set TopLevelPortInterface wfdata_5 Direction out
	dict set TopLevelPortInterface wfdata_5 Period 12
	dict set TopLevelPortInterface wfdata_5 Interface 0
	dict set TopLevelPortInterface wfdata_5 InterfaceName {}
	dict set TopLevelPortInterface wfdata_5 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_5 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_5 Locs {}
	dict set TopLevelPortInterface wfdata_5 IOStandard {}
	dict set TopLevelPortInterface wfdata_6 Name {wfdata_6}
	dict set TopLevelPortInterface wfdata_6 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_6 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_6 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_6 Width 32
	dict set TopLevelPortInterface wfdata_6 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_6.dat}
	dict set TopLevelPortInterface wfdata_6 IconText {wfdata_6}
	dict set TopLevelPortInterface wfdata_6 Direction out
	dict set TopLevelPortInterface wfdata_6 Period 12
	dict set TopLevelPortInterface wfdata_6 Interface 0
	dict set TopLevelPortInterface wfdata_6 InterfaceName {}
	dict set TopLevelPortInterface wfdata_6 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_6 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_6 Locs {}
	dict set TopLevelPortInterface wfdata_6 IOStandard {}
	dict set TopLevelPortInterface wfdata_7 Name {wfdata_7}
	dict set TopLevelPortInterface wfdata_7 Type Fix_32_16
	dict set TopLevelPortInterface wfdata_7 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_7 BinaryPoint 16
	dict set TopLevelPortInterface wfdata_7 Width 32
	dict set TopLevelPortInterface wfdata_7 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfdata_7.dat}
	dict set TopLevelPortInterface wfdata_7 IconText {wfdata_7}
	dict set TopLevelPortInterface wfdata_7 Direction out
	dict set TopLevelPortInterface wfdata_7 Period 12
	dict set TopLevelPortInterface wfdata_7 Interface 0
	dict set TopLevelPortInterface wfdata_7 InterfaceName {}
	dict set TopLevelPortInterface wfdata_7 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_7 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_7 Locs {}
	dict set TopLevelPortInterface wfdata_7 IOStandard {}
	dict set TopLevelPortInterface wfvalid_0 Name {wfvalid_0}
	dict set TopLevelPortInterface wfvalid_0 Type Bool
	dict set TopLevelPortInterface wfvalid_0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_0 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_0 Width 1
	dict set TopLevelPortInterface wfvalid_0 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_0.dat}
	dict set TopLevelPortInterface wfvalid_0 IconText {wfvalid_0}
	dict set TopLevelPortInterface wfvalid_0 Direction out
	dict set TopLevelPortInterface wfvalid_0 Period 12
	dict set TopLevelPortInterface wfvalid_0 Interface 0
	dict set TopLevelPortInterface wfvalid_0 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_0 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_0 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_0 Locs {}
	dict set TopLevelPortInterface wfvalid_0 IOStandard {}
	dict set TopLevelPortInterface wfvalid_1 Name {wfvalid_1}
	dict set TopLevelPortInterface wfvalid_1 Type Bool
	dict set TopLevelPortInterface wfvalid_1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_1 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_1 Width 1
	dict set TopLevelPortInterface wfvalid_1 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_1.dat}
	dict set TopLevelPortInterface wfvalid_1 IconText {wfvalid_1}
	dict set TopLevelPortInterface wfvalid_1 Direction out
	dict set TopLevelPortInterface wfvalid_1 Period 12
	dict set TopLevelPortInterface wfvalid_1 Interface 0
	dict set TopLevelPortInterface wfvalid_1 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_1 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_1 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_1 Locs {}
	dict set TopLevelPortInterface wfvalid_1 IOStandard {}
	dict set TopLevelPortInterface wfvalid_2 Name {wfvalid_2}
	dict set TopLevelPortInterface wfvalid_2 Type Bool
	dict set TopLevelPortInterface wfvalid_2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_2 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_2 Width 1
	dict set TopLevelPortInterface wfvalid_2 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_2.dat}
	dict set TopLevelPortInterface wfvalid_2 IconText {wfvalid_2}
	dict set TopLevelPortInterface wfvalid_2 Direction out
	dict set TopLevelPortInterface wfvalid_2 Period 12
	dict set TopLevelPortInterface wfvalid_2 Interface 0
	dict set TopLevelPortInterface wfvalid_2 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_2 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_2 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_2 Locs {}
	dict set TopLevelPortInterface wfvalid_2 IOStandard {}
	dict set TopLevelPortInterface wfvalid_3 Name {wfvalid_3}
	dict set TopLevelPortInterface wfvalid_3 Type Bool
	dict set TopLevelPortInterface wfvalid_3 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_3 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_3 Width 1
	dict set TopLevelPortInterface wfvalid_3 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_3.dat}
	dict set TopLevelPortInterface wfvalid_3 IconText {wfvalid_3}
	dict set TopLevelPortInterface wfvalid_3 Direction out
	dict set TopLevelPortInterface wfvalid_3 Period 12
	dict set TopLevelPortInterface wfvalid_3 Interface 0
	dict set TopLevelPortInterface wfvalid_3 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_3 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_3 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_3 Locs {}
	dict set TopLevelPortInterface wfvalid_3 IOStandard {}
	dict set TopLevelPortInterface wfvalid_4 Name {wfvalid_4}
	dict set TopLevelPortInterface wfvalid_4 Type Bool
	dict set TopLevelPortInterface wfvalid_4 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_4 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_4 Width 1
	dict set TopLevelPortInterface wfvalid_4 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_4.dat}
	dict set TopLevelPortInterface wfvalid_4 IconText {wfvalid_4}
	dict set TopLevelPortInterface wfvalid_4 Direction out
	dict set TopLevelPortInterface wfvalid_4 Period 12
	dict set TopLevelPortInterface wfvalid_4 Interface 0
	dict set TopLevelPortInterface wfvalid_4 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_4 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_4 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_4 Locs {}
	dict set TopLevelPortInterface wfvalid_4 IOStandard {}
	dict set TopLevelPortInterface wfvalid_5 Name {wfvalid_5}
	dict set TopLevelPortInterface wfvalid_5 Type Bool
	dict set TopLevelPortInterface wfvalid_5 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_5 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_5 Width 1
	dict set TopLevelPortInterface wfvalid_5 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_5.dat}
	dict set TopLevelPortInterface wfvalid_5 IconText {wfvalid_5}
	dict set TopLevelPortInterface wfvalid_5 Direction out
	dict set TopLevelPortInterface wfvalid_5 Period 12
	dict set TopLevelPortInterface wfvalid_5 Interface 0
	dict set TopLevelPortInterface wfvalid_5 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_5 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_5 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_5 Locs {}
	dict set TopLevelPortInterface wfvalid_5 IOStandard {}
	dict set TopLevelPortInterface wfvalid_6 Name {wfvalid_6}
	dict set TopLevelPortInterface wfvalid_6 Type Bool
	dict set TopLevelPortInterface wfvalid_6 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_6 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_6 Width 1
	dict set TopLevelPortInterface wfvalid_6 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_6.dat}
	dict set TopLevelPortInterface wfvalid_6 IconText {wfvalid_6}
	dict set TopLevelPortInterface wfvalid_6 Direction out
	dict set TopLevelPortInterface wfvalid_6 Period 12
	dict set TopLevelPortInterface wfvalid_6 Interface 0
	dict set TopLevelPortInterface wfvalid_6 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_6 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_6 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_6 Locs {}
	dict set TopLevelPortInterface wfvalid_6 IOStandard {}
	dict set TopLevelPortInterface wfvalid_7 Name {wfvalid_7}
	dict set TopLevelPortInterface wfvalid_7 Type Bool
	dict set TopLevelPortInterface wfvalid_7 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_7 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_7 Width 1
	dict set TopLevelPortInterface wfvalid_7 DatFile {examplemodel_bus_axi_example_dsp_bsa_streaming_wfvalid_7.dat}
	dict set TopLevelPortInterface wfvalid_7 IconText {wfvalid_7}
	dict set TopLevelPortInterface wfvalid_7 Direction out
	dict set TopLevelPortInterface wfvalid_7 Period 12
	dict set TopLevelPortInterface wfvalid_7 Interface 0
	dict set TopLevelPortInterface wfvalid_7 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_7 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_7 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_7 Locs {}
	dict set TopLevelPortInterface wfvalid_7 IOStandard {}
	dict set TopLevelPortInterface gateway_out Name {gateway_out}
	dict set TopLevelPortInterface gateway_out Type Fix_18_17
	dict set TopLevelPortInterface gateway_out ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out BinaryPoint 17
	dict set TopLevelPortInterface gateway_out Width 18
	dict set TopLevelPortInterface gateway_out DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out}
	dict set TopLevelPortInterface gateway_out Direction out
	dict set TopLevelPortInterface gateway_out Period 12
	dict set TopLevelPortInterface gateway_out Interface 0
	dict set TopLevelPortInterface gateway_out InterfaceName {}
	dict set TopLevelPortInterface gateway_out InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out Locs {}
	dict set TopLevelPortInterface gateway_out IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x2 Name {gateway_out1_x2}
	dict set TopLevelPortInterface gateway_out1_x2 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out1_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x2 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out1_x2 Width 18
	dict set TopLevelPortInterface gateway_out1_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x2 Direction out
	dict set TopLevelPortInterface gateway_out1_x2 Period 12
	dict set TopLevelPortInterface gateway_out1_x2 Interface 0
	dict set TopLevelPortInterface gateway_out1_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x2 Locs {}
	dict set TopLevelPortInterface gateway_out1_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out10 Name {gateway_out10}
	dict set TopLevelPortInterface gateway_out10 Type UFix_8_0
	dict set TopLevelPortInterface gateway_out10 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out10 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out10 Width 8
	dict set TopLevelPortInterface gateway_out10 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out10.dat}
	dict set TopLevelPortInterface gateway_out10 IconText {Gateway Out10}
	dict set TopLevelPortInterface gateway_out10 Direction out
	dict set TopLevelPortInterface gateway_out10 Period 12
	dict set TopLevelPortInterface gateway_out10 Interface 0
	dict set TopLevelPortInterface gateway_out10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out10 Locs {}
	dict set TopLevelPortInterface gateway_out10 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x1 Name {gateway_out11_x1}
	dict set TopLevelPortInterface gateway_out11_x1 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out11_x1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out11_x1 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out11_x1 Width 1
	dict set TopLevelPortInterface gateway_out11_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x1 Direction out
	dict set TopLevelPortInterface gateway_out11_x1 Period 12
	dict set TopLevelPortInterface gateway_out11_x1 Interface 0
	dict set TopLevelPortInterface gateway_out11_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x1 Locs {}
	dict set TopLevelPortInterface gateway_out11_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out12 Name {gateway_out12}
	dict set TopLevelPortInterface gateway_out12 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out12 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out12 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out12 Width 32
	dict set TopLevelPortInterface gateway_out12 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out12.dat}
	dict set TopLevelPortInterface gateway_out12 IconText {Gateway Out12}
	dict set TopLevelPortInterface gateway_out12 Direction out
	dict set TopLevelPortInterface gateway_out12 Period 12
	dict set TopLevelPortInterface gateway_out12 Interface 0
	dict set TopLevelPortInterface gateway_out12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out12 Locs {}
	dict set TopLevelPortInterface gateway_out12 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x1 Name {gateway_out13_x1}
	dict set TopLevelPortInterface gateway_out13_x1 Type Fix_32_18
	dict set TopLevelPortInterface gateway_out13_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out13_x1 BinaryPoint 18
	dict set TopLevelPortInterface gateway_out13_x1 Width 32
	dict set TopLevelPortInterface gateway_out13_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x1 Direction out
	dict set TopLevelPortInterface gateway_out13_x1 Period 12
	dict set TopLevelPortInterface gateway_out13_x1 Interface 0
	dict set TopLevelPortInterface gateway_out13_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x1 Locs {}
	dict set TopLevelPortInterface gateway_out13_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out25 Name {gateway_out25}
	dict set TopLevelPortInterface gateway_out25 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out25 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out25 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out25 Width 1
	dict set TopLevelPortInterface gateway_out25 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out25.dat}
	dict set TopLevelPortInterface gateway_out25 IconText {Gateway Out25}
	dict set TopLevelPortInterface gateway_out25 Direction out
	dict set TopLevelPortInterface gateway_out25 Period 1
	dict set TopLevelPortInterface gateway_out25 Interface 0
	dict set TopLevelPortInterface gateway_out25 InterfaceName {}
	dict set TopLevelPortInterface gateway_out25 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out25 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out25 Locs {}
	dict set TopLevelPortInterface gateway_out25 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x0 Name {gateway_out4_x0}
	dict set TopLevelPortInterface gateway_out4_x0 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out4_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x0 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out4_x0 Width 18
	dict set TopLevelPortInterface gateway_out4_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x0 Direction out
	dict set TopLevelPortInterface gateway_out4_x0 Period 12
	dict set TopLevelPortInterface gateway_out4_x0 Interface 0
	dict set TopLevelPortInterface gateway_out4_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x0 Locs {}
	dict set TopLevelPortInterface gateway_out4_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out5 Name {gateway_out5}
	dict set TopLevelPortInterface gateway_out5 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out5 Width 18
	dict set TopLevelPortInterface gateway_out5 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5 Direction out
	dict set TopLevelPortInterface gateway_out5 Period 12
	dict set TopLevelPortInterface gateway_out5 Interface 0
	dict set TopLevelPortInterface gateway_out5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5 Locs {}
	dict set TopLevelPortInterface gateway_out5 IOStandard {}
	dict set TopLevelPortInterface gateway_out6 Name {gateway_out6}
	dict set TopLevelPortInterface gateway_out6 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6 Width 18
	dict set TopLevelPortInterface gateway_out6 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6 Direction out
	dict set TopLevelPortInterface gateway_out6 Period 12
	dict set TopLevelPortInterface gateway_out6 Interface 0
	dict set TopLevelPortInterface gateway_out6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6 Locs {}
	dict set TopLevelPortInterface gateway_out6 IOStandard {}
	dict set TopLevelPortInterface gateway_out7 Name {gateway_out7}
	dict set TopLevelPortInterface gateway_out7 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7 Width 18
	dict set TopLevelPortInterface gateway_out7 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7 Direction out
	dict set TopLevelPortInterface gateway_out7 Period 12
	dict set TopLevelPortInterface gateway_out7 Interface 0
	dict set TopLevelPortInterface gateway_out7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7 Locs {}
	dict set TopLevelPortInterface gateway_out7 IOStandard {}
	dict set TopLevelPortInterface gateway_out8 Name {gateway_out8}
	dict set TopLevelPortInterface gateway_out8 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out8 Width 18
	dict set TopLevelPortInterface gateway_out8 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8 Direction out
	dict set TopLevelPortInterface gateway_out8 Period 12
	dict set TopLevelPortInterface gateway_out8 Interface 0
	dict set TopLevelPortInterface gateway_out8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8 Locs {}
	dict set TopLevelPortInterface gateway_out8 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x0 Name {gateway_out9_x0}
	dict set TopLevelPortInterface gateway_out9_x0 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out9_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x0 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out9_x0 Width 18
	dict set TopLevelPortInterface gateway_out9_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x0 Direction out
	dict set TopLevelPortInterface gateway_out9_x0 Period 12
	dict set TopLevelPortInterface gateway_out9_x0 Interface 0
	dict set TopLevelPortInterface gateway_out9_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x0 Locs {}
	dict set TopLevelPortInterface gateway_out9_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out1 Name {gateway_out1}
	dict set TopLevelPortInterface gateway_out1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1 Width 18
	dict set TopLevelPortInterface gateway_out1 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1 Direction out
	dict set TopLevelPortInterface gateway_out1 Period 12
	dict set TopLevelPortInterface gateway_out1 Interface 0
	dict set TopLevelPortInterface gateway_out1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1 Locs {}
	dict set TopLevelPortInterface gateway_out1 IOStandard {}
	dict set TopLevelPortInterface gateway_out11 Name {gateway_out11}
	dict set TopLevelPortInterface gateway_out11 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11 Width 26
	dict set TopLevelPortInterface gateway_out11 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11 Direction out
	dict set TopLevelPortInterface gateway_out11 Period 12
	dict set TopLevelPortInterface gateway_out11 Interface 0
	dict set TopLevelPortInterface gateway_out11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11 Locs {}
	dict set TopLevelPortInterface gateway_out11 IOStandard {}
	dict set TopLevelPortInterface gateway_out13 Name {gateway_out13}
	dict set TopLevelPortInterface gateway_out13 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13 Width 4
	dict set TopLevelPortInterface gateway_out13 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13 Direction out
	dict set TopLevelPortInterface gateway_out13 Period 12
	dict set TopLevelPortInterface gateway_out13 Interface 0
	dict set TopLevelPortInterface gateway_out13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13 Locs {}
	dict set TopLevelPortInterface gateway_out13 IOStandard {}
	dict set TopLevelPortInterface gateway_out14 Name {gateway_out14}
	dict set TopLevelPortInterface gateway_out14 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14 Width 26
	dict set TopLevelPortInterface gateway_out14 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14 Direction out
	dict set TopLevelPortInterface gateway_out14 Period 12
	dict set TopLevelPortInterface gateway_out14 Interface 0
	dict set TopLevelPortInterface gateway_out14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14 Locs {}
	dict set TopLevelPortInterface gateway_out14 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x0 Name {gateway_out2_x0}
	dict set TopLevelPortInterface gateway_out2_x0 Type Bool
	dict set TopLevelPortInterface gateway_out2_x0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x0 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x0 Width 1
	dict set TopLevelPortInterface gateway_out2_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x0 Direction out
	dict set TopLevelPortInterface gateway_out2_x0 Period 12
	dict set TopLevelPortInterface gateway_out2_x0 Interface 0
	dict set TopLevelPortInterface gateway_out2_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x0 Locs {}
	dict set TopLevelPortInterface gateway_out2_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out4 Name {gateway_out4}
	dict set TopLevelPortInterface gateway_out4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4 Width 26
	dict set TopLevelPortInterface gateway_out4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4 Direction out
	dict set TopLevelPortInterface gateway_out4 Period 12
	dict set TopLevelPortInterface gateway_out4 Interface 0
	dict set TopLevelPortInterface gateway_out4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4 Locs {}
	dict set TopLevelPortInterface gateway_out4 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x0 Name {gateway_out5_x0}
	dict set TopLevelPortInterface gateway_out5_x0 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x0 Width 26
	dict set TopLevelPortInterface gateway_out5_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x0 Direction out
	dict set TopLevelPortInterface gateway_out5_x0 Period 12
	dict set TopLevelPortInterface gateway_out5_x0 Interface 0
	dict set TopLevelPortInterface gateway_out5_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x0 Locs {}
	dict set TopLevelPortInterface gateway_out5_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x0 Name {gateway_out6_x0}
	dict set TopLevelPortInterface gateway_out6_x0 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x0 Width 18
	dict set TopLevelPortInterface gateway_out6_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x0 Direction out
	dict set TopLevelPortInterface gateway_out6_x0 Period 12
	dict set TopLevelPortInterface gateway_out6_x0 Interface 0
	dict set TopLevelPortInterface gateway_out6_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x0 Locs {}
	dict set TopLevelPortInterface gateway_out6_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x0 Name {gateway_out7_x0}
	dict set TopLevelPortInterface gateway_out7_x0 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x0 Width 26
	dict set TopLevelPortInterface gateway_out7_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x0 Direction out
	dict set TopLevelPortInterface gateway_out7_x0 Period 12
	dict set TopLevelPortInterface gateway_out7_x0 Interface 0
	dict set TopLevelPortInterface gateway_out7_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x0 Locs {}
	dict set TopLevelPortInterface gateway_out7_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x0 Name {gateway_out8_x0}
	dict set TopLevelPortInterface gateway_out8_x0 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x0 Width 18
	dict set TopLevelPortInterface gateway_out8_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x0 Direction out
	dict set TopLevelPortInterface gateway_out8_x0 Period 12
	dict set TopLevelPortInterface gateway_out8_x0 Interface 0
	dict set TopLevelPortInterface gateway_out8_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x0 Locs {}
	dict set TopLevelPortInterface gateway_out8_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out9 Name {gateway_out9}
	dict set TopLevelPortInterface gateway_out9 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9 Width 18
	dict set TopLevelPortInterface gateway_out9 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9 Direction out
	dict set TopLevelPortInterface gateway_out9 Period 12
	dict set TopLevelPortInterface gateway_out9 Interface 0
	dict set TopLevelPortInterface gateway_out9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9 Locs {}
	dict set TopLevelPortInterface gateway_out9 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x0 Name {gateway_out1_x0}
	dict set TopLevelPortInterface gateway_out1_x0 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x0 Width 18
	dict set TopLevelPortInterface gateway_out1_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x0 Direction out
	dict set TopLevelPortInterface gateway_out1_x0 Period 12
	dict set TopLevelPortInterface gateway_out1_x0 Interface 0
	dict set TopLevelPortInterface gateway_out1_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x0 Locs {}
	dict set TopLevelPortInterface gateway_out1_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x1 Name {gateway_out2_x1}
	dict set TopLevelPortInterface gateway_out2_x1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x1 Width 18
	dict set TopLevelPortInterface gateway_out2_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x1 Direction out
	dict set TopLevelPortInterface gateway_out2_x1 Period 12
	dict set TopLevelPortInterface gateway_out2_x1 Interface 0
	dict set TopLevelPortInterface gateway_out2_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x1 Locs {}
	dict set TopLevelPortInterface gateway_out2_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out22 Name {gateway_out22}
	dict set TopLevelPortInterface gateway_out22 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22 Width 37
	dict set TopLevelPortInterface gateway_out22 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22 Direction out
	dict set TopLevelPortInterface gateway_out22 Period 12
	dict set TopLevelPortInterface gateway_out22 Interface 0
	dict set TopLevelPortInterface gateway_out22 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22 Locs {}
	dict set TopLevelPortInterface gateway_out22 IOStandard {}
	dict set TopLevelPortInterface gateway_out24 Name {gateway_out24}
	dict set TopLevelPortInterface gateway_out24 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24 Width 26
	dict set TopLevelPortInterface gateway_out24 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24 Direction out
	dict set TopLevelPortInterface gateway_out24 Period 12
	dict set TopLevelPortInterface gateway_out24 Interface 0
	dict set TopLevelPortInterface gateway_out24 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24 Locs {}
	dict set TopLevelPortInterface gateway_out24 IOStandard {}
	dict set TopLevelPortInterface gateway_out27 Name {gateway_out27}
	dict set TopLevelPortInterface gateway_out27 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27 Width 4
	dict set TopLevelPortInterface gateway_out27 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27 Direction out
	dict set TopLevelPortInterface gateway_out27 Period 12
	dict set TopLevelPortInterface gateway_out27 Interface 0
	dict set TopLevelPortInterface gateway_out27 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27 Locs {}
	dict set TopLevelPortInterface gateway_out27 IOStandard {}
	dict set TopLevelPortInterface gateway_out3 Name {gateway_out3}
	dict set TopLevelPortInterface gateway_out3 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3 Width 37
	dict set TopLevelPortInterface gateway_out3 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3 Direction out
	dict set TopLevelPortInterface gateway_out3 Period 12
	dict set TopLevelPortInterface gateway_out3 Interface 0
	dict set TopLevelPortInterface gateway_out3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3 Locs {}
	dict set TopLevelPortInterface gateway_out3 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x1 Name {gateway_out4_x1}
	dict set TopLevelPortInterface gateway_out4_x1 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x1 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x1 Width 37
	dict set TopLevelPortInterface gateway_out4_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x1 Direction out
	dict set TopLevelPortInterface gateway_out4_x1 Period 12
	dict set TopLevelPortInterface gateway_out4_x1 Interface 0
	dict set TopLevelPortInterface gateway_out4_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x1 Locs {}
	dict set TopLevelPortInterface gateway_out4_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x1 Name {gateway_out5_x1}
	dict set TopLevelPortInterface gateway_out5_x1 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x1 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x1 Width 37
	dict set TopLevelPortInterface gateway_out5_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x1 Direction out
	dict set TopLevelPortInterface gateway_out5_x1 Period 12
	dict set TopLevelPortInterface gateway_out5_x1 Interface 0
	dict set TopLevelPortInterface gateway_out5_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x1 Locs {}
	dict set TopLevelPortInterface gateway_out5_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x1 Name {gateway_out6_x1}
	dict set TopLevelPortInterface gateway_out6_x1 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x1 Width 26
	dict set TopLevelPortInterface gateway_out6_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x1 Direction out
	dict set TopLevelPortInterface gateway_out6_x1 Period 12
	dict set TopLevelPortInterface gateway_out6_x1 Interface 0
	dict set TopLevelPortInterface gateway_out6_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x1 Locs {}
	dict set TopLevelPortInterface gateway_out6_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x1 Name {gateway_out1_x1}
	dict set TopLevelPortInterface gateway_out1_x1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x1 Width 18
	dict set TopLevelPortInterface gateway_out1_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x1 Direction out
	dict set TopLevelPortInterface gateway_out1_x1 Period 12
	dict set TopLevelPortInterface gateway_out1_x1 Interface 0
	dict set TopLevelPortInterface gateway_out1_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x1 Locs {}
	dict set TopLevelPortInterface gateway_out1_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x0 Name {gateway_out11_x0}
	dict set TopLevelPortInterface gateway_out11_x0 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x0 Width 26
	dict set TopLevelPortInterface gateway_out11_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x0 Direction out
	dict set TopLevelPortInterface gateway_out11_x0 Period 12
	dict set TopLevelPortInterface gateway_out11_x0 Interface 0
	dict set TopLevelPortInterface gateway_out11_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x0 Locs {}
	dict set TopLevelPortInterface gateway_out11_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x0 Name {gateway_out13_x0}
	dict set TopLevelPortInterface gateway_out13_x0 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x0 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x0 Width 4
	dict set TopLevelPortInterface gateway_out13_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x0 Direction out
	dict set TopLevelPortInterface gateway_out13_x0 Period 12
	dict set TopLevelPortInterface gateway_out13_x0 Interface 0
	dict set TopLevelPortInterface gateway_out13_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x0 Locs {}
	dict set TopLevelPortInterface gateway_out13_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x0 Name {gateway_out14_x0}
	dict set TopLevelPortInterface gateway_out14_x0 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x0 Width 26
	dict set TopLevelPortInterface gateway_out14_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x0 Direction out
	dict set TopLevelPortInterface gateway_out14_x0 Period 12
	dict set TopLevelPortInterface gateway_out14_x0 Interface 0
	dict set TopLevelPortInterface gateway_out14_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x0 Locs {}
	dict set TopLevelPortInterface gateway_out14_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out2 Name {gateway_out2}
	dict set TopLevelPortInterface gateway_out2 Type Bool
	dict set TopLevelPortInterface gateway_out2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2 Width 1
	dict set TopLevelPortInterface gateway_out2 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2 Direction out
	dict set TopLevelPortInterface gateway_out2 Period 12
	dict set TopLevelPortInterface gateway_out2 Interface 0
	dict set TopLevelPortInterface gateway_out2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2 Locs {}
	dict set TopLevelPortInterface gateway_out2 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x16 Name {gateway_out4_x16}
	dict set TopLevelPortInterface gateway_out4_x16 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x16 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x16 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x16 Width 26
	dict set TopLevelPortInterface gateway_out4_x16 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x16 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x16 Direction out
	dict set TopLevelPortInterface gateway_out4_x16 Period 12
	dict set TopLevelPortInterface gateway_out4_x16 Interface 0
	dict set TopLevelPortInterface gateway_out4_x16 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x16 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x16 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x16 Locs {}
	dict set TopLevelPortInterface gateway_out4_x16 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x11 Name {gateway_out5_x11}
	dict set TopLevelPortInterface gateway_out5_x11 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x11 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x11 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x11 Width 26
	dict set TopLevelPortInterface gateway_out5_x11 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x11 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x11 Direction out
	dict set TopLevelPortInterface gateway_out5_x11 Period 12
	dict set TopLevelPortInterface gateway_out5_x11 Interface 0
	dict set TopLevelPortInterface gateway_out5_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x11 Locs {}
	dict set TopLevelPortInterface gateway_out5_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x14 Name {gateway_out6_x14}
	dict set TopLevelPortInterface gateway_out6_x14 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x14 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x14 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x14 Width 18
	dict set TopLevelPortInterface gateway_out6_x14 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x14 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x14 Direction out
	dict set TopLevelPortInterface gateway_out6_x14 Period 12
	dict set TopLevelPortInterface gateway_out6_x14 Interface 0
	dict set TopLevelPortInterface gateway_out6_x14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x14 Locs {}
	dict set TopLevelPortInterface gateway_out6_x14 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x6 Name {gateway_out7_x6}
	dict set TopLevelPortInterface gateway_out7_x6 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x6 Width 26
	dict set TopLevelPortInterface gateway_out7_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x6 Direction out
	dict set TopLevelPortInterface gateway_out7_x6 Period 12
	dict set TopLevelPortInterface gateway_out7_x6 Interface 0
	dict set TopLevelPortInterface gateway_out7_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x6 Locs {}
	dict set TopLevelPortInterface gateway_out7_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x6 Name {gateway_out8_x6}
	dict set TopLevelPortInterface gateway_out8_x6 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x6 Width 18
	dict set TopLevelPortInterface gateway_out8_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x6 Direction out
	dict set TopLevelPortInterface gateway_out8_x6 Period 12
	dict set TopLevelPortInterface gateway_out8_x6 Interface 0
	dict set TopLevelPortInterface gateway_out8_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x6 Locs {}
	dict set TopLevelPortInterface gateway_out8_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x6 Name {gateway_out9_x6}
	dict set TopLevelPortInterface gateway_out9_x6 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x6 Width 18
	dict set TopLevelPortInterface gateway_out9_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x6 Direction out
	dict set TopLevelPortInterface gateway_out9_x6 Period 12
	dict set TopLevelPortInterface gateway_out9_x6 Interface 0
	dict set TopLevelPortInterface gateway_out9_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x6 Locs {}
	dict set TopLevelPortInterface gateway_out9_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x18 Name {gateway_out1_x18}
	dict set TopLevelPortInterface gateway_out1_x18 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x18 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x18 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x18 Width 18
	dict set TopLevelPortInterface gateway_out1_x18 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x18 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x18 Direction out
	dict set TopLevelPortInterface gateway_out1_x18 Period 12
	dict set TopLevelPortInterface gateway_out1_x18 Interface 0
	dict set TopLevelPortInterface gateway_out1_x18 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x18 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x18 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x18 Locs {}
	dict set TopLevelPortInterface gateway_out1_x18 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x14 Name {gateway_out2_x14}
	dict set TopLevelPortInterface gateway_out2_x14 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x14 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x14 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x14 Width 18
	dict set TopLevelPortInterface gateway_out2_x14 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x14 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x14 Direction out
	dict set TopLevelPortInterface gateway_out2_x14 Period 12
	dict set TopLevelPortInterface gateway_out2_x14 Interface 0
	dict set TopLevelPortInterface gateway_out2_x14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x14 Locs {}
	dict set TopLevelPortInterface gateway_out2_x14 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x5 Name {gateway_out22_x5}
	dict set TopLevelPortInterface gateway_out22_x5 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x5 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x5 Width 37
	dict set TopLevelPortInterface gateway_out22_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x5 Direction out
	dict set TopLevelPortInterface gateway_out22_x5 Period 12
	dict set TopLevelPortInterface gateway_out22_x5 Interface 0
	dict set TopLevelPortInterface gateway_out22_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x5 Locs {}
	dict set TopLevelPortInterface gateway_out22_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x5 Name {gateway_out24_x5}
	dict set TopLevelPortInterface gateway_out24_x5 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x5 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x5 Width 26
	dict set TopLevelPortInterface gateway_out24_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x5 Direction out
	dict set TopLevelPortInterface gateway_out24_x5 Period 12
	dict set TopLevelPortInterface gateway_out24_x5 Interface 0
	dict set TopLevelPortInterface gateway_out24_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x5 Locs {}
	dict set TopLevelPortInterface gateway_out24_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x0 Name {gateway_out27_x0}
	dict set TopLevelPortInterface gateway_out27_x0 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x0 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x0 Width 4
	dict set TopLevelPortInterface gateway_out27_x0 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x0 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x0 Direction out
	dict set TopLevelPortInterface gateway_out27_x0 Period 12
	dict set TopLevelPortInterface gateway_out27_x0 Interface 0
	dict set TopLevelPortInterface gateway_out27_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x0 Locs {}
	dict set TopLevelPortInterface gateway_out27_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x10 Name {gateway_out3_x10}
	dict set TopLevelPortInterface gateway_out3_x10 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x10 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x10 Width 37
	dict set TopLevelPortInterface gateway_out3_x10 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x10 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x10 Direction out
	dict set TopLevelPortInterface gateway_out3_x10 Period 12
	dict set TopLevelPortInterface gateway_out3_x10 Interface 0
	dict set TopLevelPortInterface gateway_out3_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x10 Locs {}
	dict set TopLevelPortInterface gateway_out3_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x17 Name {gateway_out4_x17}
	dict set TopLevelPortInterface gateway_out4_x17 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x17 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x17 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x17 Width 37
	dict set TopLevelPortInterface gateway_out4_x17 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x17 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x17 Direction out
	dict set TopLevelPortInterface gateway_out4_x17 Period 12
	dict set TopLevelPortInterface gateway_out4_x17 Interface 0
	dict set TopLevelPortInterface gateway_out4_x17 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x17 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x17 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x17 Locs {}
	dict set TopLevelPortInterface gateway_out4_x17 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x17 Name {gateway_out5_x17}
	dict set TopLevelPortInterface gateway_out5_x17 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x17 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x17 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x17 Width 37
	dict set TopLevelPortInterface gateway_out5_x17 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x17 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x17 Direction out
	dict set TopLevelPortInterface gateway_out5_x17 Period 12
	dict set TopLevelPortInterface gateway_out5_x17 Interface 0
	dict set TopLevelPortInterface gateway_out5_x17 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x17 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x17 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x17 Locs {}
	dict set TopLevelPortInterface gateway_out5_x17 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x15 Name {gateway_out6_x15}
	dict set TopLevelPortInterface gateway_out6_x15 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x15 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x15 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x15 Width 26
	dict set TopLevelPortInterface gateway_out6_x15 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration1_iq_latch_normalize1_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x15 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x15 Direction out
	dict set TopLevelPortInterface gateway_out6_x15 Period 12
	dict set TopLevelPortInterface gateway_out6_x15 Interface 0
	dict set TopLevelPortInterface gateway_out6_x15 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x15 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x15 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x15 Locs {}
	dict set TopLevelPortInterface gateway_out6_x15 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x19 Name {gateway_out1_x19}
	dict set TopLevelPortInterface gateway_out1_x19 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x19 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x19 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x19 Width 18
	dict set TopLevelPortInterface gateway_out1_x19 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x19 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x19 Direction out
	dict set TopLevelPortInterface gateway_out1_x19 Period 12
	dict set TopLevelPortInterface gateway_out1_x19 Interface 0
	dict set TopLevelPortInterface gateway_out1_x19 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x19 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x19 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x19 Locs {}
	dict set TopLevelPortInterface gateway_out1_x19 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x8 Name {gateway_out11_x8}
	dict set TopLevelPortInterface gateway_out11_x8 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x8 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x8 Width 26
	dict set TopLevelPortInterface gateway_out11_x8 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x8 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x8 Direction out
	dict set TopLevelPortInterface gateway_out11_x8 Period 12
	dict set TopLevelPortInterface gateway_out11_x8 Interface 0
	dict set TopLevelPortInterface gateway_out11_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x8 Locs {}
	dict set TopLevelPortInterface gateway_out11_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x6 Name {gateway_out13_x6}
	dict set TopLevelPortInterface gateway_out13_x6 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x6 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x6 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x6 Width 4
	dict set TopLevelPortInterface gateway_out13_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x6 Direction out
	dict set TopLevelPortInterface gateway_out13_x6 Period 12
	dict set TopLevelPortInterface gateway_out13_x6 Interface 0
	dict set TopLevelPortInterface gateway_out13_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x6 Locs {}
	dict set TopLevelPortInterface gateway_out13_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x5 Name {gateway_out14_x5}
	dict set TopLevelPortInterface gateway_out14_x5 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x5 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x5 Width 26
	dict set TopLevelPortInterface gateway_out14_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x5 Direction out
	dict set TopLevelPortInterface gateway_out14_x5 Period 12
	dict set TopLevelPortInterface gateway_out14_x5 Interface 0
	dict set TopLevelPortInterface gateway_out14_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x5 Locs {}
	dict set TopLevelPortInterface gateway_out14_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x15 Name {gateway_out2_x15}
	dict set TopLevelPortInterface gateway_out2_x15 Type Bool
	dict set TopLevelPortInterface gateway_out2_x15 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x15 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x15 Width 1
	dict set TopLevelPortInterface gateway_out2_x15 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x15 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x15 Direction out
	dict set TopLevelPortInterface gateway_out2_x15 Period 12
	dict set TopLevelPortInterface gateway_out2_x15 Interface 0
	dict set TopLevelPortInterface gateway_out2_x15 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x15 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x15 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x15 Locs {}
	dict set TopLevelPortInterface gateway_out2_x15 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x18 Name {gateway_out4_x18}
	dict set TopLevelPortInterface gateway_out4_x18 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x18 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x18 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x18 Width 26
	dict set TopLevelPortInterface gateway_out4_x18 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x18 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x18 Direction out
	dict set TopLevelPortInterface gateway_out4_x18 Period 12
	dict set TopLevelPortInterface gateway_out4_x18 Interface 0
	dict set TopLevelPortInterface gateway_out4_x18 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x18 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x18 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x18 Locs {}
	dict set TopLevelPortInterface gateway_out4_x18 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x18 Name {gateway_out5_x18}
	dict set TopLevelPortInterface gateway_out5_x18 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x18 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x18 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x18 Width 26
	dict set TopLevelPortInterface gateway_out5_x18 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x18 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x18 Direction out
	dict set TopLevelPortInterface gateway_out5_x18 Period 12
	dict set TopLevelPortInterface gateway_out5_x18 Interface 0
	dict set TopLevelPortInterface gateway_out5_x18 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x18 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x18 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x18 Locs {}
	dict set TopLevelPortInterface gateway_out5_x18 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x16 Name {gateway_out6_x16}
	dict set TopLevelPortInterface gateway_out6_x16 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x16 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x16 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x16 Width 18
	dict set TopLevelPortInterface gateway_out6_x16 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x16 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x16 Direction out
	dict set TopLevelPortInterface gateway_out6_x16 Period 12
	dict set TopLevelPortInterface gateway_out6_x16 Interface 0
	dict set TopLevelPortInterface gateway_out6_x16 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x16 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x16 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x16 Locs {}
	dict set TopLevelPortInterface gateway_out6_x16 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x7 Name {gateway_out7_x7}
	dict set TopLevelPortInterface gateway_out7_x7 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x7 Width 26
	dict set TopLevelPortInterface gateway_out7_x7 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x7 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x7 Direction out
	dict set TopLevelPortInterface gateway_out7_x7 Period 12
	dict set TopLevelPortInterface gateway_out7_x7 Interface 0
	dict set TopLevelPortInterface gateway_out7_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x7 Locs {}
	dict set TopLevelPortInterface gateway_out7_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x7 Name {gateway_out8_x7}
	dict set TopLevelPortInterface gateway_out8_x7 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x7 Width 18
	dict set TopLevelPortInterface gateway_out8_x7 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x7 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x7 Direction out
	dict set TopLevelPortInterface gateway_out8_x7 Period 12
	dict set TopLevelPortInterface gateway_out8_x7 Interface 0
	dict set TopLevelPortInterface gateway_out8_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x7 Locs {}
	dict set TopLevelPortInterface gateway_out8_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x8 Name {gateway_out9_x8}
	dict set TopLevelPortInterface gateway_out9_x8 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x8 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x8 Width 18
	dict set TopLevelPortInterface gateway_out9_x8 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x8 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x8 Direction out
	dict set TopLevelPortInterface gateway_out9_x8 Period 12
	dict set TopLevelPortInterface gateway_out9_x8 Interface 0
	dict set TopLevelPortInterface gateway_out9_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x8 Locs {}
	dict set TopLevelPortInterface gateway_out9_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x20 Name {gateway_out1_x20}
	dict set TopLevelPortInterface gateway_out1_x20 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x20 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x20 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x20 Width 18
	dict set TopLevelPortInterface gateway_out1_x20 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x20 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x20 Direction out
	dict set TopLevelPortInterface gateway_out1_x20 Period 12
	dict set TopLevelPortInterface gateway_out1_x20 Interface 0
	dict set TopLevelPortInterface gateway_out1_x20 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x20 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x20 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x20 Locs {}
	dict set TopLevelPortInterface gateway_out1_x20 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x16 Name {gateway_out2_x16}
	dict set TopLevelPortInterface gateway_out2_x16 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x16 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x16 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x16 Width 18
	dict set TopLevelPortInterface gateway_out2_x16 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x16 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x16 Direction out
	dict set TopLevelPortInterface gateway_out2_x16 Period 12
	dict set TopLevelPortInterface gateway_out2_x16 Interface 0
	dict set TopLevelPortInterface gateway_out2_x16 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x16 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x16 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x16 Locs {}
	dict set TopLevelPortInterface gateway_out2_x16 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x6 Name {gateway_out22_x6}
	dict set TopLevelPortInterface gateway_out22_x6 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x6 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x6 Width 37
	dict set TopLevelPortInterface gateway_out22_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x6 Direction out
	dict set TopLevelPortInterface gateway_out22_x6 Period 12
	dict set TopLevelPortInterface gateway_out22_x6 Interface 0
	dict set TopLevelPortInterface gateway_out22_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x6 Locs {}
	dict set TopLevelPortInterface gateway_out22_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x6 Name {gateway_out24_x6}
	dict set TopLevelPortInterface gateway_out24_x6 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x6 Width 26
	dict set TopLevelPortInterface gateway_out24_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x6 Direction out
	dict set TopLevelPortInterface gateway_out24_x6 Period 12
	dict set TopLevelPortInterface gateway_out24_x6 Interface 0
	dict set TopLevelPortInterface gateway_out24_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x6 Locs {}
	dict set TopLevelPortInterface gateway_out24_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x7 Name {gateway_out27_x7}
	dict set TopLevelPortInterface gateway_out27_x7 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x7 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x7 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x7 Width 4
	dict set TopLevelPortInterface gateway_out27_x7 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x7 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x7 Direction out
	dict set TopLevelPortInterface gateway_out27_x7 Period 12
	dict set TopLevelPortInterface gateway_out27_x7 Interface 0
	dict set TopLevelPortInterface gateway_out27_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x7 Locs {}
	dict set TopLevelPortInterface gateway_out27_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x8 Name {gateway_out3_x8}
	dict set TopLevelPortInterface gateway_out3_x8 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x8 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x8 Width 37
	dict set TopLevelPortInterface gateway_out3_x8 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x8 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x8 Direction out
	dict set TopLevelPortInterface gateway_out3_x8 Period 12
	dict set TopLevelPortInterface gateway_out3_x8 Interface 0
	dict set TopLevelPortInterface gateway_out3_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x8 Locs {}
	dict set TopLevelPortInterface gateway_out3_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x13 Name {gateway_out4_x13}
	dict set TopLevelPortInterface gateway_out4_x13 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x13 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x13 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x13 Width 37
	dict set TopLevelPortInterface gateway_out4_x13 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x13 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x13 Direction out
	dict set TopLevelPortInterface gateway_out4_x13 Period 12
	dict set TopLevelPortInterface gateway_out4_x13 Interface 0
	dict set TopLevelPortInterface gateway_out4_x13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x13 Locs {}
	dict set TopLevelPortInterface gateway_out4_x13 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x14 Name {gateway_out5_x14}
	dict set TopLevelPortInterface gateway_out5_x14 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x14 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x14 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x14 Width 37
	dict set TopLevelPortInterface gateway_out5_x14 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x14 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x14 Direction out
	dict set TopLevelPortInterface gateway_out5_x14 Period 12
	dict set TopLevelPortInterface gateway_out5_x14 Interface 0
	dict set TopLevelPortInterface gateway_out5_x14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x14 Locs {}
	dict set TopLevelPortInterface gateway_out5_x14 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x11 Name {gateway_out6_x11}
	dict set TopLevelPortInterface gateway_out6_x11 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x11 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x11 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x11 Width 26
	dict set TopLevelPortInterface gateway_out6_x11 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x11 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x11 Direction out
	dict set TopLevelPortInterface gateway_out6_x11 Period 12
	dict set TopLevelPortInterface gateway_out6_x11 Interface 0
	dict set TopLevelPortInterface gateway_out6_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x11 Locs {}
	dict set TopLevelPortInterface gateway_out6_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x15 Name {gateway_out1_x15}
	dict set TopLevelPortInterface gateway_out1_x15 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x15 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x15 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x15 Width 18
	dict set TopLevelPortInterface gateway_out1_x15 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x15 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x15 Direction out
	dict set TopLevelPortInterface gateway_out1_x15 Period 12
	dict set TopLevelPortInterface gateway_out1_x15 Interface 0
	dict set TopLevelPortInterface gateway_out1_x15 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x15 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x15 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x15 Locs {}
	dict set TopLevelPortInterface gateway_out1_x15 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x7 Name {gateway_out11_x7}
	dict set TopLevelPortInterface gateway_out11_x7 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x7 Width 26
	dict set TopLevelPortInterface gateway_out11_x7 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x7 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x7 Direction out
	dict set TopLevelPortInterface gateway_out11_x7 Period 12
	dict set TopLevelPortInterface gateway_out11_x7 Interface 0
	dict set TopLevelPortInterface gateway_out11_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x7 Locs {}
	dict set TopLevelPortInterface gateway_out11_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x5 Name {gateway_out13_x5}
	dict set TopLevelPortInterface gateway_out13_x5 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x5 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x5 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x5 Width 4
	dict set TopLevelPortInterface gateway_out13_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x5 Direction out
	dict set TopLevelPortInterface gateway_out13_x5 Period 12
	dict set TopLevelPortInterface gateway_out13_x5 Interface 0
	dict set TopLevelPortInterface gateway_out13_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x5 Locs {}
	dict set TopLevelPortInterface gateway_out13_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x4 Name {gateway_out14_x4}
	dict set TopLevelPortInterface gateway_out14_x4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x4 Width 26
	dict set TopLevelPortInterface gateway_out14_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x4 Direction out
	dict set TopLevelPortInterface gateway_out14_x4 Period 12
	dict set TopLevelPortInterface gateway_out14_x4 Interface 0
	dict set TopLevelPortInterface gateway_out14_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x4 Locs {}
	dict set TopLevelPortInterface gateway_out14_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x12 Name {gateway_out2_x12}
	dict set TopLevelPortInterface gateway_out2_x12 Type Bool
	dict set TopLevelPortInterface gateway_out2_x12 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x12 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x12 Width 1
	dict set TopLevelPortInterface gateway_out2_x12 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x12 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x12 Direction out
	dict set TopLevelPortInterface gateway_out2_x12 Period 12
	dict set TopLevelPortInterface gateway_out2_x12 Interface 0
	dict set TopLevelPortInterface gateway_out2_x12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x12 Locs {}
	dict set TopLevelPortInterface gateway_out2_x12 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x14 Name {gateway_out4_x14}
	dict set TopLevelPortInterface gateway_out4_x14 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x14 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x14 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x14 Width 26
	dict set TopLevelPortInterface gateway_out4_x14 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x14 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x14 Direction out
	dict set TopLevelPortInterface gateway_out4_x14 Period 12
	dict set TopLevelPortInterface gateway_out4_x14 Interface 0
	dict set TopLevelPortInterface gateway_out4_x14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x14 Locs {}
	dict set TopLevelPortInterface gateway_out4_x14 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x15 Name {gateway_out5_x15}
	dict set TopLevelPortInterface gateway_out5_x15 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x15 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x15 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x15 Width 26
	dict set TopLevelPortInterface gateway_out5_x15 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x15 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x15 Direction out
	dict set TopLevelPortInterface gateway_out5_x15 Period 12
	dict set TopLevelPortInterface gateway_out5_x15 Interface 0
	dict set TopLevelPortInterface gateway_out5_x15 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x15 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x15 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x15 Locs {}
	dict set TopLevelPortInterface gateway_out5_x15 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x12 Name {gateway_out6_x12}
	dict set TopLevelPortInterface gateway_out6_x12 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x12 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x12 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x12 Width 18
	dict set TopLevelPortInterface gateway_out6_x12 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x12 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x12 Direction out
	dict set TopLevelPortInterface gateway_out6_x12 Period 12
	dict set TopLevelPortInterface gateway_out6_x12 Interface 0
	dict set TopLevelPortInterface gateway_out6_x12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x12 Locs {}
	dict set TopLevelPortInterface gateway_out6_x12 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x4 Name {gateway_out7_x4}
	dict set TopLevelPortInterface gateway_out7_x4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x4 Width 26
	dict set TopLevelPortInterface gateway_out7_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x4 Direction out
	dict set TopLevelPortInterface gateway_out7_x4 Period 12
	dict set TopLevelPortInterface gateway_out7_x4 Interface 0
	dict set TopLevelPortInterface gateway_out7_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x4 Locs {}
	dict set TopLevelPortInterface gateway_out7_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x4 Name {gateway_out8_x4}
	dict set TopLevelPortInterface gateway_out8_x4 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x4 Width 18
	dict set TopLevelPortInterface gateway_out8_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x4 Direction out
	dict set TopLevelPortInterface gateway_out8_x4 Period 12
	dict set TopLevelPortInterface gateway_out8_x4 Interface 0
	dict set TopLevelPortInterface gateway_out8_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x4 Locs {}
	dict set TopLevelPortInterface gateway_out8_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x4 Name {gateway_out9_x4}
	dict set TopLevelPortInterface gateway_out9_x4 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x4 Width 18
	dict set TopLevelPortInterface gateway_out9_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x4 Direction out
	dict set TopLevelPortInterface gateway_out9_x4 Period 12
	dict set TopLevelPortInterface gateway_out9_x4 Interface 0
	dict set TopLevelPortInterface gateway_out9_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x4 Locs {}
	dict set TopLevelPortInterface gateway_out9_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x16 Name {gateway_out1_x16}
	dict set TopLevelPortInterface gateway_out1_x16 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x16 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x16 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x16 Width 18
	dict set TopLevelPortInterface gateway_out1_x16 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x16 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x16 Direction out
	dict set TopLevelPortInterface gateway_out1_x16 Period 12
	dict set TopLevelPortInterface gateway_out1_x16 Interface 0
	dict set TopLevelPortInterface gateway_out1_x16 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x16 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x16 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x16 Locs {}
	dict set TopLevelPortInterface gateway_out1_x16 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x13 Name {gateway_out2_x13}
	dict set TopLevelPortInterface gateway_out2_x13 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x13 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x13 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x13 Width 18
	dict set TopLevelPortInterface gateway_out2_x13 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x13 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x13 Direction out
	dict set TopLevelPortInterface gateway_out2_x13 Period 12
	dict set TopLevelPortInterface gateway_out2_x13 Interface 0
	dict set TopLevelPortInterface gateway_out2_x13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x13 Locs {}
	dict set TopLevelPortInterface gateway_out2_x13 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x4 Name {gateway_out22_x4}
	dict set TopLevelPortInterface gateway_out22_x4 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x4 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x4 Width 37
	dict set TopLevelPortInterface gateway_out22_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x4 Direction out
	dict set TopLevelPortInterface gateway_out22_x4 Period 12
	dict set TopLevelPortInterface gateway_out22_x4 Interface 0
	dict set TopLevelPortInterface gateway_out22_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x4 Locs {}
	dict set TopLevelPortInterface gateway_out22_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x4 Name {gateway_out24_x4}
	dict set TopLevelPortInterface gateway_out24_x4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x4 Width 26
	dict set TopLevelPortInterface gateway_out24_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x4 Direction out
	dict set TopLevelPortInterface gateway_out24_x4 Period 12
	dict set TopLevelPortInterface gateway_out24_x4 Interface 0
	dict set TopLevelPortInterface gateway_out24_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x4 Locs {}
	dict set TopLevelPortInterface gateway_out24_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x8 Name {gateway_out27_x8}
	dict set TopLevelPortInterface gateway_out27_x8 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x8 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x8 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x8 Width 4
	dict set TopLevelPortInterface gateway_out27_x8 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x8 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x8 Direction out
	dict set TopLevelPortInterface gateway_out27_x8 Period 12
	dict set TopLevelPortInterface gateway_out27_x8 Interface 0
	dict set TopLevelPortInterface gateway_out27_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x8 Locs {}
	dict set TopLevelPortInterface gateway_out27_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x9 Name {gateway_out3_x9}
	dict set TopLevelPortInterface gateway_out3_x9 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x9 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x9 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x9 Width 37
	dict set TopLevelPortInterface gateway_out3_x9 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x9 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x9 Direction out
	dict set TopLevelPortInterface gateway_out3_x9 Period 12
	dict set TopLevelPortInterface gateway_out3_x9 Interface 0
	dict set TopLevelPortInterface gateway_out3_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x9 Locs {}
	dict set TopLevelPortInterface gateway_out3_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x15 Name {gateway_out4_x15}
	dict set TopLevelPortInterface gateway_out4_x15 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x15 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x15 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x15 Width 37
	dict set TopLevelPortInterface gateway_out4_x15 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x15 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x15 Direction out
	dict set TopLevelPortInterface gateway_out4_x15 Period 12
	dict set TopLevelPortInterface gateway_out4_x15 Interface 0
	dict set TopLevelPortInterface gateway_out4_x15 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x15 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x15 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x15 Locs {}
	dict set TopLevelPortInterface gateway_out4_x15 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x16 Name {gateway_out5_x16}
	dict set TopLevelPortInterface gateway_out5_x16 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x16 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x16 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x16 Width 37
	dict set TopLevelPortInterface gateway_out5_x16 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x16 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x16 Direction out
	dict set TopLevelPortInterface gateway_out5_x16 Period 12
	dict set TopLevelPortInterface gateway_out5_x16 Interface 0
	dict set TopLevelPortInterface gateway_out5_x16 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x16 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x16 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x16 Locs {}
	dict set TopLevelPortInterface gateway_out5_x16 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x13 Name {gateway_out6_x13}
	dict set TopLevelPortInterface gateway_out6_x13 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x13 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x13 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x13 Width 26
	dict set TopLevelPortInterface gateway_out6_x13 DatFile {examplemodel_bus_axi_example_dsp_cav1_iq_integration2_iq_latch_normalize1_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x13 IconText {exampleModel_bus_axi/example/dsp/Cav1/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x13 Direction out
	dict set TopLevelPortInterface gateway_out6_x13 Period 12
	dict set TopLevelPortInterface gateway_out6_x13 Interface 0
	dict set TopLevelPortInterface gateway_out6_x13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x13 Locs {}
	dict set TopLevelPortInterface gateway_out6_x13 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x17 Name {gateway_out1_x17}
	dict set TopLevelPortInterface gateway_out1_x17 Type Bool
	dict set TopLevelPortInterface gateway_out1_x17 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x17 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x17 Width 1
	dict set TopLevelPortInterface gateway_out1_x17 DatFile {examplemodel_bus_axi_example_dsp_cav1_subsystem4_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x17 IconText {exampleModel_bus_axi/example/dsp/Cav1/Subsystem4/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x17 Direction out
	dict set TopLevelPortInterface gateway_out1_x17 Period 12
	dict set TopLevelPortInterface gateway_out1_x17 Interface 0
	dict set TopLevelPortInterface gateway_out1_x17 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x17 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x17 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x17 Locs {}
	dict set TopLevelPortInterface gateway_out1_x17 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x5 Name {gateway_out7_x5}
	dict set TopLevelPortInterface gateway_out7_x5 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out7_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x5 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out7_x5 Width 18
	dict set TopLevelPortInterface gateway_out7_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_subsystem4_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/Subsystem4/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x5 Direction out
	dict set TopLevelPortInterface gateway_out7_x5 Period 12
	dict set TopLevelPortInterface gateway_out7_x5 Interface 0
	dict set TopLevelPortInterface gateway_out7_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x5 Locs {}
	dict set TopLevelPortInterface gateway_out7_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x5 Name {gateway_out8_x5}
	dict set TopLevelPortInterface gateway_out8_x5 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out8_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x5 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out8_x5 Width 18
	dict set TopLevelPortInterface gateway_out8_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_subsystem4_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/Subsystem4/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x5 Direction out
	dict set TopLevelPortInterface gateway_out8_x5 Period 12
	dict set TopLevelPortInterface gateway_out8_x5 Interface 0
	dict set TopLevelPortInterface gateway_out8_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x5 Locs {}
	dict set TopLevelPortInterface gateway_out8_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x5 Name {gateway_out9_x5}
	dict set TopLevelPortInterface gateway_out9_x5 Type Bool
	dict set TopLevelPortInterface gateway_out9_x5 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out9_x5 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out9_x5 Width 1
	dict set TopLevelPortInterface gateway_out9_x5 DatFile {examplemodel_bus_axi_example_dsp_cav1_subsystem4_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x5 IconText {exampleModel_bus_axi/example/dsp/Cav1/Subsystem4/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x5 Direction out
	dict set TopLevelPortInterface gateway_out9_x5 Period 12
	dict set TopLevelPortInterface gateway_out9_x5 Interface 0
	dict set TopLevelPortInterface gateway_out9_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x5 Locs {}
	dict set TopLevelPortInterface gateway_out9_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out44_x1 Name {gateway_out44_x1}
	dict set TopLevelPortInterface gateway_out44_x1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out44_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out44_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out44_x1 Width 18
	dict set TopLevelPortInterface gateway_out44_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_gateway_out44.dat}
	dict set TopLevelPortInterface gateway_out44_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/Gateway Out44}
	dict set TopLevelPortInterface gateway_out44_x1 Direction out
	dict set TopLevelPortInterface gateway_out44_x1 Period 12
	dict set TopLevelPortInterface gateway_out44_x1 Interface 0
	dict set TopLevelPortInterface gateway_out44_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out44_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out44_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out44_x1 Locs {}
	dict set TopLevelPortInterface gateway_out44_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out46_x1 Name {gateway_out46_x1}
	dict set TopLevelPortInterface gateway_out46_x1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out46_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out46_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out46_x1 Width 18
	dict set TopLevelPortInterface gateway_out46_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_gateway_out46.dat}
	dict set TopLevelPortInterface gateway_out46_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/Gateway Out46}
	dict set TopLevelPortInterface gateway_out46_x1 Direction out
	dict set TopLevelPortInterface gateway_out46_x1 Period 12
	dict set TopLevelPortInterface gateway_out46_x1 Interface 0
	dict set TopLevelPortInterface gateway_out46_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out46_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out46_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out46_x1 Locs {}
	dict set TopLevelPortInterface gateway_out46_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x10 Name {gateway_out11_x10}
	dict set TopLevelPortInterface gateway_out11_x10 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out11_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x10 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out11_x10 Width 32
	dict set TopLevelPortInterface gateway_out11_x10 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x10 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x10 Direction out
	dict set TopLevelPortInterface gateway_out11_x10 Period 12
	dict set TopLevelPortInterface gateway_out11_x10 Interface 0
	dict set TopLevelPortInterface gateway_out11_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x10 Locs {}
	dict set TopLevelPortInterface gateway_out11_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out19_x1 Name {gateway_out19_x1}
	dict set TopLevelPortInterface gateway_out19_x1 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out19_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out19_x1 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out19_x1 Width 18
	dict set TopLevelPortInterface gateway_out19_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_gateway_out19.dat}
	dict set TopLevelPortInterface gateway_out19_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/Gateway Out19}
	dict set TopLevelPortInterface gateway_out19_x1 Direction out
	dict set TopLevelPortInterface gateway_out19_x1 Period 12
	dict set TopLevelPortInterface gateway_out19_x1 Interface 0
	dict set TopLevelPortInterface gateway_out19_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out19_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out19_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out19_x1 Locs {}
	dict set TopLevelPortInterface gateway_out19_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out20_x1 Name {gateway_out20_x1}
	dict set TopLevelPortInterface gateway_out20_x1 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out20_x1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out20_x1 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out20_x1 Width 1
	dict set TopLevelPortInterface gateway_out20_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_gateway_out20.dat}
	dict set TopLevelPortInterface gateway_out20_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/Gateway Out20}
	dict set TopLevelPortInterface gateway_out20_x1 Direction out
	dict set TopLevelPortInterface gateway_out20_x1 Period 12
	dict set TopLevelPortInterface gateway_out20_x1 Interface 0
	dict set TopLevelPortInterface gateway_out20_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out20_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out20_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out20_x1 Locs {}
	dict set TopLevelPortInterface gateway_out20_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x13 Name {gateway_out3_x13}
	dict set TopLevelPortInterface gateway_out3_x13 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x13 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x13 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x13 Width 18
	dict set TopLevelPortInterface gateway_out3_x13 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x13 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x13 Direction out
	dict set TopLevelPortInterface gateway_out3_x13 Period 12
	dict set TopLevelPortInterface gateway_out3_x13 Interface 0
	dict set TopLevelPortInterface gateway_out3_x13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x13 Locs {}
	dict set TopLevelPortInterface gateway_out3_x13 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x22 Name {gateway_out4_x22}
	dict set TopLevelPortInterface gateway_out4_x22 Type UFix_8_0
	dict set TopLevelPortInterface gateway_out4_x22 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out4_x22 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out4_x22 Width 8
	dict set TopLevelPortInterface gateway_out4_x22 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x22 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x22 Direction out
	dict set TopLevelPortInterface gateway_out4_x22 Period 12
	dict set TopLevelPortInterface gateway_out4_x22 Interface 0
	dict set TopLevelPortInterface gateway_out4_x22 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x22 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x22 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x22 Locs {}
	dict set TopLevelPortInterface gateway_out4_x22 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x22 Name {gateway_out5_x22}
	dict set TopLevelPortInterface gateway_out5_x22 Type Fix_32_18
	dict set TopLevelPortInterface gateway_out5_x22 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x22 BinaryPoint 18
	dict set TopLevelPortInterface gateway_out5_x22 Width 32
	dict set TopLevelPortInterface gateway_out5_x22 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x22 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x22 Direction out
	dict set TopLevelPortInterface gateway_out5_x22 Period 12
	dict set TopLevelPortInterface gateway_out5_x22 Interface 0
	dict set TopLevelPortInterface gateway_out5_x22 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x22 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x22 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x22 Locs {}
	dict set TopLevelPortInterface gateway_out5_x22 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x10 Name {gateway_out27_x10}
	dict set TopLevelPortInterface gateway_out27_x10 Type Fix_19_15
	dict set TopLevelPortInterface gateway_out27_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out27_x10 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out27_x10 Width 19
	dict set TopLevelPortInterface gateway_out27_x10 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x10 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x10 Direction out
	dict set TopLevelPortInterface gateway_out27_x10 Period 12
	dict set TopLevelPortInterface gateway_out27_x10 Interface 0
	dict set TopLevelPortInterface gateway_out27_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x10 Locs {}
	dict set TopLevelPortInterface gateway_out27_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out28_x1 Name {gateway_out28_x1}
	dict set TopLevelPortInterface gateway_out28_x1 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out28_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out28_x1 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out28_x1 Width 18
	dict set TopLevelPortInterface gateway_out28_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_gateway_out28.dat}
	dict set TopLevelPortInterface gateway_out28_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/Gateway Out28}
	dict set TopLevelPortInterface gateway_out28_x1 Direction out
	dict set TopLevelPortInterface gateway_out28_x1 Period 12
	dict set TopLevelPortInterface gateway_out28_x1 Interface 0
	dict set TopLevelPortInterface gateway_out28_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out28_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out28_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out28_x1 Locs {}
	dict set TopLevelPortInterface gateway_out28_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out29_x2 Name {gateway_out29_x2}
	dict set TopLevelPortInterface gateway_out29_x2 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out29_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out29_x2 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out29_x2 Width 18
	dict set TopLevelPortInterface gateway_out29_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_gateway_out29.dat}
	dict set TopLevelPortInterface gateway_out29_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/Gateway Out29}
	dict set TopLevelPortInterface gateway_out29_x2 Direction out
	dict set TopLevelPortInterface gateway_out29_x2 Period 12
	dict set TopLevelPortInterface gateway_out29_x2 Interface 0
	dict set TopLevelPortInterface gateway_out29_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out29_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out29_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out29_x2 Locs {}
	dict set TopLevelPortInterface gateway_out29_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out_x6 Name {gateway_out_x6}
	dict set TopLevelPortInterface gateway_out_x6 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out_x6 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out_x6 Width 18
	dict set TopLevelPortInterface gateway_out_x6 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x6 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x6 Direction out
	dict set TopLevelPortInterface gateway_out_x6 Period 12
	dict set TopLevelPortInterface gateway_out_x6 Interface 0
	dict set TopLevelPortInterface gateway_out_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x6 Locs {}
	dict set TopLevelPortInterface gateway_out_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x26 Name {gateway_out1_x26}
	dict set TopLevelPortInterface gateway_out1_x26 Type Bool
	dict set TopLevelPortInterface gateway_out1_x26 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x26 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x26 Width 1
	dict set TopLevelPortInterface gateway_out1_x26 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x26 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x26 Direction out
	dict set TopLevelPortInterface gateway_out1_x26 Period 12
	dict set TopLevelPortInterface gateway_out1_x26 Interface 0
	dict set TopLevelPortInterface gateway_out1_x26 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x26 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x26 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x26 Locs {}
	dict set TopLevelPortInterface gateway_out1_x26 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x20 Name {gateway_out2_x20}
	dict set TopLevelPortInterface gateway_out2_x20 Type Bool
	dict set TopLevelPortInterface gateway_out2_x20 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x20 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x20 Width 1
	dict set TopLevelPortInterface gateway_out2_x20 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x20 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x20 Direction out
	dict set TopLevelPortInterface gateway_out2_x20 Period 12
	dict set TopLevelPortInterface gateway_out2_x20 Interface 0
	dict set TopLevelPortInterface gateway_out2_x20 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x20 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x20 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x20 Locs {}
	dict set TopLevelPortInterface gateway_out2_x20 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x24 Name {gateway_out4_x24}
	dict set TopLevelPortInterface gateway_out4_x24 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out4_x24 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x24 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out4_x24 Width 18
	dict set TopLevelPortInterface gateway_out4_x24 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x24 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x24 Direction out
	dict set TopLevelPortInterface gateway_out4_x24 Period 12
	dict set TopLevelPortInterface gateway_out4_x24 Interface 0
	dict set TopLevelPortInterface gateway_out4_x24 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x24 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x24 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x24 Locs {}
	dict set TopLevelPortInterface gateway_out4_x24 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x23 Name {gateway_out5_x23}
	dict set TopLevelPortInterface gateway_out5_x23 Type Bool
	dict set TopLevelPortInterface gateway_out5_x23 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out5_x23 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out5_x23 Width 1
	dict set TopLevelPortInterface gateway_out5_x23 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x23 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x23 Direction out
	dict set TopLevelPortInterface gateway_out5_x23 Period 12
	dict set TopLevelPortInterface gateway_out5_x23 Interface 0
	dict set TopLevelPortInterface gateway_out5_x23 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x23 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x23 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x23 Locs {}
	dict set TopLevelPortInterface gateway_out5_x23 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x15 Name {gateway_out3_x15}
	dict set TopLevelPortInterface gateway_out3_x15 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x15 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x15 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x15 Width 18
	dict set TopLevelPortInterface gateway_out3_x15 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x15 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x15 Direction out
	dict set TopLevelPortInterface gateway_out3_x15 Period 12
	dict set TopLevelPortInterface gateway_out3_x15 Interface 0
	dict set TopLevelPortInterface gateway_out3_x15 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x15 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x15 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x15 Locs {}
	dict set TopLevelPortInterface gateway_out3_x15 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x27 Name {gateway_out1_x27}
	dict set TopLevelPortInterface gateway_out1_x27 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out1_x27 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x27 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out1_x27 Width 32
	dict set TopLevelPortInterface gateway_out1_x27 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_t_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x27 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_t/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x27 Direction out
	dict set TopLevelPortInterface gateway_out1_x27 Period 12
	dict set TopLevelPortInterface gateway_out1_x27 Interface 0
	dict set TopLevelPortInterface gateway_out1_x27 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x27 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x27 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x27 Locs {}
	dict set TopLevelPortInterface gateway_out1_x27 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x19 Name {gateway_out6_x19}
	dict set TopLevelPortInterface gateway_out6_x19 Type UFix_10_0
	dict set TopLevelPortInterface gateway_out6_x19 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out6_x19 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out6_x19 Width 10
	dict set TopLevelPortInterface gateway_out6_x19 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module1_freq_err1_delta_t_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x19 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module1/freq_err1/delta_t/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x19 Direction out
	dict set TopLevelPortInterface gateway_out6_x19 Period 12
	dict set TopLevelPortInterface gateway_out6_x19 Interface 0
	dict set TopLevelPortInterface gateway_out6_x19 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x19 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x19 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x19 Locs {}
	dict set TopLevelPortInterface gateway_out6_x19 IOStandard {}
	dict set TopLevelPortInterface gateway_out44_x2 Name {gateway_out44_x2}
	dict set TopLevelPortInterface gateway_out44_x2 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out44_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out44_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out44_x2 Width 18
	dict set TopLevelPortInterface gateway_out44_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_gateway_out44.dat}
	dict set TopLevelPortInterface gateway_out44_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/Gateway Out44}
	dict set TopLevelPortInterface gateway_out44_x2 Direction out
	dict set TopLevelPortInterface gateway_out44_x2 Period 12
	dict set TopLevelPortInterface gateway_out44_x2 Interface 0
	dict set TopLevelPortInterface gateway_out44_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out44_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out44_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out44_x2 Locs {}
	dict set TopLevelPortInterface gateway_out44_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out46_x2 Name {gateway_out46_x2}
	dict set TopLevelPortInterface gateway_out46_x2 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out46_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out46_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out46_x2 Width 18
	dict set TopLevelPortInterface gateway_out46_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_gateway_out46.dat}
	dict set TopLevelPortInterface gateway_out46_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/Gateway Out46}
	dict set TopLevelPortInterface gateway_out46_x2 Direction out
	dict set TopLevelPortInterface gateway_out46_x2 Period 12
	dict set TopLevelPortInterface gateway_out46_x2 Interface 0
	dict set TopLevelPortInterface gateway_out46_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out46_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out46_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out46_x2 Locs {}
	dict set TopLevelPortInterface gateway_out46_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x11 Name {gateway_out11_x11}
	dict set TopLevelPortInterface gateway_out11_x11 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out11_x11 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x11 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out11_x11 Width 32
	dict set TopLevelPortInterface gateway_out11_x11 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x11 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x11 Direction out
	dict set TopLevelPortInterface gateway_out11_x11 Period 12
	dict set TopLevelPortInterface gateway_out11_x11 Interface 0
	dict set TopLevelPortInterface gateway_out11_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x11 Locs {}
	dict set TopLevelPortInterface gateway_out11_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out19_x2 Name {gateway_out19_x2}
	dict set TopLevelPortInterface gateway_out19_x2 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out19_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out19_x2 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out19_x2 Width 18
	dict set TopLevelPortInterface gateway_out19_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_gateway_out19.dat}
	dict set TopLevelPortInterface gateway_out19_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/Gateway Out19}
	dict set TopLevelPortInterface gateway_out19_x2 Direction out
	dict set TopLevelPortInterface gateway_out19_x2 Period 12
	dict set TopLevelPortInterface gateway_out19_x2 Interface 0
	dict set TopLevelPortInterface gateway_out19_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out19_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out19_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out19_x2 Locs {}
	dict set TopLevelPortInterface gateway_out19_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out20_x2 Name {gateway_out20_x2}
	dict set TopLevelPortInterface gateway_out20_x2 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out20_x2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out20_x2 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out20_x2 Width 1
	dict set TopLevelPortInterface gateway_out20_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_gateway_out20.dat}
	dict set TopLevelPortInterface gateway_out20_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/Gateway Out20}
	dict set TopLevelPortInterface gateway_out20_x2 Direction out
	dict set TopLevelPortInterface gateway_out20_x2 Period 12
	dict set TopLevelPortInterface gateway_out20_x2 Interface 0
	dict set TopLevelPortInterface gateway_out20_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out20_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out20_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out20_x2 Locs {}
	dict set TopLevelPortInterface gateway_out20_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x14 Name {gateway_out3_x14}
	dict set TopLevelPortInterface gateway_out3_x14 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x14 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x14 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x14 Width 18
	dict set TopLevelPortInterface gateway_out3_x14 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x14 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x14 Direction out
	dict set TopLevelPortInterface gateway_out3_x14 Period 12
	dict set TopLevelPortInterface gateway_out3_x14 Interface 0
	dict set TopLevelPortInterface gateway_out3_x14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x14 Locs {}
	dict set TopLevelPortInterface gateway_out3_x14 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x23 Name {gateway_out4_x23}
	dict set TopLevelPortInterface gateway_out4_x23 Type UFix_8_0
	dict set TopLevelPortInterface gateway_out4_x23 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out4_x23 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out4_x23 Width 8
	dict set TopLevelPortInterface gateway_out4_x23 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x23 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x23 Direction out
	dict set TopLevelPortInterface gateway_out4_x23 Period 12
	dict set TopLevelPortInterface gateway_out4_x23 Interface 0
	dict set TopLevelPortInterface gateway_out4_x23 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x23 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x23 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x23 Locs {}
	dict set TopLevelPortInterface gateway_out4_x23 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x24 Name {gateway_out5_x24}
	dict set TopLevelPortInterface gateway_out5_x24 Type Fix_32_18
	dict set TopLevelPortInterface gateway_out5_x24 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x24 BinaryPoint 18
	dict set TopLevelPortInterface gateway_out5_x24 Width 32
	dict set TopLevelPortInterface gateway_out5_x24 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x24 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x24 Direction out
	dict set TopLevelPortInterface gateway_out5_x24 Period 12
	dict set TopLevelPortInterface gateway_out5_x24 Interface 0
	dict set TopLevelPortInterface gateway_out5_x24 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x24 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x24 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x24 Locs {}
	dict set TopLevelPortInterface gateway_out5_x24 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x9 Name {gateway_out27_x9}
	dict set TopLevelPortInterface gateway_out27_x9 Type Fix_19_15
	dict set TopLevelPortInterface gateway_out27_x9 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out27_x9 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out27_x9 Width 19
	dict set TopLevelPortInterface gateway_out27_x9 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x9 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x9 Direction out
	dict set TopLevelPortInterface gateway_out27_x9 Period 12
	dict set TopLevelPortInterface gateway_out27_x9 Interface 0
	dict set TopLevelPortInterface gateway_out27_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x9 Locs {}
	dict set TopLevelPortInterface gateway_out27_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out28_x2 Name {gateway_out28_x2}
	dict set TopLevelPortInterface gateway_out28_x2 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out28_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out28_x2 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out28_x2 Width 18
	dict set TopLevelPortInterface gateway_out28_x2 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_gateway_out28.dat}
	dict set TopLevelPortInterface gateway_out28_x2 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/Gateway Out28}
	dict set TopLevelPortInterface gateway_out28_x2 Direction out
	dict set TopLevelPortInterface gateway_out28_x2 Period 12
	dict set TopLevelPortInterface gateway_out28_x2 Interface 0
	dict set TopLevelPortInterface gateway_out28_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out28_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out28_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out28_x2 Locs {}
	dict set TopLevelPortInterface gateway_out28_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out29_x1 Name {gateway_out29_x1}
	dict set TopLevelPortInterface gateway_out29_x1 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out29_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out29_x1 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out29_x1 Width 18
	dict set TopLevelPortInterface gateway_out29_x1 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_gateway_out29.dat}
	dict set TopLevelPortInterface gateway_out29_x1 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/Gateway Out29}
	dict set TopLevelPortInterface gateway_out29_x1 Direction out
	dict set TopLevelPortInterface gateway_out29_x1 Period 12
	dict set TopLevelPortInterface gateway_out29_x1 Interface 0
	dict set TopLevelPortInterface gateway_out29_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out29_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out29_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out29_x1 Locs {}
	dict set TopLevelPortInterface gateway_out29_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out_x4 Name {gateway_out_x4}
	dict set TopLevelPortInterface gateway_out_x4 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out_x4 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out_x4 Width 18
	dict set TopLevelPortInterface gateway_out_x4 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x4 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x4 Direction out
	dict set TopLevelPortInterface gateway_out_x4 Period 12
	dict set TopLevelPortInterface gateway_out_x4 Interface 0
	dict set TopLevelPortInterface gateway_out_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x4 Locs {}
	dict set TopLevelPortInterface gateway_out_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x21 Name {gateway_out1_x21}
	dict set TopLevelPortInterface gateway_out1_x21 Type Bool
	dict set TopLevelPortInterface gateway_out1_x21 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x21 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x21 Width 1
	dict set TopLevelPortInterface gateway_out1_x21 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x21 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x21 Direction out
	dict set TopLevelPortInterface gateway_out1_x21 Period 12
	dict set TopLevelPortInterface gateway_out1_x21 Interface 0
	dict set TopLevelPortInterface gateway_out1_x21 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x21 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x21 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x21 Locs {}
	dict set TopLevelPortInterface gateway_out1_x21 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x18 Name {gateway_out2_x18}
	dict set TopLevelPortInterface gateway_out2_x18 Type Bool
	dict set TopLevelPortInterface gateway_out2_x18 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x18 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x18 Width 1
	dict set TopLevelPortInterface gateway_out2_x18 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x18 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x18 Direction out
	dict set TopLevelPortInterface gateway_out2_x18 Period 12
	dict set TopLevelPortInterface gateway_out2_x18 Interface 0
	dict set TopLevelPortInterface gateway_out2_x18 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x18 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x18 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x18 Locs {}
	dict set TopLevelPortInterface gateway_out2_x18 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x11 Name {gateway_out3_x11}
	dict set TopLevelPortInterface gateway_out3_x11 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x11 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x11 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x11 Width 18
	dict set TopLevelPortInterface gateway_out3_x11 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x11 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x11 Direction out
	dict set TopLevelPortInterface gateway_out3_x11 Period 12
	dict set TopLevelPortInterface gateway_out3_x11 Interface 0
	dict set TopLevelPortInterface gateway_out3_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x11 Locs {}
	dict set TopLevelPortInterface gateway_out3_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x19 Name {gateway_out4_x19}
	dict set TopLevelPortInterface gateway_out4_x19 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out4_x19 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x19 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out4_x19 Width 18
	dict set TopLevelPortInterface gateway_out4_x19 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x19 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x19 Direction out
	dict set TopLevelPortInterface gateway_out4_x19 Period 12
	dict set TopLevelPortInterface gateway_out4_x19 Interface 0
	dict set TopLevelPortInterface gateway_out4_x19 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x19 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x19 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x19 Locs {}
	dict set TopLevelPortInterface gateway_out4_x19 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x19 Name {gateway_out5_x19}
	dict set TopLevelPortInterface gateway_out5_x19 Type Bool
	dict set TopLevelPortInterface gateway_out5_x19 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out5_x19 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out5_x19 Width 1
	dict set TopLevelPortInterface gateway_out5_x19 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x19 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x19 Direction out
	dict set TopLevelPortInterface gateway_out5_x19 Period 12
	dict set TopLevelPortInterface gateway_out5_x19 Interface 0
	dict set TopLevelPortInterface gateway_out5_x19 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x19 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x19 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x19 Locs {}
	dict set TopLevelPortInterface gateway_out5_x19 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x22 Name {gateway_out1_x22}
	dict set TopLevelPortInterface gateway_out1_x22 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out1_x22 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x22 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out1_x22 Width 32
	dict set TopLevelPortInterface gateway_out1_x22 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_t_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x22 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_t/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x22 Direction out
	dict set TopLevelPortInterface gateway_out1_x22 Period 12
	dict set TopLevelPortInterface gateway_out1_x22 Interface 0
	dict set TopLevelPortInterface gateway_out1_x22 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x22 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x22 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x22 Locs {}
	dict set TopLevelPortInterface gateway_out1_x22 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x17 Name {gateway_out6_x17}
	dict set TopLevelPortInterface gateway_out6_x17 Type UFix_10_0
	dict set TopLevelPortInterface gateway_out6_x17 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out6_x17 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out6_x17 Width 10
	dict set TopLevelPortInterface gateway_out6_x17 DatFile {examplemodel_bus_axi_example_dsp_cav1_c1p2_freq_err_module2_freq_err1_delta_t_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x17 IconText {exampleModel_bus_axi/example/dsp/Cav1/c1p2_freq_err_module2/freq_err1/delta_t/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x17 Direction out
	dict set TopLevelPortInterface gateway_out6_x17 Period 12
	dict set TopLevelPortInterface gateway_out6_x17 Interface 0
	dict set TopLevelPortInterface gateway_out6_x17 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x17 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x17 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x17 Locs {}
	dict set TopLevelPortInterface gateway_out6_x17 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x23 Name {gateway_out1_x23}
	dict set TopLevelPortInterface gateway_out1_x23 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out1_x23 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x23 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x23 Width 1
	dict set TopLevelPortInterface gateway_out1_x23 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x23 IconText {exampleModel_bus_axi/example/dsp/Cav2/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x23 Direction out
	dict set TopLevelPortInterface gateway_out1_x23 Period 1
	dict set TopLevelPortInterface gateway_out1_x23 Interface 0
	dict set TopLevelPortInterface gateway_out1_x23 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x23 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x23 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x23 Locs {}
	dict set TopLevelPortInterface gateway_out1_x23 IOStandard {}
	dict set TopLevelPortInterface gateway_out39 Name {gateway_out39}
	dict set TopLevelPortInterface gateway_out39 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out39 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out39 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out39 Width 18
	dict set TopLevelPortInterface gateway_out39 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out39.dat}
	dict set TopLevelPortInterface gateway_out39 IconText {Gateway Out39}
	dict set TopLevelPortInterface gateway_out39 Direction out
	dict set TopLevelPortInterface gateway_out39 Period 12
	dict set TopLevelPortInterface gateway_out39 Interface 0
	dict set TopLevelPortInterface gateway_out39 InterfaceName {}
	dict set TopLevelPortInterface gateway_out39 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out39 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out39 Locs {}
	dict set TopLevelPortInterface gateway_out39 IOStandard {}
	dict set TopLevelPortInterface gateway_out40 Name {gateway_out40}
	dict set TopLevelPortInterface gateway_out40 Type Fix_18_17
	dict set TopLevelPortInterface gateway_out40 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out40 BinaryPoint 17
	dict set TopLevelPortInterface gateway_out40 Width 18
	dict set TopLevelPortInterface gateway_out40 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out40.dat}
	dict set TopLevelPortInterface gateway_out40 IconText {Gateway Out40}
	dict set TopLevelPortInterface gateway_out40 Direction out
	dict set TopLevelPortInterface gateway_out40 Period 12
	dict set TopLevelPortInterface gateway_out40 Interface 0
	dict set TopLevelPortInterface gateway_out40 InterfaceName {}
	dict set TopLevelPortInterface gateway_out40 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out40 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out40 Locs {}
	dict set TopLevelPortInterface gateway_out40 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x12 Name {gateway_out3_x12}
	dict set TopLevelPortInterface gateway_out3_x12 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out3_x12 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out3_x12 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out3_x12 Width 1
	dict set TopLevelPortInterface gateway_out3_x12 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x12 IconText {exampleModel_bus_axi/example/dsp/Cav2/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x12 Direction out
	dict set TopLevelPortInterface gateway_out3_x12 Period 12
	dict set TopLevelPortInterface gateway_out3_x12 Interface 0
	dict set TopLevelPortInterface gateway_out3_x12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x12 Locs {}
	dict set TopLevelPortInterface gateway_out3_x12 IOStandard {}
	dict set TopLevelPortInterface gateway_out_x5 Name {gateway_out_x5}
	dict set TopLevelPortInterface gateway_out_x5 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out_x5 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out_x5 Width 18
	dict set TopLevelPortInterface gateway_out_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x5 Direction out
	dict set TopLevelPortInterface gateway_out_x5 Period 12
	dict set TopLevelPortInterface gateway_out_x5 Interface 0
	dict set TopLevelPortInterface gateway_out_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x5 Locs {}
	dict set TopLevelPortInterface gateway_out_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x17 Name {gateway_out2_x17}
	dict set TopLevelPortInterface gateway_out2_x17 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x17 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x17 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x17 Width 18
	dict set TopLevelPortInterface gateway_out2_x17 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x17 IconText {exampleModel_bus_axi/example/dsp/Cav2/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x17 Direction out
	dict set TopLevelPortInterface gateway_out2_x17 Period 12
	dict set TopLevelPortInterface gateway_out2_x17 Interface 0
	dict set TopLevelPortInterface gateway_out2_x17 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x17 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x17 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x17 Locs {}
	dict set TopLevelPortInterface gateway_out2_x17 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x20 Name {gateway_out4_x20}
	dict set TopLevelPortInterface gateway_out4_x20 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out4_x20 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x20 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x20 Width 18
	dict set TopLevelPortInterface gateway_out4_x20 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x20 IconText {exampleModel_bus_axi/example/dsp/Cav2/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x20 Direction out
	dict set TopLevelPortInterface gateway_out4_x20 Period 12
	dict set TopLevelPortInterface gateway_out4_x20 Interface 0
	dict set TopLevelPortInterface gateway_out4_x20 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x20 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x20 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x20 Locs {}
	dict set TopLevelPortInterface gateway_out4_x20 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x20 Name {gateway_out5_x20}
	dict set TopLevelPortInterface gateway_out5_x20 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out5_x20 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x20 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x20 Width 18
	dict set TopLevelPortInterface gateway_out5_x20 DatFile {examplemodel_bus_axi_example_dsp_cav2_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x20 IconText {exampleModel_bus_axi/example/dsp/Cav2/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x20 Direction out
	dict set TopLevelPortInterface gateway_out5_x20 Period 12
	dict set TopLevelPortInterface gateway_out5_x20 Interface 0
	dict set TopLevelPortInterface gateway_out5_x20 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x20 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x20 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x20 Locs {}
	dict set TopLevelPortInterface gateway_out5_x20 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x24 Name {gateway_out1_x24}
	dict set TopLevelPortInterface gateway_out1_x24 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x24 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x24 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x24 Width 18
	dict set TopLevelPortInterface gateway_out1_x24 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x24 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x24 Direction out
	dict set TopLevelPortInterface gateway_out1_x24 Period 12
	dict set TopLevelPortInterface gateway_out1_x24 Interface 0
	dict set TopLevelPortInterface gateway_out1_x24 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x24 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x24 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x24 Locs {}
	dict set TopLevelPortInterface gateway_out1_x24 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x9 Name {gateway_out11_x9}
	dict set TopLevelPortInterface gateway_out11_x9 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x9 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x9 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x9 Width 26
	dict set TopLevelPortInterface gateway_out11_x9 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x9 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x9 Direction out
	dict set TopLevelPortInterface gateway_out11_x9 Period 12
	dict set TopLevelPortInterface gateway_out11_x9 Interface 0
	dict set TopLevelPortInterface gateway_out11_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x9 Locs {}
	dict set TopLevelPortInterface gateway_out11_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x7 Name {gateway_out13_x7}
	dict set TopLevelPortInterface gateway_out13_x7 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x7 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x7 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x7 Width 4
	dict set TopLevelPortInterface gateway_out13_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x7 Direction out
	dict set TopLevelPortInterface gateway_out13_x7 Period 12
	dict set TopLevelPortInterface gateway_out13_x7 Interface 0
	dict set TopLevelPortInterface gateway_out13_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x7 Locs {}
	dict set TopLevelPortInterface gateway_out13_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x6 Name {gateway_out14_x6}
	dict set TopLevelPortInterface gateway_out14_x6 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x6 Width 26
	dict set TopLevelPortInterface gateway_out14_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x6 Direction out
	dict set TopLevelPortInterface gateway_out14_x6 Period 12
	dict set TopLevelPortInterface gateway_out14_x6 Interface 0
	dict set TopLevelPortInterface gateway_out14_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x6 Locs {}
	dict set TopLevelPortInterface gateway_out14_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x19 Name {gateway_out2_x19}
	dict set TopLevelPortInterface gateway_out2_x19 Type Bool
	dict set TopLevelPortInterface gateway_out2_x19 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x19 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x19 Width 1
	dict set TopLevelPortInterface gateway_out2_x19 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x19 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x19 Direction out
	dict set TopLevelPortInterface gateway_out2_x19 Period 12
	dict set TopLevelPortInterface gateway_out2_x19 Interface 0
	dict set TopLevelPortInterface gateway_out2_x19 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x19 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x19 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x19 Locs {}
	dict set TopLevelPortInterface gateway_out2_x19 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x21 Name {gateway_out4_x21}
	dict set TopLevelPortInterface gateway_out4_x21 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x21 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x21 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x21 Width 26
	dict set TopLevelPortInterface gateway_out4_x21 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x21 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x21 Direction out
	dict set TopLevelPortInterface gateway_out4_x21 Period 12
	dict set TopLevelPortInterface gateway_out4_x21 Interface 0
	dict set TopLevelPortInterface gateway_out4_x21 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x21 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x21 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x21 Locs {}
	dict set TopLevelPortInterface gateway_out4_x21 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x21 Name {gateway_out5_x21}
	dict set TopLevelPortInterface gateway_out5_x21 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x21 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x21 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x21 Width 26
	dict set TopLevelPortInterface gateway_out5_x21 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x21 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x21 Direction out
	dict set TopLevelPortInterface gateway_out5_x21 Period 12
	dict set TopLevelPortInterface gateway_out5_x21 Interface 0
	dict set TopLevelPortInterface gateway_out5_x21 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x21 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x21 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x21 Locs {}
	dict set TopLevelPortInterface gateway_out5_x21 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x18 Name {gateway_out6_x18}
	dict set TopLevelPortInterface gateway_out6_x18 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x18 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x18 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x18 Width 18
	dict set TopLevelPortInterface gateway_out6_x18 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x18 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x18 Direction out
	dict set TopLevelPortInterface gateway_out6_x18 Period 12
	dict set TopLevelPortInterface gateway_out6_x18 Interface 0
	dict set TopLevelPortInterface gateway_out6_x18 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x18 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x18 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x18 Locs {}
	dict set TopLevelPortInterface gateway_out6_x18 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x8 Name {gateway_out7_x8}
	dict set TopLevelPortInterface gateway_out7_x8 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x8 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x8 Width 26
	dict set TopLevelPortInterface gateway_out7_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x8 Direction out
	dict set TopLevelPortInterface gateway_out7_x8 Period 12
	dict set TopLevelPortInterface gateway_out7_x8 Interface 0
	dict set TopLevelPortInterface gateway_out7_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x8 Locs {}
	dict set TopLevelPortInterface gateway_out7_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x8 Name {gateway_out8_x8}
	dict set TopLevelPortInterface gateway_out8_x8 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x8 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x8 Width 18
	dict set TopLevelPortInterface gateway_out8_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x8 Direction out
	dict set TopLevelPortInterface gateway_out8_x8 Period 12
	dict set TopLevelPortInterface gateway_out8_x8 Interface 0
	dict set TopLevelPortInterface gateway_out8_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x8 Locs {}
	dict set TopLevelPortInterface gateway_out8_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x7 Name {gateway_out9_x7}
	dict set TopLevelPortInterface gateway_out9_x7 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x7 Width 18
	dict set TopLevelPortInterface gateway_out9_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x7 Direction out
	dict set TopLevelPortInterface gateway_out9_x7 Period 12
	dict set TopLevelPortInterface gateway_out9_x7 Interface 0
	dict set TopLevelPortInterface gateway_out9_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x7 Locs {}
	dict set TopLevelPortInterface gateway_out9_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x25 Name {gateway_out1_x25}
	dict set TopLevelPortInterface gateway_out1_x25 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x25 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x25 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x25 Width 18
	dict set TopLevelPortInterface gateway_out1_x25 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x25 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x25 Direction out
	dict set TopLevelPortInterface gateway_out1_x25 Period 12
	dict set TopLevelPortInterface gateway_out1_x25 Interface 0
	dict set TopLevelPortInterface gateway_out1_x25 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x25 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x25 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x25 Locs {}
	dict set TopLevelPortInterface gateway_out1_x25 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x6 Name {gateway_out2_x6}
	dict set TopLevelPortInterface gateway_out2_x6 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x6 Width 18
	dict set TopLevelPortInterface gateway_out2_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x6 Direction out
	dict set TopLevelPortInterface gateway_out2_x6 Period 12
	dict set TopLevelPortInterface gateway_out2_x6 Interface 0
	dict set TopLevelPortInterface gateway_out2_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x6 Locs {}
	dict set TopLevelPortInterface gateway_out2_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x1 Name {gateway_out22_x1}
	dict set TopLevelPortInterface gateway_out22_x1 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x1 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x1 Width 37
	dict set TopLevelPortInterface gateway_out22_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x1 Direction out
	dict set TopLevelPortInterface gateway_out22_x1 Period 12
	dict set TopLevelPortInterface gateway_out22_x1 Interface 0
	dict set TopLevelPortInterface gateway_out22_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x1 Locs {}
	dict set TopLevelPortInterface gateway_out22_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x1 Name {gateway_out24_x1}
	dict set TopLevelPortInterface gateway_out24_x1 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x1 Width 26
	dict set TopLevelPortInterface gateway_out24_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x1 Direction out
	dict set TopLevelPortInterface gateway_out24_x1 Period 12
	dict set TopLevelPortInterface gateway_out24_x1 Interface 0
	dict set TopLevelPortInterface gateway_out24_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x1 Locs {}
	dict set TopLevelPortInterface gateway_out24_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x2 Name {gateway_out27_x2}
	dict set TopLevelPortInterface gateway_out27_x2 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x2 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x2 Width 4
	dict set TopLevelPortInterface gateway_out27_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x2 Direction out
	dict set TopLevelPortInterface gateway_out27_x2 Period 12
	dict set TopLevelPortInterface gateway_out27_x2 Interface 0
	dict set TopLevelPortInterface gateway_out27_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x2 Locs {}
	dict set TopLevelPortInterface gateway_out27_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x1 Name {gateway_out3_x1}
	dict set TopLevelPortInterface gateway_out3_x1 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x1 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x1 Width 37
	dict set TopLevelPortInterface gateway_out3_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x1 Direction out
	dict set TopLevelPortInterface gateway_out3_x1 Period 12
	dict set TopLevelPortInterface gateway_out3_x1 Interface 0
	dict set TopLevelPortInterface gateway_out3_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x1 Locs {}
	dict set TopLevelPortInterface gateway_out3_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x5 Name {gateway_out4_x5}
	dict set TopLevelPortInterface gateway_out4_x5 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x5 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x5 Width 37
	dict set TopLevelPortInterface gateway_out4_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x5 Direction out
	dict set TopLevelPortInterface gateway_out4_x5 Period 12
	dict set TopLevelPortInterface gateway_out4_x5 Interface 0
	dict set TopLevelPortInterface gateway_out4_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x5 Locs {}
	dict set TopLevelPortInterface gateway_out4_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x6 Name {gateway_out5_x6}
	dict set TopLevelPortInterface gateway_out5_x6 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x6 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x6 Width 37
	dict set TopLevelPortInterface gateway_out5_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x6 Direction out
	dict set TopLevelPortInterface gateway_out5_x6 Period 12
	dict set TopLevelPortInterface gateway_out5_x6 Interface 0
	dict set TopLevelPortInterface gateway_out5_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x6 Locs {}
	dict set TopLevelPortInterface gateway_out5_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x5 Name {gateway_out6_x5}
	dict set TopLevelPortInterface gateway_out6_x5 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x5 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x5 Width 26
	dict set TopLevelPortInterface gateway_out6_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x5 Direction out
	dict set TopLevelPortInterface gateway_out6_x5 Period 12
	dict set TopLevelPortInterface gateway_out6_x5 Interface 0
	dict set TopLevelPortInterface gateway_out6_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x5 Locs {}
	dict set TopLevelPortInterface gateway_out6_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x7 Name {gateway_out1_x7}
	dict set TopLevelPortInterface gateway_out1_x7 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x7 Width 18
	dict set TopLevelPortInterface gateway_out1_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x7 Direction out
	dict set TopLevelPortInterface gateway_out1_x7 Period 12
	dict set TopLevelPortInterface gateway_out1_x7 Interface 0
	dict set TopLevelPortInterface gateway_out1_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x7 Locs {}
	dict set TopLevelPortInterface gateway_out1_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x4 Name {gateway_out11_x4}
	dict set TopLevelPortInterface gateway_out11_x4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x4 Width 26
	dict set TopLevelPortInterface gateway_out11_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x4 Direction out
	dict set TopLevelPortInterface gateway_out11_x4 Period 12
	dict set TopLevelPortInterface gateway_out11_x4 Interface 0
	dict set TopLevelPortInterface gateway_out11_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x4 Locs {}
	dict set TopLevelPortInterface gateway_out11_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x4 Name {gateway_out13_x4}
	dict set TopLevelPortInterface gateway_out13_x4 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x4 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x4 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x4 Width 4
	dict set TopLevelPortInterface gateway_out13_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x4 Direction out
	dict set TopLevelPortInterface gateway_out13_x4 Period 12
	dict set TopLevelPortInterface gateway_out13_x4 Interface 0
	dict set TopLevelPortInterface gateway_out13_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x4 Locs {}
	dict set TopLevelPortInterface gateway_out13_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x3 Name {gateway_out14_x3}
	dict set TopLevelPortInterface gateway_out14_x3 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x3 Width 26
	dict set TopLevelPortInterface gateway_out14_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x3 Direction out
	dict set TopLevelPortInterface gateway_out14_x3 Period 12
	dict set TopLevelPortInterface gateway_out14_x3 Interface 0
	dict set TopLevelPortInterface gateway_out14_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x3 Locs {}
	dict set TopLevelPortInterface gateway_out14_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x7 Name {gateway_out2_x7}
	dict set TopLevelPortInterface gateway_out2_x7 Type Bool
	dict set TopLevelPortInterface gateway_out2_x7 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x7 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x7 Width 1
	dict set TopLevelPortInterface gateway_out2_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x7 Direction out
	dict set TopLevelPortInterface gateway_out2_x7 Period 12
	dict set TopLevelPortInterface gateway_out2_x7 Interface 0
	dict set TopLevelPortInterface gateway_out2_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x7 Locs {}
	dict set TopLevelPortInterface gateway_out2_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x6 Name {gateway_out4_x6}
	dict set TopLevelPortInterface gateway_out4_x6 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x6 Width 26
	dict set TopLevelPortInterface gateway_out4_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x6 Direction out
	dict set TopLevelPortInterface gateway_out4_x6 Period 12
	dict set TopLevelPortInterface gateway_out4_x6 Interface 0
	dict set TopLevelPortInterface gateway_out4_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x6 Locs {}
	dict set TopLevelPortInterface gateway_out4_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x5 Name {gateway_out5_x5}
	dict set TopLevelPortInterface gateway_out5_x5 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x5 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x5 Width 26
	dict set TopLevelPortInterface gateway_out5_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x5 Direction out
	dict set TopLevelPortInterface gateway_out5_x5 Period 12
	dict set TopLevelPortInterface gateway_out5_x5 Interface 0
	dict set TopLevelPortInterface gateway_out5_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x5 Locs {}
	dict set TopLevelPortInterface gateway_out5_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x6 Name {gateway_out6_x6}
	dict set TopLevelPortInterface gateway_out6_x6 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x6 Width 18
	dict set TopLevelPortInterface gateway_out6_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x6 Direction out
	dict set TopLevelPortInterface gateway_out6_x6 Period 12
	dict set TopLevelPortInterface gateway_out6_x6 Interface 0
	dict set TopLevelPortInterface gateway_out6_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x6 Locs {}
	dict set TopLevelPortInterface gateway_out6_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x3 Name {gateway_out7_x3}
	dict set TopLevelPortInterface gateway_out7_x3 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x3 Width 26
	dict set TopLevelPortInterface gateway_out7_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x3 Direction out
	dict set TopLevelPortInterface gateway_out7_x3 Period 12
	dict set TopLevelPortInterface gateway_out7_x3 Interface 0
	dict set TopLevelPortInterface gateway_out7_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x3 Locs {}
	dict set TopLevelPortInterface gateway_out7_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x3 Name {gateway_out8_x3}
	dict set TopLevelPortInterface gateway_out8_x3 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x3 Width 18
	dict set TopLevelPortInterface gateway_out8_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x3 Direction out
	dict set TopLevelPortInterface gateway_out8_x3 Period 12
	dict set TopLevelPortInterface gateway_out8_x3 Interface 0
	dict set TopLevelPortInterface gateway_out8_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x3 Locs {}
	dict set TopLevelPortInterface gateway_out8_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x3 Name {gateway_out9_x3}
	dict set TopLevelPortInterface gateway_out9_x3 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x3 Width 18
	dict set TopLevelPortInterface gateway_out9_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x3 Direction out
	dict set TopLevelPortInterface gateway_out9_x3 Period 12
	dict set TopLevelPortInterface gateway_out9_x3 Interface 0
	dict set TopLevelPortInterface gateway_out9_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x3 Locs {}
	dict set TopLevelPortInterface gateway_out9_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x8 Name {gateway_out1_x8}
	dict set TopLevelPortInterface gateway_out1_x8 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x8 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x8 Width 18
	dict set TopLevelPortInterface gateway_out1_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x8 Direction out
	dict set TopLevelPortInterface gateway_out1_x8 Period 12
	dict set TopLevelPortInterface gateway_out1_x8 Interface 0
	dict set TopLevelPortInterface gateway_out1_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x8 Locs {}
	dict set TopLevelPortInterface gateway_out1_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x8 Name {gateway_out2_x8}
	dict set TopLevelPortInterface gateway_out2_x8 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x8 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x8 Width 18
	dict set TopLevelPortInterface gateway_out2_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x8 Direction out
	dict set TopLevelPortInterface gateway_out2_x8 Period 12
	dict set TopLevelPortInterface gateway_out2_x8 Interface 0
	dict set TopLevelPortInterface gateway_out2_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x8 Locs {}
	dict set TopLevelPortInterface gateway_out2_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x2 Name {gateway_out22_x2}
	dict set TopLevelPortInterface gateway_out22_x2 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x2 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x2 Width 37
	dict set TopLevelPortInterface gateway_out22_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x2 Direction out
	dict set TopLevelPortInterface gateway_out22_x2 Period 12
	dict set TopLevelPortInterface gateway_out22_x2 Interface 0
	dict set TopLevelPortInterface gateway_out22_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x2 Locs {}
	dict set TopLevelPortInterface gateway_out22_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x2 Name {gateway_out24_x2}
	dict set TopLevelPortInterface gateway_out24_x2 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x2 Width 26
	dict set TopLevelPortInterface gateway_out24_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x2 Direction out
	dict set TopLevelPortInterface gateway_out24_x2 Period 12
	dict set TopLevelPortInterface gateway_out24_x2 Interface 0
	dict set TopLevelPortInterface gateway_out24_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x2 Locs {}
	dict set TopLevelPortInterface gateway_out24_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x3 Name {gateway_out27_x3}
	dict set TopLevelPortInterface gateway_out27_x3 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x3 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x3 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x3 Width 4
	dict set TopLevelPortInterface gateway_out27_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x3 Direction out
	dict set TopLevelPortInterface gateway_out27_x3 Period 12
	dict set TopLevelPortInterface gateway_out27_x3 Interface 0
	dict set TopLevelPortInterface gateway_out27_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x3 Locs {}
	dict set TopLevelPortInterface gateway_out27_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x2 Name {gateway_out3_x2}
	dict set TopLevelPortInterface gateway_out3_x2 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x2 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x2 Width 37
	dict set TopLevelPortInterface gateway_out3_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x2 Direction out
	dict set TopLevelPortInterface gateway_out3_x2 Period 12
	dict set TopLevelPortInterface gateway_out3_x2 Interface 0
	dict set TopLevelPortInterface gateway_out3_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x2 Locs {}
	dict set TopLevelPortInterface gateway_out3_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x7 Name {gateway_out4_x7}
	dict set TopLevelPortInterface gateway_out4_x7 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x7 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x7 Width 37
	dict set TopLevelPortInterface gateway_out4_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x7 Direction out
	dict set TopLevelPortInterface gateway_out4_x7 Period 12
	dict set TopLevelPortInterface gateway_out4_x7 Interface 0
	dict set TopLevelPortInterface gateway_out4_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x7 Locs {}
	dict set TopLevelPortInterface gateway_out4_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x7 Name {gateway_out5_x7}
	dict set TopLevelPortInterface gateway_out5_x7 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x7 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x7 Width 37
	dict set TopLevelPortInterface gateway_out5_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x7 Direction out
	dict set TopLevelPortInterface gateway_out5_x7 Period 12
	dict set TopLevelPortInterface gateway_out5_x7 Interface 0
	dict set TopLevelPortInterface gateway_out5_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x7 Locs {}
	dict set TopLevelPortInterface gateway_out5_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x7 Name {gateway_out6_x7}
	dict set TopLevelPortInterface gateway_out6_x7 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x7 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x7 Width 26
	dict set TopLevelPortInterface gateway_out6_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration1_iq_latch_normalize1_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration1/IQ_latch_normalize1/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x7 Direction out
	dict set TopLevelPortInterface gateway_out6_x7 Period 12
	dict set TopLevelPortInterface gateway_out6_x7 Interface 0
	dict set TopLevelPortInterface gateway_out6_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x7 Locs {}
	dict set TopLevelPortInterface gateway_out6_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x5 Name {gateway_out1_x5}
	dict set TopLevelPortInterface gateway_out1_x5 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x5 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x5 Width 18
	dict set TopLevelPortInterface gateway_out1_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x5 Direction out
	dict set TopLevelPortInterface gateway_out1_x5 Period 12
	dict set TopLevelPortInterface gateway_out1_x5 Interface 0
	dict set TopLevelPortInterface gateway_out1_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x5 Locs {}
	dict set TopLevelPortInterface gateway_out1_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x2 Name {gateway_out11_x2}
	dict set TopLevelPortInterface gateway_out11_x2 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x2 Width 26
	dict set TopLevelPortInterface gateway_out11_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x2 Direction out
	dict set TopLevelPortInterface gateway_out11_x2 Period 12
	dict set TopLevelPortInterface gateway_out11_x2 Interface 0
	dict set TopLevelPortInterface gateway_out11_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x2 Locs {}
	dict set TopLevelPortInterface gateway_out11_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x2 Name {gateway_out13_x2}
	dict set TopLevelPortInterface gateway_out13_x2 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x2 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x2 Width 4
	dict set TopLevelPortInterface gateway_out13_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x2 Direction out
	dict set TopLevelPortInterface gateway_out13_x2 Period 12
	dict set TopLevelPortInterface gateway_out13_x2 Interface 0
	dict set TopLevelPortInterface gateway_out13_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x2 Locs {}
	dict set TopLevelPortInterface gateway_out13_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x1 Name {gateway_out14_x1}
	dict set TopLevelPortInterface gateway_out14_x1 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x1 Width 26
	dict set TopLevelPortInterface gateway_out14_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x1 Direction out
	dict set TopLevelPortInterface gateway_out14_x1 Period 12
	dict set TopLevelPortInterface gateway_out14_x1 Interface 0
	dict set TopLevelPortInterface gateway_out14_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x1 Locs {}
	dict set TopLevelPortInterface gateway_out14_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x3 Name {gateway_out2_x3}
	dict set TopLevelPortInterface gateway_out2_x3 Type Bool
	dict set TopLevelPortInterface gateway_out2_x3 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x3 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x3 Width 1
	dict set TopLevelPortInterface gateway_out2_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x3 Direction out
	dict set TopLevelPortInterface gateway_out2_x3 Period 12
	dict set TopLevelPortInterface gateway_out2_x3 Interface 0
	dict set TopLevelPortInterface gateway_out2_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x3 Locs {}
	dict set TopLevelPortInterface gateway_out2_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x2 Name {gateway_out4_x2}
	dict set TopLevelPortInterface gateway_out4_x2 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x2 Width 26
	dict set TopLevelPortInterface gateway_out4_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x2 Direction out
	dict set TopLevelPortInterface gateway_out4_x2 Period 12
	dict set TopLevelPortInterface gateway_out4_x2 Interface 0
	dict set TopLevelPortInterface gateway_out4_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x2 Locs {}
	dict set TopLevelPortInterface gateway_out4_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x2 Name {gateway_out5_x2}
	dict set TopLevelPortInterface gateway_out5_x2 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x2 Width 26
	dict set TopLevelPortInterface gateway_out5_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x2 Direction out
	dict set TopLevelPortInterface gateway_out5_x2 Period 12
	dict set TopLevelPortInterface gateway_out5_x2 Interface 0
	dict set TopLevelPortInterface gateway_out5_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x2 Locs {}
	dict set TopLevelPortInterface gateway_out5_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x2 Name {gateway_out6_x2}
	dict set TopLevelPortInterface gateway_out6_x2 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x2 Width 18
	dict set TopLevelPortInterface gateway_out6_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x2 Direction out
	dict set TopLevelPortInterface gateway_out6_x2 Period 12
	dict set TopLevelPortInterface gateway_out6_x2 Interface 0
	dict set TopLevelPortInterface gateway_out6_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x2 Locs {}
	dict set TopLevelPortInterface gateway_out6_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x1 Name {gateway_out7_x1}
	dict set TopLevelPortInterface gateway_out7_x1 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x1 Width 26
	dict set TopLevelPortInterface gateway_out7_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x1 Direction out
	dict set TopLevelPortInterface gateway_out7_x1 Period 12
	dict set TopLevelPortInterface gateway_out7_x1 Interface 0
	dict set TopLevelPortInterface gateway_out7_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x1 Locs {}
	dict set TopLevelPortInterface gateway_out7_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x1 Name {gateway_out8_x1}
	dict set TopLevelPortInterface gateway_out8_x1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x1 Width 18
	dict set TopLevelPortInterface gateway_out8_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x1 Direction out
	dict set TopLevelPortInterface gateway_out8_x1 Period 12
	dict set TopLevelPortInterface gateway_out8_x1 Interface 0
	dict set TopLevelPortInterface gateway_out8_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x1 Locs {}
	dict set TopLevelPortInterface gateway_out8_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x1 Name {gateway_out9_x1}
	dict set TopLevelPortInterface gateway_out9_x1 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x1 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x1 Width 18
	dict set TopLevelPortInterface gateway_out9_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x1 Direction out
	dict set TopLevelPortInterface gateway_out9_x1 Period 12
	dict set TopLevelPortInterface gateway_out9_x1 Interface 0
	dict set TopLevelPortInterface gateway_out9_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x1 Locs {}
	dict set TopLevelPortInterface gateway_out9_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x4 Name {gateway_out1_x4}
	dict set TopLevelPortInterface gateway_out1_x4 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x4 Width 18
	dict set TopLevelPortInterface gateway_out1_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x4 Direction out
	dict set TopLevelPortInterface gateway_out1_x4 Period 12
	dict set TopLevelPortInterface gateway_out1_x4 Interface 0
	dict set TopLevelPortInterface gateway_out1_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x4 Locs {}
	dict set TopLevelPortInterface gateway_out1_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x4 Name {gateway_out2_x4}
	dict set TopLevelPortInterface gateway_out2_x4 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x4 Width 18
	dict set TopLevelPortInterface gateway_out2_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x4 Direction out
	dict set TopLevelPortInterface gateway_out2_x4 Period 12
	dict set TopLevelPortInterface gateway_out2_x4 Interface 0
	dict set TopLevelPortInterface gateway_out2_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x4 Locs {}
	dict set TopLevelPortInterface gateway_out2_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x0 Name {gateway_out22_x0}
	dict set TopLevelPortInterface gateway_out22_x0 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x0 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x0 Width 37
	dict set TopLevelPortInterface gateway_out22_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x0 Direction out
	dict set TopLevelPortInterface gateway_out22_x0 Period 12
	dict set TopLevelPortInterface gateway_out22_x0 Interface 0
	dict set TopLevelPortInterface gateway_out22_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x0 Locs {}
	dict set TopLevelPortInterface gateway_out22_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x0 Name {gateway_out24_x0}
	dict set TopLevelPortInterface gateway_out24_x0 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x0 Width 26
	dict set TopLevelPortInterface gateway_out24_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x0 Direction out
	dict set TopLevelPortInterface gateway_out24_x0 Period 12
	dict set TopLevelPortInterface gateway_out24_x0 Interface 0
	dict set TopLevelPortInterface gateway_out24_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x0 Locs {}
	dict set TopLevelPortInterface gateway_out24_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x1 Name {gateway_out27_x1}
	dict set TopLevelPortInterface gateway_out27_x1 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x1 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x1 Width 4
	dict set TopLevelPortInterface gateway_out27_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x1 Direction out
	dict set TopLevelPortInterface gateway_out27_x1 Period 12
	dict set TopLevelPortInterface gateway_out27_x1 Interface 0
	dict set TopLevelPortInterface gateway_out27_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x1 Locs {}
	dict set TopLevelPortInterface gateway_out27_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x0 Name {gateway_out3_x0}
	dict set TopLevelPortInterface gateway_out3_x0 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x0 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x0 Width 37
	dict set TopLevelPortInterface gateway_out3_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x0 Direction out
	dict set TopLevelPortInterface gateway_out3_x0 Period 12
	dict set TopLevelPortInterface gateway_out3_x0 Interface 0
	dict set TopLevelPortInterface gateway_out3_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x0 Locs {}
	dict set TopLevelPortInterface gateway_out3_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x3 Name {gateway_out4_x3}
	dict set TopLevelPortInterface gateway_out4_x3 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x3 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x3 Width 37
	dict set TopLevelPortInterface gateway_out4_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x3 Direction out
	dict set TopLevelPortInterface gateway_out4_x3 Period 12
	dict set TopLevelPortInterface gateway_out4_x3 Interface 0
	dict set TopLevelPortInterface gateway_out4_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x3 Locs {}
	dict set TopLevelPortInterface gateway_out4_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x3 Name {gateway_out5_x3}
	dict set TopLevelPortInterface gateway_out5_x3 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x3 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x3 Width 37
	dict set TopLevelPortInterface gateway_out5_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x3 Direction out
	dict set TopLevelPortInterface gateway_out5_x3 Period 12
	dict set TopLevelPortInterface gateway_out5_x3 Interface 0
	dict set TopLevelPortInterface gateway_out5_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x3 Locs {}
	dict set TopLevelPortInterface gateway_out5_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x3 Name {gateway_out6_x3}
	dict set TopLevelPortInterface gateway_out6_x3 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x3 Width 26
	dict set TopLevelPortInterface gateway_out6_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x3 Direction out
	dict set TopLevelPortInterface gateway_out6_x3 Period 12
	dict set TopLevelPortInterface gateway_out6_x3 Interface 0
	dict set TopLevelPortInterface gateway_out6_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x3 Locs {}
	dict set TopLevelPortInterface gateway_out6_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x6 Name {gateway_out1_x6}
	dict set TopLevelPortInterface gateway_out1_x6 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x6 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x6 Width 18
	dict set TopLevelPortInterface gateway_out1_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x6 Direction out
	dict set TopLevelPortInterface gateway_out1_x6 Period 12
	dict set TopLevelPortInterface gateway_out1_x6 Interface 0
	dict set TopLevelPortInterface gateway_out1_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x6 Locs {}
	dict set TopLevelPortInterface gateway_out1_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x3 Name {gateway_out11_x3}
	dict set TopLevelPortInterface gateway_out11_x3 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out11_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out11_x3 Width 26
	dict set TopLevelPortInterface gateway_out11_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x3 Direction out
	dict set TopLevelPortInterface gateway_out11_x3 Period 12
	dict set TopLevelPortInterface gateway_out11_x3 Interface 0
	dict set TopLevelPortInterface gateway_out11_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x3 Locs {}
	dict set TopLevelPortInterface gateway_out11_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out13_x3 Name {gateway_out13_x3}
	dict set TopLevelPortInterface gateway_out13_x3 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out13_x3 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out13_x3 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out13_x3 Width 4
	dict set TopLevelPortInterface gateway_out13_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out13.dat}
	dict set TopLevelPortInterface gateway_out13_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out13}
	dict set TopLevelPortInterface gateway_out13_x3 Direction out
	dict set TopLevelPortInterface gateway_out13_x3 Period 12
	dict set TopLevelPortInterface gateway_out13_x3 Interface 0
	dict set TopLevelPortInterface gateway_out13_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out13_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out13_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out13_x3 Locs {}
	dict set TopLevelPortInterface gateway_out13_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out14_x2 Name {gateway_out14_x2}
	dict set TopLevelPortInterface gateway_out14_x2 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out14_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out14_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out14_x2 Width 26
	dict set TopLevelPortInterface gateway_out14_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out14.dat}
	dict set TopLevelPortInterface gateway_out14_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out14}
	dict set TopLevelPortInterface gateway_out14_x2 Direction out
	dict set TopLevelPortInterface gateway_out14_x2 Period 12
	dict set TopLevelPortInterface gateway_out14_x2 Interface 0
	dict set TopLevelPortInterface gateway_out14_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out14_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out14_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out14_x2 Locs {}
	dict set TopLevelPortInterface gateway_out14_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x5 Name {gateway_out2_x5}
	dict set TopLevelPortInterface gateway_out2_x5 Type Bool
	dict set TopLevelPortInterface gateway_out2_x5 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x5 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x5 Width 1
	dict set TopLevelPortInterface gateway_out2_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x5 Direction out
	dict set TopLevelPortInterface gateway_out2_x5 Period 12
	dict set TopLevelPortInterface gateway_out2_x5 Interface 0
	dict set TopLevelPortInterface gateway_out2_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x5 Locs {}
	dict set TopLevelPortInterface gateway_out2_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x4 Name {gateway_out4_x4}
	dict set TopLevelPortInterface gateway_out4_x4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out4_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out4_x4 Width 26
	dict set TopLevelPortInterface gateway_out4_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x4 Direction out
	dict set TopLevelPortInterface gateway_out4_x4 Period 12
	dict set TopLevelPortInterface gateway_out4_x4 Interface 0
	dict set TopLevelPortInterface gateway_out4_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x4 Locs {}
	dict set TopLevelPortInterface gateway_out4_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x4 Name {gateway_out5_x4}
	dict set TopLevelPortInterface gateway_out5_x4 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out5_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out5_x4 Width 26
	dict set TopLevelPortInterface gateway_out5_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x4 Direction out
	dict set TopLevelPortInterface gateway_out5_x4 Period 12
	dict set TopLevelPortInterface gateway_out5_x4 Interface 0
	dict set TopLevelPortInterface gateway_out5_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x4 Locs {}
	dict set TopLevelPortInterface gateway_out5_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x4 Name {gateway_out6_x4}
	dict set TopLevelPortInterface gateway_out6_x4 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out6_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x4 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x4 Width 18
	dict set TopLevelPortInterface gateway_out6_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x4 Direction out
	dict set TopLevelPortInterface gateway_out6_x4 Period 12
	dict set TopLevelPortInterface gateway_out6_x4 Interface 0
	dict set TopLevelPortInterface gateway_out6_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x4 Locs {}
	dict set TopLevelPortInterface gateway_out6_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out7_x2 Name {gateway_out7_x2}
	dict set TopLevelPortInterface gateway_out7_x2 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out7_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out7_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out7_x2 Width 26
	dict set TopLevelPortInterface gateway_out7_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out7.dat}
	dict set TopLevelPortInterface gateway_out7_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out7}
	dict set TopLevelPortInterface gateway_out7_x2 Direction out
	dict set TopLevelPortInterface gateway_out7_x2 Period 12
	dict set TopLevelPortInterface gateway_out7_x2 Interface 0
	dict set TopLevelPortInterface gateway_out7_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out7_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out7_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out7_x2 Locs {}
	dict set TopLevelPortInterface gateway_out7_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out8_x2 Name {gateway_out8_x2}
	dict set TopLevelPortInterface gateway_out8_x2 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out8_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out8_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out8_x2 Width 18
	dict set TopLevelPortInterface gateway_out8_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out8.dat}
	dict set TopLevelPortInterface gateway_out8_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out8}
	dict set TopLevelPortInterface gateway_out8_x2 Direction out
	dict set TopLevelPortInterface gateway_out8_x2 Period 12
	dict set TopLevelPortInterface gateway_out8_x2 Interface 0
	dict set TopLevelPortInterface gateway_out8_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out8_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out8_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out8_x2 Locs {}
	dict set TopLevelPortInterface gateway_out8_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out9_x2 Name {gateway_out9_x2}
	dict set TopLevelPortInterface gateway_out9_x2 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out9_x2 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out9_x2 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out9_x2 Width 18
	dict set TopLevelPortInterface gateway_out9_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_gateway_out9.dat}
	dict set TopLevelPortInterface gateway_out9_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Gateway Out9}
	dict set TopLevelPortInterface gateway_out9_x2 Direction out
	dict set TopLevelPortInterface gateway_out9_x2 Period 12
	dict set TopLevelPortInterface gateway_out9_x2 Interface 0
	dict set TopLevelPortInterface gateway_out9_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out9_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out9_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out9_x2 Locs {}
	dict set TopLevelPortInterface gateway_out9_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x12 Name {gateway_out1_x12}
	dict set TopLevelPortInterface gateway_out1_x12 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out1_x12 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x12 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out1_x12 Width 18
	dict set TopLevelPortInterface gateway_out1_x12 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x12 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x12 Direction out
	dict set TopLevelPortInterface gateway_out1_x12 Period 12
	dict set TopLevelPortInterface gateway_out1_x12 Interface 0
	dict set TopLevelPortInterface gateway_out1_x12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x12 Locs {}
	dict set TopLevelPortInterface gateway_out1_x12 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x10 Name {gateway_out2_x10}
	dict set TopLevelPortInterface gateway_out2_x10 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out2_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out2_x10 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out2_x10 Width 18
	dict set TopLevelPortInterface gateway_out2_x10 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x10 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x10 Direction out
	dict set TopLevelPortInterface gateway_out2_x10 Period 12
	dict set TopLevelPortInterface gateway_out2_x10 Interface 0
	dict set TopLevelPortInterface gateway_out2_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x10 Locs {}
	dict set TopLevelPortInterface gateway_out2_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out22_x3 Name {gateway_out22_x3}
	dict set TopLevelPortInterface gateway_out22_x3 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out22_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out22_x3 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out22_x3 Width 37
	dict set TopLevelPortInterface gateway_out22_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out22.dat}
	dict set TopLevelPortInterface gateway_out22_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out22}
	dict set TopLevelPortInterface gateway_out22_x3 Direction out
	dict set TopLevelPortInterface gateway_out22_x3 Period 12
	dict set TopLevelPortInterface gateway_out22_x3 Interface 0
	dict set TopLevelPortInterface gateway_out22_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out22_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out22_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out22_x3 Locs {}
	dict set TopLevelPortInterface gateway_out22_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out24_x3 Name {gateway_out24_x3}
	dict set TopLevelPortInterface gateway_out24_x3 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out24_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out24_x3 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out24_x3 Width 26
	dict set TopLevelPortInterface gateway_out24_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out24.dat}
	dict set TopLevelPortInterface gateway_out24_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out24}
	dict set TopLevelPortInterface gateway_out24_x3 Direction out
	dict set TopLevelPortInterface gateway_out24_x3 Period 12
	dict set TopLevelPortInterface gateway_out24_x3 Interface 0
	dict set TopLevelPortInterface gateway_out24_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out24_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out24_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out24_x3 Locs {}
	dict set TopLevelPortInterface gateway_out24_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x5 Name {gateway_out27_x5}
	dict set TopLevelPortInterface gateway_out27_x5 Type UFix_4_0
	dict set TopLevelPortInterface gateway_out27_x5 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out27_x5 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out27_x5 Width 4
	dict set TopLevelPortInterface gateway_out27_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x5 Direction out
	dict set TopLevelPortInterface gateway_out27_x5 Period 12
	dict set TopLevelPortInterface gateway_out27_x5 Interface 0
	dict set TopLevelPortInterface gateway_out27_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x5 Locs {}
	dict set TopLevelPortInterface gateway_out27_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x5 Name {gateway_out3_x5}
	dict set TopLevelPortInterface gateway_out3_x5 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out3_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x5 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out3_x5 Width 37
	dict set TopLevelPortInterface gateway_out3_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x5 Direction out
	dict set TopLevelPortInterface gateway_out3_x5 Period 12
	dict set TopLevelPortInterface gateway_out3_x5 Interface 0
	dict set TopLevelPortInterface gateway_out3_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x5 Locs {}
	dict set TopLevelPortInterface gateway_out3_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x10 Name {gateway_out4_x10}
	dict set TopLevelPortInterface gateway_out4_x10 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out4_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x10 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out4_x10 Width 37
	dict set TopLevelPortInterface gateway_out4_x10 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x10 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x10 Direction out
	dict set TopLevelPortInterface gateway_out4_x10 Period 12
	dict set TopLevelPortInterface gateway_out4_x10 Interface 0
	dict set TopLevelPortInterface gateway_out4_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x10 Locs {}
	dict set TopLevelPortInterface gateway_out4_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x10 Name {gateway_out5_x10}
	dict set TopLevelPortInterface gateway_out5_x10 Type Fix_37_27
	dict set TopLevelPortInterface gateway_out5_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x10 BinaryPoint 27
	dict set TopLevelPortInterface gateway_out5_x10 Width 37
	dict set TopLevelPortInterface gateway_out5_x10 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x10 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x10 Direction out
	dict set TopLevelPortInterface gateway_out5_x10 Period 12
	dict set TopLevelPortInterface gateway_out5_x10 Interface 0
	dict set TopLevelPortInterface gateway_out5_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x10 Locs {}
	dict set TopLevelPortInterface gateway_out5_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x10 Name {gateway_out6_x10}
	dict set TopLevelPortInterface gateway_out6_x10 Type Fix_26_16
	dict set TopLevelPortInterface gateway_out6_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out6_x10 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out6_x10 Width 26
	dict set TopLevelPortInterface gateway_out6_x10 DatFile {examplemodel_bus_axi_example_dsp_cav2_iq_integration2_iq_latch_normalize1_subsystem_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x10 IconText {exampleModel_bus_axi/example/dsp/Cav2/IQ_integration2/IQ_latch_normalize1/Subsystem/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x10 Direction out
	dict set TopLevelPortInterface gateway_out6_x10 Period 12
	dict set TopLevelPortInterface gateway_out6_x10 Interface 0
	dict set TopLevelPortInterface gateway_out6_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x10 Locs {}
	dict set TopLevelPortInterface gateway_out6_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x13 Name {gateway_out1_x13}
	dict set TopLevelPortInterface gateway_out1_x13 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out1_x13 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x13 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x13 Width 1
	dict set TopLevelPortInterface gateway_out1_x13 DatFile {examplemodel_bus_axi_example_dsp_cav2_masking_n_delay1_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x13 IconText {exampleModel_bus_axi/example/dsp/Cav2/Masking_n_delay1/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x13 Direction out
	dict set TopLevelPortInterface gateway_out1_x13 Period 12
	dict set TopLevelPortInterface gateway_out1_x13 Interface 0
	dict set TopLevelPortInterface gateway_out1_x13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x13 Locs {}
	dict set TopLevelPortInterface gateway_out1_x13 IOStandard {}
	dict set TopLevelPortInterface gateway_out_x2 Name {gateway_out_x2}
	dict set TopLevelPortInterface gateway_out_x2 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out_x2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out_x2 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out_x2 Width 1
	dict set TopLevelPortInterface gateway_out_x2 DatFile {examplemodel_bus_axi_example_dsp_cav2_masking_n_delay1_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x2 IconText {exampleModel_bus_axi/example/dsp/Cav2/Masking_n_delay1/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x2 Direction out
	dict set TopLevelPortInterface gateway_out_x2 Period 12
	dict set TopLevelPortInterface gateway_out_x2 Interface 0
	dict set TopLevelPortInterface gateway_out_x2 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x2 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x2 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x2 Locs {}
	dict set TopLevelPortInterface gateway_out_x2 IOStandard {}
	dict set TopLevelPortInterface gateway_out44_x0 Name {gateway_out44_x0}
	dict set TopLevelPortInterface gateway_out44_x0 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out44_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out44_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out44_x0 Width 18
	dict set TopLevelPortInterface gateway_out44_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_gateway_out44.dat}
	dict set TopLevelPortInterface gateway_out44_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/Gateway Out44}
	dict set TopLevelPortInterface gateway_out44_x0 Direction out
	dict set TopLevelPortInterface gateway_out44_x0 Period 12
	dict set TopLevelPortInterface gateway_out44_x0 Interface 0
	dict set TopLevelPortInterface gateway_out44_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out44_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out44_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out44_x0 Locs {}
	dict set TopLevelPortInterface gateway_out44_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out46_x0 Name {gateway_out46_x0}
	dict set TopLevelPortInterface gateway_out46_x0 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out46_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out46_x0 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out46_x0 Width 18
	dict set TopLevelPortInterface gateway_out46_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_gateway_out46.dat}
	dict set TopLevelPortInterface gateway_out46_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/Gateway Out46}
	dict set TopLevelPortInterface gateway_out46_x0 Direction out
	dict set TopLevelPortInterface gateway_out46_x0 Period 12
	dict set TopLevelPortInterface gateway_out46_x0 Interface 0
	dict set TopLevelPortInterface gateway_out46_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out46_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out46_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out46_x0 Locs {}
	dict set TopLevelPortInterface gateway_out46_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x6 Name {gateway_out11_x6}
	dict set TopLevelPortInterface gateway_out11_x6 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out11_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x6 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out11_x6 Width 32
	dict set TopLevelPortInterface gateway_out11_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x6 Direction out
	dict set TopLevelPortInterface gateway_out11_x6 Period 12
	dict set TopLevelPortInterface gateway_out11_x6 Interface 0
	dict set TopLevelPortInterface gateway_out11_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x6 Locs {}
	dict set TopLevelPortInterface gateway_out11_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out19_x0 Name {gateway_out19_x0}
	dict set TopLevelPortInterface gateway_out19_x0 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out19_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out19_x0 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out19_x0 Width 18
	dict set TopLevelPortInterface gateway_out19_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_gateway_out19.dat}
	dict set TopLevelPortInterface gateway_out19_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/Gateway Out19}
	dict set TopLevelPortInterface gateway_out19_x0 Direction out
	dict set TopLevelPortInterface gateway_out19_x0 Period 12
	dict set TopLevelPortInterface gateway_out19_x0 Interface 0
	dict set TopLevelPortInterface gateway_out19_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out19_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out19_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out19_x0 Locs {}
	dict set TopLevelPortInterface gateway_out19_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out20_x0 Name {gateway_out20_x0}
	dict set TopLevelPortInterface gateway_out20_x0 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out20_x0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out20_x0 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out20_x0 Width 1
	dict set TopLevelPortInterface gateway_out20_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_gateway_out20.dat}
	dict set TopLevelPortInterface gateway_out20_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/Gateway Out20}
	dict set TopLevelPortInterface gateway_out20_x0 Direction out
	dict set TopLevelPortInterface gateway_out20_x0 Period 12
	dict set TopLevelPortInterface gateway_out20_x0 Interface 0
	dict set TopLevelPortInterface gateway_out20_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out20_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out20_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out20_x0 Locs {}
	dict set TopLevelPortInterface gateway_out20_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x6 Name {gateway_out3_x6}
	dict set TopLevelPortInterface gateway_out3_x6 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x6 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x6 Width 18
	dict set TopLevelPortInterface gateway_out3_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x6 Direction out
	dict set TopLevelPortInterface gateway_out3_x6 Period 12
	dict set TopLevelPortInterface gateway_out3_x6 Interface 0
	dict set TopLevelPortInterface gateway_out3_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x6 Locs {}
	dict set TopLevelPortInterface gateway_out3_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x11 Name {gateway_out4_x11}
	dict set TopLevelPortInterface gateway_out4_x11 Type UFix_8_0
	dict set TopLevelPortInterface gateway_out4_x11 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out4_x11 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out4_x11 Width 8
	dict set TopLevelPortInterface gateway_out4_x11 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x11 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x11 Direction out
	dict set TopLevelPortInterface gateway_out4_x11 Period 12
	dict set TopLevelPortInterface gateway_out4_x11 Interface 0
	dict set TopLevelPortInterface gateway_out4_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x11 Locs {}
	dict set TopLevelPortInterface gateway_out4_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x12 Name {gateway_out5_x12}
	dict set TopLevelPortInterface gateway_out5_x12 Type Fix_32_18
	dict set TopLevelPortInterface gateway_out5_x12 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x12 BinaryPoint 18
	dict set TopLevelPortInterface gateway_out5_x12 Width 32
	dict set TopLevelPortInterface gateway_out5_x12 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x12 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x12 Direction out
	dict set TopLevelPortInterface gateway_out5_x12 Period 12
	dict set TopLevelPortInterface gateway_out5_x12 Interface 0
	dict set TopLevelPortInterface gateway_out5_x12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x12 Locs {}
	dict set TopLevelPortInterface gateway_out5_x12 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x6 Name {gateway_out27_x6}
	dict set TopLevelPortInterface gateway_out27_x6 Type Fix_19_15
	dict set TopLevelPortInterface gateway_out27_x6 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out27_x6 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out27_x6 Width 19
	dict set TopLevelPortInterface gateway_out27_x6 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x6 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x6 Direction out
	dict set TopLevelPortInterface gateway_out27_x6 Period 12
	dict set TopLevelPortInterface gateway_out27_x6 Interface 0
	dict set TopLevelPortInterface gateway_out27_x6 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x6 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x6 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x6 Locs {}
	dict set TopLevelPortInterface gateway_out27_x6 IOStandard {}
	dict set TopLevelPortInterface gateway_out28_x0 Name {gateway_out28_x0}
	dict set TopLevelPortInterface gateway_out28_x0 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out28_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out28_x0 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out28_x0 Width 18
	dict set TopLevelPortInterface gateway_out28_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_gateway_out28.dat}
	dict set TopLevelPortInterface gateway_out28_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/Gateway Out28}
	dict set TopLevelPortInterface gateway_out28_x0 Direction out
	dict set TopLevelPortInterface gateway_out28_x0 Period 12
	dict set TopLevelPortInterface gateway_out28_x0 Interface 0
	dict set TopLevelPortInterface gateway_out28_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out28_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out28_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out28_x0 Locs {}
	dict set TopLevelPortInterface gateway_out28_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out29_x0 Name {gateway_out29_x0}
	dict set TopLevelPortInterface gateway_out29_x0 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out29_x0 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out29_x0 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out29_x0 Width 18
	dict set TopLevelPortInterface gateway_out29_x0 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_gateway_out29.dat}
	dict set TopLevelPortInterface gateway_out29_x0 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/Gateway Out29}
	dict set TopLevelPortInterface gateway_out29_x0 Direction out
	dict set TopLevelPortInterface gateway_out29_x0 Period 12
	dict set TopLevelPortInterface gateway_out29_x0 Interface 0
	dict set TopLevelPortInterface gateway_out29_x0 InterfaceName {}
	dict set TopLevelPortInterface gateway_out29_x0 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out29_x0 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out29_x0 Locs {}
	dict set TopLevelPortInterface gateway_out29_x0 IOStandard {}
	dict set TopLevelPortInterface gateway_out_x3 Name {gateway_out_x3}
	dict set TopLevelPortInterface gateway_out_x3 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out_x3 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out_x3 Width 18
	dict set TopLevelPortInterface gateway_out_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x3 Direction out
	dict set TopLevelPortInterface gateway_out_x3 Period 12
	dict set TopLevelPortInterface gateway_out_x3 Interface 0
	dict set TopLevelPortInterface gateway_out_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x3 Locs {}
	dict set TopLevelPortInterface gateway_out_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x14 Name {gateway_out1_x14}
	dict set TopLevelPortInterface gateway_out1_x14 Type Bool
	dict set TopLevelPortInterface gateway_out1_x14 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x14 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x14 Width 1
	dict set TopLevelPortInterface gateway_out1_x14 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x14 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x14 Direction out
	dict set TopLevelPortInterface gateway_out1_x14 Period 12
	dict set TopLevelPortInterface gateway_out1_x14 Interface 0
	dict set TopLevelPortInterface gateway_out1_x14 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x14 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x14 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x14 Locs {}
	dict set TopLevelPortInterface gateway_out1_x14 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x11 Name {gateway_out2_x11}
	dict set TopLevelPortInterface gateway_out2_x11 Type Bool
	dict set TopLevelPortInterface gateway_out2_x11 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x11 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x11 Width 1
	dict set TopLevelPortInterface gateway_out2_x11 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x11 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x11 Direction out
	dict set TopLevelPortInterface gateway_out2_x11 Period 12
	dict set TopLevelPortInterface gateway_out2_x11 Interface 0
	dict set TopLevelPortInterface gateway_out2_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x11 Locs {}
	dict set TopLevelPortInterface gateway_out2_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x7 Name {gateway_out3_x7}
	dict set TopLevelPortInterface gateway_out3_x7 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x7 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x7 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x7 Width 18
	dict set TopLevelPortInterface gateway_out3_x7 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x7 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x7 Direction out
	dict set TopLevelPortInterface gateway_out3_x7 Period 12
	dict set TopLevelPortInterface gateway_out3_x7 Interface 0
	dict set TopLevelPortInterface gateway_out3_x7 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x7 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x7 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x7 Locs {}
	dict set TopLevelPortInterface gateway_out3_x7 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x12 Name {gateway_out4_x12}
	dict set TopLevelPortInterface gateway_out4_x12 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out4_x12 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x12 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out4_x12 Width 18
	dict set TopLevelPortInterface gateway_out4_x12 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x12 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x12 Direction out
	dict set TopLevelPortInterface gateway_out4_x12 Period 12
	dict set TopLevelPortInterface gateway_out4_x12 Interface 0
	dict set TopLevelPortInterface gateway_out4_x12 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x12 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x12 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x12 Locs {}
	dict set TopLevelPortInterface gateway_out4_x12 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x13 Name {gateway_out5_x13}
	dict set TopLevelPortInterface gateway_out5_x13 Type Bool
	dict set TopLevelPortInterface gateway_out5_x13 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out5_x13 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out5_x13 Width 1
	dict set TopLevelPortInterface gateway_out5_x13 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_phi_phase_latching_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x13 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_phi/phase_latching/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x13 Direction out
	dict set TopLevelPortInterface gateway_out5_x13 Period 12
	dict set TopLevelPortInterface gateway_out5_x13 Interface 0
	dict set TopLevelPortInterface gateway_out5_x13 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x13 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x13 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x13 Locs {}
	dict set TopLevelPortInterface gateway_out5_x13 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x10 Name {gateway_out1_x10}
	dict set TopLevelPortInterface gateway_out1_x10 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out1_x10 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x10 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out1_x10 Width 32
	dict set TopLevelPortInterface gateway_out1_x10 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_t_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x10 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_t/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x10 Direction out
	dict set TopLevelPortInterface gateway_out1_x10 Period 12
	dict set TopLevelPortInterface gateway_out1_x10 Interface 0
	dict set TopLevelPortInterface gateway_out1_x10 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x10 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x10 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x10 Locs {}
	dict set TopLevelPortInterface gateway_out1_x10 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x8 Name {gateway_out6_x8}
	dict set TopLevelPortInterface gateway_out6_x8 Type UFix_10_0
	dict set TopLevelPortInterface gateway_out6_x8 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out6_x8 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out6_x8 Width 10
	dict set TopLevelPortInterface gateway_out6_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module1_freq_err1_delta_t_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module1/freq_err1/delta_t/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x8 Direction out
	dict set TopLevelPortInterface gateway_out6_x8 Period 12
	dict set TopLevelPortInterface gateway_out6_x8 Interface 0
	dict set TopLevelPortInterface gateway_out6_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x8 Locs {}
	dict set TopLevelPortInterface gateway_out6_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out44 Name {gateway_out44}
	dict set TopLevelPortInterface gateway_out44 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out44 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out44 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out44 Width 18
	dict set TopLevelPortInterface gateway_out44 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_gateway_out44.dat}
	dict set TopLevelPortInterface gateway_out44 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/Gateway Out44}
	dict set TopLevelPortInterface gateway_out44 Direction out
	dict set TopLevelPortInterface gateway_out44 Period 12
	dict set TopLevelPortInterface gateway_out44 Interface 0
	dict set TopLevelPortInterface gateway_out44 InterfaceName {}
	dict set TopLevelPortInterface gateway_out44 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out44 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out44 Locs {}
	dict set TopLevelPortInterface gateway_out44 IOStandard {}
	dict set TopLevelPortInterface gateway_out46 Name {gateway_out46}
	dict set TopLevelPortInterface gateway_out46 Type Fix_18_16
	dict set TopLevelPortInterface gateway_out46 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out46 BinaryPoint 16
	dict set TopLevelPortInterface gateway_out46 Width 18
	dict set TopLevelPortInterface gateway_out46 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_gateway_out46.dat}
	dict set TopLevelPortInterface gateway_out46 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/Gateway Out46}
	dict set TopLevelPortInterface gateway_out46 Direction out
	dict set TopLevelPortInterface gateway_out46 Period 12
	dict set TopLevelPortInterface gateway_out46 Interface 0
	dict set TopLevelPortInterface gateway_out46 InterfaceName {}
	dict set TopLevelPortInterface gateway_out46 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out46 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out46 Locs {}
	dict set TopLevelPortInterface gateway_out46 IOStandard {}
	dict set TopLevelPortInterface gateway_out11_x5 Name {gateway_out11_x5}
	dict set TopLevelPortInterface gateway_out11_x5 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out11_x5 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out11_x5 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out11_x5 Width 32
	dict set TopLevelPortInterface gateway_out11_x5 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_gateway_out11.dat}
	dict set TopLevelPortInterface gateway_out11_x5 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/Gateway Out11}
	dict set TopLevelPortInterface gateway_out11_x5 Direction out
	dict set TopLevelPortInterface gateway_out11_x5 Period 12
	dict set TopLevelPortInterface gateway_out11_x5 Interface 0
	dict set TopLevelPortInterface gateway_out11_x5 InterfaceName {}
	dict set TopLevelPortInterface gateway_out11_x5 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out11_x5 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out11_x5 Locs {}
	dict set TopLevelPortInterface gateway_out11_x5 IOStandard {}
	dict set TopLevelPortInterface gateway_out19 Name {gateway_out19}
	dict set TopLevelPortInterface gateway_out19 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out19 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out19 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out19 Width 18
	dict set TopLevelPortInterface gateway_out19 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_gateway_out19.dat}
	dict set TopLevelPortInterface gateway_out19 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/Gateway Out19}
	dict set TopLevelPortInterface gateway_out19 Direction out
	dict set TopLevelPortInterface gateway_out19 Period 12
	dict set TopLevelPortInterface gateway_out19 Interface 0
	dict set TopLevelPortInterface gateway_out19 InterfaceName {}
	dict set TopLevelPortInterface gateway_out19 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out19 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out19 Locs {}
	dict set TopLevelPortInterface gateway_out19 IOStandard {}
	dict set TopLevelPortInterface gateway_out20 Name {gateway_out20}
	dict set TopLevelPortInterface gateway_out20 Type UFix_1_0
	dict set TopLevelPortInterface gateway_out20 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out20 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out20 Width 1
	dict set TopLevelPortInterface gateway_out20 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_gateway_out20.dat}
	dict set TopLevelPortInterface gateway_out20 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/Gateway Out20}
	dict set TopLevelPortInterface gateway_out20 Direction out
	dict set TopLevelPortInterface gateway_out20 Period 12
	dict set TopLevelPortInterface gateway_out20 Interface 0
	dict set TopLevelPortInterface gateway_out20 InterfaceName {}
	dict set TopLevelPortInterface gateway_out20 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out20 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out20 Locs {}
	dict set TopLevelPortInterface gateway_out20 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x3 Name {gateway_out3_x3}
	dict set TopLevelPortInterface gateway_out3_x3 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x3 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x3 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x3 Width 18
	dict set TopLevelPortInterface gateway_out3_x3 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x3 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x3 Direction out
	dict set TopLevelPortInterface gateway_out3_x3 Period 12
	dict set TopLevelPortInterface gateway_out3_x3 Interface 0
	dict set TopLevelPortInterface gateway_out3_x3 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x3 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x3 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x3 Locs {}
	dict set TopLevelPortInterface gateway_out3_x3 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x8 Name {gateway_out4_x8}
	dict set TopLevelPortInterface gateway_out4_x8 Type UFix_8_0
	dict set TopLevelPortInterface gateway_out4_x8 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out4_x8 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out4_x8 Width 8
	dict set TopLevelPortInterface gateway_out4_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x8 Direction out
	dict set TopLevelPortInterface gateway_out4_x8 Period 12
	dict set TopLevelPortInterface gateway_out4_x8 Interface 0
	dict set TopLevelPortInterface gateway_out4_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x8 Locs {}
	dict set TopLevelPortInterface gateway_out4_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x8 Name {gateway_out5_x8}
	dict set TopLevelPortInterface gateway_out5_x8 Type Fix_32_18
	dict set TopLevelPortInterface gateway_out5_x8 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out5_x8 BinaryPoint 18
	dict set TopLevelPortInterface gateway_out5_x8 Width 32
	dict set TopLevelPortInterface gateway_out5_x8 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x8 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x8 Direction out
	dict set TopLevelPortInterface gateway_out5_x8 Period 12
	dict set TopLevelPortInterface gateway_out5_x8 Interface 0
	dict set TopLevelPortInterface gateway_out5_x8 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x8 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x8 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x8 Locs {}
	dict set TopLevelPortInterface gateway_out5_x8 IOStandard {}
	dict set TopLevelPortInterface gateway_out27_x4 Name {gateway_out27_x4}
	dict set TopLevelPortInterface gateway_out27_x4 Type Fix_19_15
	dict set TopLevelPortInterface gateway_out27_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out27_x4 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out27_x4 Width 19
	dict set TopLevelPortInterface gateway_out27_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_gateway_out27.dat}
	dict set TopLevelPortInterface gateway_out27_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/Gateway Out27}
	dict set TopLevelPortInterface gateway_out27_x4 Direction out
	dict set TopLevelPortInterface gateway_out27_x4 Period 12
	dict set TopLevelPortInterface gateway_out27_x4 Interface 0
	dict set TopLevelPortInterface gateway_out27_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out27_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out27_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out27_x4 Locs {}
	dict set TopLevelPortInterface gateway_out27_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out28 Name {gateway_out28}
	dict set TopLevelPortInterface gateway_out28 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out28 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out28 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out28 Width 18
	dict set TopLevelPortInterface gateway_out28 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_gateway_out28.dat}
	dict set TopLevelPortInterface gateway_out28 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/Gateway Out28}
	dict set TopLevelPortInterface gateway_out28 Direction out
	dict set TopLevelPortInterface gateway_out28 Period 12
	dict set TopLevelPortInterface gateway_out28 Interface 0
	dict set TopLevelPortInterface gateway_out28 InterfaceName {}
	dict set TopLevelPortInterface gateway_out28 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out28 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out28 Locs {}
	dict set TopLevelPortInterface gateway_out28 IOStandard {}
	dict set TopLevelPortInterface gateway_out29 Name {gateway_out29}
	dict set TopLevelPortInterface gateway_out29 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out29 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out29 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out29 Width 18
	dict set TopLevelPortInterface gateway_out29 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_gateway_out29.dat}
	dict set TopLevelPortInterface gateway_out29 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/Gateway Out29}
	dict set TopLevelPortInterface gateway_out29 Direction out
	dict set TopLevelPortInterface gateway_out29 Period 12
	dict set TopLevelPortInterface gateway_out29 Interface 0
	dict set TopLevelPortInterface gateway_out29 InterfaceName {}
	dict set TopLevelPortInterface gateway_out29 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out29 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out29 Locs {}
	dict set TopLevelPortInterface gateway_out29 IOStandard {}
	dict set TopLevelPortInterface gateway_out_x1 Name {gateway_out_x1}
	dict set TopLevelPortInterface gateway_out_x1 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out_x1 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out_x1 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out_x1 Width 18
	dict set TopLevelPortInterface gateway_out_x1 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out.dat}
	dict set TopLevelPortInterface gateway_out_x1 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out}
	dict set TopLevelPortInterface gateway_out_x1 Direction out
	dict set TopLevelPortInterface gateway_out_x1 Period 12
	dict set TopLevelPortInterface gateway_out_x1 Interface 0
	dict set TopLevelPortInterface gateway_out_x1 InterfaceName {}
	dict set TopLevelPortInterface gateway_out_x1 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out_x1 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out_x1 Locs {}
	dict set TopLevelPortInterface gateway_out_x1 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x9 Name {gateway_out1_x9}
	dict set TopLevelPortInterface gateway_out1_x9 Type Bool
	dict set TopLevelPortInterface gateway_out1_x9 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out1_x9 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out1_x9 Width 1
	dict set TopLevelPortInterface gateway_out1_x9 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x9 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x9 Direction out
	dict set TopLevelPortInterface gateway_out1_x9 Period 12
	dict set TopLevelPortInterface gateway_out1_x9 Interface 0
	dict set TopLevelPortInterface gateway_out1_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x9 Locs {}
	dict set TopLevelPortInterface gateway_out1_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out2_x9 Name {gateway_out2_x9}
	dict set TopLevelPortInterface gateway_out2_x9 Type Bool
	dict set TopLevelPortInterface gateway_out2_x9 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out2_x9 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out2_x9 Width 1
	dict set TopLevelPortInterface gateway_out2_x9 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out2.dat}
	dict set TopLevelPortInterface gateway_out2_x9 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out2}
	dict set TopLevelPortInterface gateway_out2_x9 Direction out
	dict set TopLevelPortInterface gateway_out2_x9 Period 12
	dict set TopLevelPortInterface gateway_out2_x9 Interface 0
	dict set TopLevelPortInterface gateway_out2_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out2_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out2_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out2_x9 Locs {}
	dict set TopLevelPortInterface gateway_out2_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out3_x4 Name {gateway_out3_x4}
	dict set TopLevelPortInterface gateway_out3_x4 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out3_x4 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out3_x4 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out3_x4 Width 18
	dict set TopLevelPortInterface gateway_out3_x4 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out3.dat}
	dict set TopLevelPortInterface gateway_out3_x4 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out3}
	dict set TopLevelPortInterface gateway_out3_x4 Direction out
	dict set TopLevelPortInterface gateway_out3_x4 Period 12
	dict set TopLevelPortInterface gateway_out3_x4 Interface 0
	dict set TopLevelPortInterface gateway_out3_x4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out3_x4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out3_x4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out3_x4 Locs {}
	dict set TopLevelPortInterface gateway_out3_x4 IOStandard {}
	dict set TopLevelPortInterface gateway_out4_x9 Name {gateway_out4_x9}
	dict set TopLevelPortInterface gateway_out4_x9 Type Fix_18_15
	dict set TopLevelPortInterface gateway_out4_x9 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out4_x9 BinaryPoint 15
	dict set TopLevelPortInterface gateway_out4_x9 Width 18
	dict set TopLevelPortInterface gateway_out4_x9 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4_x9 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out4}
	dict set TopLevelPortInterface gateway_out4_x9 Direction out
	dict set TopLevelPortInterface gateway_out4_x9 Period 12
	dict set TopLevelPortInterface gateway_out4_x9 Interface 0
	dict set TopLevelPortInterface gateway_out4_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4_x9 Locs {}
	dict set TopLevelPortInterface gateway_out4_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out5_x9 Name {gateway_out5_x9}
	dict set TopLevelPortInterface gateway_out5_x9 Type Bool
	dict set TopLevelPortInterface gateway_out5_x9 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out5_x9 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out5_x9 Width 1
	dict set TopLevelPortInterface gateway_out5_x9 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_phi_phase_latching_gateway_out5.dat}
	dict set TopLevelPortInterface gateway_out5_x9 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_phi/phase_latching/Gateway Out5}
	dict set TopLevelPortInterface gateway_out5_x9 Direction out
	dict set TopLevelPortInterface gateway_out5_x9 Period 12
	dict set TopLevelPortInterface gateway_out5_x9 Interface 0
	dict set TopLevelPortInterface gateway_out5_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out5_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out5_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out5_x9 Locs {}
	dict set TopLevelPortInterface gateway_out5_x9 IOStandard {}
	dict set TopLevelPortInterface gateway_out1_x11 Name {gateway_out1_x11}
	dict set TopLevelPortInterface gateway_out1_x11 Type Fix_32_32
	dict set TopLevelPortInterface gateway_out1_x11 ArithmeticType xlSigned
	dict set TopLevelPortInterface gateway_out1_x11 BinaryPoint 32
	dict set TopLevelPortInterface gateway_out1_x11 Width 32
	dict set TopLevelPortInterface gateway_out1_x11 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_t_gateway_out1.dat}
	dict set TopLevelPortInterface gateway_out1_x11 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_t/Gateway Out1}
	dict set TopLevelPortInterface gateway_out1_x11 Direction out
	dict set TopLevelPortInterface gateway_out1_x11 Period 12
	dict set TopLevelPortInterface gateway_out1_x11 Interface 0
	dict set TopLevelPortInterface gateway_out1_x11 InterfaceName {}
	dict set TopLevelPortInterface gateway_out1_x11 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out1_x11 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out1_x11 Locs {}
	dict set TopLevelPortInterface gateway_out1_x11 IOStandard {}
	dict set TopLevelPortInterface gateway_out6_x9 Name {gateway_out6_x9}
	dict set TopLevelPortInterface gateway_out6_x9 Type UFix_10_0
	dict set TopLevelPortInterface gateway_out6_x9 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out6_x9 BinaryPoint 0
	dict set TopLevelPortInterface gateway_out6_x9 Width 10
	dict set TopLevelPortInterface gateway_out6_x9 DatFile {examplemodel_bus_axi_example_dsp_cav2_c1p2_freq_err_module2_freq_err1_delta_t_gateway_out6.dat}
	dict set TopLevelPortInterface gateway_out6_x9 IconText {exampleModel_bus_axi/example/dsp/Cav2/c1p2_freq_err_module2/freq_err1/delta_t/Gateway Out6}
	dict set TopLevelPortInterface gateway_out6_x9 Direction out
	dict set TopLevelPortInterface gateway_out6_x9 Period 12
	dict set TopLevelPortInterface gateway_out6_x9 Interface 0
	dict set TopLevelPortInterface gateway_out6_x9 InterfaceName {}
	dict set TopLevelPortInterface gateway_out6_x9 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out6_x9 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out6_x9 Locs {}
	dict set TopLevelPortInterface gateway_out6_x9 IOStandard {}
	dict set TopLevelPortInterface axi_lite_aresetn Name {axi_lite_aresetn}
	dict set TopLevelPortInterface axi_lite_aresetn Type -
	dict set TopLevelPortInterface axi_lite_aresetn ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_aresetn BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_aresetn Width 1
	dict set TopLevelPortInterface axi_lite_aresetn DatFile {}
	dict set TopLevelPortInterface axi_lite_aresetn IconText {axi_lite_aresetn}
	dict set TopLevelPortInterface axi_lite_aresetn Direction in
	dict set TopLevelPortInterface axi_lite_aresetn Period 1
	dict set TopLevelPortInterface axi_lite_aresetn Interface 8
	dict set TopLevelPortInterface axi_lite_aresetn InterfaceName {}
	dict set TopLevelPortInterface axi_lite_aresetn InterfaceString {ARESETN}
	dict set TopLevelPortInterface axi_lite_aresetn ClockDomain {}
	dict set TopLevelPortInterface axi_lite_aresetn Locs {}
	dict set TopLevelPortInterface axi_lite_aresetn IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Name {axi_lite_s_axi_awaddr}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Type -
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Width 12
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr IconText {axi_lite_s_axi_awaddr}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Name {axi_lite_s_axi_awvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid IconText {axi_lite_s_axi_awvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Name {axi_lite_s_axi_awready}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_awready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_awready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_awready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_awready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready IconText {axi_lite_s_axi_awready}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_awready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_awready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_awready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_awready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Name {axi_lite_s_axi_wdata}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wdata ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wdata BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Width 32
	dict set TopLevelPortInterface axi_lite_s_axi_wdata DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata IconText {axi_lite_s_axi_wdata}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wdata InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Name {axi_lite_s_axi_wstrb}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Width 4
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb IconText {axi_lite_s_axi_wstrb}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Name {axi_lite_s_axi_wvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid IconText {axi_lite_s_axi_wvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Name {axi_lite_s_axi_wready}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_wready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready IconText {axi_lite_s_axi_wready}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_wready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Name {axi_lite_s_axi_bresp}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Type -
	dict set TopLevelPortInterface axi_lite_s_axi_bresp ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_bresp BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Width 2
	dict set TopLevelPortInterface axi_lite_s_axi_bresp DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp IconText {axi_lite_s_axi_bresp}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_bresp InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Name {axi_lite_s_axi_bvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid IconText {axi_lite_s_axi_bvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Name {axi_lite_s_axi_bready}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_bready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_bready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_bready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_bready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready IconText {axi_lite_s_axi_bready}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_bready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_bready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_bready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_bready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Name {axi_lite_s_axi_araddr}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Type -
	dict set TopLevelPortInterface axi_lite_s_axi_araddr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_araddr BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Width 12
	dict set TopLevelPortInterface axi_lite_s_axi_araddr DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr IconText {axi_lite_s_axi_araddr}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_araddr InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Name {axi_lite_s_axi_arvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid IconText {axi_lite_s_axi_arvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Name {axi_lite_s_axi_arready}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_arready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_arready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_arready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_arready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready IconText {axi_lite_s_axi_arready}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_arready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_arready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_arready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_arready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Name {axi_lite_s_axi_rdata}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rdata ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rdata BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Width 32
	dict set TopLevelPortInterface axi_lite_s_axi_rdata DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata IconText {axi_lite_s_axi_rdata}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rdata InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Name {axi_lite_s_axi_rresp}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rresp ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rresp BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Width 2
	dict set TopLevelPortInterface axi_lite_s_axi_rresp DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp IconText {axi_lite_s_axi_rresp}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rresp InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Name {axi_lite_s_axi_rvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid IconText {axi_lite_s_axi_rvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Name {axi_lite_s_axi_rready}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_rready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready IconText {axi_lite_s_axi_rready}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_rready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready IOStandard {}
	dict set TopLevelPortInterface axi_lite_clk Name {axi_lite_clk}
	dict set TopLevelPortInterface axi_lite_clk Type -
	dict set TopLevelPortInterface axi_lite_clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_clk BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_clk Width 1
	dict set TopLevelPortInterface axi_lite_clk DatFile {}
	dict set TopLevelPortInterface axi_lite_clk Direction in
	dict set TopLevelPortInterface axi_lite_clk Period 1
	dict set TopLevelPortInterface axi_lite_clk Interface 6
	dict set TopLevelPortInterface axi_lite_clk InterfaceName {}
	dict set TopLevelPortInterface axi_lite_clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface axi_lite_clk ClockDomain {axi_lite}
	dict set TopLevelPortInterface axi_lite_clk Locs {}
	dict set TopLevelPortInterface axi_lite_clk IOStandard {}
	dict set TopLevelPortInterface axi_lite_clk AssociatedInterfaces {axi_lite_s_axi }
	dict set TopLevelPortInterface axi_lite_clk AssociatedResets {axi_lite_aresetn }
	dict set TopLevelPortInterface dsp_clk Name {dsp_clk}
	dict set TopLevelPortInterface dsp_clk Type -
	dict set TopLevelPortInterface dsp_clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface dsp_clk BinaryPoint 0
	dict set TopLevelPortInterface dsp_clk Width 1
	dict set TopLevelPortInterface dsp_clk DatFile {}
	dict set TopLevelPortInterface dsp_clk Direction in
	dict set TopLevelPortInterface dsp_clk Period 1
	dict set TopLevelPortInterface dsp_clk Interface 6
	dict set TopLevelPortInterface dsp_clk InterfaceName {}
	dict set TopLevelPortInterface dsp_clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface dsp_clk ClockDomain {dsp}
	dict set TopLevelPortInterface dsp_clk Locs {}
	dict set TopLevelPortInterface dsp_clk IOStandard {}
	dict set TopLevelPortInterface dsp_clk AssociatedInterfaces {}
	dict set TopLevelPortInterface dsp_clk AssociatedResets {}
	set MemoryMappedPort {}
	dict set MemoryMappedPort wfdata_7_sel Name {wfdata_7_sel}
	dict set MemoryMappedPort wfdata_7_sel Type UFix_3_0
	dict set MemoryMappedPort wfdata_7_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_7_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_7_sel Width 3
	dict set MemoryMappedPort wfdata_7_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_7_sel.dat}
	dict set MemoryMappedPort wfdata_7_sel AddressOffset 48
	dict set MemoryMappedPort wfdata_7_sel IconText {wfdata_7_sel}
	dict set MemoryMappedPort wfdata_7_sel Direction in
	dict set MemoryMappedPort wfdata_7_sel Period 8
	dict set MemoryMappedPort wfdata_7_sel Interface 2
	dict set MemoryMappedPort wfdata_7_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_7_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_7_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_7_sel Locs {}
	dict set MemoryMappedPort wfdata_7_sel IOStandard {}
	dict set MemoryMappedPort wfdata_6_sel Name {wfdata_6_sel}
	dict set MemoryMappedPort wfdata_6_sel Type UFix_1_0
	dict set MemoryMappedPort wfdata_6_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_6_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_6_sel Width 1
	dict set MemoryMappedPort wfdata_6_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_6_sel.dat}
	dict set MemoryMappedPort wfdata_6_sel AddressOffset 44
	dict set MemoryMappedPort wfdata_6_sel IconText {wfdata_6_sel}
	dict set MemoryMappedPort wfdata_6_sel Direction in
	dict set MemoryMappedPort wfdata_6_sel Period 8
	dict set MemoryMappedPort wfdata_6_sel Interface 2
	dict set MemoryMappedPort wfdata_6_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_6_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_6_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_6_sel Locs {}
	dict set MemoryMappedPort wfdata_6_sel IOStandard {}
	dict set MemoryMappedPort wfdata_5_sel Name {wfdata_5_sel}
	dict set MemoryMappedPort wfdata_5_sel Type UFix_1_0
	dict set MemoryMappedPort wfdata_5_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_5_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_5_sel Width 1
	dict set MemoryMappedPort wfdata_5_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_5_sel.dat}
	dict set MemoryMappedPort wfdata_5_sel AddressOffset 40
	dict set MemoryMappedPort wfdata_5_sel IconText {wfdata_5_sel}
	dict set MemoryMappedPort wfdata_5_sel Direction in
	dict set MemoryMappedPort wfdata_5_sel Period 8
	dict set MemoryMappedPort wfdata_5_sel Interface 2
	dict set MemoryMappedPort wfdata_5_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_5_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_5_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_5_sel Locs {}
	dict set MemoryMappedPort wfdata_5_sel IOStandard {}
	dict set MemoryMappedPort wfdata_4_sel Name {wfdata_4_sel}
	dict set MemoryMappedPort wfdata_4_sel Type UFix_2_0
	dict set MemoryMappedPort wfdata_4_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_4_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_4_sel Width 2
	dict set MemoryMappedPort wfdata_4_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_4_sel.dat}
	dict set MemoryMappedPort wfdata_4_sel AddressOffset 36
	dict set MemoryMappedPort wfdata_4_sel IconText {wfdata_4_sel}
	dict set MemoryMappedPort wfdata_4_sel Direction in
	dict set MemoryMappedPort wfdata_4_sel Period 8
	dict set MemoryMappedPort wfdata_4_sel Interface 2
	dict set MemoryMappedPort wfdata_4_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_4_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_4_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_4_sel Locs {}
	dict set MemoryMappedPort wfdata_4_sel IOStandard {}
	dict set MemoryMappedPort wfdata_3_sel Name {wfdata_3_sel}
	dict set MemoryMappedPort wfdata_3_sel Type UFix_2_0
	dict set MemoryMappedPort wfdata_3_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_3_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_3_sel Width 2
	dict set MemoryMappedPort wfdata_3_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_3_sel.dat}
	dict set MemoryMappedPort wfdata_3_sel AddressOffset 32
	dict set MemoryMappedPort wfdata_3_sel IconText {wfdata_3_sel}
	dict set MemoryMappedPort wfdata_3_sel Direction in
	dict set MemoryMappedPort wfdata_3_sel Period 8
	dict set MemoryMappedPort wfdata_3_sel Interface 2
	dict set MemoryMappedPort wfdata_3_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_3_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_3_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_3_sel Locs {}
	dict set MemoryMappedPort wfdata_3_sel IOStandard {}
	dict set MemoryMappedPort wfdata_2_sel Name {wfdata_2_sel}
	dict set MemoryMappedPort wfdata_2_sel Type UFix_2_0
	dict set MemoryMappedPort wfdata_2_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_2_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_2_sel Width 2
	dict set MemoryMappedPort wfdata_2_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_2_sel.dat}
	dict set MemoryMappedPort wfdata_2_sel AddressOffset 28
	dict set MemoryMappedPort wfdata_2_sel IconText {wfdata_2_sel}
	dict set MemoryMappedPort wfdata_2_sel Direction in
	dict set MemoryMappedPort wfdata_2_sel Period 8
	dict set MemoryMappedPort wfdata_2_sel Interface 2
	dict set MemoryMappedPort wfdata_2_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_2_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_2_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_2_sel Locs {}
	dict set MemoryMappedPort wfdata_2_sel IOStandard {}
	dict set MemoryMappedPort wfdata_1_sel Name {wfdata_1_sel}
	dict set MemoryMappedPort wfdata_1_sel Type UFix_2_0
	dict set MemoryMappedPort wfdata_1_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_1_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_1_sel Width 2
	dict set MemoryMappedPort wfdata_1_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_1_sel.dat}
	dict set MemoryMappedPort wfdata_1_sel AddressOffset 24
	dict set MemoryMappedPort wfdata_1_sel IconText {wfdata_1_sel}
	dict set MemoryMappedPort wfdata_1_sel Direction in
	dict set MemoryMappedPort wfdata_1_sel Period 8
	dict set MemoryMappedPort wfdata_1_sel Interface 2
	dict set MemoryMappedPort wfdata_1_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_1_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_1_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_1_sel Locs {}
	dict set MemoryMappedPort wfdata_1_sel IOStandard {}
	dict set MemoryMappedPort wfdata_0_sel Name {wfdata_0_sel}
	dict set MemoryMappedPort wfdata_0_sel Type UFix_1_0
	dict set MemoryMappedPort wfdata_0_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort wfdata_0_sel BinaryPoint 0
	dict set MemoryMappedPort wfdata_0_sel Width 1
	dict set MemoryMappedPort wfdata_0_sel DatFile {examplemodel_bus_axi_example_axi_lite_wfdata_0_sel.dat}
	dict set MemoryMappedPort wfdata_0_sel AddressOffset 20
	dict set MemoryMappedPort wfdata_0_sel IconText {wfdata_0_sel}
	dict set MemoryMappedPort wfdata_0_sel Direction in
	dict set MemoryMappedPort wfdata_0_sel Period 8
	dict set MemoryMappedPort wfdata_0_sel Interface 2
	dict set MemoryMappedPort wfdata_0_sel InterfaceName {}
	dict set MemoryMappedPort wfdata_0_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort wfdata_0_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort wfdata_0_sel Locs {}
	dict set MemoryMappedPort wfdata_0_sel IOStandard {}
	dict set MemoryMappedPort scratchpad Name {scratchpad}
	dict set MemoryMappedPort scratchpad Type UFix_32_0
	dict set MemoryMappedPort scratchpad ArithmeticType xlUnsigned
	dict set MemoryMappedPort scratchpad BinaryPoint 0
	dict set MemoryMappedPort scratchpad Width 32
	dict set MemoryMappedPort scratchpad DatFile {examplemodel_bus_axi_example_axi_lite_scratchpad.dat}
	dict set MemoryMappedPort scratchpad AddressOffset 4092
	dict set MemoryMappedPort scratchpad IconText {scratchPad}
	dict set MemoryMappedPort scratchpad Direction in
	dict set MemoryMappedPort scratchpad Period 8
	dict set MemoryMappedPort scratchpad Interface 2
	dict set MemoryMappedPort scratchpad InterfaceName {}
	dict set MemoryMappedPort scratchpad InterfaceString {CONTROL}
	dict set MemoryMappedPort scratchpad ClockDomain {axi_lite}
	dict set MemoryMappedPort scratchpad Locs {}
	dict set MemoryMappedPort scratchpad IOStandard {}
	dict set MemoryMappedPort rf_ref_chan_sel Name {rf_ref_chan_sel}
	dict set MemoryMappedPort rf_ref_chan_sel Type UFix_4_0
	dict set MemoryMappedPort rf_ref_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort rf_ref_chan_sel BinaryPoint 0
	dict set MemoryMappedPort rf_ref_chan_sel Width 4
	dict set MemoryMappedPort rf_ref_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_chan_sel.dat}
	dict set MemoryMappedPort rf_ref_chan_sel AddressOffset 16
	dict set MemoryMappedPort rf_ref_chan_sel IconText {rf_ref_chan_sel}
	dict set MemoryMappedPort rf_ref_chan_sel Direction in
	dict set MemoryMappedPort rf_ref_chan_sel Period 8
	dict set MemoryMappedPort rf_ref_chan_sel Interface 2
	dict set MemoryMappedPort rf_ref_chan_sel InterfaceName {}
	dict set MemoryMappedPort rf_ref_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_chan_sel Locs {}
	dict set MemoryMappedPort rf_ref_chan_sel IOStandard {}
	dict set MemoryMappedPort cav2_reg_latch_pt Name {cav2_reg_latch_pt}
	dict set MemoryMappedPort cav2_reg_latch_pt Type UFix_16_0
	dict set MemoryMappedPort cav2_reg_latch_pt ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_reg_latch_pt BinaryPoint 0
	dict set MemoryMappedPort cav2_reg_latch_pt Width 16
	dict set MemoryMappedPort cav2_reg_latch_pt DatFile {examplemodel_bus_axi_example_axi_lite_cav2_reg_latch_pt.dat}
	dict set MemoryMappedPort cav2_reg_latch_pt AddressOffset 884
	dict set MemoryMappedPort cav2_reg_latch_pt IconText {cav2_reg_latch_pt}
	dict set MemoryMappedPort cav2_reg_latch_pt Direction in
	dict set MemoryMappedPort cav2_reg_latch_pt Period 8
	dict set MemoryMappedPort cav2_reg_latch_pt Interface 2
	dict set MemoryMappedPort cav2_reg_latch_pt InterfaceName {}
	dict set MemoryMappedPort cav2_reg_latch_pt InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_reg_latch_pt ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_reg_latch_pt Locs {}
	dict set MemoryMappedPort cav2_reg_latch_pt IOStandard {}
	dict set MemoryMappedPort cav2_p2_window_stop Name {cav2_p2_window_stop}
	dict set MemoryMappedPort cav2_p2_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav2_p2_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p2_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_window_stop Width 16
	dict set MemoryMappedPort cav2_p2_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_window_stop.dat}
	dict set MemoryMappedPort cav2_p2_window_stop AddressOffset 848
	dict set MemoryMappedPort cav2_p2_window_stop IconText {cav2_p2_window_stop}
	dict set MemoryMappedPort cav2_p2_window_stop Direction in
	dict set MemoryMappedPort cav2_p2_window_stop Period 8
	dict set MemoryMappedPort cav2_p2_window_stop Interface 2
	dict set MemoryMappedPort cav2_p2_window_stop InterfaceName {}
	dict set MemoryMappedPort cav2_p2_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_window_stop Locs {}
	dict set MemoryMappedPort cav2_p2_window_stop IOStandard {}
	dict set MemoryMappedPort cav2_p2_window_start Name {cav2_p2_window_start}
	dict set MemoryMappedPort cav2_p2_window_start Type UFix_16_0
	dict set MemoryMappedPort cav2_p2_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p2_window_start BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_window_start Width 16
	dict set MemoryMappedPort cav2_p2_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_window_start.dat}
	dict set MemoryMappedPort cav2_p2_window_start AddressOffset 844
	dict set MemoryMappedPort cav2_p2_window_start IconText {cav2_p2_window_start}
	dict set MemoryMappedPort cav2_p2_window_start Direction in
	dict set MemoryMappedPort cav2_p2_window_start Period 8
	dict set MemoryMappedPort cav2_p2_window_start Interface 2
	dict set MemoryMappedPort cav2_p2_window_start InterfaceName {}
	dict set MemoryMappedPort cav2_p2_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_window_start Locs {}
	dict set MemoryMappedPort cav2_p2_window_start IOStandard {}
	dict set MemoryMappedPort cav2_p2_chan_sel Name {cav2_p2_chan_sel}
	dict set MemoryMappedPort cav2_p2_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav2_p2_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p2_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_chan_sel Width 4
	dict set MemoryMappedPort cav2_p2_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_chan_sel.dat}
	dict set MemoryMappedPort cav2_p2_chan_sel AddressOffset 832
	dict set MemoryMappedPort cav2_p2_chan_sel IconText {cav2_p2_chan_sel}
	dict set MemoryMappedPort cav2_p2_chan_sel Direction in
	dict set MemoryMappedPort cav2_p2_chan_sel Period 8
	dict set MemoryMappedPort cav2_p2_chan_sel Interface 2
	dict set MemoryMappedPort cav2_p2_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav2_p2_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_chan_sel Locs {}
	dict set MemoryMappedPort cav2_p2_chan_sel IOStandard {}
	dict set MemoryMappedPort cav2_p2_calibration_coeff Name {cav2_p2_calibration_coeff}
	dict set MemoryMappedPort cav2_p2_calibration_coeff Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_calibration_coeff ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_calibration_coeff BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_calibration_coeff Width 18
	dict set MemoryMappedPort cav2_p2_calibration_coeff DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_calibration_coeff.dat}
	dict set MemoryMappedPort cav2_p2_calibration_coeff AddressOffset 888
	dict set MemoryMappedPort cav2_p2_calibration_coeff IconText {cav2_p2_calibration_coeff}
	dict set MemoryMappedPort cav2_p2_calibration_coeff Direction in
	dict set MemoryMappedPort cav2_p2_calibration_coeff Period 8
	dict set MemoryMappedPort cav2_p2_calibration_coeff Interface 2
	dict set MemoryMappedPort cav2_p2_calibration_coeff InterfaceName {}
	dict set MemoryMappedPort cav2_p2_calibration_coeff InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_calibration_coeff ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_calibration_coeff Locs {}
	dict set MemoryMappedPort cav2_p2_calibration_coeff IOStandard {}
	dict set MemoryMappedPort cav2_p1_window_stop Name {cav2_p1_window_stop}
	dict set MemoryMappedPort cav2_p1_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav2_p1_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p1_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_window_stop Width 16
	dict set MemoryMappedPort cav2_p1_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_window_stop.dat}
	dict set MemoryMappedPort cav2_p1_window_stop AddressOffset 644
	dict set MemoryMappedPort cav2_p1_window_stop IconText {cav2_p1_window_stop}
	dict set MemoryMappedPort cav2_p1_window_stop Direction in
	dict set MemoryMappedPort cav2_p1_window_stop Period 8
	dict set MemoryMappedPort cav2_p1_window_stop Interface 2
	dict set MemoryMappedPort cav2_p1_window_stop InterfaceName {}
	dict set MemoryMappedPort cav2_p1_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_window_stop Locs {}
	dict set MemoryMappedPort cav2_p1_window_stop IOStandard {}
	dict set MemoryMappedPort cav2_p1_window_start Name {cav2_p1_window_start}
	dict set MemoryMappedPort cav2_p1_window_start Type UFix_16_0
	dict set MemoryMappedPort cav2_p1_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p1_window_start BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_window_start Width 16
	dict set MemoryMappedPort cav2_p1_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_window_start.dat}
	dict set MemoryMappedPort cav2_p1_window_start AddressOffset 640
	dict set MemoryMappedPort cav2_p1_window_start IconText {cav2_p1_window_start}
	dict set MemoryMappedPort cav2_p1_window_start Direction in
	dict set MemoryMappedPort cav2_p1_window_start Period 8
	dict set MemoryMappedPort cav2_p1_window_start Interface 2
	dict set MemoryMappedPort cav2_p1_window_start InterfaceName {}
	dict set MemoryMappedPort cav2_p1_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_window_start Locs {}
	dict set MemoryMappedPort cav2_p1_window_start IOStandard {}
	dict set MemoryMappedPort cav2_p1_chan_sel Name {cav2_p1_chan_sel}
	dict set MemoryMappedPort cav2_p1_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav2_p1_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p1_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_chan_sel Width 4
	dict set MemoryMappedPort cav2_p1_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_chan_sel.dat}
	dict set MemoryMappedPort cav2_p1_chan_sel AddressOffset 628
	dict set MemoryMappedPort cav2_p1_chan_sel IconText {cav2_p1_chan_sel}
	dict set MemoryMappedPort cav2_p1_chan_sel Direction in
	dict set MemoryMappedPort cav2_p1_chan_sel Period 8
	dict set MemoryMappedPort cav2_p1_chan_sel Interface 2
	dict set MemoryMappedPort cav2_p1_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav2_p1_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_chan_sel Locs {}
	dict set MemoryMappedPort cav2_p1_chan_sel IOStandard {}
	dict set MemoryMappedPort cav2_p1_calibration_coeff Name {cav2_p1_calibration_coeff}
	dict set MemoryMappedPort cav2_p1_calibration_coeff Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_calibration_coeff ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_calibration_coeff BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_calibration_coeff Width 18
	dict set MemoryMappedPort cav2_p1_calibration_coeff DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_calibration_coeff.dat}
	dict set MemoryMappedPort cav2_p1_calibration_coeff AddressOffset 684
	dict set MemoryMappedPort cav2_p1_calibration_coeff IconText {cav2_p1_calibration_coeff}
	dict set MemoryMappedPort cav2_p1_calibration_coeff Direction in
	dict set MemoryMappedPort cav2_p1_calibration_coeff Period 8
	dict set MemoryMappedPort cav2_p1_calibration_coeff Interface 2
	dict set MemoryMappedPort cav2_p1_calibration_coeff InterfaceName {}
	dict set MemoryMappedPort cav2_p1_calibration_coeff InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_calibration_coeff ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_calibration_coeff Locs {}
	dict set MemoryMappedPort cav2_p1_calibration_coeff IOStandard {}
	dict set MemoryMappedPort cav2_nco_phase_reset Name {cav2_nco_phase_reset}
	dict set MemoryMappedPort cav2_nco_phase_reset Type UFix_1_0
	dict set MemoryMappedPort cav2_nco_phase_reset ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_nco_phase_reset BinaryPoint 0
	dict set MemoryMappedPort cav2_nco_phase_reset Width 1
	dict set MemoryMappedPort cav2_nco_phase_reset DatFile {examplemodel_bus_axi_example_axi_lite_cav2_nco_phase_reset.dat}
	dict set MemoryMappedPort cav2_nco_phase_reset AddressOffset 692
	dict set MemoryMappedPort cav2_nco_phase_reset IconText {cav2_nco_phase_reset}
	dict set MemoryMappedPort cav2_nco_phase_reset Direction in
	dict set MemoryMappedPort cav2_nco_phase_reset Period 8
	dict set MemoryMappedPort cav2_nco_phase_reset Interface 2
	dict set MemoryMappedPort cav2_nco_phase_reset InterfaceName {}
	dict set MemoryMappedPort cav2_nco_phase_reset InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_nco_phase_reset ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_nco_phase_reset Locs {}
	dict set MemoryMappedPort cav2_nco_phase_reset IOStandard {}
	dict set MemoryMappedPort cav2_nco_phase_adj Name {cav2_nco_phase_adj}
	dict set MemoryMappedPort cav2_nco_phase_adj Type UFix_26_26
	dict set MemoryMappedPort cav2_nco_phase_adj ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_nco_phase_adj BinaryPoint 26
	dict set MemoryMappedPort cav2_nco_phase_adj Width 26
	dict set MemoryMappedPort cav2_nco_phase_adj DatFile {examplemodel_bus_axi_example_axi_lite_cav2_nco_phase_adj.dat}
	dict set MemoryMappedPort cav2_nco_phase_adj AddressOffset 688
	dict set MemoryMappedPort cav2_nco_phase_adj IconText {cav2_nco_phase_adj}
	dict set MemoryMappedPort cav2_nco_phase_adj Direction in
	dict set MemoryMappedPort cav2_nco_phase_adj Period 8
	dict set MemoryMappedPort cav2_nco_phase_adj Interface 2
	dict set MemoryMappedPort cav2_nco_phase_adj InterfaceName {}
	dict set MemoryMappedPort cav2_nco_phase_adj InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_nco_phase_adj ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_nco_phase_adj Locs {}
	dict set MemoryMappedPort cav2_nco_phase_adj IOStandard {}
	dict set MemoryMappedPort cav2_freq_eval_stop Name {cav2_freq_eval_stop}
	dict set MemoryMappedPort cav2_freq_eval_stop Type UFix_16_0
	dict set MemoryMappedPort cav2_freq_eval_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_freq_eval_stop BinaryPoint 0
	dict set MemoryMappedPort cav2_freq_eval_stop Width 16
	dict set MemoryMappedPort cav2_freq_eval_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav2_freq_eval_stop.dat}
	dict set MemoryMappedPort cav2_freq_eval_stop AddressOffset 876
	dict set MemoryMappedPort cav2_freq_eval_stop IconText {cav2_freq_eval_stop}
	dict set MemoryMappedPort cav2_freq_eval_stop Direction in
	dict set MemoryMappedPort cav2_freq_eval_stop Period 8
	dict set MemoryMappedPort cav2_freq_eval_stop Interface 2
	dict set MemoryMappedPort cav2_freq_eval_stop InterfaceName {}
	dict set MemoryMappedPort cav2_freq_eval_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_freq_eval_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_freq_eval_stop Locs {}
	dict set MemoryMappedPort cav2_freq_eval_stop IOStandard {}
	dict set MemoryMappedPort cav2_freq_eval_start Name {cav2_freq_eval_start}
	dict set MemoryMappedPort cav2_freq_eval_start Type UFix_16_0
	dict set MemoryMappedPort cav2_freq_eval_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_freq_eval_start BinaryPoint 0
	dict set MemoryMappedPort cav2_freq_eval_start Width 16
	dict set MemoryMappedPort cav2_freq_eval_start DatFile {examplemodel_bus_axi_example_axi_lite_cav2_freq_eval_start.dat}
	dict set MemoryMappedPort cav2_freq_eval_start AddressOffset 872
	dict set MemoryMappedPort cav2_freq_eval_start IconText {cav2_freq_eval_start}
	dict set MemoryMappedPort cav2_freq_eval_start Direction in
	dict set MemoryMappedPort cav2_freq_eval_start Period 8
	dict set MemoryMappedPort cav2_freq_eval_start Interface 2
	dict set MemoryMappedPort cav2_freq_eval_start InterfaceName {}
	dict set MemoryMappedPort cav2_freq_eval_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_freq_eval_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_freq_eval_start Locs {}
	dict set MemoryMappedPort cav2_freq_eval_start IOStandard {}
	dict set MemoryMappedPort cav1_reg_latch_pt Name {cav1_reg_latch_pt}
	dict set MemoryMappedPort cav1_reg_latch_pt Type UFix_16_0
	dict set MemoryMappedPort cav1_reg_latch_pt ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_reg_latch_pt BinaryPoint 0
	dict set MemoryMappedPort cav1_reg_latch_pt Width 16
	dict set MemoryMappedPort cav1_reg_latch_pt DatFile {examplemodel_bus_axi_example_axi_lite_cav1_reg_latch_pt.dat}
	dict set MemoryMappedPort cav1_reg_latch_pt AddressOffset 476
	dict set MemoryMappedPort cav1_reg_latch_pt IconText {cav1_reg_latch_pt}
	dict set MemoryMappedPort cav1_reg_latch_pt Direction in
	dict set MemoryMappedPort cav1_reg_latch_pt Period 8
	dict set MemoryMappedPort cav1_reg_latch_pt Interface 2
	dict set MemoryMappedPort cav1_reg_latch_pt InterfaceName {}
	dict set MemoryMappedPort cav1_reg_latch_pt InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_reg_latch_pt ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_reg_latch_pt Locs {}
	dict set MemoryMappedPort cav1_reg_latch_pt IOStandard {}
	dict set MemoryMappedPort cav1_p2_window_stop Name {cav1_p2_window_stop}
	dict set MemoryMappedPort cav1_p2_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav1_p2_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p2_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_window_stop Width 16
	dict set MemoryMappedPort cav1_p2_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_window_stop.dat}
	dict set MemoryMappedPort cav1_p2_window_stop AddressOffset 440
	dict set MemoryMappedPort cav1_p2_window_stop IconText {cav1_p2_window_stop}
	dict set MemoryMappedPort cav1_p2_window_stop Direction in
	dict set MemoryMappedPort cav1_p2_window_stop Period 8
	dict set MemoryMappedPort cav1_p2_window_stop Interface 2
	dict set MemoryMappedPort cav1_p2_window_stop InterfaceName {}
	dict set MemoryMappedPort cav1_p2_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_window_stop Locs {}
	dict set MemoryMappedPort cav1_p2_window_stop IOStandard {}
	dict set MemoryMappedPort cav1_p2_window_start Name {cav1_p2_window_start}
	dict set MemoryMappedPort cav1_p2_window_start Type UFix_16_0
	dict set MemoryMappedPort cav1_p2_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p2_window_start BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_window_start Width 16
	dict set MemoryMappedPort cav1_p2_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_window_start.dat}
	dict set MemoryMappedPort cav1_p2_window_start AddressOffset 436
	dict set MemoryMappedPort cav1_p2_window_start IconText {cav1_p2_window_start}
	dict set MemoryMappedPort cav1_p2_window_start Direction in
	dict set MemoryMappedPort cav1_p2_window_start Period 8
	dict set MemoryMappedPort cav1_p2_window_start Interface 2
	dict set MemoryMappedPort cav1_p2_window_start InterfaceName {}
	dict set MemoryMappedPort cav1_p2_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_window_start Locs {}
	dict set MemoryMappedPort cav1_p2_window_start IOStandard {}
	dict set MemoryMappedPort cav1_p2_chan_sel Name {cav1_p2_chan_sel}
	dict set MemoryMappedPort cav1_p2_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav1_p2_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p2_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_chan_sel Width 4
	dict set MemoryMappedPort cav1_p2_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_chan_sel.dat}
	dict set MemoryMappedPort cav1_p2_chan_sel AddressOffset 424
	dict set MemoryMappedPort cav1_p2_chan_sel IconText {cav1_p2_chan_sel}
	dict set MemoryMappedPort cav1_p2_chan_sel Direction in
	dict set MemoryMappedPort cav1_p2_chan_sel Period 8
	dict set MemoryMappedPort cav1_p2_chan_sel Interface 2
	dict set MemoryMappedPort cav1_p2_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav1_p2_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_chan_sel Locs {}
	dict set MemoryMappedPort cav1_p2_chan_sel IOStandard {}
	dict set MemoryMappedPort cav1_p2_calibration_coeff Name {cav1_p2_calibration_coeff}
	dict set MemoryMappedPort cav1_p2_calibration_coeff Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_calibration_coeff ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_calibration_coeff BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_calibration_coeff Width 18
	dict set MemoryMappedPort cav1_p2_calibration_coeff DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_calibration_coeff.dat}
	dict set MemoryMappedPort cav1_p2_calibration_coeff AddressOffset 480
	dict set MemoryMappedPort cav1_p2_calibration_coeff IconText {cav1_p2_calibration_coeff}
	dict set MemoryMappedPort cav1_p2_calibration_coeff Direction in
	dict set MemoryMappedPort cav1_p2_calibration_coeff Period 8
	dict set MemoryMappedPort cav1_p2_calibration_coeff Interface 2
	dict set MemoryMappedPort cav1_p2_calibration_coeff InterfaceName {}
	dict set MemoryMappedPort cav1_p2_calibration_coeff InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_calibration_coeff ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_calibration_coeff Locs {}
	dict set MemoryMappedPort cav1_p2_calibration_coeff IOStandard {}
	dict set MemoryMappedPort cav1_p1_window_stop Name {cav1_p1_window_stop}
	dict set MemoryMappedPort cav1_p1_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav1_p1_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p1_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_window_stop Width 16
	dict set MemoryMappedPort cav1_p1_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_window_stop.dat}
	dict set MemoryMappedPort cav1_p1_window_stop AddressOffset 236
	dict set MemoryMappedPort cav1_p1_window_stop IconText {cav1_p1_window_stop}
	dict set MemoryMappedPort cav1_p1_window_stop Direction in
	dict set MemoryMappedPort cav1_p1_window_stop Period 8
	dict set MemoryMappedPort cav1_p1_window_stop Interface 2
	dict set MemoryMappedPort cav1_p1_window_stop InterfaceName {}
	dict set MemoryMappedPort cav1_p1_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_window_stop Locs {}
	dict set MemoryMappedPort cav1_p1_window_stop IOStandard {}
	dict set MemoryMappedPort cav1_p1_window_start Name {cav1_p1_window_start}
	dict set MemoryMappedPort cav1_p1_window_start Type UFix_16_0
	dict set MemoryMappedPort cav1_p1_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p1_window_start BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_window_start Width 16
	dict set MemoryMappedPort cav1_p1_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_window_start.dat}
	dict set MemoryMappedPort cav1_p1_window_start AddressOffset 232
	dict set MemoryMappedPort cav1_p1_window_start IconText {cav1_p1_window_start}
	dict set MemoryMappedPort cav1_p1_window_start Direction in
	dict set MemoryMappedPort cav1_p1_window_start Period 8
	dict set MemoryMappedPort cav1_p1_window_start Interface 2
	dict set MemoryMappedPort cav1_p1_window_start InterfaceName {}
	dict set MemoryMappedPort cav1_p1_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_window_start Locs {}
	dict set MemoryMappedPort cav1_p1_window_start IOStandard {}
	dict set MemoryMappedPort cav1_p1_chan_sel Name {cav1_p1_chan_sel}
	dict set MemoryMappedPort cav1_p1_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav1_p1_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p1_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_chan_sel Width 4
	dict set MemoryMappedPort cav1_p1_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_chan_sel.dat}
	dict set MemoryMappedPort cav1_p1_chan_sel AddressOffset 220
	dict set MemoryMappedPort cav1_p1_chan_sel IconText {cav1_p1_chan_sel}
	dict set MemoryMappedPort cav1_p1_chan_sel Direction in
	dict set MemoryMappedPort cav1_p1_chan_sel Period 8
	dict set MemoryMappedPort cav1_p1_chan_sel Interface 2
	dict set MemoryMappedPort cav1_p1_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav1_p1_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_chan_sel Locs {}
	dict set MemoryMappedPort cav1_p1_chan_sel IOStandard {}
	dict set MemoryMappedPort cav1_p1_calibration_coeff Name {cav1_p1_calibration_coeff}
	dict set MemoryMappedPort cav1_p1_calibration_coeff Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_calibration_coeff ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_calibration_coeff BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_calibration_coeff Width 18
	dict set MemoryMappedPort cav1_p1_calibration_coeff DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_calibration_coeff.dat}
	dict set MemoryMappedPort cav1_p1_calibration_coeff AddressOffset 276
	dict set MemoryMappedPort cav1_p1_calibration_coeff IconText {cav1_p1_calibration_coeff}
	dict set MemoryMappedPort cav1_p1_calibration_coeff Direction in
	dict set MemoryMappedPort cav1_p1_calibration_coeff Period 8
	dict set MemoryMappedPort cav1_p1_calibration_coeff Interface 2
	dict set MemoryMappedPort cav1_p1_calibration_coeff InterfaceName {}
	dict set MemoryMappedPort cav1_p1_calibration_coeff InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_calibration_coeff ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_calibration_coeff Locs {}
	dict set MemoryMappedPort cav1_p1_calibration_coeff IOStandard {}
	dict set MemoryMappedPort cav1_nco_phase_reset Name {cav1_nco_phase_reset}
	dict set MemoryMappedPort cav1_nco_phase_reset Type UFix_1_0
	dict set MemoryMappedPort cav1_nco_phase_reset ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_nco_phase_reset BinaryPoint 0
	dict set MemoryMappedPort cav1_nco_phase_reset Width 1
	dict set MemoryMappedPort cav1_nco_phase_reset DatFile {examplemodel_bus_axi_example_axi_lite_cav1_nco_phase_reset.dat}
	dict set MemoryMappedPort cav1_nco_phase_reset AddressOffset 284
	dict set MemoryMappedPort cav1_nco_phase_reset IconText {cav1_nco_phase_reset}
	dict set MemoryMappedPort cav1_nco_phase_reset Direction in
	dict set MemoryMappedPort cav1_nco_phase_reset Period 8
	dict set MemoryMappedPort cav1_nco_phase_reset Interface 2
	dict set MemoryMappedPort cav1_nco_phase_reset InterfaceName {}
	dict set MemoryMappedPort cav1_nco_phase_reset InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_nco_phase_reset ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_nco_phase_reset Locs {}
	dict set MemoryMappedPort cav1_nco_phase_reset IOStandard {}
	dict set MemoryMappedPort cav1_nco_phase_adj Name {cav1_nco_phase_adj}
	dict set MemoryMappedPort cav1_nco_phase_adj Type UFix_26_26
	dict set MemoryMappedPort cav1_nco_phase_adj ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_nco_phase_adj BinaryPoint 26
	dict set MemoryMappedPort cav1_nco_phase_adj Width 26
	dict set MemoryMappedPort cav1_nco_phase_adj DatFile {examplemodel_bus_axi_example_axi_lite_cav1_nco_phase_adj.dat}
	dict set MemoryMappedPort cav1_nco_phase_adj AddressOffset 280
	dict set MemoryMappedPort cav1_nco_phase_adj IconText {cav1_nco_phase_adj}
	dict set MemoryMappedPort cav1_nco_phase_adj Direction in
	dict set MemoryMappedPort cav1_nco_phase_adj Period 8
	dict set MemoryMappedPort cav1_nco_phase_adj Interface 2
	dict set MemoryMappedPort cav1_nco_phase_adj InterfaceName {}
	dict set MemoryMappedPort cav1_nco_phase_adj InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_nco_phase_adj ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_nco_phase_adj Locs {}
	dict set MemoryMappedPort cav1_nco_phase_adj IOStandard {}
	dict set MemoryMappedPort cav1_freq_eval_stop Name {cav1_freq_eval_stop}
	dict set MemoryMappedPort cav1_freq_eval_stop Type UFix_16_0
	dict set MemoryMappedPort cav1_freq_eval_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_freq_eval_stop BinaryPoint 0
	dict set MemoryMappedPort cav1_freq_eval_stop Width 16
	dict set MemoryMappedPort cav1_freq_eval_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav1_freq_eval_stop.dat}
	dict set MemoryMappedPort cav1_freq_eval_stop AddressOffset 468
	dict set MemoryMappedPort cav1_freq_eval_stop IconText {cav1_freq_eval_stop}
	dict set MemoryMappedPort cav1_freq_eval_stop Direction in
	dict set MemoryMappedPort cav1_freq_eval_stop Period 8
	dict set MemoryMappedPort cav1_freq_eval_stop Interface 2
	dict set MemoryMappedPort cav1_freq_eval_stop InterfaceName {}
	dict set MemoryMappedPort cav1_freq_eval_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_freq_eval_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_freq_eval_stop Locs {}
	dict set MemoryMappedPort cav1_freq_eval_stop IOStandard {}
	dict set MemoryMappedPort cav1_freq_eval_start Name {cav1_freq_eval_start}
	dict set MemoryMappedPort cav1_freq_eval_start Type UFix_16_0
	dict set MemoryMappedPort cav1_freq_eval_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_freq_eval_start BinaryPoint 0
	dict set MemoryMappedPort cav1_freq_eval_start Width 16
	dict set MemoryMappedPort cav1_freq_eval_start DatFile {examplemodel_bus_axi_example_axi_lite_cav1_freq_eval_start.dat}
	dict set MemoryMappedPort cav1_freq_eval_start AddressOffset 464
	dict set MemoryMappedPort cav1_freq_eval_start IconText {cav1_freq_eval_start}
	dict set MemoryMappedPort cav1_freq_eval_start Direction in
	dict set MemoryMappedPort cav1_freq_eval_start Period 8
	dict set MemoryMappedPort cav1_freq_eval_start Interface 2
	dict set MemoryMappedPort cav1_freq_eval_start InterfaceName {}
	dict set MemoryMappedPort cav1_freq_eval_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_freq_eval_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_freq_eval_start Locs {}
	dict set MemoryMappedPort cav1_freq_eval_start IOStandard {}
	dict set MemoryMappedPort cav1_p1_amp_out Name {cav1_p1_amp_out}
	dict set MemoryMappedPort cav1_p1_amp_out Type Fix_18_16
	dict set MemoryMappedPort cav1_p1_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_amp_out BinaryPoint 16
	dict set MemoryMappedPort cav1_p1_amp_out Width 18
	dict set MemoryMappedPort cav1_p1_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_amp_out.dat}
	dict set MemoryMappedPort cav1_p1_amp_out AddressOffset 256
	dict set MemoryMappedPort cav1_p1_amp_out IconText {cav1_p1_amp_out}
	dict set MemoryMappedPort cav1_p1_amp_out Direction out
	dict set MemoryMappedPort cav1_p1_amp_out Period 8
	dict set MemoryMappedPort cav1_p1_amp_out Interface 2
	dict set MemoryMappedPort cav1_p1_amp_out InterfaceName {}
	dict set MemoryMappedPort cav1_p1_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_amp_out Locs {}
	dict set MemoryMappedPort cav1_p1_amp_out IOStandard {}
	dict set MemoryMappedPort cav1_p1_comparison_phase Name {cav1_p1_comparison_phase}
	dict set MemoryMappedPort cav1_p1_comparison_phase Type Fix_18_15
	dict set MemoryMappedPort cav1_p1_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_comparison_phase BinaryPoint 15
	dict set MemoryMappedPort cav1_p1_comparison_phase Width 18
	dict set MemoryMappedPort cav1_p1_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_comparison_phase.dat}
	dict set MemoryMappedPort cav1_p1_comparison_phase AddressOffset 268
	dict set MemoryMappedPort cav1_p1_comparison_phase IconText {cav1_p1_comparison_phase}
	dict set MemoryMappedPort cav1_p1_comparison_phase Direction out
	dict set MemoryMappedPort cav1_p1_comparison_phase Period 8
	dict set MemoryMappedPort cav1_p1_comparison_phase Interface 2
	dict set MemoryMappedPort cav1_p1_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p1_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_comparison_phase Locs {}
	dict set MemoryMappedPort cav1_p1_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav1_p1_dc_freq Name {cav1_p1_dc_freq}
	dict set MemoryMappedPort cav1_p1_dc_freq Type Fix_32_18
	dict set MemoryMappedPort cav1_p1_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_dc_freq BinaryPoint 18
	dict set MemoryMappedPort cav1_p1_dc_freq Width 32
	dict set MemoryMappedPort cav1_p1_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_dc_freq.dat}
	dict set MemoryMappedPort cav1_p1_dc_freq AddressOffset 240
	dict set MemoryMappedPort cav1_p1_dc_freq IconText {cav1_p1_dc_freq}
	dict set MemoryMappedPort cav1_p1_dc_freq Direction out
	dict set MemoryMappedPort cav1_p1_dc_freq Period 8
	dict set MemoryMappedPort cav1_p1_dc_freq Interface 2
	dict set MemoryMappedPort cav1_p1_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav1_p1_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_dc_freq Locs {}
	dict set MemoryMappedPort cav1_p1_dc_freq IOStandard {}
	dict set MemoryMappedPort cav1_p1_dc_img Name {cav1_p1_dc_img}
	dict set MemoryMappedPort cav1_p1_dc_img Type Fix_18_16
	dict set MemoryMappedPort cav1_p1_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_dc_img BinaryPoint 16
	dict set MemoryMappedPort cav1_p1_dc_img Width 18
	dict set MemoryMappedPort cav1_p1_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_dc_img.dat}
	dict set MemoryMappedPort cav1_p1_dc_img AddressOffset 228
	dict set MemoryMappedPort cav1_p1_dc_img IconText {cav1_p1_dc_img}
	dict set MemoryMappedPort cav1_p1_dc_img Direction out
	dict set MemoryMappedPort cav1_p1_dc_img Period 8
	dict set MemoryMappedPort cav1_p1_dc_img Interface 2
	dict set MemoryMappedPort cav1_p1_dc_img InterfaceName {}
	dict set MemoryMappedPort cav1_p1_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_dc_img Locs {}
	dict set MemoryMappedPort cav1_p1_dc_img IOStandard {}
	dict set MemoryMappedPort cav1_p1_dc_real Name {cav1_p1_dc_real}
	dict set MemoryMappedPort cav1_p1_dc_real Type Fix_18_16
	dict set MemoryMappedPort cav1_p1_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_dc_real BinaryPoint 16
	dict set MemoryMappedPort cav1_p1_dc_real Width 18
	dict set MemoryMappedPort cav1_p1_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_dc_real.dat}
	dict set MemoryMappedPort cav1_p1_dc_real AddressOffset 224
	dict set MemoryMappedPort cav1_p1_dc_real IconText {cav1_p1_dc_real}
	dict set MemoryMappedPort cav1_p1_dc_real Direction out
	dict set MemoryMappedPort cav1_p1_dc_real Period 8
	dict set MemoryMappedPort cav1_p1_dc_real Interface 2
	dict set MemoryMappedPort cav1_p1_dc_real InterfaceName {}
	dict set MemoryMappedPort cav1_p1_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_dc_real Locs {}
	dict set MemoryMappedPort cav1_p1_dc_real IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_amp Name {cav1_p1_if_amp}
	dict set MemoryMappedPort cav1_p1_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_amp Width 18
	dict set MemoryMappedPort cav1_p1_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_amp.dat}
	dict set MemoryMappedPort cav1_p1_if_amp AddressOffset 204
	dict set MemoryMappedPort cav1_p1_if_amp IconText {cav1_p1_if_amp}
	dict set MemoryMappedPort cav1_p1_if_amp Direction out
	dict set MemoryMappedPort cav1_p1_if_amp Period 8
	dict set MemoryMappedPort cav1_p1_if_amp Interface 2
	dict set MemoryMappedPort cav1_p1_if_amp InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_amp Locs {}
	dict set MemoryMappedPort cav1_p1_if_amp IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_i Name {cav1_p1_if_i}
	dict set MemoryMappedPort cav1_p1_if_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_i Width 18
	dict set MemoryMappedPort cav1_p1_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_i.dat}
	dict set MemoryMappedPort cav1_p1_if_i AddressOffset 212
	dict set MemoryMappedPort cav1_p1_if_i IconText {cav1_p1_if_i}
	dict set MemoryMappedPort cav1_p1_if_i Direction out
	dict set MemoryMappedPort cav1_p1_if_i Period 8
	dict set MemoryMappedPort cav1_p1_if_i Interface 2
	dict set MemoryMappedPort cav1_p1_if_i InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_i Locs {}
	dict set MemoryMappedPort cav1_p1_if_i IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_phase Name {cav1_p1_if_phase}
	dict set MemoryMappedPort cav1_p1_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_phase Width 18
	dict set MemoryMappedPort cav1_p1_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_phase.dat}
	dict set MemoryMappedPort cav1_p1_if_phase AddressOffset 208
	dict set MemoryMappedPort cav1_p1_if_phase IconText {cav1_p1_if_phase}
	dict set MemoryMappedPort cav1_p1_if_phase Direction out
	dict set MemoryMappedPort cav1_p1_if_phase Period 8
	dict set MemoryMappedPort cav1_p1_if_phase Interface 2
	dict set MemoryMappedPort cav1_p1_if_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_phase Locs {}
	dict set MemoryMappedPort cav1_p1_if_phase IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_q Name {cav1_p1_if_q}
	dict set MemoryMappedPort cav1_p1_if_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_q Width 18
	dict set MemoryMappedPort cav1_p1_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_q.dat}
	dict set MemoryMappedPort cav1_p1_if_q AddressOffset 216
	dict set MemoryMappedPort cav1_p1_if_q IconText {cav1_p1_if_q}
	dict set MemoryMappedPort cav1_p1_if_q Direction out
	dict set MemoryMappedPort cav1_p1_if_q Period 8
	dict set MemoryMappedPort cav1_p1_if_q Interface 2
	dict set MemoryMappedPort cav1_p1_if_q InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_q Locs {}
	dict set MemoryMappedPort cav1_p1_if_q IOStandard {}
	dict set MemoryMappedPort cav1_p1_integrated_i Name {cav1_p1_integrated_i}
	dict set MemoryMappedPort cav1_p1_integrated_i Type Fix_18_16
	dict set MemoryMappedPort cav1_p1_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_integrated_i BinaryPoint 16
	dict set MemoryMappedPort cav1_p1_integrated_i Width 18
	dict set MemoryMappedPort cav1_p1_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_integrated_i.dat}
	dict set MemoryMappedPort cav1_p1_integrated_i AddressOffset 244
	dict set MemoryMappedPort cav1_p1_integrated_i IconText {cav1_p1_integrated_i}
	dict set MemoryMappedPort cav1_p1_integrated_i Direction out
	dict set MemoryMappedPort cav1_p1_integrated_i Period 8
	dict set MemoryMappedPort cav1_p1_integrated_i Interface 2
	dict set MemoryMappedPort cav1_p1_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav1_p1_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_integrated_i Locs {}
	dict set MemoryMappedPort cav1_p1_integrated_i IOStandard {}
	dict set MemoryMappedPort cav1_p1_integrated_q Name {cav1_p1_integrated_q}
	dict set MemoryMappedPort cav1_p1_integrated_q Type Fix_18_16
	dict set MemoryMappedPort cav1_p1_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_integrated_q BinaryPoint 16
	dict set MemoryMappedPort cav1_p1_integrated_q Width 18
	dict set MemoryMappedPort cav1_p1_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_integrated_q.dat}
	dict set MemoryMappedPort cav1_p1_integrated_q AddressOffset 248
	dict set MemoryMappedPort cav1_p1_integrated_q IconText {cav1_p1_integrated_q}
	dict set MemoryMappedPort cav1_p1_integrated_q Direction out
	dict set MemoryMappedPort cav1_p1_integrated_q Period 8
	dict set MemoryMappedPort cav1_p1_integrated_q Interface 2
	dict set MemoryMappedPort cav1_p1_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav1_p1_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_integrated_q Locs {}
	dict set MemoryMappedPort cav1_p1_integrated_q IOStandard {}
	dict set MemoryMappedPort cav1_p1_phase_out Name {cav1_p1_phase_out}
	dict set MemoryMappedPort cav1_p1_phase_out Type Fix_18_15
	dict set MemoryMappedPort cav1_p1_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_phase_out BinaryPoint 15
	dict set MemoryMappedPort cav1_p1_phase_out Width 18
	dict set MemoryMappedPort cav1_p1_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_phase_out.dat}
	dict set MemoryMappedPort cav1_p1_phase_out AddressOffset 252
	dict set MemoryMappedPort cav1_p1_phase_out IconText {cav1_p1_phase_out}
	dict set MemoryMappedPort cav1_p1_phase_out Direction out
	dict set MemoryMappedPort cav1_p1_phase_out Period 8
	dict set MemoryMappedPort cav1_p1_phase_out Interface 2
	dict set MemoryMappedPort cav1_p1_phase_out InterfaceName {}
	dict set MemoryMappedPort cav1_p1_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_phase_out Locs {}
	dict set MemoryMappedPort cav1_p1_phase_out IOStandard {}
	dict set MemoryMappedPort cav1_p2_amp_out Name {cav1_p2_amp_out}
	dict set MemoryMappedPort cav1_p2_amp_out Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_amp_out BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_amp_out Width 18
	dict set MemoryMappedPort cav1_p2_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_amp_out.dat}
	dict set MemoryMappedPort cav1_p2_amp_out AddressOffset 460
	dict set MemoryMappedPort cav1_p2_amp_out IconText {cav1_p2_amp_out}
	dict set MemoryMappedPort cav1_p2_amp_out Direction out
	dict set MemoryMappedPort cav1_p2_amp_out Period 8
	dict set MemoryMappedPort cav1_p2_amp_out Interface 2
	dict set MemoryMappedPort cav1_p2_amp_out InterfaceName {}
	dict set MemoryMappedPort cav1_p2_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_amp_out Locs {}
	dict set MemoryMappedPort cav1_p2_amp_out IOStandard {}
	dict set MemoryMappedPort cav1_p2_comparison_phase Name {cav1_p2_comparison_phase}
	dict set MemoryMappedPort cav1_p2_comparison_phase Type Fix_18_15
	dict set MemoryMappedPort cav1_p2_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_comparison_phase BinaryPoint 15
	dict set MemoryMappedPort cav1_p2_comparison_phase Width 18
	dict set MemoryMappedPort cav1_p2_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_comparison_phase.dat}
	dict set MemoryMappedPort cav1_p2_comparison_phase AddressOffset 472
	dict set MemoryMappedPort cav1_p2_comparison_phase IconText {cav1_p2_comparison_phase}
	dict set MemoryMappedPort cav1_p2_comparison_phase Direction out
	dict set MemoryMappedPort cav1_p2_comparison_phase Period 8
	dict set MemoryMappedPort cav1_p2_comparison_phase Interface 2
	dict set MemoryMappedPort cav1_p2_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p2_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_comparison_phase Locs {}
	dict set MemoryMappedPort cav1_p2_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav1_p2_dc_freq Name {cav1_p2_dc_freq}
	dict set MemoryMappedPort cav1_p2_dc_freq Type Fix_32_18
	dict set MemoryMappedPort cav1_p2_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_dc_freq BinaryPoint 18
	dict set MemoryMappedPort cav1_p2_dc_freq Width 32
	dict set MemoryMappedPort cav1_p2_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_dc_freq.dat}
	dict set MemoryMappedPort cav1_p2_dc_freq AddressOffset 444
	dict set MemoryMappedPort cav1_p2_dc_freq IconText {cav1_p2_dc_freq}
	dict set MemoryMappedPort cav1_p2_dc_freq Direction out
	dict set MemoryMappedPort cav1_p2_dc_freq Period 8
	dict set MemoryMappedPort cav1_p2_dc_freq Interface 2
	dict set MemoryMappedPort cav1_p2_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav1_p2_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_dc_freq Locs {}
	dict set MemoryMappedPort cav1_p2_dc_freq IOStandard {}
	dict set MemoryMappedPort cav1_p2_dc_img Name {cav1_p2_dc_img}
	dict set MemoryMappedPort cav1_p2_dc_img Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_dc_img BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_dc_img Width 18
	dict set MemoryMappedPort cav1_p2_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_dc_img.dat}
	dict set MemoryMappedPort cav1_p2_dc_img AddressOffset 432
	dict set MemoryMappedPort cav1_p2_dc_img IconText {cav1_p2_dc_img}
	dict set MemoryMappedPort cav1_p2_dc_img Direction out
	dict set MemoryMappedPort cav1_p2_dc_img Period 8
	dict set MemoryMappedPort cav1_p2_dc_img Interface 2
	dict set MemoryMappedPort cav1_p2_dc_img InterfaceName {}
	dict set MemoryMappedPort cav1_p2_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_dc_img Locs {}
	dict set MemoryMappedPort cav1_p2_dc_img IOStandard {}
	dict set MemoryMappedPort cav1_p2_dc_real Name {cav1_p2_dc_real}
	dict set MemoryMappedPort cav1_p2_dc_real Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_dc_real BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_dc_real Width 18
	dict set MemoryMappedPort cav1_p2_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_dc_real.dat}
	dict set MemoryMappedPort cav1_p2_dc_real AddressOffset 428
	dict set MemoryMappedPort cav1_p2_dc_real IconText {cav1_p2_dc_real}
	dict set MemoryMappedPort cav1_p2_dc_real Direction out
	dict set MemoryMappedPort cav1_p2_dc_real Period 8
	dict set MemoryMappedPort cav1_p2_dc_real Interface 2
	dict set MemoryMappedPort cav1_p2_dc_real InterfaceName {}
	dict set MemoryMappedPort cav1_p2_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_dc_real Locs {}
	dict set MemoryMappedPort cav1_p2_dc_real IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_amp Name {cav1_p2_if_amp}
	dict set MemoryMappedPort cav1_p2_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_amp Width 18
	dict set MemoryMappedPort cav1_p2_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_amp.dat}
	dict set MemoryMappedPort cav1_p2_if_amp AddressOffset 408
	dict set MemoryMappedPort cav1_p2_if_amp IconText {cav1_p2_if_amp}
	dict set MemoryMappedPort cav1_p2_if_amp Direction out
	dict set MemoryMappedPort cav1_p2_if_amp Period 8
	dict set MemoryMappedPort cav1_p2_if_amp Interface 2
	dict set MemoryMappedPort cav1_p2_if_amp InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_amp Locs {}
	dict set MemoryMappedPort cav1_p2_if_amp IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_i Name {cav1_p2_if_i}
	dict set MemoryMappedPort cav1_p2_if_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_i Width 18
	dict set MemoryMappedPort cav1_p2_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_i.dat}
	dict set MemoryMappedPort cav1_p2_if_i AddressOffset 416
	dict set MemoryMappedPort cav1_p2_if_i IconText {cav1_p2_if_i
}
	dict set MemoryMappedPort cav1_p2_if_i Direction out
	dict set MemoryMappedPort cav1_p2_if_i Period 8
	dict set MemoryMappedPort cav1_p2_if_i Interface 2
	dict set MemoryMappedPort cav1_p2_if_i InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_i Locs {}
	dict set MemoryMappedPort cav1_p2_if_i IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_phase Name {cav1_p2_if_phase}
	dict set MemoryMappedPort cav1_p2_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_phase Width 18
	dict set MemoryMappedPort cav1_p2_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_phase.dat}
	dict set MemoryMappedPort cav1_p2_if_phase AddressOffset 412
	dict set MemoryMappedPort cav1_p2_if_phase IconText {cav1_p2_if_phase}
	dict set MemoryMappedPort cav1_p2_if_phase Direction out
	dict set MemoryMappedPort cav1_p2_if_phase Period 8
	dict set MemoryMappedPort cav1_p2_if_phase Interface 2
	dict set MemoryMappedPort cav1_p2_if_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_phase Locs {}
	dict set MemoryMappedPort cav1_p2_if_phase IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_q Name {cav1_p2_if_q}
	dict set MemoryMappedPort cav1_p2_if_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_q Width 18
	dict set MemoryMappedPort cav1_p2_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_q.dat}
	dict set MemoryMappedPort cav1_p2_if_q AddressOffset 420
	dict set MemoryMappedPort cav1_p2_if_q IconText {cav1_p2_if_q}
	dict set MemoryMappedPort cav1_p2_if_q Direction out
	dict set MemoryMappedPort cav1_p2_if_q Period 8
	dict set MemoryMappedPort cav1_p2_if_q Interface 2
	dict set MemoryMappedPort cav1_p2_if_q InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_q Locs {}
	dict set MemoryMappedPort cav1_p2_if_q IOStandard {}
	dict set MemoryMappedPort cav1_p2_integrated_i Name {cav1_p2_integrated_i}
	dict set MemoryMappedPort cav1_p2_integrated_i Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_integrated_i BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_integrated_i Width 18
	dict set MemoryMappedPort cav1_p2_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_integrated_i.dat}
	dict set MemoryMappedPort cav1_p2_integrated_i AddressOffset 448
	dict set MemoryMappedPort cav1_p2_integrated_i IconText {cav1_p2_integrated_i}
	dict set MemoryMappedPort cav1_p2_integrated_i Direction out
	dict set MemoryMappedPort cav1_p2_integrated_i Period 8
	dict set MemoryMappedPort cav1_p2_integrated_i Interface 2
	dict set MemoryMappedPort cav1_p2_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav1_p2_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_integrated_i Locs {}
	dict set MemoryMappedPort cav1_p2_integrated_i IOStandard {}
	dict set MemoryMappedPort cav1_p2_integrated_q Name {cav1_p2_integrated_q}
	dict set MemoryMappedPort cav1_p2_integrated_q Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_integrated_q BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_integrated_q Width 18
	dict set MemoryMappedPort cav1_p2_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_integrated_q.dat}
	dict set MemoryMappedPort cav1_p2_integrated_q AddressOffset 452
	dict set MemoryMappedPort cav1_p2_integrated_q IconText {cav1_p2_integrated_q}
	dict set MemoryMappedPort cav1_p2_integrated_q Direction out
	dict set MemoryMappedPort cav1_p2_integrated_q Period 8
	dict set MemoryMappedPort cav1_p2_integrated_q Interface 2
	dict set MemoryMappedPort cav1_p2_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav1_p2_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_integrated_q Locs {}
	dict set MemoryMappedPort cav1_p2_integrated_q IOStandard {}
	dict set MemoryMappedPort cav1_p2_phase_out Name {cav1_p2_phase_out}
	dict set MemoryMappedPort cav1_p2_phase_out Type Fix_18_15
	dict set MemoryMappedPort cav1_p2_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_phase_out BinaryPoint 15
	dict set MemoryMappedPort cav1_p2_phase_out Width 18
	dict set MemoryMappedPort cav1_p2_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_phase_out.dat}
	dict set MemoryMappedPort cav1_p2_phase_out AddressOffset 456
	dict set MemoryMappedPort cav1_p2_phase_out IconText {cav1_p2_phase_out}
	dict set MemoryMappedPort cav1_p2_phase_out Direction out
	dict set MemoryMappedPort cav1_p2_phase_out Period 8
	dict set MemoryMappedPort cav1_p2_phase_out Interface 2
	dict set MemoryMappedPort cav1_p2_phase_out InterfaceName {}
	dict set MemoryMappedPort cav1_p2_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_phase_out Locs {}
	dict set MemoryMappedPort cav1_p2_phase_out IOStandard {}
	dict set MemoryMappedPort cav2_p1_amp_out Name {cav2_p1_amp_out}
	dict set MemoryMappedPort cav2_p1_amp_out Type Fix_18_16
	dict set MemoryMappedPort cav2_p1_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_amp_out BinaryPoint 16
	dict set MemoryMappedPort cav2_p1_amp_out Width 18
	dict set MemoryMappedPort cav2_p1_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_amp_out.dat}
	dict set MemoryMappedPort cav2_p1_amp_out AddressOffset 664
	dict set MemoryMappedPort cav2_p1_amp_out IconText {cav2_p1_amp_out}
	dict set MemoryMappedPort cav2_p1_amp_out Direction out
	dict set MemoryMappedPort cav2_p1_amp_out Period 8
	dict set MemoryMappedPort cav2_p1_amp_out Interface 2
	dict set MemoryMappedPort cav2_p1_amp_out InterfaceName {}
	dict set MemoryMappedPort cav2_p1_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_amp_out Locs {}
	dict set MemoryMappedPort cav2_p1_amp_out IOStandard {}
	dict set MemoryMappedPort cav2_p1_comparison_phase Name {cav2_p1_comparison_phase}
	dict set MemoryMappedPort cav2_p1_comparison_phase Type Fix_18_15
	dict set MemoryMappedPort cav2_p1_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_comparison_phase BinaryPoint 15
	dict set MemoryMappedPort cav2_p1_comparison_phase Width 18
	dict set MemoryMappedPort cav2_p1_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_comparison_phase.dat}
	dict set MemoryMappedPort cav2_p1_comparison_phase AddressOffset 676
	dict set MemoryMappedPort cav2_p1_comparison_phase IconText {cav2_p1_comparison_phase}
	dict set MemoryMappedPort cav2_p1_comparison_phase Direction out
	dict set MemoryMappedPort cav2_p1_comparison_phase Period 8
	dict set MemoryMappedPort cav2_p1_comparison_phase Interface 2
	dict set MemoryMappedPort cav2_p1_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p1_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_comparison_phase Locs {}
	dict set MemoryMappedPort cav2_p1_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav2_p1_dc_freq Name {cav2_p1_dc_freq}
	dict set MemoryMappedPort cav2_p1_dc_freq Type Fix_32_18
	dict set MemoryMappedPort cav2_p1_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_dc_freq BinaryPoint 18
	dict set MemoryMappedPort cav2_p1_dc_freq Width 32
	dict set MemoryMappedPort cav2_p1_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_dc_freq.dat}
	dict set MemoryMappedPort cav2_p1_dc_freq AddressOffset 648
	dict set MemoryMappedPort cav2_p1_dc_freq IconText {cav2_p1_dc_freq}
	dict set MemoryMappedPort cav2_p1_dc_freq Direction out
	dict set MemoryMappedPort cav2_p1_dc_freq Period 8
	dict set MemoryMappedPort cav2_p1_dc_freq Interface 2
	dict set MemoryMappedPort cav2_p1_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav2_p1_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_dc_freq Locs {}
	dict set MemoryMappedPort cav2_p1_dc_freq IOStandard {}
	dict set MemoryMappedPort cav2_p1_dc_img Name {cav2_p1_dc_img}
	dict set MemoryMappedPort cav2_p1_dc_img Type Fix_18_16
	dict set MemoryMappedPort cav2_p1_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_dc_img BinaryPoint 16
	dict set MemoryMappedPort cav2_p1_dc_img Width 18
	dict set MemoryMappedPort cav2_p1_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_dc_img.dat}
	dict set MemoryMappedPort cav2_p1_dc_img AddressOffset 636
	dict set MemoryMappedPort cav2_p1_dc_img IconText {cav2_p1_dc_img}
	dict set MemoryMappedPort cav2_p1_dc_img Direction out
	dict set MemoryMappedPort cav2_p1_dc_img Period 8
	dict set MemoryMappedPort cav2_p1_dc_img Interface 2
	dict set MemoryMappedPort cav2_p1_dc_img InterfaceName {}
	dict set MemoryMappedPort cav2_p1_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_dc_img Locs {}
	dict set MemoryMappedPort cav2_p1_dc_img IOStandard {}
	dict set MemoryMappedPort cav2_p1_dc_real Name {cav2_p1_dc_real}
	dict set MemoryMappedPort cav2_p1_dc_real Type Fix_18_16
	dict set MemoryMappedPort cav2_p1_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_dc_real BinaryPoint 16
	dict set MemoryMappedPort cav2_p1_dc_real Width 18
	dict set MemoryMappedPort cav2_p1_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_dc_real.dat}
	dict set MemoryMappedPort cav2_p1_dc_real AddressOffset 632
	dict set MemoryMappedPort cav2_p1_dc_real IconText {cav2_p1_dc_real}
	dict set MemoryMappedPort cav2_p1_dc_real Direction out
	dict set MemoryMappedPort cav2_p1_dc_real Period 8
	dict set MemoryMappedPort cav2_p1_dc_real Interface 2
	dict set MemoryMappedPort cav2_p1_dc_real InterfaceName {}
	dict set MemoryMappedPort cav2_p1_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_dc_real Locs {}
	dict set MemoryMappedPort cav2_p1_dc_real IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_amp Name {cav2_p1_if_amp}
	dict set MemoryMappedPort cav2_p1_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_amp Width 18
	dict set MemoryMappedPort cav2_p1_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_amp.dat}
	dict set MemoryMappedPort cav2_p1_if_amp AddressOffset 612
	dict set MemoryMappedPort cav2_p1_if_amp IconText {cav2_p1_if_amp}
	dict set MemoryMappedPort cav2_p1_if_amp Direction out
	dict set MemoryMappedPort cav2_p1_if_amp Period 8
	dict set MemoryMappedPort cav2_p1_if_amp Interface 2
	dict set MemoryMappedPort cav2_p1_if_amp InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_amp Locs {}
	dict set MemoryMappedPort cav2_p1_if_amp IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_i Name {cav2_p1_if_i}
	dict set MemoryMappedPort cav2_p1_if_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_i Width 18
	dict set MemoryMappedPort cav2_p1_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_i.dat}
	dict set MemoryMappedPort cav2_p1_if_i AddressOffset 620
	dict set MemoryMappedPort cav2_p1_if_i IconText {cav2_p1_if_i}
	dict set MemoryMappedPort cav2_p1_if_i Direction out
	dict set MemoryMappedPort cav2_p1_if_i Period 8
	dict set MemoryMappedPort cav2_p1_if_i Interface 2
	dict set MemoryMappedPort cav2_p1_if_i InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_i Locs {}
	dict set MemoryMappedPort cav2_p1_if_i IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_phase Name {cav2_p1_if_phase}
	dict set MemoryMappedPort cav2_p1_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_phase Width 18
	dict set MemoryMappedPort cav2_p1_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_phase.dat}
	dict set MemoryMappedPort cav2_p1_if_phase AddressOffset 616
	dict set MemoryMappedPort cav2_p1_if_phase IconText {cav2_p1_if_phase}
	dict set MemoryMappedPort cav2_p1_if_phase Direction out
	dict set MemoryMappedPort cav2_p1_if_phase Period 8
	dict set MemoryMappedPort cav2_p1_if_phase Interface 2
	dict set MemoryMappedPort cav2_p1_if_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_phase Locs {}
	dict set MemoryMappedPort cav2_p1_if_phase IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_q Name {cav2_p1_if_q}
	dict set MemoryMappedPort cav2_p1_if_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_q Width 18
	dict set MemoryMappedPort cav2_p1_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_q.dat}
	dict set MemoryMappedPort cav2_p1_if_q AddressOffset 624
	dict set MemoryMappedPort cav2_p1_if_q IconText {cav2_p1_if_q}
	dict set MemoryMappedPort cav2_p1_if_q Direction out
	dict set MemoryMappedPort cav2_p1_if_q Period 8
	dict set MemoryMappedPort cav2_p1_if_q Interface 2
	dict set MemoryMappedPort cav2_p1_if_q InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_q Locs {}
	dict set MemoryMappedPort cav2_p1_if_q IOStandard {}
	dict set MemoryMappedPort cav2_p1_integrated_i Name {cav2_p1_integrated_i}
	dict set MemoryMappedPort cav2_p1_integrated_i Type Fix_18_16
	dict set MemoryMappedPort cav2_p1_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_integrated_i BinaryPoint 16
	dict set MemoryMappedPort cav2_p1_integrated_i Width 18
	dict set MemoryMappedPort cav2_p1_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_integrated_i.dat}
	dict set MemoryMappedPort cav2_p1_integrated_i AddressOffset 652
	dict set MemoryMappedPort cav2_p1_integrated_i IconText {cav2_p1_integrated_i}
	dict set MemoryMappedPort cav2_p1_integrated_i Direction out
	dict set MemoryMappedPort cav2_p1_integrated_i Period 8
	dict set MemoryMappedPort cav2_p1_integrated_i Interface 2
	dict set MemoryMappedPort cav2_p1_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav2_p1_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_integrated_i Locs {}
	dict set MemoryMappedPort cav2_p1_integrated_i IOStandard {}
	dict set MemoryMappedPort cav2_p1_integrated_q Name {cav2_p1_integrated_q}
	dict set MemoryMappedPort cav2_p1_integrated_q Type Fix_18_16
	dict set MemoryMappedPort cav2_p1_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_integrated_q BinaryPoint 16
	dict set MemoryMappedPort cav2_p1_integrated_q Width 18
	dict set MemoryMappedPort cav2_p1_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_integrated_q.dat}
	dict set MemoryMappedPort cav2_p1_integrated_q AddressOffset 656
	dict set MemoryMappedPort cav2_p1_integrated_q IconText {cav2_p1_integrated_q}
	dict set MemoryMappedPort cav2_p1_integrated_q Direction out
	dict set MemoryMappedPort cav2_p1_integrated_q Period 8
	dict set MemoryMappedPort cav2_p1_integrated_q Interface 2
	dict set MemoryMappedPort cav2_p1_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav2_p1_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_integrated_q Locs {}
	dict set MemoryMappedPort cav2_p1_integrated_q IOStandard {}
	dict set MemoryMappedPort cav2_p1_phase_out Name {cav2_p1_phase_out}
	dict set MemoryMappedPort cav2_p1_phase_out Type Fix_18_15
	dict set MemoryMappedPort cav2_p1_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_phase_out BinaryPoint 15
	dict set MemoryMappedPort cav2_p1_phase_out Width 18
	dict set MemoryMappedPort cav2_p1_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_phase_out.dat}
	dict set MemoryMappedPort cav2_p1_phase_out AddressOffset 660
	dict set MemoryMappedPort cav2_p1_phase_out IconText {cav2_p1_phase_out}
	dict set MemoryMappedPort cav2_p1_phase_out Direction out
	dict set MemoryMappedPort cav2_p1_phase_out Period 8
	dict set MemoryMappedPort cav2_p1_phase_out Interface 2
	dict set MemoryMappedPort cav2_p1_phase_out InterfaceName {}
	dict set MemoryMappedPort cav2_p1_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_phase_out Locs {}
	dict set MemoryMappedPort cav2_p1_phase_out IOStandard {}
	dict set MemoryMappedPort cav2_p2_amp_out Name {cav2_p2_amp_out}
	dict set MemoryMappedPort cav2_p2_amp_out Type Fix_18_16
	dict set MemoryMappedPort cav2_p2_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_amp_out BinaryPoint 16
	dict set MemoryMappedPort cav2_p2_amp_out Width 18
	dict set MemoryMappedPort cav2_p2_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_amp_out.dat}
	dict set MemoryMappedPort cav2_p2_amp_out AddressOffset 868
	dict set MemoryMappedPort cav2_p2_amp_out IconText {cav2_p2_amp_out}
	dict set MemoryMappedPort cav2_p2_amp_out Direction out
	dict set MemoryMappedPort cav2_p2_amp_out Period 8
	dict set MemoryMappedPort cav2_p2_amp_out Interface 2
	dict set MemoryMappedPort cav2_p2_amp_out InterfaceName {}
	dict set MemoryMappedPort cav2_p2_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_amp_out Locs {}
	dict set MemoryMappedPort cav2_p2_amp_out IOStandard {}
	dict set MemoryMappedPort cav2_p2_comparison_phase Name {cav2_p2_comparison_phase}
	dict set MemoryMappedPort cav2_p2_comparison_phase Type Fix_18_15
	dict set MemoryMappedPort cav2_p2_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_comparison_phase BinaryPoint 15
	dict set MemoryMappedPort cav2_p2_comparison_phase Width 18
	dict set MemoryMappedPort cav2_p2_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_comparison_phase.dat}
	dict set MemoryMappedPort cav2_p2_comparison_phase AddressOffset 880
	dict set MemoryMappedPort cav2_p2_comparison_phase IconText {cav2_p2_comparison_phase}
	dict set MemoryMappedPort cav2_p2_comparison_phase Direction out
	dict set MemoryMappedPort cav2_p2_comparison_phase Period 8
	dict set MemoryMappedPort cav2_p2_comparison_phase Interface 2
	dict set MemoryMappedPort cav2_p2_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p2_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_comparison_phase Locs {}
	dict set MemoryMappedPort cav2_p2_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav2_p2_dc_freq Name {cav2_p2_dc_freq}
	dict set MemoryMappedPort cav2_p2_dc_freq Type Fix_32_18
	dict set MemoryMappedPort cav2_p2_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_dc_freq BinaryPoint 18
	dict set MemoryMappedPort cav2_p2_dc_freq Width 32
	dict set MemoryMappedPort cav2_p2_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_dc_freq.dat}
	dict set MemoryMappedPort cav2_p2_dc_freq AddressOffset 852
	dict set MemoryMappedPort cav2_p2_dc_freq IconText {cav2_p2_dc_freq}
	dict set MemoryMappedPort cav2_p2_dc_freq Direction out
	dict set MemoryMappedPort cav2_p2_dc_freq Period 8
	dict set MemoryMappedPort cav2_p2_dc_freq Interface 2
	dict set MemoryMappedPort cav2_p2_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav2_p2_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_dc_freq Locs {}
	dict set MemoryMappedPort cav2_p2_dc_freq IOStandard {}
	dict set MemoryMappedPort cav2_p2_dc_img Name {cav2_p2_dc_img}
	dict set MemoryMappedPort cav2_p2_dc_img Type Fix_18_16
	dict set MemoryMappedPort cav2_p2_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_dc_img BinaryPoint 16
	dict set MemoryMappedPort cav2_p2_dc_img Width 18
	dict set MemoryMappedPort cav2_p2_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_dc_img.dat}
	dict set MemoryMappedPort cav2_p2_dc_img AddressOffset 840
	dict set MemoryMappedPort cav2_p2_dc_img IconText {cav2_p2_dc_img}
	dict set MemoryMappedPort cav2_p2_dc_img Direction out
	dict set MemoryMappedPort cav2_p2_dc_img Period 8
	dict set MemoryMappedPort cav2_p2_dc_img Interface 2
	dict set MemoryMappedPort cav2_p2_dc_img InterfaceName {}
	dict set MemoryMappedPort cav2_p2_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_dc_img Locs {}
	dict set MemoryMappedPort cav2_p2_dc_img IOStandard {}
	dict set MemoryMappedPort cav2_p2_dc_real Name {cav2_p2_dc_real}
	dict set MemoryMappedPort cav2_p2_dc_real Type Fix_18_16
	dict set MemoryMappedPort cav2_p2_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_dc_real BinaryPoint 16
	dict set MemoryMappedPort cav2_p2_dc_real Width 18
	dict set MemoryMappedPort cav2_p2_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_dc_real.dat}
	dict set MemoryMappedPort cav2_p2_dc_real AddressOffset 836
	dict set MemoryMappedPort cav2_p2_dc_real IconText {cav2_p2_dc_real}
	dict set MemoryMappedPort cav2_p2_dc_real Direction out
	dict set MemoryMappedPort cav2_p2_dc_real Period 8
	dict set MemoryMappedPort cav2_p2_dc_real Interface 2
	dict set MemoryMappedPort cav2_p2_dc_real InterfaceName {}
	dict set MemoryMappedPort cav2_p2_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_dc_real Locs {}
	dict set MemoryMappedPort cav2_p2_dc_real IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_amp Name {cav2_p2_if_amp}
	dict set MemoryMappedPort cav2_p2_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_amp Width 18
	dict set MemoryMappedPort cav2_p2_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_amp.dat}
	dict set MemoryMappedPort cav2_p2_if_amp AddressOffset 816
	dict set MemoryMappedPort cav2_p2_if_amp IconText {cav2_p2_if_amp}
	dict set MemoryMappedPort cav2_p2_if_amp Direction out
	dict set MemoryMappedPort cav2_p2_if_amp Period 8
	dict set MemoryMappedPort cav2_p2_if_amp Interface 2
	dict set MemoryMappedPort cav2_p2_if_amp InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_amp Locs {}
	dict set MemoryMappedPort cav2_p2_if_amp IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_i Name {cav2_p2_if_i}
	dict set MemoryMappedPort cav2_p2_if_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_i Width 18
	dict set MemoryMappedPort cav2_p2_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_i.dat}
	dict set MemoryMappedPort cav2_p2_if_i AddressOffset 824
	dict set MemoryMappedPort cav2_p2_if_i IconText {cav2_p2_if_i
}
	dict set MemoryMappedPort cav2_p2_if_i Direction out
	dict set MemoryMappedPort cav2_p2_if_i Period 8
	dict set MemoryMappedPort cav2_p2_if_i Interface 2
	dict set MemoryMappedPort cav2_p2_if_i InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_i Locs {}
	dict set MemoryMappedPort cav2_p2_if_i IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_phase Name {cav2_p2_if_phase}
	dict set MemoryMappedPort cav2_p2_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_phase Width 18
	dict set MemoryMappedPort cav2_p2_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_phase.dat}
	dict set MemoryMappedPort cav2_p2_if_phase AddressOffset 820
	dict set MemoryMappedPort cav2_p2_if_phase IconText {cav2_p2_if_phase}
	dict set MemoryMappedPort cav2_p2_if_phase Direction out
	dict set MemoryMappedPort cav2_p2_if_phase Period 8
	dict set MemoryMappedPort cav2_p2_if_phase Interface 2
	dict set MemoryMappedPort cav2_p2_if_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_phase Locs {}
	dict set MemoryMappedPort cav2_p2_if_phase IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_q Name {cav2_p2_if_q}
	dict set MemoryMappedPort cav2_p2_if_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_q Width 18
	dict set MemoryMappedPort cav2_p2_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_q.dat}
	dict set MemoryMappedPort cav2_p2_if_q AddressOffset 828
	dict set MemoryMappedPort cav2_p2_if_q IconText {cav2_p2_if_q}
	dict set MemoryMappedPort cav2_p2_if_q Direction out
	dict set MemoryMappedPort cav2_p2_if_q Period 8
	dict set MemoryMappedPort cav2_p2_if_q Interface 2
	dict set MemoryMappedPort cav2_p2_if_q InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_q Locs {}
	dict set MemoryMappedPort cav2_p2_if_q IOStandard {}
	dict set MemoryMappedPort cav2_p2_integrated_i Name {cav2_p2_integrated_i}
	dict set MemoryMappedPort cav2_p2_integrated_i Type Fix_18_16
	dict set MemoryMappedPort cav2_p2_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_integrated_i BinaryPoint 16
	dict set MemoryMappedPort cav2_p2_integrated_i Width 18
	dict set MemoryMappedPort cav2_p2_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_integrated_i.dat}
	dict set MemoryMappedPort cav2_p2_integrated_i AddressOffset 856
	dict set MemoryMappedPort cav2_p2_integrated_i IconText {cav2_p2_integrated_i}
	dict set MemoryMappedPort cav2_p2_integrated_i Direction out
	dict set MemoryMappedPort cav2_p2_integrated_i Period 8
	dict set MemoryMappedPort cav2_p2_integrated_i Interface 2
	dict set MemoryMappedPort cav2_p2_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav2_p2_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_integrated_i Locs {}
	dict set MemoryMappedPort cav2_p2_integrated_i IOStandard {}
	dict set MemoryMappedPort cav2_p2_integrated_q Name {cav2_p2_integrated_q}
	dict set MemoryMappedPort cav2_p2_integrated_q Type Fix_18_16
	dict set MemoryMappedPort cav2_p2_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_integrated_q BinaryPoint 16
	dict set MemoryMappedPort cav2_p2_integrated_q Width 18
	dict set MemoryMappedPort cav2_p2_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_integrated_q.dat}
	dict set MemoryMappedPort cav2_p2_integrated_q AddressOffset 860
	dict set MemoryMappedPort cav2_p2_integrated_q IconText {cav2_p2_integrated_q}
	dict set MemoryMappedPort cav2_p2_integrated_q Direction out
	dict set MemoryMappedPort cav2_p2_integrated_q Period 8
	dict set MemoryMappedPort cav2_p2_integrated_q Interface 2
	dict set MemoryMappedPort cav2_p2_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav2_p2_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_integrated_q Locs {}
	dict set MemoryMappedPort cav2_p2_integrated_q IOStandard {}
	dict set MemoryMappedPort cav2_p2_phase_out Name {cav2_p2_phase_out}
	dict set MemoryMappedPort cav2_p2_phase_out Type Fix_18_15
	dict set MemoryMappedPort cav2_p2_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_phase_out BinaryPoint 15
	dict set MemoryMappedPort cav2_p2_phase_out Width 18
	dict set MemoryMappedPort cav2_p2_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_phase_out.dat}
	dict set MemoryMappedPort cav2_p2_phase_out AddressOffset 864
	dict set MemoryMappedPort cav2_p2_phase_out IconText {cav2_p2_phase_out}
	dict set MemoryMappedPort cav2_p2_phase_out Direction out
	dict set MemoryMappedPort cav2_p2_phase_out Period 8
	dict set MemoryMappedPort cav2_p2_phase_out Interface 2
	dict set MemoryMappedPort cav2_p2_phase_out InterfaceName {}
	dict set MemoryMappedPort cav2_p2_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_phase_out Locs {}
	dict set MemoryMappedPort cav2_p2_phase_out IOStandard {}
	dict set MemoryMappedPort rf_ref_amp Name {rf_ref_amp}
	dict set MemoryMappedPort rf_ref_amp Type Fix_18_17
	dict set MemoryMappedPort rf_ref_amp ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_amp BinaryPoint 17
	dict set MemoryMappedPort rf_ref_amp Width 18
	dict set MemoryMappedPort rf_ref_amp DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_amp.dat}
	dict set MemoryMappedPort rf_ref_amp AddressOffset 0
	dict set MemoryMappedPort rf_ref_amp IconText {rf_ref_amp}
	dict set MemoryMappedPort rf_ref_amp Direction out
	dict set MemoryMappedPort rf_ref_amp Period 8
	dict set MemoryMappedPort rf_ref_amp Interface 2
	dict set MemoryMappedPort rf_ref_amp InterfaceName {}
	dict set MemoryMappedPort rf_ref_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_amp Locs {}
	dict set MemoryMappedPort rf_ref_amp IOStandard {}
	dict set MemoryMappedPort rf_ref_i Name {rf_ref_i}
	dict set MemoryMappedPort rf_ref_i Type Fix_18_17
	dict set MemoryMappedPort rf_ref_i ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_i BinaryPoint 17
	dict set MemoryMappedPort rf_ref_i Width 18
	dict set MemoryMappedPort rf_ref_i DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_i.dat}
	dict set MemoryMappedPort rf_ref_i AddressOffset 8
	dict set MemoryMappedPort rf_ref_i IconText {rf_ref_i}
	dict set MemoryMappedPort rf_ref_i Direction out
	dict set MemoryMappedPort rf_ref_i Period 8
	dict set MemoryMappedPort rf_ref_i Interface 2
	dict set MemoryMappedPort rf_ref_i InterfaceName {}
	dict set MemoryMappedPort rf_ref_i InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_i ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_i Locs {}
	dict set MemoryMappedPort rf_ref_i IOStandard {}
	dict set MemoryMappedPort rf_ref_phase Name {rf_ref_phase}
	dict set MemoryMappedPort rf_ref_phase Type Fix_18_17
	dict set MemoryMappedPort rf_ref_phase ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_phase BinaryPoint 17
	dict set MemoryMappedPort rf_ref_phase Width 18
	dict set MemoryMappedPort rf_ref_phase DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_phase.dat}
	dict set MemoryMappedPort rf_ref_phase AddressOffset 4
	dict set MemoryMappedPort rf_ref_phase IconText {rf_ref_phase}
	dict set MemoryMappedPort rf_ref_phase Direction out
	dict set MemoryMappedPort rf_ref_phase Period 8
	dict set MemoryMappedPort rf_ref_phase Interface 2
	dict set MemoryMappedPort rf_ref_phase InterfaceName {}
	dict set MemoryMappedPort rf_ref_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_phase Locs {}
	dict set MemoryMappedPort rf_ref_phase IOStandard {}
	dict set MemoryMappedPort rf_ref_q Name {rf_ref_q}
	dict set MemoryMappedPort rf_ref_q Type Fix_18_17
	dict set MemoryMappedPort rf_ref_q ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_q BinaryPoint 17
	dict set MemoryMappedPort rf_ref_q Width 18
	dict set MemoryMappedPort rf_ref_q DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_q.dat}
	dict set MemoryMappedPort rf_ref_q AddressOffset 12
	dict set MemoryMappedPort rf_ref_q IconText {rf_ref_q}
	dict set MemoryMappedPort rf_ref_q Direction out
	dict set MemoryMappedPort rf_ref_q Period 8
	dict set MemoryMappedPort rf_ref_q Interface 2
	dict set MemoryMappedPort rf_ref_q InterfaceName {}
	dict set MemoryMappedPort rf_ref_q InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_q ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_q Locs {}
	dict set MemoryMappedPort rf_ref_q IOStandard {}
	dict set MemoryMappedPort status_0 Name {status_0}
	dict set MemoryMappedPort status_0 Type UFix_32_0
	dict set MemoryMappedPort status_0 ArithmeticType xlUnsigned
	dict set MemoryMappedPort status_0 BinaryPoint 0
	dict set MemoryMappedPort status_0 Width 32
	dict set MemoryMappedPort status_0 DatFile {examplemodel_bus_axi_example_axi_lite_status_0.dat}
	dict set MemoryMappedPort status_0 AddressOffset 1016
	dict set MemoryMappedPort status_0 IconText {status_0}
	dict set MemoryMappedPort status_0 Direction out
	dict set MemoryMappedPort status_0 Period 8
	dict set MemoryMappedPort status_0 Interface 2
	dict set MemoryMappedPort status_0 InterfaceName {}
	dict set MemoryMappedPort status_0 InterfaceString {CONTROL}
	dict set MemoryMappedPort status_0 ClockDomain {axi_lite}
	dict set MemoryMappedPort status_0 Locs {}
	dict set MemoryMappedPort status_0 IOStandard {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project