INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Developer/core/vivado/decoder16/decoder.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Developer/core/vivado/decoder16/decoder.srcs/sim_1/new/TD_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Developer/core/vivado/decoder16/decoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
