#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Jan  5 20:47:47 2026
# Process ID         : 7288
# Current directory  : C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8288 C:\Users\daiju\Documents\GitHub\VHDL\PROYECTO_ASCENSOR\PROYECTO_ASCENSOR.xpr
# Log file           : C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/vivado.log
# Journal file       : C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR\vivado.jou
# Running On         : Junjie
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16869 MB
# Swap memory        : 18253 MB
# Total Virtual      : 35122 MB
# Available Virtual  : 13312 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/daiju/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-A7-100T-Master.xdc
import_files -fileset constrs_1 C:/Users/daiju/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-A7-100T-Master.xdc
remove_files  -fileset constrs_1 C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_run impl_1
