m255
K3
13
cModel Technology
Z0 dC:\SOC_IT\cnn_layer_accel\simulation\testbench0
vclock_gen
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
VNh8?:2[fJX7ooHScTTmI32
r1
31
Ia<[S19hhBQHT8FFOEi:[h1
S1
Z2 dC:\SOC_IT\cnn_layer_accel\simulation\testbench1
Z3 w1521412762
8../clock_gen.v
F../clock_gen.v
L0 27
Z4 OL;L;10.1c;51
Z5 o-lint -sv -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z6 !s92 -lint -sv +define+simulation +define+SIMULATION -work work {+incdir+C:\SOC_IT\/soc_it_common/hardware/include} {+incdir+C:\SOC_IT\/tile_router/hardware/verilog/} {+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/} -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 Sboz=GCoL<;=XH2<Z6;812
!s105 clock_gen_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../clock_gen.v|
!s108 1521501396.337000
!s107 ../clock_gen.v|
!i10b 1
vcnn_layer_accel_awe_rowbuffer_logic
R1
V063OPL4_2SBa>nR=QdbKI1
r1
31
IPXl9JeIZoc6^Ed3F7iSa`1
S1
Z7 dC:\SOC_IT\cnn_layer_accel\simulation\testbench0
w1520388569
8../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v
F../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v
Z8 FC:\SOC_IT\/soc_it_common/hardware/include/math.vh
Z9 FC:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh
L0 31
R4
R5
R6
!s105 cnn_layer_accel_awe_rowbuffer_logic_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v|
!s100 L1mE>QdNOYI46z]NBVMcB2
!s108 1520388586.335000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v|
!s85 0
!i10b 1
vcnn_layer_accel_awe_rowbuffers
R1
VOUQCS1oV8SbP;8?REeb1M3
r1
!s85 0
31
IdgR;Y8bEM[ghcM_TSS8HL0
S1
R2
w1521500168
8../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v
F../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v
R8
R9
R8
L0 31
R4
R5
R6
!s100 l5VfQRDQ0j7]^nQVgHXSC0
!s105 cnn_layer_accel_awe_rowbuffers_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v|
!s108 1521501396.406000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v|
!i10b 1
vcnn_layer_accel_awe_top
R1
I:ac7bdO@RLMzN_FYCVFb82
VFLd0VJ8a4ZRadRi^mH<z43
S1
R2
w1520524994
8../../hardware/verilog/cnn_layer_accel_awe_top.v
F../../hardware/verilog/cnn_layer_accel_awe_top.v
R8
R9
L0 31
R4
r1
31
R5
R6
!s100 0OkhHkEi<K22:lZBXR^<>3
!s105 cnn_layer_accel_awe_top_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_top.v|
!s108 1520525046.020000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_top.v|
!i10b 1
!s85 0
vcnn_layer_accel_bram_ctrl
R1
I^;e<;5<c7az55k1]?zKVM3
VmMRTMn3B0_AP2I5jHbn_n2
S1
R2
w1520717767
8../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v
F../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v
R8
R9
R8
L0 31
R4
r1
31
R5
R6
!s100 Be]FGT208E:S=fP^GWbLY0
!s105 cnn_layer_accel_awe_bram_ctrl_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v|
!s108 1520717923.591000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v|
!i10b 1
!s85 0
vcnn_layer_accel_octo
R1
VC;N6SmDfeaQoVoleX0ZkB0
r1
31
IGT1ZZS3>nPm24hM8U0oZ:3
S1
R2
w1521501380
8../../hardware/verilog/cnn_layer_accel_octo.v
F../../hardware/verilog/cnn_layer_accel_octo.v
R8
R9
R8
L0 31
R4
R5
R6
!s85 0
!s105 cnn_layer_accel_octo_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_octo.v|
!s100 R5dTz9X`Kgihjfh2eT2iK1
!s108 1521501396.623000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_octo.v|
!i10b 1
vcnn_layer_accel_octo_bram_ctrl
R1
Vc_MhVfHVS6lAo_3cVSU`^3
r1
31
IQJXcgbRI?kl:004zjl]K43
S1
R2
w1521501009
8../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v
F../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v
R8
R9
R8
L0 31
R4
R5
R6
!s85 0
!s100 jALj3W@Ri81`hg5denV3X0
!s105 cnn_layer_accel_octo_bram_ctrl_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v|
!s108 1521501396.551000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v|
!i10b 1
vfifo_fwft_prog_full_count_mod
R1
I_MmIj6=QdQz@o;IT2B@J]3
VX1Tcl[KF;k_]^zhX3JK@:0
S1
R2
w1521402188
8../../hardware/verilog/fifo_fwft_prog_full_count_mod.v
F../../hardware/verilog/fifo_fwft_prog_full_count_mod.v
L0 1
R4
r1
31
R5
R6
!s100 7d[SSEN_l<@J2eYCF7[@90
!s105 fifo_fwft_prog_full_count_mod_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/fifo_fwft_prog_full_count_mod.v|
!s108 1521485629.818000
!s107 ../../hardware/verilog/fifo_fwft_prog_full_count_mod.v|
!i10b 1
!s85 0
vglbl
R1
VM[9mS]S:KA1i4VeCMX35[3
r1
31
Il>coQ=FBXlYh;Bm=5D_HX1
S1
R2
w1460148552
8C:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v
FC:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v
L0 6
R4
R5
!s85 0
!s100 >SGIoMRzTL8mMF7c01izI1
!s105 glbl_v_unit
!s90 -reportprogress|300|-lint|-sv|-work|work|C:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v|
!s108 1521501396.190000
!s107 C:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v|
!i10b 1
vSRL_bit
R1
VSzkm<j03c_6z?69S?8WV[0
r1
31
IhV_z1=g?NmJdSKE]WDCBY2
S1
R2
R3
8../../hardware/verilog/SRL_bit.v
F../../hardware/verilog/SRL_bit.v
L0 26
R4
R5
R6
n@s@r@l_bit
!s85 0
!s100 hkC<0jYWg9Ofz]3J6^OA`1
!s105 SRL_bit_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/SRL_bit.v|
!s108 1521501396.693000
!s107 ../../hardware/verilog/SRL_bit.v|
!i10b 1
vSRL_bus
R1
V8T3?5dWGDW9^YhDI8LAO83
r1
31
Id^>RiSBmY1j:XBgF=94Tl1
S1
R2
R3
8../../hardware/verilog/SRL_bus.v
F../../hardware/verilog/SRL_bus.v
L0 27
R4
R5
R6
n@s@r@l_bus
!s85 0
!s100 5QTO9azLhNo65PfF>BKUd1
!s105 SRL_bus_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/SRL_bus.v|
!i10b 1
!s108 1521501396.761000
!s107 ../../hardware/verilog/SRL_bus.v|
vtestbench_0
R1
VFm?1`m?a6nHjVJIYT4eXB1
r1
31
I^YZYGDc@WAQ?AI7nXEA7G3
S1
R7
w1520507682
8./testbench_0.sv
F./testbench_0.sv
R8
R9
L0 28
R4
R5
R6
!s100 A9bj2RDm[P`<2SZ8a43V52
!s105 testbench_0_sv_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|./testbench_0.sv|
!s108 1520508185.081000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|./testbench_0.sv|
!s85 0
!i10b 1
vtestbench_1
R1
VC?8W;Lc9?]MQcZeC:P>AV1
r1
31
IP?8b62MbY@O9PGXAAE@oB2
S1
R2
w1521500820
8./testbench_1.sv
F./testbench_1.sv
R8
R9
R8
L0 28
R4
R5
R6
!s85 0
!s100 Do4__M`2FKOkOPQn01zf<0
!s105 testbench_1_sv_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|./testbench_1.sv|
!s108 1521501396.264000
!s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|./testbench_1.sv|
!i10b 1
vxilinx_dual_port_1_clock_ram
R1
I5]LFJ8fW5X9JDEkQ_QHHb3
VhMYgNk2VF6D3foHClaKZ01
S1
R2
R3
Z10 8../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v
Z11 F../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v
R8
L0 29
R4
r1
31
R5
R6
Z12 !s105 xilinx_dual_port_1_clock_ram_v1_v_unit
Z13 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v|
Z14 !s107 C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v|
!s100 a8d4V<YQh3lj^BEjhZ]AZ0
!s108 1521501055.990000
!i10b 1
!s85 0
vxilinx_dual_port_1_clock_ram_v1
R1
V?VFM<C>U?oUz6gKkSjcLe2
r1
31
IE:F9=TCPgL0EI?U;j3ZZc2
R12
S1
R2
w1521501082
R10
R11
R8
L0 29
R4
R13
R5
R6
R14
!s85 0
!s100 iBZmRoX3N0dPIhznhjTJ?3
!s108 1521501396.479000
!i10b 1
vxilinx_true_dual_port_no_change_2_clock_ram
R1
VA]5;nnSA:dSOXNC;Mk3CW3
r1
31
I?g;[nYT[eR<NaLfi=kNUQ1
S1
R7
w1520369672
8../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v
F../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v
R8
L0 29
R4
R5
R6
!s100 V@541P_B1d]Hg^AOLVg;<0
!s105 xilinx_true_dual_port_no_change_2_clock_ram_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v|
!s108 1520388586.422000
!s107 C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v|
!s85 0
!i10b 1
