IM_SIMPLE: mem[0]=0000028f mem[1]=01410005 mem[2]=00c20005 mem[3]=00030424 mem[4]=00000000
========== EXECUTE STAGE TESTBENCH ==========

EX_STAGE @0 PC=xxxxxxxx MEM_WRITE=z
EX_STAGE @0 PC=0000000a MEM_WRITE=z
Test 1 - ADD 100+50: result=         X (Expected 150), flags z=0 n=0 @AA@
Test 2 - INC 100+5: result=         X (Expected 105) @AA@
Test 3 - SUB 100-30: result=         X (Expected 70) @AA@
Test 4 - NEG 50: result=          X (Expected -50, n=1) n=1 @AA@
Test 5 - SUB 100-100: result=         X (Expected 0, z=1) z=1 @AA@
EX_STAGE @25000 PC=00000064 MEM_WRITE=z
Test 6 - Branch target PC+imm 100+20: target=       120 (Expected 120) PASS
Test 7 - Write data pass-through: write_data=aabbccdd (Expected AABB_CCDD) PASS

========== TEST COMPLETE ==========

groupproject/groupproject.srcs/sim_1/new/tb_ex_stage.v:96: $finish called at 35000 (1ps)
