// Seed: 3714662156
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri1 module_0,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7
);
  supply1 id_9 = 1;
  wire id_10;
  tri0 id_11 = 1;
  assign id_1 = id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    output wand id_6,
    output logic id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13
    , id_28,
    output wire id_14,
    input tri id_15,
    output tri id_16,
    input logic id_17,
    input supply1 id_18,
    input wor id_19,
    input supply1 id_20,
    input tri0 id_21,
    input wor id_22,
    output tri0 id_23,
    output wire id_24,
    output wire id_25,
    input wire id_26
);
  wire id_29 = (1);
  assign id_24 = 1;
  always @(posedge id_8 or 1) begin
    id_7 <= id_17;
  end
  module_0(
      id_0, id_5, id_26, id_5, id_14, id_21, id_13, id_8
  );
endmodule
