#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  2 20:18:29 2025
# Process ID: 15728
# Current directory: D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sources_1
# Command line: vivado.exe -mode tcl -source d:\Material\CSDP\CNN_FPGA\temp_simulation.tcl
# Log file: D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sources_1/vivado.log
# Journal file: D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sources_1\vivado.jou
#-----------------------------------------------------------
source {d:\Material\CSDP\CNN_FPGA\temp_simulation.tcl}
# open_project {d:\Material\CSDP\CNN_FPGA\CNN_FPGA.xpr}
Scanning sources...
Finished scanning sources
# update_compile_order -fileset sources_1
# set_property target_simulator ModelSim [current_project]
# set_property compxlib.modelsim_compiled_library_dir  D:/modeltech64_2019.2/Vivado_lib [current_project]
# set_property top padding_TB [get_filesets sim_1 ] 
# launch_simulation -install_path D:/modeltech64_2019.2/win64
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2019.2/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'d:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'padding_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'd:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {padding_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 20:18:38 on Sep 02,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/imports/Integration first part/FindMax.v ../../../sources_1/imports/Integration first part/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/Integration first part/MaxPoolMulti.v ../../../sources_1/imports/Integration first part/MaxPoolSingle.v ../../../sources_1/imports/Integration first part/RFselector.v ../../../sources_1/imports/Integration first part/UsingTheRelu.v ../../../sources_1/imports/Integration first part/UsingTheRelu16.v ../../../sources_1/imports/Integration first part/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/Integration first part/convLayerSingle.v ../../../sources_1/imports/Integration first part/convUnit.v ../../../sources_1/imports/Integration first part/floatAdd.v ../../../sources_1/imports/Integration first part/floatAdd16.v ../../../sources_1/imports/Integration first part/floatMult.v ../../../sources_1/imports/Integration first part/floatMult16.v ../../../sources_1/imports/Integration first part/layer.v ../../../sources_1/imports/Integration first part/TB/lenet_TB.v ../../../sources_1/imports/Integration first part/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/Integration first part/processingElement.v ../../../sources_1/imports/Integration first part/processingElement16.v ../../../sources_1/imports/Integration first part/TB/softmax_TB.v ../../../sources_1/imports/Integration first part/weightMemory.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Compiling module UsingTheRelu
# -- Compiling module UsingTheRelu16
# -- Compiling module activationFunction
# -- Compiling module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module lenet_TB
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Compiling module softmax_tb
# -- Compiling module weightMemory
# 
# Top level modules:
# 	UsingTheRelu
# 	lenet_TB
# 	softmax_tb
# End time: 20:18:38 on Sep 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 20:18:38 on Sep 02,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:18:38 on Sep 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'd:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=9492)
Vivado% 