---
layout: post
title: Deep Learning Hardware Accelerator
category: notes
---

## Survey
A Survey on Neural Network Hardware Accelerators [TAI'24 Early Access](https://ieeexplore.ieee.org/abstract/document/10472723)

## Sparsity
SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity [DATE'18](https://ieeexplore.ieee.org/document/8342010)

## Overlay Architecture
OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks [VLSI'20](https://ieeexplore.ieee.org/document/8863128)

## Stream Architecture
FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks [arxiv'18](https://arxiv.org/abs/1809.04570)

FINN: A Framework for Fast, Scalable Binarized Neural Network Inference [arxiv'16](https://arxiv.org/abs/1612.07119)

Hardware Accelerator Design for Sparse DNN Inference and Training: A Tutorial (NJU) [Trans Circuits and Systems'24](https://ieeexplore.ieee.org/abstract/document/10365687?casa_token=x1VBz_dINcAAAAA:32cigMkZh4_XTYyq_f7q2xELLdYEeywsEK1oqvxVGutubXuaLGAQNLvYndiJ1CSs6JZE12dA)

FPGA‚Äêbased accelerator for object detection- a comprehensive survey [Journal of Supercomputing'22](https://link.springer.com/article/10.1007/s11227-022-04415-5)

Embedded Deep Learning Accelerators- A Survey on Recent Advances [TAI'23](https://www.computer.org/csdl/journal/ai/5555/01/10239336/1Qckh9kk5d6)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms [arxiv'23](https://arxiv.org/pdf/2306.15552.pdf)

A Survey on RISC-V-Based Machine Learning Ecosystem [information'23](https://www.mdpi.com/2078-2489/14/2/64)

An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT [arxiv'24](https://arxiv.org/abs/2403.20230)