{
  "module_name": "osssys_4_2_0_offset.h",
  "hash_id": "4e0631b60a7acd2c226cbbb3b9a470f3fe64193ec4f858dde436140af0342c97",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/oss/osssys_4_2_0_offset.h",
  "human_readable_source": " \n#ifndef _osssys_4_2_0_OFFSET_HEADER\n#define _osssys_4_2_0_OFFSET_HEADER\n\n\n\n\n\n#define mmIH_VMID_0_LUT                                                                                0x0000\n#define mmIH_VMID_0_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_1_LUT                                                                                0x0001\n#define mmIH_VMID_1_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_2_LUT                                                                                0x0002\n#define mmIH_VMID_2_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_3_LUT                                                                                0x0003\n#define mmIH_VMID_3_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_4_LUT                                                                                0x0004\n#define mmIH_VMID_4_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_5_LUT                                                                                0x0005\n#define mmIH_VMID_5_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_6_LUT                                                                                0x0006\n#define mmIH_VMID_6_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_7_LUT                                                                                0x0007\n#define mmIH_VMID_7_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_8_LUT                                                                                0x0008\n#define mmIH_VMID_8_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_9_LUT                                                                                0x0009\n#define mmIH_VMID_9_LUT_BASE_IDX                                                                       0\n#define mmIH_VMID_10_LUT                                                                               0x000a\n#define mmIH_VMID_10_LUT_BASE_IDX                                                                      0\n#define mmIH_VMID_11_LUT                                                                               0x000b\n#define mmIH_VMID_11_LUT_BASE_IDX                                                                      0\n#define mmIH_VMID_12_LUT                                                                               0x000c\n#define mmIH_VMID_12_LUT_BASE_IDX                                                                      0\n#define mmIH_VMID_13_LUT                                                                               0x000d\n#define mmIH_VMID_13_LUT_BASE_IDX                                                                      0\n#define mmIH_VMID_14_LUT                                                                               0x000e\n#define mmIH_VMID_14_LUT_BASE_IDX                                                                      0\n#define mmIH_VMID_15_LUT                                                                               0x000f\n#define mmIH_VMID_15_LUT_BASE_IDX                                                                      0\n#define mmIH_VMID_0_LUT_MM                                                                             0x0010\n#define mmIH_VMID_0_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_1_LUT_MM                                                                             0x0011\n#define mmIH_VMID_1_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_2_LUT_MM                                                                             0x0012\n#define mmIH_VMID_2_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_3_LUT_MM                                                                             0x0013\n#define mmIH_VMID_3_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_4_LUT_MM                                                                             0x0014\n#define mmIH_VMID_4_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_5_LUT_MM                                                                             0x0015\n#define mmIH_VMID_5_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_6_LUT_MM                                                                             0x0016\n#define mmIH_VMID_6_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_7_LUT_MM                                                                             0x0017\n#define mmIH_VMID_7_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_8_LUT_MM                                                                             0x0018\n#define mmIH_VMID_8_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_9_LUT_MM                                                                             0x0019\n#define mmIH_VMID_9_LUT_MM_BASE_IDX                                                                    0\n#define mmIH_VMID_10_LUT_MM                                                                            0x001a\n#define mmIH_VMID_10_LUT_MM_BASE_IDX                                                                   0\n#define mmIH_VMID_11_LUT_MM                                                                            0x001b\n#define mmIH_VMID_11_LUT_MM_BASE_IDX                                                                   0\n#define mmIH_VMID_12_LUT_MM                                                                            0x001c\n#define mmIH_VMID_12_LUT_MM_BASE_IDX                                                                   0\n#define mmIH_VMID_13_LUT_MM                                                                            0x001d\n#define mmIH_VMID_13_LUT_MM_BASE_IDX                                                                   0\n#define mmIH_VMID_14_LUT_MM                                                                            0x001e\n#define mmIH_VMID_14_LUT_MM_BASE_IDX                                                                   0\n#define mmIH_VMID_15_LUT_MM                                                                            0x001f\n#define mmIH_VMID_15_LUT_MM_BASE_IDX                                                                   0\n#define mmIH_COOKIE_0                                                                                  0x0020\n#define mmIH_COOKIE_0_BASE_IDX                                                                         0\n#define mmIH_COOKIE_1                                                                                  0x0021\n#define mmIH_COOKIE_1_BASE_IDX                                                                         0\n#define mmIH_COOKIE_2                                                                                  0x0022\n#define mmIH_COOKIE_2_BASE_IDX                                                                         0\n#define mmIH_COOKIE_3                                                                                  0x0023\n#define mmIH_COOKIE_3_BASE_IDX                                                                         0\n#define mmIH_COOKIE_4                                                                                  0x0024\n#define mmIH_COOKIE_4_BASE_IDX                                                                         0\n#define mmIH_COOKIE_5                                                                                  0x0025\n#define mmIH_COOKIE_5_BASE_IDX                                                                         0\n#define mmIH_COOKIE_6                                                                                  0x0026\n#define mmIH_COOKIE_6_BASE_IDX                                                                         0\n#define mmIH_COOKIE_7                                                                                  0x0027\n#define mmIH_COOKIE_7_BASE_IDX                                                                         0\n#define mmIH_REGISTER_LAST_PART0                                                                       0x003f\n#define mmIH_REGISTER_LAST_PART0_BASE_IDX                                                              0\n#define mmSEM_REQ_INPUT_0                                                                              0x0040\n#define mmSEM_REQ_INPUT_0_BASE_IDX                                                                     0\n#define mmSEM_REQ_INPUT_1                                                                              0x0041\n#define mmSEM_REQ_INPUT_1_BASE_IDX                                                                     0\n#define mmSEM_REQ_INPUT_2                                                                              0x0042\n#define mmSEM_REQ_INPUT_2_BASE_IDX                                                                     0\n#define mmSEM_REQ_INPUT_3                                                                              0x0043\n#define mmSEM_REQ_INPUT_3_BASE_IDX                                                                     0\n#define mmSEM_REGISTER_LAST_PART0                                                                      0x007f\n#define mmSEM_REGISTER_LAST_PART0_BASE_IDX                                                             0\n#define mmIH_RB_CNTL                                                                                   0x0080\n#define mmIH_RB_CNTL_BASE_IDX                                                                          0\n#define mmIH_RB_BASE                                                                                   0x0081\n#define mmIH_RB_BASE_BASE_IDX                                                                          0\n#define mmIH_RB_BASE_HI                                                                                0x0082\n#define mmIH_RB_BASE_HI_BASE_IDX                                                                       0\n#define mmIH_RB_RPTR                                                                                   0x0083\n#define mmIH_RB_RPTR_BASE_IDX                                                                          0\n#define mmIH_RB_WPTR                                                                                   0x0084\n#define mmIH_RB_WPTR_BASE_IDX                                                                          0\n#define mmIH_RB_WPTR_ADDR_HI                                                                           0x0085\n#define mmIH_RB_WPTR_ADDR_HI_BASE_IDX                                                                  0\n#define mmIH_RB_WPTR_ADDR_LO                                                                           0x0086\n#define mmIH_RB_WPTR_ADDR_LO_BASE_IDX                                                                  0\n#define mmIH_DOORBELL_RPTR                                                                             0x0087\n#define mmIH_DOORBELL_RPTR_BASE_IDX                                                                    0\n#define mmIH_DOORBELL_RETRY_CAM                                                                        0x0088\n#define mmIH_DOORBELL_RETRY_CAM_BASE_IDX                                                               0\n#define mmIH_RB_CNTL_RING1                                                                             0x008c\n#define mmIH_RB_CNTL_RING1_BASE_IDX                                                                    0\n#define mmIH_RB_BASE_RING1                                                                             0x008d\n#define mmIH_RB_BASE_RING1_BASE_IDX                                                                    0\n#define mmIH_RB_BASE_HI_RING1                                                                          0x008e\n#define mmIH_RB_BASE_HI_RING1_BASE_IDX                                                                 0\n#define mmIH_RB_RPTR_RING1                                                                             0x008f\n#define mmIH_RB_RPTR_RING1_BASE_IDX                                                                    0\n#define mmIH_RB_WPTR_RING1                                                                             0x0090\n#define mmIH_RB_WPTR_RING1_BASE_IDX                                                                    0\n#define mmIH_DOORBELL_RPTR_RING1                                                                       0x0093\n#define mmIH_DOORBELL_RPTR_RING1_BASE_IDX                                                              0\n#define mmIH_RB_CNTL_RING2                                                                             0x0098\n#define mmIH_RB_CNTL_RING2_BASE_IDX                                                                    0\n#define mmIH_RB_BASE_RING2                                                                             0x0099\n#define mmIH_RB_BASE_RING2_BASE_IDX                                                                    0\n#define mmIH_RB_BASE_HI_RING2                                                                          0x009a\n#define mmIH_RB_BASE_HI_RING2_BASE_IDX                                                                 0\n#define mmIH_RB_RPTR_RING2                                                                             0x009b\n#define mmIH_RB_RPTR_RING2_BASE_IDX                                                                    0\n#define mmIH_RB_WPTR_RING2                                                                             0x009c\n#define mmIH_RB_WPTR_RING2_BASE_IDX                                                                    0\n#define mmIH_DOORBELL_RPTR_RING2                                                                       0x009f\n#define mmIH_DOORBELL_RPTR_RING2_BASE_IDX                                                              0\n#define mmIH_RETRY_CAM_ACK                                                                             0x00a4\n#define mmIH_RETRY_CAM_ACK_BASE_IDX                                                                    0\n#define mmIH_VERSION                                                                                   0x00a5\n#define mmIH_VERSION_BASE_IDX                                                                          0\n#define mmIH_CNTL                                                                                      0x00c0\n#define mmIH_CNTL_BASE_IDX                                                                             0\n#define mmIH_CNTL2                                                                                     0x00c1\n#define mmIH_CNTL2_BASE_IDX                                                                            0\n#define mmIH_STATUS                                                                                    0x00c2\n#define mmIH_STATUS_BASE_IDX                                                                           0\n#define mmIH_PERFMON_CNTL                                                                              0x00c3\n#define mmIH_PERFMON_CNTL_BASE_IDX                                                                     0\n#define mmIH_PERFCOUNTER0_RESULT                                                                       0x00c4\n#define mmIH_PERFCOUNTER0_RESULT_BASE_IDX                                                              0\n#define mmIH_PERFCOUNTER1_RESULT                                                                       0x00c5\n#define mmIH_PERFCOUNTER1_RESULT_BASE_IDX                                                              0\n#define mmIH_DSM_MATCH_VALUE_BIT_31_0                                                                  0x00c7\n#define mmIH_DSM_MATCH_VALUE_BIT_31_0_BASE_IDX                                                         0\n#define mmIH_DSM_MATCH_VALUE_BIT_63_32                                                                 0x00c8\n#define mmIH_DSM_MATCH_VALUE_BIT_63_32_BASE_IDX                                                        0\n#define mmIH_DSM_MATCH_VALUE_BIT_95_64                                                                 0x00c9\n#define mmIH_DSM_MATCH_VALUE_BIT_95_64_BASE_IDX                                                        0\n#define mmIH_DSM_MATCH_FIELD_CONTROL                                                                   0x00ca\n#define mmIH_DSM_MATCH_FIELD_CONTROL_BASE_IDX                                                          0\n#define mmIH_DSM_MATCH_DATA_CONTROL                                                                    0x00cb\n#define mmIH_DSM_MATCH_DATA_CONTROL_BASE_IDX                                                           0\n#define mmIH_DSM_MATCH_FCN_ID                                                                          0x00cc\n#define mmIH_DSM_MATCH_FCN_ID_BASE_IDX                                                                 0\n#define mmIH_LIMIT_INT_RATE_CNTL                                                                       0x00cd\n#define mmIH_LIMIT_INT_RATE_CNTL_BASE_IDX                                                              0\n#define mmIH_VF_RB_STATUS                                                                              0x00ce\n#define mmIH_VF_RB_STATUS_BASE_IDX                                                                     0\n#define mmIH_VF_RB_STATUS2                                                                             0x00cf\n#define mmIH_VF_RB_STATUS2_BASE_IDX                                                                    0\n#define mmIH_VF_RB1_STATUS                                                                             0x00d0\n#define mmIH_VF_RB1_STATUS_BASE_IDX                                                                    0\n#define mmIH_VF_RB1_STATUS2                                                                            0x00d1\n#define mmIH_VF_RB1_STATUS2_BASE_IDX                                                                   0\n#define mmIH_VF_RB2_STATUS                                                                             0x00d2\n#define mmIH_VF_RB2_STATUS_BASE_IDX                                                                    0\n#define mmIH_VF_RB2_STATUS2                                                                            0x00d3\n#define mmIH_VF_RB2_STATUS2_BASE_IDX                                                                   0\n#define mmIH_INT_FLOOD_CNTL                                                                            0x00d5\n#define mmIH_INT_FLOOD_CNTL_BASE_IDX                                                                   0\n#define mmIH_RB0_INT_FLOOD_STATUS                                                                      0x00d6\n#define mmIH_RB0_INT_FLOOD_STATUS_BASE_IDX                                                             0\n#define mmIH_RB1_INT_FLOOD_STATUS                                                                      0x00d7\n#define mmIH_RB1_INT_FLOOD_STATUS_BASE_IDX                                                             0\n#define mmIH_RB2_INT_FLOOD_STATUS                                                                      0x00d8\n#define mmIH_RB2_INT_FLOOD_STATUS_BASE_IDX                                                             0\n#define mmIH_INT_FLOOD_STATUS                                                                          0x00d9\n#define mmIH_INT_FLOOD_STATUS_BASE_IDX                                                                 0\n#define mmIH_STORM_CLIENT_LIST_CNTL                                                                    0x00da\n#define mmIH_STORM_CLIENT_LIST_CNTL_BASE_IDX                                                           0\n#define mmIH_CLK_CTRL                                                                                  0x00db\n#define mmIH_CLK_CTRL_BASE_IDX                                                                         0\n#define mmIH_INT_FLAGS                                                                                 0x00dc\n#define mmIH_INT_FLAGS_BASE_IDX                                                                        0\n#define mmIH_LAST_INT_INFO0                                                                            0x00dd\n#define mmIH_LAST_INT_INFO0_BASE_IDX                                                                   0\n#define mmIH_LAST_INT_INFO1                                                                            0x00de\n#define mmIH_LAST_INT_INFO1_BASE_IDX                                                                   0\n#define mmIH_LAST_INT_INFO2                                                                            0x00df\n#define mmIH_LAST_INT_INFO2_BASE_IDX                                                                   0\n#define mmIH_SCRATCH                                                                                   0x00e0\n#define mmIH_SCRATCH_BASE_IDX                                                                          0\n#define mmIH_CLIENT_CREDIT_ERROR                                                                       0x00e1\n#define mmIH_CLIENT_CREDIT_ERROR_BASE_IDX                                                              0\n#define mmIH_GPU_IOV_VIOLATION_LOG                                                                     0x00e2\n#define mmIH_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                            0\n#define mmIH_COOKIE_REC_VIOLATION_LOG                                                                  0x00e3\n#define mmIH_COOKIE_REC_VIOLATION_LOG_BASE_IDX                                                         0\n#define mmIH_CREDIT_STATUS                                                                             0x00e4\n#define mmIH_CREDIT_STATUS_BASE_IDX                                                                    0\n#define mmIH_MMHUB_ERROR                                                                               0x00e5\n#define mmIH_MMHUB_ERROR_BASE_IDX                                                                      0\n#define mmIH_MEM_POWER_CTRL                                                                            0x00e8\n#define mmIH_MEM_POWER_CTRL_BASE_IDX                                                                   0\n#define mmIH_RETRY_INT_CAM_CNTL                                                                        0x00e9\n#define mmIH_RETRY_INT_CAM_CNTL_BASE_IDX                                                               0\n#define mmIH_REGISTER_LAST_PART2                                                                       0x00ff\n#define mmIH_REGISTER_LAST_PART2_BASE_IDX                                                              0\n#define mmSEM_CLK_CTRL                                                                                 0x0100\n#define mmSEM_CLK_CTRL_BASE_IDX                                                                        0\n#define mmSEM_UTC_CREDIT                                                                               0x0101\n#define mmSEM_UTC_CREDIT_BASE_IDX                                                                      0\n#define mmSEM_UTC_CONFIG                                                                               0x0102\n#define mmSEM_UTC_CONFIG_BASE_IDX                                                                      0\n#define mmSEM_UTCL2_TRAN_EN_LUT                                                                        0x0103\n#define mmSEM_UTCL2_TRAN_EN_LUT_BASE_IDX                                                               0\n#define mmSEM_MCIF_CONFIG                                                                              0x0104\n#define mmSEM_MCIF_CONFIG_BASE_IDX                                                                     0\n#define mmSEM_PERFMON_CNTL                                                                             0x0105\n#define mmSEM_PERFMON_CNTL_BASE_IDX                                                                    0\n#define mmSEM_PERFCOUNTER0_RESULT                                                                      0x0106\n#define mmSEM_PERFCOUNTER0_RESULT_BASE_IDX                                                             0\n#define mmSEM_PERFCOUNTER1_RESULT                                                                      0x0107\n#define mmSEM_PERFCOUNTER1_RESULT_BASE_IDX                                                             0\n#define mmSEM_STATUS                                                                                   0x0108\n#define mmSEM_STATUS_BASE_IDX                                                                          0\n#define mmSEM_MAILBOX_CLIENTCONFIG                                                                     0x0109\n#define mmSEM_MAILBOX_CLIENTCONFIG_BASE_IDX                                                            0\n#define mmSEM_MAILBOX                                                                                  0x010a\n#define mmSEM_MAILBOX_BASE_IDX                                                                         0\n#define mmSEM_MAILBOX_CONTROL                                                                          0x010b\n#define mmSEM_MAILBOX_CONTROL_BASE_IDX                                                                 0\n#define mmSEM_CHICKEN_BITS                                                                             0x010c\n#define mmSEM_CHICKEN_BITS_BASE_IDX                                                                    0\n#define mmSEM_MAILBOX_CLIENTCONFIG_EXTRA                                                               0x010d\n#define mmSEM_MAILBOX_CLIENTCONFIG_EXTRA_BASE_IDX                                                      0\n#define mmSEM_GPU_IOV_VIOLATION_LOG                                                                    0x010e\n#define mmSEM_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                           0\n#define mmSEM_OUTSTANDING_THRESHOLD                                                                    0x010f\n#define mmSEM_OUTSTANDING_THRESHOLD_BASE_IDX                                                           0\n#define mmSEM_MEM_POWER_CTRL                                                                           0x0110\n#define mmSEM_MEM_POWER_CTRL_BASE_IDX                                                                  0\n#define mmSEM_REGISTER_LAST_PART2                                                                      0x017f\n#define mmSEM_REGISTER_LAST_PART2_BASE_IDX                                                             0\n#define mmIH_ACTIVE_FCN_ID                                                                             0x0180\n#define mmIH_ACTIVE_FCN_ID_BASE_IDX                                                                    0\n#define mmIH_VIRT_RESET_REQ                                                                            0x0181\n#define mmIH_VIRT_RESET_REQ_BASE_IDX                                                                   0\n#define mmIH_CLIENT_CFG                                                                                0x0184\n#define mmIH_CLIENT_CFG_BASE_IDX                                                                       0\n#define mmIH_CLIENT_CFG_INDEX                                                                          0x0188\n#define mmIH_CLIENT_CFG_INDEX_BASE_IDX                                                                 0\n#define mmIH_CLIENT_CFG_DATA                                                                           0x0189\n#define mmIH_CLIENT_CFG_DATA_BASE_IDX                                                                  0\n#define mmIH_CID_REMAP_INDEX                                                                           0x018a\n#define mmIH_CID_REMAP_INDEX_BASE_IDX                                                                  0\n#define mmIH_CID_REMAP_DATA                                                                            0x018b\n#define mmIH_CID_REMAP_DATA_BASE_IDX                                                                   0\n#define mmIH_CHICKEN                                                                                   0x018c\n#define mmIH_CHICKEN_BASE_IDX                                                                          0\n#define mmIH_MMHUB_CNTL                                                                                0x018d\n#define mmIH_MMHUB_CNTL_BASE_IDX                                                                       0\n#define mmIH_INT_DROP_CNTL                                                                             0x018e\n#define mmIH_INT_DROP_CNTL_BASE_IDX                                                                    0\n#define mmIH_INT_DROP_MATCH_VALUE0                                                                     0x018f\n#define mmIH_INT_DROP_MATCH_VALUE0_BASE_IDX                                                            0\n#define mmIH_INT_DROP_MATCH_VALUE1                                                                     0x0190\n#define mmIH_INT_DROP_MATCH_VALUE1_BASE_IDX                                                            0\n#define mmIH_INT_DROP_MATCH_MASK0                                                                      0x0191\n#define mmIH_INT_DROP_MATCH_MASK0_BASE_IDX                                                             0\n#define mmIH_INT_DROP_MATCH_MASK1                                                                      0x0192\n#define mmIH_INT_DROP_MATCH_MASK1_BASE_IDX                                                             0\n#define mmIH_REGISTER_LAST_PART1                                                                       0x019f\n#define mmIH_REGISTER_LAST_PART1_BASE_IDX                                                              0\n#define mmSEM_ACTIVE_FCN_ID                                                                            0x01a0\n#define mmSEM_ACTIVE_FCN_ID_BASE_IDX                                                                   0\n#define mmSEM_VIRT_RESET_REQ                                                                           0x01a1\n#define mmSEM_VIRT_RESET_REQ_BASE_IDX                                                                  0\n#define mmSEM_RESP_SDMA0                                                                               0x01a4\n#define mmSEM_RESP_SDMA0_BASE_IDX                                                                      0\n#define mmSEM_RESP_SDMA1                                                                               0x01a5\n#define mmSEM_RESP_SDMA1_BASE_IDX                                                                      0\n#define mmSEM_RESP_UVD                                                                                 0x01a6\n#define mmSEM_RESP_UVD_BASE_IDX                                                                        0\n#define mmSEM_RESP_VCE_0                                                                               0x01a7\n#define mmSEM_RESP_VCE_0_BASE_IDX                                                                      0\n#define mmSEM_RESP_ACP                                                                                 0x01a8\n#define mmSEM_RESP_ACP_BASE_IDX                                                                        0\n#define mmSEM_RESP_ISP                                                                                 0x01a9\n#define mmSEM_RESP_ISP_BASE_IDX                                                                        0\n#define mmSEM_RESP_VCE_1                                                                               0x01aa\n#define mmSEM_RESP_VCE_1_BASE_IDX                                                                      0\n#define mmSEM_RESP_VP8                                                                                 0x01ab\n#define mmSEM_RESP_VP8_BASE_IDX                                                                        0\n#define mmSEM_RESP_GC                                                                                  0x01ac\n#define mmSEM_RESP_GC_BASE_IDX                                                                         0\n#define mmSEM_RESP_UVD_1                                                                               0x01ad\n#define mmSEM_RESP_UVD_1_BASE_IDX                                                                      0\n#define mmSEM_CID_REMAP_INDEX                                                                          0x01b0\n#define mmSEM_CID_REMAP_INDEX_BASE_IDX                                                                 0\n#define mmSEM_CID_REMAP_DATA                                                                           0x01b1\n#define mmSEM_CID_REMAP_DATA_BASE_IDX                                                                  0\n#define mmSEM_ATOMIC_OP_LUT                                                                            0x01b2\n#define mmSEM_ATOMIC_OP_LUT_BASE_IDX                                                                   0\n#define mmSEM_EDC_CONFIG                                                                               0x01b3\n#define mmSEM_EDC_CONFIG_BASE_IDX                                                                      0\n#define mmSEM_CHICKEN_BITS2                                                                            0x01b4\n#define mmSEM_CHICKEN_BITS2_BASE_IDX                                                                   0\n#define mmSEM_MMHUB_CNTL                                                                               0x01b5\n#define mmSEM_MMHUB_CNTL_BASE_IDX                                                                      0\n#define mmSEM_REGISTER_LAST_PART1                                                                      0x01bf\n#define mmSEM_REGISTER_LAST_PART1_BASE_IDX                                                             0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}