<html>

<head>

<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-7">

<LINK href="../mysite.css" type="text/css" rel=Stylesheet>

<title>Nikolaos Kavvadias - HercuLeS high-level synthesis tool</title>

<script type="text/javascript" language="JavaScript1.2" src="../stm31.js"></script>

</head>



<body bgcolor="#FFFFFF" leftmargin="5" topmargin="5">

<script type="text/javascript" src="./header.js">

</script>

<br><br>

<h1>The HercuLeS high-level synthesis tool</h1>

<table border="0" cellpadding="10" cellspacing="0">

	<tr>

		<td width="99%" valign="top">

		<table>

			<tr>

				<td width="67%" align="center">
				</td>

				<td width="31%" align="center">
<!--                
                   <object data="herc4.svg" width="225" height="300"
type="image/svg+xml"
codebase="http://www.adobe.com/svg/viewer/install/" /> 
-->
					<img src="./hercules_logo.png" align="middle" height="273" border="0">
				</td>

				<td width="14%" align="center">
				</td>

			</tr>

		</table>

		<br><br>

			<font class="small_text">

			<ul>
                <li><a href="../index.html">Back to main index</a></li><br><br>      
                <li><a href="../cgi-bin/herc.cgi"><b>[NEW] The HercuLeS web interface!!!</b></a></li>                
				<li><a href="#intro">Introduction</a></li>
				<li><a href="#overview">Overview</a></li>
				<li><a href="#howitworks">How it works</a></li>
				<li><a href="#nac">The NAC programming language</a></li>
				<li><a href="#gimple2nac">gimple2nac: A prototype C frontend based on GCC GIMPLE</a></li>
				<li><a href="#nacexamples">Complete examples for the NAC to VHDL flow</a></li>
				<li><a href="#ansicexamples">Complete examples for the ANSI C to VHDL flow</a></li>
				<li><a href="#downloads">Other downloads</a></li>
				<li><a href="#undisclosed">Undisclosed information</a></li>
			</ul>

			</font>

			<br><hr size="1"><br>

			<ul>

			<a name="intro">

			<font class="plain_text">Introduction</font>

			</ul>

			<ol>

			<font class="small_text">

                        <p>
                        HercuLeS is a <a href="http://en.wikipedia.org/wiki/High-level_synthesis">high-level synthesis</a> tool that 
                        automatically generates RTL VHDL for non-programmable hardware. HercuLeS translates
                        programs in NAC (a bit-accurate typed-assembly language) to extended FSMDs 
                        (Finite-State Machines with Datapath) in VHDL. HercuLeS can also be used for direct 
                        synthesis of ANSI C code to VHDL with the help of a prototype <a href="#gimple2nac">translator</a> from 
                        <a href="http://gcc.gnu.org/wiki/GIMPLE">GIMPLE</a> (<a href="http://gcc.gnu.org">GCC's</a>)
                        new intermediate representation to NAC.
                        </p>

                        <p>
                        Internally, HercuLeS comprises of two main components: a frontend (nac2cdfg) and a graph-based 
                        backend (cdfg2hdl):
			            <ul type="disc">
			            <li><b>nac2cdfg:</b> translator from NAC (N-Address Code) IR, to flat CDFGs represented in <a href="http://www.graphviz.org">Graphviz</a></li>
			            <li><b>cdfg2hdl:</b> the actual HLS tool for automatic FSMD hardware and self-checking testbench generation from Graphviz files to VHDL</li><br>
                        </ul>                        
                        </p>
                        
                        <p>
                        HercuLeS also has an additional ANSI C backend, allowing comparison of NAC programs to 
                        reference ANSI C application code and the rapid prototyping of applications (VHDL 
                        simulation can be slow depending on design complexity, input data and the simulator used).
                        </p>
                        
                        <p>
                        VHDL code generated by HercuLeS can be simulated with <a href="http://ghdl.free.fr">GHDL</a>
                        and the industry-standard <a href="http://www.mentor.com">Modelsim</a>. It is 
                        possible to generate VHDL using either the Synopsys packages (the "old" de-facto standard) 
                        or the official IEEE library packages. HercuLeS supports fixed-point arithmetic via 
                        sfixed and ufixed vectors as defined by the great <a href="http://www.eda.org/fphdl/">VHDL-2008 fixed-point arithmetic packages</a>
                        by David Bishop. For this option, HercuLeS should be notified (via command-line option) to use the IEEE packages.
                        </p>

                        <p>
                        A recent presentation of HercuLeS can be found <a href="./hlstool_pres.pdf">here</a>. It is 
                        also mentioned in the <a href="#downloads">Downloads</a> section. 
                        </p>

            </font>

			</ol>

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="overview">

			<font class="plain_text">Overview</font>

			</ul>

			<ol>

			<font class="small_text">

                        <p>
                        The current features of HercuLeS include:
                        <ul>
                          <li>Multiple subprograms (procedures) and procedure calls</li>
                          <li>GIMPLE-to-NAC prototype frontend</li>
                          <li>NAC (N-address code) parsing and semantic analysis</li>
                          <li>Support for SSA form IR (in-to-SSA and out-of-SSA translations) based on Appel's "really-crude" 
                          method and Aycock-Horspool's iteratively eliminating algorithms for minimal SSA</li>
                          <li>Translation of NAC input programs to Graphviz CDFGs</li>
                          <li>CDFG (organized as Graphviz graphs) parsing and semantic analysis</li>
                          <li>Support of:</li>
                          <ul>
                            <li>multi-precision integer (std_logic_vector) and fixed-point (sfixed, ufixed) arithmetic</li>
                            <li>basic low-level IR operators</li>
                            <li>extended FSMD model of computation</li>
                            <li>"scalar" and "streamed" (emitting a series of result values over time) outputs</li>
                            <li>single-dimensional arrays (Multidimensional arrays can always be reduced to 
                            single-dimensional ones via matrix flattening)</li>
                            <li>parameter passing through array procedure arguments</li>
                            <li>automatic inference of block-RAM storage (for FPGAs)</li>
                          </ul>
                          <li>Scheduling engines</li>
                          <ul>
                            <li>Sequential scheduling</li>
                            <li>Control-aware ASAP scheduling</li>
                            <li>Control-aware ASAP scheduling with operation chaining (2x-4x better performance)</li>
                          </ul>
                          <li>Optimizations <b>[NEW]</b></li>
                          <ul>
                            <li>Source-to-source C code optimizer (preliminary)</li>
                            <li>Integration of constant multiplication and <a href="http://sourceforge.net/projects/kdiv">division</a> optimizations</li>
                            <li>Integration of peephole-based optimizer</li>
                          </ul>
                          <li>Data flow analysis (conservative custom method using on-demand graph reachability checks)</li>
                          <li>Interface to a graph matching (graph and subgraph isomorphism) engine</li>
                          <li>Various APIs:</li>
                          <ul>
                            <li>Common abstract data types</li>
                            <li>Combinatorial objects generator</li>
                            <li>Interval arithmetic</li>
                            <li>Data flow analysis</li>
                            <li>Simple graphs (undirected and directed)</li>
                            <li>Attributed graphs (undirected and directed)</li>
                          </ul>
                          <li>Generators</li>
                          <ul>
                            <li>VHDL design code (FSMD datapath and control)</li>
                            <li>Self-checking VHDL testbench</li>
                            <li>Various script files (Makefiles, shell scripts) for GHDL/Modelsim simulations</li>
                            <li>Generation of Makefiles and scripts for running logic synthesis tools <b>[NEW]</b></li>
                          </ul>
                          <li>Hardware operator library (Configurable multipliers, Logarithm functions, Variable shifters, Dividers and modulo extractors)</li>
                          <li>TODO list</li>
                          <ul>
                            <li>Multi-port memory synthesis</li>
                            <li>Access to global data from any procedure. Currently only the "root" procedure can access globals</li>
                            <li>Support of dynamically allocated data</li>
                            <li>Support of record data types (e.g. ANSI C structs)</li>
                            <li>Register optimization</li>
                            <li>List scheduling with operation chaining optimizations</li>
                            <li>Graph-based optimization engine</li>
                            <li>Enhanced data flow analysis</li>
                            <li>Recursive procedure support <b>[UPDATE: currently supported in the C backend]</b></li>
                          </ul>
                        </ul>
                        </p>

            </font>

			</ol>

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="howitworks">

			<font class="plain_text">How it works</font>

			</ul>
            
			<ol>

			<font class="small_text">

                        <p>
                        The following figure gives an internal view to the process flow of HercuLeS.
                        </p>
            
						<p align="center">

						<IMG src="hlsflow.dot.png" width="100%"><br><br>

						</p>

                        <p>
                        The user of HercuLeS must provide two input files:
                        <ul>
                          <li>design.nac: A NAC program translation unit providing the entire application. The root 
                          procedure must be named "design"</li>
                          <li>design_test_data.txt: Input/output reference values for use by the automatically-generated
                          testbench</li>
                        </ul>
                        Then, <b>nac2cdfg</b> generates several files:<br>
                        <ul> 
                          <li>design.dot, subdes1.dot, ..., subdesn.dot: The Graphviz CDFGs for the root procedure 
                          and all other procedures in the NAC program.</li>
                          <li>main.c, main.h, ansic.mk: Files generated for running an ANSI C simulation. 
                          ansic.mk is an automatically-generated Makefile.</li>
                          <li>design_nac.c, subdes1_nac.c, ..., subdesn_nac.c: ANSI C backend files providing 
                          C implementations of all procedures in the translation unit, generated directly from NAC. 
                          They are used in the C simulations.</li>
                          <li>design_pkg.vhd: VHDL package incorporating the components for all NAC procedures.</li>
                          <li>design_cdt_pkg.vhd: VHDL package incorporating definitions of compound data types (arrays).</li>
                        </ul>
                        Following this, there exist two possible flows; one for the generation and simulation of synthesizable 
                        RTL VHDL for the NAC program, and one for a C simulation.<br>
                        The C simulation flow proceeds by invoking the ansic.mk makefile by running:<br>
                        <tt>make -f ansic.mk</tt><br>
                        from the command line. This produces a main.exe executable specification (e.g. on Windows/Cygwin).
                        Then, the executable is run:<br>
                        <tt>./main</tt><br>
                        and output is produced at the command prompt.<br>
                        The VHDL flow involves processing all CDFG (.dot) files by <b>cdfg2hdl</b>, the actual backend tool
                        of HercuLeS. <b>cdfg2hdl</b> generates several files:
                        <ul> 
                          <li>design.vhd, subdes1.vhd, ..., subdesn.vhd: Synthesizable RTL VHDL for the root procedure 
                          and all other procedures in the NAC program.</li>
                          <li>ram.vhd: VHDL model of a dual-port synchronous read RAM for block RAM inference.
                          It is only used if block RAM mapping is enabled.</li>
                          <li>design_tb.vhd: The automatically-generated self-checking testbench.</li>
                          <li>design.mk: Makefile for running a GHDL simulation.</li>
                          <li>design.do: Modelsim do macro file for running a Modelsim simulation.</li>
                          <li>design.sh: Bash shell script initiating either a GHDL or Modelsim simulation.</li>
                        </ul>
                        Finally, the design.sh script is run from the command line:<br>
                        <tt>./design.sh</tt><br>
                        This produces a text file (design_alg_test_results.txt) providing diagnostic 
                        output from a simulation run. Output to the command prompt for any internal 
                        program variable, procedure argument, etc can be produced by using the "print"
                        NAC operation. A "print" is mapped to a VHDL "assert" construct or a C standard 
                        library "printf".<br>
                        Also, a VCD (design_fsmd.vcd) or GHW (design_fsmd.ghw) waveform file can be 
                        generated for viewing with <a href="http://sourceforge.net/projects/gtkwave">GTKwave</a>.
                        Windows binaries for GTKwave can be found <a href="http://www.dspia.com/gtkwave.html">here</a>.
                        </p>
            </font>
            </ol>

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="nac">

			<font class="plain_text">The NAC programming language</font>

			</ul>

			<ol>

			<font class="small_text">

                        <p>
                        NAC is an extensible, bit-accurate, typed-assembly language. NAC provides arbitrary <b>n</b>-to-<b>m</b> 
                        operation mappings, enforcing a single format for all operations, and 
                        bit-accurate data types. It supports scalar, single-dimensional array and streamed I/O procedure 
                        arguments. NAC statements are labels, n-address instructions or procedure calls.
                        </p>
                        
                        <p>
                        The current version (0.0.4) of the NAC programming language manual can be found 
                        <a href="./nac-refman.html">here</a> in HTML form and can be downloaded from 
                        <a href="./nac-refman.pdf">here</a> as a PDF file.
                        </p>

            </font>

			</ol>

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="gimple2nac">

			<font class="plain_text">gimple2nac: A prototype C frontend based on GCC GIMPLE</font>

			</ul>

			<ol>

			<font class="small_text">

						<p>
                        An ANSI C frontend, namely <b>gimple2nac</b> is under development for translating 
                        GIMPLE dumps from GCC compilation to NAC translation units. It is currently in usable 
                        state, provided that the current liminations of the GCC GIMPLE front end infrastructure 
                        are accounted. The GIMPLE front end is under heavy development; a future release of GCC 
                        will support the final textual GIMPLE grammar). 
                        The <a href="http://gcc.gnu.org/wiki/GimpleFrontEnd">gimple-front-end</a> 
                        branch is aiming to this purpose: to provide a fixed textual IR.
                        </p>
                        
                        <p>
                        The textual GIMPLE IR will bare some similarities to the current format of GIMPLE dumps.
                        As input, gimple2nac currently accepts the non-official grammar of GIMPLE files with the 
                        .004t.gimple suffix.<br><br>
                        I am currently writing a document highlighting issues with code generation from 
                        GIMPLE dumps. You can find it  
                        <a href="./gimple-notes.html">here</a> in HTML form and can be downloaded from 
                        <a href="./gimple-notes.pdf">here</a> as a PDF file.
                        </p>
                        
                        <p>
                        <b>gimple2nac</b> will be released under GPL, version 3 when the gimple-front-end branch 
                        will be merged to GCC mainline, and the corresponding grammar and semantic changes 
                        will propagate to my GIMPLE-to-NAC translator.
                        </p>

            </font>

			</ol>            

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="nacexamples">

			<font class="plain_text">Complete examples for the NAC to VHDL flow</font>

			</ul>

			<ol>

			<font class="small_text">

						<p>
                        The following set of examples illustrates the high-level synthesis of NAC programs.
                        They have been generated with SSA (Static Single Assignment) disabled and using the 
                        sequential scheduler. The examples have been selected so that the hardware operator 
                        library is not required. In the future, an obfuscated or encrypted version of the 
                        library will be included.<br>
                        A self-contained ZIP file with these examples is available: 
                        <a href="./nac-examples.zip">nac-examples.zip</a><br>
                        To run a simulation from this package, unzip the package, cd to the corresponding directory (e.g. fibo) 
                        and run:<br>
                        <tt>./fibo.sh</tt><br>
                        provided that you have GHDL installed on your system. You will also need a Windows/Cygwin 
                        installation or gnuwin32 versions of standard Unix utilities: make, bash.<br>
                        The simulation will need two files providing some IEEE extension functions/procedures.
                        They are required only for running the simulations. These files are provided in the 
                        00contrib subdirectory.<br>
                        Each example (e.g. NAC program "design.nac") includes the following source files:
                        <ul type="square">
                          <li>NAC program: <b>design.nac</b></li>
                          <li>Reference vectors: <b>design_test_data.txt</b></li>
                        </ul><br>
                        and the following generated files:
                        <ul type="square">
                          <li>VHDL design: <b>design.vhd</b> for the root procedure and any other VHDL files for each one of the called procedures 
                          (from root or from lower in the call tree hierarchy).</li>
                          <li>Testbench: <b>design_tb.vhd</b></li>
                          <li>CDFG visualization: <b>design.dot.png</b></li>
                          <li>CFG visualization: <b>design_cfg.dot.png</b></li>
                          <li>GHDL Makefile: <b>design.mk</b></li>
                          <li>Bash script for VHDL simulation with GHDL: <b>design.sh</b></li>
                          <li>Diagnostic output: <b>design_alg_test_results.txt</b> (only in the ZIP file).</li>
                        </ul><br>
                        </p>
                        
                        <p>
                        The files included in <a href="./nac-examples.zip">nac-examples.zip</a> are also 
                        available for separate viewing from here:
                        <ul type="square">
                          <li><b>loop1</b> (a single loop for-loop counting from 0 to a configurable limit. The easiest example)<br>
                          Files: 
                          <a href="./nac/loop1/loop1.nac">loop1.nac</a>,
                          <a href="./nac/loop1/loop1_test_data.txt">loop1_test_data.txt</a>,
                          <a href="./nac/loop1/loop1.vhd">loop1.vhd</a>,
                          <a href="./nac/loop1/loop1_tb.vhd">loop1_tb.vhd</a>,
                          <a href="./nac/loop1/loop1.dot.png">loop1 CDFG</a>,
                          <a href="./nac/loop1/loop1_cfg.dot.png">loop1 CFG</a>,
                          <a href="./nac/loop1/loop1.mk">Makefile for GHDL simulation of loop1</a>,
                          <a href="./nac/loop1/loop1.sh">Bash script for automating the simulation of loop1</a>.</li>
                          <li><b>fibo</b> (iterative version of Fibonacci sequence generation)<br>
                          Files: 
                          <a href="./nac/fibo/fibo.nac">fibo.nac</a>,
                          <a href="./nac/fibo/fibo_test_data.txt">fibo_test_data.txt</a>,
                          <a href="./nac/fibo/fibo.vhd">fibo.vhd</a>,
                          <a href="./nac/fibo/fibo_tb.vhd">fibo_tb.vhd</a>,
                          <a href="./nac/fibo/fibo.dot.png">fibo CDFG</a>,
                          <a href="./nac/fibo/fibo_cfg.dot.png">fibo CFG</a>,
                          <a href="./nac/fibo/fibo.mk">Makefile for GHDL simulation of fibo</a>,
                          <a href="./nac/fibo/fibo.sh">Bash script for automating the simulation of fibo</a>.</li>
                          <li><b>divider</b> (sequential divider producing both quotient and remainder)<br>
                          Files: 
                          <a href="./nac/divider/divider.nac">divider.nac</a>,
                          <a href="./nac/divider/divider_test_data.txt">divider_test_data.txt</a>,
                          <a href="./nac/divider/divider.vhd">divider.vhd</a>,
                          <a href="./nac/divider/divider_tb.vhd">divider_tb.vhd</a>,
                          <a href="./nac/divider/divider.dot.png">divider CDFG</a>,
                          <a href="./nac/divider/divider_cfg.dot.png">divider CFG</a>,
                          <a href="./nac/divider/divider.mk">Makefile for GHDL simulation of divider</a>,
                          <a href="./nac/divider/divider.sh">Bash script for automating the simulation of divider</a>.</li>
                          <li><b>isqrt</b> (integer square root calculation)<br>
                          Files: 
                          <a href="./nac/isqrt/isqrt.nac">isqrt.nac</a>,
                          <a href="./nac/isqrt/isqrt_test_data.txt">isqrt_test_data.txt</a>,
                          <a href="./nac/isqrt/isqrt.vhd">isqrt.vhd</a>,
                          <a href="./nac/isqrt/isqrt_tb.vhd">isqrt_tb.vhd</a>,
                          <a href="./nac/isqrt/isqrt.dot.png">isqrt CDFG</a>,
                          <a href="./nac/isqrt/isqrt_cfg.dot.png">isqrt CFG</a>,
                          <a href="./nac/isqrt/isqrt.mk">Makefile for GHDL simulation of isqrt</a>,
                          <a href="./nac/isqrt/isqrt.sh">Bash script for automating the simulation of isqrt</a>.</li>
                        </ul>
                        </ul> 
                        </p>

            </font>

			</ol>            

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="ansicexamples">

			<font class="plain_text">Complete examples for the ANSI C to VHDL flow</font>

			</ul>

			<ol>

			<font class="small_text">

						<p>
                        The following set of examples illustrates the high-level synthesis of ANSI C programs.
                        The overall process involves translation of C programs to GIMPLE, followed 
                        by processing from gimple2nac, nac2cdfg, and cdfg2hdl.<br>
                        This set of examples has been generated with SSA (Static Single Assignment) enabled, using 
                        the ASAP scheduler and with block RAMs enabled.<br>
                        A self-contained ZIP file with these examples is available: 
                        <a href="./ansic-examples.zip">ansic-examples.zip</a><br>
                        gcc-4.5.1 has been used for producing the .gimple files. From these files, the 
                        corresponding .nac is generated with "gimple2nac". The same rules apply (as above) 
                        for running a GHDL simulation.<br>
                        The sieve design requires a full multiplier. An implementation of the mul operator 
                        is provided in file operpack_ieee.vhd. Its implementation is subject to change in 
                        the future (e.g. for better performance). Further, the simulation will need two files providing 
                        some IEEE extension functions/procedures.
                        They are required only for running the simulations. These files are provided in the 
                        00contrib subdirectory.<br>
                        Each example (e.g. C program "design_generic.c") includes the following source files:
                        <ul type="square">
                          <li>ANSI C program: <b>design_generic.c</b></li>
                          <li>Reference vectors: <b>design_test_data.txt</b></li>
                        </ul><br>
                        and the following generated files:
                        <ul type="square">
                          <li>GIMPLE file: <b>design_generic.c.004t.gimple</b></li>
                          <li>NAC file: <b>design.nac</b></li>
                          <li>VHDL design: <b>design.vhd</b> for the root procedure and any other VHDL files for each one of the called procedures 
                          (from root or from lower in the call tree hierarchy).</li>
                          <li>Testbench: <b>design_tb.vhd</b></li>
                          <li>CDFG visualization: <b>design.dot.png</b></li>
                          <li>CFG visualization: <b>design_cfg.dot.png</b></li>
                          <li>GHDL Makefile: <b>design.mk</b></li>
                          <li>Bash script for VHDL simulation with GHDL: <b>design.sh</b></li>
                          <li>Diagnostic output: <b>design_alg_test_results.txt</b> (only in the ZIP file).</li>
                          <li><b>NOTE:</b> For the case of the "sieve" example, more design files are generated, since it 
                          comprises of two procedures: sieve (the root procedure) and isqrt (which is called by root).
                        </ul><br>
                        </p>
                        
                        <p>
                        The files included in <a href="./ansic-examples.zip">ansic-examples.zip</a> are also 
                        available for separate viewing from here:
                        <ul type="square">
                          <li><b>fibo</b> (iterative version of Fibonacci sequence generation)<br>
                          Files: 
                          <a href="./ansic/fibo/fibo_generic.c">Input C file for fibo</a>,
                          <a href="./ansic/fibo/fibo_generic.c.004t.gimple">GIMPLE file for fibo generated by gcc</a>,
                          <a href="./ansic/fibo/fibo.nac">fibo.nac</a>,
                          <a href="./ansic/fibo/fibo_test_data.txt">fibo_test_data.txt</a>,
                          <a href="./ansic/fibo/fibo.vhd">fibo.vhd</a>,
                          <a href="./ansic/fibo/fibo_tb.vhd">fibo_tb.vhd</a>,
                          <a href="./ansic/fibo/fibo.dot.png">fibo CDFG</a>,
                          <a href="./ansic/fibo/fibo_cfg.dot.png">fibo CFG</a>,
                          <a href="./ansic/fibo/fibo.mk">Makefile for GHDL simulation of fibo</a>,
                          <a href="./ansic/fibo/fibo.sh">Bash script for automating the simulation of fibo</a>.</li>
                          <li><b>gcd</b> (greatest common divisor)<br>
                          Files: 
                          <a href="./ansic/gcd/gcd_generic.c">Input C file for gcd</a>,
                          <a href="./ansic/gcd/gcd_generic.c.004t.gimple">GIMPLE file for gcd generated by gcc</a>,
                          <a href="./ansic/gcd/gcd.nac">gcd.nac</a>,
                          <a href="./ansic/gcd/gcd_test_data.txt">gcd_test_data.txt</a>,
                          <a href="./ansic/gcd/gcd.vhd">gcd.vhd</a>,
                          <a href="./ansic/gcd/gcd_tb.vhd">gcd_tb.vhd</a>,
                          <a href="./ansic/gcd/gcd.dot.png">gcd CDFG</a>,
                          <a href="./ansic/gcd/gcd_cfg.dot.png">gcd CFG</a>,
                          <a href="./ansic/gcd/gcd.mk">Makefile for GHDL simulation of gcd</a>,
                          <a href="./ansic/gcd/gcd.sh">Bash script for automating the simulation of gcd</a>.</li>
                          <li><b>linedraw</b> (Bresenham's line drawing algorithm. Illustrates the use of streaming outputs)<br>
                          Files: 
                          <a href="./ansic/linedraw/linedraw_generic.c">Input C file for linedraw</a>,
                          <a href="./ansic/linedraw/linedraw_generic.c.004t.gimple">GIMPLE file for linedraw generated by gcc</a>,
                          <a href="./ansic/linedraw/linedraw.nac">linedraw.nac</a>,
                          <a href="./ansic/linedraw/linedraw_test_data.txt">linedraw_test_data.txt</a>,
                          <a href="./ansic/linedraw/linedraw.vhd">linedraw.vhd</a>,
                          <a href="./ansic/linedraw/linedraw_tb.vhd">linedraw_tb.vhd</a>,
                          <a href="./ansic/linedraw/linedraw.dot.png">linedraw CDFG</a>,
                          <a href="./ansic/linedraw/linedraw_cfg.dot.png">linedraw CFG</a>,
                          <a href="./ansic/linedraw/linedraw.mk">Makefile for GHDL simulation of linedraw</a>,
                          <a href="./ansic/linedraw/linedraw.sh">Bash script for automating the simulation of linedraw</a>.</li>
                          <li><b>sieve</b> (sieve of Eratosthenes. Illustrates the use of global arrays and procedure calls)<br>
                          Files: 
                          <a href="./ansic/sieve/sieve_generic.c">Input C file for sieve</a>,
                          <a href="./ansic/sieve/sieve_generic.c.004t.gimple">GIMPLE file for sieve generated by gcc</a>,
                          <a href="./ansic/sieve/sieve.nac">sieve.nac</a>,
                          <a href="./ansic/sieve/sieve_test_data.txt">sieve_test_data.txt</a>,
                          <a href="./ansic/sieve/sieve_cdt_pkg.vhd">VHDL package containing array data type definitions for sieve</a>,
                          <a href="./ansic/sieve/ram.vhd">RAM memory model for block RAM inference</a>,
                          <a href="./ansic/sieve/sieve.vhd">sieve.vhd</a>,
                          <a href="./ansic/sieve/isqrt.vhd">isqrt.vhd</a>,
                          <a href="./ansic/sieve/sieve_tb.vhd">sieve_tb.vhd</a>,
                          <a href="./ansic/sieve/sieve.dot.png">sieve CDFG</a>,
                          <a href="./ansic/sieve/sieve_cfg.dot.png">sieve CFG</a>,
                          <a href="./ansic/sieve/isqrt.dot.png">isqrt CDFG</a>,
                          <a href="./ansic/sieve/isqrt_cfg.dot.png">isqrt CFG</a>,
                          <a href="./ansic/sieve/sieve.mk">Makefile for GHDL simulation of sieve</a>,
                          <a href="./ansic/sieve/sieve.sh">Bash script for automating the simulation of sieve</a>.</li>
                        </ul>
                        </ul> 
                        </p>

            </font>

			</ol>            

			<br>

			<br><hr size="1"><br>

			<ul>

			<a name="downloads">

			<font class="plain_text">Other downloads</font>

			</ul>

			<ol>

			<br>

			<font class="small_text">

                        <ol type="square">
                        <li>A recent <a href="./hlstool_pres.pdf">presentation</a> of the HercuLeS hardware compiler.</li> 
                        <li><a href="./nac.ebnf">EBNF NAC grammar</a></li>
                        <li><a href="./nac.y">NAC yacc/bison grammar</a></li>
                        <li><a href="./nac.l">NAC lex/flex scanner</a></li>
                        <li><a href="./nacparser-110707.zip">Basic flex/bison parser for NAC (nacparser)</a></li>
                        <li><a href="./nac.gold">NAC grammar for the GOLD Parsing System</a>. 
                        The <a href="http://www.devincook.com/goldparser/">GOLD Parsing System</a> is a parser generation framework.</li>
                        <li><a href="./nac.grm">TXL grammar for NAC</a>. <a href="http://www.txl.ca">TXL</a> is a source transformation language.</li>
                        <li><a href="./nacparser.txl">TXL pretty printer for NAC</a></li>
                        <li>[OLD] Sample test sets of software applications. The set include binaries generated by GHDL 
                        running on Fedora 8. These binaries are self-contained and can be run under any recent Linux distribution.
                        Feel <b>FREE</b> to download this <b>OLD</b> demo:
                        <a href="../misc/hls-demo-linux-0.0.1.tar.gz"><b>hls-demo-linux-0.0.1.tar.gz</b></a><br>
                        You should run this from a Linux command prompt. A slightly-different
                        version (with interpreted and not built models) was also tested successfully on Cygwin/Windows XP.<br>
                        [<b>UPDATED</b>: 05-June-2010]<br></li>
                        <li>[TBR] Preliminary documentation for <b>nac2cdfg</b>: nac2cdfg.help (covers command-line options).</li>
                        <li>[TBR] Preliminary documentation for <b>cdfg2hdl</b>: cdfg2hdl.help (covers command-line options).</li>
                        <li>[TBR] A complete example of a multi-function CORDIC.</li>
                        <li>[TBR] Performance comparison to other high-level synthesis tools.</li>
                        <li>[TBR] Self-contained peephole optimizer for NAC programs.</li>
                        </ol>
            </font>
            </ol>

			<br><hr size="1">

			<br>

			<ul>

			<a name="undisclosed">

			<font class="plain_text">Undisclosed information</font>

			</ul>

			<ol>

			<font class="small_text">

                        <p>
                        <ul>
                          <li>The exact format of the Graphviz CDFG with user-defined attributes.</li>
                          <li>The full hardware operator library. Specifically the used implementations of 
                          multipliers and dividers (extraction of quotient and remainder/modulus) are not 
                          disclosed.</li>
                          <li>The <b>nac2cdfg</b> and <b>cdfg2hdl</b> source code and API.</li>
                        </ul>
                        </p>

            </font>

			</ol>

			<br>

			<br><hr size="1"><br>

	                <font class="small_text">
                      Updated by <a href="mailto:nikolaos.kavvadias@gmail.com">Nikolaos Kavvadias</a> on <b>February 02, 2012</b><br>
                      Previous versions: October 31, 2011.
                    </font>

			<br>

		</td>

	</tr>

</table>

<br><hr size="1">
  <tr>
    <td align="center">
      <a href="http://s09.flagcounter.com/more/Geu"><img src="http://s09.flagcounter.com/count/Geu/bg=FFFFFF/txt=000000/border=CCCCCC/columns=4/maxflags=20/viewers=3/labels=0/pageviews=1/" alt="free counters" border="0"></a>    
    </td>
  </tr>

</body>
 
</html>
