
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/amirali/Tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/amirali/Tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'amirali' on host 'amirali-lab' (Linux_x86_64 version 5.4.0-37-generic) on Thu Jun 25 15:58:17 PDT 2020
INFO: [HLS 200-10] On os Linux Mint 19.3 Tricia
INFO: [HLS 200-10] In directory '/home/amirali/git/hls-tutorials/part1/gemm-axi'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/amirali/git/hls-tutorials/part1/gemm-axi/run.gemm'.
INFO: [HLS 200-10] Adding design file 'gemm.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'gemm_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/amirali/git/hls-tutorials/part1/gemm-axi/run.gemm/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../gemm_test.cpp in debug mode
   Compiling ../../../../gemm.cpp in debug mode
   Generating csim.exe
TEST PASSED!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gemm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28278 ; free virtual = 33085
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28278 ; free virtual = 33085
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28281 ; free virtual = 33088
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28281 ; free virtual = 33088
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28262 ; free virtual = 33069
INFO: [XFORM 203-541] Flattening a loop nest 'prefetch1' (gemm.cpp:17:40) in function 'gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'prefetch2' (gemm.cpp:22:40) in function 'gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'prefetch3' (gemm.cpp:41:40) in function 'gemm'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 262144 on port 'DATA_BUNDLE' (gemm.cpp:19:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 262144 on port 'DATA_BUNDLE' (gemm.cpp:24:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 262144 on port 'DATA_BUNDLE' (gemm.cpp:43:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28261 ; free virtual = 33068
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm' ...
WARNING: [SYN 201-107] Renaming port name 'gemm/output' to 'gemm/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prefetch1_memcpy..a_in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'prefetch2_memcpy..b_in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'prefetch3_memcpy.output.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.4 seconds; current allocated memory: 88.034 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 88.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/DATA_BUNDLE' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/a_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/b_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'b_in' and 'output_r' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 90.437 MB.
INFO: [RTMG 210-278] Implementing memory 'gemm_a_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 845.227 ; gain = 128.000 ; free physical = 28252 ; free virtual = 33063
INFO: [VHDL 208-304] Generating VHDL RTL for gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm.
INFO: [HLS 200-112] Total elapsed time: 7.13 seconds; peak allocated memory: 90.437 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Jun 25 15:58:24 2020...
