// Seed: 801728792
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always
    if (id_1) $display();
    else if (id_2) id_3 = id_1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    output tri  id_2,
    output tri  id_3
);
  tri1 id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  assign id_5 = 1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_19 = 1;
  or (
      id_2,
      id_8,
      id_9,
      id_16,
      id_13,
      id_22,
      id_3,
      id_18,
      id_1,
      id_14,
      id_17,
      id_20,
      id_25,
      id_7,
      id_10
  );
  assign id_12["" : 1] = 1'b0;
  module_0(
      id_2, id_9, id_19, id_2
  );
  final id_5 <= id_10;
endmodule
