// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module IDWT (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_0_address0,
        C_0_ce0,
        C_0_we0,
        C_0_d0,
        C_0_q0,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_1_q0,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_2_q0,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_3_q0,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_4_q0,
        C_5_address0,
        C_5_ce0,
        C_5_we0,
        C_5_d0,
        C_5_q0,
        C_6_address0,
        C_6_ce0,
        C_6_we0,
        C_6_d0,
        C_6_q0,
        C_7_address0,
        C_7_ce0,
        C_7_we0,
        C_7_d0,
        C_7_q0
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_pp0_stage0 = 48'd4096;
parameter    ap_ST_fsm_pp0_stage1 = 48'd8192;
parameter    ap_ST_fsm_pp0_stage2 = 48'd16384;
parameter    ap_ST_fsm_pp0_stage3 = 48'd32768;
parameter    ap_ST_fsm_pp0_stage4 = 48'd65536;
parameter    ap_ST_fsm_pp0_stage5 = 48'd131072;
parameter    ap_ST_fsm_pp0_stage6 = 48'd262144;
parameter    ap_ST_fsm_pp0_stage7 = 48'd524288;
parameter    ap_ST_fsm_state42 = 48'd1048576;
parameter    ap_ST_fsm_state43 = 48'd2097152;
parameter    ap_ST_fsm_state44 = 48'd4194304;
parameter    ap_ST_fsm_state45 = 48'd8388608;
parameter    ap_ST_fsm_state46 = 48'd16777216;
parameter    ap_ST_fsm_state47 = 48'd33554432;
parameter    ap_ST_fsm_state48 = 48'd67108864;
parameter    ap_ST_fsm_state49 = 48'd134217728;
parameter    ap_ST_fsm_state50 = 48'd268435456;
parameter    ap_ST_fsm_state51 = 48'd536870912;
parameter    ap_ST_fsm_state52 = 48'd1073741824;
parameter    ap_ST_fsm_state53 = 48'd2147483648;
parameter    ap_ST_fsm_state54 = 48'd4294967296;
parameter    ap_ST_fsm_state55 = 48'd8589934592;
parameter    ap_ST_fsm_state56 = 48'd17179869184;
parameter    ap_ST_fsm_pp1_stage0 = 48'd34359738368;
parameter    ap_ST_fsm_pp1_stage1 = 48'd68719476736;
parameter    ap_ST_fsm_pp1_stage2 = 48'd137438953472;
parameter    ap_ST_fsm_pp1_stage3 = 48'd274877906944;
parameter    ap_ST_fsm_pp1_stage4 = 48'd549755813888;
parameter    ap_ST_fsm_pp1_stage5 = 48'd1099511627776;
parameter    ap_ST_fsm_pp1_stage6 = 48'd2199023255552;
parameter    ap_ST_fsm_pp1_stage7 = 48'd4398046511104;
parameter    ap_ST_fsm_state86 = 48'd8796093022208;
parameter    ap_ST_fsm_state87 = 48'd17592186044416;
parameter    ap_ST_fsm_state88 = 48'd35184372088832;
parameter    ap_ST_fsm_state89 = 48'd70368744177664;
parameter    ap_ST_fsm_state90 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_0_address0;
output   C_0_ce0;
output   C_0_we0;
output  [15:0] C_0_d0;
input  [15:0] C_0_q0;
output  [11:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [15:0] C_1_d0;
input  [15:0] C_1_q0;
output  [11:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [15:0] C_2_d0;
input  [15:0] C_2_q0;
output  [11:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [15:0] C_3_d0;
input  [15:0] C_3_q0;
output  [11:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [15:0] C_4_d0;
input  [15:0] C_4_q0;
output  [11:0] C_5_address0;
output   C_5_ce0;
output   C_5_we0;
output  [15:0] C_5_d0;
input  [15:0] C_5_q0;
output  [11:0] C_6_address0;
output   C_6_ce0;
output   C_6_we0;
output  [15:0] C_6_d0;
input  [15:0] C_6_q0;
output  [11:0] C_7_address0;
output   C_7_ce0;
output   C_7_we0;
output  [15:0] C_7_d0;
input  [15:0] C_7_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] C_0_address0;
reg C_0_ce0;
reg C_0_we0;
reg[15:0] C_0_d0;
reg[11:0] C_1_address0;
reg C_1_ce0;
reg C_1_we0;
reg[15:0] C_1_d0;
reg[11:0] C_2_address0;
reg C_2_ce0;
reg C_2_we0;
reg[15:0] C_2_d0;
reg[11:0] C_3_address0;
reg C_3_ce0;
reg C_3_we0;
reg[15:0] C_3_d0;
reg[11:0] C_4_address0;
reg C_4_ce0;
reg C_4_we0;
reg[15:0] C_4_d0;
reg[11:0] C_5_address0;
reg C_5_ce0;
reg C_5_we0;
reg[15:0] C_5_d0;
reg[11:0] C_6_address0;
reg C_6_ce0;
reg C_6_we0;
reg[15:0] C_6_d0;
reg[11:0] C_7_address0;
reg C_7_ce0;
reg C_7_we0;
reg[15:0] C_7_d0;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] l_0_0_reg_1023;
reg   [7:0] l3_0_0_reg_1069;
wire   [31:0] grp_fu_1092_p1;
reg   [31:0] reg_1147;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state55;
wire   [31:0] column_q0;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state14_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_state30_pp0_stage1_iter2;
wire    ap_block_state38_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln227_reg_3090;
reg   [0:0] icmp_ln231_reg_3094;
wire   [31:0] column_q1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state15_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_state31_pp0_stage2_iter2;
wire    ap_block_state39_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln231_1_reg_3113;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state16_pp0_stage3_iter0;
wire    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_state32_pp0_stage3_iter2;
wire    ap_block_state40_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] icmp_ln231_2_reg_3132;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state17_pp0_stage4_iter0;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_state33_pp0_stage4_iter2;
wire    ap_block_state41_pp0_stage4_iter3;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] icmp_ln231_3_reg_3151;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state18_pp0_stage5_iter0;
wire    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_state34_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] icmp_ln231_4_reg_3170;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state19_pp0_stage6_iter0;
wire    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_state35_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] icmp_ln231_5_reg_3189;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state20_pp0_stage7_iter0;
wire    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_state36_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] icmp_ln231_6_reg_3208;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state13_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_state29_pp0_stage0_iter2;
wire    ap_block_state37_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln231_7_reg_3233;
wire   [63:0] grp_fu_1105_p1;
reg   [63:0] reg_1165;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state59_pp1_stage2_iter0;
wire    ap_block_state67_pp1_stage2_iter1;
wire    ap_block_state75_pp1_stage2_iter2;
wire    ap_block_state83_pp1_stage2_iter3;
wire    ap_block_pp1_stage2_11001;
reg   [0:0] icmp_ln256_reg_3385;
reg   [0:0] icmp_ln260_reg_3389;
wire   [63:0] grp_fu_1109_p1;
reg   [63:0] reg_1170;
reg   [63:0] reg_1175;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state60_pp1_stage3_iter0;
wire    ap_block_state68_pp1_stage3_iter1;
wire    ap_block_state76_pp1_stage3_iter2;
wire    ap_block_state84_pp1_stage3_iter3;
wire    ap_block_pp1_stage3_11001;
reg   [0:0] icmp_ln260_1_reg_3408;
reg   [63:0] reg_1180;
reg   [63:0] reg_1185;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state61_pp1_stage4_iter0;
wire    ap_block_state69_pp1_stage4_iter1;
wire    ap_block_state77_pp1_stage4_iter2;
wire    ap_block_state85_pp1_stage4_iter3;
wire    ap_block_pp1_stage4_11001;
reg   [0:0] icmp_ln260_2_reg_3427;
reg   [63:0] reg_1190;
reg   [63:0] reg_1195;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state62_pp1_stage5_iter0;
wire    ap_block_state70_pp1_stage5_iter1;
wire    ap_block_state78_pp1_stage5_iter2;
wire    ap_block_pp1_stage5_11001;
reg   [0:0] icmp_ln260_3_reg_3446;
reg   [63:0] reg_1200;
reg   [63:0] reg_1205;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_state63_pp1_stage6_iter0;
wire    ap_block_state71_pp1_stage6_iter1;
wire    ap_block_state79_pp1_stage6_iter2;
wire    ap_block_pp1_stage6_11001;
reg   [0:0] icmp_ln260_4_reg_3465;
reg   [63:0] reg_1210;
reg   [63:0] reg_1215;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state64_pp1_stage7_iter0;
wire    ap_block_state72_pp1_stage7_iter1;
wire    ap_block_state80_pp1_stage7_iter2;
wire    ap_block_pp1_stage7_11001;
reg   [0:0] icmp_ln260_5_reg_3484;
reg   [63:0] reg_1220;
wire   [63:0] grp_fu_1127_p2;
reg   [63:0] reg_1225;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state57_pp1_stage0_iter0;
wire    ap_block_state65_pp1_stage0_iter1;
wire    ap_block_state73_pp1_stage0_iter2;
wire    ap_block_state81_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_11001;
wire   [63:0] grp_fu_1132_p2;
reg   [63:0] reg_1231;
reg   [63:0] reg_1237;
reg   [0:0] icmp_ln260_6_reg_3503;
reg   [63:0] reg_1242;
reg   [63:0] reg_1247;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state58_pp1_stage1_iter0;
wire    ap_block_state66_pp1_stage1_iter1;
wire    ap_block_state74_pp1_stage1_iter2;
wire    ap_block_state82_pp1_stage1_iter3;
wire    ap_block_pp1_stage1_11001;
reg   [63:0] reg_1253;
reg   [63:0] reg_1259;
reg   [0:0] icmp_ln260_7_reg_3528;
reg   [63:0] reg_1264;
reg   [63:0] reg_1269;
reg   [63:0] reg_1275;
reg   [63:0] reg_1281;
reg   [63:0] reg_1287;
reg   [63:0] reg_1293;
reg   [63:0] reg_1299;
wire   [63:0] grp_fu_1119_p2;
reg   [63:0] reg_1305;
reg   [0:0] icmp_ln231_reg_3094_pp0_iter1_reg;
reg   [0:0] icmp_ln260_reg_3389_pp1_iter1_reg;
wire   [63:0] grp_fu_1123_p2;
reg   [63:0] reg_1310;
reg   [63:0] reg_1315;
reg   [63:0] reg_1321;
reg   [63:0] reg_1327;
reg   [0:0] icmp_ln231_1_reg_3113_pp0_iter1_reg;
reg   [0:0] icmp_ln260_1_reg_3408_pp1_iter1_reg;
reg   [63:0] reg_1332;
reg   [63:0] reg_1337;
reg   [63:0] reg_1343;
reg   [63:0] reg_1349;
reg   [0:0] icmp_ln231_2_reg_3132_pp0_iter1_reg;
reg   [0:0] icmp_ln260_2_reg_3427_pp1_iter1_reg;
reg   [63:0] reg_1354;
reg   [63:0] reg_1359;
reg   [63:0] reg_1365;
reg   [63:0] reg_1371;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln231_3_reg_3151_pp0_iter1_reg;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] icmp_ln260_3_reg_3446_pp1_iter1_reg;
reg   [63:0] reg_1376;
reg   [63:0] reg_1381;
reg   [0:0] icmp_ln231_4_reg_3170_pp0_iter1_reg;
reg   [0:0] icmp_ln260_4_reg_3465_pp1_iter1_reg;
reg   [63:0] reg_1386;
reg   [63:0] reg_1391;
reg   [0:0] icmp_ln231_5_reg_3189_pp0_iter1_reg;
reg   [0:0] icmp_ln260_5_reg_3484_pp1_iter1_reg;
reg   [63:0] reg_1396;
wire   [63:0] grp_fu_1137_p2;
reg   [63:0] reg_1401;
reg   [0:0] icmp_ln231_reg_3094_pp0_iter2_reg;
reg   [0:0] icmp_ln231_2_reg_3132_pp0_iter2_reg;
reg   [0:0] icmp_ln231_4_reg_3170_pp0_iter2_reg;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln231_6_reg_3208_pp0_iter2_reg;
reg   [0:0] icmp_ln260_reg_3389_pp1_iter2_reg;
reg   [0:0] icmp_ln260_2_reg_3427_pp1_iter2_reg;
reg   [0:0] icmp_ln260_4_reg_3465_pp1_iter2_reg;
reg    ap_enable_reg_pp1_iter3;
reg   [0:0] icmp_ln260_6_reg_3503_pp1_iter2_reg;
wire   [63:0] grp_fu_1142_p2;
reg   [63:0] reg_1406;
reg   [63:0] reg_1411;
reg   [0:0] icmp_ln231_6_reg_3208_pp0_iter1_reg;
reg   [0:0] icmp_ln260_6_reg_3503_pp1_iter1_reg;
reg   [63:0] reg_1416;
reg   [63:0] reg_1421;
reg   [0:0] icmp_ln231_1_reg_3113_pp0_iter2_reg;
reg   [0:0] icmp_ln231_3_reg_3151_pp0_iter2_reg;
reg   [0:0] icmp_ln231_5_reg_3189_pp0_iter2_reg;
reg   [0:0] icmp_ln231_7_reg_3233_pp0_iter2_reg;
reg   [0:0] icmp_ln260_1_reg_3408_pp1_iter2_reg;
reg   [0:0] icmp_ln260_3_reg_3446_pp1_iter2_reg;
reg   [0:0] icmp_ln260_5_reg_3484_pp1_iter2_reg;
reg   [0:0] icmp_ln260_7_reg_3528_pp1_iter2_reg;
reg   [63:0] reg_1426;
reg   [63:0] reg_1431;
reg   [0:0] icmp_ln231_7_reg_3233_pp0_iter1_reg;
reg   [0:0] icmp_ln260_7_reg_3528_pp1_iter1_reg;
reg   [63:0] reg_1436;
wire   [31:0] row_q0;
wire   [31:0] row_q1;
wire   [6:0] level_col_fu_1469_p2;
reg   [6:0] level_col_reg_2961;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_29_fu_1453_p3;
wire   [7:0] level_row_fu_1475_p2;
reg   [7:0] level_row_reg_2975;
wire   [7:0] zext_ln221_fu_1491_p1;
reg   [7:0] zext_ln221_reg_2980;
wire   [7:0] zext_ln219_fu_1505_p1;
reg   [7:0] zext_ln219_reg_3001;
wire   [7:0] j_1_fu_1515_p2;
reg   [7:0] j_1_reg_3016;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln221_fu_1521_p2;
reg   [0:0] icmp_ln221_reg_3021;
wire   [0:0] icmp_ln219_fu_1509_p2;
wire   [11:0] zext_ln223_fu_1526_p1;
reg   [11:0] zext_ln223_reg_3025;
wire   [0:0] icmp_ln223_fu_1530_p2;
wire    ap_CS_fsm_state4;
wire   [6:0] i_fu_1536_p2;
reg   [6:0] i_reg_3035;
wire   [15:0] tmp_1_fu_1607_p10;
reg   [15:0] tmp_1_reg_3080;
wire    ap_CS_fsm_state5;
wire   [31:0] zext_ln225_5_fu_1629_p1;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln227_fu_1638_p2;
wire   [0:0] icmp_ln231_fu_1648_p2;
wire   [6:0] or_ln227_fu_1668_p2;
reg   [6:0] or_ln227_reg_3108;
reg   [6:0] or_ln227_reg_3108_pp0_iter1_reg;
reg   [6:0] or_ln227_reg_3108_pp0_iter2_reg;
wire   [0:0] icmp_ln231_1_fu_1678_p2;
wire   [6:0] or_ln227_1_fu_1698_p2;
reg   [6:0] or_ln227_1_reg_3127;
reg   [6:0] or_ln227_1_reg_3127_pp0_iter1_reg;
reg   [6:0] or_ln227_1_reg_3127_pp0_iter2_reg;
wire   [0:0] icmp_ln231_2_fu_1708_p2;
wire   [6:0] or_ln227_2_fu_1728_p2;
reg   [6:0] or_ln227_2_reg_3146;
reg   [6:0] or_ln227_2_reg_3146_pp0_iter1_reg;
reg   [6:0] or_ln227_2_reg_3146_pp0_iter2_reg;
wire   [0:0] icmp_ln231_3_fu_1738_p2;
wire   [6:0] or_ln227_3_fu_1758_p2;
reg   [6:0] or_ln227_3_reg_3165;
reg   [6:0] or_ln227_3_reg_3165_pp0_iter1_reg;
reg   [6:0] or_ln227_3_reg_3165_pp0_iter2_reg;
wire   [0:0] icmp_ln231_4_fu_1768_p2;
wire   [6:0] or_ln227_4_fu_1788_p2;
reg   [6:0] or_ln227_4_reg_3184;
reg   [6:0] or_ln227_4_reg_3184_pp0_iter1_reg;
reg   [6:0] or_ln227_4_reg_3184_pp0_iter2_reg;
wire   [0:0] icmp_ln231_5_fu_1798_p2;
wire   [6:0] or_ln227_5_fu_1818_p2;
reg   [6:0] or_ln227_5_reg_3203;
reg   [6:0] or_ln227_5_reg_3203_pp0_iter1_reg;
reg   [6:0] or_ln227_5_reg_3203_pp0_iter2_reg;
wire   [0:0] icmp_ln231_6_fu_1828_p2;
wire   [7:0] shl_ln_fu_1848_p3;
reg   [7:0] shl_ln_reg_3222;
reg   [7:0] shl_ln_reg_3222_pp0_iter1_reg;
wire   [6:0] or_ln227_6_fu_1856_p2;
reg   [6:0] or_ln227_6_reg_3228;
reg   [6:0] or_ln227_6_reg_3228_pp0_iter1_reg;
reg   [6:0] or_ln227_6_reg_3228_pp0_iter2_reg;
wire   [0:0] icmp_ln231_7_fu_1866_p2;
wire   [6:0] add_ln227_fu_1886_p2;
reg   [6:0] add_ln227_reg_3247;
wire   [6:0] o_fu_2073_p2;
reg   [6:0] o_reg_3255;
wire    ap_CS_fsm_state43;
wire   [0:0] icmp_ln240_fu_2079_p2;
wire   [0:0] icmp_ln238_fu_2067_p2;
wire   [2:0] trunc_ln242_fu_2089_p1;
reg   [2:0] trunc_ln242_reg_3269;
wire   [11:0] add_ln242_1_fu_2133_p2;
reg   [11:0] add_ln242_1_reg_3273;
wire   [22:0] tmp_V_1_fu_2152_p1;
reg   [22:0] tmp_V_1_reg_3278;
wire    ap_CS_fsm_state44;
wire   [0:0] isNeg_fu_2166_p3;
reg   [0:0] isNeg_reg_3283;
wire  signed [8:0] ush_fu_2184_p3;
reg  signed [8:0] ush_reg_3288;
wire   [6:0] i_1_fu_2281_p2;
reg   [6:0] i_1_reg_3297;
wire    ap_CS_fsm_state47;
wire   [0:0] icmp_ln249_fu_2287_p2;
reg   [0:0] icmp_ln249_reg_3302;
wire   [0:0] icmp_ln247_fu_2275_p2;
wire   [2:0] trunc_ln253_fu_2292_p1;
reg   [2:0] trunc_ln253_reg_3306;
wire   [31:0] zext_ln253_1_fu_2296_p1;
reg   [31:0] zext_ln253_1_reg_3310;
wire   [11:0] add_ln253_fu_2334_p2;
reg   [11:0] add_ln253_reg_3315;
wire   [1:0] k_fu_2340_p2;
wire   [0:0] icmp_ln251_fu_2346_p2;
wire    ap_CS_fsm_state48;
wire   [7:0] j_fu_2352_p2;
reg   [7:0] j_reg_3330;
wire   [15:0] tmp_2_87_fu_2379_p10;
reg   [15:0] tmp_2_87_reg_3375;
wire    ap_CS_fsm_state49;
wire   [31:0] zext_ln253_6_fu_2400_p1;
wire    ap_CS_fsm_state50;
wire   [0:0] icmp_ln256_fu_2409_p2;
wire   [0:0] icmp_ln260_fu_2415_p2;
wire   [7:0] or_ln256_fu_2435_p2;
reg   [7:0] or_ln256_reg_3403;
reg   [7:0] or_ln256_reg_3403_pp1_iter1_reg;
reg   [7:0] or_ln256_reg_3403_pp1_iter2_reg;
wire   [0:0] icmp_ln260_1_fu_2441_p2;
wire   [7:0] or_ln256_1_fu_2461_p2;
reg   [7:0] or_ln256_1_reg_3422;
reg   [7:0] or_ln256_1_reg_3422_pp1_iter1_reg;
reg   [7:0] or_ln256_1_reg_3422_pp1_iter2_reg;
wire   [0:0] icmp_ln260_2_fu_2467_p2;
wire   [7:0] or_ln256_2_fu_2487_p2;
reg   [7:0] or_ln256_2_reg_3441;
reg   [7:0] or_ln256_2_reg_3441_pp1_iter1_reg;
reg   [7:0] or_ln256_2_reg_3441_pp1_iter2_reg;
wire   [0:0] icmp_ln260_3_fu_2493_p2;
wire   [7:0] or_ln256_3_fu_2513_p2;
reg   [7:0] or_ln256_3_reg_3460;
reg   [7:0] or_ln256_3_reg_3460_pp1_iter1_reg;
reg   [7:0] or_ln256_3_reg_3460_pp1_iter2_reg;
wire   [0:0] icmp_ln260_4_fu_2519_p2;
wire   [7:0] or_ln256_4_fu_2539_p2;
reg   [7:0] or_ln256_4_reg_3479;
reg   [7:0] or_ln256_4_reg_3479_pp1_iter1_reg;
reg   [7:0] or_ln256_4_reg_3479_pp1_iter2_reg;
wire   [0:0] icmp_ln260_5_fu_2545_p2;
wire   [7:0] or_ln256_5_fu_2565_p2;
reg   [7:0] or_ln256_5_reg_3498;
reg   [7:0] or_ln256_5_reg_3498_pp1_iter1_reg;
reg   [7:0] or_ln256_5_reg_3498_pp1_iter2_reg;
wire   [0:0] icmp_ln260_6_fu_2571_p2;
wire   [7:0] shl_ln262_fu_2591_p2;
reg   [7:0] shl_ln262_reg_3517;
reg   [7:0] shl_ln262_reg_3517_pp1_iter1_reg;
wire   [7:0] or_ln256_6_fu_2597_p2;
reg   [7:0] or_ln256_6_reg_3523;
reg   [7:0] or_ln256_6_reg_3523_pp1_iter1_reg;
reg   [7:0] or_ln256_6_reg_3523_pp1_iter2_reg;
wire   [0:0] icmp_ln260_7_fu_2603_p2;
wire   [7:0] add_ln256_fu_2623_p2;
reg   [7:0] add_ln256_reg_3542;
wire   [7:0] o_1_fu_2796_p2;
reg   [7:0] o_1_reg_3550;
wire    ap_CS_fsm_state87;
wire   [0:0] icmp_ln269_fu_2802_p2;
wire   [0:0] icmp_ln267_fu_2790_p2;
wire   [11:0] add_ln271_fu_2816_p2;
reg   [11:0] add_ln271_reg_3559;
wire   [22:0] tmp_V_3_fu_2835_p1;
reg   [22:0] tmp_V_3_reg_3569;
wire    ap_CS_fsm_state88;
wire   [0:0] isNeg_1_fu_2849_p3;
reg   [0:0] isNeg_1_reg_3574;
wire  signed [8:0] ush_1_fu_2867_p3;
reg  signed [8:0] ush_1_reg_3579;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state13;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state57;
wire    ap_block_pp1_stage7_subdone;
wire    ap_block_pp1_stage4_subdone;
reg   [7:0] row_address0;
reg    row_ce0;
reg    row_we0;
reg   [7:0] row_address1;
reg    row_ce1;
reg   [6:0] column_address0;
reg    column_ce0;
reg    column_we0;
reg   [6:0] column_address1;
reg    column_ce1;
reg   [7:0] tempr_address0;
reg    tempr_ce0;
reg    tempr_we0;
wire   [31:0] tempr_q0;
reg   [7:0] tempr_address1;
reg    tempr_ce1;
reg    tempr_we1;
reg   [6:0] tempc_address0;
reg    tempc_ce0;
reg    tempc_we0;
wire   [31:0] tempc_q0;
reg   [6:0] tempc_address1;
reg    tempc_ce1;
reg    tempc_we1;
reg   [1:0] k_0_reg_988;
reg   [7:0] j_0_reg_1000;
reg   [6:0] i_0_reg_1011;
wire    ap_CS_fsm_state12;
reg   [6:0] ap_phi_mux_l_0_0_phi_fu_1027_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] o_0_reg_1035;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state42;
reg   [6:0] i1_0_reg_1046;
reg   [7:0] j2_0_reg_1057;
wire    ap_CS_fsm_state56;
reg   [7:0] ap_phi_mux_l3_0_0_phi_fu_1073_p4;
wire    ap_block_pp1_stage0;
reg   [7:0] o5_0_reg_1081;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state86;
wire   [63:0] zext_ln225_4_fu_1587_p1;
wire   [63:0] zext_ln225_fu_1633_p1;
wire   [63:0] zext_ln234_fu_1653_p1;
wire   [63:0] zext_ln234_1_fu_1663_p1;
wire   [63:0] zext_ln234_3_fu_1683_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln234_4_fu_1693_p1;
wire   [63:0] zext_ln234_6_fu_1713_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln234_7_fu_1723_p1;
wire   [63:0] zext_ln234_9_fu_1743_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln234_10_fu_1753_p1;
wire   [63:0] zext_ln234_12_fu_1773_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln234_13_fu_1783_p1;
wire   [63:0] zext_ln234_15_fu_1803_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln234_16_fu_1813_p1;
wire   [63:0] zext_ln234_18_fu_1833_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln234_19_fu_1843_p1;
wire   [63:0] zext_ln234_21_fu_1871_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln234_22_fu_1881_p1;
wire   [63:0] zext_ln234_2_fu_1892_p1;
wire   [63:0] zext_ln235_fu_1901_p1;
wire   [63:0] zext_ln234_5_fu_1913_p1;
wire   [63:0] zext_ln235_1_fu_1924_p1;
wire   [63:0] zext_ln234_8_fu_1936_p1;
wire   [63:0] zext_ln235_2_fu_1947_p1;
wire   [63:0] zext_ln234_11_fu_1959_p1;
wire   [63:0] zext_ln235_3_fu_1970_p1;
wire   [63:0] zext_ln234_14_fu_1982_p1;
wire   [63:0] zext_ln235_4_fu_1993_p1;
wire   [63:0] zext_ln234_17_fu_2005_p1;
wire   [63:0] zext_ln235_5_fu_2016_p1;
wire   [63:0] zext_ln234_20_fu_2028_p1;
wire   [63:0] zext_ln235_6_fu_2039_p1;
wire   [63:0] zext_ln234_23_fu_2051_p1;
wire   [63:0] zext_ln235_7_fu_2062_p1;
wire   [63:0] zext_ln242_fu_2084_p1;
wire   [63:0] zext_ln242_3_fu_2264_p1;
wire    ap_CS_fsm_state45;
wire   [63:0] zext_ln253_5_fu_2367_p1;
wire   [63:0] zext_ln253_fu_2404_p1;
wire   [63:0] zext_ln263_fu_2420_p1;
wire   [63:0] zext_ln263_1_fu_2430_p1;
wire   [63:0] zext_ln263_3_fu_2446_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] zext_ln263_4_fu_2456_p1;
wire   [63:0] zext_ln263_6_fu_2472_p1;
wire    ap_block_pp1_stage2;
wire   [63:0] zext_ln263_7_fu_2482_p1;
wire   [63:0] zext_ln263_9_fu_2498_p1;
wire    ap_block_pp1_stage3;
wire   [63:0] zext_ln263_10_fu_2508_p1;
wire   [63:0] zext_ln263_12_fu_2524_p1;
wire    ap_block_pp1_stage4;
wire   [63:0] zext_ln263_13_fu_2534_p1;
wire   [63:0] zext_ln263_15_fu_2550_p1;
wire    ap_block_pp1_stage5;
wire   [63:0] zext_ln263_16_fu_2560_p1;
wire   [63:0] zext_ln263_18_fu_2576_p1;
wire    ap_block_pp1_stage6;
wire   [63:0] zext_ln263_19_fu_2586_p1;
wire   [63:0] zext_ln263_21_fu_2608_p1;
wire    ap_block_pp1_stage7;
wire   [63:0] zext_ln263_22_fu_2618_p1;
wire   [63:0] zext_ln263_2_fu_2629_p1;
wire   [63:0] zext_ln264_fu_2638_p1;
wire   [63:0] zext_ln263_5_fu_2648_p1;
wire   [63:0] zext_ln264_1_fu_2659_p1;
wire   [63:0] zext_ln263_8_fu_2669_p1;
wire   [63:0] zext_ln264_2_fu_2680_p1;
wire   [63:0] zext_ln263_11_fu_2690_p1;
wire   [63:0] zext_ln264_3_fu_2701_p1;
wire   [63:0] zext_ln263_14_fu_2711_p1;
wire   [63:0] zext_ln264_4_fu_2722_p1;
wire   [63:0] zext_ln263_17_fu_2732_p1;
wire   [63:0] zext_ln264_5_fu_2743_p1;
wire   [63:0] zext_ln263_20_fu_2753_p1;
wire   [63:0] zext_ln264_6_fu_2764_p1;
wire   [63:0] zext_ln263_23_fu_2774_p1;
wire   [63:0] zext_ln264_7_fu_2785_p1;
wire   [63:0] zext_ln271_fu_2807_p1;
wire   [63:0] zext_ln271_2_fu_2875_p1;
wire    ap_CS_fsm_state89;
wire   [15:0] val_V_fu_2249_p3;
wire   [15:0] val_V_1_fu_2943_p3;
wire   [31:0] grp_fu_1095_p1;
wire   [31:0] grp_fu_1099_p1;
reg   [31:0] grp_fu_1092_p0;
reg   [63:0] grp_fu_1095_p0;
reg   [63:0] grp_fu_1099_p0;
reg   [31:0] grp_fu_1105_p0;
reg   [31:0] grp_fu_1109_p0;
reg   [63:0] grp_fu_1119_p0;
reg   [63:0] grp_fu_1119_p1;
reg   [63:0] grp_fu_1123_p0;
reg   [63:0] grp_fu_1123_p1;
reg   [63:0] grp_fu_1127_p0;
reg   [63:0] grp_fu_1132_p0;
reg   [63:0] grp_fu_1137_p0;
reg   [63:0] grp_fu_1142_p0;
wire   [6:0] zext_ln214_1_fu_1465_p1;
wire   [7:0] zext_ln214_fu_1461_p1;
wire   [6:0] lshr_ln_fu_1481_p4;
wire   [5:0] lshr_ln1_fu_1495_p4;
wire   [3:0] lshr_ln3_fu_1542_p4;
wire   [10:0] tmp_27_fu_1552_p3;
wire   [8:0] tmp_28_fu_1564_p3;
wire   [11:0] zext_ln225_2_fu_1560_p1;
wire   [11:0] zext_ln225_3_fu_1572_p1;
wire   [11:0] add_ln225_fu_1576_p2;
wire   [11:0] add_ln225_1_fu_1582_p2;
wire   [2:0] trunc_ln225_fu_1599_p1;
wire   [31:0] tmp_1_fu_1607_p9;
wire   [7:0] l_0_0_cast_fu_1644_p1;
wire   [7:0] add_ln234_fu_1658_p2;
wire   [7:0] zext_ln227_fu_1674_p1;
wire   [7:0] add_ln234_1_fu_1688_p2;
wire   [7:0] zext_ln227_1_fu_1704_p1;
wire   [7:0] add_ln234_2_fu_1718_p2;
wire   [7:0] zext_ln227_2_fu_1734_p1;
wire   [7:0] add_ln234_3_fu_1748_p2;
wire   [7:0] zext_ln227_3_fu_1764_p1;
wire   [7:0] add_ln234_4_fu_1778_p2;
wire   [7:0] zext_ln227_4_fu_1794_p1;
wire   [7:0] add_ln234_5_fu_1808_p2;
wire   [7:0] zext_ln227_5_fu_1824_p1;
wire   [7:0] add_ln234_6_fu_1838_p2;
wire   [7:0] zext_ln227_6_fu_1862_p1;
wire   [7:0] add_ln234_7_fu_1876_p2;
wire   [7:0] or_ln235_fu_1896_p2;
wire   [7:0] shl_ln233_1_fu_1906_p3;
wire   [7:0] or_ln235_1_fu_1918_p2;
wire   [7:0] shl_ln233_2_fu_1929_p3;
wire   [7:0] or_ln235_2_fu_1941_p2;
wire   [7:0] shl_ln233_3_fu_1952_p3;
wire   [7:0] or_ln235_3_fu_1964_p2;
wire   [7:0] shl_ln233_4_fu_1975_p3;
wire   [7:0] or_ln235_4_fu_1987_p2;
wire   [7:0] shl_ln233_5_fu_1998_p3;
wire   [7:0] or_ln235_5_fu_2010_p2;
wire   [7:0] shl_ln233_6_fu_2021_p3;
wire   [7:0] or_ln235_6_fu_2033_p2;
wire   [7:0] shl_ln233_7_fu_2044_p3;
wire   [7:0] or_ln235_7_fu_2056_p2;
wire   [3:0] lshr_ln4_fu_2093_p4;
wire   [10:0] tmp_31_fu_2103_p3;
wire   [8:0] tmp_32_fu_2115_p3;
wire   [11:0] zext_ln242_1_fu_2111_p1;
wire   [11:0] zext_ln242_2_fu_2123_p1;
wire   [11:0] add_ln242_fu_2127_p2;
wire   [31:0] p_Val2_s_fu_2138_p1;
wire   [7:0] tmp_V_fu_2142_p4;
wire   [8:0] zext_ln339_fu_2156_p1;
wire   [8:0] add_ln339_fu_2160_p2;
wire   [7:0] sub_ln1311_fu_2174_p2;
wire  signed [8:0] sext_ln1311_fu_2180_p1;
wire   [24:0] mantissa_V_fu_2192_p4;
wire  signed [31:0] sext_ln1311_1_fu_2205_p1;
wire  signed [24:0] sext_ln1311_4_fu_2208_p1;
wire   [62:0] zext_ln682_fu_2201_p1;
wire   [62:0] zext_ln1287_fu_2211_p1;
wire   [24:0] r_V_fu_2215_p2;
wire   [0:0] tmp_34_fu_2227_p3;
wire   [62:0] r_V_1_fu_2221_p2;
wire   [15:0] zext_ln662_fu_2235_p1;
wire   [15:0] tmp_30_fu_2239_p4;
wire   [3:0] lshr_ln2_fu_2300_p4;
wire   [10:0] tmp_25_fu_2310_p3;
wire   [8:0] tmp_26_fu_2322_p3;
wire   [11:0] zext_ln253_2_fu_2318_p1;
wire   [11:0] zext_ln253_3_fu_2330_p1;
wire   [11:0] zext_ln253_4_fu_2358_p1;
wire   [11:0] add_ln253_1_fu_2362_p2;
wire   [7:0] add_ln263_fu_2425_p2;
wire   [7:0] add_ln263_1_fu_2451_p2;
wire   [7:0] add_ln263_2_fu_2477_p2;
wire   [7:0] add_ln263_3_fu_2503_p2;
wire   [7:0] add_ln263_4_fu_2529_p2;
wire   [7:0] add_ln263_5_fu_2555_p2;
wire   [7:0] add_ln263_6_fu_2581_p2;
wire   [7:0] add_ln263_7_fu_2613_p2;
wire   [7:0] or_ln264_fu_2633_p2;
wire   [7:0] shl_ln262_1_fu_2643_p2;
wire   [7:0] or_ln264_1_fu_2653_p2;
wire   [7:0] shl_ln262_2_fu_2664_p2;
wire   [7:0] or_ln264_2_fu_2674_p2;
wire   [7:0] shl_ln262_3_fu_2685_p2;
wire   [7:0] or_ln264_3_fu_2695_p2;
wire   [7:0] shl_ln262_4_fu_2706_p2;
wire   [7:0] or_ln264_4_fu_2716_p2;
wire   [7:0] shl_ln262_5_fu_2727_p2;
wire   [7:0] or_ln264_5_fu_2737_p2;
wire   [7:0] shl_ln262_6_fu_2748_p2;
wire   [7:0] or_ln264_6_fu_2758_p2;
wire   [7:0] shl_ln262_7_fu_2769_p2;
wire   [7:0] or_ln264_7_fu_2779_p2;
wire   [11:0] zext_ln271_1_fu_2812_p1;
wire   [31:0] p_Val2_4_fu_2821_p1;
wire   [7:0] tmp_V_2_fu_2825_p4;
wire   [8:0] zext_ln339_1_fu_2839_p1;
wire   [8:0] add_ln339_1_fu_2843_p2;
wire   [7:0] sub_ln1311_1_fu_2857_p2;
wire  signed [8:0] sext_ln1311_2_fu_2863_p1;
wire   [24:0] mantissa_V_1_fu_2886_p4;
wire  signed [31:0] sext_ln1311_3_fu_2899_p1;
wire  signed [24:0] sext_ln1311_5_fu_2902_p1;
wire   [62:0] zext_ln682_1_fu_2895_p1;
wire   [62:0] zext_ln1287_1_fu_2905_p1;
wire   [24:0] r_V_2_fu_2909_p2;
wire   [0:0] tmp_37_fu_2921_p3;
wire   [62:0] r_V_3_fu_2915_p2;
wire   [15:0] zext_ln662_1_fu_2929_p1;
wire   [15:0] tmp_33_fu_2933_p4;
reg   [47:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

DWT_color_row #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
row_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_address0),
    .ce0(row_ce0),
    .we0(row_we0),
    .d0(reg_1147),
    .q0(row_q0),
    .address1(row_address1),
    .ce1(row_ce1),
    .q1(row_q1)
);

DWT_color_column #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
column_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(column_address0),
    .ce0(column_ce0),
    .we0(column_we0),
    .d0(reg_1147),
    .q0(column_q0),
    .address1(column_address1),
    .ce1(column_ce1),
    .q1(column_q1)
);

IDWT_tempr #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
tempr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempr_address0),
    .ce0(tempr_ce0),
    .we0(tempr_we0),
    .d0(grp_fu_1095_p1),
    .q0(tempr_q0),
    .address1(tempr_address1),
    .ce1(tempr_ce1),
    .we1(tempr_we1),
    .d1(grp_fu_1099_p1)
);

IDWT_tempc #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
tempc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempc_address0),
    .ce0(tempc_ce0),
    .we0(tempc_we0),
    .d0(grp_fu_1095_p1),
    .q0(tempc_q0),
    .address1(tempc_address1),
    .ce1(tempc_ce1),
    .we1(tempc_we1),
    .d1(grp_fu_1099_p1)
);

DWT_Accel_uitofp_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
DWT_Accel_uitofp_bkb_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1092_p0),
    .ce(1'b1),
    .dout(grp_fu_1092_p1)
);

DWT_Accel_fptrunccud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
DWT_Accel_fptrunccud_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1095_p0),
    .ce(1'b1),
    .dout(grp_fu_1095_p1)
);

DWT_Accel_fptrunccud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
DWT_Accel_fptrunccud_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1099_p0),
    .ce(1'b1),
    .dout(grp_fu_1099_p1)
);

DWT_Accel_fpext_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
DWT_Accel_fpext_3dEe_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1105_p0),
    .ce(1'b1),
    .dout(grp_fu_1105_p1)
);

DWT_Accel_fpext_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
DWT_Accel_fpext_3dEe_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1109_p0),
    .ce(1'b1),
    .dout(grp_fu_1109_p1)
);

DWT_Accel_dadd_64jbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DWT_Accel_dadd_64jbC_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p0),
    .din1(grp_fu_1119_p1),
    .ce(1'b1),
    .dout(grp_fu_1119_p2)
);

DWT_Accel_dsub_64kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DWT_Accel_dsub_64kbM_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1123_p0),
    .din1(grp_fu_1123_p1),
    .ce(1'b1),
    .dout(grp_fu_1123_p2)
);

DWT_Accel_dmul_64fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DWT_Accel_dmul_64fYi_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1127_p0),
    .din1(64'd4602678819172646912),
    .ce(1'b1),
    .dout(grp_fu_1127_p2)
);

DWT_Accel_dmul_64fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DWT_Accel_dmul_64fYi_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1132_p0),
    .din1(64'd4602678819172646912),
    .ce(1'b1),
    .dout(grp_fu_1132_p2)
);

DWT_Accel_dmul_64fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DWT_Accel_dmul_64fYi_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .din1(64'd4611686018427387904),
    .ce(1'b1),
    .dout(grp_fu_1137_p2)
);

DWT_Accel_dmul_64fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DWT_Accel_dmul_64fYi_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1142_p0),
    .din1(64'd4611686018427387904),
    .ce(1'b1),
    .dout(grp_fu_1142_p2)
);

DWT_Accel_mux_832ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
DWT_Accel_mux_832ibs_U108(
    .din0(C_0_q0),
    .din1(C_1_q0),
    .din2(C_2_q0),
    .din3(C_3_q0),
    .din4(C_4_q0),
    .din5(C_5_q0),
    .din6(C_6_q0),
    .din7(C_7_q0),
    .din8(tmp_1_fu_1607_p9),
    .dout(tmp_1_fu_1607_p10)
);

DWT_Accel_mux_832ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
DWT_Accel_mux_832ibs_U109(
    .din0(C_0_q0),
    .din1(C_1_q0),
    .din2(C_2_q0),
    .din3(C_3_q0),
    .din4(C_4_q0),
    .din5(C_5_q0),
    .din6(C_6_q0),
    .din7(C_7_q0),
    .din8(zext_ln253_1_reg_3310),
    .dout(tmp_2_87_fu_2379_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state13) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln223_fu_1530_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln223_fu_1530_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state57) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln251_fu_2346_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone)))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln251_fu_2346_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln219_fu_1509_p2 == 1'd1))) begin
        i1_0_reg_1046 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state87) & ((icmp_ln267_fu_2790_p2 == 1'd1) | (icmp_ln249_reg_3302 == 1'd0)))) begin
        i1_0_reg_1046 <= i_1_reg_3297;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln221_fu_1521_p2 == 1'd1) & (icmp_ln219_fu_1509_p2 == 1'd0))) begin
        i_0_reg_1011 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        i_0_reg_1011 <= i_reg_3035;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (icmp_ln249_fu_2287_p2 == 1'd1) & (icmp_ln247_fu_2275_p2 == 1'd0))) begin
        j2_0_reg_1057 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        j2_0_reg_1057 <= j_reg_3330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln238_fu_2067_p2 == 1'd1) | (icmp_ln221_reg_3021 == 1'd0)))) begin
        j_0_reg_1000 <= j_1_reg_3016;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_29_fu_1453_p3 == 1'd0))) begin
        j_0_reg_1000 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (icmp_ln247_fu_2275_p2 == 1'd1))) begin
        k_0_reg_988 <= k_fu_2340_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_0_reg_988 <= 2'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln251_fu_2346_p2 == 1'd1))) begin
        l3_0_0_reg_1069 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln256_reg_3385 == 1'd0))) begin
        l3_0_0_reg_1069 <= add_ln256_reg_3542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln223_fu_1530_p2 == 1'd1))) begin
        l_0_0_reg_1023 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln227_reg_3090 == 1'd0))) begin
        l_0_0_reg_1023 <= add_ln227_reg_3247;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        o5_0_reg_1081 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        o5_0_reg_1081 <= o_1_reg_3550;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        o_0_reg_1035 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        o_0_reg_1035 <= o_reg_3255;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln227_reg_3090 == 1'd0))) begin
        add_ln227_reg_3247 <= add_ln227_fu_1886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln240_fu_2079_p2 == 1'd1) & (icmp_ln221_reg_3021 == 1'd1) & (icmp_ln238_fu_2067_p2 == 1'd0))) begin
        add_ln242_1_reg_3273 <= add_ln242_1_fu_2133_p2;
        trunc_ln242_reg_3269 <= trunc_ln242_fu_2089_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (icmp_ln249_fu_2287_p2 == 1'd1) & (icmp_ln247_fu_2275_p2 == 1'd0))) begin
        add_ln253_reg_3315[11 : 5] <= add_ln253_fu_2334_p2[11 : 5];
        trunc_ln253_reg_3306 <= trunc_ln253_fu_2292_p1;
        zext_ln253_1_reg_3310[2 : 0] <= zext_ln253_1_fu_2296_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln256_reg_3385 == 1'd0))) begin
        add_ln256_reg_3542 <= add_ln256_fu_2623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (icmp_ln269_fu_2802_p2 == 1'd1) & (icmp_ln249_reg_3302 == 1'd1) & (icmp_ln267_fu_2790_p2 == 1'd0))) begin
        add_ln271_reg_3559 <= add_ln271_fu_2816_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        i_1_reg_3297 <= i_1_fu_2281_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_3035 <= i_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln219_fu_1509_p2 == 1'd0))) begin
        icmp_ln221_reg_3021 <= icmp_ln221_fu_1521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln227_reg_3090 <= icmp_ln227_fu_1638_p2;
        icmp_ln231_reg_3094_pp0_iter1_reg <= icmp_ln231_reg_3094;
        icmp_ln231_reg_3094_pp0_iter2_reg <= icmp_ln231_reg_3094_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln227_reg_3090 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln231_1_reg_3113 <= icmp_ln231_1_fu_1678_p2;
        or_ln227_reg_3108[6 : 1] <= or_ln227_fu_1668_p2[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln231_1_reg_3113_pp0_iter1_reg <= icmp_ln231_1_reg_3113;
        icmp_ln231_1_reg_3113_pp0_iter2_reg <= icmp_ln231_1_reg_3113_pp0_iter1_reg;
        or_ln227_reg_3108_pp0_iter1_reg[6 : 1] <= or_ln227_reg_3108[6 : 1];
        or_ln227_reg_3108_pp0_iter2_reg[6 : 1] <= or_ln227_reg_3108_pp0_iter1_reg[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln227_reg_3090 == 1'd0))) begin
        icmp_ln231_2_reg_3132 <= icmp_ln231_2_fu_1708_p2;
        or_ln227_1_reg_3127[0] <= or_ln227_1_fu_1698_p2[0];
or_ln227_1_reg_3127[6 : 2] <= or_ln227_1_fu_1698_p2[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln231_2_reg_3132_pp0_iter1_reg <= icmp_ln231_2_reg_3132;
        icmp_ln231_2_reg_3132_pp0_iter2_reg <= icmp_ln231_2_reg_3132_pp0_iter1_reg;
        or_ln227_1_reg_3127_pp0_iter1_reg[0] <= or_ln227_1_reg_3127[0];
or_ln227_1_reg_3127_pp0_iter1_reg[6 : 2] <= or_ln227_1_reg_3127[6 : 2];
        or_ln227_1_reg_3127_pp0_iter2_reg[0] <= or_ln227_1_reg_3127_pp0_iter1_reg[0];
or_ln227_1_reg_3127_pp0_iter2_reg[6 : 2] <= or_ln227_1_reg_3127_pp0_iter1_reg[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln227_reg_3090 == 1'd0))) begin
        icmp_ln231_3_reg_3151 <= icmp_ln231_3_fu_1738_p2;
        or_ln227_2_reg_3146[6 : 2] <= or_ln227_2_fu_1728_p2[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln231_3_reg_3151_pp0_iter1_reg <= icmp_ln231_3_reg_3151;
        icmp_ln231_3_reg_3151_pp0_iter2_reg <= icmp_ln231_3_reg_3151_pp0_iter1_reg;
        or_ln227_2_reg_3146_pp0_iter1_reg[6 : 2] <= or_ln227_2_reg_3146[6 : 2];
        or_ln227_2_reg_3146_pp0_iter2_reg[6 : 2] <= or_ln227_2_reg_3146_pp0_iter1_reg[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln227_reg_3090 == 1'd0))) begin
        icmp_ln231_4_reg_3170 <= icmp_ln231_4_fu_1768_p2;
        or_ln227_3_reg_3165[1 : 0] <= or_ln227_3_fu_1758_p2[1 : 0];
or_ln227_3_reg_3165[6 : 3] <= or_ln227_3_fu_1758_p2[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln231_4_reg_3170_pp0_iter1_reg <= icmp_ln231_4_reg_3170;
        icmp_ln231_4_reg_3170_pp0_iter2_reg <= icmp_ln231_4_reg_3170_pp0_iter1_reg;
        or_ln227_3_reg_3165_pp0_iter1_reg[1 : 0] <= or_ln227_3_reg_3165[1 : 0];
or_ln227_3_reg_3165_pp0_iter1_reg[6 : 3] <= or_ln227_3_reg_3165[6 : 3];
        or_ln227_3_reg_3165_pp0_iter2_reg[1 : 0] <= or_ln227_3_reg_3165_pp0_iter1_reg[1 : 0];
or_ln227_3_reg_3165_pp0_iter2_reg[6 : 3] <= or_ln227_3_reg_3165_pp0_iter1_reg[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln227_reg_3090 == 1'd0))) begin
        icmp_ln231_5_reg_3189 <= icmp_ln231_5_fu_1798_p2;
        or_ln227_4_reg_3184[1] <= or_ln227_4_fu_1788_p2[1];
or_ln227_4_reg_3184[6 : 3] <= or_ln227_4_fu_1788_p2[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln231_5_reg_3189_pp0_iter1_reg <= icmp_ln231_5_reg_3189;
        icmp_ln231_5_reg_3189_pp0_iter2_reg <= icmp_ln231_5_reg_3189_pp0_iter1_reg;
        or_ln227_4_reg_3184_pp0_iter1_reg[1] <= or_ln227_4_reg_3184[1];
or_ln227_4_reg_3184_pp0_iter1_reg[6 : 3] <= or_ln227_4_reg_3184[6 : 3];
        or_ln227_4_reg_3184_pp0_iter2_reg[1] <= or_ln227_4_reg_3184_pp0_iter1_reg[1];
or_ln227_4_reg_3184_pp0_iter2_reg[6 : 3] <= or_ln227_4_reg_3184_pp0_iter1_reg[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln227_reg_3090 == 1'd0))) begin
        icmp_ln231_6_reg_3208 <= icmp_ln231_6_fu_1828_p2;
        or_ln227_5_reg_3203[0] <= or_ln227_5_fu_1818_p2[0];
or_ln227_5_reg_3203[6 : 3] <= or_ln227_5_fu_1818_p2[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln231_6_reg_3208_pp0_iter1_reg <= icmp_ln231_6_reg_3208;
        icmp_ln231_6_reg_3208_pp0_iter2_reg <= icmp_ln231_6_reg_3208_pp0_iter1_reg;
        or_ln227_5_reg_3203_pp0_iter1_reg[0] <= or_ln227_5_reg_3203[0];
or_ln227_5_reg_3203_pp0_iter1_reg[6 : 3] <= or_ln227_5_reg_3203[6 : 3];
        or_ln227_5_reg_3203_pp0_iter2_reg[0] <= or_ln227_5_reg_3203_pp0_iter1_reg[0];
or_ln227_5_reg_3203_pp0_iter2_reg[6 : 3] <= or_ln227_5_reg_3203_pp0_iter1_reg[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln227_reg_3090 == 1'd0))) begin
        icmp_ln231_7_reg_3233 <= icmp_ln231_7_fu_1866_p2;
        or_ln227_6_reg_3228[6 : 3] <= or_ln227_6_fu_1856_p2[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln231_7_reg_3233_pp0_iter1_reg <= icmp_ln231_7_reg_3233;
        icmp_ln231_7_reg_3233_pp0_iter2_reg <= icmp_ln231_7_reg_3233_pp0_iter1_reg;
        or_ln227_6_reg_3228_pp0_iter1_reg[6 : 3] <= or_ln227_6_reg_3228[6 : 3];
        or_ln227_6_reg_3228_pp0_iter2_reg[6 : 3] <= or_ln227_6_reg_3228_pp0_iter1_reg[6 : 3];
        shl_ln_reg_3222_pp0_iter1_reg[7 : 1] <= shl_ln_reg_3222[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln227_fu_1638_p2 == 1'd0))) begin
        icmp_ln231_reg_3094 <= icmp_ln231_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (icmp_ln247_fu_2275_p2 == 1'd0))) begin
        icmp_ln249_reg_3302 <= icmp_ln249_fu_2287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln256_reg_3385 <= icmp_ln256_fu_2409_p2;
        icmp_ln260_reg_3389_pp1_iter1_reg <= icmp_ln260_reg_3389;
        icmp_ln260_reg_3389_pp1_iter2_reg <= icmp_ln260_reg_3389_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_1_reg_3408 <= icmp_ln260_1_fu_2441_p2;
        or_ln256_reg_3403[7 : 1] <= or_ln256_fu_2435_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        icmp_ln260_1_reg_3408_pp1_iter1_reg <= icmp_ln260_1_reg_3408;
        icmp_ln260_1_reg_3408_pp1_iter2_reg <= icmp_ln260_1_reg_3408_pp1_iter1_reg;
        or_ln256_reg_3403_pp1_iter1_reg[7 : 1] <= or_ln256_reg_3403[7 : 1];
        or_ln256_reg_3403_pp1_iter2_reg[7 : 1] <= or_ln256_reg_3403_pp1_iter1_reg[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_2_reg_3427 <= icmp_ln260_2_fu_2467_p2;
        or_ln256_1_reg_3422[0] <= or_ln256_1_fu_2461_p2[0];
or_ln256_1_reg_3422[7 : 2] <= or_ln256_1_fu_2461_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        icmp_ln260_2_reg_3427_pp1_iter1_reg <= icmp_ln260_2_reg_3427;
        icmp_ln260_2_reg_3427_pp1_iter2_reg <= icmp_ln260_2_reg_3427_pp1_iter1_reg;
        or_ln256_1_reg_3422_pp1_iter1_reg[0] <= or_ln256_1_reg_3422[0];
or_ln256_1_reg_3422_pp1_iter1_reg[7 : 2] <= or_ln256_1_reg_3422[7 : 2];
        or_ln256_1_reg_3422_pp1_iter2_reg[0] <= or_ln256_1_reg_3422_pp1_iter1_reg[0];
or_ln256_1_reg_3422_pp1_iter2_reg[7 : 2] <= or_ln256_1_reg_3422_pp1_iter1_reg[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_3_reg_3446 <= icmp_ln260_3_fu_2493_p2;
        or_ln256_2_reg_3441[7 : 2] <= or_ln256_2_fu_2487_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        icmp_ln260_3_reg_3446_pp1_iter1_reg <= icmp_ln260_3_reg_3446;
        icmp_ln260_3_reg_3446_pp1_iter2_reg <= icmp_ln260_3_reg_3446_pp1_iter1_reg;
        or_ln256_2_reg_3441_pp1_iter1_reg[7 : 2] <= or_ln256_2_reg_3441[7 : 2];
        or_ln256_2_reg_3441_pp1_iter2_reg[7 : 2] <= or_ln256_2_reg_3441_pp1_iter1_reg[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_4_reg_3465 <= icmp_ln260_4_fu_2519_p2;
        or_ln256_3_reg_3460[1 : 0] <= or_ln256_3_fu_2513_p2[1 : 0];
or_ln256_3_reg_3460[7 : 3] <= or_ln256_3_fu_2513_p2[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        icmp_ln260_4_reg_3465_pp1_iter1_reg <= icmp_ln260_4_reg_3465;
        icmp_ln260_4_reg_3465_pp1_iter2_reg <= icmp_ln260_4_reg_3465_pp1_iter1_reg;
        or_ln256_3_reg_3460_pp1_iter1_reg[1 : 0] <= or_ln256_3_reg_3460[1 : 0];
or_ln256_3_reg_3460_pp1_iter1_reg[7 : 3] <= or_ln256_3_reg_3460[7 : 3];
        or_ln256_3_reg_3460_pp1_iter2_reg[1 : 0] <= or_ln256_3_reg_3460_pp1_iter1_reg[1 : 0];
or_ln256_3_reg_3460_pp1_iter2_reg[7 : 3] <= or_ln256_3_reg_3460_pp1_iter1_reg[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_5_reg_3484 <= icmp_ln260_5_fu_2545_p2;
        or_ln256_4_reg_3479[1] <= or_ln256_4_fu_2539_p2[1];
or_ln256_4_reg_3479[7 : 3] <= or_ln256_4_fu_2539_p2[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        icmp_ln260_5_reg_3484_pp1_iter1_reg <= icmp_ln260_5_reg_3484;
        icmp_ln260_5_reg_3484_pp1_iter2_reg <= icmp_ln260_5_reg_3484_pp1_iter1_reg;
        or_ln256_4_reg_3479_pp1_iter1_reg[1] <= or_ln256_4_reg_3479[1];
or_ln256_4_reg_3479_pp1_iter1_reg[7 : 3] <= or_ln256_4_reg_3479[7 : 3];
        or_ln256_4_reg_3479_pp1_iter2_reg[1] <= or_ln256_4_reg_3479_pp1_iter1_reg[1];
or_ln256_4_reg_3479_pp1_iter2_reg[7 : 3] <= or_ln256_4_reg_3479_pp1_iter1_reg[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_6_reg_3503 <= icmp_ln260_6_fu_2571_p2;
        or_ln256_5_reg_3498[0] <= or_ln256_5_fu_2565_p2[0];
or_ln256_5_reg_3498[7 : 3] <= or_ln256_5_fu_2565_p2[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        icmp_ln260_6_reg_3503_pp1_iter1_reg <= icmp_ln260_6_reg_3503;
        icmp_ln260_6_reg_3503_pp1_iter2_reg <= icmp_ln260_6_reg_3503_pp1_iter1_reg;
        or_ln256_5_reg_3498_pp1_iter1_reg[0] <= or_ln256_5_reg_3498[0];
or_ln256_5_reg_3498_pp1_iter1_reg[7 : 3] <= or_ln256_5_reg_3498[7 : 3];
        or_ln256_5_reg_3498_pp1_iter2_reg[0] <= or_ln256_5_reg_3498_pp1_iter1_reg[0];
or_ln256_5_reg_3498_pp1_iter2_reg[7 : 3] <= or_ln256_5_reg_3498_pp1_iter1_reg[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln256_reg_3385 == 1'd0))) begin
        icmp_ln260_7_reg_3528 <= icmp_ln260_7_fu_2603_p2;
        or_ln256_6_reg_3523[7 : 3] <= or_ln256_6_fu_2597_p2[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        icmp_ln260_7_reg_3528_pp1_iter1_reg <= icmp_ln260_7_reg_3528;
        icmp_ln260_7_reg_3528_pp1_iter2_reg <= icmp_ln260_7_reg_3528_pp1_iter1_reg;
        or_ln256_6_reg_3523_pp1_iter1_reg[7 : 3] <= or_ln256_6_reg_3523[7 : 3];
        or_ln256_6_reg_3523_pp1_iter2_reg[7 : 3] <= or_ln256_6_reg_3523_pp1_iter1_reg[7 : 3];
        shl_ln262_reg_3517_pp1_iter1_reg[7 : 1] <= shl_ln262_reg_3517[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln256_fu_2409_p2 == 1'd0))) begin
        icmp_ln260_reg_3389 <= icmp_ln260_fu_2415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        isNeg_1_reg_3574 <= add_ln339_1_fu_2843_p2[32'd8];
        tmp_V_3_reg_3569 <= tmp_V_3_fu_2835_p1;
        ush_1_reg_3579 <= ush_1_fu_2867_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        isNeg_reg_3283 <= add_ln339_fu_2160_p2[32'd8];
        tmp_V_1_reg_3278 <= tmp_V_1_fu_2152_p1;
        ush_reg_3288 <= ush_fu_2184_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_3016 <= j_1_fu_1515_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        j_reg_3330 <= j_fu_2352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_29_fu_1453_p3 == 1'd0))) begin
        level_col_reg_2961 <= level_col_fu_1469_p2;
        level_row_reg_2975 <= level_row_fu_1475_p2;
        zext_ln219_reg_3001[5 : 0] <= zext_ln219_fu_1505_p1[5 : 0];
        zext_ln221_reg_2980[6 : 0] <= zext_ln221_fu_1491_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (icmp_ln249_reg_3302 == 1'd1))) begin
        o_1_reg_3550 <= o_1_fu_2796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln221_reg_3021 == 1'd1))) begin
        o_reg_3255 <= o_fu_2073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_1147 <= grp_fu_1092_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln260_reg_3389 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln231_reg_3094 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0)))) begin
        reg_1165 <= grp_fu_1105_p1;
        reg_1170 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln260_1_reg_3408 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln231_1_reg_3113 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0)))) begin
        reg_1175 <= grp_fu_1105_p1;
        reg_1180 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln260_2_reg_3427 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln231_2_reg_3132 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0)))) begin
        reg_1185 <= grp_fu_1105_p1;
        reg_1190 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln260_3_reg_3446 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln231_3_reg_3151 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0)))) begin
        reg_1195 <= grp_fu_1105_p1;
        reg_1200 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln260_4_reg_3465 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln231_4_reg_3170 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0)))) begin
        reg_1205 <= grp_fu_1105_p1;
        reg_1210 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln260_5_reg_3484 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln231_5_reg_3189 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0)))) begin
        reg_1215 <= grp_fu_1105_p1;
        reg_1220 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln260_reg_3389 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_reg_3094 == 1'd1)))) begin
        reg_1225 <= grp_fu_1127_p2;
        reg_1231 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln260_6_reg_3503 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_6_reg_3208 == 1'd1)))) begin
        reg_1237 <= grp_fu_1105_p1;
        reg_1242 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln260_1_reg_3408 == 1'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln231_1_reg_3113 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1247 <= grp_fu_1127_p2;
        reg_1253 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln260_7_reg_3528 == 1'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln231_7_reg_3233 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1259 <= grp_fu_1105_p1;
        reg_1264 <= grp_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln260_2_reg_3427 == 1'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln231_2_reg_3132 == 1'd1)))) begin
        reg_1269 <= grp_fu_1127_p2;
        reg_1275 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln260_3_reg_3446 == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln231_3_reg_3151 == 1'd1)))) begin
        reg_1281 <= grp_fu_1127_p2;
        reg_1287 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln260_4_reg_3465 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln231_4_reg_3170 == 1'd1)))) begin
        reg_1293 <= grp_fu_1127_p2;
        reg_1299 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln260_reg_3389_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln231_reg_3094_pp0_iter1_reg == 1'd1)))) begin
        reg_1305 <= grp_fu_1119_p2;
        reg_1310 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln260_5_reg_3484 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln231_5_reg_3189 == 1'd1)))) begin
        reg_1315 <= grp_fu_1127_p2;
        reg_1321 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln260_1_reg_3408_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln231_1_reg_3113_pp0_iter1_reg == 1'd1)))) begin
        reg_1327 <= grp_fu_1119_p2;
        reg_1332 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln260_6_reg_3503 == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln231_6_reg_3208 == 1'd1)))) begin
        reg_1337 <= grp_fu_1127_p2;
        reg_1343 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln260_2_reg_3427_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln231_2_reg_3132_pp0_iter1_reg == 1'd1)))) begin
        reg_1349 <= grp_fu_1119_p2;
        reg_1354 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln260_7_reg_3528 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln231_7_reg_3233 == 1'd1)))) begin
        reg_1359 <= grp_fu_1127_p2;
        reg_1365 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln260_3_reg_3446_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_3_reg_3151_pp0_iter1_reg == 1'd1)))) begin
        reg_1371 <= grp_fu_1119_p2;
        reg_1376 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln260_4_reg_3465_pp1_iter1_reg == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln231_4_reg_3170_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1381 <= grp_fu_1119_p2;
        reg_1386 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln260_5_reg_3484_pp1_iter1_reg == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln231_5_reg_3189_pp0_iter1_reg == 1'd1)))) begin
        reg_1391 <= grp_fu_1119_p2;
        reg_1396 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln260_6_reg_3503_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln260_4_reg_3465_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln260_2_reg_3427_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln260_reg_3389_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln231_4_reg_3170_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln231_2_reg_3132_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln231_reg_3094_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln231_6_reg_3208_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1401 <= grp_fu_1137_p2;
        reg_1406 <= grp_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln260_6_reg_3503_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln231_6_reg_3208_pp0_iter1_reg == 1'd1)))) begin
        reg_1411 <= grp_fu_1119_p2;
        reg_1416 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln260_5_reg_3484_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln260_3_reg_3446_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln260_1_reg_3408_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln260_7_reg_3528_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_5_reg_3189_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln231_3_reg_3151_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln231_1_reg_3113_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln231_7_reg_3233_pp0_iter2_reg == 1'd1)))) begin
        reg_1421 <= grp_fu_1137_p2;
        reg_1426 <= grp_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln260_7_reg_3528_pp1_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln231_7_reg_3233_pp0_iter1_reg == 1'd1)))) begin
        reg_1431 <= grp_fu_1119_p2;
        reg_1436 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln260_reg_3389 == 1'd1) & (icmp_ln256_reg_3385 == 1'd0))) begin
        shl_ln262_reg_3517[7 : 1] <= shl_ln262_fu_2591_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln231_reg_3094 == 1'd1) & (icmp_ln227_reg_3090 == 1'd0))) begin
        shl_ln_reg_3222[7 : 1] <= shl_ln_fu_1848_p3[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_1_reg_3080 <= tmp_1_fu_1607_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        tmp_2_87_reg_3375 <= tmp_2_87_fu_2379_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln221_fu_1521_p2 == 1'd1) & (icmp_ln219_fu_1509_p2 == 1'd0))) begin
        zext_ln223_reg_3025[7 : 0] <= zext_ln223_fu_1526_p1[7 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_0_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_0_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_0_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_0_ce0 = 1'b1;
    end else begin
        C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_0_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_0_d0 = val_V_fu_2249_p3;
    end else begin
        C_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd0)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd0)))) begin
        C_0_we0 = 1'b1;
    end else begin
        C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_1_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_1_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_1_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_1_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_1_ce0 = 1'b1;
    end else begin
        C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_1_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_1_d0 = val_V_fu_2249_p3;
    end else begin
        C_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd1)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd1)))) begin
        C_1_we0 = 1'b1;
    end else begin
        C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_2_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_2_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_2_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_2_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_2_ce0 = 1'b1;
    end else begin
        C_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_2_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_2_d0 = val_V_fu_2249_p3;
    end else begin
        C_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd2)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd2)))) begin
        C_2_we0 = 1'b1;
    end else begin
        C_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_3_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_3_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_3_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_3_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_3_ce0 = 1'b1;
    end else begin
        C_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_3_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_3_d0 = val_V_fu_2249_p3;
    end else begin
        C_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd3)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd3)))) begin
        C_3_we0 = 1'b1;
    end else begin
        C_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_4_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_4_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_4_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_4_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_4_ce0 = 1'b1;
    end else begin
        C_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_4_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_4_d0 = val_V_fu_2249_p3;
    end else begin
        C_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd4)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd4)))) begin
        C_4_we0 = 1'b1;
    end else begin
        C_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_5_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_5_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_5_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_5_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_5_ce0 = 1'b1;
    end else begin
        C_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_5_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_5_d0 = val_V_fu_2249_p3;
    end else begin
        C_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd5)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd5)))) begin
        C_5_we0 = 1'b1;
    end else begin
        C_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_6_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_6_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_6_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_6_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_6_ce0 = 1'b1;
    end else begin
        C_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_6_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_6_d0 = val_V_fu_2249_p3;
    end else begin
        C_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd6)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd6)))) begin
        C_6_we0 = 1'b1;
    end else begin
        C_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_7_address0 = zext_ln271_2_fu_2875_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        C_7_address0 = zext_ln253_5_fu_2367_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_7_address0 = zext_ln242_3_fu_2264_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_7_address0 = zext_ln225_4_fu_1587_p1;
    end else begin
        C_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state48))) begin
        C_7_ce0 = 1'b1;
    end else begin
        C_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        C_7_d0 = val_V_1_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        C_7_d0 = val_V_fu_2249_p3;
    end else begin
        C_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & (trunc_ln253_reg_3306 == 3'd7)) | ((1'b1 == ap_CS_fsm_state45) & (trunc_ln242_reg_3269 == 3'd7)))) begin
        C_7_we0 = 1'b1;
    end else begin
        C_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln227_fu_1638_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln256_fu_2409_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state57 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state57 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (tmp_29_fu_1453_p3 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln256_reg_3385 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_l3_0_0_phi_fu_1073_p4 = add_ln256_reg_3542;
    end else begin
        ap_phi_mux_l3_0_0_phi_fu_1073_p4 = l3_0_0_reg_1069;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln227_reg_3090 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_l_0_0_phi_fu_1027_p4 = add_ln227_reg_3247;
    end else begin
        ap_phi_mux_l_0_0_phi_fu_1027_p4 = l_0_0_reg_1023;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_29_fu_1453_p3 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        column_address0 = zext_ln234_22_fu_1881_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        column_address0 = zext_ln234_19_fu_1843_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        column_address0 = zext_ln234_16_fu_1813_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        column_address0 = zext_ln234_13_fu_1783_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        column_address0 = zext_ln234_10_fu_1753_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        column_address0 = zext_ln234_7_fu_1723_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        column_address0 = zext_ln234_4_fu_1693_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        column_address0 = zext_ln234_fu_1653_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        column_address0 = zext_ln225_fu_1633_p1;
    end else begin
        column_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            column_address1 = zext_ln234_21_fu_1871_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            column_address1 = zext_ln234_18_fu_1833_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            column_address1 = zext_ln234_15_fu_1803_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            column_address1 = zext_ln234_12_fu_1773_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            column_address1 = zext_ln234_9_fu_1743_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            column_address1 = zext_ln234_6_fu_1713_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            column_address1 = zext_ln234_3_fu_1683_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            column_address1 = zext_ln234_1_fu_1663_p1;
        end else begin
            column_address1 = 'bx;
        end
    end else begin
        column_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        column_ce0 = 1'b1;
    end else begin
        column_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        column_ce1 = 1'b1;
    end else begin
        column_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        column_we0 = 1'b1;
    end else begin
        column_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_1092_p0 = zext_ln253_6_fu_2400_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1092_p0 = zext_ln225_5_fu_1629_p1;
    end else begin
        grp_fu_1092_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1095_p0 = reg_1421;
    end else if ((((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1095_p0 = reg_1401;
    end else begin
        grp_fu_1095_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1099_p0 = reg_1426;
    end else if ((((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1099_p0 = reg_1406;
    end else begin
        grp_fu_1099_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)) | ((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5)) | ((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)))) begin
        grp_fu_1105_p0 = row_q1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1105_p0 = row_q0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1105_p0 = column_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1105_p0 = column_q0;
    end else begin
        grp_fu_1105_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)) | ((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5)) | ((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)))) begin
        grp_fu_1109_p0 = row_q0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1109_p0 = row_q1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1109_p0 = column_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1109_p0 = column_q1;
    end else begin
        grp_fu_1109_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1119_p0 = reg_1359;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1119_p0 = reg_1337;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1119_p0 = reg_1315;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1119_p0 = reg_1293;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1119_p0 = reg_1281;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1119_p0 = reg_1269;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1119_p0 = reg_1247;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1119_p0 = reg_1225;
    end else begin
        grp_fu_1119_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1119_p1 = reg_1365;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1119_p1 = reg_1343;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1119_p1 = reg_1321;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1119_p1 = reg_1299;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1119_p1 = reg_1287;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1119_p1 = reg_1275;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1119_p1 = reg_1253;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1119_p1 = reg_1231;
    end else begin
        grp_fu_1119_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1123_p0 = reg_1359;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1123_p0 = reg_1337;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1123_p0 = reg_1315;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1123_p0 = reg_1293;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1123_p0 = reg_1281;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1123_p0 = reg_1269;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1123_p0 = reg_1247;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1123_p0 = reg_1225;
    end else begin
        grp_fu_1123_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1123_p1 = reg_1365;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1123_p1 = reg_1343;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1123_p1 = reg_1321;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1123_p1 = reg_1299;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1123_p1 = reg_1287;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1123_p1 = reg_1275;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1123_p1 = reg_1253;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1123_p1 = reg_1231;
    end else begin
        grp_fu_1123_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1127_p0 = reg_1259;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1127_p0 = reg_1237;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1127_p0 = reg_1215;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1127_p0 = reg_1205;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1127_p0 = reg_1195;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1127_p0 = reg_1185;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1127_p0 = reg_1175;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1127_p0 = reg_1165;
    end else begin
        grp_fu_1127_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1132_p0 = reg_1264;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1132_p0 = reg_1242;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1132_p0 = reg_1220;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1132_p0 = reg_1210;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1132_p0 = reg_1200;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1132_p0 = reg_1190;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1132_p0 = reg_1180;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1132_p0 = reg_1170;
    end else begin
        grp_fu_1132_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1137_p0 = reg_1431;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1137_p0 = reg_1411;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1137_p0 = reg_1391;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1137_p0 = reg_1381;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1137_p0 = reg_1371;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1137_p0 = reg_1349;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1137_p0 = reg_1327;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1137_p0 = reg_1305;
    end else begin
        grp_fu_1137_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1142_p0 = reg_1436;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1142_p0 = reg_1416;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1142_p0 = reg_1396;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1142_p0 = reg_1386;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1142_p0 = reg_1376;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1142_p0 = reg_1354;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1142_p0 = reg_1332;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1142_p0 = reg_1310;
    end else begin
        grp_fu_1142_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        row_address0 = zext_ln263_22_fu_2618_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6))) begin
        row_address0 = zext_ln263_19_fu_2586_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5))) begin
        row_address0 = zext_ln263_16_fu_2560_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        row_address0 = zext_ln263_13_fu_2534_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        row_address0 = zext_ln263_10_fu_2508_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        row_address0 = zext_ln263_7_fu_2482_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        row_address0 = zext_ln263_4_fu_2456_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        row_address0 = zext_ln263_fu_2420_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        row_address0 = zext_ln253_fu_2404_p1;
    end else begin
        row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
            row_address1 = zext_ln263_21_fu_2608_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
            row_address1 = zext_ln263_18_fu_2576_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
            row_address1 = zext_ln263_15_fu_2550_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
            row_address1 = zext_ln263_12_fu_2524_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
            row_address1 = zext_ln263_9_fu_2498_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            row_address1 = zext_ln263_6_fu_2472_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            row_address1 = zext_ln263_3_fu_2446_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
            row_address1 = zext_ln263_1_fu_2430_p1;
        end else begin
            row_address1 = 'bx;
        end
    end else begin
        row_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        row_ce0 = 1'b1;
    end else begin
        row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        row_ce1 = 1'b1;
    end else begin
        row_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        row_we0 = 1'b1;
    end else begin
        row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tempc_address0 = zext_ln242_fu_2084_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        tempc_address0 = zext_ln234_23_fu_2051_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        tempc_address0 = zext_ln234_20_fu_2028_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        tempc_address0 = zext_ln234_17_fu_2005_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        tempc_address0 = zext_ln234_14_fu_1982_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tempc_address0 = zext_ln234_11_fu_1959_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        tempc_address0 = zext_ln234_8_fu_1936_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        tempc_address0 = zext_ln234_5_fu_1913_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        tempc_address0 = zext_ln234_2_fu_1892_p1;
    end else begin
        tempc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        tempc_address1 = zext_ln235_7_fu_2062_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        tempc_address1 = zext_ln235_6_fu_2039_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        tempc_address1 = zext_ln235_5_fu_2016_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        tempc_address1 = zext_ln235_4_fu_1993_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tempc_address1 = zext_ln235_3_fu_1970_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        tempc_address1 = zext_ln235_2_fu_1947_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        tempc_address1 = zext_ln235_1_fu_1924_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        tempc_address1 = zext_ln235_fu_1901_p1;
    end else begin
        tempc_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        tempc_ce0 = 1'b1;
    end else begin
        tempc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        tempc_ce1 = 1'b1;
    end else begin
        tempc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_3_reg_3151_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln231_2_reg_3132_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln231_1_reg_3113_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln231_reg_3094_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln231_7_reg_3233_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln231_6_reg_3208_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln231_5_reg_3189_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln231_4_reg_3170_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        tempc_we0 = 1'b1;
    end else begin
        tempc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_3_reg_3151_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln231_2_reg_3132_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln231_1_reg_3113_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln231_reg_3094_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln231_7_reg_3233_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln231_6_reg_3208_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln231_5_reg_3189_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln231_4_reg_3170_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        tempc_we1 = 1'b1;
    end else begin
        tempc_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        tempr_address0 = zext_ln271_fu_2807_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
        tempr_address0 = zext_ln263_23_fu_2774_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        tempr_address0 = zext_ln263_20_fu_2753_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        tempr_address0 = zext_ln263_17_fu_2732_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        tempr_address0 = zext_ln263_14_fu_2711_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        tempr_address0 = zext_ln263_11_fu_2690_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
        tempr_address0 = zext_ln263_8_fu_2669_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        tempr_address0 = zext_ln263_5_fu_2648_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        tempr_address0 = zext_ln263_2_fu_2629_p1;
    end else begin
        tempr_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
        tempr_address1 = zext_ln264_7_fu_2785_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        tempr_address1 = zext_ln264_6_fu_2764_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        tempr_address1 = zext_ln264_5_fu_2743_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        tempr_address1 = zext_ln264_4_fu_2722_p1;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        tempr_address1 = zext_ln264_3_fu_2701_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
        tempr_address1 = zext_ln264_2_fu_2680_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        tempr_address1 = zext_ln264_1_fu_2659_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        tempr_address1 = zext_ln264_fu_2638_p1;
    end else begin
        tempr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        tempr_ce0 = 1'b1;
    end else begin
        tempr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        tempr_ce1 = 1'b1;
    end else begin
        tempr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln260_4_reg_3465_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln260_3_reg_3446_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln260_2_reg_3427_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln260_1_reg_3408_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln260_reg_3389_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln260_7_reg_3528_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln260_6_reg_3503_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln260_5_reg_3484_pp1_iter2_reg == 1'd1)))) begin
        tempr_we0 = 1'b1;
    end else begin
        tempr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln260_4_reg_3465_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln260_3_reg_3446_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln260_2_reg_3427_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln260_1_reg_3408_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln260_reg_3389_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln260_7_reg_3528_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln260_6_reg_3503_pp1_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln260_5_reg_3484_pp1_iter2_reg == 1'd1)))) begin
        tempr_we1 = 1'b1;
    end else begin
        tempr_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_29_fu_1453_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln219_fu_1509_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln221_fu_1521_p2 == 1'd1) & (icmp_ln219_fu_1509_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln223_fu_1530_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln227_fu_1638_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln227_fu_1638_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln238_fu_2067_p2 == 1'd1) | (icmp_ln221_reg_3021 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln221_reg_3021 == 1'd1) & (icmp_ln238_fu_2067_p2 == 1'd0) & (icmp_ln240_fu_2079_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (icmp_ln247_fu_2275_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b1 == ap_CS_fsm_state47) & (icmp_ln249_fu_2287_p2 == 1'd1) & (icmp_ln247_fu_2275_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln251_fu_2346_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln256_fu_2409_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln256_fu_2409_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((~((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone)) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if (((1'b1 == ap_CS_fsm_state87) & ((icmp_ln267_fu_2790_p2 == 1'd1) | (icmp_ln249_reg_3302 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((1'b1 == ap_CS_fsm_state87) & (icmp_ln249_reg_3302 == 1'd1) & (icmp_ln267_fu_2790_p2 == 1'd0) & (icmp_ln269_fu_2802_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln225_1_fu_1582_p2 = (zext_ln223_reg_3025 + add_ln225_fu_1576_p2);

assign add_ln225_fu_1576_p2 = (zext_ln225_2_fu_1560_p1 + zext_ln225_3_fu_1572_p1);

assign add_ln227_fu_1886_p2 = (l_0_0_reg_1023 + 7'd8);

assign add_ln234_1_fu_1688_p2 = (zext_ln219_reg_3001 + zext_ln227_fu_1674_p1);

assign add_ln234_2_fu_1718_p2 = (zext_ln219_reg_3001 + zext_ln227_1_fu_1704_p1);

assign add_ln234_3_fu_1748_p2 = (zext_ln219_reg_3001 + zext_ln227_2_fu_1734_p1);

assign add_ln234_4_fu_1778_p2 = (zext_ln219_reg_3001 + zext_ln227_3_fu_1764_p1);

assign add_ln234_5_fu_1808_p2 = (zext_ln219_reg_3001 + zext_ln227_4_fu_1794_p1);

assign add_ln234_6_fu_1838_p2 = (zext_ln219_reg_3001 + zext_ln227_5_fu_1824_p1);

assign add_ln234_7_fu_1876_p2 = (zext_ln219_reg_3001 + zext_ln227_6_fu_1862_p1);

assign add_ln234_fu_1658_p2 = (zext_ln219_reg_3001 + l_0_0_cast_fu_1644_p1);

assign add_ln242_1_fu_2133_p2 = (zext_ln223_reg_3025 + add_ln242_fu_2127_p2);

assign add_ln242_fu_2127_p2 = (zext_ln242_1_fu_2111_p1 + zext_ln242_2_fu_2123_p1);

assign add_ln253_1_fu_2362_p2 = (add_ln253_reg_3315 + zext_ln253_4_fu_2358_p1);

assign add_ln253_fu_2334_p2 = (zext_ln253_2_fu_2318_p1 + zext_ln253_3_fu_2330_p1);

assign add_ln256_fu_2623_p2 = (l3_0_0_reg_1069 + 8'd8);

assign add_ln263_1_fu_2451_p2 = (or_ln256_fu_2435_p2 + zext_ln221_reg_2980);

assign add_ln263_2_fu_2477_p2 = (or_ln256_1_fu_2461_p2 + zext_ln221_reg_2980);

assign add_ln263_3_fu_2503_p2 = (or_ln256_2_fu_2487_p2 + zext_ln221_reg_2980);

assign add_ln263_4_fu_2529_p2 = (or_ln256_3_fu_2513_p2 + zext_ln221_reg_2980);

assign add_ln263_5_fu_2555_p2 = (or_ln256_4_fu_2539_p2 + zext_ln221_reg_2980);

assign add_ln263_6_fu_2581_p2 = (or_ln256_5_fu_2565_p2 + zext_ln221_reg_2980);

assign add_ln263_7_fu_2613_p2 = (or_ln256_6_fu_2597_p2 + zext_ln221_reg_2980);

assign add_ln263_fu_2425_p2 = (ap_phi_mux_l3_0_0_phi_fu_1073_p4 + zext_ln221_reg_2980);

assign add_ln271_fu_2816_p2 = (zext_ln271_1_fu_2812_p1 + add_ln253_reg_3315);

assign add_ln339_1_fu_2843_p2 = ($signed(9'd385) + $signed(zext_ln339_1_fu_2839_p1));

assign add_ln339_fu_2160_p2 = ($signed(9'd385) + $signed(zext_ln339_fu_2156_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd47];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign i_1_fu_2281_p2 = (i1_0_reg_1046 + 7'd1);

assign i_fu_1536_p2 = (i_0_reg_1011 + 7'd1);

assign icmp_ln219_fu_1509_p2 = ((j_0_reg_1000 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_1521_p2 = ((j_0_reg_1000 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_1530_p2 = ((i_0_reg_1011 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1638_p2 = ((ap_phi_mux_l_0_0_phi_fu_1027_p4 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln231_1_fu_1678_p2 = ((or_ln227_fu_1668_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_2_fu_1708_p2 = ((or_ln227_1_fu_1698_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_3_fu_1738_p2 = ((or_ln227_2_fu_1728_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_4_fu_1768_p2 = ((or_ln227_3_fu_1758_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_5_fu_1798_p2 = ((or_ln227_4_fu_1788_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_6_fu_1828_p2 = ((or_ln227_5_fu_1818_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_7_fu_1866_p2 = ((or_ln227_6_fu_1856_p2 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln231_fu_1648_p2 = ((ap_phi_mux_l_0_0_phi_fu_1027_p4 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln238_fu_2067_p2 = ((o_0_reg_1035 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln240_fu_2079_p2 = ((o_0_reg_1035 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_2275_p2 = ((i1_0_reg_1046 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_2287_p2 = ((i1_0_reg_1046 < level_col_reg_2961) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_2346_p2 = ((j2_0_reg_1057 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_2409_p2 = ((ap_phi_mux_l3_0_0_phi_fu_1073_p4 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln260_1_fu_2441_p2 = ((or_ln256_fu_2435_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_2_fu_2467_p2 = ((or_ln256_1_fu_2461_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_3_fu_2493_p2 = ((or_ln256_2_fu_2487_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_4_fu_2519_p2 = ((or_ln256_3_fu_2513_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_5_fu_2545_p2 = ((or_ln256_4_fu_2539_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_6_fu_2571_p2 = ((or_ln256_5_fu_2565_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_7_fu_2603_p2 = ((or_ln256_6_fu_2597_p2 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_2415_p2 = ((ap_phi_mux_l3_0_0_phi_fu_1073_p4 < zext_ln221_reg_2980) ? 1'b1 : 1'b0);

assign icmp_ln267_fu_2790_p2 = ((o5_0_reg_1081 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_2802_p2 = ((o5_0_reg_1081 < level_row_reg_2975) ? 1'b1 : 1'b0);

assign isNeg_1_fu_2849_p3 = add_ln339_1_fu_2843_p2[32'd8];

assign isNeg_fu_2166_p3 = add_ln339_fu_2160_p2[32'd8];

assign j_1_fu_1515_p2 = (j_0_reg_1000 + 8'd1);

assign j_fu_2352_p2 = (j2_0_reg_1057 + 8'd1);

assign k_fu_2340_p2 = ($signed(k_0_reg_988) + $signed(2'd3));

assign l_0_0_cast_fu_1644_p1 = ap_phi_mux_l_0_0_phi_fu_1027_p4;

assign level_col_fu_1469_p2 = 7'd120 >> zext_ln214_1_fu_1465_p1;

assign level_row_fu_1475_p2 = 8'd160 >> zext_ln214_fu_1461_p1;

assign lshr_ln1_fu_1495_p4 = {{level_col_fu_1469_p2[6:1]}};

assign lshr_ln2_fu_2300_p4 = {{i1_0_reg_1046[6:3]}};

assign lshr_ln3_fu_1542_p4 = {{i_0_reg_1011[6:3]}};

assign lshr_ln4_fu_2093_p4 = {{o_0_reg_1035[6:3]}};

assign lshr_ln_fu_1481_p4 = {{level_row_fu_1475_p2[7:1]}};

assign mantissa_V_1_fu_2886_p4 = {{{{1'd1}, {tmp_V_3_reg_3569}}}, {1'd0}};

assign mantissa_V_fu_2192_p4 = {{{{1'd1}, {tmp_V_1_reg_3278}}}, {1'd0}};

assign o_1_fu_2796_p2 = (o5_0_reg_1081 + 8'd1);

assign o_fu_2073_p2 = (o_0_reg_1035 + 7'd1);

assign or_ln227_1_fu_1698_p2 = (l_0_0_reg_1023 | 7'd2);

assign or_ln227_2_fu_1728_p2 = (l_0_0_reg_1023 | 7'd3);

assign or_ln227_3_fu_1758_p2 = (l_0_0_reg_1023 | 7'd4);

assign or_ln227_4_fu_1788_p2 = (l_0_0_reg_1023 | 7'd5);

assign or_ln227_5_fu_1818_p2 = (l_0_0_reg_1023 | 7'd6);

assign or_ln227_6_fu_1856_p2 = (l_0_0_reg_1023 | 7'd7);

assign or_ln227_fu_1668_p2 = (l_0_0_reg_1023 | 7'd1);

assign or_ln235_1_fu_1918_p2 = (shl_ln233_1_fu_1906_p3 | 8'd1);

assign or_ln235_2_fu_1941_p2 = (shl_ln233_2_fu_1929_p3 | 8'd1);

assign or_ln235_3_fu_1964_p2 = (shl_ln233_3_fu_1952_p3 | 8'd1);

assign or_ln235_4_fu_1987_p2 = (shl_ln233_4_fu_1975_p3 | 8'd1);

assign or_ln235_5_fu_2010_p2 = (shl_ln233_5_fu_1998_p3 | 8'd1);

assign or_ln235_6_fu_2033_p2 = (shl_ln233_6_fu_2021_p3 | 8'd1);

assign or_ln235_7_fu_2056_p2 = (shl_ln233_7_fu_2044_p3 | 8'd1);

assign or_ln235_fu_1896_p2 = (shl_ln_reg_3222_pp0_iter1_reg | 8'd1);

assign or_ln256_1_fu_2461_p2 = (l3_0_0_reg_1069 | 8'd2);

assign or_ln256_2_fu_2487_p2 = (l3_0_0_reg_1069 | 8'd3);

assign or_ln256_3_fu_2513_p2 = (l3_0_0_reg_1069 | 8'd4);

assign or_ln256_4_fu_2539_p2 = (l3_0_0_reg_1069 | 8'd5);

assign or_ln256_5_fu_2565_p2 = (l3_0_0_reg_1069 | 8'd6);

assign or_ln256_6_fu_2597_p2 = (l3_0_0_reg_1069 | 8'd7);

assign or_ln256_fu_2435_p2 = (l3_0_0_reg_1069 | 8'd1);

assign or_ln264_1_fu_2653_p2 = (shl_ln262_1_fu_2643_p2 | 8'd1);

assign or_ln264_2_fu_2674_p2 = (shl_ln262_2_fu_2664_p2 | 8'd1);

assign or_ln264_3_fu_2695_p2 = (shl_ln262_3_fu_2685_p2 | 8'd1);

assign or_ln264_4_fu_2716_p2 = (shl_ln262_4_fu_2706_p2 | 8'd1);

assign or_ln264_5_fu_2737_p2 = (shl_ln262_5_fu_2727_p2 | 8'd1);

assign or_ln264_6_fu_2758_p2 = (shl_ln262_6_fu_2748_p2 | 8'd1);

assign or_ln264_7_fu_2779_p2 = (shl_ln262_7_fu_2769_p2 | 8'd1);

assign or_ln264_fu_2633_p2 = (shl_ln262_reg_3517_pp1_iter1_reg | 8'd1);

assign p_Val2_4_fu_2821_p1 = tempr_q0;

assign p_Val2_s_fu_2138_p1 = tempc_q0;

assign r_V_1_fu_2221_p2 = zext_ln682_fu_2201_p1 << zext_ln1287_fu_2211_p1;

assign r_V_2_fu_2909_p2 = mantissa_V_1_fu_2886_p4 >> sext_ln1311_5_fu_2902_p1;

assign r_V_3_fu_2915_p2 = zext_ln682_1_fu_2895_p1 << zext_ln1287_1_fu_2905_p1;

assign r_V_fu_2215_p2 = mantissa_V_fu_2192_p4 >> sext_ln1311_4_fu_2208_p1;

assign sext_ln1311_1_fu_2205_p1 = ush_reg_3288;

assign sext_ln1311_2_fu_2863_p1 = $signed(sub_ln1311_1_fu_2857_p2);

assign sext_ln1311_3_fu_2899_p1 = ush_1_reg_3579;

assign sext_ln1311_4_fu_2208_p1 = ush_reg_3288;

assign sext_ln1311_5_fu_2902_p1 = ush_1_reg_3579;

assign sext_ln1311_fu_2180_p1 = $signed(sub_ln1311_fu_2174_p2);

assign shl_ln233_1_fu_1906_p3 = {{or_ln227_reg_3108_pp0_iter2_reg}, {1'd0}};

assign shl_ln233_2_fu_1929_p3 = {{or_ln227_1_reg_3127_pp0_iter2_reg}, {1'd0}};

assign shl_ln233_3_fu_1952_p3 = {{or_ln227_2_reg_3146_pp0_iter2_reg}, {1'd0}};

assign shl_ln233_4_fu_1975_p3 = {{or_ln227_3_reg_3165_pp0_iter2_reg}, {1'd0}};

assign shl_ln233_5_fu_1998_p3 = {{or_ln227_4_reg_3184_pp0_iter2_reg}, {1'd0}};

assign shl_ln233_6_fu_2021_p3 = {{or_ln227_5_reg_3203_pp0_iter2_reg}, {1'd0}};

assign shl_ln233_7_fu_2044_p3 = {{or_ln227_6_reg_3228_pp0_iter2_reg}, {1'd0}};

assign shl_ln262_1_fu_2643_p2 = or_ln256_reg_3403_pp1_iter2_reg << 8'd1;

assign shl_ln262_2_fu_2664_p2 = or_ln256_1_reg_3422_pp1_iter2_reg << 8'd1;

assign shl_ln262_3_fu_2685_p2 = or_ln256_2_reg_3441_pp1_iter2_reg << 8'd1;

assign shl_ln262_4_fu_2706_p2 = or_ln256_3_reg_3460_pp1_iter2_reg << 8'd1;

assign shl_ln262_5_fu_2727_p2 = or_ln256_4_reg_3479_pp1_iter2_reg << 8'd1;

assign shl_ln262_6_fu_2748_p2 = or_ln256_5_reg_3498_pp1_iter2_reg << 8'd1;

assign shl_ln262_7_fu_2769_p2 = or_ln256_6_reg_3523_pp1_iter2_reg << 8'd1;

assign shl_ln262_fu_2591_p2 = l3_0_0_reg_1069 << 8'd1;

assign shl_ln_fu_1848_p3 = {{l_0_0_reg_1023}, {1'd0}};

assign sub_ln1311_1_fu_2857_p2 = (8'd127 - tmp_V_2_fu_2825_p4);

assign sub_ln1311_fu_2174_p2 = (8'd127 - tmp_V_fu_2142_p4);

assign tmp_1_fu_1607_p9 = trunc_ln225_fu_1599_p1;

assign tmp_25_fu_2310_p3 = {{lshr_ln2_fu_2300_p4}, {7'd0}};

assign tmp_26_fu_2322_p3 = {{lshr_ln2_fu_2300_p4}, {5'd0}};

assign tmp_27_fu_1552_p3 = {{lshr_ln3_fu_1542_p4}, {7'd0}};

assign tmp_28_fu_1564_p3 = {{lshr_ln3_fu_1542_p4}, {5'd0}};

assign tmp_29_fu_1453_p3 = k_0_reg_988[32'd1];

assign tmp_30_fu_2239_p4 = {{r_V_1_fu_2221_p2[39:24]}};

assign tmp_31_fu_2103_p3 = {{lshr_ln4_fu_2093_p4}, {7'd0}};

assign tmp_32_fu_2115_p3 = {{lshr_ln4_fu_2093_p4}, {5'd0}};

assign tmp_33_fu_2933_p4 = {{r_V_3_fu_2915_p2[39:24]}};

assign tmp_34_fu_2227_p3 = r_V_fu_2215_p2[32'd24];

assign tmp_37_fu_2921_p3 = r_V_2_fu_2909_p2[32'd24];

assign tmp_V_1_fu_2152_p1 = p_Val2_s_fu_2138_p1[22:0];

assign tmp_V_2_fu_2825_p4 = {{p_Val2_4_fu_2821_p1[30:23]}};

assign tmp_V_3_fu_2835_p1 = p_Val2_4_fu_2821_p1[22:0];

assign tmp_V_fu_2142_p4 = {{p_Val2_s_fu_2138_p1[30:23]}};

assign trunc_ln225_fu_1599_p1 = i_0_reg_1011[2:0];

assign trunc_ln242_fu_2089_p1 = o_0_reg_1035[2:0];

assign trunc_ln253_fu_2292_p1 = i1_0_reg_1046[2:0];

assign ush_1_fu_2867_p3 = ((isNeg_1_fu_2849_p3[0:0] === 1'b1) ? sext_ln1311_2_fu_2863_p1 : add_ln339_1_fu_2843_p2);

assign ush_fu_2184_p3 = ((isNeg_fu_2166_p3[0:0] === 1'b1) ? sext_ln1311_fu_2180_p1 : add_ln339_fu_2160_p2);

assign val_V_1_fu_2943_p3 = ((isNeg_1_reg_3574[0:0] === 1'b1) ? zext_ln662_1_fu_2929_p1 : tmp_33_fu_2933_p4);

assign val_V_fu_2249_p3 = ((isNeg_reg_3283[0:0] === 1'b1) ? zext_ln662_fu_2235_p1 : tmp_30_fu_2239_p4);

assign zext_ln1287_1_fu_2905_p1 = $unsigned(sext_ln1311_3_fu_2899_p1);

assign zext_ln1287_fu_2211_p1 = $unsigned(sext_ln1311_1_fu_2205_p1);

assign zext_ln214_1_fu_1465_p1 = k_0_reg_988;

assign zext_ln214_fu_1461_p1 = k_0_reg_988;

assign zext_ln219_fu_1505_p1 = lshr_ln1_fu_1495_p4;

assign zext_ln221_fu_1491_p1 = lshr_ln_fu_1481_p4;

assign zext_ln223_fu_1526_p1 = j_0_reg_1000;

assign zext_ln225_2_fu_1560_p1 = tmp_27_fu_1552_p3;

assign zext_ln225_3_fu_1572_p1 = tmp_28_fu_1564_p3;

assign zext_ln225_4_fu_1587_p1 = add_ln225_1_fu_1582_p2;

assign zext_ln225_5_fu_1629_p1 = tmp_1_reg_3080;

assign zext_ln225_fu_1633_p1 = i_0_reg_1011;

assign zext_ln227_1_fu_1704_p1 = or_ln227_1_fu_1698_p2;

assign zext_ln227_2_fu_1734_p1 = or_ln227_2_fu_1728_p2;

assign zext_ln227_3_fu_1764_p1 = or_ln227_3_fu_1758_p2;

assign zext_ln227_4_fu_1794_p1 = or_ln227_4_fu_1788_p2;

assign zext_ln227_5_fu_1824_p1 = or_ln227_5_fu_1818_p2;

assign zext_ln227_6_fu_1862_p1 = or_ln227_6_fu_1856_p2;

assign zext_ln227_fu_1674_p1 = or_ln227_fu_1668_p2;

assign zext_ln234_10_fu_1753_p1 = add_ln234_3_fu_1748_p2;

assign zext_ln234_11_fu_1959_p1 = shl_ln233_3_fu_1952_p3;

assign zext_ln234_12_fu_1773_p1 = or_ln227_3_fu_1758_p2;

assign zext_ln234_13_fu_1783_p1 = add_ln234_4_fu_1778_p2;

assign zext_ln234_14_fu_1982_p1 = shl_ln233_4_fu_1975_p3;

assign zext_ln234_15_fu_1803_p1 = or_ln227_4_fu_1788_p2;

assign zext_ln234_16_fu_1813_p1 = add_ln234_5_fu_1808_p2;

assign zext_ln234_17_fu_2005_p1 = shl_ln233_5_fu_1998_p3;

assign zext_ln234_18_fu_1833_p1 = or_ln227_5_fu_1818_p2;

assign zext_ln234_19_fu_1843_p1 = add_ln234_6_fu_1838_p2;

assign zext_ln234_1_fu_1663_p1 = add_ln234_fu_1658_p2;

assign zext_ln234_20_fu_2028_p1 = shl_ln233_6_fu_2021_p3;

assign zext_ln234_21_fu_1871_p1 = or_ln227_6_fu_1856_p2;

assign zext_ln234_22_fu_1881_p1 = add_ln234_7_fu_1876_p2;

assign zext_ln234_23_fu_2051_p1 = shl_ln233_7_fu_2044_p3;

assign zext_ln234_2_fu_1892_p1 = shl_ln_reg_3222_pp0_iter1_reg;

assign zext_ln234_3_fu_1683_p1 = or_ln227_fu_1668_p2;

assign zext_ln234_4_fu_1693_p1 = add_ln234_1_fu_1688_p2;

assign zext_ln234_5_fu_1913_p1 = shl_ln233_1_fu_1906_p3;

assign zext_ln234_6_fu_1713_p1 = or_ln227_1_fu_1698_p2;

assign zext_ln234_7_fu_1723_p1 = add_ln234_2_fu_1718_p2;

assign zext_ln234_8_fu_1936_p1 = shl_ln233_2_fu_1929_p3;

assign zext_ln234_9_fu_1743_p1 = or_ln227_2_fu_1728_p2;

assign zext_ln234_fu_1653_p1 = ap_phi_mux_l_0_0_phi_fu_1027_p4;

assign zext_ln235_1_fu_1924_p1 = or_ln235_1_fu_1918_p2;

assign zext_ln235_2_fu_1947_p1 = or_ln235_2_fu_1941_p2;

assign zext_ln235_3_fu_1970_p1 = or_ln235_3_fu_1964_p2;

assign zext_ln235_4_fu_1993_p1 = or_ln235_4_fu_1987_p2;

assign zext_ln235_5_fu_2016_p1 = or_ln235_5_fu_2010_p2;

assign zext_ln235_6_fu_2039_p1 = or_ln235_6_fu_2033_p2;

assign zext_ln235_7_fu_2062_p1 = or_ln235_7_fu_2056_p2;

assign zext_ln235_fu_1901_p1 = or_ln235_fu_1896_p2;

assign zext_ln242_1_fu_2111_p1 = tmp_31_fu_2103_p3;

assign zext_ln242_2_fu_2123_p1 = tmp_32_fu_2115_p3;

assign zext_ln242_3_fu_2264_p1 = add_ln242_1_reg_3273;

assign zext_ln242_fu_2084_p1 = o_0_reg_1035;

assign zext_ln253_1_fu_2296_p1 = trunc_ln253_fu_2292_p1;

assign zext_ln253_2_fu_2318_p1 = tmp_25_fu_2310_p3;

assign zext_ln253_3_fu_2330_p1 = tmp_26_fu_2322_p3;

assign zext_ln253_4_fu_2358_p1 = j2_0_reg_1057;

assign zext_ln253_5_fu_2367_p1 = add_ln253_1_fu_2362_p2;

assign zext_ln253_6_fu_2400_p1 = tmp_2_87_reg_3375;

assign zext_ln253_fu_2404_p1 = j2_0_reg_1057;

assign zext_ln263_10_fu_2508_p1 = add_ln263_3_fu_2503_p2;

assign zext_ln263_11_fu_2690_p1 = shl_ln262_3_fu_2685_p2;

assign zext_ln263_12_fu_2524_p1 = or_ln256_3_fu_2513_p2;

assign zext_ln263_13_fu_2534_p1 = add_ln263_4_fu_2529_p2;

assign zext_ln263_14_fu_2711_p1 = shl_ln262_4_fu_2706_p2;

assign zext_ln263_15_fu_2550_p1 = or_ln256_4_fu_2539_p2;

assign zext_ln263_16_fu_2560_p1 = add_ln263_5_fu_2555_p2;

assign zext_ln263_17_fu_2732_p1 = shl_ln262_5_fu_2727_p2;

assign zext_ln263_18_fu_2576_p1 = or_ln256_5_fu_2565_p2;

assign zext_ln263_19_fu_2586_p1 = add_ln263_6_fu_2581_p2;

assign zext_ln263_1_fu_2430_p1 = add_ln263_fu_2425_p2;

assign zext_ln263_20_fu_2753_p1 = shl_ln262_6_fu_2748_p2;

assign zext_ln263_21_fu_2608_p1 = or_ln256_6_fu_2597_p2;

assign zext_ln263_22_fu_2618_p1 = add_ln263_7_fu_2613_p2;

assign zext_ln263_23_fu_2774_p1 = shl_ln262_7_fu_2769_p2;

assign zext_ln263_2_fu_2629_p1 = shl_ln262_reg_3517_pp1_iter1_reg;

assign zext_ln263_3_fu_2446_p1 = or_ln256_fu_2435_p2;

assign zext_ln263_4_fu_2456_p1 = add_ln263_1_fu_2451_p2;

assign zext_ln263_5_fu_2648_p1 = shl_ln262_1_fu_2643_p2;

assign zext_ln263_6_fu_2472_p1 = or_ln256_1_fu_2461_p2;

assign zext_ln263_7_fu_2482_p1 = add_ln263_2_fu_2477_p2;

assign zext_ln263_8_fu_2669_p1 = shl_ln262_2_fu_2664_p2;

assign zext_ln263_9_fu_2498_p1 = or_ln256_2_fu_2487_p2;

assign zext_ln263_fu_2420_p1 = ap_phi_mux_l3_0_0_phi_fu_1073_p4;

assign zext_ln264_1_fu_2659_p1 = or_ln264_1_fu_2653_p2;

assign zext_ln264_2_fu_2680_p1 = or_ln264_2_fu_2674_p2;

assign zext_ln264_3_fu_2701_p1 = or_ln264_3_fu_2695_p2;

assign zext_ln264_4_fu_2722_p1 = or_ln264_4_fu_2716_p2;

assign zext_ln264_5_fu_2743_p1 = or_ln264_5_fu_2737_p2;

assign zext_ln264_6_fu_2764_p1 = or_ln264_6_fu_2758_p2;

assign zext_ln264_7_fu_2785_p1 = or_ln264_7_fu_2779_p2;

assign zext_ln264_fu_2638_p1 = or_ln264_fu_2633_p2;

assign zext_ln271_1_fu_2812_p1 = o5_0_reg_1081;

assign zext_ln271_2_fu_2875_p1 = add_ln271_reg_3559;

assign zext_ln271_fu_2807_p1 = o5_0_reg_1081;

assign zext_ln339_1_fu_2839_p1 = tmp_V_2_fu_2825_p4;

assign zext_ln339_fu_2156_p1 = tmp_V_fu_2142_p4;

assign zext_ln662_1_fu_2929_p1 = tmp_37_fu_2921_p3;

assign zext_ln662_fu_2235_p1 = tmp_34_fu_2227_p3;

assign zext_ln682_1_fu_2895_p1 = mantissa_V_1_fu_2886_p4;

assign zext_ln682_fu_2201_p1 = mantissa_V_fu_2192_p4;

always @ (posedge ap_clk) begin
    zext_ln221_reg_2980[7] <= 1'b0;
    zext_ln219_reg_3001[7:6] <= 2'b00;
    zext_ln223_reg_3025[11:8] <= 4'b0000;
    or_ln227_reg_3108[0] <= 1'b1;
    or_ln227_reg_3108_pp0_iter1_reg[0] <= 1'b1;
    or_ln227_reg_3108_pp0_iter2_reg[0] <= 1'b1;
    or_ln227_1_reg_3127[1] <= 1'b1;
    or_ln227_1_reg_3127_pp0_iter1_reg[1] <= 1'b1;
    or_ln227_1_reg_3127_pp0_iter2_reg[1] <= 1'b1;
    or_ln227_2_reg_3146[1:0] <= 2'b11;
    or_ln227_2_reg_3146_pp0_iter1_reg[1:0] <= 2'b11;
    or_ln227_2_reg_3146_pp0_iter2_reg[1:0] <= 2'b11;
    or_ln227_3_reg_3165[2] <= 1'b1;
    or_ln227_3_reg_3165_pp0_iter1_reg[2] <= 1'b1;
    or_ln227_3_reg_3165_pp0_iter2_reg[2] <= 1'b1;
    or_ln227_4_reg_3184[0] <= 1'b1;
    or_ln227_4_reg_3184[2] <= 1'b1;
    or_ln227_4_reg_3184_pp0_iter1_reg[0] <= 1'b1;
    or_ln227_4_reg_3184_pp0_iter1_reg[2] <= 1'b1;
    or_ln227_4_reg_3184_pp0_iter2_reg[0] <= 1'b1;
    or_ln227_4_reg_3184_pp0_iter2_reg[2] <= 1'b1;
    or_ln227_5_reg_3203[2:1] <= 2'b11;
    or_ln227_5_reg_3203_pp0_iter1_reg[2:1] <= 2'b11;
    or_ln227_5_reg_3203_pp0_iter2_reg[2:1] <= 2'b11;
    shl_ln_reg_3222[0] <= 1'b0;
    shl_ln_reg_3222_pp0_iter1_reg[0] <= 1'b0;
    or_ln227_6_reg_3228[2:0] <= 3'b111;
    or_ln227_6_reg_3228_pp0_iter1_reg[2:0] <= 3'b111;
    or_ln227_6_reg_3228_pp0_iter2_reg[2:0] <= 3'b111;
    zext_ln253_1_reg_3310[31:3] <= 29'b00000000000000000000000000000;
    add_ln253_reg_3315[4:0] <= 5'b00000;
    or_ln256_reg_3403[0] <= 1'b1;
    or_ln256_reg_3403_pp1_iter1_reg[0] <= 1'b1;
    or_ln256_reg_3403_pp1_iter2_reg[0] <= 1'b1;
    or_ln256_1_reg_3422[1] <= 1'b1;
    or_ln256_1_reg_3422_pp1_iter1_reg[1] <= 1'b1;
    or_ln256_1_reg_3422_pp1_iter2_reg[1] <= 1'b1;
    or_ln256_2_reg_3441[1:0] <= 2'b11;
    or_ln256_2_reg_3441_pp1_iter1_reg[1:0] <= 2'b11;
    or_ln256_2_reg_3441_pp1_iter2_reg[1:0] <= 2'b11;
    or_ln256_3_reg_3460[2] <= 1'b1;
    or_ln256_3_reg_3460_pp1_iter1_reg[2] <= 1'b1;
    or_ln256_3_reg_3460_pp1_iter2_reg[2] <= 1'b1;
    or_ln256_4_reg_3479[0] <= 1'b1;
    or_ln256_4_reg_3479[2] <= 1'b1;
    or_ln256_4_reg_3479_pp1_iter1_reg[0] <= 1'b1;
    or_ln256_4_reg_3479_pp1_iter1_reg[2] <= 1'b1;
    or_ln256_4_reg_3479_pp1_iter2_reg[0] <= 1'b1;
    or_ln256_4_reg_3479_pp1_iter2_reg[2] <= 1'b1;
    or_ln256_5_reg_3498[2:1] <= 2'b11;
    or_ln256_5_reg_3498_pp1_iter1_reg[2:1] <= 2'b11;
    or_ln256_5_reg_3498_pp1_iter2_reg[2:1] <= 2'b11;
    shl_ln262_reg_3517[0] <= 1'b0;
    shl_ln262_reg_3517_pp1_iter1_reg[0] <= 1'b0;
    or_ln256_6_reg_3523[2:0] <= 3'b111;
    or_ln256_6_reg_3523_pp1_iter1_reg[2:0] <= 3'b111;
    or_ln256_6_reg_3523_pp1_iter2_reg[2:0] <= 3'b111;
end

endmodule //IDWT
