
# ğŸ”€ Transmission Gate using GPDK 90nm

This repository showcases the complete analog design flow of a **Transmission Gate** implemented using **Cadence Virtuoso** with the **GPDK 90nm** technology. The project includes schematic capture, layout, simulations, verification, and power analysis.

---

## ğŸ“š Table of Contents

- [ğŸ§° Schematic](#-schematic)
- [ğŸ“ Symbol](#-symbol)
- [ğŸ“Š Transient Response](#-transient-response)
- [âš¡ Spectral Power Analysis](#-spectral-power-analysis)
- [ğŸ”‹ Energy Estimation](#-energy-estimation)
- [ğŸ—ï¸ Layout](#-layout)
- [âœ… DRC Check](#-drc-check)
- [ğŸ” LVS Check](#-lvs-check)
- [ğŸ§© Layout vs Schematic Match](#-layout-vs-schematic-match)
- [ğŸ§  RCX Extraction](#-rcx-extraction)
- [ğŸ“¡ AV Extracted View](#-av-extracted-view)
- [ğŸ› ï¸ Tools Used](#-tools-used)
- [ğŸ‘¨â€ğŸ’» Author](#-author)

---

## ğŸ§° Schematic

The schematic of the Transmission Gate circuit drawn in Virtuoso.

![Schematic](Transmission_Gate_Schematic.png)

---

## ğŸ“ Symbol

The symbol created for hierarchical design and testbench connections.

![Symbol](Transmission_gate_symbol.png)

---

## ğŸ“Š Transient Response

Transient waveform showing the switching characteristics of the transmission gate.

![Transient Response](Transmission_Gate_transient_waveform.png)

---

## âš¡ Spectral Power Analysis

Power waveform captured using Virtuoso's waveform viewer.

![Spectral Power](Transmission_gate_spectral_power.png)

---

## ğŸ”‹ Energy Estimation

Estimated energy consumed during operation of the transmission gate.

![Energy Estimation](Energy_Estimation_transmission_gate.png)

---

## ğŸ—ï¸ Layout

Full-custom layout of the Transmission Gate in compliance with 90nm design rules.

![Layout](Layout_Transmission_Gate.png)

---

## âœ… DRC Check

Design Rule Check passed successfully with no errors.

![DRC](No_DRC_Transmission_Gate.png)

---

## ğŸ” LVS Check

Layout Versus Schematic (LVS) verified and passed.

![LVS](LVS_Run_Transmission_gate.png)

---

## ğŸ§© Layout vs Schematic Match

Confirmation of matching connectivity between layout and schematic.

![Match](Layout_and_schematic_match_transmission_gate.png)

---

## ğŸ§  RCX Extraction

Post-layout RC extraction for accurate simulation.

![RCX](RCX_Run_transmission_gate.png)

---

## ğŸ“¡ AV Extracted View

Annotated view showing extracted parasitics for simulation.

![AV View](AV_Extracted_view_tranmission_gate.png)

---

## ğŸ› ï¸ Tools Used

- **Cadence Virtuoso** â€“ Schematic & Layout Design  
- **Spectre Simulator** â€“ Transient, power, and energy simulations  
- **Assura** â€“ DRC and LVS verification  
- **RCX** â€“ Parasitic Extraction  
- **GPDK 90nm** â€“ Technology library  

---

## ğŸ‘¨â€ğŸ’» Author

**Ram Tripathi**  

