verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_parameters_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_wr_gray_cntr.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dqs_iob.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dm_iob.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_rd_gray_cntr.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_1_changed.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_0_changed.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_tap_dly.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_iobs_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_write_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_controller_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_iobs_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_iobs_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_ctl.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_iobs_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_clk_dcm.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_top.v"
verilog work "../../../picocode/picocode.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_top_0.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_top.v"
verilog work "../../../../Picoblaze_verilog/kcpsm3.v"
verilog work "../../../../lib/synchro.v"
verilog work "../../../src/picoblaze.v"
verilog work "../../../src/ddr2_mgr.v"
verilog work "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig.v"
verilog work "../../fifo_ip/dumo_fifo.v"
verilog work "../../../../lib/debounce.v"
verilog work "../../../src/ddr_mgr_main.v"
verilog work "clock_gen.v"
verilog work "../../../../lib/btn_filter.v"
verilog work "../../../src/pcb.v"
