strict digraph "" {
	node [label="\N"];
	"1725:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbd990>",
		fillcolor=springgreen,
		label="1725:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1726:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75d10>",
		fillcolor=firebrick,
		label="1726:NS
latch_overrun <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1725:IF" -> "1726:NS"	 [cond="['rst']",
		label=rst,
		lineno=1725];
	"1727:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbdb90>",
		fillcolor=springgreen,
		label="1727:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1725:IF" -> "1727:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1725];
	"Leaf_1723:AL"	 [def_var="['latch_overrun']",
		label="Leaf_1723:AL"];
	"1726:NS" -> "Leaf_1723:AL"	 [cond="[]",
		lineno=None];
	"1723:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6bb5490>",
		clk_sens=True,
		fillcolor=gold,
		label="1723:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'write_length_info', 'reset_mode', 'fifo_full', 'wr']"];
	"1724:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6bb5610>",
		fillcolor=turquoise,
		label="1724:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1723:AL" -> "1724:BL"	 [cond="[]",
		lineno=None];
	"1729:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbd910>",
		fillcolor=springgreen,
		label="1729:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1730:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bbdc10>",
		fillcolor=firebrick,
		label="1730:NS
latch_overrun <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bbdc10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1729:IF" -> "1730:NS"	 [cond="['wr', 'fifo_full']",
		label="(wr & fifo_full)",
		lineno=1729];
	"1728:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75c90>",
		fillcolor=firebrick,
		label="1728:NS
latch_overrun <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1728:NS" -> "Leaf_1723:AL"	 [cond="[]",
		lineno=None];
	"1727:IF" -> "1729:IF"	 [cond="['reset_mode', 'write_length_info']",
		label="!((reset_mode | write_length_info))",
		lineno=1727];
	"1727:IF" -> "1728:NS"	 [cond="['reset_mode', 'write_length_info']",
		label="(reset_mode | write_length_info)",
		lineno=1727];
	"1724:BL" -> "1725:IF"	 [cond="[]",
		lineno=None];
	"1730:NS" -> "Leaf_1723:AL"	 [cond="[]",
		lineno=None];
}
