verilog xil_defaultlib --include "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl" --include "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/1b7e/hdl/verilog" --include "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/122e/hdl/verilog" --include "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/46fd/hdl" --include "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/4fba" \
"../../../bd/msys/ip/msys_xbar_0/sim/msys_xbar_0.v" \
"../../../bd/msys/ip/msys_xbar_1/sim/msys_xbar_1.v" \
"../../../bd/msys/ip/msys_lmb_bram_0/sim/msys_lmb_bram_0.v" \
"../../../bd/msys/ip/msys_microblaze_0_xlconcat_0/sim/msys_microblaze_0_xlconcat_0.v" \
"../../../bd/msys/ip/msys_microblaze_mcs_0_0/bd_0/ip/ip_6/sim/bd_cf59_lmb_bram_I_0.v" \
"../../../bd/msys/ip/msys_microblaze_mcs_0_0/bd_0/ip/ip_9/sim/bd_cf59_second_lmb_bram_I_0.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/msys_mig_7series_0_0_mig_sim.v" \
"../../../bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/msys_mig_7series_0_0.v" \
"../../../bd/msys/ip/msys_xlconcat_0_0/sim/msys_xlconcat_0_0.v" \
"../../../bd/msys/ip/msys_xlconcat_1_0/sim/msys_xlconcat_1_0.v" \
"../../../bd/msys/ip/msys_xlslice_0_0/sim/msys_xlslice_0_0.v" \
"../../../bd/msys/ip/msys_uart0_xlslice_0_0/sim/msys_uart0_xlslice_0_0.v" \
"../../../bd/msys/ip/msys_uart0_xlslice_1_0/sim/msys_uart0_xlslice_1_0.v" \
"../../../bd/msys/ip/msys_uart0_xlslice_1_1/sim/msys_uart0_xlslice_1_1.v" \
"../../../bd/msys/ip/msys_clk_wiz_0_0/msys_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/msys/ip/msys_clk_wiz_0_0/msys_clk_wiz_0_0.v" \
"../../../bd/msys/ip/msys_selectio_wiz_0_0/msys_selectio_wiz_0_0_selectio_wiz.v" \
"../../../bd/msys/ip/msys_selectio_wiz_0_0/msys_selectio_wiz_0_0.v" \
"../../../bd/msys/ip/msys_util_reduced_logic_0_1/sim/msys_util_reduced_logic_0_1.v" \
"../../../bd/msys/ip/msys_xlconcat_1_1/sim/msys_xlconcat_1_1.v" \
"../../../bd/msys/ip/msys_xlslice_0_1/sim/msys_xlslice_0_1.v" \
"../../../bd/msys/ip/msys_ETH0_xlslice_0_0/sim/msys_ETH0_xlslice_0_0.v" \
"../../../bd/msys/ip/msys_xlslice_0_2/sim/msys_xlslice_0_2.v" \
"../../../bd/msys/ip/msys_RGB_red_xlslice_0_0/sim/msys_RGB_red_xlslice_0_0.v" \
"../../../bd/msys/ip/msys_RGB_red_xlslice_0_1/sim/msys_RGB_red_xlslice_0_1.v" \
"../../../bd/msys/ip/msys_RGB_red_xlslice_0_2/sim/msys_RGB_red_xlslice_0_2.v" \
"../../../bd/msys/ip/msys_LCD_BL_xlslice_0_0/sim/msys_LCD_BL_xlslice_0_0.v" \
"../../../bd/msys/ip/msys_PWM_ctr_xlslice_0_0/sim/msys_PWM_ctr_xlslice_0_0.v" \
"../../../bd/msys/ip/msys_PWM_gpio_xlslice_3_0/sim/msys_PWM_gpio_xlslice_3_0.v" \
"../../../bd/msys/ip/msys_PWM_gpio_xlslice_3_1/sim/msys_PWM_gpio_xlslice_3_1.v" \
"../../../bd/msys/ip/msys_PWM_gpio_xlslice_3_2/sim/msys_PWM_gpio_xlslice_3_2.v" \
"../../../bd/msys/ip/msys_RGB_red_xlslice_0_3/sim/msys_RGB_red_xlslice_0_3.v" \
"../../../bd/msys/ip/msys_xlconcat_1_2/sim/msys_xlconcat_1_2.v" \
"../../../bd/msys/ip/msys_xlconstant_0_0/sim/msys_xlconstant_0_0.v" \
"../../../bd/msys/ip/msys_xlslice_0_3/sim/msys_xlslice_0_3.v" \
"../../../bd/msys/ip/msys_TRX_xlslice_0to0_0_0/sim/msys_TRX_xlslice_0to0_0_0.v" \
"../../../bd/msys/ip/msys_BOARD_clk_wiz_0_0/msys_BOARD_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/msys/ip/msys_BOARD_clk_wiz_0_0/msys_BOARD_clk_wiz_0_0.v" \
"../../../bd/msys/ip/msys_selectio_wiz_0_1/msys_selectio_wiz_0_1_selectio_wiz.v" \
"../../../bd/msys/ip/msys_selectio_wiz_0_1/msys_selectio_wiz_0_1.v" \
"../../../bd/msys/ip/msys_xlconstant_0b00_0/sim/msys_xlconstant_0b00_0.v" \
"../../../bd/msys/ip/msys_xlslice_0_4/sim/msys_xlslice_0_4.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_15to15_0/sim/msys_TRX_rx_xlslice_15to15_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_15to16_0/sim/msys_TRX_rx_xlslice_15to16_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_13to13_0/sim/msys_TRX_rx_xlslice_13to13_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_13to13_1/sim/msys_TRX_rx_xlslice_13to13_1.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_13to13_2/sim/msys_TRX_rx_xlslice_13to13_2.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_0/sim/msys_TRX_rx_xlslice_10to10_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_1/sim/msys_TRX_rx_xlslice_10to10_1.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_2/sim/msys_TRX_rx_xlslice_10to10_2.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_3/sim/msys_TRX_rx_xlslice_10to10_3.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_4/sim/msys_TRX_rx_xlslice_10to10_4.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_5/sim/msys_TRX_rx_xlslice_10to10_5.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_6/sim/msys_TRX_rx_xlslice_10to10_6.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_7/sim/msys_TRX_rx_xlslice_10to10_7.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_8/sim/msys_TRX_rx_xlslice_10to10_8.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_10to10_9/sim/msys_TRX_rx_xlslice_10to10_9.v" \
"../../../bd/msys/ip/msys_fifo_generator_0_0/sim/msys_fifo_generator_0_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_fifo_generator_0_0/sim/msys_TRX_rx09_fifo_generator_0_0.v" \
"../../../bd/msys/ip/msys_xlconstant_0b00_1/sim/msys_xlconstant_0b00_1.v" \
"../../../bd/msys/ip/msys_xlconcat_1_3/sim/msys_xlconcat_1_3.v" \
"../../../bd/msys/ip/msys_TRX_rx09_xlconcat_0_0/sim/msys_TRX_rx09_xlconcat_0_0.v" \
"../../../bd/msys/ip/msys_xlslice_0_5/sim/msys_xlslice_0_5.v" \
"../../../bd/msys/ip/msys_xlconcat_0_1/sim/msys_xlconcat_0_1.v" \
"../../../bd/msys/ip/msys_fifo_generator_0_1/sim/msys_fifo_generator_0_1.v" \
"../../../bd/msys/ip/msys_xlslice_0_6/sim/msys_xlslice_0_6.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlslice_0to0_0/sim/msys_TRX_rx_xlslice_0to0_0.v" \
"../../../bd/msys/ip/msys_util_reduced_logic_0_2/sim/msys_util_reduced_logic_0_2.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_util_reduced_logic_0_0/sim/msys_TRX_rx09_markers_util_reduced_logic_0_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_xlconcat_0_0/sim/msys_TRX_rx_xlconcat_0_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_bitslip_xlconcat_0_0/sim/msys_TRX_rx_bitslip_xlconcat_0_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_xlconcat_0_0/sim/msys_TRX_rx09_markers_xlconcat_0_0.v" \
"../../../bd/msys/ip/msys_TRX_rx_iorst_xlslice_6to6_0/sim/msys_TRX_rx_iorst_xlslice_6to6_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_xlslice_31to31_0/sim/msys_TRX_rx09_markers_xlslice_31to31_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_xlslice_30to30_0/sim/msys_TRX_rx09_markers_xlslice_30to30_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_xlslice_30to30_1/sim/msys_TRX_rx09_markers_xlslice_30to30_1.v" \
"../../../bd/msys/ip/msys_util_vector_logic_0_0/sim/msys_util_vector_logic_0_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_util_vector_logic_30_0/sim/msys_TRX_rx09_markers_util_vector_logic_30_0.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_xlslice_31to31_1/sim/msys_TRX_rx09_markers_xlslice_31to31_1.v" \
"../../../bd/msys/ip/msys_TRX_rx24_markers_xlslice_14to14_0/sim/msys_TRX_rx24_markers_xlslice_14to14_0.v" \
"../../../bd/msys/ip/msys_TRX_rx24_markers_xlslice_14to14_1/sim/msys_TRX_rx24_markers_xlslice_14to14_1.v" \
"../../../bd/msys/ip/msys_TRX_rx24_markers_xlslice_14to14_2/sim/msys_TRX_rx24_markers_xlslice_14to14_2.v" \
"../../../bd/msys/ip/msys_TRX_rx09_markers_util_vector_logic_30_1/sim/msys_TRX_rx09_markers_util_vector_logic_30_1.v" \
"../../../bd/msys/ip/msys_TRX_rx24_markers_util_vector_logic_15_0/sim/msys_TRX_rx24_markers_util_vector_logic_15_0.v" \
"../../../bd/msys/ip/msys_auto_cc_0/sim/msys_auto_cc_0.v" \
"../../../bd/msys/ip/msys_auto_cc_1/sim/msys_auto_cc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
