# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench8_func_synth.v" \

sv xil_defaultlib  \
"../../../../../lab2.2.srcs/sim_1/imports/sim_sources/testbench_8.sv" \

# Do not sort compile order
nosort
