Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Oct 16 14:46:43 2019
| Host         : DESKTOP-UAK7KP3 running 64-bit major release  (build 9200)
| Command      : report_utilization -file IP_Test_wrapper_utilization_synth.rpt -pb IP_Test_wrapper_utilization_synth.pb
| Design       : IP_Test_wrapper
| Device       : xczu3egsbva484-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 12489 |     0 |     70560 | 17.70 |
|   LUT as Logic             | 12003 |     0 |     70560 | 17.01 |
|   LUT as Memory            |   486 |     0 |     28800 |  1.69 |
|     LUT as Distributed RAM |   440 |     0 |           |       |
|     LUT as Shift Register  |    46 |     0 |           |       |
| CLB Registers              | 10870 |     0 |    141120 |  7.70 |
|   Register as Flip Flop    | 10870 |     0 |    141120 |  7.70 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   844 |     0 |      8820 |  9.57 |
| F7 Muxes                   |   258 |     0 |     35280 |  0.73 |
| F8 Muxes                   |   124 |     0 |     17640 |  0.70 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 117   |          Yes |         Set |            - |
| 10651 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   24 |     0 |       216 | 11.11 |
|   RAMB36/FIFO*    |   16 |     0 |       216 |  7.41 |
|     FIFO36E2 only |   16 |       |           |       |
|   RAMB18          |   16 |     0 |       432 |  3.70 |
|     FIFO18E2 only |   16 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |        82 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 10651 |            Register |
| LUT6     |  4855 |                 CLB |
| LUT4     |  3886 |                 CLB |
| LUT2     |  2757 |                 CLB |
| LUT3     |  1438 |                 CLB |
| LUT5     |  1286 |                 CLB |
| CARRY8   |   844 |                 CLB |
| RAMD32   |   770 |                 CLB |
| LUT1     |   532 |                 CLB |
| MUXF7    |   258 |                 CLB |
| MUXF8    |   124 |                 CLB |
| FDSE     |   117 |            Register |
| RAMS32   |   110 |                 CLB |
| FDCE     |    69 |            Register |
| SRLC32E  |    35 |                 CLB |
| FDPE     |    33 |            Register |
| FIFO36E2 |    16 |           Block Ram |
| FIFO18E2 |    16 |           Block Ram |
| SRL16E   |    11 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| MemoryTestBlock |    4 |
+-----------------+------+


