Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar  5 12:40:46 2018
| Host         : DESKTOP-DLGSLDO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: load[0] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: load[1] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: load[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.076        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.076        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 2.399ns (61.922%)  route 1.475ns (38.078%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.492     6.090    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.764    bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.878    bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.992    bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.106    bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.220    bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.343    bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.677 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.974     8.651    bcd/bcdto7segmentclocked/ClkDivider/data0[26]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.303     8.954 r  bcd/bcdto7segmentclocked/ClkDivider/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.954    bcd/bcdto7segmentclocked/ClkDivider/count_0[26]
    SLICE_X57Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X57Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.029    15.031    bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.978%)  route 2.983ns (77.022%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/Q
                         net (fo=2, routed)           0.819     6.409    bcd/bcdto7segmentclocked/ClkDivider/count[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.316     6.849    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.848     8.822    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.946 r  bcd/bcdto7segmentclocked/ClkDivider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.946    bcd/bcdto7segmentclocked/ClkDivider/count_0[3]
    SLICE_X56Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.077    15.085    bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 2.397ns (62.314%)  route 1.450ns (37.686%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.492     6.090    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.764    bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.878    bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.992    bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.106    bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.220    bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.343    bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.457    bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.679 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.949     8.628    bcd/bcdto7segmentclocked/ClkDivider/data0[29]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.299     8.927 r  bcd/bcdto7segmentclocked/ClkDivider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     8.927    bcd/bcdto7segmentclocked/ClkDivider/count_0[29]
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y25         FDCE (Setup_fdce_C_D)        0.081    15.082    bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.890ns (23.540%)  route 2.891ns (76.460%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/Q
                         net (fo=2, routed)           0.819     6.409    bcd/bcdto7segmentclocked/ClkDivider/count[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.316     6.849    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.756     8.729    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.853 r  bcd/bcdto7segmentclocked/ClkDivider/count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.853    bcd/bcdto7segmentclocked/ClkDivider/count_0[10]
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.077    15.083    bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.618%)  route 2.878ns (76.382%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.416    bcd/bcdto7segmentclocked/ClkDivider/count[5]
    SLICE_X54Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.540 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8/O
                         net (fo=1, routed)           0.427     6.968    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          1.632     8.724    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.848 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     8.848    bcd/bcdto7segmentclocked/ClkDivider/count_0[31]
    SLICE_X56Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)        0.079    15.081    bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.890ns (23.590%)  route 2.883ns (76.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/Q
                         net (fo=2, routed)           0.819     6.409    bcd/bcdto7segmentclocked/ClkDivider/count[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.316     6.849    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.748     8.721    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  bcd/bcdto7segmentclocked/ClkDivider/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.845    bcd/bcdto7segmentclocked/ClkDivider/count_0[11]
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.081    15.087    bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.890ns (24.029%)  route 2.814ns (75.971%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/Q
                         net (fo=2, routed)           0.989     6.585    bcd/bcdto7segmentclocked/ClkDivider/count[12]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_7/O
                         net (fo=1, routed)           0.427     7.136    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_7_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.260 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2/O
                         net (fo=32, routed)          1.398     8.658    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.782 r  bcd/bcdto7segmentclocked/ClkDivider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.782    bcd/bcdto7segmentclocked/ClkDivider/count_0[28]
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y25         FDCE (Setup_fdce_C_D)        0.077    15.078    bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.890ns (24.051%)  route 2.811ns (75.949%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.416    bcd/bcdto7segmentclocked/ClkDivider/count[5]
    SLICE_X54Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.540 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8/O
                         net (fo=1, routed)           0.427     6.968    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          1.564     8.656    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.780 r  bcd/bcdto7segmentclocked/ClkDivider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.780    bcd/bcdto7segmentclocked/ClkDivider/count_0[30]
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y25         FDCE (Setup_fdce_C_D)        0.079    15.080    bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.890ns (24.196%)  route 2.788ns (75.804%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/Q
                         net (fo=2, routed)           0.819     6.409    bcd/bcdto7segmentclocked/ClkDivider/count[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.316     6.849    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.653     8.627    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.751 r  bcd/bcdto7segmentclocked/ClkDivider/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.751    bcd/bcdto7segmentclocked/ClkDivider/count_0[4]
    SLICE_X54Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.079    15.086    bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.719%)  route 2.710ns (75.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/Q
                         net (fo=2, routed)           0.819     6.409    bcd/bcdto7segmentclocked/ClkDivider/count[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.316     6.849    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.575     8.549    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  bcd/bcdto7segmentclocked/ClkDivider/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.673    bcd/bcdto7segmentclocked/ClkDivider/count_0[7]
    SLICE_X56Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.077    15.085    bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.840    bcd/bcdto7segmentclocked/ClkDivider/count[0]
    SLICE_X56Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  bcd/bcdto7segmentclocked/ClkDivider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    bcd/bcdto7segmentclocked/ClkDivider/count_0[0]
    SLICE_X56Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.121     1.564    bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.955%)  route 0.289ns (58.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/Q
                         net (fo=3, routed)           0.289     1.892    bcd/bcdto7segmentclocked/ClkDivider/CLK
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.937 r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.937    bcd/bcdto7segmentclocked/ClkDivider/clk_div_i_1_n_0
    SLICE_X56Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.120     1.559    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.254ns (42.906%)  route 0.338ns (57.094%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/Q
                         net (fo=2, routed)           0.190     1.794    bcd/bcdto7segmentclocked/ClkDivider/count[8]
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.839 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2/O
                         net (fo=32, routed)          0.148     1.987    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.032 r  bcd/bcdto7segmentclocked/ClkDivider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.032    bcd/bcdto7segmentclocked/ClkDivider/count_0[12]
    SLICE_X56Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.594    bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.333%)  route 0.342ns (59.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X57Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[26]/Q
                         net (fo=2, routed)           0.195     1.774    bcd/bcdto7segmentclocked/ClkDivider/count[26]
    SLICE_X56Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          0.147     1.966    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.011 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.011    bcd/bcdto7segmentclocked/ClkDivider/count_0[31]
    SLICE_X56Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.948    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.121     1.572    bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.254ns (42.957%)  route 0.337ns (57.043%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[18]/Q
                         net (fo=2, routed)           0.178     1.779    bcd/bcdto7segmentclocked/ClkDivider/count[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_5/O
                         net (fo=32, routed)          0.159     1.983    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  bcd/bcdto7segmentclocked/ClkDivider/count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.028    bcd/bcdto7segmentclocked/ClkDivider/count_0[20]
    SLICE_X54Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDCE (Hold_fdce_C_D)         0.121     1.558    bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/Q
                         net (fo=2, routed)           0.060     1.663    bcd/bcdto7segmentclocked/ClkDivider/count[11]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.774 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.940    bcd/bcdto7segmentclocked/ClkDivider/data0[11]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.108     2.048 r  bcd/bcdto7segmentclocked/ClkDivider/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.048    bcd/bcdto7segmentclocked/ClkDivider/count_0[11]
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y21         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.121     1.560    bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/Q
                         net (fo=2, routed)           0.061     1.664    bcd/bcdto7segmentclocked/ClkDivider/count[15]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.775 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.942    bcd/bcdto7segmentclocked/ClkDivider/data0[15]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.108     2.050 r  bcd/bcdto7segmentclocked/ClkDivider/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.050    bcd/bcdto7segmentclocked/ClkDivider/count_0[15]
    SLICE_X54Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDCE (Hold_fdce_C_D)         0.121     1.560    bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.254ns (38.208%)  route 0.411ns (61.792%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/Q
                         net (fo=2, routed)           0.190     1.794    bcd/bcdto7segmentclocked/ClkDivider/count[8]
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.839 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2/O
                         net (fo=32, routed)          0.220     2.060    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I0_O)        0.045     2.105 r  bcd/bcdto7segmentclocked/ClkDivider/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.105    bcd/bcdto7segmentclocked/ClkDivider/count_0[7]
    SLICE_X56Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y20         FDCE (Hold_fdce_C_D)         0.120     1.595    bcd/bcdto7segmentclocked/ClkDivider/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.497ns (73.450%)  route 0.180ns (26.550%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/Q
                         net (fo=2, routed)           0.061     1.664    bcd/bcdto7segmentclocked/ClkDivider/count[15]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.824 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.824    bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.889 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.118     2.008    bcd/bcdto7segmentclocked/ClkDivider/data0[19]
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.108     2.116 r  bcd/bcdto7segmentclocked/ClkDivider/count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.116    bcd/bcdto7segmentclocked/ClkDivider/count_0[19]
    SLICE_X56Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X56Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.121     1.592    bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.381ns (59.070%)  route 0.264ns (40.930%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.436    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/Q
                         net (fo=2, routed)           0.117     1.717    bcd/bcdto7segmentclocked/ClkDivider/count[30]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.827 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.147     1.974    bcd/bcdto7segmentclocked/ClkDivider/data0[30]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.107     2.081 r  bcd/bcdto7segmentclocked/ClkDivider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.081    bcd/bcdto7segmentclocked/ClkDivider/count_0[30]
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.948    bcd/bcdto7segmentclocked/ClkDivider/clk
    SLICE_X54Y25         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     1.557    bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.524    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   bcd/bcdto7segmentclocked/ClkDivider/count_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   bcd/bcdto7segmentclocked/ClkDivider/count_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   bcd/bcdto7segmentclocked/ClkDivider/count_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C



