INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab6/Lab_7/Lab_7.srcs/sources_1/new/bcd11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Downloads/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2458] undeclared symbol bcd11OUT, assumed default net type wire [C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Forrest/Downloads/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
