m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim
vad9361_cmos_if
!s10a 1543797558
Z1 !s110 1545011691
!i10b 1
!s100 U5I=5z4HV;]2B3]bNWm_B0
I1B_OGNR4<D51?BE=aW]ki2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1543797558
8../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
F../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
Z3 F../../../../../../firmware/fpga/util/incl/log2_func.vh
Z4 L0 13
Z5 OV;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1545011691.000000
Z7 !s107 ../../../../../../firmware/fpga/xcorr/correlators.vh|../../../../../../firmware/fpga/util/incl/sign_ext.vh|../../../../../../firmware/fpga/util/incl/log2_func.vh|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|
Z8 !s90 -incr|-work|xil_defaultlib|+incdir+../../../../../../firmware/fpga/util/incl|+incdir+../../../../../../firmware/fpga/xcorr|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|
!i113 1
Z9 o-work xil_defaultlib
Z10 !s92 -work xil_defaultlib +incdir+../../../../../../firmware/fpga/util/incl +incdir+../../../../../../firmware/fpga/xcorr
Z11 tCvgOpt 0
vad9361_dual
!s10a 1545700594
R1
!i10b 1
!s100 d>lg34fm3G4o<51a[bh7d1
If6j788OkZ6ka^EI9Bj`;L1
R2
R0
w1544488955
8../../../../../../firmware/fpga/ad9361/ad9361_dual.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual.v
Z12 L0 12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vad9361_dual_axis
!s10a 1544434377
R1
!i10b 1
!s100 W<:_l]]RH:2af>>j;o;EM0
IzN`>jidL^G2XVoX;ih_=S3
R2
R0
w1544434377
8../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
R3
Z13 F../../../../../../firmware/fpga/util/incl/sign_ext.vh
Z14 L0 14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vad9361_dual_spi
!s10a 1529478947
R1
!i10b 1
!s100 EiEJh^3A7Xi9QEadPGa_W2
II1:SYS]NbFo^7<lobI^z22
R2
R0
w1529478947
8../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vad9361_samp_filt
!s10a 1545892089
!s110 1545897496
!i10b 1
!s100 cDmU6LCRDVJ7;l=^A^Ml61
Iik_P_[N<e`ooR:7M@OU8G3
R2
R0
w1545892089
8../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
F../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
R3
R13
L0 9
R5
r1
!s85 0
31
Z15 !s108 1545897496.000000
R7
R8
!i113 1
R9
R10
R11
vanchor_clk_gen
!s10a 1544430425
R1
!i10b 1
!s100 Khh2UL[1iG115m3^88eX72
I652e3>:80`f:c>2lk?fhY0
R2
R0
w1544430425
8../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
Z16 L0 10
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vanchor_ext_sync
!s10a 1544088914
R1
!i10b 1
!s100 I_C=TkIdkL;T=f9PnCamU3
I@c^AiIM[ROcQjf4EE_4=^2
R2
R0
w1544088914
8../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
L0 9
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vanchor_top
!s10a 1545372360
!s110 1545372759
!i10b 1
!s100 kAJ:CNf<9EiI]czLai@=g3
IWJEWc:JQU>BC`6CT<[0<k0
R2
R0
w1545372360
8../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
R14
R5
r1
!s85 0
31
!s108 1545372759.000000
R7
R8
!i113 1
R9
R10
R11
vanchor_top_tb
!s10a 1545790670
!s110 1545803784
!i10b 1
!s100 e0J8l:D2W9e1m]i^V;NDF1
I;9GU_]cG3JM4aJAlG0LLG2
R2
R0
w1545790670
8../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
F../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
R16
R5
r1
!s85 0
31
!s108 1545803783.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_bit_corr
Z17 !s110 1545900396
!i10b 1
!s100 ^NeKo1Fb8QOD:>;N2>jKk3
I4[d<b8@RcaI@A2AACbBE82
R2
R0
w1545900349
8../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/correlators.vh
R3
R13
Z18 L0 17
R5
r1
!s85 0
31
Z19 !s108 1545900395.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_cabs_serial
R17
!i10b 1
!s100 ;HGgRY97Xg^T=:1beE44>2
IE2[XBLR_egED1:aCGNb;53
R2
R0
w1545900347
8../../../../../../firmware/fpga/peak/axis_cabs_serial.v
F../../../../../../firmware/fpga/peak/axis_cabs_serial.v
R3
R14
R5
r1
!s85 0
31
R19
R7
R8
!i113 1
R9
R10
R11
vaxis_clk_conv_fifo
!s10a 1543481215
R1
!i10b 1
!s100 B3hB>09`mVeDZbRgcN;J>2
I88W0ISTlYWH:i@[=z8ijY3
R2
R0
w1543481215
8../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vaxis_distrib
!s10a 1545817404
!s110 1545817429
!i10b 1
!s100 9S0NBI<@>_oA77bW[2=KF2
IN@1fE7LJFYCHdL7E_;WYn1
R2
R0
w1545817404
8../../../../../../firmware/fpga/util/axis/axis_distrib.v
F../../../../../../firmware/fpga/util/axis/axis_distrib.v
R3
Z20 L0 15
R5
r1
!s85 0
31
!s108 1545817428.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_fan_in
!s10a 1545889805
Z21 !s110 1545897497
!i10b 1
!s100 9d>`MOZ>WXDFIh4=@7Xc=0
I0gUV[cF?bDOLnaY61bC<D2
R2
R0
w1545889805
8../../../../../../firmware/fpga/util/axis/axis_fan_in.v
F../../../../../../firmware/fpga/util/axis/axis_fan_in.v
R3
Z22 L0 16
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vaxis_peak_detn
!s10a 1545892183
R21
!i10b 1
!s100 :P8ET1fGNiO5N`]Q=jgZg0
ImG?B_6J==hkSfgi:T3cd20
R2
R0
w1545892183
8../../../../../../firmware/fpga/peak/axis_peak_detn.v
F../../../../../../firmware/fpga/peak/axis_peak_detn.v
R3
R20
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vaxis_to_mem
Z23 !s10a 1543542779
R1
!i10b 1
!s100 :Y<kR^b[ij5Tnl[;gnSEY1
IO231cbk4Cj__>[C4j<RlW3
R2
R0
Z24 w1543542779
8../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
R3
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vcounter
!s10a 1545892134
R21
!i10b 1
!s100 C^ec=UXSXiYJ9kK^XJ[N40
IEHdn>W?_V78gczEhj`Cz[1
R2
R0
w1545892134
8../../../../../../firmware/fpga/util/math/counter.v
F../../../../../../firmware/fpga/util/math/counter.v
R3
L0 11
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vfilt_boxcar
!s10a 1545892040
R21
!i10b 1
!s100 02l9l5`zXeK99aioRjCUj3
IUo;5>;dF>_86H9cD7Q9Ej2
R2
R0
w1545892040
8../../../../../../firmware/fpga/util/filt/filt_boxcar.v
F../../../../../../firmware/fpga/util/filt/filt_boxcar.v
R18
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vglbl
R17
!i10b 1
!s100 JWZ^meD<P7inSF0<1SiO32
IHANT?><<>G9J5i]G9zVT[0
R2
R0
w1513215259
8glbl.v
Fglbl.v
L0 6
R5
r1
!s85 0
31
!s108 1545900396.000000
!s107 glbl.v|
!s90 -work|xil_defaultlib|glbl.v|
!i113 1
R9
R11
vmath_add_96
!s10a 1545893105
R21
!i10b 1
!s100 QL^RIV]GAdH3S[goSfKcT3
I7O6_E0RKjA@a[VcVe2YTj2
R2
R0
w1545893105
8../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
F../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
R14
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vmath_cabs_32
!s10a 1545896765
R21
!i10b 1
!s100 Dc?g:`]=A3`^982Wfej=f2
IEPW5Bd=@>KoP2c2N]hPfm2
R2
R0
w1545896765
8../../../../../../firmware/fpga/util/math/math_cabs_32.v
F../../../../../../firmware/fpga/util/math/math_cabs_32.v
R13
L0 9
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vmath_log2_64
!s10a 1545897384
R21
!i10b 1
!s100 ]U1`Z@;IUGBB@>KZc9I=B3
Ib0eMOoW[:aNG`4179e^T32
R2
R0
w1545897384
8../../../../../../firmware/fpga/util/math/math_log2_64.v
F../../../../../../firmware/fpga/util/math/math_log2_64.v
R12
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vmath_mult_35
!s10a 1545892152
R21
!i10b 1
!s100 ^[eTZTkAPGnN4_m>4SPi52
IU0VYaOfZ;9DY1Y?Cj5N`z1
R2
R0
w1545892152
8../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
F../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
R14
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
vmath_pow2_12
!s10a 1545897472
R21
!i10b 1
!s100 >b`lL7<aQK^HN0dQ8TGQ93
Ikc`fl>Wo^Y8?zKhhIKRF>2
R2
R0
w1545897472
8../../../../../../firmware/fpga/util/math/math_pow2_12.v
F../../../../../../firmware/fpga/util/math/math_pow2_12.v
R14
R5
r1
!s85 0
31
R15
R7
R8
!i113 1
R9
R10
R11
voh_to_bin
R23
R1
!i10b 1
!s100 fhOERMCfVn`=m4FX2E4Xb0
IVCPo2g`>E]nDX9zD>FUaO1
R2
R0
R24
8../../../../../../firmware/fpga/util/misc/oh_to_bin.v
F../../../../../../firmware/fpga/util/misc/oh_to_bin.v
R3
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vshift_reg
!s10a 1544088825
R1
!i10b 1
!s100 dS:VO>?GfYjOCnIghZFA[3
I;74AU5^Sf8eW>8_1naVXT1
R2
R0
w1544088825
8../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
F../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
R20
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vtag_data_buff
!s10a 1545292512
!s110 1545369230
!i10b 1
!s100 =8j3LNV=A2QgE4H2V>?F<2
I27CRNAflCUj9gRU:ko?@b2
R2
R0
w1545292512
8../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
F../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
R3
R20
R5
r1
!s85 0
31
!s108 1545369229.000000
R7
R8
!i113 1
R9
R10
R11
