# Reading pref.tcl
# do FourByTwoEncode_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/iitb/dld-vhdl/3/FourByTwoEncodeTest.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:35 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/3/FourByTwoEncodeTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test
# -- Compiling architecture behavior of test
# End time: 18:06:35 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/iitb/dld-vhdl/3/TwoByOneMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:35 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/3/TwoByOneMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TwobyOneMux
# -- Compiling architecture twobyOneMux_behaviour of TwobyOneMux
# End time: 18:06:35 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/iitb/dld-vhdl/3/FourByTwoEncode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:35 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/3/FourByTwoEncode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FourByTwoEncode
# -- Compiling architecture structure of FourByTwoEncode
# End time: 18:06:35 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/iitb/dld-vhdl/3/basic_gates.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:35 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/3/basic_gates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling entity or_gate
# -- Compiling entity not_gate
# -- Compiling architecture and_behaviour of and_gate
# -- Compiling architecture or_behaviour of or_gate
# -- Compiling architecture not_behaviour of not_gate
# End time: 18:06:35 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/iitb/dld-vhdl/3/FourByTwoEncode/../FourByTwoEncodeTest.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:35 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/3/FourByTwoEncode/../FourByTwoEncodeTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test
# -- Compiling architecture behavior of test
# End time: 18:06:36 on Feb 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 18:06:36 on Feb 12,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavior)
# Loading work.fourbytwoencode(structure)
# Loading work.twobyonemux(twobyonemux_behaviour)
# Loading work.not_gate(not_behaviour)
# Loading work.and_gate(and_behaviour)
# Loading work.or_gate(or_behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 18:07:47 on Feb 12,2021, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
