set ::env(PROJECT_NAME) ternary_adder
set ::env(DESIGN_TOP) ternary_add_sub_prim
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/ternary_adder/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/ternary_adder/rtl/ternary_adder_xilinx.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
