```
module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output reg [7:0] q
);

    always @(posedge clk or posedge areset) begin
        if (areset) begin
            q <= 8'b0; // reset the outputs to 0
        end else begin
            q <= d; // transfer input to output on clock edge
        end
    end

endmodule
```