Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:100]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:111]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:122]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:133]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:144]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:155]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:166]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:170]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:171]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:172]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:173]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:174]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:175]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:176]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_PE_wrapper.sv:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/se-dong Jang/종합설계2/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_RF.sv:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
