`define A 1024
`define BCD 1024
`define XYZ_OP 1024

module test();
reg [`A-1:0] testReg [0:`A-1];
reg [`BCD-1:0] testReg [0:`BCD-1];
reg [`XYZ_OP-1:0] testReg [0:`XYZ_OP-1];
endmodule


module predef_mod(
     input clk,
     input rst,
     output reg cntr_o
);
    always_ff @(posedge clk)
        if (rst) cntr_o <= 4'd0;
        else cntr_o <= cntr_o + 4'd1;
endmodule


