// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_1_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [7:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [7:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] threshs_m_thresholds_62_address0;
reg    threshs_m_thresholds_62_ce0;
wire   [15:0] threshs_m_thresholds_62_q0;
wire   [3:0] threshs_m_thresholds_61_address0;
reg    threshs_m_thresholds_61_ce0;
wire   [15:0] threshs_m_thresholds_61_q0;
wire   [3:0] threshs_m_thresholds_50_address0;
reg    threshs_m_thresholds_50_ce0;
wire   [15:0] threshs_m_thresholds_50_q0;
wire   [3:0] threshs_m_thresholds_39_address0;
reg    threshs_m_thresholds_39_ce0;
wire   [15:0] threshs_m_thresholds_39_q0;
wire   [3:0] threshs_m_thresholds_28_address0;
reg    threshs_m_thresholds_28_ce0;
wire   [15:0] threshs_m_thresholds_28_q0;
wire   [3:0] threshs_m_thresholds_17_address0;
reg    threshs_m_thresholds_17_ce0;
wire   [15:0] threshs_m_thresholds_17_q0;
wire   [3:0] threshs_m_thresholds_6_address0;
reg    threshs_m_thresholds_6_ce0;
wire   [15:0] threshs_m_thresholds_6_q0;
wire   [3:0] threshs_m_thresholds_2_address0;
reg    threshs_m_thresholds_2_ce0;
wire   [15:0] threshs_m_thresholds_2_q0;
wire   [3:0] threshs_m_thresholds_1_address0;
reg    threshs_m_thresholds_1_ce0;
wire   [15:0] threshs_m_thresholds_1_q0;
wire   [3:0] threshs_m_thresholds_address0;
reg    threshs_m_thresholds_ce0;
wire   [15:0] threshs_m_thresholds_q0;
wire   [3:0] threshs_m_thresholds_60_address0;
reg    threshs_m_thresholds_60_ce0;
wire   [15:0] threshs_m_thresholds_60_q0;
wire   [3:0] threshs_m_thresholds_59_address0;
reg    threshs_m_thresholds_59_ce0;
wire   [15:0] threshs_m_thresholds_59_q0;
wire   [3:0] threshs_m_thresholds_58_address0;
reg    threshs_m_thresholds_58_ce0;
wire   [15:0] threshs_m_thresholds_58_q0;
wire   [3:0] threshs_m_thresholds_57_address0;
reg    threshs_m_thresholds_57_ce0;
wire   [15:0] threshs_m_thresholds_57_q0;
wire   [3:0] threshs_m_thresholds_56_address0;
reg    threshs_m_thresholds_56_ce0;
wire   [15:0] threshs_m_thresholds_56_q0;
wire   [3:0] threshs_m_thresholds_55_address0;
reg    threshs_m_thresholds_55_ce0;
wire   [15:0] threshs_m_thresholds_55_q0;
wire   [3:0] threshs_m_thresholds_54_address0;
reg    threshs_m_thresholds_54_ce0;
wire   [15:0] threshs_m_thresholds_54_q0;
wire   [3:0] threshs_m_thresholds_53_address0;
reg    threshs_m_thresholds_53_ce0;
wire   [15:0] threshs_m_thresholds_53_q0;
wire   [3:0] threshs_m_thresholds_52_address0;
reg    threshs_m_thresholds_52_ce0;
wire   [15:0] threshs_m_thresholds_52_q0;
wire   [3:0] threshs_m_thresholds_51_address0;
reg    threshs_m_thresholds_51_ce0;
wire   [15:0] threshs_m_thresholds_51_q0;
wire   [3:0] threshs_m_thresholds_49_address0;
reg    threshs_m_thresholds_49_ce0;
wire   [15:0] threshs_m_thresholds_49_q0;
wire   [3:0] threshs_m_thresholds_48_address0;
reg    threshs_m_thresholds_48_ce0;
wire   [15:0] threshs_m_thresholds_48_q0;
wire   [3:0] threshs_m_thresholds_47_address0;
reg    threshs_m_thresholds_47_ce0;
wire   [15:0] threshs_m_thresholds_47_q0;
wire   [3:0] threshs_m_thresholds_46_address0;
reg    threshs_m_thresholds_46_ce0;
wire   [15:0] threshs_m_thresholds_46_q0;
wire   [3:0] threshs_m_thresholds_45_address0;
reg    threshs_m_thresholds_45_ce0;
wire   [15:0] threshs_m_thresholds_45_q0;
wire   [3:0] threshs_m_thresholds_44_address0;
reg    threshs_m_thresholds_44_ce0;
wire   [15:0] threshs_m_thresholds_44_q0;
wire   [3:0] threshs_m_thresholds_43_address0;
reg    threshs_m_thresholds_43_ce0;
wire   [15:0] threshs_m_thresholds_43_q0;
wire   [3:0] threshs_m_thresholds_42_address0;
reg    threshs_m_thresholds_42_ce0;
wire   [15:0] threshs_m_thresholds_42_q0;
wire   [3:0] threshs_m_thresholds_41_address0;
reg    threshs_m_thresholds_41_ce0;
wire   [15:0] threshs_m_thresholds_41_q0;
wire   [3:0] threshs_m_thresholds_40_address0;
reg    threshs_m_thresholds_40_ce0;
wire   [15:0] threshs_m_thresholds_40_q0;
wire   [3:0] threshs_m_thresholds_38_address0;
reg    threshs_m_thresholds_38_ce0;
wire   [15:0] threshs_m_thresholds_38_q0;
wire   [3:0] threshs_m_thresholds_37_address0;
reg    threshs_m_thresholds_37_ce0;
wire   [15:0] threshs_m_thresholds_37_q0;
wire   [3:0] threshs_m_thresholds_36_address0;
reg    threshs_m_thresholds_36_ce0;
wire   [15:0] threshs_m_thresholds_36_q0;
wire   [3:0] threshs_m_thresholds_35_address0;
reg    threshs_m_thresholds_35_ce0;
wire   [15:0] threshs_m_thresholds_35_q0;
wire   [3:0] threshs_m_thresholds_34_address0;
reg    threshs_m_thresholds_34_ce0;
wire   [15:0] threshs_m_thresholds_34_q0;
wire   [3:0] threshs_m_thresholds_33_address0;
reg    threshs_m_thresholds_33_ce0;
wire   [15:0] threshs_m_thresholds_33_q0;
wire   [3:0] threshs_m_thresholds_32_address0;
reg    threshs_m_thresholds_32_ce0;
wire   [15:0] threshs_m_thresholds_32_q0;
wire   [3:0] threshs_m_thresholds_31_address0;
reg    threshs_m_thresholds_31_ce0;
wire   [15:0] threshs_m_thresholds_31_q0;
wire   [3:0] threshs_m_thresholds_30_address0;
reg    threshs_m_thresholds_30_ce0;
wire   [15:0] threshs_m_thresholds_30_q0;
wire   [3:0] threshs_m_thresholds_29_address0;
reg    threshs_m_thresholds_29_ce0;
wire   [15:0] threshs_m_thresholds_29_q0;
wire   [3:0] threshs_m_thresholds_27_address0;
reg    threshs_m_thresholds_27_ce0;
wire   [15:0] threshs_m_thresholds_27_q0;
wire   [3:0] threshs_m_thresholds_26_address0;
reg    threshs_m_thresholds_26_ce0;
wire   [15:0] threshs_m_thresholds_26_q0;
wire   [3:0] threshs_m_thresholds_25_address0;
reg    threshs_m_thresholds_25_ce0;
wire   [15:0] threshs_m_thresholds_25_q0;
wire   [3:0] threshs_m_thresholds_24_address0;
reg    threshs_m_thresholds_24_ce0;
wire   [15:0] threshs_m_thresholds_24_q0;
wire   [3:0] threshs_m_thresholds_23_address0;
reg    threshs_m_thresholds_23_ce0;
wire   [15:0] threshs_m_thresholds_23_q0;
wire   [3:0] threshs_m_thresholds_22_address0;
reg    threshs_m_thresholds_22_ce0;
wire   [15:0] threshs_m_thresholds_22_q0;
wire   [3:0] threshs_m_thresholds_21_address0;
reg    threshs_m_thresholds_21_ce0;
wire   [15:0] threshs_m_thresholds_21_q0;
wire   [3:0] threshs_m_thresholds_20_address0;
reg    threshs_m_thresholds_20_ce0;
wire   [15:0] threshs_m_thresholds_20_q0;
wire   [3:0] threshs_m_thresholds_19_address0;
reg    threshs_m_thresholds_19_ce0;
wire   [15:0] threshs_m_thresholds_19_q0;
wire   [3:0] threshs_m_thresholds_18_address0;
reg    threshs_m_thresholds_18_ce0;
wire   [15:0] threshs_m_thresholds_18_q0;
wire   [3:0] threshs_m_thresholds_16_address0;
reg    threshs_m_thresholds_16_ce0;
wire   [15:0] threshs_m_thresholds_16_q0;
wire   [3:0] threshs_m_thresholds_15_address0;
reg    threshs_m_thresholds_15_ce0;
wire   [15:0] threshs_m_thresholds_15_q0;
wire   [3:0] threshs_m_thresholds_14_address0;
reg    threshs_m_thresholds_14_ce0;
wire   [15:0] threshs_m_thresholds_14_q0;
wire   [3:0] threshs_m_thresholds_13_address0;
reg    threshs_m_thresholds_13_ce0;
wire   [15:0] threshs_m_thresholds_13_q0;
wire   [3:0] threshs_m_thresholds_12_address0;
reg    threshs_m_thresholds_12_ce0;
wire   [15:0] threshs_m_thresholds_12_q0;
wire   [3:0] threshs_m_thresholds_11_address0;
reg    threshs_m_thresholds_11_ce0;
wire   [15:0] threshs_m_thresholds_11_q0;
wire   [3:0] threshs_m_thresholds_10_address0;
reg    threshs_m_thresholds_10_ce0;
wire   [15:0] threshs_m_thresholds_10_q0;
wire   [3:0] threshs_m_thresholds_9_address0;
reg    threshs_m_thresholds_9_ce0;
wire   [15:0] threshs_m_thresholds_9_q0;
wire   [3:0] threshs_m_thresholds_8_address0;
reg    threshs_m_thresholds_8_ce0;
wire   [15:0] threshs_m_thresholds_8_q0;
wire   [3:0] threshs_m_thresholds_7_address0;
reg    threshs_m_thresholds_7_ce0;
wire   [15:0] threshs_m_thresholds_7_q0;
wire   [3:0] threshs_m_thresholds_5_address0;
reg    threshs_m_thresholds_5_ce0;
wire   [15:0] threshs_m_thresholds_5_q0;
wire   [3:0] threshs_m_thresholds_4_address0;
reg    threshs_m_thresholds_4_ce0;
wire   [15:0] threshs_m_thresholds_4_q0;
wire   [3:0] threshs_m_thresholds_3_address0;
reg    threshs_m_thresholds_3_ce0;
wire   [15:0] threshs_m_thresholds_3_q0;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_1310_p2;
wire   [0:0] icmp_ln252_fu_1325_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_3961;
reg    weight_V_V_TDATA_blk_n;
reg   [8:0] i_0_reg_1220;
reg    ap_predicate_op90_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] i_fu_1316_p2;
wire   [5:0] inElem_V_1_fu_1431_p33;
wire   [5:0] inputBuf_0_V_fu_1499_p1;
wire   [4:0] trunc_ln321_fu_1503_p1;
wire   [5:0] tmp_V_3_fu_1665_p1;
reg  signed [5:0] tmp_V_3_reg_3951;
wire   [0:0] icmp_ln271_fu_1669_p2;
reg   [0:0] icmp_ln271_reg_3956;
wire   [0:0] icmp_ln289_fu_1681_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [5:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_1231;
reg   [5:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231;
wire   [63:0] zext_ln142_fu_1695_p1;
reg   [16:0] accu_V_0_0_0_fu_246;
wire   [16:0] add_ln700_61_fu_1814_p2;
reg   [31:0] sf_1_fu_250;
wire   [31:0] sf_fu_1675_p2;
reg   [5:0] inputBuf_30_V_fu_254;
reg   [5:0] inputBuf_30_V_1_fu_258;
reg   [5:0] inputBuf_30_V_2_fu_262;
reg   [5:0] inputBuf_30_V_3_fu_266;
reg   [5:0] inputBuf_30_V_4_fu_270;
reg   [5:0] inputBuf_30_V_5_fu_274;
reg   [5:0] inputBuf_30_V_6_fu_278;
reg   [5:0] inputBuf_30_V_7_fu_282;
reg   [5:0] inputBuf_30_V_8_fu_286;
reg   [5:0] inputBuf_30_V_9_fu_290;
reg   [5:0] inputBuf_30_V_10_fu_294;
reg   [5:0] inputBuf_30_V_11_fu_298;
reg   [5:0] inputBuf_30_V_12_fu_302;
reg   [5:0] inputBuf_30_V_13_fu_306;
reg   [5:0] inputBuf_30_V_14_fu_310;
reg   [5:0] inputBuf_30_V_15_fu_314;
reg   [5:0] inputBuf_30_V_16_fu_318;
reg   [5:0] inputBuf_30_V_17_fu_322;
reg   [5:0] inputBuf_30_V_18_fu_326;
reg   [5:0] inputBuf_30_V_19_fu_330;
reg   [5:0] inputBuf_30_V_20_fu_334;
reg   [5:0] inputBuf_30_V_21_fu_338;
reg   [5:0] inputBuf_30_V_22_fu_342;
reg   [5:0] inputBuf_30_V_23_fu_346;
reg   [5:0] inputBuf_30_V_24_fu_350;
reg   [5:0] inputBuf_30_V_25_fu_354;
reg   [5:0] inputBuf_30_V_26_fu_358;
reg   [5:0] inputBuf_30_V_27_fu_362;
reg   [5:0] inputBuf_30_V_28_fu_366;
reg   [5:0] inputBuf_30_V_29_fu_370;
reg   [5:0] inputBuf_30_V_30_fu_374;
reg   [31:0] nf_assign_fu_378;
wire   [31:0] nf_1_fu_1774_p3;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] inElem_V_1_fu_1431_p32;
wire   [31:0] nf_fu_1762_p2;
wire   [0:0] icmp_ln301_fu_1768_p2;
wire   [5:0] ret_V_fu_1804_p0;
wire  signed [11:0] ret_V_fu_1804_p2;
wire   [16:0] select_ln271_fu_1790_p3;
wire  signed [16:0] sext_ln700_fu_1810_p1;
wire  signed [16:0] sext_ln142_fu_1825_p1;
wire   [0:0] icmp_ln899_fu_1829_p2;
wire   [0:0] xor_ln899_fu_1835_p2;
wire  signed [16:0] sext_ln142_1_fu_1845_p1;
wire   [0:0] icmp_ln899_1_fu_1849_p2;
wire   [0:0] xor_ln899_1_fu_1855_p2;
wire  signed [16:0] sext_ln142_2_fu_1865_p1;
wire   [0:0] icmp_ln899_2_fu_1869_p2;
wire   [0:0] xor_ln899_2_fu_1875_p2;
wire  signed [16:0] sext_ln142_3_fu_1885_p1;
wire   [0:0] icmp_ln899_3_fu_1889_p2;
wire   [0:0] xor_ln899_3_fu_1895_p2;
wire  signed [16:0] sext_ln142_4_fu_1905_p1;
wire   [0:0] icmp_ln899_4_fu_1909_p2;
wire   [0:0] xor_ln899_4_fu_1915_p2;
wire  signed [16:0] sext_ln142_5_fu_1925_p1;
wire   [0:0] icmp_ln899_5_fu_1929_p2;
wire   [0:0] xor_ln899_5_fu_1935_p2;
wire  signed [16:0] sext_ln142_6_fu_1945_p1;
wire   [0:0] icmp_ln899_6_fu_1949_p2;
wire   [0:0] xor_ln899_6_fu_1955_p2;
wire  signed [16:0] sext_ln142_7_fu_1965_p1;
wire   [0:0] icmp_ln899_7_fu_1969_p2;
wire   [0:0] xor_ln899_7_fu_1975_p2;
wire  signed [16:0] sext_ln142_8_fu_1985_p1;
wire   [0:0] icmp_ln899_8_fu_1989_p2;
wire   [0:0] xor_ln899_8_fu_1995_p2;
wire  signed [16:0] sext_ln142_9_fu_2005_p1;
wire   [0:0] icmp_ln899_9_fu_2009_p2;
wire   [0:0] xor_ln899_9_fu_2015_p2;
wire  signed [16:0] sext_ln142_10_fu_2025_p1;
wire   [0:0] icmp_ln899_10_fu_2029_p2;
wire   [0:0] xor_ln899_10_fu_2035_p2;
wire  signed [16:0] sext_ln142_11_fu_2045_p1;
wire   [0:0] icmp_ln899_11_fu_2049_p2;
wire   [0:0] xor_ln899_11_fu_2055_p2;
wire  signed [16:0] sext_ln142_12_fu_2065_p1;
wire   [0:0] icmp_ln899_12_fu_2069_p2;
wire   [0:0] xor_ln899_12_fu_2075_p2;
wire  signed [16:0] sext_ln142_13_fu_2085_p1;
wire   [0:0] icmp_ln899_13_fu_2089_p2;
wire   [0:0] xor_ln899_13_fu_2095_p2;
wire  signed [16:0] sext_ln142_14_fu_2105_p1;
wire   [0:0] icmp_ln899_14_fu_2109_p2;
wire   [0:0] xor_ln899_14_fu_2115_p2;
wire  signed [16:0] sext_ln142_15_fu_2125_p1;
wire   [0:0] icmp_ln899_15_fu_2129_p2;
wire   [0:0] xor_ln899_15_fu_2135_p2;
wire  signed [16:0] sext_ln142_16_fu_2145_p1;
wire   [0:0] icmp_ln899_16_fu_2149_p2;
wire   [0:0] xor_ln899_16_fu_2155_p2;
wire  signed [16:0] sext_ln142_17_fu_2165_p1;
wire   [0:0] icmp_ln899_17_fu_2169_p2;
wire   [0:0] xor_ln899_17_fu_2175_p2;
wire  signed [16:0] sext_ln142_18_fu_2185_p1;
wire   [0:0] icmp_ln899_18_fu_2189_p2;
wire   [0:0] xor_ln899_18_fu_2195_p2;
wire  signed [16:0] sext_ln142_19_fu_2205_p1;
wire   [0:0] icmp_ln899_19_fu_2209_p2;
wire   [0:0] xor_ln899_19_fu_2215_p2;
wire  signed [16:0] sext_ln142_20_fu_2225_p1;
wire   [0:0] icmp_ln899_20_fu_2229_p2;
wire   [0:0] xor_ln899_20_fu_2235_p2;
wire  signed [16:0] sext_ln142_21_fu_2245_p1;
wire   [0:0] icmp_ln899_21_fu_2249_p2;
wire   [0:0] xor_ln899_21_fu_2255_p2;
wire  signed [16:0] sext_ln142_22_fu_2265_p1;
wire   [0:0] icmp_ln899_22_fu_2269_p2;
wire   [0:0] xor_ln899_22_fu_2275_p2;
wire  signed [16:0] sext_ln142_23_fu_2285_p1;
wire   [0:0] icmp_ln899_23_fu_2289_p2;
wire   [0:0] xor_ln899_23_fu_2295_p2;
wire  signed [16:0] sext_ln142_24_fu_2305_p1;
wire   [0:0] icmp_ln899_24_fu_2309_p2;
wire   [0:0] xor_ln899_24_fu_2315_p2;
wire  signed [16:0] sext_ln142_25_fu_2325_p1;
wire   [0:0] icmp_ln899_25_fu_2329_p2;
wire   [0:0] xor_ln899_25_fu_2335_p2;
wire  signed [16:0] sext_ln142_26_fu_2345_p1;
wire   [0:0] icmp_ln899_26_fu_2349_p2;
wire   [0:0] xor_ln899_26_fu_2355_p2;
wire  signed [16:0] sext_ln142_27_fu_2365_p1;
wire   [0:0] icmp_ln899_27_fu_2369_p2;
wire   [0:0] xor_ln899_27_fu_2375_p2;
wire  signed [16:0] sext_ln142_28_fu_2385_p1;
wire   [0:0] icmp_ln899_28_fu_2389_p2;
wire   [0:0] xor_ln899_28_fu_2395_p2;
wire  signed [16:0] sext_ln142_29_fu_2405_p1;
wire   [0:0] icmp_ln899_29_fu_2409_p2;
wire   [0:0] xor_ln899_29_fu_2415_p2;
wire  signed [16:0] sext_ln142_30_fu_2425_p1;
wire   [0:0] icmp_ln899_30_fu_2429_p2;
wire   [0:0] xor_ln899_30_fu_2435_p2;
wire  signed [16:0] sext_ln142_31_fu_2445_p1;
wire   [0:0] icmp_ln899_31_fu_2449_p2;
wire   [0:0] xor_ln899_31_fu_2455_p2;
wire  signed [16:0] sext_ln142_32_fu_2465_p1;
wire   [0:0] icmp_ln899_32_fu_2469_p2;
wire   [0:0] xor_ln899_32_fu_2475_p2;
wire  signed [16:0] sext_ln142_33_fu_2485_p1;
wire   [0:0] icmp_ln899_33_fu_2489_p2;
wire   [0:0] xor_ln899_33_fu_2495_p2;
wire  signed [16:0] sext_ln142_34_fu_2505_p1;
wire   [0:0] icmp_ln899_34_fu_2509_p2;
wire   [0:0] xor_ln899_34_fu_2515_p2;
wire  signed [16:0] sext_ln142_35_fu_2525_p1;
wire   [0:0] icmp_ln899_35_fu_2529_p2;
wire   [0:0] xor_ln899_35_fu_2535_p2;
wire  signed [16:0] sext_ln142_36_fu_2545_p1;
wire   [0:0] icmp_ln899_36_fu_2549_p2;
wire   [0:0] xor_ln899_36_fu_2555_p2;
wire  signed [16:0] sext_ln142_37_fu_2565_p1;
wire   [0:0] icmp_ln899_37_fu_2569_p2;
wire   [0:0] xor_ln899_37_fu_2575_p2;
wire  signed [16:0] sext_ln142_38_fu_2585_p1;
wire   [0:0] icmp_ln899_38_fu_2589_p2;
wire   [0:0] xor_ln899_38_fu_2595_p2;
wire  signed [16:0] sext_ln142_39_fu_2605_p1;
wire   [0:0] icmp_ln899_39_fu_2609_p2;
wire   [0:0] xor_ln899_39_fu_2615_p2;
wire  signed [16:0] sext_ln142_40_fu_2625_p1;
wire   [0:0] icmp_ln899_40_fu_2629_p2;
wire   [0:0] xor_ln899_40_fu_2635_p2;
wire  signed [16:0] sext_ln142_41_fu_2645_p1;
wire   [0:0] icmp_ln899_41_fu_2649_p2;
wire   [0:0] xor_ln899_41_fu_2655_p2;
wire  signed [16:0] sext_ln142_42_fu_2665_p1;
wire   [0:0] icmp_ln899_42_fu_2669_p2;
wire   [0:0] xor_ln899_42_fu_2675_p2;
wire  signed [16:0] sext_ln142_43_fu_2685_p1;
wire   [0:0] icmp_ln899_43_fu_2689_p2;
wire   [0:0] xor_ln899_43_fu_2695_p2;
wire  signed [16:0] sext_ln142_44_fu_2705_p1;
wire   [0:0] icmp_ln899_44_fu_2709_p2;
wire   [0:0] xor_ln899_44_fu_2715_p2;
wire  signed [16:0] sext_ln142_45_fu_2725_p1;
wire   [0:0] icmp_ln899_45_fu_2729_p2;
wire   [0:0] xor_ln899_45_fu_2735_p2;
wire  signed [16:0] sext_ln142_46_fu_2745_p1;
wire   [0:0] icmp_ln899_46_fu_2749_p2;
wire   [0:0] xor_ln899_46_fu_2755_p2;
wire  signed [16:0] sext_ln142_47_fu_2765_p1;
wire   [0:0] icmp_ln899_47_fu_2769_p2;
wire   [0:0] xor_ln899_47_fu_2775_p2;
wire  signed [16:0] sext_ln142_48_fu_2785_p1;
wire   [0:0] icmp_ln899_48_fu_2789_p2;
wire   [0:0] xor_ln899_48_fu_2795_p2;
wire  signed [16:0] sext_ln142_49_fu_2805_p1;
wire   [0:0] icmp_ln899_49_fu_2809_p2;
wire   [0:0] xor_ln899_49_fu_2815_p2;
wire  signed [16:0] sext_ln142_50_fu_2825_p1;
wire   [0:0] icmp_ln899_50_fu_2829_p2;
wire   [0:0] xor_ln899_50_fu_2835_p2;
wire  signed [16:0] sext_ln142_51_fu_2845_p1;
wire   [0:0] icmp_ln899_51_fu_2849_p2;
wire   [0:0] xor_ln899_51_fu_2855_p2;
wire  signed [16:0] sext_ln142_52_fu_2865_p1;
wire   [0:0] icmp_ln899_52_fu_2869_p2;
wire   [0:0] xor_ln899_52_fu_2875_p2;
wire  signed [16:0] sext_ln142_53_fu_2885_p1;
wire   [0:0] icmp_ln899_53_fu_2889_p2;
wire   [0:0] xor_ln899_53_fu_2895_p2;
wire  signed [16:0] sext_ln142_54_fu_2905_p1;
wire   [0:0] icmp_ln899_54_fu_2909_p2;
wire   [0:0] xor_ln899_54_fu_2915_p2;
wire  signed [16:0] sext_ln142_55_fu_2925_p1;
wire   [0:0] icmp_ln899_55_fu_2929_p2;
wire   [0:0] xor_ln899_55_fu_2935_p2;
wire  signed [16:0] sext_ln142_56_fu_2945_p1;
wire   [0:0] icmp_ln899_56_fu_2949_p2;
wire   [0:0] xor_ln899_56_fu_2955_p2;
wire  signed [16:0] sext_ln142_57_fu_2965_p1;
wire   [0:0] icmp_ln899_57_fu_2969_p2;
wire   [0:0] xor_ln899_57_fu_2975_p2;
wire  signed [16:0] sext_ln142_58_fu_2985_p1;
wire   [0:0] icmp_ln899_58_fu_2989_p2;
wire   [0:0] xor_ln899_58_fu_2995_p2;
wire  signed [16:0] sext_ln142_59_fu_3005_p1;
wire   [0:0] icmp_ln899_59_fu_3009_p2;
wire   [0:0] xor_ln899_59_fu_3015_p2;
wire  signed [16:0] sext_ln142_60_fu_3025_p1;
wire   [0:0] icmp_ln899_60_fu_3029_p2;
wire   [0:0] xor_ln899_60_fu_3035_p2;
wire  signed [16:0] sext_ln142_61_fu_3045_p1;
wire   [0:0] icmp_ln899_61_fu_3049_p2;
wire   [0:0] xor_ln899_61_fu_3055_p2;
wire  signed [16:0] sext_ln142_62_fu_3065_p1;
wire   [0:0] icmp_ln899_62_fu_3069_p2;
wire   [0:0] xor_ln899_62_fu_3075_p2;
wire   [1:0] zext_ln142_2_fu_1861_p1;
wire   [1:0] zext_ln142_3_fu_1881_p1;
wire   [1:0] add_ln700_fu_3085_p2;
wire   [1:0] zext_ln142_1_fu_1841_p1;
wire   [1:0] add_ln700_1_fu_3091_p2;
wire   [1:0] zext_ln142_4_fu_1901_p1;
wire   [1:0] zext_ln142_5_fu_1921_p1;
wire   [1:0] add_ln700_2_fu_3101_p2;
wire   [1:0] zext_ln142_6_fu_1941_p1;
wire   [1:0] zext_ln142_7_fu_1961_p1;
wire   [1:0] add_ln700_3_fu_3111_p2;
wire   [2:0] zext_ln700_3_fu_3117_p1;
wire   [2:0] zext_ln700_2_fu_3107_p1;
wire   [2:0] add_ln700_4_fu_3121_p2;
wire   [2:0] zext_ln700_1_fu_3097_p1;
wire   [2:0] add_ln700_5_fu_3127_p2;
wire   [1:0] zext_ln142_8_fu_1981_p1;
wire   [1:0] zext_ln142_9_fu_2001_p1;
wire   [1:0] add_ln700_6_fu_3137_p2;
wire   [1:0] zext_ln142_10_fu_2021_p1;
wire   [1:0] zext_ln142_11_fu_2041_p1;
wire   [1:0] add_ln700_7_fu_3147_p2;
wire   [2:0] zext_ln700_6_fu_3153_p1;
wire   [2:0] zext_ln700_5_fu_3143_p1;
wire   [2:0] add_ln700_8_fu_3157_p2;
wire   [1:0] zext_ln142_12_fu_2061_p1;
wire   [1:0] zext_ln142_13_fu_2081_p1;
wire   [1:0] add_ln700_9_fu_3167_p2;
wire   [1:0] zext_ln142_14_fu_2101_p1;
wire   [1:0] zext_ln142_15_fu_2121_p1;
wire   [1:0] add_ln700_10_fu_3177_p2;
wire   [2:0] zext_ln700_9_fu_3183_p1;
wire   [2:0] zext_ln700_8_fu_3173_p1;
wire   [2:0] add_ln700_11_fu_3187_p2;
wire   [3:0] zext_ln700_10_fu_3193_p1;
wire   [3:0] zext_ln700_7_fu_3163_p1;
wire   [3:0] add_ln700_12_fu_3197_p2;
wire   [3:0] zext_ln700_4_fu_3133_p1;
wire   [3:0] add_ln700_13_fu_3203_p2;
wire   [1:0] zext_ln142_16_fu_2141_p1;
wire   [1:0] zext_ln142_17_fu_2161_p1;
wire   [1:0] add_ln700_14_fu_3213_p2;
wire   [1:0] zext_ln142_18_fu_2181_p1;
wire   [1:0] zext_ln142_19_fu_2201_p1;
wire   [1:0] add_ln700_15_fu_3223_p2;
wire   [2:0] zext_ln700_13_fu_3229_p1;
wire   [2:0] zext_ln700_12_fu_3219_p1;
wire   [2:0] add_ln700_16_fu_3233_p2;
wire   [1:0] zext_ln142_20_fu_2221_p1;
wire   [1:0] zext_ln142_21_fu_2241_p1;
wire   [1:0] add_ln700_17_fu_3243_p2;
wire   [1:0] zext_ln142_22_fu_2261_p1;
wire   [1:0] zext_ln142_23_fu_2281_p1;
wire   [1:0] add_ln700_18_fu_3253_p2;
wire   [2:0] zext_ln700_16_fu_3259_p1;
wire   [2:0] zext_ln700_15_fu_3249_p1;
wire   [2:0] add_ln700_19_fu_3263_p2;
wire   [3:0] zext_ln700_17_fu_3269_p1;
wire   [3:0] zext_ln700_14_fu_3239_p1;
wire   [3:0] add_ln700_20_fu_3273_p2;
wire   [1:0] zext_ln142_24_fu_2301_p1;
wire   [1:0] zext_ln142_25_fu_2321_p1;
wire   [1:0] add_ln700_21_fu_3283_p2;
wire   [1:0] zext_ln142_26_fu_2341_p1;
wire   [1:0] zext_ln142_27_fu_2361_p1;
wire   [1:0] add_ln700_22_fu_3293_p2;
wire   [2:0] zext_ln700_20_fu_3299_p1;
wire   [2:0] zext_ln700_19_fu_3289_p1;
wire   [2:0] add_ln700_23_fu_3303_p2;
wire   [1:0] zext_ln142_28_fu_2381_p1;
wire   [1:0] zext_ln142_29_fu_2401_p1;
wire   [1:0] add_ln700_24_fu_3313_p2;
wire   [1:0] zext_ln142_30_fu_2421_p1;
wire   [1:0] zext_ln142_31_fu_2441_p1;
wire   [1:0] add_ln700_25_fu_3323_p2;
wire   [2:0] zext_ln700_23_fu_3329_p1;
wire   [2:0] zext_ln700_22_fu_3319_p1;
wire   [2:0] add_ln700_26_fu_3333_p2;
wire   [3:0] zext_ln700_24_fu_3339_p1;
wire   [3:0] zext_ln700_21_fu_3309_p1;
wire   [3:0] add_ln700_27_fu_3343_p2;
wire   [4:0] zext_ln700_25_fu_3349_p1;
wire   [4:0] zext_ln700_18_fu_3279_p1;
wire   [4:0] add_ln700_28_fu_3353_p2;
wire   [4:0] zext_ln700_11_fu_3209_p1;
wire   [4:0] add_ln700_29_fu_3359_p2;
wire   [1:0] zext_ln142_32_fu_2461_p1;
wire   [1:0] zext_ln142_33_fu_2481_p1;
wire   [1:0] add_ln700_30_fu_3369_p2;
wire   [1:0] zext_ln142_34_fu_2501_p1;
wire   [1:0] zext_ln142_35_fu_2521_p1;
wire   [1:0] add_ln700_31_fu_3379_p2;
wire   [2:0] zext_ln700_28_fu_3385_p1;
wire   [2:0] zext_ln700_27_fu_3375_p1;
wire   [2:0] add_ln700_32_fu_3389_p2;
wire   [1:0] zext_ln142_36_fu_2541_p1;
wire   [1:0] zext_ln142_37_fu_2561_p1;
wire   [1:0] add_ln700_33_fu_3399_p2;
wire   [1:0] zext_ln142_38_fu_2581_p1;
wire   [1:0] zext_ln142_39_fu_2601_p1;
wire   [1:0] add_ln700_34_fu_3409_p2;
wire   [2:0] zext_ln700_31_fu_3415_p1;
wire   [2:0] zext_ln700_30_fu_3405_p1;
wire   [2:0] add_ln700_35_fu_3419_p2;
wire   [3:0] zext_ln700_32_fu_3425_p1;
wire   [3:0] zext_ln700_29_fu_3395_p1;
wire   [3:0] add_ln700_36_fu_3429_p2;
wire   [1:0] zext_ln142_40_fu_2621_p1;
wire   [1:0] zext_ln142_41_fu_2641_p1;
wire   [1:0] add_ln700_37_fu_3439_p2;
wire   [1:0] zext_ln142_42_fu_2661_p1;
wire   [1:0] zext_ln142_43_fu_2681_p1;
wire   [1:0] add_ln700_38_fu_3449_p2;
wire   [2:0] zext_ln700_35_fu_3455_p1;
wire   [2:0] zext_ln700_34_fu_3445_p1;
wire   [2:0] add_ln700_39_fu_3459_p2;
wire   [1:0] zext_ln142_44_fu_2701_p1;
wire   [1:0] zext_ln142_45_fu_2721_p1;
wire   [1:0] add_ln700_40_fu_3469_p2;
wire   [1:0] zext_ln142_46_fu_2741_p1;
wire   [1:0] zext_ln142_47_fu_2761_p1;
wire   [1:0] add_ln700_41_fu_3479_p2;
wire   [2:0] zext_ln700_38_fu_3485_p1;
wire   [2:0] zext_ln700_37_fu_3475_p1;
wire   [2:0] add_ln700_42_fu_3489_p2;
wire   [3:0] zext_ln700_39_fu_3495_p1;
wire   [3:0] zext_ln700_36_fu_3465_p1;
wire   [3:0] add_ln700_43_fu_3499_p2;
wire   [4:0] zext_ln700_40_fu_3505_p1;
wire   [4:0] zext_ln700_33_fu_3435_p1;
wire   [4:0] add_ln700_44_fu_3509_p2;
wire   [1:0] zext_ln142_48_fu_2781_p1;
wire   [1:0] zext_ln142_49_fu_2801_p1;
wire   [1:0] add_ln700_45_fu_3519_p2;
wire   [1:0] zext_ln142_50_fu_2821_p1;
wire   [1:0] zext_ln142_51_fu_2841_p1;
wire   [1:0] add_ln700_46_fu_3529_p2;
wire   [2:0] zext_ln700_43_fu_3535_p1;
wire   [2:0] zext_ln700_42_fu_3525_p1;
wire   [2:0] add_ln700_47_fu_3539_p2;
wire   [1:0] zext_ln142_52_fu_2861_p1;
wire   [1:0] zext_ln142_53_fu_2881_p1;
wire   [1:0] add_ln700_48_fu_3549_p2;
wire   [1:0] zext_ln142_54_fu_2901_p1;
wire   [1:0] zext_ln142_55_fu_2921_p1;
wire   [1:0] add_ln700_49_fu_3559_p2;
wire   [2:0] zext_ln700_46_fu_3565_p1;
wire   [2:0] zext_ln700_45_fu_3555_p1;
wire   [2:0] add_ln700_50_fu_3569_p2;
wire   [3:0] zext_ln700_47_fu_3575_p1;
wire   [3:0] zext_ln700_44_fu_3545_p1;
wire   [3:0] add_ln700_51_fu_3579_p2;
wire   [1:0] zext_ln142_56_fu_2941_p1;
wire   [1:0] zext_ln142_57_fu_2961_p1;
wire   [1:0] add_ln700_52_fu_3589_p2;
wire   [1:0] zext_ln142_58_fu_2981_p1;
wire   [1:0] zext_ln142_59_fu_3001_p1;
wire   [1:0] add_ln700_53_fu_3599_p2;
wire   [2:0] zext_ln700_50_fu_3605_p1;
wire   [2:0] zext_ln700_49_fu_3595_p1;
wire   [2:0] add_ln700_54_fu_3609_p2;
wire   [1:0] zext_ln142_60_fu_3021_p1;
wire   [1:0] zext_ln142_61_fu_3041_p1;
wire   [1:0] add_ln700_55_fu_3619_p2;
wire   [1:0] zext_ln142_62_fu_3061_p1;
wire   [1:0] zext_ln700_fu_3081_p1;
wire   [1:0] add_ln700_56_fu_3629_p2;
wire   [2:0] zext_ln700_53_fu_3635_p1;
wire   [2:0] zext_ln700_52_fu_3625_p1;
wire   [2:0] add_ln700_57_fu_3639_p2;
wire   [3:0] zext_ln700_54_fu_3645_p1;
wire   [3:0] zext_ln700_51_fu_3615_p1;
wire   [3:0] add_ln700_58_fu_3649_p2;
wire   [4:0] zext_ln700_55_fu_3655_p1;
wire   [4:0] zext_ln700_48_fu_3585_p1;
wire   [4:0] add_ln700_59_fu_3659_p2;
wire   [5:0] zext_ln700_56_fu_3665_p1;
wire   [5:0] zext_ln700_41_fu_3515_p1;
wire   [5:0] add_ln700_60_fu_3669_p2;
wire   [5:0] zext_ln700_26_fu_3365_p1;
wire   [5:0] tmp_V_fu_3675_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] ret_V_fu_1804_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_62 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_62_address0),
    .ce0(threshs_m_thresholds_62_ce0),
    .q0(threshs_m_thresholds_62_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_61 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_61_address0),
    .ce0(threshs_m_thresholds_61_ce0),
    .q0(threshs_m_thresholds_61_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_50 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_50_address0),
    .ce0(threshs_m_thresholds_50_ce0),
    .q0(threshs_m_thresholds_50_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_39 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_39_address0),
    .ce0(threshs_m_thresholds_39_ce0),
    .q0(threshs_m_thresholds_39_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_28 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_28_address0),
    .ce0(threshs_m_thresholds_28_ce0),
    .q0(threshs_m_thresholds_28_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_17 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_17_address0),
    .ce0(threshs_m_thresholds_17_ce0),
    .q0(threshs_m_thresholds_17_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_6 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_6_address0),
    .ce0(threshs_m_thresholds_6_ce0),
    .q0(threshs_m_thresholds_6_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_2 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_2_address0),
    .ce0(threshs_m_thresholds_2_ce0),
    .q0(threshs_m_thresholds_2_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_1 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_1_address0),
    .ce0(threshs_m_thresholds_1_ce0),
    .q0(threshs_m_thresholds_1_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_address0),
    .ce0(threshs_m_thresholds_ce0),
    .q0(threshs_m_thresholds_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_60 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_60_address0),
    .ce0(threshs_m_thresholds_60_ce0),
    .q0(threshs_m_thresholds_60_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_59 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_59_address0),
    .ce0(threshs_m_thresholds_59_ce0),
    .q0(threshs_m_thresholds_59_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_58 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_58_address0),
    .ce0(threshs_m_thresholds_58_ce0),
    .q0(threshs_m_thresholds_58_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_57 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_57_address0),
    .ce0(threshs_m_thresholds_57_ce0),
    .q0(threshs_m_thresholds_57_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_56 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_56_address0),
    .ce0(threshs_m_thresholds_56_ce0),
    .q0(threshs_m_thresholds_56_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_55 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_55_address0),
    .ce0(threshs_m_thresholds_55_ce0),
    .q0(threshs_m_thresholds_55_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_54 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_54_address0),
    .ce0(threshs_m_thresholds_54_ce0),
    .q0(threshs_m_thresholds_54_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_53 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_53_address0),
    .ce0(threshs_m_thresholds_53_ce0),
    .q0(threshs_m_thresholds_53_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_52 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_52_address0),
    .ce0(threshs_m_thresholds_52_ce0),
    .q0(threshs_m_thresholds_52_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_51 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_51_address0),
    .ce0(threshs_m_thresholds_51_ce0),
    .q0(threshs_m_thresholds_51_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_49 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_49_address0),
    .ce0(threshs_m_thresholds_49_ce0),
    .q0(threshs_m_thresholds_49_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_48 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_48_address0),
    .ce0(threshs_m_thresholds_48_ce0),
    .q0(threshs_m_thresholds_48_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_47 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_47_address0),
    .ce0(threshs_m_thresholds_47_ce0),
    .q0(threshs_m_thresholds_47_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_46 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_46_address0),
    .ce0(threshs_m_thresholds_46_ce0),
    .q0(threshs_m_thresholds_46_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_45 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_45_address0),
    .ce0(threshs_m_thresholds_45_ce0),
    .q0(threshs_m_thresholds_45_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_44 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_44_address0),
    .ce0(threshs_m_thresholds_44_ce0),
    .q0(threshs_m_thresholds_44_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_43 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_43_address0),
    .ce0(threshs_m_thresholds_43_ce0),
    .q0(threshs_m_thresholds_43_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_42 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_42_address0),
    .ce0(threshs_m_thresholds_42_ce0),
    .q0(threshs_m_thresholds_42_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_41 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_41_address0),
    .ce0(threshs_m_thresholds_41_ce0),
    .q0(threshs_m_thresholds_41_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_40 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_40_address0),
    .ce0(threshs_m_thresholds_40_ce0),
    .q0(threshs_m_thresholds_40_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_38 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_38_address0),
    .ce0(threshs_m_thresholds_38_ce0),
    .q0(threshs_m_thresholds_38_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_37 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_37_address0),
    .ce0(threshs_m_thresholds_37_ce0),
    .q0(threshs_m_thresholds_37_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_36 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_36_address0),
    .ce0(threshs_m_thresholds_36_ce0),
    .q0(threshs_m_thresholds_36_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_35 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_35_address0),
    .ce0(threshs_m_thresholds_35_ce0),
    .q0(threshs_m_thresholds_35_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_34 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_34_address0),
    .ce0(threshs_m_thresholds_34_ce0),
    .q0(threshs_m_thresholds_34_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_33 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_33_address0),
    .ce0(threshs_m_thresholds_33_ce0),
    .q0(threshs_m_thresholds_33_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_32 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_32_address0),
    .ce0(threshs_m_thresholds_32_ce0),
    .q0(threshs_m_thresholds_32_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_31 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_31_address0),
    .ce0(threshs_m_thresholds_31_ce0),
    .q0(threshs_m_thresholds_31_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_30 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_30_address0),
    .ce0(threshs_m_thresholds_30_ce0),
    .q0(threshs_m_thresholds_30_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_29 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_29_address0),
    .ce0(threshs_m_thresholds_29_ce0),
    .q0(threshs_m_thresholds_29_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_27 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_27_address0),
    .ce0(threshs_m_thresholds_27_ce0),
    .q0(threshs_m_thresholds_27_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_26 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_26_address0),
    .ce0(threshs_m_thresholds_26_ce0),
    .q0(threshs_m_thresholds_26_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_25 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_25_address0),
    .ce0(threshs_m_thresholds_25_ce0),
    .q0(threshs_m_thresholds_25_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_24 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_24_address0),
    .ce0(threshs_m_thresholds_24_ce0),
    .q0(threshs_m_thresholds_24_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_23 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_23_address0),
    .ce0(threshs_m_thresholds_23_ce0),
    .q0(threshs_m_thresholds_23_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_22 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_22_address0),
    .ce0(threshs_m_thresholds_22_ce0),
    .q0(threshs_m_thresholds_22_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_21 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_21_address0),
    .ce0(threshs_m_thresholds_21_ce0),
    .q0(threshs_m_thresholds_21_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_20 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_20_address0),
    .ce0(threshs_m_thresholds_20_ce0),
    .q0(threshs_m_thresholds_20_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_19 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_19_address0),
    .ce0(threshs_m_thresholds_19_ce0),
    .q0(threshs_m_thresholds_19_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_18 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_18_address0),
    .ce0(threshs_m_thresholds_18_ce0),
    .q0(threshs_m_thresholds_18_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_16 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_16_address0),
    .ce0(threshs_m_thresholds_16_ce0),
    .q0(threshs_m_thresholds_16_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_15 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_15_address0),
    .ce0(threshs_m_thresholds_15_ce0),
    .q0(threshs_m_thresholds_15_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_14 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_14_address0),
    .ce0(threshs_m_thresholds_14_ce0),
    .q0(threshs_m_thresholds_14_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_13 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_13_address0),
    .ce0(threshs_m_thresholds_13_ce0),
    .q0(threshs_m_thresholds_13_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_12 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_12_address0),
    .ce0(threshs_m_thresholds_12_ce0),
    .q0(threshs_m_thresholds_12_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_11 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_11_address0),
    .ce0(threshs_m_thresholds_11_ce0),
    .q0(threshs_m_thresholds_11_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_10 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_10_address0),
    .ce0(threshs_m_thresholds_10_ce0),
    .q0(threshs_m_thresholds_10_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_9 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_9_address0),
    .ce0(threshs_m_thresholds_9_ce0),
    .q0(threshs_m_thresholds_9_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_8 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_8_address0),
    .ce0(threshs_m_thresholds_8_ce0),
    .q0(threshs_m_thresholds_8_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_7 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_7_address0),
    .ce0(threshs_m_thresholds_7_ce0),
    .q0(threshs_m_thresholds_7_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_5 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_5_address0),
    .ce0(threshs_m_thresholds_5_ce0),
    .q0(threshs_m_thresholds_5_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_4 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_4_address0),
    .ce0(threshs_m_thresholds_4_ce0),
    .q0(threshs_m_thresholds_4_q0)
);

StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_3 #(
    .DataWidth( 16 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_3_address0),
    .ce0(threshs_m_thresholds_3_ce0),
    .q0(threshs_m_thresholds_3_q0)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_mux_315_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 6 ),
    .din13_WIDTH( 6 ),
    .din14_WIDTH( 6 ),
    .din15_WIDTH( 6 ),
    .din16_WIDTH( 6 ),
    .din17_WIDTH( 6 ),
    .din18_WIDTH( 6 ),
    .din19_WIDTH( 6 ),
    .din20_WIDTH( 6 ),
    .din21_WIDTH( 6 ),
    .din22_WIDTH( 6 ),
    .din23_WIDTH( 6 ),
    .din24_WIDTH( 6 ),
    .din25_WIDTH( 6 ),
    .din26_WIDTH( 6 ),
    .din27_WIDTH( 6 ),
    .din28_WIDTH( 6 ),
    .din29_WIDTH( 6 ),
    .din30_WIDTH( 6 ),
    .din31_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
StreamingFCLayer_Batch_1_mux_315_6_1_1_U1(
    .din0(inputBuf_30_V_fu_254),
    .din1(inputBuf_30_V_1_fu_258),
    .din2(inputBuf_30_V_2_fu_262),
    .din3(inputBuf_30_V_3_fu_266),
    .din4(inputBuf_30_V_4_fu_270),
    .din5(inputBuf_30_V_5_fu_274),
    .din6(inputBuf_30_V_6_fu_278),
    .din7(inputBuf_30_V_7_fu_282),
    .din8(inputBuf_30_V_8_fu_286),
    .din9(inputBuf_30_V_9_fu_290),
    .din10(inputBuf_30_V_10_fu_294),
    .din11(inputBuf_30_V_11_fu_298),
    .din12(inputBuf_30_V_12_fu_302),
    .din13(inputBuf_30_V_13_fu_306),
    .din14(inputBuf_30_V_14_fu_310),
    .din15(inputBuf_30_V_15_fu_314),
    .din16(inputBuf_30_V_16_fu_318),
    .din17(inputBuf_30_V_17_fu_322),
    .din18(inputBuf_30_V_18_fu_326),
    .din19(inputBuf_30_V_19_fu_330),
    .din20(inputBuf_30_V_20_fu_334),
    .din21(inputBuf_30_V_21_fu_338),
    .din22(inputBuf_30_V_22_fu_342),
    .din23(inputBuf_30_V_23_fu_346),
    .din24(inputBuf_30_V_24_fu_350),
    .din25(inputBuf_30_V_25_fu_354),
    .din26(inputBuf_30_V_26_fu_358),
    .din27(inputBuf_30_V_27_fu_362),
    .din28(inputBuf_30_V_28_fu_366),
    .din29(inputBuf_30_V_29_fu_370),
    .din30(inputBuf_30_V_30_fu_374),
    .din31(inElem_V_1_fu_1431_p32),
    .dout(inElem_V_1_fu_1431_p33)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
StreamingFCLayer_Batch_1_mul_6ns_6s_12_1_1_U2(
    .din0(ret_V_fu_1804_p0),
    .din1(tmp_V_3_reg_3951),
    .dout(ret_V_fu_1804_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd0) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231 <= inElem_V_1_fu_1431_p33;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln321_fu_1503_p1 == 5'd30) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0)) | ((trunc_ln321_fu_1503_p1 == 5'd31) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0)))) | ((trunc_ln321_fu_1503_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1503_p1 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231 <= inputBuf_0_V_fu_1499_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_1231;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1220 <= i_fu_1316_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1220 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1681_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_assign_fu_378 <= nf_1_fu_1774_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_378 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1681_p2 == 1'd0) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_250 <= sf_fu_1675_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1681_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_250 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_0_fu_246 <= add_ln700_61_fu_1814_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_3956 <= icmp_ln271_fu_1669_p2;
        icmp_ln289_reg_3961 <= icmp_ln289_fu_1681_p2;
        tmp_V_3_reg_3951 <= tmp_V_3_fu_1665_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_10_fu_294 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_11_fu_298 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_12_fu_302 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_13_fu_306 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_14_fu_310 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_15_fu_314 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_16_fu_318 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_17_fu_322 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_18_fu_326 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_19_fu_330 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_1_fu_258 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_20_fu_334 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_21_fu_338 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_22_fu_342 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_23_fu_346 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_24_fu_350 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_25_fu_354 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_26_fu_358 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_27_fu_362 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_28_fu_366 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_29_fu_370 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_2_fu_262 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln321_fu_1503_p1 == 5'd30) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0)) | ((trunc_ln321_fu_1503_p1 == 5'd31) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0))))) begin
        inputBuf_30_V_30_fu_374 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_3_fu_266 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_4_fu_270 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_5_fu_274 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_6_fu_278 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_7_fu_282 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_8_fu_286 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_9_fu_290 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1503_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_30_V_fu_254 <= inputBuf_0_V_fu_1499_p1;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_1310_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3961 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_3961 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_10_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_11_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_12_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_13_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_14_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_15_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_16_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_17_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_18_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_19_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_20_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_21_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_22_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_23_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_24_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_25_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_26_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_27_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_28_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_29_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_2_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_30_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_31_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_32_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_33_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_34_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_35_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_36_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_37_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_38_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_39_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_3_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_40_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_41_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_42_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_43_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_44_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_45_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_46_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_47_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_48_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_49_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_4_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_50_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_51_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_52_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_53_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_54_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_55_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_56_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_57_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_58_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_59_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_5_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_60_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_61_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_62_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_6_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_7_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_8_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_9_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_1310_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1310_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1310_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1310_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_10_fu_3177_p2 = (zext_ln142_14_fu_2101_p1 + zext_ln142_15_fu_2121_p1);

assign add_ln700_11_fu_3187_p2 = (zext_ln700_9_fu_3183_p1 + zext_ln700_8_fu_3173_p1);

assign add_ln700_12_fu_3197_p2 = (zext_ln700_10_fu_3193_p1 + zext_ln700_7_fu_3163_p1);

assign add_ln700_13_fu_3203_p2 = (add_ln700_12_fu_3197_p2 + zext_ln700_4_fu_3133_p1);

assign add_ln700_14_fu_3213_p2 = (zext_ln142_16_fu_2141_p1 + zext_ln142_17_fu_2161_p1);

assign add_ln700_15_fu_3223_p2 = (zext_ln142_18_fu_2181_p1 + zext_ln142_19_fu_2201_p1);

assign add_ln700_16_fu_3233_p2 = (zext_ln700_13_fu_3229_p1 + zext_ln700_12_fu_3219_p1);

assign add_ln700_17_fu_3243_p2 = (zext_ln142_20_fu_2221_p1 + zext_ln142_21_fu_2241_p1);

assign add_ln700_18_fu_3253_p2 = (zext_ln142_22_fu_2261_p1 + zext_ln142_23_fu_2281_p1);

assign add_ln700_19_fu_3263_p2 = (zext_ln700_16_fu_3259_p1 + zext_ln700_15_fu_3249_p1);

assign add_ln700_1_fu_3091_p2 = (add_ln700_fu_3085_p2 + zext_ln142_1_fu_1841_p1);

assign add_ln700_20_fu_3273_p2 = (zext_ln700_17_fu_3269_p1 + zext_ln700_14_fu_3239_p1);

assign add_ln700_21_fu_3283_p2 = (zext_ln142_24_fu_2301_p1 + zext_ln142_25_fu_2321_p1);

assign add_ln700_22_fu_3293_p2 = (zext_ln142_26_fu_2341_p1 + zext_ln142_27_fu_2361_p1);

assign add_ln700_23_fu_3303_p2 = (zext_ln700_20_fu_3299_p1 + zext_ln700_19_fu_3289_p1);

assign add_ln700_24_fu_3313_p2 = (zext_ln142_28_fu_2381_p1 + zext_ln142_29_fu_2401_p1);

assign add_ln700_25_fu_3323_p2 = (zext_ln142_30_fu_2421_p1 + zext_ln142_31_fu_2441_p1);

assign add_ln700_26_fu_3333_p2 = (zext_ln700_23_fu_3329_p1 + zext_ln700_22_fu_3319_p1);

assign add_ln700_27_fu_3343_p2 = (zext_ln700_24_fu_3339_p1 + zext_ln700_21_fu_3309_p1);

assign add_ln700_28_fu_3353_p2 = (zext_ln700_25_fu_3349_p1 + zext_ln700_18_fu_3279_p1);

assign add_ln700_29_fu_3359_p2 = (add_ln700_28_fu_3353_p2 + zext_ln700_11_fu_3209_p1);

assign add_ln700_2_fu_3101_p2 = (zext_ln142_4_fu_1901_p1 + zext_ln142_5_fu_1921_p1);

assign add_ln700_30_fu_3369_p2 = (zext_ln142_32_fu_2461_p1 + zext_ln142_33_fu_2481_p1);

assign add_ln700_31_fu_3379_p2 = (zext_ln142_34_fu_2501_p1 + zext_ln142_35_fu_2521_p1);

assign add_ln700_32_fu_3389_p2 = (zext_ln700_28_fu_3385_p1 + zext_ln700_27_fu_3375_p1);

assign add_ln700_33_fu_3399_p2 = (zext_ln142_36_fu_2541_p1 + zext_ln142_37_fu_2561_p1);

assign add_ln700_34_fu_3409_p2 = (zext_ln142_38_fu_2581_p1 + zext_ln142_39_fu_2601_p1);

assign add_ln700_35_fu_3419_p2 = (zext_ln700_31_fu_3415_p1 + zext_ln700_30_fu_3405_p1);

assign add_ln700_36_fu_3429_p2 = (zext_ln700_32_fu_3425_p1 + zext_ln700_29_fu_3395_p1);

assign add_ln700_37_fu_3439_p2 = (zext_ln142_40_fu_2621_p1 + zext_ln142_41_fu_2641_p1);

assign add_ln700_38_fu_3449_p2 = (zext_ln142_42_fu_2661_p1 + zext_ln142_43_fu_2681_p1);

assign add_ln700_39_fu_3459_p2 = (zext_ln700_35_fu_3455_p1 + zext_ln700_34_fu_3445_p1);

assign add_ln700_3_fu_3111_p2 = (zext_ln142_6_fu_1941_p1 + zext_ln142_7_fu_1961_p1);

assign add_ln700_40_fu_3469_p2 = (zext_ln142_44_fu_2701_p1 + zext_ln142_45_fu_2721_p1);

assign add_ln700_41_fu_3479_p2 = (zext_ln142_46_fu_2741_p1 + zext_ln142_47_fu_2761_p1);

assign add_ln700_42_fu_3489_p2 = (zext_ln700_38_fu_3485_p1 + zext_ln700_37_fu_3475_p1);

assign add_ln700_43_fu_3499_p2 = (zext_ln700_39_fu_3495_p1 + zext_ln700_36_fu_3465_p1);

assign add_ln700_44_fu_3509_p2 = (zext_ln700_40_fu_3505_p1 + zext_ln700_33_fu_3435_p1);

assign add_ln700_45_fu_3519_p2 = (zext_ln142_48_fu_2781_p1 + zext_ln142_49_fu_2801_p1);

assign add_ln700_46_fu_3529_p2 = (zext_ln142_50_fu_2821_p1 + zext_ln142_51_fu_2841_p1);

assign add_ln700_47_fu_3539_p2 = (zext_ln700_43_fu_3535_p1 + zext_ln700_42_fu_3525_p1);

assign add_ln700_48_fu_3549_p2 = (zext_ln142_52_fu_2861_p1 + zext_ln142_53_fu_2881_p1);

assign add_ln700_49_fu_3559_p2 = (zext_ln142_54_fu_2901_p1 + zext_ln142_55_fu_2921_p1);

assign add_ln700_4_fu_3121_p2 = (zext_ln700_3_fu_3117_p1 + zext_ln700_2_fu_3107_p1);

assign add_ln700_50_fu_3569_p2 = (zext_ln700_46_fu_3565_p1 + zext_ln700_45_fu_3555_p1);

assign add_ln700_51_fu_3579_p2 = (zext_ln700_47_fu_3575_p1 + zext_ln700_44_fu_3545_p1);

assign add_ln700_52_fu_3589_p2 = (zext_ln142_56_fu_2941_p1 + zext_ln142_57_fu_2961_p1);

assign add_ln700_53_fu_3599_p2 = (zext_ln142_58_fu_2981_p1 + zext_ln142_59_fu_3001_p1);

assign add_ln700_54_fu_3609_p2 = (zext_ln700_50_fu_3605_p1 + zext_ln700_49_fu_3595_p1);

assign add_ln700_55_fu_3619_p2 = (zext_ln142_60_fu_3021_p1 + zext_ln142_61_fu_3041_p1);

assign add_ln700_56_fu_3629_p2 = (zext_ln142_62_fu_3061_p1 + zext_ln700_fu_3081_p1);

assign add_ln700_57_fu_3639_p2 = (zext_ln700_53_fu_3635_p1 + zext_ln700_52_fu_3625_p1);

assign add_ln700_58_fu_3649_p2 = (zext_ln700_54_fu_3645_p1 + zext_ln700_51_fu_3615_p1);

assign add_ln700_59_fu_3659_p2 = (zext_ln700_55_fu_3655_p1 + zext_ln700_48_fu_3585_p1);

assign add_ln700_5_fu_3127_p2 = (add_ln700_4_fu_3121_p2 + zext_ln700_1_fu_3097_p1);

assign add_ln700_60_fu_3669_p2 = (zext_ln700_56_fu_3665_p1 + zext_ln700_41_fu_3515_p1);

assign add_ln700_61_fu_1814_p2 = ($signed(select_ln271_fu_1790_p3) + $signed(sext_ln700_fu_1810_p1));

assign add_ln700_6_fu_3137_p2 = (zext_ln142_8_fu_1981_p1 + zext_ln142_9_fu_2001_p1);

assign add_ln700_7_fu_3147_p2 = (zext_ln142_10_fu_2021_p1 + zext_ln142_11_fu_2041_p1);

assign add_ln700_8_fu_3157_p2 = (zext_ln700_6_fu_3153_p1 + zext_ln700_5_fu_3143_p1);

assign add_ln700_9_fu_3167_p2 = (zext_ln142_12_fu_2061_p1 + zext_ln142_13_fu_2081_p1);

assign add_ln700_fu_3085_p2 = (zext_ln142_2_fu_1861_p1 + zext_ln142_3_fu_1881_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op90_read_state2 == 1'b1)) | ((icmp_ln248_fu_1310_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op90_read_state2 == 1'b1)) | ((icmp_ln248_fu_1310_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op90_read_state2 == 1'b1)) | ((icmp_ln248_fu_1310_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op90_read_state2 == 1'b1)) | ((icmp_ln248_fu_1310_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_3961 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_1231 = 'bx;

always @ (*) begin
    ap_predicate_op90_read_state2 = ((icmp_ln252_fu_1325_p2 == 1'd1) & (icmp_ln248_fu_1310_p2 == 1'd0));
end

assign i_fu_1316_p2 = (i_0_reg_1220 + 9'd1);

assign icmp_ln248_fu_1310_p2 = ((i_0_reg_1220 == 9'd341) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1325_p2 = ((nf_assign_fu_378 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1669_p2 = ((sf_1_fu_250 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1681_p2 = ((sf_fu_1675_p2 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1768_p2 = ((nf_fu_1762_p2 == 32'd11) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_2029_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_10_fu_2025_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_2049_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_11_fu_2045_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_2069_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_12_fu_2065_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_2089_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_13_fu_2085_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_2109_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_14_fu_2105_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_2129_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_15_fu_2125_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_2149_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_16_fu_2145_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_2169_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_17_fu_2165_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_2189_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_18_fu_2185_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_2209_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_19_fu_2205_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1849_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_1_fu_1845_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_2229_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_20_fu_2225_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_2249_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_21_fu_2245_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_2269_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_22_fu_2265_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_23_fu_2289_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_23_fu_2285_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_24_fu_2309_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_24_fu_2305_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_25_fu_2329_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_25_fu_2325_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_26_fu_2349_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_26_fu_2345_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_27_fu_2369_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_27_fu_2365_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_28_fu_2389_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_28_fu_2385_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_29_fu_2409_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_29_fu_2405_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_1869_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_2_fu_1865_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_30_fu_2429_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_30_fu_2425_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_31_fu_2449_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_31_fu_2445_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_32_fu_2469_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_32_fu_2465_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_33_fu_2489_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_33_fu_2485_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_34_fu_2509_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_34_fu_2505_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_35_fu_2529_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_35_fu_2525_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_36_fu_2549_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_36_fu_2545_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_37_fu_2569_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_37_fu_2565_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_38_fu_2589_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_38_fu_2585_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_39_fu_2609_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_39_fu_2605_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_1889_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_3_fu_1885_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_40_fu_2629_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_40_fu_2625_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_41_fu_2649_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_41_fu_2645_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_42_fu_2669_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_42_fu_2665_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_43_fu_2689_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_43_fu_2685_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_44_fu_2709_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_44_fu_2705_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_45_fu_2729_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_45_fu_2725_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_46_fu_2749_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_46_fu_2745_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_47_fu_2769_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_47_fu_2765_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_48_fu_2789_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_48_fu_2785_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_49_fu_2809_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_49_fu_2805_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_1909_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_4_fu_1905_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_50_fu_2829_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_50_fu_2825_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_51_fu_2849_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_51_fu_2845_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_52_fu_2869_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_52_fu_2865_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_53_fu_2889_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_53_fu_2885_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_54_fu_2909_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_54_fu_2905_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_55_fu_2929_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_55_fu_2925_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_56_fu_2949_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_56_fu_2945_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_57_fu_2969_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_57_fu_2965_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_58_fu_2989_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_58_fu_2985_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_59_fu_3009_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_59_fu_3005_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_1929_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_5_fu_1925_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_60_fu_3029_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_60_fu_3025_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_61_fu_3049_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_61_fu_3045_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_62_fu_3069_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_62_fu_3065_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_1949_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_6_fu_1945_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_1969_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_7_fu_1965_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_1989_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_8_fu_1985_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_2009_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_9_fu_2005_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1829_p2 = (($signed(add_ln700_61_fu_1814_p2) < $signed(sext_ln142_fu_1825_p1)) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_1431_p32 = sf_1_fu_250[4:0];

assign inputBuf_0_V_fu_1499_p1 = in_V_V_TDATA[5:0];

assign nf_1_fu_1774_p3 = ((icmp_ln301_fu_1768_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1762_p2);

assign nf_fu_1762_p2 = (nf_assign_fu_378 + 32'd1);

assign out_V_V_TDATA = tmp_V_fu_3675_p2;

assign ret_V_fu_1804_p0 = ret_V_fu_1804_p00;

assign ret_V_fu_1804_p00 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231;

assign select_ln271_fu_1790_p3 = ((icmp_ln271_reg_3956[0:0] === 1'b1) ? 17'd0 : accu_V_0_0_0_fu_246);

assign sext_ln142_10_fu_2025_p1 = $signed(threshs_m_thresholds_60_q0);

assign sext_ln142_11_fu_2045_p1 = $signed(threshs_m_thresholds_59_q0);

assign sext_ln142_12_fu_2065_p1 = $signed(threshs_m_thresholds_58_q0);

assign sext_ln142_13_fu_2085_p1 = $signed(threshs_m_thresholds_57_q0);

assign sext_ln142_14_fu_2105_p1 = $signed(threshs_m_thresholds_56_q0);

assign sext_ln142_15_fu_2125_p1 = $signed(threshs_m_thresholds_55_q0);

assign sext_ln142_16_fu_2145_p1 = $signed(threshs_m_thresholds_54_q0);

assign sext_ln142_17_fu_2165_p1 = $signed(threshs_m_thresholds_53_q0);

assign sext_ln142_18_fu_2185_p1 = $signed(threshs_m_thresholds_52_q0);

assign sext_ln142_19_fu_2205_p1 = $signed(threshs_m_thresholds_51_q0);

assign sext_ln142_1_fu_1845_p1 = $signed(threshs_m_thresholds_61_q0);

assign sext_ln142_20_fu_2225_p1 = $signed(threshs_m_thresholds_49_q0);

assign sext_ln142_21_fu_2245_p1 = $signed(threshs_m_thresholds_48_q0);

assign sext_ln142_22_fu_2265_p1 = $signed(threshs_m_thresholds_47_q0);

assign sext_ln142_23_fu_2285_p1 = $signed(threshs_m_thresholds_46_q0);

assign sext_ln142_24_fu_2305_p1 = $signed(threshs_m_thresholds_45_q0);

assign sext_ln142_25_fu_2325_p1 = $signed(threshs_m_thresholds_44_q0);

assign sext_ln142_26_fu_2345_p1 = $signed(threshs_m_thresholds_43_q0);

assign sext_ln142_27_fu_2365_p1 = $signed(threshs_m_thresholds_42_q0);

assign sext_ln142_28_fu_2385_p1 = $signed(threshs_m_thresholds_41_q0);

assign sext_ln142_29_fu_2405_p1 = $signed(threshs_m_thresholds_40_q0);

assign sext_ln142_2_fu_1865_p1 = $signed(threshs_m_thresholds_50_q0);

assign sext_ln142_30_fu_2425_p1 = $signed(threshs_m_thresholds_38_q0);

assign sext_ln142_31_fu_2445_p1 = $signed(threshs_m_thresholds_37_q0);

assign sext_ln142_32_fu_2465_p1 = $signed(threshs_m_thresholds_36_q0);

assign sext_ln142_33_fu_2485_p1 = $signed(threshs_m_thresholds_35_q0);

assign sext_ln142_34_fu_2505_p1 = $signed(threshs_m_thresholds_34_q0);

assign sext_ln142_35_fu_2525_p1 = $signed(threshs_m_thresholds_33_q0);

assign sext_ln142_36_fu_2545_p1 = $signed(threshs_m_thresholds_32_q0);

assign sext_ln142_37_fu_2565_p1 = $signed(threshs_m_thresholds_31_q0);

assign sext_ln142_38_fu_2585_p1 = $signed(threshs_m_thresholds_30_q0);

assign sext_ln142_39_fu_2605_p1 = $signed(threshs_m_thresholds_29_q0);

assign sext_ln142_3_fu_1885_p1 = $signed(threshs_m_thresholds_39_q0);

assign sext_ln142_40_fu_2625_p1 = $signed(threshs_m_thresholds_27_q0);

assign sext_ln142_41_fu_2645_p1 = $signed(threshs_m_thresholds_26_q0);

assign sext_ln142_42_fu_2665_p1 = $signed(threshs_m_thresholds_25_q0);

assign sext_ln142_43_fu_2685_p1 = $signed(threshs_m_thresholds_24_q0);

assign sext_ln142_44_fu_2705_p1 = $signed(threshs_m_thresholds_23_q0);

assign sext_ln142_45_fu_2725_p1 = $signed(threshs_m_thresholds_22_q0);

assign sext_ln142_46_fu_2745_p1 = $signed(threshs_m_thresholds_21_q0);

assign sext_ln142_47_fu_2765_p1 = $signed(threshs_m_thresholds_20_q0);

assign sext_ln142_48_fu_2785_p1 = $signed(threshs_m_thresholds_19_q0);

assign sext_ln142_49_fu_2805_p1 = $signed(threshs_m_thresholds_18_q0);

assign sext_ln142_4_fu_1905_p1 = $signed(threshs_m_thresholds_28_q0);

assign sext_ln142_50_fu_2825_p1 = $signed(threshs_m_thresholds_16_q0);

assign sext_ln142_51_fu_2845_p1 = $signed(threshs_m_thresholds_15_q0);

assign sext_ln142_52_fu_2865_p1 = $signed(threshs_m_thresholds_14_q0);

assign sext_ln142_53_fu_2885_p1 = $signed(threshs_m_thresholds_13_q0);

assign sext_ln142_54_fu_2905_p1 = $signed(threshs_m_thresholds_12_q0);

assign sext_ln142_55_fu_2925_p1 = $signed(threshs_m_thresholds_11_q0);

assign sext_ln142_56_fu_2945_p1 = $signed(threshs_m_thresholds_10_q0);

assign sext_ln142_57_fu_2965_p1 = $signed(threshs_m_thresholds_9_q0);

assign sext_ln142_58_fu_2985_p1 = $signed(threshs_m_thresholds_8_q0);

assign sext_ln142_59_fu_3005_p1 = $signed(threshs_m_thresholds_7_q0);

assign sext_ln142_5_fu_1925_p1 = $signed(threshs_m_thresholds_17_q0);

assign sext_ln142_60_fu_3025_p1 = $signed(threshs_m_thresholds_5_q0);

assign sext_ln142_61_fu_3045_p1 = $signed(threshs_m_thresholds_4_q0);

assign sext_ln142_62_fu_3065_p1 = $signed(threshs_m_thresholds_3_q0);

assign sext_ln142_6_fu_1945_p1 = $signed(threshs_m_thresholds_6_q0);

assign sext_ln142_7_fu_1965_p1 = $signed(threshs_m_thresholds_2_q0);

assign sext_ln142_8_fu_1985_p1 = $signed(threshs_m_thresholds_1_q0);

assign sext_ln142_9_fu_2005_p1 = $signed(threshs_m_thresholds_q0);

assign sext_ln142_fu_1825_p1 = $signed(threshs_m_thresholds_62_q0);

assign sext_ln700_fu_1810_p1 = ret_V_fu_1804_p2;

assign sf_fu_1675_p2 = (32'd1 + sf_1_fu_250);

assign threshs_m_thresholds_10_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_11_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_12_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_13_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_14_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_15_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_16_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_17_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_18_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_19_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_1_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_20_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_21_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_22_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_23_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_24_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_25_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_26_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_27_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_28_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_29_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_2_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_30_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_31_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_32_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_33_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_34_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_35_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_36_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_37_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_38_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_39_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_3_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_40_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_41_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_42_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_43_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_44_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_45_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_46_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_47_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_48_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_49_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_4_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_50_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_51_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_52_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_53_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_54_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_55_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_56_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_57_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_58_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_59_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_5_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_60_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_61_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_62_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_6_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_7_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_8_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_9_address0 = zext_ln142_fu_1695_p1;

assign threshs_m_thresholds_address0 = zext_ln142_fu_1695_p1;

assign tmp_V_3_fu_1665_p1 = weight_V_V_TDATA[5:0];

assign tmp_V_fu_3675_p2 = (add_ln700_60_fu_3669_p2 + zext_ln700_26_fu_3365_p1);

assign trunc_ln321_fu_1503_p1 = sf_1_fu_250[4:0];

assign xor_ln899_10_fu_2035_p2 = (icmp_ln899_10_fu_2029_p2 ^ 1'd1);

assign xor_ln899_11_fu_2055_p2 = (icmp_ln899_11_fu_2049_p2 ^ 1'd1);

assign xor_ln899_12_fu_2075_p2 = (icmp_ln899_12_fu_2069_p2 ^ 1'd1);

assign xor_ln899_13_fu_2095_p2 = (icmp_ln899_13_fu_2089_p2 ^ 1'd1);

assign xor_ln899_14_fu_2115_p2 = (icmp_ln899_14_fu_2109_p2 ^ 1'd1);

assign xor_ln899_15_fu_2135_p2 = (icmp_ln899_15_fu_2129_p2 ^ 1'd1);

assign xor_ln899_16_fu_2155_p2 = (icmp_ln899_16_fu_2149_p2 ^ 1'd1);

assign xor_ln899_17_fu_2175_p2 = (icmp_ln899_17_fu_2169_p2 ^ 1'd1);

assign xor_ln899_18_fu_2195_p2 = (icmp_ln899_18_fu_2189_p2 ^ 1'd1);

assign xor_ln899_19_fu_2215_p2 = (icmp_ln899_19_fu_2209_p2 ^ 1'd1);

assign xor_ln899_1_fu_1855_p2 = (icmp_ln899_1_fu_1849_p2 ^ 1'd1);

assign xor_ln899_20_fu_2235_p2 = (icmp_ln899_20_fu_2229_p2 ^ 1'd1);

assign xor_ln899_21_fu_2255_p2 = (icmp_ln899_21_fu_2249_p2 ^ 1'd1);

assign xor_ln899_22_fu_2275_p2 = (icmp_ln899_22_fu_2269_p2 ^ 1'd1);

assign xor_ln899_23_fu_2295_p2 = (icmp_ln899_23_fu_2289_p2 ^ 1'd1);

assign xor_ln899_24_fu_2315_p2 = (icmp_ln899_24_fu_2309_p2 ^ 1'd1);

assign xor_ln899_25_fu_2335_p2 = (icmp_ln899_25_fu_2329_p2 ^ 1'd1);

assign xor_ln899_26_fu_2355_p2 = (icmp_ln899_26_fu_2349_p2 ^ 1'd1);

assign xor_ln899_27_fu_2375_p2 = (icmp_ln899_27_fu_2369_p2 ^ 1'd1);

assign xor_ln899_28_fu_2395_p2 = (icmp_ln899_28_fu_2389_p2 ^ 1'd1);

assign xor_ln899_29_fu_2415_p2 = (icmp_ln899_29_fu_2409_p2 ^ 1'd1);

assign xor_ln899_2_fu_1875_p2 = (icmp_ln899_2_fu_1869_p2 ^ 1'd1);

assign xor_ln899_30_fu_2435_p2 = (icmp_ln899_30_fu_2429_p2 ^ 1'd1);

assign xor_ln899_31_fu_2455_p2 = (icmp_ln899_31_fu_2449_p2 ^ 1'd1);

assign xor_ln899_32_fu_2475_p2 = (icmp_ln899_32_fu_2469_p2 ^ 1'd1);

assign xor_ln899_33_fu_2495_p2 = (icmp_ln899_33_fu_2489_p2 ^ 1'd1);

assign xor_ln899_34_fu_2515_p2 = (icmp_ln899_34_fu_2509_p2 ^ 1'd1);

assign xor_ln899_35_fu_2535_p2 = (icmp_ln899_35_fu_2529_p2 ^ 1'd1);

assign xor_ln899_36_fu_2555_p2 = (icmp_ln899_36_fu_2549_p2 ^ 1'd1);

assign xor_ln899_37_fu_2575_p2 = (icmp_ln899_37_fu_2569_p2 ^ 1'd1);

assign xor_ln899_38_fu_2595_p2 = (icmp_ln899_38_fu_2589_p2 ^ 1'd1);

assign xor_ln899_39_fu_2615_p2 = (icmp_ln899_39_fu_2609_p2 ^ 1'd1);

assign xor_ln899_3_fu_1895_p2 = (icmp_ln899_3_fu_1889_p2 ^ 1'd1);

assign xor_ln899_40_fu_2635_p2 = (icmp_ln899_40_fu_2629_p2 ^ 1'd1);

assign xor_ln899_41_fu_2655_p2 = (icmp_ln899_41_fu_2649_p2 ^ 1'd1);

assign xor_ln899_42_fu_2675_p2 = (icmp_ln899_42_fu_2669_p2 ^ 1'd1);

assign xor_ln899_43_fu_2695_p2 = (icmp_ln899_43_fu_2689_p2 ^ 1'd1);

assign xor_ln899_44_fu_2715_p2 = (icmp_ln899_44_fu_2709_p2 ^ 1'd1);

assign xor_ln899_45_fu_2735_p2 = (icmp_ln899_45_fu_2729_p2 ^ 1'd1);

assign xor_ln899_46_fu_2755_p2 = (icmp_ln899_46_fu_2749_p2 ^ 1'd1);

assign xor_ln899_47_fu_2775_p2 = (icmp_ln899_47_fu_2769_p2 ^ 1'd1);

assign xor_ln899_48_fu_2795_p2 = (icmp_ln899_48_fu_2789_p2 ^ 1'd1);

assign xor_ln899_49_fu_2815_p2 = (icmp_ln899_49_fu_2809_p2 ^ 1'd1);

assign xor_ln899_4_fu_1915_p2 = (icmp_ln899_4_fu_1909_p2 ^ 1'd1);

assign xor_ln899_50_fu_2835_p2 = (icmp_ln899_50_fu_2829_p2 ^ 1'd1);

assign xor_ln899_51_fu_2855_p2 = (icmp_ln899_51_fu_2849_p2 ^ 1'd1);

assign xor_ln899_52_fu_2875_p2 = (icmp_ln899_52_fu_2869_p2 ^ 1'd1);

assign xor_ln899_53_fu_2895_p2 = (icmp_ln899_53_fu_2889_p2 ^ 1'd1);

assign xor_ln899_54_fu_2915_p2 = (icmp_ln899_54_fu_2909_p2 ^ 1'd1);

assign xor_ln899_55_fu_2935_p2 = (icmp_ln899_55_fu_2929_p2 ^ 1'd1);

assign xor_ln899_56_fu_2955_p2 = (icmp_ln899_56_fu_2949_p2 ^ 1'd1);

assign xor_ln899_57_fu_2975_p2 = (icmp_ln899_57_fu_2969_p2 ^ 1'd1);

assign xor_ln899_58_fu_2995_p2 = (icmp_ln899_58_fu_2989_p2 ^ 1'd1);

assign xor_ln899_59_fu_3015_p2 = (icmp_ln899_59_fu_3009_p2 ^ 1'd1);

assign xor_ln899_5_fu_1935_p2 = (icmp_ln899_5_fu_1929_p2 ^ 1'd1);

assign xor_ln899_60_fu_3035_p2 = (icmp_ln899_60_fu_3029_p2 ^ 1'd1);

assign xor_ln899_61_fu_3055_p2 = (icmp_ln899_61_fu_3049_p2 ^ 1'd1);

assign xor_ln899_62_fu_3075_p2 = (icmp_ln899_62_fu_3069_p2 ^ 1'd1);

assign xor_ln899_6_fu_1955_p2 = (icmp_ln899_6_fu_1949_p2 ^ 1'd1);

assign xor_ln899_7_fu_1975_p2 = (icmp_ln899_7_fu_1969_p2 ^ 1'd1);

assign xor_ln899_8_fu_1995_p2 = (icmp_ln899_8_fu_1989_p2 ^ 1'd1);

assign xor_ln899_9_fu_2015_p2 = (icmp_ln899_9_fu_2009_p2 ^ 1'd1);

assign xor_ln899_fu_1835_p2 = (icmp_ln899_fu_1829_p2 ^ 1'd1);

assign zext_ln142_10_fu_2021_p1 = xor_ln899_9_fu_2015_p2;

assign zext_ln142_11_fu_2041_p1 = xor_ln899_10_fu_2035_p2;

assign zext_ln142_12_fu_2061_p1 = xor_ln899_11_fu_2055_p2;

assign zext_ln142_13_fu_2081_p1 = xor_ln899_12_fu_2075_p2;

assign zext_ln142_14_fu_2101_p1 = xor_ln899_13_fu_2095_p2;

assign zext_ln142_15_fu_2121_p1 = xor_ln899_14_fu_2115_p2;

assign zext_ln142_16_fu_2141_p1 = xor_ln899_15_fu_2135_p2;

assign zext_ln142_17_fu_2161_p1 = xor_ln899_16_fu_2155_p2;

assign zext_ln142_18_fu_2181_p1 = xor_ln899_17_fu_2175_p2;

assign zext_ln142_19_fu_2201_p1 = xor_ln899_18_fu_2195_p2;

assign zext_ln142_1_fu_1841_p1 = xor_ln899_fu_1835_p2;

assign zext_ln142_20_fu_2221_p1 = xor_ln899_19_fu_2215_p2;

assign zext_ln142_21_fu_2241_p1 = xor_ln899_20_fu_2235_p2;

assign zext_ln142_22_fu_2261_p1 = xor_ln899_21_fu_2255_p2;

assign zext_ln142_23_fu_2281_p1 = xor_ln899_22_fu_2275_p2;

assign zext_ln142_24_fu_2301_p1 = xor_ln899_23_fu_2295_p2;

assign zext_ln142_25_fu_2321_p1 = xor_ln899_24_fu_2315_p2;

assign zext_ln142_26_fu_2341_p1 = xor_ln899_25_fu_2335_p2;

assign zext_ln142_27_fu_2361_p1 = xor_ln899_26_fu_2355_p2;

assign zext_ln142_28_fu_2381_p1 = xor_ln899_27_fu_2375_p2;

assign zext_ln142_29_fu_2401_p1 = xor_ln899_28_fu_2395_p2;

assign zext_ln142_2_fu_1861_p1 = xor_ln899_1_fu_1855_p2;

assign zext_ln142_30_fu_2421_p1 = xor_ln899_29_fu_2415_p2;

assign zext_ln142_31_fu_2441_p1 = xor_ln899_30_fu_2435_p2;

assign zext_ln142_32_fu_2461_p1 = xor_ln899_31_fu_2455_p2;

assign zext_ln142_33_fu_2481_p1 = xor_ln899_32_fu_2475_p2;

assign zext_ln142_34_fu_2501_p1 = xor_ln899_33_fu_2495_p2;

assign zext_ln142_35_fu_2521_p1 = xor_ln899_34_fu_2515_p2;

assign zext_ln142_36_fu_2541_p1 = xor_ln899_35_fu_2535_p2;

assign zext_ln142_37_fu_2561_p1 = xor_ln899_36_fu_2555_p2;

assign zext_ln142_38_fu_2581_p1 = xor_ln899_37_fu_2575_p2;

assign zext_ln142_39_fu_2601_p1 = xor_ln899_38_fu_2595_p2;

assign zext_ln142_3_fu_1881_p1 = xor_ln899_2_fu_1875_p2;

assign zext_ln142_40_fu_2621_p1 = xor_ln899_39_fu_2615_p2;

assign zext_ln142_41_fu_2641_p1 = xor_ln899_40_fu_2635_p2;

assign zext_ln142_42_fu_2661_p1 = xor_ln899_41_fu_2655_p2;

assign zext_ln142_43_fu_2681_p1 = xor_ln899_42_fu_2675_p2;

assign zext_ln142_44_fu_2701_p1 = xor_ln899_43_fu_2695_p2;

assign zext_ln142_45_fu_2721_p1 = xor_ln899_44_fu_2715_p2;

assign zext_ln142_46_fu_2741_p1 = xor_ln899_45_fu_2735_p2;

assign zext_ln142_47_fu_2761_p1 = xor_ln899_46_fu_2755_p2;

assign zext_ln142_48_fu_2781_p1 = xor_ln899_47_fu_2775_p2;

assign zext_ln142_49_fu_2801_p1 = xor_ln899_48_fu_2795_p2;

assign zext_ln142_4_fu_1901_p1 = xor_ln899_3_fu_1895_p2;

assign zext_ln142_50_fu_2821_p1 = xor_ln899_49_fu_2815_p2;

assign zext_ln142_51_fu_2841_p1 = xor_ln899_50_fu_2835_p2;

assign zext_ln142_52_fu_2861_p1 = xor_ln899_51_fu_2855_p2;

assign zext_ln142_53_fu_2881_p1 = xor_ln899_52_fu_2875_p2;

assign zext_ln142_54_fu_2901_p1 = xor_ln899_53_fu_2895_p2;

assign zext_ln142_55_fu_2921_p1 = xor_ln899_54_fu_2915_p2;

assign zext_ln142_56_fu_2941_p1 = xor_ln899_55_fu_2935_p2;

assign zext_ln142_57_fu_2961_p1 = xor_ln899_56_fu_2955_p2;

assign zext_ln142_58_fu_2981_p1 = xor_ln899_57_fu_2975_p2;

assign zext_ln142_59_fu_3001_p1 = xor_ln899_58_fu_2995_p2;

assign zext_ln142_5_fu_1921_p1 = xor_ln899_4_fu_1915_p2;

assign zext_ln142_60_fu_3021_p1 = xor_ln899_59_fu_3015_p2;

assign zext_ln142_61_fu_3041_p1 = xor_ln899_60_fu_3035_p2;

assign zext_ln142_62_fu_3061_p1 = xor_ln899_61_fu_3055_p2;

assign zext_ln142_6_fu_1941_p1 = xor_ln899_5_fu_1935_p2;

assign zext_ln142_7_fu_1961_p1 = xor_ln899_6_fu_1955_p2;

assign zext_ln142_8_fu_1981_p1 = xor_ln899_7_fu_1975_p2;

assign zext_ln142_9_fu_2001_p1 = xor_ln899_8_fu_1995_p2;

assign zext_ln142_fu_1695_p1 = nf_assign_fu_378;

assign zext_ln700_10_fu_3193_p1 = add_ln700_11_fu_3187_p2;

assign zext_ln700_11_fu_3209_p1 = add_ln700_13_fu_3203_p2;

assign zext_ln700_12_fu_3219_p1 = add_ln700_14_fu_3213_p2;

assign zext_ln700_13_fu_3229_p1 = add_ln700_15_fu_3223_p2;

assign zext_ln700_14_fu_3239_p1 = add_ln700_16_fu_3233_p2;

assign zext_ln700_15_fu_3249_p1 = add_ln700_17_fu_3243_p2;

assign zext_ln700_16_fu_3259_p1 = add_ln700_18_fu_3253_p2;

assign zext_ln700_17_fu_3269_p1 = add_ln700_19_fu_3263_p2;

assign zext_ln700_18_fu_3279_p1 = add_ln700_20_fu_3273_p2;

assign zext_ln700_19_fu_3289_p1 = add_ln700_21_fu_3283_p2;

assign zext_ln700_1_fu_3097_p1 = add_ln700_1_fu_3091_p2;

assign zext_ln700_20_fu_3299_p1 = add_ln700_22_fu_3293_p2;

assign zext_ln700_21_fu_3309_p1 = add_ln700_23_fu_3303_p2;

assign zext_ln700_22_fu_3319_p1 = add_ln700_24_fu_3313_p2;

assign zext_ln700_23_fu_3329_p1 = add_ln700_25_fu_3323_p2;

assign zext_ln700_24_fu_3339_p1 = add_ln700_26_fu_3333_p2;

assign zext_ln700_25_fu_3349_p1 = add_ln700_27_fu_3343_p2;

assign zext_ln700_26_fu_3365_p1 = add_ln700_29_fu_3359_p2;

assign zext_ln700_27_fu_3375_p1 = add_ln700_30_fu_3369_p2;

assign zext_ln700_28_fu_3385_p1 = add_ln700_31_fu_3379_p2;

assign zext_ln700_29_fu_3395_p1 = add_ln700_32_fu_3389_p2;

assign zext_ln700_2_fu_3107_p1 = add_ln700_2_fu_3101_p2;

assign zext_ln700_30_fu_3405_p1 = add_ln700_33_fu_3399_p2;

assign zext_ln700_31_fu_3415_p1 = add_ln700_34_fu_3409_p2;

assign zext_ln700_32_fu_3425_p1 = add_ln700_35_fu_3419_p2;

assign zext_ln700_33_fu_3435_p1 = add_ln700_36_fu_3429_p2;

assign zext_ln700_34_fu_3445_p1 = add_ln700_37_fu_3439_p2;

assign zext_ln700_35_fu_3455_p1 = add_ln700_38_fu_3449_p2;

assign zext_ln700_36_fu_3465_p1 = add_ln700_39_fu_3459_p2;

assign zext_ln700_37_fu_3475_p1 = add_ln700_40_fu_3469_p2;

assign zext_ln700_38_fu_3485_p1 = add_ln700_41_fu_3479_p2;

assign zext_ln700_39_fu_3495_p1 = add_ln700_42_fu_3489_p2;

assign zext_ln700_3_fu_3117_p1 = add_ln700_3_fu_3111_p2;

assign zext_ln700_40_fu_3505_p1 = add_ln700_43_fu_3499_p2;

assign zext_ln700_41_fu_3515_p1 = add_ln700_44_fu_3509_p2;

assign zext_ln700_42_fu_3525_p1 = add_ln700_45_fu_3519_p2;

assign zext_ln700_43_fu_3535_p1 = add_ln700_46_fu_3529_p2;

assign zext_ln700_44_fu_3545_p1 = add_ln700_47_fu_3539_p2;

assign zext_ln700_45_fu_3555_p1 = add_ln700_48_fu_3549_p2;

assign zext_ln700_46_fu_3565_p1 = add_ln700_49_fu_3559_p2;

assign zext_ln700_47_fu_3575_p1 = add_ln700_50_fu_3569_p2;

assign zext_ln700_48_fu_3585_p1 = add_ln700_51_fu_3579_p2;

assign zext_ln700_49_fu_3595_p1 = add_ln700_52_fu_3589_p2;

assign zext_ln700_4_fu_3133_p1 = add_ln700_5_fu_3127_p2;

assign zext_ln700_50_fu_3605_p1 = add_ln700_53_fu_3599_p2;

assign zext_ln700_51_fu_3615_p1 = add_ln700_54_fu_3609_p2;

assign zext_ln700_52_fu_3625_p1 = add_ln700_55_fu_3619_p2;

assign zext_ln700_53_fu_3635_p1 = add_ln700_56_fu_3629_p2;

assign zext_ln700_54_fu_3645_p1 = add_ln700_57_fu_3639_p2;

assign zext_ln700_55_fu_3655_p1 = add_ln700_58_fu_3649_p2;

assign zext_ln700_56_fu_3665_p1 = add_ln700_59_fu_3659_p2;

assign zext_ln700_5_fu_3143_p1 = add_ln700_6_fu_3137_p2;

assign zext_ln700_6_fu_3153_p1 = add_ln700_7_fu_3147_p2;

assign zext_ln700_7_fu_3163_p1 = add_ln700_8_fu_3157_p2;

assign zext_ln700_8_fu_3173_p1 = add_ln700_9_fu_3167_p2;

assign zext_ln700_9_fu_3183_p1 = add_ln700_10_fu_3177_p2;

assign zext_ln700_fu_3081_p1 = xor_ln899_62_fu_3075_p2;

endmodule //StreamingFCLayer_Batch_1_Matrix_Vector_Activa
