// Seed: 4181501976
module module_0 (
    input wand id_0
    , id_7, id_8,
    input wire id_1,
    output supply1 id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5
);
  wire id_9;
  assign module_1.id_2 = 0;
  assign id_8[1*1!==1] = id_1;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 #(
    parameter id_16 = 32'd94,
    parameter id_17 = 32'd97
) (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    output logic id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14
);
  defparam id_16.id_17 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_5,
      id_1,
      id_5
  );
  always @(posedge 1'b0 or negedge "") if (1) id_4 <= 1 | 1;
endmodule
