# VSD-RISC-V-REF-SOC-TAPEOUT
My journey on a silicon safari: from bits to chips, this program arms future engineers with hands-on RISC-V SoC design, synthesis, and real tapeoutâ€”using industry-grade EDA tools, full PDKs, and national foundry support.
## ğŸ“… Week 0 â€” Setup & Tools
ğŸ› ï¸ Foundation Week: Environment Setup and Tool Installation
# ğŸ“˜ Program Objectives & Scope

| Aspect          | Details                                                                 |
|-----------------|-------------------------------------------------------------------------|
| ğŸ“ Learning Path | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout        |
| ğŸ› ï¸ Tools Focus   | Open-Source EDA (Yosys, OpenLane, Magic, etc.)                         |
| ğŸŒ Industry Relevance | Real-world semiconductor design methodologies                         |
| ğŸ¤ Collaboration | Part of Indiaâ€™s largest RISC-V tapeout initiative (3500+ participants) |
| ğŸ“ Scale         | 3500+ participants contributing to silicon advancement                  |
| ğŸ‡®ğŸ‡³ National Impact | Advancing Indiaâ€™s semiconductor ecosystem                               |

