# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do bank_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/bank/bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:52 on Jun 21,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/bank/bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bank
# -- Compiling architecture Behavior of bank
# End time: 15:49:52 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/bank/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:52 on Jun 21,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/bank/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture Behavior of reg
# End time: 15:49:52 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/bank/dec5_to_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:52 on Jun 21,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/bank/dec5_to_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5_to_32
# -- Compiling architecture rtl of dec5_to_32
# End time: 15:49:52 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/bank/zbuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:52 on Jun 21,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/bank/zbuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zbuffer
# -- Compiling architecture rtl of zbuffer
# End time: 15:49:52 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.bank
# vsim work.bank 
# Start time: 15:49:56 on Jun 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bank(behavior)
# Loading work.reg(behavior)
# Loading work.dec5_to_32(rtl)
# Loading work.zbuffer(rtl)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/bank/clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/bank/WR_EN
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 500ps sim:/bank/WR_EN
# /bank/WR_EN already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 500ps Edit:/bank/WR_EN
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/bank/RD_EN
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/bank/clear
wave create -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 1000ps sim:/bank/WR_ADDR
wave create -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 1000ps sim:/bank/RD_ADDR1
wave create -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 1000ps sim:/bank/RD_ADDR2
wave create -driver freeze -pattern counter -startvalue 00000000000000000000000000000000 -endvalue 11111111111111111111111111111111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 31 0 -starttime 0ps -endtime 1000ps sim:/bank/DATA_IN
add wave -position end  sim:/bank/DATA_OUT1
add wave -position end  sim:/bank/DATA_OUT2
restart
run
change sim:/bank/WORDSIZE 4
# ** Warning: (vsim-3933) '/bank/WORDSIZE' is considered a constant, changing its value may have no effect.
# 
restart
run
wave modify -driver freeze -pattern constant -value 00000 -range 4 0 -starttime 0ps -endtime 1000ps Edit:/bank/WR_ADDR
restart
run
wave modify -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 1000ps Edit:/bank/WR_ADDR
wave modify -driver freeze -pattern constant -value 0 -starttime 500ps -endtime 1000ps Edit:/bank/RD_EN
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/bank/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/bank/simulation/modelsim/wave.do -append
# End time: 16:06:21 on Jun 21,2020, Elapsed time: 0:16:25
# Errors: 1, Warnings: 0
