$date
  Generated by serdes_gpu_project simulation
$end

$version
  Icarus Verilog 11.0 (or Questa/VCS)
$end

$timescale 1ns $end

$scope module gpu_serdes_system $end
$var wire 1 ! serial_wire $end
$var wire 1 " link_up $end
$var wire 1 # rx_lock $end
$var reg 4 $ ltssm_state [3:0] $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0"
0#
0$
$end

#10
1!
1"
1#
1$
#20
0!
1"
1#
2$
#30
1!
1"
1#
3$
#40
0!
1"
1#
4$
#50
1!
1"
1#
3$
