library verilog;
use verilog.vl_types.all;
entity gtwizard_ultrascale_0_vio_0 is
    port(
        clk             : in     vl_logic;
        probe_in0       : in     vl_logic_vector(0 downto 0);
        probe_in1       : in     vl_logic_vector(0 downto 0);
        probe_in2       : in     vl_logic_vector(0 downto 0);
        probe_in3       : in     vl_logic_vector(3 downto 0);
        probe_in4       : in     vl_logic_vector(3 downto 0);
        probe_in5       : in     vl_logic_vector(3 downto 0);
        probe_in6       : in     vl_logic_vector(3 downto 0);
        probe_in7       : in     vl_logic_vector(0 downto 0);
        probe_in8       : in     vl_logic_vector(0 downto 0);
        probe_out0      : out    vl_logic_vector(0 downto 0);
        probe_out1      : out    vl_logic_vector(0 downto 0);
        probe_out2      : out    vl_logic_vector(0 downto 0);
        probe_out3      : out    vl_logic_vector(0 downto 0);
        probe_out4      : out    vl_logic_vector(0 downto 0);
        probe_out5      : out    vl_logic_vector(0 downto 0)
    );
end gtwizard_ultrascale_0_vio_0;
