#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 20 18:00:37 2021
# Process ID: 34216
# Current directory: C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1
# Command line: vivado.exe -log rvfpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rvfpga.tcl -notrace
# Log file: C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga.vdi
# Journal file: C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source rvfpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chuck/RVfpga/src/OtherSources/ece540_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chuck/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top rvfpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M.dcp' for cell 'clk_gen_75M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojo_bot_0'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 846.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_gen_75M/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_gen_75M/i_clk_100M' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M_board.xdc] for cell 'clk_gen_75M/inst'
Finished Parsing XDC File [c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M_board.xdc] for cell 'clk_gen_75M/inst'
Parsing XDC File [c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M.xdc] for cell 'clk_gen_75M/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.566 ; gain = 610.641
Finished Parsing XDC File [c:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.srcs/sources_1/ip/clk_gen_75M/clk_gen_75M.xdc] for cell 'clk_gen_75M/inst'
Parsing XDC File [C:/Users/Chuck/RVfpga/src/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/Chuck/RVfpga/src/liteDRAM.xdc]
Parsing XDC File [C:/Users/Chuck/RVfpga/src/rvfpga.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Chuck/RVfpga/src/rvfpga.xdc:112]
Finished Parsing XDC File [C:/Users/Chuck/RVfpga/src/rvfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1665.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 37 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 55 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1665.566 ; gain = 1292.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1665.566 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: adca492c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1668.414 ; gain = 2.848

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ba08b292

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c7ba174b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1853.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12086082e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 12086082e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1853.250 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12086082e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1313dbc67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             101  |                                              1  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |               5  |               9  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1853.250 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 199ba92e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1853.250 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.154 | TNS=-66.237 |
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 62 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 124
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: ff23d026

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2419.348 ; gain = 0.000
Ending Power Optimization Task | Checksum: ff23d026

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2419.348 ; gain = 566.098

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 17e8baa9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2419.348 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17e8baa9a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.348 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17e8baa9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2419.348 ; gain = 753.781
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rvfpga_drc_opted.rpt -pb rvfpga_drc_opted.pb -rpx rvfpga_drc_opted.rpx
Command: report_drc -file rvfpga_drc_opted.rpt -pb rvfpga_drc_opted.pb -rpx rvfpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92e727c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2419.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__106' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__94' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__301' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__304' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__46' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs2_byp_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs1_byp_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/low_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/rs1_sign_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/rs2_sign_e1_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__134' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__221' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__110' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__111' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__398' is driving clock pin of 18 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[3] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__300' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__222' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__107' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__223' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__133' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_external_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc2ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__136' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__302' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__220' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__108' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__112' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/rptc_hrc[31]_i_3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/timer_ptc/rptc_hrc_reg[6] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[8] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[9] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[7] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[14] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__399' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__307' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__303' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__138' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/exu/mul_e1/low_e3_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__137' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/exu/mul_e1/low_e2_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__305' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__135' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__308' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__306' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__105' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__109' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'swervolf/timer_ptc/rptc_lrc[31]_i_3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/timer_ptc/rptc_lrc_reg[2] {FDCE}
	swervolf/timer_ptc/rptc_lrc_reg[30] {FDCE}
	swervolf/timer_ptc/rptc_lrc_reg[31] {FDCE}
	swervolf/timer_ptc/rptc_lrc_reg[24] {FDCE}
	swervolf/timer_ptc/rptc_lrc_reg[3] {FDCE}
WARNING: [Place 30-568] A LUT 'swervolf/timer_ptc/rptc_cntr[31]_i_3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/timer_ptc/rptc_cntr_reg[0] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[10] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[12] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[13] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[14] {FDCE}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__0' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 {RAMB18E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 {RAMB18E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 {RAMB18E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__3' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__4' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 {RAMB18E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__6' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__5' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 {RAMB18E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_i_1__18' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_i_1__17' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_i_1__15' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'swervolf/swerv_eh1/mem/ram_core_reg_i_1__16' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a82704d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1be8dfa62

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1be8dfa62

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1be8dfa62

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c057aadb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1344 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 550 nets or cells. Created 44 new cells, deleted 506 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2419.348 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           44  |            506  |                   550  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           44  |            506  |                   550  |           0  |           7  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2047d986d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:25 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1514bab91

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1514bab91

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1920d7a69

Time (s): cpu = 00:02:24 ; elapsed = 00:01:33 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22e3d401f

Time (s): cpu = 00:02:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d3185002

Time (s): cpu = 00:02:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dbd8316b

Time (s): cpu = 00:02:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25ed8f763

Time (s): cpu = 00:02:55 ; elapsed = 00:01:54 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14ff903b4

Time (s): cpu = 00:03:17 ; elapsed = 00:02:15 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21269b5ea

Time (s): cpu = 00:03:20 ; elapsed = 00:02:20 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 229bf5ac8

Time (s): cpu = 00:03:21 ; elapsed = 00:02:20 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e8ea4b4d

Time (s): cpu = 00:03:42 ; elapsed = 00:02:34 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e8ea4b4d

Time (s): cpu = 00:03:42 ; elapsed = 00:02:35 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1886ba2de

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clk_gen/o_rst_core_reg_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_gen/o_rst_core_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_gen/rst_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net ddr2/ldc/FDPE_1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1886ba2de

Time (s): cpu = 00:04:07 ; elapsed = 00:02:51 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.623. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13eef3497

Time (s): cpu = 00:05:56 ; elapsed = 00:04:35 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13eef3497

Time (s): cpu = 00:05:56 ; elapsed = 00:04:35 . Memory (MB): peak = 2419.348 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 2079cf62c
INFO: [Place 46-33] Processed net clk_gen/o_rst_core_reg_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_gen/o_rst_core_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_gen/rst_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net ddr2/ldc/FDPE_1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.590. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11a2bc923

Time (s): cpu = 00:08:09 ; elapsed = 00:06:30 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11a2bc923

Time (s): cpu = 00:08:09 ; elapsed = 00:06:30 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 72744ef0

Time (s): cpu = 00:08:10 ; elapsed = 00:06:31 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 72744ef0

Time (s): cpu = 00:08:10 ; elapsed = 00:06:31 . Memory (MB): peak = 2419.348 ; gain = 0.000
Ending Placer Task | Checksum: 679705a8

Time (s): cpu = 00:08:10 ; elapsed = 00:06:31 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:15 ; elapsed = 00:06:35 . Memory (MB): peak = 2419.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file rvfpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rvfpga_utilization_placed.rpt -pb rvfpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rvfpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2419.348 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2419.348 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.590 | TNS=-73.273 |
Phase 1 Physical Synthesis Initialization | Checksum: 21971a692

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 21971a692

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.590 | TNS=-73.273 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 21971a692

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 187 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0.  Did not re-place instance wm_pa_i_56
INFO: [Physopt 32-662] Processed net disp1/px_row[6].  Did not re-place instance disp1/pixel_row_reg[6]
INFO: [Physopt 32-662] Processed net wm_addr_b[11].  Did not re-place instance wm_pa_i_3
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-663] Processed net wm_pa_i_222_n_0.  Re-placed instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_123_n_0.  Did not re-place instance disp1/wm_pa_i_123
INFO: [Physopt 32-662] Processed net wm_pa_i_226_n_0.  Did not re-place instance wm_pa_i_226
INFO: [Physopt 32-662] Processed net wm_pa_i_242_n_0.  Did not re-place instance wm_pa_i_242
INFO: [Physopt 32-662] Processed net wm_pa_i_288_n_0.  Did not re-place instance wm_pa_i_288
INFO: [Physopt 32-662] Processed net wm_pa_i_94_n_0.  Did not re-place instance wm_pa_i_94
INFO: [Physopt 32-662] Processed net wm_pa_i_214_n_0.  Did not re-place instance wm_pa_i_214
INFO: [Physopt 32-662] Processed net wm_addr_b[12].  Did not re-place instance wm_pa_i_2
INFO: [Physopt 32-662] Processed net wm_pa_i_187_n_0.  Did not re-place instance wm_pa_i_187
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126
INFO: [Physopt 32-662] Processed net wm_pa_i_130_n_0.  Did not re-place instance wm_pa_i_130
INFO: [Physopt 32-662] Processed net wm_pa_i_119_n_0.  Did not re-place instance wm_pa_i_119
INFO: [Physopt 32-662] Processed net wm_pa_i_155_n_0.  Did not re-place instance wm_pa_i_155
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-662] Processed net wm_pa_i_95_n_0.  Did not re-place instance wm_pa_i_95
INFO: [Physopt 32-662] Processed net wm_pa_i_131_n_0.  Did not re-place instance wm_pa_i_131
INFO: [Physopt 32-662] Processed net wm_pa_i_75_n_0.  Did not re-place instance wm_pa_i_75
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89
INFO: [Physopt 32-662] Processed net wm_pa_i_93_n_0.  Did not re-place instance wm_pa_i_93
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125
INFO: [Physopt 32-662] Processed net wm_pa_i_240_n_0.  Did not re-place instance wm_pa_i_240
INFO: [Physopt 32-662] Processed net wm_pa_i_212_n_0.  Did not re-place instance wm_pa_i_212
INFO: [Physopt 32-662] Processed net wm_addr_b[7].  Did not re-place instance wm_pa_i_7
INFO: [Physopt 32-662] Processed net wm_addr_b[9].  Did not re-place instance wm_pa_i_5
INFO: [Physopt 32-662] Processed net wm_addr_b[10].  Did not re-place instance wm_pa_i_4
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221
INFO: [Physopt 32-662] Processed net wm_pa_i_225_n_0.  Did not re-place instance wm_pa_i_225
INFO: [Physopt 32-662] Processed net wm_pa_i_236_n_0.  Did not re-place instance wm_pa_i_236
INFO: [Physopt 32-662] Processed net wm_pa_i_208_n_0.  Did not re-place instance wm_pa_i_208
INFO: [Physopt 32-662] Processed net wm_addr_b[13].  Did not re-place instance wm_pa_i_1
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156
INFO: [Physopt 32-662] Processed net wm_pa_i_129_n_0.  Did not re-place instance wm_pa_i_129
INFO: [Physopt 32-662] Processed net wm_pa_i_241_n_0.  Did not re-place instance wm_pa_i_241
INFO: [Physopt 32-662] Processed net wm_pa_i_213_n_0.  Did not re-place instance wm_pa_i_213
INFO: [Physopt 32-662] Processed net wm_pa_i_186_n_0.  Did not re-place instance wm_pa_i_186
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_122_n_0.  Did not re-place instance disp1/wm_pa_i_122
INFO: [Physopt 32-662] Processed net wm_pa_i_120_n_0.  Did not re-place instance wm_pa_i_120
INFO: [Physopt 32-662] Processed net wm_pa_i_76_n_0.  Did not re-place instance wm_pa_i_76
INFO: [Physopt 32-662] Processed net wm_pa_i_238_n_0.  Did not re-place instance wm_pa_i_238
INFO: [Physopt 32-662] Processed net wm_pa_i_163_n_0.  Did not re-place instance wm_pa_i_163
INFO: [Physopt 32-662] Processed net wm_pa_i_210_n_0.  Did not re-place instance wm_pa_i_210
INFO: [Physopt 32-662] Processed net wm_pa_i_183_n_0.  Did not re-place instance wm_pa_i_183
INFO: [Physopt 32-662] Processed net wm_pa_i_237_n_0.  Did not re-place instance wm_pa_i_237
INFO: [Physopt 32-662] Processed net wm_pa_i_209_n_0.  Did not re-place instance wm_pa_i_209
INFO: [Physopt 32-662] Processed net wm_pa_i_182_n_0.  Did not re-place instance wm_pa_i_182
INFO: [Physopt 32-662] Processed net disp1/px_row[9].  Did not re-place instance disp1/pixel_row_reg[9]
INFO: [Physopt 32-662] Processed net wm_pa_i_215_n_0.  Did not re-place instance wm_pa_i_215
INFO: [Physopt 32-662] Processed net wm_pa_i_162_n_0.  Did not re-place instance wm_pa_i_162
INFO: [Physopt 32-662] Processed net wm_pa_i_188_n_0.  Did not re-place instance wm_pa_i_188
INFO: [Physopt 32-662] Processed net wm_pa_i_266_n_0.  Did not re-place instance wm_pa_i_266
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]
INFO: [Physopt 32-662] Processed net wm_pa_i_118_n_0.  Did not re-place instance wm_pa_i_118
INFO: [Physopt 32-662] Processed net wm_pa_i_154_n_0.  Did not re-place instance wm_pa_i_154
INFO: [Physopt 32-662] Processed net wm_pa_i_211_n_0.  Did not re-place instance wm_pa_i_211
INFO: [Physopt 32-662] Processed net wm_pa_i_263_n_0.  Did not re-place instance wm_pa_i_263
INFO: [Physopt 32-662] Processed net wm_pa_i_184_n_0.  Did not re-place instance wm_pa_i_184
INFO: [Physopt 32-662] Processed net wm_pa_i_74_n_0.  Did not re-place instance wm_pa_i_74
INFO: [Physopt 32-662] Processed net wm_pa_i_185_n_0.  Did not re-place instance wm_pa_i_185
INFO: [Physopt 32-662] Processed net wm_pa_i_160_n_0.  Did not re-place instance wm_pa_i_160
INFO: [Physopt 32-662] Processed net wm_pa_i_159_n_0.  Did not re-place instance wm_pa_i_159
INFO: [Physopt 32-662] Processed net wm_pa_i_117_n_0.  Did not re-place instance wm_pa_i_117
INFO: [Physopt 32-662] Processed net wm_pa_i_153_n_0.  Did not re-place instance wm_pa_i_153
INFO: [Physopt 32-662] Processed net wm_pa_i_73_n_0.  Did not re-place instance wm_pa_i_73
INFO: [Physopt 32-662] Processed net disp1/px_row[8].  Did not re-place instance disp1/pixel_row_reg[8]
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88
INFO: [Physopt 32-662] Processed net wm_pa_i_92_n_0.  Did not re-place instance wm_pa_i_92
INFO: [Physopt 32-662] Processed net wm_pa_i_181_n_0.  Did not re-place instance wm_pa_i_181
INFO: [Physopt 32-662] Processed net wm_pa_i_161_n_0.  Did not re-place instance wm_pa_i_161
INFO: [Physopt 32-662] Processed net wm_pa_i_158_n_0.  Did not re-place instance wm_pa_i_158
INFO: [Physopt 32-662] Processed net wm_pa_i_243_n_0.  Did not re-place instance wm_pa_i_243
INFO: [Physopt 32-662] Processed net wm_pa_i_132_n_0.  Did not re-place instance wm_pa_i_132
INFO: [Physopt 32-662] Processed net wm_pa_i_239_n_0.  Did not re-place instance wm_pa_i_239
INFO: [Physopt 32-662] Processed net wm_pa_i_164_n_0.  Did not re-place instance wm_pa_i_164
INFO: [Physopt 32-662] Processed net wm_pa_i_268_n_0.  Did not re-place instance wm_pa_i_268
INFO: [Physopt 32-662] Processed net wm_pa_i_128_n_0.  Did not re-place instance wm_pa_i_128
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245
INFO: [Physopt 32-662] Processed net wm_pa_i_151_n_0.  Did not re-place instance wm_pa_i_151
INFO: [Physopt 32-662] Processed net wm_pa_i_267_n_0.  Did not re-place instance wm_pa_i_267
INFO: [Physopt 32-662] Processed net wm_pa_i_249_n_0.  Did not re-place instance wm_pa_i_249
INFO: [Physopt 32-662] Processed net wm_pa_i_152_n_0.  Did not re-place instance wm_pa_i_152
INFO: [Physopt 32-663] Processed net wm_pa_i_58_n_0.  Re-placed instance wm_pa_i_58
INFO: [Physopt 32-662] Processed net wm_pa_i_290_n_0.  Did not re-place instance wm_pa_i_290
INFO: [Physopt 32-662] Processed net wm_pa_i_127_n_0.  Did not re-place instance wm_pa_i_127
INFO: [Physopt 32-663] Processed net wm_pa_i_192_n_0.  Re-placed instance wm_pa_i_192
INFO: [Physopt 32-662] Processed net wm_pa_i_196_n_0.  Did not re-place instance wm_pa_i_196
INFO: [Physopt 32-662] Processed net wm_pa_i_258_n_0.  Did not re-place instance wm_pa_i_258
INFO: [Physopt 32-663] Processed net wm_pa_i_101_n_0.  Re-placed instance wm_pa_i_101
INFO: [Physopt 32-662] Processed net wm_pa_i_296_n_0.  Did not re-place instance wm_pa_i_296
INFO: [Physopt 32-662] Processed net wm_pa_i_148_n_0.  Did not re-place instance wm_pa_i_148
INFO: [Physopt 32-662] Processed net wm_pa_i_147_n_0.  Did not re-place instance wm_pa_i_147
INFO: [Physopt 32-662] Processed net wm_pa_i_70_n_0.  Did not re-place instance wm_pa_i_70
INFO: [Physopt 32-662] Processed net wm_pa_i_191_n_0.  Did not re-place instance wm_pa_i_191
INFO: [Physopt 32-662] Processed net wm_pa_i_195_n_0.  Did not re-place instance wm_pa_i_195
INFO: [Physopt 32-662] Processed net disp1/px_row[5].  Did not re-place instance disp1/pixel_row_reg[5]
INFO: [Physopt 32-662] Processed net wm_pa_i_114_n_0.  Did not re-place instance wm_pa_i_114
INFO: [Physopt 32-662] Processed net wm_pa_i_71_n_0.  Did not re-place instance wm_pa_i_71
INFO: [Physopt 32-662] Processed net wm_pa_i_264_n_0.  Did not re-place instance wm_pa_i_264
INFO: [Physopt 32-662] Processed net wm_pa_i_112_n_0.  Did not re-place instance wm_pa_i_112
INFO: [Physopt 32-662] Processed net wm_pa_i_113_n_0.  Did not re-place instance wm_pa_i_113
INFO: [Physopt 32-662] Processed net wm_pa_i_115_n_0.  Did not re-place instance wm_pa_i_115
INFO: [Physopt 32-662] Processed net wm_pa_i_149_n_0.  Did not re-place instance wm_pa_i_149
INFO: [Physopt 32-662] Processed net wm_pa_i_150_n_0.  Did not re-place instance wm_pa_i_150
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0.  Did not re-place instance wm_pa_i_99
INFO: [Physopt 32-662] Processed net wm_pa_i_294_n_0.  Did not re-place instance wm_pa_i_294
INFO: [Physopt 32-662] Processed net wm_pa_i_67_n_0.  Did not re-place instance wm_pa_i_67
INFO: [Physopt 32-662] Processed net wm_pa_i_108_n_0.  Did not re-place instance wm_pa_i_108
INFO: [Physopt 32-662] Processed net wm_pa_i_66_n_0.  Did not re-place instance wm_pa_i_66
INFO: [Physopt 32-662] Processed net wm_pa_i_265_n_0.  Did not re-place instance wm_pa_i_265
INFO: [Physopt 32-662] Processed net disp1/px_row[2].  Did not re-place instance disp1/pixel_row_reg[2]
INFO: [Physopt 32-662] Processed net wm_pa_i_284_n_0.  Did not re-place instance wm_pa_i_284
INFO: [Physopt 32-662] Processed net disp1/px_row[4].  Did not re-place instance disp1/pixel_row_reg[4]
INFO: [Physopt 32-662] Processed net wm_pa_i_109_n_0.  Did not re-place instance wm_pa_i_109
INFO: [Physopt 32-662] Processed net wm_pa_i_111_n_0.  Did not re-place instance wm_pa_i_111
INFO: [Physopt 32-662] Processed net wm_pa_i_145_n_0.  Did not re-place instance wm_pa_i_145
INFO: [Physopt 32-662] Processed net wm_pa_i_110_n_0.  Did not re-place instance wm_pa_i_110
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246
INFO: [Physopt 32-662] Processed net wm_pa_i_146_n_0.  Did not re-place instance wm_pa_i_146
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_289_n_0.  Did not re-place instance wm_pa_i_289
INFO: [Physopt 32-662] Processed net wm_pa_i_40_n_0.  Did not re-place instance wm_pa_i_40
INFO: [Physopt 32-662] Processed net wm_pa_i_68_n_0.  Did not re-place instance wm_pa_i_68
INFO: [Physopt 32-662] Processed net wm_pa_i_69_n_0.  Did not re-place instance wm_pa_i_69
INFO: [Physopt 32-662] Processed net wm_pa_i_250_n_0.  Did not re-place instance wm_pa_i_250
INFO: [Physopt 32-662] Processed net disp1/px_row[3].  Did not re-place instance disp1/pixel_row_reg[3]
INFO: [Physopt 32-662] Processed net wm_pa_i_35_n_0.  Did not re-place instance wm_pa_i_35
INFO: [Physopt 32-662] Processed net wm_pa_i_282_n_0.  Did not re-place instance wm_pa_i_282
INFO: [Physopt 32-662] Processed net wm_pa_i_64_n_0.  Did not re-place instance wm_pa_i_64
INFO: [Physopt 32-663] Processed net wm_pa_i_219_n_0.  Re-placed instance wm_pa_i_219
INFO: [Physopt 32-662] Processed net wm_pa_i_223_n_0.  Did not re-place instance wm_pa_i_223
INFO: [Physopt 32-662] Processed net wm_pa_i_65_n_0.  Did not re-place instance wm_pa_i_65
INFO: [Physopt 32-662] Processed net wm_pa_i_36_n_0.  Did not re-place instance wm_pa_i_36
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0.  Did not re-place instance wm_pa_i_100
INFO: [Physopt 32-662] Processed net wm_pa_i_295_n_0.  Did not re-place instance wm_pa_i_295
INFO: [Physopt 32-662] Processed net disp1/px_row[1].  Did not re-place instance disp1/pixel_row_reg[1]
INFO: [Physopt 32-662] Processed net wm_pa_i_193_n_0.  Did not re-place instance wm_pa_i_193
INFO: [Physopt 32-662] Processed net wm_pa_i_197_n_0.  Did not re-place instance wm_pa_i_197
INFO: [Physopt 32-662] Processed net wm_pa_i_33_n_0.  Did not re-place instance wm_pa_i_33
INFO: [Physopt 32-662] Processed net wm_pa_i_269_n_0.  Did not re-place instance wm_pa_i_269
INFO: [Physopt 32-662] Processed net wm_pa_i_32_n_0.  Did not re-place instance wm_pa_i_32
INFO: [Physopt 32-662] Processed net wm_pa_i_34_n_0.  Did not re-place instance wm_pa_i_34
INFO: [Physopt 32-662] Processed net wm_pa_i_31_n_0.  Did not re-place instance wm_pa_i_31
INFO: [Physopt 32-662] Processed net wm_pa_i_251_n_0.  Did not re-place instance wm_pa_i_251
INFO: [Physopt 32-662] Processed net wm_pa_i_283_n_0.  Did not re-place instance wm_pa_i_283
INFO: [Physopt 32-662] Processed net wm_pa_i_220_n_0.  Did not re-place instance wm_pa_i_220
INFO: [Physopt 32-662] Processed net wm_pa_i_224_n_0.  Did not re-place instance wm_pa_i_224
INFO: [Physopt 32-662] Processed net wm_pa_i_252_n_0.  Did not re-place instance wm_pa_i_252
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_121_n_0.  Did not re-place instance disp1/wm_pa_i_121
INFO: [Physopt 32-662] Processed net wm_pa_i_248_n_0.  Did not re-place instance wm_pa_i_248
INFO: [Physopt 32-662] Processed net wm_pa_i_297_n_0.  Did not re-place instance wm_pa_i_297
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_86_n_0.  Did not re-place instance disp1/wm_pa_i_86
INFO: [Physopt 32-662] Processed net wm_pa_i_293_n_0.  Did not re-place instance wm_pa_i_293
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_85_n_0.  Did not re-place instance disp1/wm_pa_i_85
INFO: [Physopt 32-662] Processed net wm_pa_i_194_n_0.  Did not re-place instance wm_pa_i_194
INFO: [Physopt 32-662] Processed net wm_pa_i_171_n_0.  Did not re-place instance wm_pa_i_171
INFO: [Physopt 32-662] Processed net wm_pa_i_204_n_0.  Did not re-place instance wm_pa_i_204
INFO: [Physopt 32-662] Processed net wm_pa_i_39_n_0.  Did not re-place instance wm_pa_i_39
INFO: [Physopt 32-662] Processed net wm_pa_i_260_n_0.  Did not re-place instance wm_pa_i_260
INFO: [Physopt 32-662] Processed net wm_pa_i_233_n_0.  Did not re-place instance wm_pa_i_233
INFO: [Physopt 32-662] Processed net wm_pa_i_287_n_0.  Did not re-place instance wm_pa_i_287
INFO: [Physopt 32-662] Processed net wm_pa_i_275_n_0.  Did not re-place instance wm_pa_i_275
INFO: [Physopt 32-662] Processed net wm_pa_i_259_n_0.  Did not re-place instance wm_pa_i_259
INFO: [Physopt 32-662] Processed net wm_pa_i_273_n_0.  Did not re-place instance wm_pa_i_273
INFO: [Physopt 32-662] Processed net wm_pa_i_216_n_0.  Did not re-place instance wm_pa_i_216
INFO: [Physopt 32-662] Processed net wm_pa_i_274_n_0.  Did not re-place instance wm_pa_i_274
INFO: [Physopt 32-662] Processed net wm_pa_i_285_n_0.  Did not re-place instance wm_pa_i_285
INFO: [Physopt 32-662] Processed net wm_pa_i_270_n_0.  Did not re-place instance wm_pa_i_270
INFO: [Physopt 32-663] Processed net wm_pa_i_271_n_0.  Re-placed instance wm_pa_i_271
INFO: [Physopt 32-662] Processed net wm_pa_i_281_n_0.  Did not re-place instance wm_pa_i_281
INFO: [Physopt 32-662] Processed net wm_pa_i_247_n_0.  Did not re-place instance wm_pa_i_247
INFO: [Physopt 32-662] Processed net wm_pa_i_272_n_0.  Did not re-place instance wm_pa_i_272
INFO: [Physopt 32-662] Processed net wm_pa_i_231_n_0.  Did not re-place instance wm_pa_i_231
INFO: [Physopt 32-662] Processed net wm_pa_i_217_n_0.  Did not re-place instance wm_pa_i_217
INFO: [Physopt 32-662] Processed net wm_pa_i_173_n_0.  Did not re-place instance wm_pa_i_173
INFO: [Physopt 32-662] Processed net wm_pa_i_172_n_0.  Did not re-place instance wm_pa_i_172
INFO: [Physopt 32-662] Processed net wm_pa_i_174_n_0.  Did not re-place instance wm_pa_i_174
INFO: [Physopt 32-662] Processed net wm_pa_i_292_n_0.  Did not re-place instance wm_pa_i_292
INFO: [Physopt 32-662] Processed net disp1/px_row[0].  Did not re-place instance disp1/pixel_row_reg[0]
INFO: [Physopt 32-662] Processed net wm_pa_i_276_n_0.  Did not re-place instance wm_pa_i_276
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_84_n_0.  Did not re-place instance disp1/wm_pa_i_84
INFO: [Physopt 32-663] Processed net disp1/wm_pa_i_43_n_0.  Re-placed instance disp1/wm_pa_i_43
INFO: [Physopt 32-662] Processed net wm_pa_i_291_n_0.  Did not re-place instance wm_pa_i_291
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.557 | TNS=-72.580 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1fb13c32d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net disp1/px_row[6].  Did not re-place instance disp1/pixel_row_reg[6]/Q
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90/O
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126/O
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91/O
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221/O
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89/O
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125/O
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156/O
INFO: [Physopt 32-662] Processed net disp1/px_row[9].  Did not re-place instance disp1/pixel_row_reg[9]/Q
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]/Q
INFO: [Physopt 32-662] Processed net disp1/px_row[8].  Did not re-place instance disp1/pixel_row_reg[8]/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88/O
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245/O
INFO: [Physopt 32-662] Processed net wm_pa_i_191_n_0.  Did not re-place instance wm_pa_i_191/O
INFO: [Physopt 32-662] Processed net disp1/px_row[5].  Did not re-place instance disp1/pixel_row_reg[5]/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_192_n_0.  Did not re-place instance wm_pa_i_192/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1e563aab7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 6 Rewire | Checksum: 1e563aab7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net wm_pa_i_56_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net disp1/px_row[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net wm_addr_b[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/wm_pa_i_157_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_222_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_90_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_126_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_91_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_221_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_89_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_125_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/wm_pa_i_156_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net disp1/px_row[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net disp1/px_row[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net disp1/px_row[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net wm_pa_i_88_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_245_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_191_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net disp1/px_row[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net wm_pa_i_192_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net wm_pa_i_99_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net wm_pa_i_246_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net disp1/px_row[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net disp1/px_row[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.024 | TNS=-61.387 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 218ff0bb4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 218ff0bb4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 199 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0_repN.  Did not re-place instance wm_pa_i_99_replica
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN.  Did not re-place instance disp1/pixel_row_reg[6]_replica
INFO: [Physopt 32-662] Processed net wm_addr_b[11].  Did not re-place instance wm_pa_i_3
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_123_n_0.  Did not re-place instance disp1/wm_pa_i_123
INFO: [Physopt 32-662] Processed net wm_pa_i_226_n_0.  Did not re-place instance wm_pa_i_226
INFO: [Physopt 32-662] Processed net wm_pa_i_242_n_0.  Did not re-place instance wm_pa_i_242
INFO: [Physopt 32-662] Processed net wm_pa_i_294_n_0.  Did not re-place instance wm_pa_i_294
INFO: [Physopt 32-662] Processed net wm_pa_i_94_n_0.  Did not re-place instance wm_pa_i_94
INFO: [Physopt 32-662] Processed net wm_pa_i_214_n_0.  Did not re-place instance wm_pa_i_214
INFO: [Physopt 32-662] Processed net wm_addr_b[12].  Did not re-place instance wm_pa_i_2
INFO: [Physopt 32-662] Processed net wm_pa_i_187_n_0.  Did not re-place instance wm_pa_i_187
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126
INFO: [Physopt 32-662] Processed net wm_pa_i_130_n_0.  Did not re-place instance wm_pa_i_130
INFO: [Physopt 32-662] Processed net wm_pa_i_119_n_0.  Did not re-place instance wm_pa_i_119
INFO: [Physopt 32-662] Processed net wm_pa_i_155_n_0.  Did not re-place instance wm_pa_i_155
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-662] Processed net wm_pa_i_95_n_0.  Did not re-place instance wm_pa_i_95
INFO: [Physopt 32-662] Processed net wm_pa_i_131_n_0.  Did not re-place instance wm_pa_i_131
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221
INFO: [Physopt 32-662] Processed net wm_pa_i_225_n_0.  Did not re-place instance wm_pa_i_225
INFO: [Physopt 32-662] Processed net wm_pa_i_75_n_0.  Did not re-place instance wm_pa_i_75
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_289_n_0.  Did not re-place instance wm_pa_i_289
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89
INFO: [Physopt 32-662] Processed net wm_pa_i_93_n_0.  Did not re-place instance wm_pa_i_93
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125
INFO: [Physopt 32-662] Processed net wm_pa_i_240_n_0.  Did not re-place instance wm_pa_i_240
INFO: [Physopt 32-662] Processed net wm_pa_i_212_n_0.  Did not re-place instance wm_pa_i_212
INFO: [Physopt 32-662] Processed net wm_addr_b[7].  Did not re-place instance wm_pa_i_7
INFO: [Physopt 32-662] Processed net wm_addr_b[9].  Did not re-place instance wm_pa_i_5
INFO: [Physopt 32-662] Processed net wm_addr_b[10].  Did not re-place instance wm_pa_i_4
INFO: [Physopt 32-662] Processed net wm_pa_i_236_n_0.  Did not re-place instance wm_pa_i_236
INFO: [Physopt 32-662] Processed net wm_pa_i_208_n_0.  Did not re-place instance wm_pa_i_208
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156
INFO: [Physopt 32-662] Processed net wm_pa_i_101_n_0.  Did not re-place instance wm_pa_i_101
INFO: [Physopt 32-662] Processed net wm_pa_i_58_n_0.  Did not re-place instance wm_pa_i_58
INFO: [Physopt 32-662] Processed net wm_addr_b[13].  Did not re-place instance wm_pa_i_1
INFO: [Physopt 32-662] Processed net wm_pa_i_290_n_0.  Did not re-place instance wm_pa_i_290
INFO: [Physopt 32-662] Processed net wm_pa_i_296_n_0.  Did not re-place instance wm_pa_i_296
INFO: [Physopt 32-662] Processed net wm_pa_i_282_n_0.  Did not re-place instance wm_pa_i_282
INFO: [Physopt 32-662] Processed net wm_pa_i_129_n_0.  Did not re-place instance wm_pa_i_129
INFO: [Physopt 32-662] Processed net wm_pa_i_241_n_0.  Did not re-place instance wm_pa_i_241
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_122_n_0.  Did not re-place instance disp1/wm_pa_i_122
INFO: [Physopt 32-662] Processed net wm_pa_i_213_n_0.  Did not re-place instance wm_pa_i_213
INFO: [Physopt 32-662] Processed net wm_pa_i_186_n_0.  Did not re-place instance wm_pa_i_186
INFO: [Physopt 32-662] Processed net wm_pa_i_120_n_0.  Did not re-place instance wm_pa_i_120
INFO: [Physopt 32-662] Processed net wm_pa_i_76_n_0.  Did not re-place instance wm_pa_i_76
INFO: [Physopt 32-662] Processed net wm_pa_i_238_n_0.  Did not re-place instance wm_pa_i_238
INFO: [Physopt 32-662] Processed net wm_pa_i_163_n_0.  Did not re-place instance wm_pa_i_163
INFO: [Physopt 32-662] Processed net wm_pa_i_210_n_0.  Did not re-place instance wm_pa_i_210
INFO: [Physopt 32-662] Processed net wm_pa_i_183_n_0.  Did not re-place instance wm_pa_i_183
INFO: [Physopt 32-662] Processed net wm_pa_i_237_n_0.  Did not re-place instance wm_pa_i_237
INFO: [Physopt 32-662] Processed net wm_pa_i_209_n_0.  Did not re-place instance wm_pa_i_209
INFO: [Physopt 32-662] Processed net disp1/px_row[9]_repN.  Did not re-place instance disp1/pixel_row_reg[9]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_182_n_0.  Did not re-place instance wm_pa_i_182
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0_repN.  Did not re-place instance wm_pa_i_56_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0.  Did not re-place instance wm_pa_i_100
INFO: [Physopt 32-662] Processed net wm_pa_i_295_n_0.  Did not re-place instance wm_pa_i_295
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]
INFO: [Physopt 32-662] Processed net wm_pa_i_215_n_0.  Did not re-place instance wm_pa_i_215
INFO: [Physopt 32-662] Processed net wm_pa_i_162_n_0.  Did not re-place instance wm_pa_i_162
INFO: [Physopt 32-662] Processed net wm_pa_i_188_n_0.  Did not re-place instance wm_pa_i_188
INFO: [Physopt 32-662] Processed net wm_pa_i_266_n_0.  Did not re-place instance wm_pa_i_266
INFO: [Physopt 32-662] Processed net wm_pa_i_118_n_0.  Did not re-place instance wm_pa_i_118
INFO: [Physopt 32-662] Processed net wm_pa_i_154_n_0.  Did not re-place instance wm_pa_i_154
INFO: [Physopt 32-662] Processed net wm_pa_i_211_n_0.  Did not re-place instance wm_pa_i_211
INFO: [Physopt 32-662] Processed net wm_pa_i_263_n_0.  Did not re-place instance wm_pa_i_263
INFO: [Physopt 32-662] Processed net wm_pa_i_284_n_0.  Did not re-place instance wm_pa_i_284
INFO: [Physopt 32-662] Processed net wm_pa_i_184_n_0.  Did not re-place instance wm_pa_i_184
INFO: [Physopt 32-662] Processed net wm_pa_i_74_n_0.  Did not re-place instance wm_pa_i_74
INFO: [Physopt 32-662] Processed net wm_pa_i_185_n_0.  Did not re-place instance wm_pa_i_185
INFO: [Physopt 32-662] Processed net wm_pa_i_160_n_0.  Did not re-place instance wm_pa_i_160
INFO: [Physopt 32-662] Processed net wm_pa_i_159_n_0.  Did not re-place instance wm_pa_i_159
INFO: [Physopt 32-662] Processed net wm_pa_i_117_n_0.  Did not re-place instance wm_pa_i_117
INFO: [Physopt 32-662] Processed net wm_pa_i_153_n_0.  Did not re-place instance wm_pa_i_153
INFO: [Physopt 32-662] Processed net wm_pa_i_73_n_0.  Did not re-place instance wm_pa_i_73
INFO: [Physopt 32-662] Processed net disp1/px_row[8]_repN.  Did not re-place instance disp1/pixel_row_reg[8]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88
INFO: [Physopt 32-662] Processed net wm_pa_i_92_n_0.  Did not re-place instance wm_pa_i_92
INFO: [Physopt 32-662] Processed net wm_pa_i_288_n_0.  Did not re-place instance wm_pa_i_288
INFO: [Physopt 32-662] Processed net wm_pa_i_181_n_0.  Did not re-place instance wm_pa_i_181
INFO: [Physopt 32-662] Processed net wm_pa_i_283_n_0.  Did not re-place instance wm_pa_i_283
INFO: [Physopt 32-662] Processed net wm_pa_i_161_n_0.  Did not re-place instance wm_pa_i_161
INFO: [Physopt 32-662] Processed net wm_pa_i_158_n_0.  Did not re-place instance wm_pa_i_158
INFO: [Physopt 32-662] Processed net wm_pa_i_243_n_0.  Did not re-place instance wm_pa_i_243
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245
INFO: [Physopt 32-662] Processed net wm_pa_i_132_n_0.  Did not re-place instance wm_pa_i_132
INFO: [Physopt 32-662] Processed net wm_pa_i_239_n_0.  Did not re-place instance wm_pa_i_239
INFO: [Physopt 32-662] Processed net wm_pa_i_164_n_0.  Did not re-place instance wm_pa_i_164
INFO: [Physopt 32-662] Processed net wm_pa_i_268_n_0.  Did not re-place instance wm_pa_i_268
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246
INFO: [Physopt 32-662] Processed net wm_pa_i_128_n_0.  Did not re-place instance wm_pa_i_128
INFO: [Physopt 32-662] Processed net wm_pa_i_297_n_0.  Did not re-place instance wm_pa_i_297
INFO: [Physopt 32-662] Processed net wm_pa_i_249_n_0.  Did not re-place instance wm_pa_i_249
INFO: [Physopt 32-662] Processed net wm_pa_i_192_n_0.  Did not re-place instance wm_pa_i_192
INFO: [Physopt 32-662] Processed net wm_pa_i_196_n_0.  Did not re-place instance wm_pa_i_196
INFO: [Physopt 32-662] Processed net wm_pa_i_233_n_0.  Did not re-place instance wm_pa_i_233
INFO: [Physopt 32-662] Processed net wm_pa_i_151_n_0.  Did not re-place instance wm_pa_i_151
INFO: [Physopt 32-662] Processed net wm_pa_i_267_n_0.  Did not re-place instance wm_pa_i_267
INFO: [Physopt 32-662] Processed net wm_pa_i_220_n_0.  Did not re-place instance wm_pa_i_220
INFO: [Physopt 32-662] Processed net wm_pa_i_224_n_0.  Did not re-place instance wm_pa_i_224
INFO: [Physopt 32-662] Processed net wm_pa_i_252_n_0.  Did not re-place instance wm_pa_i_252
INFO: [Physopt 32-662] Processed net wm_pa_i_152_n_0.  Did not re-place instance wm_pa_i_152
INFO: [Physopt 32-662] Processed net wm_pa_i_293_n_0.  Did not re-place instance wm_pa_i_293
INFO: [Physopt 32-662] Processed net wm_pa_i_248_n_0.  Did not re-place instance wm_pa_i_248
INFO: [Physopt 32-662] Processed net wm_pa_i_250_n_0.  Did not re-place instance wm_pa_i_250
INFO: [Physopt 32-662] Processed net disp1/px_row[7]_repN.  Did not re-place instance disp1/pixel_row_reg[7]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_127_n_0.  Did not re-place instance wm_pa_i_127
INFO: [Physopt 32-662] Processed net wm_pa_i_148_n_0.  Did not re-place instance wm_pa_i_148
INFO: [Physopt 32-662] Processed net wm_pa_i_147_n_0.  Did not re-place instance wm_pa_i_147
INFO: [Physopt 32-662] Processed net wm_pa_i_70_n_0.  Did not re-place instance wm_pa_i_70
INFO: [Physopt 32-662] Processed net disp1/px_row[5]_repN.  Did not re-place instance disp1/pixel_row_reg[5]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_114_n_0.  Did not re-place instance wm_pa_i_114
INFO: [Physopt 32-662] Processed net wm_pa_i_219_n_0.  Did not re-place instance wm_pa_i_219
INFO: [Physopt 32-662] Processed net wm_pa_i_223_n_0.  Did not re-place instance wm_pa_i_223
INFO: [Physopt 32-662] Processed net wm_pa_i_71_n_0.  Did not re-place instance wm_pa_i_71
INFO: [Physopt 32-662] Processed net wm_pa_i_264_n_0.  Did not re-place instance wm_pa_i_264
INFO: [Physopt 32-662] Processed net wm_pa_i_112_n_0.  Did not re-place instance wm_pa_i_112
INFO: [Physopt 32-662] Processed net wm_pa_i_113_n_0.  Did not re-place instance wm_pa_i_113
INFO: [Physopt 32-662] Processed net wm_pa_i_115_n_0.  Did not re-place instance wm_pa_i_115
INFO: [Physopt 32-662] Processed net wm_pa_i_287_n_0.  Did not re-place instance wm_pa_i_287
INFO: [Physopt 32-662] Processed net wm_pa_i_149_n_0.  Did not re-place instance wm_pa_i_149
INFO: [Physopt 32-662] Processed net wm_pa_i_150_n_0.  Did not re-place instance wm_pa_i_150
INFO: [Physopt 32-662] Processed net wm_pa_i_260_n_0.  Did not re-place instance wm_pa_i_260
INFO: [Physopt 32-662] Processed net disp1/px_row[4].  Did not re-place instance disp1/pixel_row_reg[4]
INFO: [Physopt 32-662] Processed net wm_pa_i_67_n_0.  Did not re-place instance wm_pa_i_67
INFO: [Physopt 32-662] Processed net wm_pa_i_193_n_0.  Did not re-place instance wm_pa_i_193
INFO: [Physopt 32-662] Processed net wm_pa_i_197_n_0.  Did not re-place instance wm_pa_i_197
INFO: [Physopt 32-662] Processed net wm_pa_i_108_n_0.  Did not re-place instance wm_pa_i_108
INFO: [Physopt 32-662] Processed net wm_pa_i_66_n_0.  Did not re-place instance wm_pa_i_66
INFO: [Physopt 32-662] Processed net wm_pa_i_191_n_0.  Did not re-place instance wm_pa_i_191
INFO: [Physopt 32-662] Processed net wm_pa_i_195_n_0.  Did not re-place instance wm_pa_i_195
INFO: [Physopt 32-662] Processed net wm_pa_i_251_n_0.  Did not re-place instance wm_pa_i_251
INFO: [Physopt 32-662] Processed net wm_pa_i_265_n_0.  Did not re-place instance wm_pa_i_265
INFO: [Physopt 32-662] Processed net wm_pa_i_109_n_0.  Did not re-place instance wm_pa_i_109
INFO: [Physopt 32-662] Processed net disp1/px_row[2]_repN.  Did not re-place instance disp1/pixel_row_reg[2]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_111_n_0.  Did not re-place instance wm_pa_i_111
INFO: [Physopt 32-662] Processed net wm_pa_i_145_n_0.  Did not re-place instance wm_pa_i_145
INFO: [Physopt 32-662] Processed net wm_pa_i_285_n_0.  Did not re-place instance wm_pa_i_285
INFO: [Physopt 32-662] Processed net wm_pa_i_110_n_0.  Did not re-place instance wm_pa_i_110
INFO: [Physopt 32-662] Processed net wm_pa_i_258_n_0.  Did not re-place instance wm_pa_i_258
INFO: [Physopt 32-662] Processed net wm_pa_i_146_n_0.  Did not re-place instance wm_pa_i_146
INFO: [Physopt 32-662] Processed net wm_pa_i_40_n_0.  Did not re-place instance wm_pa_i_40
INFO: [Physopt 32-662] Processed net wm_pa_i_216_n_0.  Did not re-place instance wm_pa_i_216
INFO: [Physopt 32-662] Processed net wm_pa_i_259_n_0.  Did not re-place instance wm_pa_i_259
INFO: [Physopt 32-662] Processed net wm_pa_i_68_n_0.  Did not re-place instance wm_pa_i_68
INFO: [Physopt 32-662] Processed net wm_pa_i_69_n_0.  Did not re-place instance wm_pa_i_69
INFO: [Physopt 32-662] Processed net disp1/px_row[3].  Did not re-place instance disp1/pixel_row_reg[3]
INFO: [Physopt 32-662] Processed net wm_pa_i_281_n_0.  Did not re-place instance wm_pa_i_281
INFO: [Physopt 32-662] Processed net wm_pa_i_35_n_0.  Did not re-place instance wm_pa_i_35
INFO: [Physopt 32-662] Processed net wm_pa_i_64_n_0.  Did not re-place instance wm_pa_i_64
INFO: [Physopt 32-662] Processed net wm_pa_i_273_n_0.  Did not re-place instance wm_pa_i_273
INFO: [Physopt 32-662] Processed net wm_pa_i_270_n_0.  Did not re-place instance wm_pa_i_270
INFO: [Physopt 32-662] Processed net wm_pa_i_65_n_0.  Did not re-place instance wm_pa_i_65
INFO: [Physopt 32-662] Processed net disp1/px_row[1].  Did not re-place instance disp1/pixel_row_reg[1]
INFO: [Physopt 32-662] Processed net wm_pa_i_274_n_0.  Did not re-place instance wm_pa_i_274
INFO: [Physopt 32-662] Processed net wm_pa_i_36_n_0.  Did not re-place instance wm_pa_i_36
INFO: [Physopt 32-662] Processed net wm_pa_i_33_n_0.  Did not re-place instance wm_pa_i_33
INFO: [Physopt 32-662] Processed net wm_pa_i_269_n_0.  Did not re-place instance wm_pa_i_269
INFO: [Physopt 32-662] Processed net wm_pa_i_275_n_0.  Did not re-place instance wm_pa_i_275
INFO: [Physopt 32-662] Processed net wm_pa_i_32_n_0.  Did not re-place instance wm_pa_i_32
INFO: [Physopt 32-662] Processed net wm_pa_i_217_n_0.  Did not re-place instance wm_pa_i_217
INFO: [Physopt 32-662] Processed net wm_pa_i_34_n_0.  Did not re-place instance wm_pa_i_34
INFO: [Physopt 32-662] Processed net wm_pa_i_194_n_0.  Did not re-place instance wm_pa_i_194
INFO: [Physopt 32-662] Processed net wm_pa_i_231_n_0.  Did not re-place instance wm_pa_i_231
INFO: [Physopt 32-662] Processed net wm_pa_i_31_n_0.  Did not re-place instance wm_pa_i_31
INFO: [Physopt 32-662] Processed net wm_pa_i_292_n_0.  Did not re-place instance wm_pa_i_292
INFO: [Physopt 32-662] Processed net wm_pa_i_271_n_0.  Did not re-place instance wm_pa_i_271
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_121_n_0.  Did not re-place instance disp1/wm_pa_i_121
INFO: [Physopt 32-662] Processed net wm_pa_i_291_n_0.  Did not re-place instance wm_pa_i_291
INFO: [Physopt 32-662] Processed net wm_pa_i_272_n_0.  Did not re-place instance wm_pa_i_272
INFO: [Physopt 32-662] Processed net wm_pa_i_247_n_0.  Did not re-place instance wm_pa_i_247
INFO: [Physopt 32-662] Processed net wm_pa_i_171_n_0.  Did not re-place instance wm_pa_i_171
INFO: [Physopt 32-662] Processed net wm_pa_i_205_n_0.  Did not re-place instance wm_pa_i_205
INFO: [Physopt 32-662] Processed net wm_pa_i_280_n_0.  Did not re-place instance wm_pa_i_280
INFO: [Physopt 32-662] Processed net wm_pa_i_232_n_0.  Did not re-place instance wm_pa_i_232
INFO: [Physopt 32-662] Processed net wm_pa_i_173_n_0.  Did not re-place instance wm_pa_i_173
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_86_n_0.  Did not re-place instance disp1/wm_pa_i_86
INFO: [Physopt 32-662] Processed net wm_pa_i_174_n_0.  Did not re-place instance wm_pa_i_174
INFO: [Physopt 32-662] Processed net wm_pa_i_257_n_0.  Did not re-place instance wm_pa_i_257
INFO: [Physopt 32-662] Processed net wm_pa_i_276_n_0.  Did not re-place instance wm_pa_i_276
INFO: [Physopt 32-662] Processed net wm_pa_i_39_n_0.  Did not re-place instance wm_pa_i_39
INFO: [Physopt 32-662] Processed net wm_pa_i_262_n_0.  Did not re-place instance wm_pa_i_262
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_85_n_0.  Did not re-place instance disp1/wm_pa_i_85
INFO: [Physopt 32-662] Processed net wm_pa_i_279_n_0.  Did not re-place instance wm_pa_i_279
INFO: [Physopt 32-662] Processed net wm_pa_i_234_n_0.  Did not re-place instance wm_pa_i_234
INFO: [Physopt 32-662] Processed net wm_pa_i_261_n_0.  Did not re-place instance wm_pa_i_261
INFO: [Physopt 32-662] Processed net wm_pa_i_230_n_0.  Did not re-place instance wm_pa_i_230
INFO: [Physopt 32-662] Processed net wm_pa_i_206_n_0.  Did not re-place instance wm_pa_i_206
INFO: [Physopt 32-662] Processed net wm_pa_i_172_n_0.  Did not re-place instance wm_pa_i_172
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_83_n_0.  Did not re-place instance disp1/wm_pa_i_83
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_84_n_0.  Did not re-place instance disp1/wm_pa_i_84
INFO: [Physopt 32-662] Processed net wm_pa_i_204_n_0.  Did not re-place instance wm_pa_i_204
INFO: [Physopt 32-662] Processed net wm_pa_i_169_n_0.  Did not re-place instance wm_pa_i_169
INFO: [Physopt 32-662] Processed net disp1/px_row[0].  Did not re-place instance disp1/pixel_row_reg[0]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 20a1d3fb1

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0_repN.  Did not re-place instance wm_pa_i_99_replica/O
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN.  Did not re-place instance disp1/pixel_row_reg[6]_replica/Q
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90/O
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126/O
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91/O
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221/O
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89/O
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125/O
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156/O
INFO: [Physopt 32-662] Processed net wm_pa_i_101_n_0.  Did not re-place instance wm_pa_i_101/O
INFO: [Physopt 32-662] Processed net wm_pa_i_58_n_0.  Did not re-place instance wm_pa_i_58/O
INFO: [Physopt 32-662] Processed net disp1/px_row[9]_repN.  Did not re-place instance disp1/pixel_row_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0_repN.  Did not re-place instance wm_pa_i_56_replica/O
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0.  Did not re-place instance wm_pa_i_100/O
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]/Q
INFO: [Physopt 32-662] Processed net disp1/px_row[8]_repN.  Did not re-place instance disp1/pixel_row_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88/O
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245/O
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246/O
INFO: [Physopt 32-662] Processed net wm_pa_i_192_n_0.  Did not re-place instance wm_pa_i_192/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 211c0a37b

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 11 Rewire | Checksum: 211c0a37b

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net wm_pa_i_99_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net disp1/px_row[6]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net wm_addr_b[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/wm_pa_i_157_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_222_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_90_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_126_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_91_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_221_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_89_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_125_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/wm_pa_i_156_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_101_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_58_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_addr_b[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_56_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net wm_pa_i_100_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net disp1/px_row[8]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_88_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_245_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_192_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_220_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.012 | TNS=-61.135 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 1c3ae610f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1c3ae610f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1c3ae610f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 200 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0_repN.  Did not re-place instance wm_pa_i_99_replica
INFO: [Physopt 32-662] Processed net wm_addr_b[11].  Did not re-place instance wm_pa_i_3
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_123_n_0.  Did not re-place instance disp1/wm_pa_i_123
INFO: [Physopt 32-662] Processed net wm_pa_i_226_n_0.  Did not re-place instance wm_pa_i_226
INFO: [Physopt 32-662] Processed net wm_pa_i_242_n_0.  Did not re-place instance wm_pa_i_242
INFO: [Physopt 32-662] Processed net wm_pa_i_294_n_0.  Did not re-place instance wm_pa_i_294
INFO: [Physopt 32-662] Processed net wm_pa_i_94_n_0.  Did not re-place instance wm_pa_i_94
INFO: [Physopt 32-662] Processed net wm_pa_i_214_n_0.  Did not re-place instance wm_pa_i_214
INFO: [Physopt 32-662] Processed net wm_addr_b[12].  Did not re-place instance wm_pa_i_2
INFO: [Physopt 32-662] Processed net wm_pa_i_187_n_0.  Did not re-place instance wm_pa_i_187
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126
INFO: [Physopt 32-662] Processed net wm_pa_i_130_n_0.  Did not re-place instance wm_pa_i_130
INFO: [Physopt 32-662] Processed net wm_pa_i_119_n_0.  Did not re-place instance wm_pa_i_119
INFO: [Physopt 32-662] Processed net wm_pa_i_155_n_0.  Did not re-place instance wm_pa_i_155
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-662] Processed net wm_pa_i_95_n_0.  Did not re-place instance wm_pa_i_95
INFO: [Physopt 32-662] Processed net wm_pa_i_131_n_0.  Did not re-place instance wm_pa_i_131
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221
INFO: [Physopt 32-662] Processed net wm_pa_i_225_n_0.  Did not re-place instance wm_pa_i_225
INFO: [Physopt 32-662] Processed net wm_pa_i_75_n_0.  Did not re-place instance wm_pa_i_75
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_289_n_0.  Did not re-place instance wm_pa_i_289
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89
INFO: [Physopt 32-662] Processed net wm_pa_i_93_n_0.  Did not re-place instance wm_pa_i_93
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125
INFO: [Physopt 32-662] Processed net wm_pa_i_240_n_0.  Did not re-place instance wm_pa_i_240
INFO: [Physopt 32-662] Processed net wm_pa_i_212_n_0.  Did not re-place instance wm_pa_i_212
INFO: [Physopt 32-662] Processed net wm_addr_b[7].  Did not re-place instance wm_pa_i_7
INFO: [Physopt 32-662] Processed net wm_addr_b[9].  Did not re-place instance wm_pa_i_5
INFO: [Physopt 32-662] Processed net wm_addr_b[10].  Did not re-place instance wm_pa_i_4
INFO: [Physopt 32-662] Processed net wm_pa_i_236_n_0.  Did not re-place instance wm_pa_i_236
INFO: [Physopt 32-662] Processed net wm_pa_i_208_n_0.  Did not re-place instance wm_pa_i_208
INFO: [Physopt 32-662] Processed net wm_pa_i_58_n_0.  Did not re-place instance wm_pa_i_58
INFO: [Physopt 32-662] Processed net wm_pa_i_290_n_0.  Did not re-place instance wm_pa_i_290
INFO: [Physopt 32-662] Processed net wm_pa_i_101_n_0.  Did not re-place instance wm_pa_i_101
INFO: [Physopt 32-662] Processed net wm_addr_b[13].  Did not re-place instance wm_pa_i_1
INFO: [Physopt 32-662] Processed net wm_pa_i_296_n_0.  Did not re-place instance wm_pa_i_296
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156
INFO: [Physopt 32-662] Processed net wm_pa_i_282_n_0.  Did not re-place instance wm_pa_i_282
INFO: [Physopt 32-662] Processed net wm_pa_i_129_n_0.  Did not re-place instance wm_pa_i_129
INFO: [Physopt 32-662] Processed net wm_pa_i_241_n_0.  Did not re-place instance wm_pa_i_241
INFO: [Physopt 32-662] Processed net wm_pa_i_213_n_0.  Did not re-place instance wm_pa_i_213
INFO: [Physopt 32-662] Processed net wm_pa_i_186_n_0.  Did not re-place instance wm_pa_i_186
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_122_n_0.  Did not re-place instance disp1/wm_pa_i_122
INFO: [Physopt 32-662] Processed net wm_pa_i_120_n_0.  Did not re-place instance wm_pa_i_120
INFO: [Physopt 32-662] Processed net wm_pa_i_76_n_0.  Did not re-place instance wm_pa_i_76
INFO: [Physopt 32-662] Processed net wm_pa_i_238_n_0.  Did not re-place instance wm_pa_i_238
INFO: [Physopt 32-662] Processed net disp1/px_row[9]_repN.  Did not re-place instance disp1/pixel_row_reg[9]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_163_n_0.  Did not re-place instance wm_pa_i_163
INFO: [Physopt 32-662] Processed net wm_pa_i_210_n_0.  Did not re-place instance wm_pa_i_210
INFO: [Physopt 32-662] Processed net wm_pa_i_183_n_0.  Did not re-place instance wm_pa_i_183
INFO: [Physopt 32-662] Processed net wm_pa_i_237_n_0.  Did not re-place instance wm_pa_i_237
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]
INFO: [Physopt 32-662] Processed net wm_pa_i_209_n_0.  Did not re-place instance wm_pa_i_209
INFO: [Physopt 32-662] Processed net wm_pa_i_182_n_0.  Did not re-place instance wm_pa_i_182
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0_repN.  Did not re-place instance wm_pa_i_56_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_215_n_0.  Did not re-place instance wm_pa_i_215
INFO: [Physopt 32-662] Processed net wm_pa_i_162_n_0.  Did not re-place instance wm_pa_i_162
INFO: [Physopt 32-662] Processed net wm_pa_i_188_n_0.  Did not re-place instance wm_pa_i_188
INFO: [Physopt 32-662] Processed net wm_pa_i_266_n_0.  Did not re-place instance wm_pa_i_266
INFO: [Physopt 32-662] Processed net wm_pa_i_118_n_0.  Did not re-place instance wm_pa_i_118
INFO: [Physopt 32-662] Processed net wm_pa_i_154_n_0.  Did not re-place instance wm_pa_i_154
INFO: [Physopt 32-662] Processed net wm_pa_i_211_n_0.  Did not re-place instance wm_pa_i_211
INFO: [Physopt 32-662] Processed net wm_pa_i_263_n_0.  Did not re-place instance wm_pa_i_263
INFO: [Physopt 32-662] Processed net wm_pa_i_284_n_0.  Did not re-place instance wm_pa_i_284
INFO: [Physopt 32-662] Processed net wm_pa_i_184_n_0.  Did not re-place instance wm_pa_i_184
INFO: [Physopt 32-662] Processed net wm_pa_i_74_n_0.  Did not re-place instance wm_pa_i_74
INFO: [Physopt 32-662] Processed net wm_pa_i_185_n_0.  Did not re-place instance wm_pa_i_185
INFO: [Physopt 32-662] Processed net wm_pa_i_160_n_0.  Did not re-place instance wm_pa_i_160
INFO: [Physopt 32-662] Processed net wm_pa_i_159_n_0.  Did not re-place instance wm_pa_i_159
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0_repN.  Did not re-place instance wm_pa_i_100_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_117_n_0.  Did not re-place instance wm_pa_i_117
INFO: [Physopt 32-662] Processed net wm_pa_i_153_n_0.  Did not re-place instance wm_pa_i_153
INFO: [Physopt 32-662] Processed net disp1/px_row[8]_repN.  Did not re-place instance disp1/pixel_row_reg[8]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_73_n_0.  Did not re-place instance wm_pa_i_73
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88
INFO: [Physopt 32-662] Processed net wm_pa_i_92_n_0.  Did not re-place instance wm_pa_i_92
INFO: [Physopt 32-662] Processed net wm_pa_i_288_n_0.  Did not re-place instance wm_pa_i_288
INFO: [Physopt 32-662] Processed net wm_pa_i_181_n_0.  Did not re-place instance wm_pa_i_181
INFO: [Physopt 32-662] Processed net wm_pa_i_295_n_0.  Did not re-place instance wm_pa_i_295
INFO: [Physopt 32-662] Processed net wm_pa_i_161_n_0.  Did not re-place instance wm_pa_i_161
INFO: [Physopt 32-662] Processed net wm_pa_i_158_n_0.  Did not re-place instance wm_pa_i_158
INFO: [Physopt 32-662] Processed net wm_pa_i_243_n_0.  Did not re-place instance wm_pa_i_243
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245
INFO: [Physopt 32-662] Processed net wm_pa_i_132_n_0.  Did not re-place instance wm_pa_i_132
INFO: [Physopt 32-662] Processed net wm_pa_i_239_n_0.  Did not re-place instance wm_pa_i_239
INFO: [Physopt 32-662] Processed net wm_pa_i_164_n_0.  Did not re-place instance wm_pa_i_164
INFO: [Physopt 32-662] Processed net wm_pa_i_268_n_0.  Did not re-place instance wm_pa_i_268
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246
INFO: [Physopt 32-662] Processed net wm_pa_i_128_n_0.  Did not re-place instance wm_pa_i_128
INFO: [Physopt 32-662] Processed net wm_pa_i_297_n_0.  Did not re-place instance wm_pa_i_297
INFO: [Physopt 32-662] Processed net wm_pa_i_249_n_0.  Did not re-place instance wm_pa_i_249
INFO: [Physopt 32-662] Processed net wm_pa_i_192_n_0.  Did not re-place instance wm_pa_i_192
INFO: [Physopt 32-662] Processed net wm_pa_i_196_n_0.  Did not re-place instance wm_pa_i_196
INFO: [Physopt 32-662] Processed net wm_pa_i_233_n_0.  Did not re-place instance wm_pa_i_233
INFO: [Physopt 32-662] Processed net wm_pa_i_283_n_0.  Did not re-place instance wm_pa_i_283
INFO: [Physopt 32-662] Processed net wm_pa_i_151_n_0.  Did not re-place instance wm_pa_i_151
INFO: [Physopt 32-662] Processed net wm_pa_i_267_n_0.  Did not re-place instance wm_pa_i_267
INFO: [Physopt 32-662] Processed net wm_pa_i_220_n_0.  Did not re-place instance wm_pa_i_220
INFO: [Physopt 32-662] Processed net wm_pa_i_224_n_0.  Did not re-place instance wm_pa_i_224
INFO: [Physopt 32-662] Processed net wm_pa_i_252_n_0.  Did not re-place instance wm_pa_i_252
INFO: [Physopt 32-662] Processed net wm_pa_i_152_n_0.  Did not re-place instance wm_pa_i_152
INFO: [Physopt 32-662] Processed net disp1/px_row[7]_repN.  Did not re-place instance disp1/pixel_row_reg[7]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_293_n_0.  Did not re-place instance wm_pa_i_293
INFO: [Physopt 32-662] Processed net wm_pa_i_248_n_0.  Did not re-place instance wm_pa_i_248
INFO: [Physopt 32-662] Processed net wm_pa_i_250_n_0.  Did not re-place instance wm_pa_i_250
INFO: [Physopt 32-662] Processed net wm_pa_i_127_n_0.  Did not re-place instance wm_pa_i_127
INFO: [Physopt 32-662] Processed net wm_pa_i_148_n_0.  Did not re-place instance wm_pa_i_148
INFO: [Physopt 32-662] Processed net wm_pa_i_147_n_0.  Did not re-place instance wm_pa_i_147
INFO: [Physopt 32-662] Processed net wm_pa_i_70_n_0.  Did not re-place instance wm_pa_i_70
INFO: [Physopt 32-662] Processed net disp1/px_row[5]_repN.  Did not re-place instance disp1/pixel_row_reg[5]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_114_n_0.  Did not re-place instance wm_pa_i_114
INFO: [Physopt 32-662] Processed net wm_pa_i_219_n_0.  Did not re-place instance wm_pa_i_219
INFO: [Physopt 32-662] Processed net wm_pa_i_223_n_0.  Did not re-place instance wm_pa_i_223
INFO: [Physopt 32-662] Processed net wm_pa_i_71_n_0.  Did not re-place instance wm_pa_i_71
INFO: [Physopt 32-662] Processed net wm_pa_i_264_n_0.  Did not re-place instance wm_pa_i_264
INFO: [Physopt 32-662] Processed net wm_pa_i_112_n_0.  Did not re-place instance wm_pa_i_112
INFO: [Physopt 32-662] Processed net wm_pa_i_113_n_0.  Did not re-place instance wm_pa_i_113
INFO: [Physopt 32-662] Processed net wm_pa_i_115_n_0.  Did not re-place instance wm_pa_i_115
INFO: [Physopt 32-662] Processed net wm_pa_i_287_n_0.  Did not re-place instance wm_pa_i_287
INFO: [Physopt 32-662] Processed net disp1/px_row[4].  Did not re-place instance disp1/pixel_row_reg[4]
INFO: [Physopt 32-662] Processed net wm_pa_i_149_n_0.  Did not re-place instance wm_pa_i_149
INFO: [Physopt 32-662] Processed net wm_pa_i_150_n_0.  Did not re-place instance wm_pa_i_150
INFO: [Physopt 32-662] Processed net wm_pa_i_260_n_0.  Did not re-place instance wm_pa_i_260
INFO: [Physopt 32-662] Processed net wm_pa_i_67_n_0.  Did not re-place instance wm_pa_i_67
INFO: [Physopt 32-662] Processed net wm_pa_i_193_n_0.  Did not re-place instance wm_pa_i_193
INFO: [Physopt 32-662] Processed net wm_pa_i_197_n_0.  Did not re-place instance wm_pa_i_197
INFO: [Physopt 32-662] Processed net wm_pa_i_108_n_0.  Did not re-place instance wm_pa_i_108
INFO: [Physopt 32-662] Processed net wm_pa_i_66_n_0.  Did not re-place instance wm_pa_i_66
INFO: [Physopt 32-662] Processed net wm_pa_i_191_n_0.  Did not re-place instance wm_pa_i_191
INFO: [Physopt 32-662] Processed net wm_pa_i_195_n_0.  Did not re-place instance wm_pa_i_195
INFO: [Physopt 32-662] Processed net disp1/px_row[2]_repN.  Did not re-place instance disp1/pixel_row_reg[2]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_251_n_0.  Did not re-place instance wm_pa_i_251
INFO: [Physopt 32-662] Processed net wm_pa_i_265_n_0.  Did not re-place instance wm_pa_i_265
INFO: [Physopt 32-662] Processed net wm_pa_i_109_n_0.  Did not re-place instance wm_pa_i_109
INFO: [Physopt 32-662] Processed net wm_pa_i_111_n_0.  Did not re-place instance wm_pa_i_111
INFO: [Physopt 32-662] Processed net wm_pa_i_145_n_0.  Did not re-place instance wm_pa_i_145
INFO: [Physopt 32-662] Processed net wm_pa_i_285_n_0.  Did not re-place instance wm_pa_i_285
INFO: [Physopt 32-662] Processed net wm_pa_i_110_n_0.  Did not re-place instance wm_pa_i_110
INFO: [Physopt 32-662] Processed net wm_pa_i_258_n_0.  Did not re-place instance wm_pa_i_258
INFO: [Physopt 32-662] Processed net wm_pa_i_146_n_0.  Did not re-place instance wm_pa_i_146
INFO: [Physopt 32-662] Processed net wm_pa_i_40_n_0.  Did not re-place instance wm_pa_i_40
INFO: [Physopt 32-662] Processed net wm_pa_i_216_n_0.  Did not re-place instance wm_pa_i_216
INFO: [Physopt 32-662] Processed net wm_pa_i_259_n_0.  Did not re-place instance wm_pa_i_259
INFO: [Physopt 32-662] Processed net disp1/px_row[3].  Did not re-place instance disp1/pixel_row_reg[3]
INFO: [Physopt 32-662] Processed net wm_pa_i_68_n_0.  Did not re-place instance wm_pa_i_68
INFO: [Physopt 32-662] Processed net wm_pa_i_69_n_0.  Did not re-place instance wm_pa_i_69
INFO: [Physopt 32-662] Processed net wm_pa_i_281_n_0.  Did not re-place instance wm_pa_i_281
INFO: [Physopt 32-662] Processed net wm_pa_i_35_n_0.  Did not re-place instance wm_pa_i_35
INFO: [Physopt 32-662] Processed net wm_pa_i_64_n_0.  Did not re-place instance wm_pa_i_64
INFO: [Physopt 32-662] Processed net wm_pa_i_273_n_0.  Did not re-place instance wm_pa_i_273
INFO: [Physopt 32-662] Processed net disp1/px_row[1].  Did not re-place instance disp1/pixel_row_reg[1]
INFO: [Physopt 32-662] Processed net wm_pa_i_270_n_0.  Did not re-place instance wm_pa_i_270
INFO: [Physopt 32-662] Processed net wm_pa_i_65_n_0.  Did not re-place instance wm_pa_i_65
INFO: [Physopt 32-662] Processed net wm_pa_i_274_n_0.  Did not re-place instance wm_pa_i_274
INFO: [Physopt 32-662] Processed net wm_pa_i_36_n_0.  Did not re-place instance wm_pa_i_36
INFO: [Physopt 32-662] Processed net wm_pa_i_33_n_0.  Did not re-place instance wm_pa_i_33
INFO: [Physopt 32-662] Processed net wm_pa_i_269_n_0.  Did not re-place instance wm_pa_i_269
INFO: [Physopt 32-662] Processed net wm_pa_i_275_n_0.  Did not re-place instance wm_pa_i_275
INFO: [Physopt 32-662] Processed net wm_pa_i_32_n_0.  Did not re-place instance wm_pa_i_32
INFO: [Physopt 32-662] Processed net wm_pa_i_217_n_0.  Did not re-place instance wm_pa_i_217
INFO: [Physopt 32-662] Processed net wm_pa_i_34_n_0.  Did not re-place instance wm_pa_i_34
INFO: [Physopt 32-662] Processed net wm_pa_i_194_n_0.  Did not re-place instance wm_pa_i_194
INFO: [Physopt 32-662] Processed net wm_pa_i_231_n_0.  Did not re-place instance wm_pa_i_231
INFO: [Physopt 32-662] Processed net wm_pa_i_31_n_0.  Did not re-place instance wm_pa_i_31
INFO: [Physopt 32-662] Processed net wm_pa_i_232_n_0.  Did not re-place instance wm_pa_i_232
INFO: [Physopt 32-662] Processed net wm_pa_i_292_n_0.  Did not re-place instance wm_pa_i_292
INFO: [Physopt 32-662] Processed net wm_pa_i_271_n_0.  Did not re-place instance wm_pa_i_271
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_121_n_0.  Did not re-place instance disp1/wm_pa_i_121
INFO: [Physopt 32-662] Processed net wm_pa_i_291_n_0.  Did not re-place instance wm_pa_i_291
INFO: [Physopt 32-662] Processed net wm_pa_i_272_n_0.  Did not re-place instance wm_pa_i_272
INFO: [Physopt 32-662] Processed net wm_pa_i_247_n_0.  Did not re-place instance wm_pa_i_247
INFO: [Physopt 32-662] Processed net wm_pa_i_171_n_0.  Did not re-place instance wm_pa_i_171
INFO: [Physopt 32-662] Processed net wm_pa_i_205_n_0.  Did not re-place instance wm_pa_i_205
INFO: [Physopt 32-662] Processed net wm_pa_i_280_n_0.  Did not re-place instance wm_pa_i_280
INFO: [Physopt 32-662] Processed net wm_pa_i_173_n_0.  Did not re-place instance wm_pa_i_173
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_86_n_0.  Did not re-place instance disp1/wm_pa_i_86
INFO: [Physopt 32-662] Processed net wm_pa_i_174_n_0.  Did not re-place instance wm_pa_i_174
INFO: [Physopt 32-662] Processed net wm_pa_i_257_n_0.  Did not re-place instance wm_pa_i_257
INFO: [Physopt 32-662] Processed net wm_pa_i_276_n_0.  Did not re-place instance wm_pa_i_276
INFO: [Physopt 32-662] Processed net wm_pa_i_39_n_0.  Did not re-place instance wm_pa_i_39
INFO: [Physopt 32-662] Processed net wm_pa_i_262_n_0.  Did not re-place instance wm_pa_i_262
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_85_n_0.  Did not re-place instance disp1/wm_pa_i_85
INFO: [Physopt 32-662] Processed net wm_pa_i_279_n_0.  Did not re-place instance wm_pa_i_279
INFO: [Physopt 32-662] Processed net wm_pa_i_234_n_0.  Did not re-place instance wm_pa_i_234
INFO: [Physopt 32-662] Processed net wm_pa_i_261_n_0.  Did not re-place instance wm_pa_i_261
INFO: [Physopt 32-662] Processed net wm_pa_i_230_n_0.  Did not re-place instance wm_pa_i_230
INFO: [Physopt 32-662] Processed net wm_pa_i_206_n_0.  Did not re-place instance wm_pa_i_206
INFO: [Physopt 32-662] Processed net wm_pa_i_172_n_0.  Did not re-place instance wm_pa_i_172
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_83_n_0.  Did not re-place instance disp1/wm_pa_i_83
INFO: [Physopt 32-663] Processed net disp1/px_row[6]_repN.  Re-placed instance disp1/pixel_row_reg[6]_replica
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_84_n_0.  Did not re-place instance disp1/wm_pa_i_84
INFO: [Physopt 32-662] Processed net wm_pa_i_204_n_0.  Did not re-place instance wm_pa_i_204
INFO: [Physopt 32-662] Processed net wm_pa_i_169_n_0.  Did not re-place instance wm_pa_i_169
INFO: [Physopt 32-662] Processed net disp1/px_row[0].  Did not re-place instance disp1/pixel_row_reg[0]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.012 | TNS=-61.135 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 22b75398c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0_repN.  Did not re-place instance wm_pa_i_99_replica/O
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1/Q
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90/O
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126/O
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91/O
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221/O
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89/O
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125/O
INFO: [Physopt 32-662] Processed net wm_pa_i_58_n_0.  Did not re-place instance wm_pa_i_58/O
INFO: [Physopt 32-662] Processed net wm_pa_i_101_n_0.  Did not re-place instance wm_pa_i_101/O
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156/O
INFO: [Physopt 32-662] Processed net disp1/px_row[9]_repN.  Did not re-place instance disp1/pixel_row_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0_repN.  Did not re-place instance wm_pa_i_56_replica/O
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0_repN.  Did not re-place instance wm_pa_i_100_replica/O
INFO: [Physopt 32-662] Processed net disp1/px_row[8]_repN.  Did not re-place instance disp1/pixel_row_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88/O
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245/O
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246/O
INFO: [Physopt 32-662] Processed net wm_pa_i_192_n_0.  Did not re-place instance wm_pa_i_192/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 2304726ca

Time (s): cpu = 00:01:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 17 Rewire | Checksum: 2304726ca

Time (s): cpu = 00:01:35 ; elapsed = 00:00:58 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 20 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net wm_pa_i_99_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_222_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_90_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_91_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_221_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_89_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_58_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_100_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_246_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[7]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net wm_pa_i_219_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net wm_pa_i_193_n_0. Net driver wm_pa_i_193 was replaced.
INFO: [Physopt 32-572] Net wm_pa_i_191_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net disp1/px_row[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.012 | TNS=-61.135 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/mem_1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/mem_1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr2/ldc/memdat_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 12 nets.  Swapped 242 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 242 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.961 | TNS=-60.064 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 208ffa574

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 200 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_addr_b[11].  Did not re-place instance wm_pa_i_3
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_123_n_0.  Did not re-place instance disp1/wm_pa_i_123
INFO: [Physopt 32-662] Processed net wm_pa_i_226_n_0.  Did not re-place instance wm_pa_i_226
INFO: [Physopt 32-662] Processed net wm_pa_i_242_n_0.  Did not re-place instance wm_pa_i_242
INFO: [Physopt 32-662] Processed net wm_pa_i_289_n_0.  Did not re-place instance wm_pa_i_289
INFO: [Physopt 32-662] Processed net wm_pa_i_94_n_0.  Did not re-place instance wm_pa_i_94
INFO: [Physopt 32-662] Processed net wm_pa_i_214_n_0.  Did not re-place instance wm_pa_i_214
INFO: [Physopt 32-662] Processed net wm_addr_b[12].  Did not re-place instance wm_pa_i_2
INFO: [Physopt 32-662] Processed net wm_pa_i_187_n_0.  Did not re-place instance wm_pa_i_187
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126
INFO: [Physopt 32-662] Processed net wm_pa_i_130_n_0.  Did not re-place instance wm_pa_i_130
INFO: [Physopt 32-662] Processed net wm_pa_i_119_n_0.  Did not re-place instance wm_pa_i_119
INFO: [Physopt 32-662] Processed net wm_pa_i_155_n_0.  Did not re-place instance wm_pa_i_155
INFO: [Physopt 32-662] Processed net wm_pa_i_58_n_0.  Did not re-place instance wm_pa_i_58
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-662] Processed net wm_pa_i_290_n_0.  Did not re-place instance wm_pa_i_290
INFO: [Physopt 32-662] Processed net wm_pa_i_95_n_0.  Did not re-place instance wm_pa_i_95
INFO: [Physopt 32-662] Processed net wm_pa_i_101_n_0.  Did not re-place instance wm_pa_i_101
INFO: [Physopt 32-662] Processed net wm_pa_i_296_n_0.  Did not re-place instance wm_pa_i_296
INFO: [Physopt 32-662] Processed net wm_pa_i_188_n_0.  Did not re-place instance wm_pa_i_188
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0_repN.  Did not re-place instance wm_pa_i_99_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221
INFO: [Physopt 32-662] Processed net wm_pa_i_225_n_0.  Did not re-place instance wm_pa_i_225
INFO: [Physopt 32-662] Processed net wm_pa_i_294_n_0.  Did not re-place instance wm_pa_i_294
INFO: [Physopt 32-662] Processed net wm_pa_i_75_n_0.  Did not re-place instance wm_pa_i_75
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89
INFO: [Physopt 32-662] Processed net wm_pa_i_93_n_0.  Did not re-place instance wm_pa_i_93
INFO: [Physopt 32-662] Processed net wm_pa_i_241_n_0.  Did not re-place instance wm_pa_i_241
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125
INFO: [Physopt 32-662] Processed net wm_addr_b[7].  Did not re-place instance wm_pa_i_7
INFO: [Physopt 32-662] Processed net wm_addr_b[9].  Did not re-place instance wm_pa_i_5
INFO: [Physopt 32-662] Processed net wm_addr_b[10].  Did not re-place instance wm_pa_i_4
INFO: [Physopt 32-662] Processed net wm_addr_b[13].  Did not re-place instance wm_pa_i_1
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0_repN.  Did not re-place instance wm_pa_i_56_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_129_n_0.  Did not re-place instance wm_pa_i_129
INFO: [Physopt 32-662] Processed net wm_pa_i_240_n_0.  Did not re-place instance wm_pa_i_240
INFO: [Physopt 32-662] Processed net wm_pa_i_212_n_0.  Did not re-place instance wm_pa_i_212
INFO: [Physopt 32-662] Processed net wm_pa_i_120_n_0.  Did not re-place instance wm_pa_i_120
INFO: [Physopt 32-662] Processed net wm_pa_i_76_n_0.  Did not re-place instance wm_pa_i_76
INFO: [Physopt 32-662] Processed net wm_pa_i_284_n_0.  Did not re-place instance wm_pa_i_284
INFO: [Physopt 32-662] Processed net wm_pa_i_238_n_0.  Did not re-place instance wm_pa_i_238
INFO: [Physopt 32-662] Processed net disp1/px_row[9]_repN.  Did not re-place instance disp1/pixel_row_reg[9]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_131_n_0.  Did not re-place instance wm_pa_i_131
INFO: [Physopt 32-662] Processed net wm_pa_i_163_n_0.  Did not re-place instance wm_pa_i_163
INFO: [Physopt 32-662] Processed net wm_pa_i_210_n_0.  Did not re-place instance wm_pa_i_210
INFO: [Physopt 32-662] Processed net wm_pa_i_282_n_0.  Did not re-place instance wm_pa_i_282
INFO: [Physopt 32-662] Processed net wm_pa_i_183_n_0.  Did not re-place instance wm_pa_i_183
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0_repN.  Did not re-place instance wm_pa_i_100_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_186_n_0.  Did not re-place instance wm_pa_i_186
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]
INFO: [Physopt 32-662] Processed net wm_pa_i_213_n_0.  Did not re-place instance wm_pa_i_213
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_122_n_0.  Did not re-place instance disp1/wm_pa_i_122
INFO: [Physopt 32-662] Processed net wm_pa_i_215_n_0.  Did not re-place instance wm_pa_i_215
INFO: [Physopt 32-662] Processed net wm_pa_i_288_n_0.  Did not re-place instance wm_pa_i_288
INFO: [Physopt 32-662] Processed net wm_pa_i_118_n_0.  Did not re-place instance wm_pa_i_118
INFO: [Physopt 32-662] Processed net wm_pa_i_154_n_0.  Did not re-place instance wm_pa_i_154
INFO: [Physopt 32-662] Processed net wm_pa_i_211_n_0.  Did not re-place instance wm_pa_i_211
INFO: [Physopt 32-662] Processed net wm_pa_i_74_n_0.  Did not re-place instance wm_pa_i_74
INFO: [Physopt 32-662] Processed net wm_pa_i_185_n_0.  Did not re-place instance wm_pa_i_185
INFO: [Physopt 32-662] Processed net wm_pa_i_127_n_0.  Did not re-place instance wm_pa_i_127
INFO: [Physopt 32-662] Processed net wm_pa_i_160_n_0.  Did not re-place instance wm_pa_i_160
INFO: [Physopt 32-662] Processed net wm_pa_i_295_n_0.  Did not re-place instance wm_pa_i_295
INFO: [Physopt 32-662] Processed net wm_pa_i_117_n_0.  Did not re-place instance wm_pa_i_117
INFO: [Physopt 32-662] Processed net wm_pa_i_153_n_0.  Did not re-place instance wm_pa_i_153
INFO: [Physopt 32-662] Processed net disp1/px_row[8]_repN.  Did not re-place instance disp1/pixel_row_reg[8]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_237_n_0.  Did not re-place instance wm_pa_i_237
INFO: [Physopt 32-662] Processed net wm_pa_i_73_n_0.  Did not re-place instance wm_pa_i_73
INFO: [Physopt 32-662] Processed net wm_pa_i_209_n_0.  Did not re-place instance wm_pa_i_209
INFO: [Physopt 32-662] Processed net wm_pa_i_182_n_0.  Did not re-place instance wm_pa_i_182
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88
INFO: [Physopt 32-662] Processed net wm_pa_i_92_n_0.  Did not re-place instance wm_pa_i_92
INFO: [Physopt 32-662] Processed net wm_pa_i_181_n_0.  Did not re-place instance wm_pa_i_181
INFO: [Physopt 32-662] Processed net wm_pa_i_266_n_0.  Did not re-place instance wm_pa_i_266
INFO: [Physopt 32-662] Processed net wm_pa_i_161_n_0.  Did not re-place instance wm_pa_i_161
INFO: [Physopt 32-662] Processed net wm_pa_i_158_n_0.  Did not re-place instance wm_pa_i_158
INFO: [Physopt 32-662] Processed net wm_pa_i_162_n_0.  Did not re-place instance wm_pa_i_162
INFO: [Physopt 32-662] Processed net wm_pa_i_297_n_0.  Did not re-place instance wm_pa_i_297
INFO: [Physopt 32-662] Processed net wm_pa_i_236_n_0.  Did not re-place instance wm_pa_i_236
INFO: [Physopt 32-662] Processed net wm_pa_i_283_n_0.  Did not re-place instance wm_pa_i_283
INFO: [Physopt 32-662] Processed net wm_pa_i_208_n_0.  Did not re-place instance wm_pa_i_208
INFO: [Physopt 32-662] Processed net wm_pa_i_243_n_0.  Did not re-place instance wm_pa_i_243
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245
INFO: [Physopt 32-662] Processed net wm_pa_i_132_n_0.  Did not re-place instance wm_pa_i_132
INFO: [Physopt 32-662] Processed net wm_pa_i_239_n_0.  Did not re-place instance wm_pa_i_239
INFO: [Physopt 32-662] Processed net wm_pa_i_164_n_0.  Did not re-place instance wm_pa_i_164
INFO: [Physopt 32-662] Processed net wm_pa_i_268_n_0.  Did not re-place instance wm_pa_i_268
INFO: [Physopt 32-662] Processed net wm_pa_i_128_n_0.  Did not re-place instance wm_pa_i_128
INFO: [Physopt 32-662] Processed net wm_pa_i_249_n_0.  Did not re-place instance wm_pa_i_249
INFO: [Physopt 32-662] Processed net wm_pa_i_293_n_0.  Did not re-place instance wm_pa_i_293
INFO: [Physopt 32-662] Processed net wm_pa_i_151_n_0.  Did not re-place instance wm_pa_i_151
INFO: [Physopt 32-662] Processed net wm_pa_i_267_n_0.  Did not re-place instance wm_pa_i_267
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246
INFO: [Physopt 32-662] Processed net wm_pa_i_152_n_0.  Did not re-place instance wm_pa_i_152
INFO: [Physopt 32-662] Processed net disp1/px_row[7]_repN.  Did not re-place instance disp1/pixel_row_reg[7]_replica
INFO: [Physopt 32-663] Processed net wm_pa_i_220_n_0.  Re-placed instance wm_pa_i_220
INFO: [Physopt 32-662] Processed net wm_pa_i_224_n_0.  Did not re-place instance wm_pa_i_224
INFO: [Physopt 32-662] Processed net wm_pa_i_263_n_0.  Did not re-place instance wm_pa_i_263
INFO: [Physopt 32-662] Processed net wm_pa_i_184_n_0.  Did not re-place instance wm_pa_i_184
INFO: [Physopt 32-662] Processed net wm_pa_i_252_n_0.  Did not re-place instance wm_pa_i_252
INFO: [Physopt 32-662] Processed net wm_pa_i_148_n_0.  Did not re-place instance wm_pa_i_148
INFO: [Physopt 32-662] Processed net wm_pa_i_147_n_0.  Did not re-place instance wm_pa_i_147
INFO: [Physopt 32-662] Processed net wm_pa_i_248_n_0.  Did not re-place instance wm_pa_i_248
INFO: [Physopt 32-662] Processed net wm_pa_i_250_n_0.  Did not re-place instance wm_pa_i_250
INFO: [Physopt 32-662] Processed net wm_pa_i_70_n_0.  Did not re-place instance wm_pa_i_70
INFO: [Physopt 32-662] Processed net wm_pa_i_287_n_0.  Did not re-place instance wm_pa_i_287
INFO: [Physopt 32-662] Processed net disp1/px_row[5]_repN.  Did not re-place instance disp1/pixel_row_reg[5]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_260_n_0.  Did not re-place instance wm_pa_i_260
INFO: [Physopt 32-662] Processed net wm_pa_i_192_n_0.  Did not re-place instance wm_pa_i_192
INFO: [Physopt 32-662] Processed net wm_pa_i_196_n_0.  Did not re-place instance wm_pa_i_196
INFO: [Physopt 32-662] Processed net wm_pa_i_114_n_0.  Did not re-place instance wm_pa_i_114
INFO: [Physopt 32-662] Processed net wm_pa_i_71_n_0.  Did not re-place instance wm_pa_i_71
INFO: [Physopt 32-662] Processed net wm_pa_i_191_n_0.  Did not re-place instance wm_pa_i_191
INFO: [Physopt 32-662] Processed net wm_pa_i_195_n_0.  Did not re-place instance wm_pa_i_195
INFO: [Physopt 32-662] Processed net wm_pa_i_233_n_0.  Did not re-place instance wm_pa_i_233
INFO: [Physopt 32-662] Processed net wm_pa_i_258_n_0.  Did not re-place instance wm_pa_i_258
INFO: [Physopt 32-662] Processed net wm_pa_i_264_n_0.  Did not re-place instance wm_pa_i_264
INFO: [Physopt 32-662] Processed net wm_pa_i_112_n_0.  Did not re-place instance wm_pa_i_112
INFO: [Physopt 32-662] Processed net wm_pa_i_113_n_0.  Did not re-place instance wm_pa_i_113
INFO: [Physopt 32-662] Processed net wm_pa_i_115_n_0.  Did not re-place instance wm_pa_i_115
INFO: [Physopt 32-662] Processed net wm_pa_i_259_n_0.  Did not re-place instance wm_pa_i_259
INFO: [Physopt 32-662] Processed net wm_pa_i_285_n_0.  Did not re-place instance wm_pa_i_285
INFO: [Physopt 32-662] Processed net wm_pa_i_219_n_0.  Did not re-place instance wm_pa_i_219
INFO: [Physopt 32-662] Processed net wm_pa_i_223_n_0.  Did not re-place instance wm_pa_i_223
INFO: [Physopt 32-662] Processed net disp1/px_row[4].  Did not re-place instance disp1/pixel_row_reg[4]
INFO: [Physopt 32-662] Processed net wm_pa_i_149_n_0.  Did not re-place instance wm_pa_i_149
INFO: [Physopt 32-662] Processed net wm_pa_i_150_n_0.  Did not re-place instance wm_pa_i_150
INFO: [Physopt 32-662] Processed net wm_pa_i_67_n_0.  Did not re-place instance wm_pa_i_67
INFO: [Physopt 32-662] Processed net wm_pa_i_108_n_0.  Did not re-place instance wm_pa_i_108
INFO: [Physopt 32-662] Processed net wm_pa_i_40_n_0.  Did not re-place instance wm_pa_i_40
INFO: [Physopt 32-662] Processed net wm_pa_i_216_n_0.  Did not re-place instance wm_pa_i_216
INFO: [Physopt 32-662] Processed net wm_pa_i_66_n_0.  Did not re-place instance wm_pa_i_66
INFO: [Physopt 32-662] Processed net disp1/px_row[2]_repN.  Did not re-place instance disp1/pixel_row_reg[2]_replica
INFO: [Physopt 32-662] Processed net wm_pa_i_265_n_0.  Did not re-place instance wm_pa_i_265
INFO: [Physopt 32-662] Processed net wm_pa_i_109_n_0.  Did not re-place instance wm_pa_i_109
INFO: [Physopt 32-662] Processed net wm_pa_i_111_n_0.  Did not re-place instance wm_pa_i_111
INFO: [Physopt 32-662] Processed net wm_pa_i_145_n_0.  Did not re-place instance wm_pa_i_145
INFO: [Physopt 32-662] Processed net wm_pa_i_159_n_0.  Did not re-place instance wm_pa_i_159
INFO: [Physopt 32-662] Processed net wm_pa_i_110_n_0.  Did not re-place instance wm_pa_i_110
INFO: [Physopt 32-662] Processed net wm_pa_i_193_n_0.  Did not re-place instance wm_pa_i_193
INFO: [Physopt 32-662] Processed net wm_pa_i_197_n_0.  Did not re-place instance wm_pa_i_197
INFO: [Physopt 32-662] Processed net wm_pa_i_281_n_0.  Did not re-place instance wm_pa_i_281
INFO: [Physopt 32-662] Processed net wm_pa_i_146_n_0.  Did not re-place instance wm_pa_i_146
INFO: [Physopt 32-662] Processed net wm_pa_i_251_n_0.  Did not re-place instance wm_pa_i_251
INFO: [Physopt 32-662] Processed net disp1/px_row[3].  Did not re-place instance disp1/pixel_row_reg[3]
INFO: [Physopt 32-662] Processed net wm_pa_i_68_n_0.  Did not re-place instance wm_pa_i_68
INFO: [Physopt 32-662] Processed net wm_pa_i_69_n_0.  Did not re-place instance wm_pa_i_69
INFO: [Physopt 32-662] Processed net wm_pa_i_35_n_0.  Did not re-place instance wm_pa_i_35
INFO: [Physopt 32-662] Processed net wm_pa_i_64_n_0.  Did not re-place instance wm_pa_i_64
INFO: [Physopt 32-662] Processed net disp1/px_row[1].  Did not re-place instance disp1/pixel_row_reg[1]
INFO: [Physopt 32-662] Processed net wm_pa_i_65_n_0.  Did not re-place instance wm_pa_i_65
INFO: [Physopt 32-662] Processed net wm_pa_i_275_n_0.  Did not re-place instance wm_pa_i_275
INFO: [Physopt 32-662] Processed net wm_pa_i_36_n_0.  Did not re-place instance wm_pa_i_36
INFO: [Physopt 32-662] Processed net wm_pa_i_273_n_0.  Did not re-place instance wm_pa_i_273
INFO: [Physopt 32-662] Processed net wm_pa_i_217_n_0.  Did not re-place instance wm_pa_i_217
INFO: [Physopt 32-663] Processed net wm_pa_i_274_n_0.  Re-placed instance wm_pa_i_274
INFO: [Physopt 32-662] Processed net wm_pa_i_194_n_0.  Did not re-place instance wm_pa_i_194
INFO: [Physopt 32-662] Processed net wm_pa_i_270_n_0.  Did not re-place instance wm_pa_i_270
INFO: [Physopt 32-662] Processed net wm_pa_i_33_n_0.  Did not re-place instance wm_pa_i_33
INFO: [Physopt 32-662] Processed net wm_pa_i_269_n_0.  Did not re-place instance wm_pa_i_269
INFO: [Physopt 32-662] Processed net wm_pa_i_32_n_0.  Did not re-place instance wm_pa_i_32
INFO: [Physopt 32-662] Processed net wm_pa_i_292_n_0.  Did not re-place instance wm_pa_i_292
INFO: [Physopt 32-662] Processed net wm_pa_i_271_n_0.  Did not re-place instance wm_pa_i_271
INFO: [Physopt 32-662] Processed net wm_pa_i_34_n_0.  Did not re-place instance wm_pa_i_34
INFO: [Physopt 32-662] Processed net wm_pa_i_31_n_0.  Did not re-place instance wm_pa_i_31
INFO: [Physopt 32-662] Processed net wm_pa_i_291_n_0.  Did not re-place instance wm_pa_i_291
INFO: [Physopt 32-662] Processed net wm_pa_i_272_n_0.  Did not re-place instance wm_pa_i_272
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_121_n_0.  Did not re-place instance disp1/wm_pa_i_121
INFO: [Physopt 32-662] Processed net wm_pa_i_231_n_0.  Did not re-place instance wm_pa_i_231
INFO: [Physopt 32-662] Processed net wm_pa_i_171_n_0.  Did not re-place instance wm_pa_i_171
INFO: [Physopt 32-662] Processed net wm_pa_i_205_n_0.  Did not re-place instance wm_pa_i_205
INFO: [Physopt 32-662] Processed net wm_pa_i_280_n_0.  Did not re-place instance wm_pa_i_280
INFO: [Physopt 32-662] Processed net wm_pa_i_232_n_0.  Did not re-place instance wm_pa_i_232
INFO: [Physopt 32-662] Processed net wm_pa_i_173_n_0.  Did not re-place instance wm_pa_i_173
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_86_n_0.  Did not re-place instance disp1/wm_pa_i_86
INFO: [Physopt 32-662] Processed net wm_pa_i_257_n_0.  Did not re-place instance wm_pa_i_257
INFO: [Physopt 32-662] Processed net wm_pa_i_247_n_0.  Did not re-place instance wm_pa_i_247
INFO: [Physopt 32-662] Processed net wm_pa_i_174_n_0.  Did not re-place instance wm_pa_i_174
INFO: [Physopt 32-662] Processed net wm_pa_i_276_n_0.  Did not re-place instance wm_pa_i_276
INFO: [Physopt 32-662] Processed net wm_pa_i_262_n_0.  Did not re-place instance wm_pa_i_262
INFO: [Physopt 32-662] Processed net wm_pa_i_39_n_0.  Did not re-place instance wm_pa_i_39
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_85_n_0.  Did not re-place instance disp1/wm_pa_i_85
INFO: [Physopt 32-662] Processed net wm_pa_i_279_n_0.  Did not re-place instance wm_pa_i_279
INFO: [Physopt 32-662] Processed net wm_pa_i_261_n_0.  Did not re-place instance wm_pa_i_261
INFO: [Physopt 32-662] Processed net wm_pa_i_206_n_0.  Did not re-place instance wm_pa_i_206
INFO: [Physopt 32-662] Processed net wm_pa_i_172_n_0.  Did not re-place instance wm_pa_i_172
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_83_n_0.  Did not re-place instance disp1/wm_pa_i_83
INFO: [Physopt 32-662] Processed net wm_pa_i_204_n_0.  Did not re-place instance wm_pa_i_204
INFO: [Physopt 32-662] Processed net wm_pa_i_234_n_0.  Did not re-place instance wm_pa_i_234
INFO: [Physopt 32-662] Processed net wm_pa_i_169_n_0.  Did not re-place instance wm_pa_i_169
INFO: [Physopt 32-662] Processed net wm_pa_i_230_n_0.  Did not re-place instance wm_pa_i_230
INFO: [Physopt 32-662] Processed net disp1/px_row[0].  Did not re-place instance disp1/pixel_row_reg[0]
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN.  Did not re-place instance disp1/pixel_row_reg[6]_replica
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_84_n_0.  Did not re-place instance disp1/wm_pa_i_84
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.961 | TNS=-60.064 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 1b0d48b93

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1/Q
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90/O
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126/O
INFO: [Physopt 32-662] Processed net wm_pa_i_58_n_0.  Did not re-place instance wm_pa_i_58/O
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91/O
INFO: [Physopt 32-662] Processed net wm_pa_i_101_n_0.  Did not re-place instance wm_pa_i_101/O
INFO: [Physopt 32-662] Processed net wm_pa_i_99_n_0_repN.  Did not re-place instance wm_pa_i_99_replica/O
INFO: [Physopt 32-662] Processed net wm_pa_i_221_n_0.  Did not re-place instance wm_pa_i_221/O
INFO: [Physopt 32-662] Processed net wm_pa_i_89_n_0.  Did not re-place instance wm_pa_i_89/O
INFO: [Physopt 32-662] Processed net wm_pa_i_125_n_0.  Did not re-place instance wm_pa_i_125/O
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_156_n_0.  Did not re-place instance disp1/wm_pa_i_156/O
INFO: [Physopt 32-662] Processed net wm_pa_i_56_n_0_repN.  Did not re-place instance wm_pa_i_56_replica/O
INFO: [Physopt 32-662] Processed net disp1/px_row[9]_repN.  Did not re-place instance disp1/pixel_row_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_100_n_0_repN.  Did not re-place instance wm_pa_i_100_replica/O
INFO: [Physopt 32-662] Processed net disp1/px_row[7].  Did not re-place instance disp1/pixel_row_reg[7]/Q
INFO: [Physopt 32-662] Processed net disp1/px_row[8]_repN.  Did not re-place instance disp1/pixel_row_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net wm_pa_i_88_n_0.  Did not re-place instance wm_pa_i_88/O
INFO: [Physopt 32-662] Processed net wm_pa_i_245_n_0.  Did not re-place instance wm_pa_i_245/O
INFO: [Physopt 32-662] Processed net wm_pa_i_246_n_0.  Did not re-place instance wm_pa_i_246/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 1b540eb33

Time (s): cpu = 00:01:56 ; elapsed = 00:01:13 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1b540eb33

Time (s): cpu = 00:01:56 ; elapsed = 00:01:13 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.961 | TNS=-60.064 |
INFO: [Physopt 32-702] Processed net wm_lr/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1/Q
INFO: [Physopt 32-572] Net disp1/px_row[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net disp1/px_row[6]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_72_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_15_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90
INFO: [Physopt 32-662] Processed net wm_pa_i_90_n_0.  Did not re-place instance wm_pa_i_90/O
INFO: [Physopt 32-710] Processed net wm_pa_i_94_n_0. Critical path length was reduced through logic transformation on cell wm_pa_i_94_comp.
INFO: [Physopt 32-735] Processed net wm_pa_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.925 | TNS=-59.308 |
INFO: [Physopt 32-702] Processed net wm_pa_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126
INFO: [Physopt 32-662] Processed net wm_pa_i_126_n_0.  Did not re-place instance wm_pa_i_126/O
INFO: [Physopt 32-710] Processed net wm_pa_i_130_n_0. Critical path length was reduced through logic transformation on cell wm_pa_i_130_comp.
INFO: [Physopt 32-735] Processed net wm_pa_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.921 | TNS=-59.224 |
INFO: [Physopt 32-702] Processed net wm_pa_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91/O
INFO: [Physopt 32-710] Processed net wm_pa_i_95_n_0. Critical path length was reduced through logic transformation on cell wm_pa_i_95_comp.
INFO: [Physopt 32-735] Processed net wm_pa_i_91_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.902 | TNS=-58.825 |
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-702] Processed net wm_pa_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_134_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-572] Net wm_pa_i_222_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net wm_pa_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_253_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net wm_pa_i_57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-572] Net wm_pa_i_57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net wm_pa_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/vid_row0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-572] Net disp1/wm_pa_i_157_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-572] Net wm_addr_b[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net wm_addr_b[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_75M/inst/o_clk_75M_clk_gen_75M. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_lr/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1/Q
INFO: [Physopt 32-702] Processed net disp1/px_row[6]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_72_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_15_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-702] Processed net wm_pa_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_134_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-702] Processed net wm_pa_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_253_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-702] Processed net wm_pa_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/vid_row0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-702] Processed net wm_addr_b[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_75M/inst/o_clk_75M_clk_gen_75M. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.902 | TNS=-58.825 |
Phase 32 Critical Path Optimization | Checksum: f4ce42c3

Time (s): cpu = 00:02:12 ; elapsed = 00:01:23 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.902 | TNS=-58.825 |
INFO: [Physopt 32-702] Processed net wm_lr/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1/Q
INFO: [Physopt 32-572] Net disp1/px_row[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net disp1/px_row[6]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_72_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_15_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-702] Processed net wm_pa_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_134_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-572] Net wm_pa_i_222_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net wm_pa_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_253_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net wm_pa_i_57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-572] Net wm_pa_i_57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net wm_pa_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/vid_row0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-572] Net disp1/wm_pa_i_157_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-572] Net wm_addr_b[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net wm_addr_b[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_75M/inst/o_clk_75M_clk_gen_75M. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_lr/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net disp1/px_row[6]_repN_1.  Did not re-place instance disp1/pixel_row_reg[6]_replica_1/Q
INFO: [Physopt 32-702] Processed net disp1/px_row[6]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_72_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_15_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_91_n_0.  Did not re-place instance wm_pa_i_91
INFO: [Physopt 32-702] Processed net wm_pa_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_134_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222
INFO: [Physopt 32-662] Processed net wm_pa_i_222_n_0.  Did not re-place instance wm_pa_i_222/O
INFO: [Physopt 32-702] Processed net wm_pa_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_253_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wm_pa_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57
INFO: [Physopt 32-662] Processed net wm_pa_i_57_n_0.  Did not re-place instance wm_pa_i_57/O
INFO: [Physopt 32-702] Processed net wm_pa_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/vid_row0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157
INFO: [Physopt 32-662] Processed net disp1/wm_pa_i_157_n_0.  Did not re-place instance disp1/wm_pa_i_157/O
INFO: [Physopt 32-702] Processed net disp1/wm_pa_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net wm_addr_b[8].  Did not re-place instance wm_pa_i_6
INFO: [Physopt 32-702] Processed net wm_addr_b[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_75M/inst/o_clk_75M_clk_gen_75M. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.902 | TNS=-58.825 |
Phase 33 Critical Path Optimization | Checksum: 1437fb96a

Time (s): cpu = 00:02:26 ; elapsed = 00:01:32 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1437fb96a

Time (s): cpu = 00:02:26 ; elapsed = 00:01:33 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.902 | TNS=-58.825 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  Single Cell Placement   |          0.033  |          0.693  |            0  |              0  |                    10  |           0  |           4  |  00:00:29  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:13  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.545  |         11.445  |           11  |              0  |                    11  |           0  |           3  |  00:00:12  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.051  |          1.071  |            0  |              0  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.059  |          1.239  |            0  |              0  |                     3  |           0  |           2  |  00:00:19  |
|  Total                   |          0.688  |         14.448  |           11  |              0  |                    36  |           0  |          33  |  00:01:16  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2419.348 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 10ec75023

Time (s): cpu = 00:02:26 ; elapsed = 00:01:33 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1375 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:48 . Memory (MB): peak = 2419.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2419.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2419.348 ; gain = 0.000
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 33f3ca66 ConstDB: 0 ShapeSum: bde53db8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14deeb742

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2419.348 ; gain = 0.000
Post Restoration Checksum: NetGraph: b7d3da92 NumContArr: 961adcb0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14deeb742

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14deeb742

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2419.348 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14deeb742

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2419.348 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20fe44bab

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2422.355 ; gain = 3.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.718 | TNS=-55.010| WHS=-2.569 | THS=-1393.341|

Phase 2 Router Initialization | Checksum: 1a11cffeb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 2443.367 ; gain = 24.020

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.309396 %
  Global Horizontal Routing Utilization  = 0.0869565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 50991
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 50987
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 38


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 129811a4a

Time (s): cpu = 00:03:14 ; elapsed = 00:01:59 . Memory (MB): peak = 2552.660 ; gain = 133.312
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 clk_core |                 clk_core |                                            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[30]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25421
 Number of Nodes with overlaps = 7800
 Number of Nodes with overlaps = 3227
 Number of Nodes with overlaps = 1210
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.022 | TNS=-112.869| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1101ba70b

Time (s): cpu = 00:11:01 ; elapsed = 00:06:39 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 908
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.956 | TNS=-84.461| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f9624cf1

Time (s): cpu = 00:12:02 ; elapsed = 00:07:29 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1509
 Number of Nodes with overlaps = 717
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.920 | TNS=-80.108| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25aebd3e3

Time (s): cpu = 00:13:16 ; elapsed = 00:08:24 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.901 | TNS=-79.744| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 7c50e584

Time (s): cpu = 00:13:44 ; elapsed = 00:08:48 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 670
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.072 | TNS=-83.027| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1bd5718ba

Time (s): cpu = 00:14:12 ; elapsed = 00:09:11 . Memory (MB): peak = 2552.660 ; gain = 133.312
Phase 4 Rip-up And Reroute | Checksum: 1bd5718ba

Time (s): cpu = 00:14:13 ; elapsed = 00:09:11 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dbb3d343

Time (s): cpu = 00:14:19 ; elapsed = 00:09:15 . Memory (MB): peak = 2552.660 ; gain = 133.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.813 | TNS=-77.816| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fdccf6a8

Time (s): cpu = 00:14:20 ; elapsed = 00:09:16 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fdccf6a8

Time (s): cpu = 00:14:20 ; elapsed = 00:09:16 . Memory (MB): peak = 2552.660 ; gain = 133.312
Phase 5 Delay and Skew Optimization | Checksum: 1fdccf6a8

Time (s): cpu = 00:14:21 ; elapsed = 00:09:17 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b3c07c3e

Time (s): cpu = 00:14:28 ; elapsed = 00:09:22 . Memory (MB): peak = 2552.660 ; gain = 133.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.797 | TNS=-77.366| WHS=-1.084 | THS=-2.340 |

Phase 6.1 Hold Fix Iter | Checksum: 12712626d

Time (s): cpu = 00:14:29 ; elapsed = 00:09:22 . Memory (MB): peak = 2552.660 ; gain = 133.312
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_3__1/I1
	swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_2__12/I3

Phase 6 Post Hold Fix | Checksum: 151958ded

Time (s): cpu = 00:14:29 ; elapsed = 00:09:22 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1122aa85b

Time (s): cpu = 00:14:41 ; elapsed = 00:09:30 . Memory (MB): peak = 2552.660 ; gain = 133.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.797 | TNS=-77.366| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1122aa85b

Time (s): cpu = 00:14:41 ; elapsed = 00:09:30 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.2761 %
  Global Horizontal Routing Utilization  = 24.6913 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y148 -> INT_L_X10Y148
   INT_R_X21Y148 -> INT_R_X21Y148
   INT_L_X18Y147 -> INT_L_X18Y147
   INT_R_X19Y147 -> INT_R_X19Y147
   INT_L_X20Y147 -> INT_L_X20Y147
South Dir 2x2 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y138 -> INT_R_X21Y139
   INT_L_X18Y136 -> INT_R_X19Y137
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y148 -> INT_R_X23Y148
   INT_L_X26Y148 -> INT_L_X26Y148
   INT_L_X24Y146 -> INT_L_X24Y146
   INT_R_X23Y143 -> INT_R_X23Y143
   INT_L_X20Y141 -> INT_L_X20Y141
West Dir 4x4 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y172 -> INT_R_X19Y175
   INT_L_X16Y168 -> INT_R_X19Y171

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 0.9375
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 1122aa85b

Time (s): cpu = 00:14:42 ; elapsed = 00:09:30 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1122aa85b

Time (s): cpu = 00:14:42 ; elapsed = 00:09:31 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 120e0611d

Time (s): cpu = 00:14:48 ; elapsed = 00:09:37 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2552.660 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.403. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 65d2ad82

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2552.660 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 120e0611d

Time (s): cpu = 00:16:16 ; elapsed = 00:10:48 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: fe81ecf2

Time (s): cpu = 00:16:27 ; elapsed = 00:10:59 . Memory (MB): peak = 2552.660 ; gain = 133.312
Post Restoration Checksum: NetGraph: 16999c3b NumContArr: f2f1cb21 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1098b675c

Time (s): cpu = 00:16:30 ; elapsed = 00:11:03 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1098b675c

Time (s): cpu = 00:16:31 ; elapsed = 00:11:03 . Memory (MB): peak = 2552.660 ; gain = 133.312

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 121c011cf

Time (s): cpu = 00:16:31 ; elapsed = 00:11:03 . Memory (MB): peak = 2552.660 ; gain = 133.312
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: be5bdb31

Time (s): cpu = 00:17:06 ; elapsed = 00:11:27 . Memory (MB): peak = 2646.250 ; gain = 226.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.483 | TNS=-70.658| WHS=-2.569 | THS=-1407.879|

Phase 13 Router Initialization | Checksum: 129226572

Time (s): cpu = 00:17:21 ; elapsed = 00:11:36 . Memory (MB): peak = 2729.234 ; gain = 309.887

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.2552 %
  Global Horizontal Routing Utilization  = 24.6703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 221
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 52
  Number of Partially Routed Nets     = 169
  Number of Node Overlaps             = 2


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 2190a9172

Time (s): cpu = 00:17:31 ; elapsed = 00:11:42 . Memory (MB): peak = 2768.988 ; gain = 349.641
INFO: [Route 35-580] Design has 20 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       soc_s7pll0_clkout0 |                 clk_core |                   cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D|
|                 clk_core |                 clk_core |                      swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_flush_vldff/dffsc/dout_reg[0]/D|
|                 clk_core |                 clk_core |                      swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_flush_vldff/dffsc/dout_reg[0]/D|
|                 clk_core |                 clk_core |                      swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_drain_vldff/dffsc/dout_reg[0]/D|
|                 clk_core |                 clk_core |                      swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_drain_vldff/dffsc/dout_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 1685
 Number of Nodes with overlaps = 1008
 Number of Nodes with overlaps = 594
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.821 | TNS=-77.939| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1b057f43a

Time (s): cpu = 00:19:08 ; elapsed = 00:12:53 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 1096
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.810 | TNS=-77.523| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1bab086d7

Time (s): cpu = 00:20:01 ; elapsed = 00:13:37 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 1095
 Number of Nodes with overlaps = 480
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.644 | TNS=-74.768| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 16ae343ab

Time (s): cpu = 00:20:46 ; elapsed = 00:14:13 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 885
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.800 | TNS=-77.313| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 119b56617

Time (s): cpu = 00:21:14 ; elapsed = 00:14:35 . Memory (MB): peak = 2769.188 ; gain = 349.840
Phase 15 Rip-up And Reroute | Checksum: 119b56617

Time (s): cpu = 00:21:14 ; elapsed = 00:14:35 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 12d4e4da1

Time (s): cpu = 00:21:21 ; elapsed = 00:14:40 . Memory (MB): peak = 2769.188 ; gain = 349.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.556 | TNS=-72.879| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 152ca963b

Time (s): cpu = 00:21:22 ; elapsed = 00:14:41 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 152ca963b

Time (s): cpu = 00:21:22 ; elapsed = 00:14:41 . Memory (MB): peak = 2769.188 ; gain = 349.840
Phase 16 Delay and Skew Optimization | Checksum: 152ca963b

Time (s): cpu = 00:21:23 ; elapsed = 00:14:41 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1da5e3651

Time (s): cpu = 00:21:30 ; elapsed = 00:14:46 . Memory (MB): peak = 2769.188 ; gain = 349.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.558 | TNS=-72.551| WHS=-0.016 | THS=-0.016 |

Phase 17.1 Hold Fix Iter | Checksum: 19cf7638a

Time (s): cpu = 00:21:31 ; elapsed = 00:14:46 . Memory (MB): peak = 2769.188 ; gain = 349.840
Phase 17 Post Hold Fix | Checksum: 1a43884ce

Time (s): cpu = 00:21:31 ; elapsed = 00:14:47 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 18648403a

Time (s): cpu = 00:21:43 ; elapsed = 00:14:54 . Memory (MB): peak = 2769.188 ; gain = 349.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.558 | TNS=-72.551| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 18648403a

Time (s): cpu = 00:21:43 ; elapsed = 00:14:54 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.3393 %
  Global Horizontal Routing Utilization  = 24.7611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y171 -> INT_R_X17Y171
   INT_L_X10Y150 -> INT_L_X10Y150
   INT_L_X10Y148 -> INT_L_X10Y148
   INT_L_X22Y148 -> INT_L_X22Y148
   INT_R_X19Y147 -> INT_R_X19Y147
South Dir 2x2 Area, Max Cong = 86.036%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y132 -> INT_R_X11Y133
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y148 -> INT_R_X23Y148
   INT_L_X26Y148 -> INT_L_X26Y148
   INT_L_X24Y146 -> INT_L_X24Y146
   INT_R_X23Y143 -> INT_R_X23Y143
   INT_R_X9Y139 -> INT_R_X9Y139
West Dir 4x4 Area, Max Cong = 87.2243%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y172 -> INT_R_X19Y175
   INT_L_X16Y168 -> INT_R_X19Y171

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.444444 Sparse Ratio: 0.9375
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 19 Route finalize | Checksum: 18648403a

Time (s): cpu = 00:21:44 ; elapsed = 00:14:55 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 18648403a

Time (s): cpu = 00:21:44 ; elapsed = 00:14:55 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1a2a15cdc

Time (s): cpu = 00:21:50 ; elapsed = 00:15:02 . Memory (MB): peak = 2769.188 ; gain = 349.840

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.560 | TNS=-72.575| WHS=0.051  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 1af383d00

Time (s): cpu = 00:22:20 ; elapsed = 00:15:18 . Memory (MB): peak = 2769.188 ; gain = 349.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:22:20 ; elapsed = 00:15:18 . Memory (MB): peak = 2769.188 ; gain = 349.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1410 Infos, 93 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:22:29 ; elapsed = 00:15:23 . Memory (MB): peak = 2769.188 ; gain = 349.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2769.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2769.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2769.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rvfpga_drc_routed.rpt -pb rvfpga_drc_routed.pb -rpx rvfpga_drc_routed.rpx
Command: report_drc -file rvfpga_drc_routed.rpt -pb rvfpga_drc_routed.pb -rpx rvfpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2769.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file rvfpga_methodology_drc_routed.rpt -pb rvfpga_methodology_drc_routed.pb -rpx rvfpga_methodology_drc_routed.rpx
Command: report_methodology -file rvfpga_methodology_drc_routed.rpt -pb rvfpga_methodology_drc_routed.pb -rpx rvfpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Chuck/RVfpga/vivado/project_2a/project_2a.runs/impl_1/rvfpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.777 ; gain = 37.590
INFO: [runtcl-4] Executing : report_power -file rvfpga_power_routed.rpt -pb rvfpga_power_summary_routed.pb -rpx rvfpga_power_routed.rpx
Command: report_power -file rvfpga_power_routed.rpt -pb rvfpga_power_summary_routed.pb -rpx rvfpga_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1423 Infos, 94 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2806.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file rvfpga_route_status.rpt -pb rvfpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rvfpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rvfpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rvfpga_bus_skew_routed.rpt -pb rvfpga_bus_skew_routed.pb -rpx rvfpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 18:28:21 2021...
