lbl_802F76F8:
/* 802F76F8 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 802F76FC 00000004  7C 08 02 A6 */	mflr r0
/* 802F7700 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 802F7704 0000000C  98 83 00 B7 */	stb r4, 0xb7(r3)
/* 802F7708 00000010  38 00 00 7A */	li r0, 0x7a
/* 802F770C 00000014  98 03 00 B6 */	stb r0, 0xb6(r3)
/* 802F7710 00000018  C0 02 C7 F0 */	lfs f0, LIT_1469(r2)
/* 802F7714 0000001C  D0 03 00 C4 */	stfs f0, 0xc4(r3)
/* 802F7718 00000020  38 A0 00 03 */	li r5, 3
/* 802F771C 00000024  7C 04 2B D6 */	divw r0, r4, r5
/* 802F7720 00000028  7C 00 29 D6 */	mullw r0, r0, r5
/* 802F7724 0000002C  7C 00 20 50 */	subf r0, r0, r4
/* 802F7728 00000030  2C 00 00 01 */	cmpwi r0, 1
/* 802F772C 00000034  40 82 00 20 */	bne lbl_802F774C
/* 802F7730 00000038  C0 23 00 28 */	lfs f1, 0x28(r3)
/* 802F7734 0000003C  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 802F7738 00000040  EC 21 00 28 */	fsubs f1, f1, f0
/* 802F773C 00000044  C0 02 C8 08 */	lfs f0, LIT_1725(r2)
/* 802F7740 00000048  EC 01 00 32 */	fmuls f0, f1, f0
/* 802F7744 0000004C  D0 03 00 C4 */	stfs f0, 0xc4(r3)
/* 802F7748 00000050  48 00 00 1C */	b lbl_802F7764
lbl_802F774C:
/* 802F774C 00000000  2C 00 00 02 */	cmpwi r0, 2
/* 802F7750 00000004  40 82 00 14 */	bne lbl_802F7764
/* 802F7754 00000008  C0 23 00 28 */	lfs f1, 0x28(r3)
/* 802F7758 0000000C  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 802F775C 00000010  EC 01 00 28 */	fsubs f0, f1, f0
/* 802F7760 00000014  D0 03 00 C4 */	stfs f0, 0xc4(r3)
lbl_802F7764:
/* 802F7764 00000000  C0 02 C7 F0 */	lfs f0, LIT_1469(r2)
/* 802F7768 00000004  D0 03 00 C8 */	stfs f0, 0xc8(r3)
/* 802F776C 00000008  38 00 00 03 */	li r0, 3
/* 802F7770 0000000C  7C 04 03 D6 */	divw r0, r4, r0
/* 802F7774 00000010  2C 00 00 01 */	cmpwi r0, 1
/* 802F7778 00000014  40 82 00 20 */	bne lbl_802F7798
/* 802F777C 00000018  C0 23 00 2C */	lfs f1, 0x2c(r3)
/* 802F7780 0000001C  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 802F7784 00000020  EC 21 00 28 */	fsubs f1, f1, f0
/* 802F7788 00000024  C0 02 C8 08 */	lfs f0, LIT_1725(r2)
/* 802F778C 00000028  EC 01 00 32 */	fmuls f0, f1, f0
/* 802F7790 0000002C  D0 03 00 C8 */	stfs f0, 0xc8(r3)
/* 802F7794 00000030  48 00 00 1C */	b lbl_802F77B0
lbl_802F7798:
/* 802F7798 00000000  2C 00 00 02 */	cmpwi r0, 2
/* 802F779C 00000004  40 82 00 14 */	bne lbl_802F77B0
/* 802F77A0 00000008  C0 23 00 2C */	lfs f1, 0x2c(r3)
/* 802F77A4 0000000C  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 802F77A8 00000010  EC 01 00 28 */	fsubs f0, f1, f0
/* 802F77AC 00000014  D0 03 00 C8 */	stfs f0, 0xc8(r3)
lbl_802F77B0:
/* 802F77B0 00000000  81 83 00 00 */	lwz r12, 0(r3)
/* 802F77B4 00000004  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 802F77B8 00000008  7D 89 03 A6 */	mtctr r12
/* 802F77BC 0000000C  4E 80 04 21 */	bctrl 
/* 802F77C0 00000010  80 01 00 14 */	lwz r0, 0x14(r1)
/* 802F77C4 00000014  7C 08 03 A6 */	mtlr r0
/* 802F77C8 00000018  38 21 00 10 */	addi r1, r1, 0x10
/* 802F77CC 0000001C  4E 80 00 20 */	blr 
