Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 23:57:15 2024
| Host         : eecs-digital-04 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.773ns (70.594%)  route 0.322ns (29.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk_100mhz_IBUF_BUFG
                         FDRE                                         r  clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  clk_divider_reg[0]/Q
                         net (fo=2, unplaced)         0.322     3.765    eth_refclk_OBUF
                         LUT1 (Prop_lut1_I0_O)        0.295     4.060 r  clk_divider[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.060    clk_divider[0]_i_1_n_0
                         FDRE                                         r  clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.704    clk_100mhz_IBUF_BUFG
                         FDRE                                         r  clk_divider_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                  8.769    




