// Seed: 903015988
module module_0 ();
  id_2(
      .id_0(id_3), .id_1(1), .id_2(1 & id_3), .id_3(1), .id_4("")
  ); id_5(
      .id_0(id_1), .id_1(id_2), .id_2(id_4), .id_3(1'b0), .id_4(id_4[!1 : 1])
  );
endmodule
module module_1 (
    output wor   id_0,
    output logic id_1
);
  wire id_3 = id_3, id_4;
  always id_1 <= 1;
  wire id_5;
  module_0();
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
