[General]
ARRAY_DISPLAY_LIMIT=512
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=2147483647
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
INPUT_PROTOINST_FILTER=true
OUTPUT_PROTOINST_FILTER=true
INOUT_PROTOINST_FILTER=true
INTERNAL_PROTOINST_FILTER=true
CONSTANT_PROTOINST_FILTER=true
VARIABLE_PROTOINST_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=212
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=83
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=106
OBJECT_NAME_COLUMN_WIDTH=170
OBJECT_VALUE_COLUMN_WIDTH=192
OBJECT_DATA_TYPE_COLUMN_WIDTH=73
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=170
LOCAL_NAME_COLUMN_WIDTH=192
LOCAL_VALUE_COLUMN_WIDTH=73
LOCAL_DATA_TYPE_COLUMN_WIDTH=0
PROTO_NAME_COLUMN_WIDTH=0
PROTO_VALUE_COLUMN_WIDTH=0
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=bin /tb_FFT_Core/core/\inst[5].smpl_ram_inst /ram_array;
RADIX_1=bin /tb_FFT_Core/core/\inst[3].smpl_ram_inst /ram_array;
RADIX_2=bin /tb_FFT_Core/core/\inst[2].smpl_ram_inst /ram_array;
RADIX_3=bin /tb_FFT_Core/core/\inst[4].smpl_ram_inst /ram_array;
RADIX_4=bin /tb_FFT_Core/core/coeff_rom_imag/memory;
RADIX_5=bin /tb_FFT_Core/core/\inst[1].smpl_ram_inst /ram_array;
RADIX_6=bin /tb_FFT_Core/core/coeff_rom_real/memory;
RADIX_7=bin /tb_FFT_Core/core/\inst[0].smpl_ram_inst /ram_array;
