$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 7 # op [6:0] $end
  $var wire 3 $ func3 [2:0] $end
  $var wire 7 % func7 [6:0] $end
  $var wire 1 & alu_zero $end
  $var wire 3 ' alu_control [2:0] $end
  $var wire 2 ( imm_source [1:0] $end
  $var wire 1 ) mem_write $end
  $var wire 1 * reg_write $end
  $var wire 1 + alu_source $end
  $var wire 1 , write_back_source $end
 $upscope $end
 $scope module control $end
  $var wire 7 - op [6:0] $end
  $var wire 3 . func3 [2:0] $end
  $var wire 7 / func7 [6:0] $end
  $var wire 1 0 alu_zero $end
  $var wire 3 1 alu_control [2:0] $end
  $var wire 2 2 imm_source [1:0] $end
  $var wire 1 3 mem_write $end
  $var wire 1 4 reg_write $end
  $var wire 1 5 alu_source $end
  $var wire 1 6 write_back_source $end
  $var wire 2 7 alu_op [1:0] $end
 $upscope $end
$enddefinitions $end


#0
b0000000 #
b000 $
b0000000 %
0&
b000 '
b00 (
0)
0*
0+
0,
b0000000 -
b000 .
b0000000 /
00
b000 1
b00 2
03
04
05
06
b00 7
#1000
b0000011 #
1*
1+
1,
b0000011 -
14
15
16
#12001
b0100011 #
b01 (
1)
0*
b0100011 -
b01 2
13
04
#23002
b0110011 #
0)
1*
0+
0,
b0110011 -
03
14
05
06
b10 7
