// Seed: 2863381634
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    id_10,
    output tri id_8
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output tri0  id_2,
    output uwire id_3,
    input  logic id_4,
    input  uwire id_5
);
  assign id_3 = -1;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_2,
      id_1,
      id_2
  );
  always assign id_3 = id_4;
endmodule
