

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Wed Feb 18 17:02:25 2026

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj_cosim
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_80_3_VITIS_LOOP_81_4   |      274|      274|        20|          1|          1|   256|       yes|
        | + VITIS_LOOP_91_5                   |        ?|        ?|       932|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_9_1_VITIS_LOOP_10_2  |      270|      270|        16|          1|          1|   256|       yes|
        |  ++ VITIS_LOOP_9_1_VITIS_LOOP_10_2  |      270|      270|        16|          1|          1|   256|       yes|
        | + VITIS_LOOP_46_1_VITIS_LOOP_47_2   |      268|      268|        14|          1|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20
  * Pipeline-1: initiation interval (II) = 1, depth = 16
  * Pipeline-2: initiation interval (II) = 1, depth = 16
  * Pipeline-3: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 4
  Pipeline-0 : II = 1, D = 20, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-1 : II = 1, D = 16, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-2 : II = 1, D = 16, States = { 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-3 : II = 1, D = 14, States = { 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 25 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 5 
25 --> 26 
26 --> 27 62 
27 --> 43 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 27 
43 --> 44 
44 --> 60 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 44 
60 --> 61 
61 --> 26 
62 --> 76 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 62 
76 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%nj_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nj"   --->   Operation 77 'read' 'nj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ni"   --->   Operation 78 'read' 'ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_A_0 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 79 'alloca' 'buff_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 80 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 81 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 82 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 83 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 84 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 85 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 86 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 87 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 88 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 89 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 90 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 91 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 92 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 93 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 94 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_B_0 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 95 'alloca' 'buff_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 96 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_B_2 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 97 'alloca' 'buff_B_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_B_3 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 98 'alloca' 'buff_B_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_B_4 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 99 'alloca' 'buff_B_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_B_5 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 100 'alloca' 'buff_B_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_B_6 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 101 'alloca' 'buff_B_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_B_7 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 102 'alloca' 'buff_B_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_B_8 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 103 'alloca' 'buff_B_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_B_9 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 104 'alloca' 'buff_B_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_B_10 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 105 'alloca' 'buff_B_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_B_11 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 106 'alloca' 'buff_B_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_B_12 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 107 'alloca' 'buff_B_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_B_13 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 108 'alloca' 'buff_B_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_B_14 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 109 'alloca' 'buff_B_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_B_15 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 110 'alloca' 'buff_B_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_C = alloca i64 1" [mm_kernel.cpp:69]   --->   Operation 111 'alloca' 'buff_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i32 %nj_read" [mm_kernel.cpp:75]   --->   Operation 112 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i32 %ni_read" [mm_kernel.cpp:75]   --->   Operation 113 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %ni_read, i32 0"   --->   Operation 114 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.88ns)   --->   "%add_ln75_1 = add i33 %sext_ln75_6, i33 15" [mm_kernel.cpp:75]   --->   Operation 115 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln75_1, i32 4, i32 32" [mm_kernel.cpp:75]   --->   Operation 116 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i29 %tmp_2" [mm_kernel.cpp:75]   --->   Operation 117 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.29ns)   --->   "%select_ln75 = select i1 %empty, i60 %sext_ln75_8, i60 0" [mm_kernel.cpp:75]   --->   Operation 118 'select' 'select_ln75' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.85ns)   --->   "%empty_26 = icmp_sgt  i32 %nj_read, i32 0"   --->   Operation 119 'icmp' 'empty_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.88ns)   --->   "%add_ln75_2 = add i33 %sext_ln75_5, i33 15" [mm_kernel.cpp:75]   --->   Operation 120 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln75_2, i32 4, i32 32" [mm_kernel.cpp:75]   --->   Operation 121 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i29 %tmp" [mm_kernel.cpp:75]   --->   Operation 122 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.29ns)   --->   "%select_ln75_1 = select i1 %empty_26, i60 %sext_ln75_9, i60 0" [mm_kernel.cpp:75]   --->   Operation 123 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%select_ln75_cast = zext i60 %select_ln75" [mm_kernel.cpp:75]   --->   Operation 124 'zext' 'select_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%select_ln75_1_cast = zext i60 %select_ln75_1" [mm_kernel.cpp:75]   --->   Operation 125 'zext' 'select_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.29ns)   --->   "%bound82 = mul i120 %select_ln75_cast, i120 %select_ln75_1_cast" [mm_kernel.cpp:75]   --->   Operation 126 'mul' 'bound82' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 127 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%nk_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nk"   --->   Operation 149 'read' 'nk_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 150 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 151 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 152 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 153 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 153 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 154 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 154 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i32 %nj_read" [mm_kernel.cpp:75]   --->   Operation 155 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i32 %nj_read" [mm_kernel.cpp:75]   --->   Operation 156 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i32 %ni_read" [mm_kernel.cpp:75]   --->   Operation 157 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i32 %nk_read" [mm_kernel.cpp:75]   --->   Operation 158 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i32 %nk_read" [mm_kernel.cpp:75]   --->   Operation 159 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i32 %nk_read" [mm_kernel.cpp:75]   --->   Operation 160 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/2] (2.29ns)   --->   "%bound82 = mul i120 %select_ln75_cast, i120 %select_ln75_1_cast" [mm_kernel.cpp:75]   --->   Operation 161 'mul' 'bound82' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln75 = br void" [mm_kernel.cpp:75]   --->   Operation 162 'br' 'br_ln75' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten94 = phi i120 0, void %.lr.ph17, i120 %add_ln75_3, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:75]   --->   Operation 163 'phi' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%i_3 = phi i64 0, void %.lr.ph17, i64 %select_ln45_1, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:45]   --->   Operation 164 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%j = phi i64 0, void %.lr.ph17, i64 %add_ln76, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:76]   --->   Operation 165 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.45ns)   --->   "%add_ln75_3 = add i120 %indvar_flatten94, i120 1" [mm_kernel.cpp:75]   --->   Operation 166 'add' 'add_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.23ns)   --->   "%icmp_ln75 = icmp_eq  i120 %indvar_flatten94, i120 %bound82" [mm_kernel.cpp:75]   --->   Operation 167 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %._crit_edge13.loopexit, void %._crit_edge18.loopexit" [mm_kernel.cpp:75]   --->   Operation 168 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.14ns)   --->   "%add_ln75 = add i64 %i_3, i64 16" [mm_kernel.cpp:75]   --->   Operation 169 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_1_VITIS_LOOP_76_2_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.06ns)   --->   "%icmp_ln76 = icmp_slt  i64 %j, i64 %sext_ln75" [mm_kernel.cpp:76]   --->   Operation 171 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.41ns)   --->   "%select_ln45 = select i1 %icmp_ln76, i64 %j, i64 0" [mm_kernel.cpp:45]   --->   Operation 172 'select' 'select_ln45' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.41ns)   --->   "%select_ln45_1 = select i1 %icmp_ln76, i64 %i_3, i64 %add_ln75" [mm_kernel.cpp:45]   --->   Operation 173 'select' 'select_ln45_1' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %select_ln45_1" [mm_kernel.cpp:45]   --->   Operation 174 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [mm_kernel.cpp:76]   --->   Operation 175 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %select_ln45" [mm_kernel.cpp:84]   --->   Operation 176 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln80 = br void" [mm_kernel.cpp:80]   --->   Operation 177 'br' 'br_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [mm_kernel.cpp:103]   --->   Operation 178 'ret' 'ret_ln103' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void %._crit_edge13.loopexit, i9 %add_ln80_2, void %.split._crit_edge" [mm_kernel.cpp:80]   --->   Operation 179 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void %._crit_edge13.loopexit, i5 %select_ln80_1, void %.split._crit_edge" [mm_kernel.cpp:80]   --->   Operation 180 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%jj = phi i5 0, void %._crit_edge13.loopexit, i5 %add_ln81, void %.split._crit_edge" [mm_kernel.cpp:81]   --->   Operation 181 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.71ns)   --->   "%add_ln80_2 = add i9 %indvar_flatten, i9 1" [mm_kernel.cpp:80]   --->   Operation 182 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %ii" [mm_kernel.cpp:80]   --->   Operation 183 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.14ns)   --->   "%empty_27 = add i64 %zext_ln80, i64 %select_ln45_1" [mm_kernel.cpp:80]   --->   Operation 184 'add' 'empty_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (1.06ns)   --->   "%cmp5 = icmp_slt  i64 %empty_27, i64 %sext_ln75_1" [mm_kernel.cpp:80]   --->   Operation 185 'icmp' 'cmp5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.59ns)   --->   "%icmp_ln80 = icmp_eq  i9 %indvar_flatten, i9 256" [mm_kernel.cpp:80]   --->   Operation 186 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split2, void %.lr.ph.preheader" [mm_kernel.cpp:80]   --->   Operation 187 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.70ns)   --->   "%add_ln80 = add i5 %ii, i5 1" [mm_kernel.cpp:80]   --->   Operation 188 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.63ns)   --->   "%icmp_ln81 = icmp_eq  i5 %jj, i5 16" [mm_kernel.cpp:81]   --->   Operation 189 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.27ns)   --->   "%select_ln80 = select i1 %icmp_ln81, i5 0, i5 %jj" [mm_kernel.cpp:80]   --->   Operation 190 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.27ns)   --->   "%select_ln80_1 = select i1 %icmp_ln81, i5 %add_ln80, i5 %ii" [mm_kernel.cpp:80]   --->   Operation 191 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i5 %select_ln80_1" [mm_kernel.cpp:86]   --->   Operation 192 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i5 %select_ln80_1" [mm_kernel.cpp:80]   --->   Operation 193 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (1.12ns)   --->   "%add_ln80_1 = add i62 %zext_ln80_2, i62 %trunc_ln45" [mm_kernel.cpp:80]   --->   Operation 194 'add' 'add_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.70ns)   --->   "%add_ln81 = add i5 %select_ln80, i5 1" [mm_kernel.cpp:81]   --->   Operation 195 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i5 %add_ln80" [mm_kernel.cpp:80]   --->   Operation 196 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.14ns)   --->   "%p_mid16 = add i64 %zext_ln80_1, i64 %select_ln45_1" [mm_kernel.cpp:80]   --->   Operation 197 'add' 'p_mid16' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.06ns)   --->   "%cmp5_mid1 = icmp_slt  i64 %p_mid16, i64 %sext_ln75_1" [mm_kernel.cpp:80]   --->   Operation 198 'icmp' 'cmp5_mid1' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [5/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 199 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %select_ln80" [mm_kernel.cpp:81]   --->   Operation 200 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.14ns)   --->   "%add_ln84 = add i64 %zext_ln81, i64 %select_ln45" [mm_kernel.cpp:84]   --->   Operation 201 'add' 'add_ln84' <Predicate = (!icmp_ln80)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (1.06ns)   --->   "%icmp_ln85 = icmp_slt  i64 %add_ln84, i64 %sext_ln75" [mm_kernel.cpp:85]   --->   Operation 202 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln80)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%select_ln80_2 = select i1 %icmp_ln81, i1 %cmp5_mid1, i1 %cmp5" [mm_kernel.cpp:80]   --->   Operation 203 'select' 'select_ln80_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 204 [4/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 204 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %select_ln80_2, i1 %icmp_ln85" [mm_kernel.cpp:85]   --->   Operation 205 'and' 'and_ln85' <Predicate = (!icmp_ln80)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln85 = br i1 %and_ln85, void %.split._crit_edge, void" [mm_kernel.cpp:85]   --->   Operation 206 'br' 'br_ln85' <Predicate = (!icmp_ln80)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 207 [3/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 207 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 208 [2/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 208 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_80_3_VITIS_LOOP_81_4_str"   --->   Operation 209 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 210 'speclooptripcount' 'empty_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln86, i4 0" [mm_kernel.cpp:86]   --->   Operation 211 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 212 [1/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 212 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %select_ln80" [mm_kernel.cpp:86]   --->   Operation 213 'zext' 'zext_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.70ns)   --->   "%add_ln86 = add i8 %tmp_2_cast, i8 %zext_ln86" [mm_kernel.cpp:86]   --->   Operation 214 'add' 'add_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i8 %add_ln86" [mm_kernel.cpp:86]   --->   Operation 215 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln86_1" [mm_kernel.cpp:86]   --->   Operation 216 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:81]   --->   Operation 217 'specpipeline' 'specpipeline_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [mm_kernel.cpp:81]   --->   Operation 218 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i5 %select_ln80" [mm_kernel.cpp:84]   --->   Operation 219 'zext' 'zext_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (1.12ns)   --->   "%add_ln85 = add i62 %zext_ln84, i62 %trunc_ln84" [mm_kernel.cpp:85]   --->   Operation 220 'add' 'add_ln85' <Predicate = (!icmp_ln80)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 221 [1/1] (1.12ns)   --->   "%add_ln85_2 = add i62 %add_ln85, i62 %mul_ln80" [mm_kernel.cpp:85]   --->   Operation 221 'add' 'add_ln85_2' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln85_2, i2 0" [mm_kernel.cpp:85]   --->   Operation 222 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (1.14ns)   --->   "%add_ln85_1 = add i64 %shl_ln, i64 %C_read" [mm_kernel.cpp:85]   --->   Operation 223 'add' 'add_ln85_1' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85_1, i32 2, i32 63" [mm_kernel.cpp:85]   --->   Operation 224 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln1" [mm_kernel.cpp:85]   --->   Operation 225 'sext' 'sext_ln85' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln85" [mm_kernel.cpp:85]   --->   Operation 226 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 227 [7/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 227 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 228 [6/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 228 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 229 [5/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 229 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 230 [4/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 230 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 231 [3/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 231 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 232 [2/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 232 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 233 [1/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 233 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 234 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [mm_kernel.cpp:85]   --->   Operation 234 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %gmem0_addr_read" [mm_kernel.cpp:85]   --->   Operation 235 'bitcast' 'bitcast_ln85' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_20 : Operation 236 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 236 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 237 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 237 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 238 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 238 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 239 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 239 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.58>
ST_24 : Operation 240 [1/1] (0.38ns)   --->   "%br_ln85 = br void %.split._crit_edge" [mm_kernel.cpp:85]   --->   Operation 240 'br' 'br_ln85' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.38>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%storemerge2 = phi i32 %mul8, void, i32 0, void %.split2" [mm_kernel.cpp:85]   --->   Operation 241 'phi' 'storemerge2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (1.19ns)   --->   "%store_ln85 = store i32 %storemerge2, i8 %buff_C_addr" [mm_kernel.cpp:85]   --->   Operation 242 'store' 'store_ln85' <Predicate = (!icmp_ln80)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 243 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.04>
ST_25 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nk_read, i32 31" [mm_kernel.cpp:91]   --->   Operation 244 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.88ns)   --->   "%add_ln91_1 = add i33 %sext_ln75_7, i33 15" [mm_kernel.cpp:91]   --->   Operation 245 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln91_1, i32 32" [mm_kernel.cpp:91]   --->   Operation 246 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.88ns)   --->   "%sub_ln91 = sub i33 8589934577, i33 %sext_ln75_7" [mm_kernel.cpp:91]   --->   Operation 247 'sub' 'sub_ln91' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%p_lshr = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %sub_ln91, i32 4, i32 32" [mm_kernel.cpp:91]   --->   Operation 248 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.86ns)   --->   "%sub_ln91_1 = sub i29 0, i29 %p_lshr" [mm_kernel.cpp:91]   --->   Operation 249 'sub' 'sub_ln91_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln91_1, i32 4, i32 32" [mm_kernel.cpp:91]   --->   Operation 250 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%select_ln91 = select i1 %tmp_4, i29 %sub_ln91_1, i29 %tmp_5" [mm_kernel.cpp:91]   --->   Operation 251 'select' 'select_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_1 = select i1 %tmp_3, i29 0, i29 %select_ln91" [mm_kernel.cpp:91]   --->   Operation 252 'select' 'select_ln91_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %select_ln91_1, i4 0" [mm_kernel.cpp:91]   --->   Operation 253 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i33 %tmp_6" [mm_kernel.cpp:91]   --->   Operation 254 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.38ns)   --->   "%br_ln91 = br void %.lr.ph" [mm_kernel.cpp:91]   --->   Operation 255 'br' 'br_ln91' <Predicate = true> <Delay = 0.38>

State 26 <SV = 6> <Delay = 1.06>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln91, void %_ZL15load_input_tilePfPA16_fiiii.exit39, i64 0, void %.lr.ph.preheader" [mm_kernel.cpp:91]   --->   Operation 256 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (1.06ns)   --->   "%icmp_ln91 = icmp_eq  i64 %k, i64 %sext_ln91" [mm_kernel.cpp:91]   --->   Operation 257 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:91]   --->   Operation 258 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [mm_kernel.cpp:91]   --->   Operation 259 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %k" [mm_kernel.cpp:13]   --->   Operation 260 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.38ns)   --->   "%br_ln9 = br void" [mm_kernel.cpp:9]   --->   Operation 261 'br' 'br_ln9' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_26 : Operation 262 [1/1] (0.38ns)   --->   "%br_ln46 = br void %._crit_edge.loopexit.preheader" [mm_kernel.cpp:46]   --->   Operation 262 'br' 'br_ln46' <Predicate = (icmp_ln91)> <Delay = 0.38>

State 27 <SV = 7> <Delay = 2.21>
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "%indvar_flatten40 = phi i9 0, void %.split12, i9 %add_ln9_4, void %.split4._crit_edge25" [mm_kernel.cpp:9]   --->   Operation 263 'phi' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%i = phi i5 0, void %.split12, i5 %select_ln9_3, void %.split4._crit_edge25" [mm_kernel.cpp:9]   --->   Operation 264 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%j_1 = phi i5 0, void %.split12, i5 %add_ln10, void %.split4._crit_edge25" [mm_kernel.cpp:10]   --->   Operation 265 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.71ns)   --->   "%add_ln9_4 = add i9 %indvar_flatten40, i9 1" [mm_kernel.cpp:9]   --->   Operation 266 'add' 'add_ln9_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %i" [mm_kernel.cpp:9]   --->   Operation 267 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (1.14ns)   --->   "%empty_29 = add i64 %zext_ln9, i64 %select_ln45_1" [mm_kernel.cpp:9]   --->   Operation 268 'add' 'empty_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (1.06ns)   --->   "%cmp3_i = icmp_slt  i64 %empty_29, i64 %sext_ln75_1" [mm_kernel.cpp:9]   --->   Operation 269 'icmp' 'cmp3_i' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [1/1] (0.59ns)   --->   "%icmp_ln9 = icmp_eq  i9 %indvar_flatten40, i9 256" [mm_kernel.cpp:9]   --->   Operation 270 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split6, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:9]   --->   Operation 271 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.70ns)   --->   "%add_ln9 = add i5 %i, i5 1" [mm_kernel.cpp:9]   --->   Operation 272 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (0.63ns)   --->   "%icmp_ln10 = icmp_eq  i5 %j_1, i5 16" [mm_kernel.cpp:10]   --->   Operation 273 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (0.27ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i5 0, i5 %j_1" [mm_kernel.cpp:9]   --->   Operation 274 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i5 %add_ln9" [mm_kernel.cpp:9]   --->   Operation 275 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i5 %i" [mm_kernel.cpp:9]   --->   Operation 276 'trunc' 'trunc_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.35ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i4 %trunc_ln9, i4 %trunc_ln9_1" [mm_kernel.cpp:9]   --->   Operation 277 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.27ns)   --->   "%select_ln9_3 = select i1 %icmp_ln10, i5 %add_ln9, i5 %i" [mm_kernel.cpp:9]   --->   Operation 278 'select' 'select_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i5 %select_ln9_3" [mm_kernel.cpp:9]   --->   Operation 279 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (1.12ns)   --->   "%add_ln9_2 = add i62 %zext_ln9_3, i62 %trunc_ln45" [mm_kernel.cpp:9]   --->   Operation 280 'add' 'add_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i5 %select_ln9" [mm_kernel.cpp:15]   --->   Operation 281 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.61ns)   --->   "%switch_ln15 = switch i4 %trunc_ln15, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [mm_kernel.cpp:15]   --->   Operation 282 'switch' 'switch_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.61>
ST_27 : Operation 283 [1/1] (0.70ns)   --->   "%add_ln10 = add i5 %select_ln9, i5 1" [mm_kernel.cpp:10]   --->   Operation 283 'add' 'add_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 284 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 28 <SV = 8> <Delay = 2.21>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i5 %add_ln9" [mm_kernel.cpp:9]   --->   Operation 285 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (1.14ns)   --->   "%p_mid136 = add i64 %zext_ln9_2, i64 %select_ln45_1" [mm_kernel.cpp:9]   --->   Operation 286 'add' 'p_mid136' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (1.06ns)   --->   "%cmp3_i_mid1 = icmp_slt  i64 %p_mid136, i64 %sext_ln75_1" [mm_kernel.cpp:9]   --->   Operation 287 'icmp' 'cmp3_i_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 288 [5/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 288 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %select_ln9" [mm_kernel.cpp:10]   --->   Operation 289 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (1.14ns)   --->   "%add_ln13 = add i64 %zext_ln10, i64 %k" [mm_kernel.cpp:13]   --->   Operation 290 'add' 'add_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (1.06ns)   --->   "%icmp_ln14 = icmp_slt  i64 %add_ln13, i64 %sext_ln75_2" [mm_kernel.cpp:14]   --->   Operation 291 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 2.15>
ST_29 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%select_ln9_2 = select i1 %icmp_ln10, i1 %cmp3_i_mid1, i1 %cmp3_i" [mm_kernel.cpp:9]   --->   Operation 292 'select' 'select_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 293 [4/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 293 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 294 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln14 = and i1 %select_ln9_2, i1 %icmp_ln14" [mm_kernel.cpp:14]   --->   Operation 294 'and' 'and_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 295 [1/1] (0.38ns)   --->   "%br_ln14 = br i1 %and_ln14, void %.split4._crit_edge, void" [mm_kernel.cpp:14]   --->   Operation 295 'br' 'br_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.38>

State 30 <SV = 10> <Delay = 2.15>
ST_30 : Operation 296 [3/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 296 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 2.15>
ST_31 : Operation 297 [2/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 297 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 2.15>
ST_32 : Operation 298 [1/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 298 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln9" [mm_kernel.cpp:13]   --->   Operation 299 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (1.12ns)   --->   "%add_ln14 = add i62 %zext_ln13, i62 %trunc_ln13" [mm_kernel.cpp:14]   --->   Operation 300 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 2.26>
ST_33 : Operation 301 [1/1] (1.12ns)   --->   "%add_ln15 = add i62 %add_ln14, i62 %mul_ln9" [mm_kernel.cpp:15]   --->   Operation 301 'add' 'add_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln15, i2 0" [mm_kernel.cpp:15]   --->   Operation 302 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>
ST_33 : Operation 303 [1/1] (1.14ns)   --->   "%add_ln15_1 = add i64 %shl_ln1, i64 %A_read" [mm_kernel.cpp:15]   --->   Operation 303 'add' 'add_ln15_1' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln15_1, i32 2, i32 63" [mm_kernel.cpp:15]   --->   Operation 304 'partselect' 'trunc_ln15_2' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>
ST_33 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln15_2" [mm_kernel.cpp:15]   --->   Operation 305 'sext' 'sext_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>
ST_33 : Operation 306 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln15" [mm_kernel.cpp:15]   --->   Operation 306 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>

State 34 <SV = 14> <Delay = 2.43>
ST_34 : Operation 307 [7/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 307 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 15> <Delay = 2.43>
ST_35 : Operation 308 [6/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 308 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 16> <Delay = 2.43>
ST_36 : Operation 309 [5/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 309 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 17> <Delay = 2.43>
ST_37 : Operation 310 [4/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 310 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 18> <Delay = 2.43>
ST_38 : Operation 311 [3/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 311 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 19> <Delay = 2.43>
ST_39 : Operation 312 [2/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 312 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 20> <Delay = 2.43>
ST_40 : Operation 313 [1/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 313 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 21> <Delay = 2.43>
ST_41 : Operation 314 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1" [mm_kernel.cpp:15]   --->   Operation 314 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %gmem0_addr_1_read" [mm_kernel.cpp:15]   --->   Operation 315 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>

State 42 <SV = 22> <Delay = 1.08>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 316 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 317 'speclooptripcount' 'empty_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%select_ln9_1_cast = zext i4 %select_ln9_1" [mm_kernel.cpp:9]   --->   Operation 318 'zext' 'select_ln9_1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:10]   --->   Operation 319 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mm_kernel.cpp:10]   --->   Operation 320 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.split4._crit_edge" [mm_kernel.cpp:15]   --->   Operation 321 'br' 'br_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.38>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%storemerge1 = phi i32 %bitcast_ln15, void, i32 0, void %.split6" [mm_kernel.cpp:15]   --->   Operation 322 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 323 'getelementptr' 'buff_A_14_addr' <Predicate = (trunc_ln15 == 14)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_14_addr" [mm_kernel.cpp:15]   --->   Operation 324 'store' 'store_ln15' <Predicate = (trunc_ln15 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 325 'br' 'br_ln15' <Predicate = (trunc_ln15 == 14)> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 326 'getelementptr' 'buff_A_13_addr' <Predicate = (trunc_ln15 == 13)> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_13_addr" [mm_kernel.cpp:15]   --->   Operation 327 'store' 'store_ln15' <Predicate = (trunc_ln15 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 328 'br' 'br_ln15' <Predicate = (trunc_ln15 == 13)> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 329 'getelementptr' 'buff_A_12_addr' <Predicate = (trunc_ln15 == 12)> <Delay = 0.00>
ST_42 : Operation 330 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_12_addr" [mm_kernel.cpp:15]   --->   Operation 330 'store' 'store_ln15' <Predicate = (trunc_ln15 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 331 'br' 'br_ln15' <Predicate = (trunc_ln15 == 12)> <Delay = 0.00>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 332 'getelementptr' 'buff_A_11_addr' <Predicate = (trunc_ln15 == 11)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_11_addr" [mm_kernel.cpp:15]   --->   Operation 333 'store' 'store_ln15' <Predicate = (trunc_ln15 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 334 'br' 'br_ln15' <Predicate = (trunc_ln15 == 11)> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 335 'getelementptr' 'buff_A_10_addr' <Predicate = (trunc_ln15 == 10)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_10_addr" [mm_kernel.cpp:15]   --->   Operation 336 'store' 'store_ln15' <Predicate = (trunc_ln15 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 337 'br' 'br_ln15' <Predicate = (trunc_ln15 == 10)> <Delay = 0.00>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 338 'getelementptr' 'buff_A_9_addr' <Predicate = (trunc_ln15 == 9)> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_9_addr" [mm_kernel.cpp:15]   --->   Operation 339 'store' 'store_ln15' <Predicate = (trunc_ln15 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 340 'br' 'br_ln15' <Predicate = (trunc_ln15 == 9)> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 341 'getelementptr' 'buff_A_8_addr' <Predicate = (trunc_ln15 == 8)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_8_addr" [mm_kernel.cpp:15]   --->   Operation 342 'store' 'store_ln15' <Predicate = (trunc_ln15 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 343 'br' 'br_ln15' <Predicate = (trunc_ln15 == 8)> <Delay = 0.00>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 344 'getelementptr' 'buff_A_7_addr' <Predicate = (trunc_ln15 == 7)> <Delay = 0.00>
ST_42 : Operation 345 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_7_addr" [mm_kernel.cpp:15]   --->   Operation 345 'store' 'store_ln15' <Predicate = (trunc_ln15 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 346 'br' 'br_ln15' <Predicate = (trunc_ln15 == 7)> <Delay = 0.00>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 347 'getelementptr' 'buff_A_6_addr' <Predicate = (trunc_ln15 == 6)> <Delay = 0.00>
ST_42 : Operation 348 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_6_addr" [mm_kernel.cpp:15]   --->   Operation 348 'store' 'store_ln15' <Predicate = (trunc_ln15 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 349 'br' 'br_ln15' <Predicate = (trunc_ln15 == 6)> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 350 'getelementptr' 'buff_A_5_addr' <Predicate = (trunc_ln15 == 5)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_5_addr" [mm_kernel.cpp:15]   --->   Operation 351 'store' 'store_ln15' <Predicate = (trunc_ln15 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 352 'br' 'br_ln15' <Predicate = (trunc_ln15 == 5)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 353 'getelementptr' 'buff_A_4_addr' <Predicate = (trunc_ln15 == 4)> <Delay = 0.00>
ST_42 : Operation 354 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_4_addr" [mm_kernel.cpp:15]   --->   Operation 354 'store' 'store_ln15' <Predicate = (trunc_ln15 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 355 'br' 'br_ln15' <Predicate = (trunc_ln15 == 4)> <Delay = 0.00>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 356 'getelementptr' 'buff_A_3_addr' <Predicate = (trunc_ln15 == 3)> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_3_addr" [mm_kernel.cpp:15]   --->   Operation 357 'store' 'store_ln15' <Predicate = (trunc_ln15 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 358 'br' 'br_ln15' <Predicate = (trunc_ln15 == 3)> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 359 'getelementptr' 'buff_A_2_addr' <Predicate = (trunc_ln15 == 2)> <Delay = 0.00>
ST_42 : Operation 360 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_2_addr" [mm_kernel.cpp:15]   --->   Operation 360 'store' 'store_ln15' <Predicate = (trunc_ln15 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 361 'br' 'br_ln15' <Predicate = (trunc_ln15 == 2)> <Delay = 0.00>
ST_42 : Operation 362 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 362 'getelementptr' 'buff_A_1_addr' <Predicate = (trunc_ln15 == 1)> <Delay = 0.00>
ST_42 : Operation 363 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_1_addr" [mm_kernel.cpp:15]   --->   Operation 363 'store' 'store_ln15' <Predicate = (trunc_ln15 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 364 'br' 'br_ln15' <Predicate = (trunc_ln15 == 1)> <Delay = 0.00>
ST_42 : Operation 365 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 365 'getelementptr' 'buff_A_0_addr' <Predicate = (trunc_ln15 == 0)> <Delay = 0.00>
ST_42 : Operation 366 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_0_addr" [mm_kernel.cpp:15]   --->   Operation 366 'store' 'store_ln15' <Predicate = (trunc_ln15 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 367 'br' 'br_ln15' <Predicate = (trunc_ln15 == 0)> <Delay = 0.00>
ST_42 : Operation 368 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 368 'getelementptr' 'buff_A_15_addr' <Predicate = (trunc_ln15 == 15)> <Delay = 0.00>
ST_42 : Operation 369 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i4 %buff_A_15_addr" [mm_kernel.cpp:15]   --->   Operation 369 'store' 'store_ln15' <Predicate = (trunc_ln15 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge25" [mm_kernel.cpp:15]   --->   Operation 370 'br' 'br_ln15' <Predicate = (trunc_ln15 == 15)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 0.38>
ST_43 : Operation 371 [1/1] (0.38ns)   --->   "%br_ln9 = br void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader" [mm_kernel.cpp:9]   --->   Operation 371 'br' 'br_ln9' <Predicate = true> <Delay = 0.38>

State 44 <SV = 9> <Delay = 2.21>
ST_44 : Operation 372 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i9 %add_ln9_5, void %.split8._crit_edge42, i9 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:9]   --->   Operation 372 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %select_ln9_6, void %.split8._crit_edge42, i5 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:9]   --->   Operation 373 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 374 [1/1] (0.00ns)   --->   "%j_3 = phi i5 %add_ln10_1, void %.split8._crit_edge42, i5 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:10]   --->   Operation 374 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 375 [1/1] (0.71ns)   --->   "%add_ln9_5 = add i9 %indvar_flatten57, i9 1" [mm_kernel.cpp:9]   --->   Operation 375 'add' 'add_ln9_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i5 %i_2" [mm_kernel.cpp:9]   --->   Operation 376 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 377 [1/1] (1.14ns)   --->   "%empty_31 = add i64 %zext_ln9_1, i64 %k" [mm_kernel.cpp:9]   --->   Operation 377 'add' 'empty_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 378 [1/1] (1.06ns)   --->   "%cmp3_i21 = icmp_slt  i64 %empty_31, i64 %sext_ln75_2" [mm_kernel.cpp:9]   --->   Operation 378 'icmp' 'cmp3_i21' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 379 [1/1] (0.59ns)   --->   "%icmp_ln9_1 = icmp_eq  i9 %indvar_flatten57, i9 256" [mm_kernel.cpp:9]   --->   Operation 379 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void %_ZL15load_input_tilePfPA16_fiiii.exit, void %_ZL15load_input_tilePfPA16_fiiii.exit39" [mm_kernel.cpp:9]   --->   Operation 380 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 381 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i5 %i_2, i5 1" [mm_kernel.cpp:9]   --->   Operation 381 'add' 'add_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 382 [1/1] (0.63ns)   --->   "%icmp_ln10_1 = icmp_eq  i5 %j_3, i5 16" [mm_kernel.cpp:10]   --->   Operation 382 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 383 [1/1] (0.27ns)   --->   "%select_ln9_4 = select i1 %icmp_ln10_1, i5 0, i5 %j_3" [mm_kernel.cpp:9]   --->   Operation 383 'select' 'select_ln9_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 384 [1/1] (0.27ns)   --->   "%select_ln9_6 = select i1 %icmp_ln10_1, i5 %add_ln9_1, i5 %i_2" [mm_kernel.cpp:9]   --->   Operation 384 'select' 'select_ln9_6' <Predicate = (!icmp_ln9_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i5 %select_ln9_6" [mm_kernel.cpp:9]   --->   Operation 385 'zext' 'zext_ln9_5' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_44 : Operation 386 [1/1] (1.12ns)   --->   "%add_ln9_3 = add i62 %zext_ln9_5, i62 %trunc_ln13" [mm_kernel.cpp:9]   --->   Operation 386 'add' 'add_ln9_3' <Predicate = (!icmp_ln9_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i5 %select_ln9_6" [mm_kernel.cpp:9]   --->   Operation 387 'trunc' 'trunc_ln9_2' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_44 : Operation 388 [1/1] (0.61ns)   --->   "%switch_ln15 = switch i4 %trunc_ln9_2, void %branch31, i4 0, void %branch16, i4 1, void %branch17, i4 2, void %branch18, i4 3, void %branch19, i4 4, void %branch20, i4 5, void %branch21, i4 6, void %branch22, i4 7, void %branch23, i4 8, void %branch24, i4 9, void %branch25, i4 10, void %branch26, i4 11, void %branch27, i4 12, void %branch28, i4 13, void %branch29, i4 14, void %branch30" [mm_kernel.cpp:15]   --->   Operation 388 'switch' 'switch_ln15' <Predicate = (!icmp_ln9_1)> <Delay = 0.61>
ST_44 : Operation 389 [1/1] (0.70ns)   --->   "%add_ln10_1 = add i5 %select_ln9_4, i5 1" [mm_kernel.cpp:10]   --->   Operation 389 'add' 'add_ln10_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader"   --->   Operation 390 'br' 'br_ln0' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 45 <SV = 10> <Delay = 2.21>
ST_45 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i5 %add_ln9_1" [mm_kernel.cpp:9]   --->   Operation 391 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln9_1 & icmp_ln10_1)> <Delay = 0.00>
ST_45 : Operation 392 [1/1] (1.14ns)   --->   "%p_mid153 = add i64 %zext_ln9_4, i64 %k" [mm_kernel.cpp:9]   --->   Operation 392 'add' 'p_mid153' <Predicate = (!icmp_ln9_1 & icmp_ln10_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 393 [1/1] (1.06ns)   --->   "%cmp3_i21_mid1 = icmp_slt  i64 %p_mid153, i64 %sext_ln75_2" [mm_kernel.cpp:9]   --->   Operation 393 'icmp' 'cmp3_i21_mid1' <Predicate = (!icmp_ln9_1 & icmp_ln10_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 394 [5/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 394 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 2.15>
ST_46 : Operation 395 [4/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 395 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 12> <Delay = 2.15>
ST_47 : Operation 396 [3/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 396 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 13> <Delay = 2.15>
ST_48 : Operation 397 [2/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 397 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 14> <Delay = 2.21>
ST_49 : Operation 398 [1/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 398 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i5 %select_ln9_4" [mm_kernel.cpp:10]   --->   Operation 399 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %select_ln9_4" [mm_kernel.cpp:13]   --->   Operation 400 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 401 [1/1] (1.14ns)   --->   "%add_ln13_1 = add i64 %zext_ln10_1, i64 %select_ln45" [mm_kernel.cpp:13]   --->   Operation 401 'add' 'add_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 402 [1/1] (1.12ns)   --->   "%add_ln14_1 = add i62 %zext_ln13_1, i62 %trunc_ln84" [mm_kernel.cpp:14]   --->   Operation 402 'add' 'add_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 403 [1/1] (1.06ns)   --->   "%icmp_ln14_1 = icmp_slt  i64 %add_ln13_1, i64 %sext_ln75" [mm_kernel.cpp:14]   --->   Operation 403 'icmp' 'icmp_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 404 [1/1] (0.00ns)   --->   "%buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 404 'getelementptr' 'buff_B_0_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 405 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 405 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 406 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 406 'getelementptr' 'buff_B_2_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 407 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 407 'getelementptr' 'buff_B_3_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 408 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 408 'getelementptr' 'buff_B_4_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 409 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 409 'getelementptr' 'buff_B_5_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 410 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 410 'getelementptr' 'buff_B_6_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 411 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 411 'getelementptr' 'buff_B_7_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 412 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 412 'getelementptr' 'buff_B_8_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 413 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 413 'getelementptr' 'buff_B_9_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 414 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 414 'getelementptr' 'buff_B_10_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 415 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 415 'getelementptr' 'buff_B_11_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 416 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 416 'getelementptr' 'buff_B_12_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 417 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 417 'getelementptr' 'buff_B_13_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 418 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 418 'getelementptr' 'buff_B_14_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 419 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 419 'getelementptr' 'buff_B_15_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 50 <SV = 15> <Delay = 2.26>
ST_50 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 420 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_50 : Operation 421 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 421 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_50 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%select_ln9_5 = select i1 %icmp_ln10_1, i1 %cmp3_i21_mid1, i1 %cmp3_i21" [mm_kernel.cpp:9]   --->   Operation 422 'select' 'select_ln9_5' <Predicate = (!icmp_ln9_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 423 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:10]   --->   Operation 423 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_50 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mm_kernel.cpp:10]   --->   Operation 424 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_50 : Operation 425 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln14_1 = and i1 %select_ln9_5, i1 %icmp_ln14_1" [mm_kernel.cpp:14]   --->   Operation 425 'and' 'and_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 426 [1/1] (0.38ns)   --->   "%br_ln14 = br i1 %and_ln14_1, void %.split8._crit_edge, void" [mm_kernel.cpp:14]   --->   Operation 426 'br' 'br_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.38>
ST_50 : Operation 427 [1/1] (1.12ns)   --->   "%add_ln15_2 = add i62 %add_ln14_1, i62 %mul_ln9_1" [mm_kernel.cpp:15]   --->   Operation 427 'add' 'add_ln15_2' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln15_2, i2 0" [mm_kernel.cpp:15]   --->   Operation 428 'bitconcatenate' 'shl_ln15_1' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_50 : Operation 429 [1/1] (1.14ns)   --->   "%add_ln15_3 = add i64 %shl_ln15_1, i64 %B_read" [mm_kernel.cpp:15]   --->   Operation 429 'add' 'add_ln15_3' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln15_3, i32 2, i32 63" [mm_kernel.cpp:15]   --->   Operation 430 'partselect' 'trunc_ln15_3' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_50 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i62 %trunc_ln15_3" [mm_kernel.cpp:15]   --->   Operation 431 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_50 : Operation 432 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln15_1" [mm_kernel.cpp:15]   --->   Operation 432 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>

State 51 <SV = 16> <Delay = 2.43>
ST_51 : Operation 433 [7/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 433 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 2.43>
ST_52 : Operation 434 [6/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 434 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 2.43>
ST_53 : Operation 435 [5/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 435 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 19> <Delay = 2.43>
ST_54 : Operation 436 [4/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 436 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 20> <Delay = 2.43>
ST_55 : Operation 437 [3/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 437 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 21> <Delay = 2.43>
ST_56 : Operation 438 [2/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 438 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 22> <Delay = 2.43>
ST_57 : Operation 439 [1/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 439 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 23> <Delay = 2.43>
ST_58 : Operation 440 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [mm_kernel.cpp:15]   --->   Operation 440 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 24> <Delay = 1.08>
ST_59 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %gmem1_addr_read" [mm_kernel.cpp:15]   --->   Operation 441 'bitcast' 'bitcast_ln15_1' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_59 : Operation 442 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.split8._crit_edge" [mm_kernel.cpp:15]   --->   Operation 442 'br' 'br_ln15' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.38>
ST_59 : Operation 443 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %bitcast_ln15_1, void, i32 0, void %_ZL15load_input_tilePfPA16_fiiii.exit" [mm_kernel.cpp:15]   --->   Operation 443 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 444 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_14_addr" [mm_kernel.cpp:15]   --->   Operation 444 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 445 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 14)> <Delay = 0.00>
ST_59 : Operation 446 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_13_addr" [mm_kernel.cpp:15]   --->   Operation 446 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 447 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 13)> <Delay = 0.00>
ST_59 : Operation 448 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_12_addr" [mm_kernel.cpp:15]   --->   Operation 448 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 449 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 12)> <Delay = 0.00>
ST_59 : Operation 450 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_11_addr" [mm_kernel.cpp:15]   --->   Operation 450 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 451 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 11)> <Delay = 0.00>
ST_59 : Operation 452 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_10_addr" [mm_kernel.cpp:15]   --->   Operation 452 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 453 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 10)> <Delay = 0.00>
ST_59 : Operation 454 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_9_addr" [mm_kernel.cpp:15]   --->   Operation 454 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 455 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 9)> <Delay = 0.00>
ST_59 : Operation 456 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_8_addr" [mm_kernel.cpp:15]   --->   Operation 456 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 457 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 8)> <Delay = 0.00>
ST_59 : Operation 458 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_7_addr" [mm_kernel.cpp:15]   --->   Operation 458 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 459 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 7)> <Delay = 0.00>
ST_59 : Operation 460 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_6_addr" [mm_kernel.cpp:15]   --->   Operation 460 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 461 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 6)> <Delay = 0.00>
ST_59 : Operation 462 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_5_addr" [mm_kernel.cpp:15]   --->   Operation 462 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 463 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 5)> <Delay = 0.00>
ST_59 : Operation 464 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_4_addr" [mm_kernel.cpp:15]   --->   Operation 464 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 465 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 4)> <Delay = 0.00>
ST_59 : Operation 466 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_3_addr" [mm_kernel.cpp:15]   --->   Operation 466 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 467 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 3)> <Delay = 0.00>
ST_59 : Operation 468 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_2_addr" [mm_kernel.cpp:15]   --->   Operation 468 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 469 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 2)> <Delay = 0.00>
ST_59 : Operation 470 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_1_addr" [mm_kernel.cpp:15]   --->   Operation 470 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 471 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 1)> <Delay = 0.00>
ST_59 : Operation 472 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_0_addr" [mm_kernel.cpp:15]   --->   Operation 472 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 473 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 0)> <Delay = 0.00>
ST_59 : Operation 474 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i4 %buff_B_15_addr" [mm_kernel.cpp:15]   --->   Operation 474 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge42" [mm_kernel.cpp:15]   --->   Operation 475 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 15)> <Delay = 0.00>

State 60 <SV = 10> <Delay = 1.14>
ST_60 : Operation 476 [1/1] (1.14ns)   --->   "%add_ln91 = add i64 %k, i64 16" [mm_kernel.cpp:91]   --->   Operation 476 'add' 'add_ln91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 477 [2/2] (0.00ns)   --->   "%call_ln96 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:96]   --->   Operation 477 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 11> <Delay = 0.00>
ST_61 : Operation 478 [1/2] (0.00ns)   --->   "%call_ln96 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:96]   --->   Operation 478 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 479 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 7> <Delay = 2.21>
ST_62 : Operation 480 [1/1] (0.00ns)   --->   "%indvar_flatten74 = phi i9 %add_ln46_2, void %.split14._crit_edge, i9 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:46]   --->   Operation 480 'phi' 'indvar_flatten74' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 481 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %select_ln46_1, void %.split14._crit_edge, i5 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:46]   --->   Operation 481 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 482 [1/1] (0.00ns)   --->   "%j_2 = phi i5 %add_ln47, void %.split14._crit_edge, i5 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:47]   --->   Operation 482 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 483 [1/1] (0.71ns)   --->   "%add_ln46_2 = add i9 %indvar_flatten74, i9 1" [mm_kernel.cpp:46]   --->   Operation 483 'add' 'add_ln46_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %i_1" [mm_kernel.cpp:46]   --->   Operation 484 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 485 [1/1] (1.14ns)   --->   "%empty_33 = add i64 %zext_ln46, i64 %select_ln45_1" [mm_kernel.cpp:46]   --->   Operation 485 'add' 'empty_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 486 [1/1] (1.06ns)   --->   "%cmp3_i41 = icmp_slt  i64 %empty_33, i64 %sext_ln75_1" [mm_kernel.cpp:46]   --->   Operation 486 'icmp' 'cmp3_i41' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 487 [1/1] (0.59ns)   --->   "%icmp_ln46 = icmp_eq  i9 %indvar_flatten74, i9 256" [mm_kernel.cpp:46]   --->   Operation 487 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %._crit_edge.loopexit, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:46]   --->   Operation 488 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 489 [1/1] (0.70ns)   --->   "%add_ln46 = add i5 %i_1, i5 1" [mm_kernel.cpp:46]   --->   Operation 489 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 490 [1/1] (0.63ns)   --->   "%icmp_ln47 = icmp_eq  i5 %j_2, i5 16" [mm_kernel.cpp:47]   --->   Operation 490 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 491 [1/1] (0.27ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i5 0, i5 %j_2" [mm_kernel.cpp:46]   --->   Operation 491 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 492 [1/1] (0.27ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i5 %add_ln46, i5 %i_1" [mm_kernel.cpp:46]   --->   Operation 492 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i5 %select_ln46_1" [mm_kernel.cpp:52]   --->   Operation 493 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_62 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i5 %select_ln46_1" [mm_kernel.cpp:46]   --->   Operation 494 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_62 : Operation 495 [1/1] (1.12ns)   --->   "%add_ln46_1 = add i62 %zext_ln46_2, i62 %trunc_ln45" [mm_kernel.cpp:46]   --->   Operation 495 'add' 'add_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 496 [1/1] (0.70ns)   --->   "%add_ln47 = add i5 %select_ln46, i5 1" [mm_kernel.cpp:47]   --->   Operation 496 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 497 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 63 <SV = 8> <Delay = 2.21>
ST_63 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %add_ln46" [mm_kernel.cpp:46]   --->   Operation 498 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 0.00>
ST_63 : Operation 499 [1/1] (1.14ns)   --->   "%p_mid170 = add i64 %zext_ln46_1, i64 %select_ln45_1" [mm_kernel.cpp:46]   --->   Operation 499 'add' 'p_mid170' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 500 [1/1] (1.06ns)   --->   "%cmp3_i41_mid1 = icmp_slt  i64 %p_mid170, i64 %sext_ln75_1" [mm_kernel.cpp:46]   --->   Operation 500 'icmp' 'cmp3_i41_mid1' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 501 [5/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 501 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %select_ln46" [mm_kernel.cpp:47]   --->   Operation 502 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_63 : Operation 503 [1/1] (1.14ns)   --->   "%add_ln50 = add i64 %zext_ln47, i64 %select_ln45" [mm_kernel.cpp:50]   --->   Operation 503 'add' 'add_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 504 [1/1] (1.06ns)   --->   "%icmp_ln51 = icmp_slt  i64 %add_ln50, i64 %sext_ln75" [mm_kernel.cpp:51]   --->   Operation 504 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln46)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 9> <Delay = 2.15>
ST_64 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%select_ln46_2 = select i1 %icmp_ln47, i1 %cmp3_i41_mid1, i1 %cmp3_i41" [mm_kernel.cpp:46]   --->   Operation 505 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 506 [4/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 506 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 507 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln51 = and i1 %select_ln46_2, i1 %icmp_ln51" [mm_kernel.cpp:51]   --->   Operation 507 'and' 'and_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %and_ln51, void %.split14._crit_edge, void" [mm_kernel.cpp:51]   --->   Operation 508 'br' 'br_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 65 <SV = 10> <Delay = 2.15>
ST_65 : Operation 509 [3/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 509 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 11> <Delay = 2.15>
ST_66 : Operation 510 [2/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 510 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 12> <Delay = 2.15>
ST_67 : Operation 511 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_str"   --->   Operation 511 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 512 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 512 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln52, i4 0" [mm_kernel.cpp:52]   --->   Operation 513 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 514 [1/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 514 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln46" [mm_kernel.cpp:52]   --->   Operation 515 'zext' 'zext_ln52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 516 [1/1] (0.70ns)   --->   "%add_ln52_2 = add i8 %tmp_3_cast, i8 %zext_ln52" [mm_kernel.cpp:52]   --->   Operation 516 'add' 'add_ln52_2' <Predicate = (!icmp_ln46)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i8 %add_ln52_2" [mm_kernel.cpp:52]   --->   Operation 517 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 518 [1/1] (0.00ns)   --->   "%buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln52_1" [mm_kernel.cpp:52]   --->   Operation 518 'getelementptr' 'buff_C_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 519 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:47]   --->   Operation 519 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 520 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [mm_kernel.cpp:47]   --->   Operation 520 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %select_ln46" [mm_kernel.cpp:50]   --->   Operation 521 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 522 [1/1] (1.12ns)   --->   "%add_ln51 = add i62 %zext_ln50, i62 %trunc_ln84" [mm_kernel.cpp:51]   --->   Operation 522 'add' 'add_ln51' <Predicate = (!icmp_ln46)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 13> <Delay = 2.26>
ST_68 : Operation 523 [2/2] (1.19ns)   --->   "%buff_C_load = load i8 %buff_C_addr_1" [mm_kernel.cpp:52]   --->   Operation 523 'load' 'buff_C_load' <Predicate = (and_ln51)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_68 : Operation 524 [1/1] (1.12ns)   --->   "%add_ln52 = add i62 %add_ln51, i62 %mul_ln46" [mm_kernel.cpp:52]   --->   Operation 524 'add' 'add_ln52' <Predicate = (and_ln51)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln52, i2 0" [mm_kernel.cpp:52]   --->   Operation 525 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln51)> <Delay = 0.00>
ST_68 : Operation 526 [1/1] (1.14ns)   --->   "%add_ln52_1 = add i64 %shl_ln2, i64 %C_read" [mm_kernel.cpp:52]   --->   Operation 526 'add' 'add_ln52_1' <Predicate = (and_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_1, i32 2, i32 63" [mm_kernel.cpp:52]   --->   Operation 527 'partselect' 'trunc_ln4' <Predicate = (and_ln51)> <Delay = 0.00>
ST_68 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %trunc_ln4" [mm_kernel.cpp:52]   --->   Operation 528 'sext' 'sext_ln52' <Predicate = (and_ln51)> <Delay = 0.00>
ST_68 : Operation 529 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln52" [mm_kernel.cpp:52]   --->   Operation 529 'getelementptr' 'gmem0_addr_2' <Predicate = (and_ln51)> <Delay = 0.00>

State 69 <SV = 14> <Delay = 2.43>
ST_69 : Operation 530 [1/2] (1.19ns)   --->   "%buff_C_load = load i8 %buff_C_addr_1" [mm_kernel.cpp:52]   --->   Operation 530 'load' 'buff_C_load' <Predicate = (and_ln51)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 531 [1/1] (2.43ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [mm_kernel.cpp:52]   --->   Operation 531 'writereq' 'gmem0_addr_2_req' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 15> <Delay = 2.43>
ST_70 : Operation 532 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %buff_C_load" [mm_kernel.cpp:52]   --->   Operation 532 'bitcast' 'bitcast_ln52' <Predicate = (and_ln51)> <Delay = 0.00>
ST_70 : Operation 533 [1/1] (2.43ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_2, i32 %bitcast_ln52, i4 15" [mm_kernel.cpp:52]   --->   Operation 533 'write' 'write_ln52' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 16> <Delay = 2.43>
ST_71 : Operation 534 [5/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 534 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 17> <Delay = 2.43>
ST_72 : Operation 535 [4/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 535 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 18> <Delay = 2.43>
ST_73 : Operation 536 [3/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 536 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 19> <Delay = 2.43>
ST_74 : Operation 537 [2/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 537 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 20> <Delay = 2.43>
ST_75 : Operation 538 [1/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 538 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln52 = br void %.split14._crit_edge" [mm_kernel.cpp:52]   --->   Operation 539 'br' 'br_ln52' <Predicate = (and_ln51)> <Delay = 0.00>

State 76 <SV = 8> <Delay = 1.14>
ST_76 : Operation 540 [1/1] (1.14ns)   --->   "%add_ln76 = add i64 %select_ln45, i64 16" [mm_kernel.cpp:76]   --->   Operation 540 'add' 'add_ln76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	wire read on port 'ni' [35]  (0 ns)
	'add' operation ('add_ln75_1', mm_kernel.cpp:75) [83]  (0.88 ns)
	'select' operation ('select_ln75', mm_kernel.cpp:75) [86]  (0.3 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'mul' operation ('bound82', mm_kernel.cpp:75) [94]  (2.3 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'mul' operation ('bound82', mm_kernel.cpp:75) [94]  (2.3 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:45) with incoming values : ('select_ln45_1', mm_kernel.cpp:45) [98]  (0 ns)
	'add' operation ('add_ln75', mm_kernel.cpp:75) [104]  (1.15 ns)
	'select' operation ('select_ln45_1', mm_kernel.cpp:45) [108]  (0.411 ns)

 <State 5>: 2.21ns
The critical path consists of the following:
	'phi' operation ('ii', mm_kernel.cpp:80) with incoming values : ('select_ln80_1', mm_kernel.cpp:80) [115]  (0 ns)
	'add' operation ('empty_27', mm_kernel.cpp:80) [119]  (1.15 ns)
	'icmp' operation ('cmp5', mm_kernel.cpp:80) [120]  (1.06 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid16', mm_kernel.cpp:80) [133]  (1.15 ns)
	'icmp' operation ('cmp5_mid1', mm_kernel.cpp:80) [134]  (1.06 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [138]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [138]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [138]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [138]  (2.16 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln85_2', mm_kernel.cpp:85) [153]  (1.12 ns)
	'add' operation ('add_ln85_1', mm_kernel.cpp:85) [155]  (1.15 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [159]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:85) [160]  (2.43 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [162]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [162]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [162]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [162]  (2.32 ns)

 <State 24>: 1.58ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge2', mm_kernel.cpp:85) with incoming values : ('mul8', mm_kernel.cpp:85) [165]  (0.387 ns)
	'phi' operation ('storemerge2', mm_kernel.cpp:85) with incoming values : ('mul8', mm_kernel.cpp:85) [165]  (0 ns)
	'store' operation ('store_ln85', mm_kernel.cpp:85) of variable 'storemerge2', mm_kernel.cpp:85 on array 'buff_C', mm_kernel.cpp:69 [166]  (1.2 ns)

 <State 25>: 2.04ns
The critical path consists of the following:
	'sub' operation ('sub_ln91', mm_kernel.cpp:91) [173]  (0.88 ns)
	'sub' operation ('sub_ln91_1', mm_kernel.cpp:91) [175]  (0.862 ns)
	'select' operation ('select_ln91', mm_kernel.cpp:91) [177]  (0 ns)
	'select' operation ('select_ln91_1', mm_kernel.cpp:91) [178]  (0.3 ns)

 <State 26>: 1.06ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:91) with incoming values : ('add_ln91', mm_kernel.cpp:91) [183]  (0 ns)
	'icmp' operation ('icmp_ln91', mm_kernel.cpp:91) [184]  (1.06 ns)

 <State 27>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:9) with incoming values : ('select_ln9_3', mm_kernel.cpp:9) [192]  (0 ns)
	'add' operation ('empty_29', mm_kernel.cpp:9) [196]  (1.15 ns)
	'icmp' operation ('cmp3_i', mm_kernel.cpp:9) [197]  (1.06 ns)

 <State 28>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid136', mm_kernel.cpp:9) [211]  (1.15 ns)
	'icmp' operation ('cmp3_i_mid1', mm_kernel.cpp:9) [212]  (1.06 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [217]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [217]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [217]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [217]  (2.16 ns)

 <State 33>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln15', mm_kernel.cpp:15) [229]  (1.12 ns)
	'add' operation ('add_ln15_1', mm_kernel.cpp:15) [231]  (1.15 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [235]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:15) [236]  (2.43 ns)

 <State 42>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge1', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15', mm_kernel.cpp:15) [240]  (0.387 ns)
	'phi' operation ('storemerge1', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15', mm_kernel.cpp:15) [240]  (0 ns)
	'store' operation ('store_ln15', mm_kernel.cpp:15) of variable 'storemerge1', mm_kernel.cpp:15 on array 'buff_A[9]', mm_kernel.cpp:67 [264]  (0.699 ns)

 <State 43>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', mm_kernel.cpp:9) with incoming values : ('add_ln9_5', mm_kernel.cpp:9) [312]  (0.387 ns)

 <State 44>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:9) with incoming values : ('select_ln9_6', mm_kernel.cpp:9) [313]  (0 ns)
	'add' operation ('empty_31', mm_kernel.cpp:9) [317]  (1.15 ns)
	'icmp' operation ('cmp3_i21', mm_kernel.cpp:9) [318]  (1.06 ns)

 <State 45>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid153', mm_kernel.cpp:9) [328]  (1.15 ns)
	'icmp' operation ('cmp3_i21_mid1', mm_kernel.cpp:9) [329]  (1.06 ns)

 <State 46>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9_1', mm_kernel.cpp:9) [334]  (2.16 ns)

 <State 47>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9_1', mm_kernel.cpp:9) [334]  (2.16 ns)

 <State 48>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9_1', mm_kernel.cpp:9) [334]  (2.16 ns)

 <State 49>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln13_1', mm_kernel.cpp:13) [340]  (1.15 ns)
	'icmp' operation ('icmp_ln14_1', mm_kernel.cpp:14) [342]  (1.06 ns)

 <State 50>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln15_2', mm_kernel.cpp:15) [362]  (1.12 ns)
	'add' operation ('add_ln15_3', mm_kernel.cpp:15) [364]  (1.15 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [368]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem1' (mm_kernel.cpp:15) [369]  (2.43 ns)

 <State 59>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15_1', mm_kernel.cpp:15) [373]  (0.387 ns)
	'phi' operation ('storemerge', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15_1', mm_kernel.cpp:15) [373]  (0 ns)
	'store' operation ('store_ln15', mm_kernel.cpp:15) of variable 'storemerge', mm_kernel.cpp:15 on array 'buff_B[14]', mm_kernel.cpp:68 [376]  (0.699 ns)

 <State 60>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln91', mm_kernel.cpp:91) [427]  (1.15 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:46) with incoming values : ('select_ln46_1', mm_kernel.cpp:46) [434]  (0 ns)
	'add' operation ('empty_33', mm_kernel.cpp:46) [438]  (1.15 ns)
	'icmp' operation ('cmp3_i41', mm_kernel.cpp:46) [439]  (1.06 ns)

 <State 63>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid170', mm_kernel.cpp:46) [452]  (1.15 ns)
	'icmp' operation ('cmp3_i41_mid1', mm_kernel.cpp:46) [453]  (1.06 ns)

 <State 64>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [457]  (2.16 ns)

 <State 65>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [457]  (2.16 ns)

 <State 66>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [457]  (2.16 ns)

 <State 67>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [457]  (2.16 ns)

 <State 68>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln52', mm_kernel.cpp:52) [473]  (1.12 ns)
	'add' operation ('add_ln52_1', mm_kernel.cpp:52) [475]  (1.15 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:52) [480]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem0' (mm_kernel.cpp:52) [481]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [482]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [482]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [482]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [482]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [482]  (2.43 ns)

 <State 76>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln76', mm_kernel.cpp:76) [488]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
