
Solar_Simulator_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f200  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001570  0800f458  0800f458  00010458  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109c8  080109c8  000121d8  2**0
                  CONTENTS
  4 .ARM          00000008  080109c8  080109c8  000119c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109d0  080109d0  000121d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109d0  080109d0  000119d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080109d4  080109d4  000119d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080109d8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d2c  200001d8  08010bb0  000121d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003f04  08010bb0  00012f04  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000121d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000233e1  00000000  00000000  0001220e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b04  00000000  00000000  000355ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d08  00000000  00000000  000390f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000253a0  00000000  00000000  0003ae00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000235b4  00000000  00000000  000601a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ec531  00000000  00000000  00083754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0016fc85  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 000016a7  00000000  00000000  0016fcc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000091f8  00000000  00000000  00171370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0017a568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d8 	.word	0x200001d8
 8000274:	00000000 	.word	0x00000000
 8000278:	0800f440 	.word	0x0800f440

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001dc 	.word	0x200001dc
 8000294:	0800f440 	.word	0x0800f440

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2uiz>:
 8000bd0:	004a      	lsls	r2, r1, #1
 8000bd2:	d211      	bcs.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bd4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd8:	d211      	bcs.n	8000bfe <__aeabi_d2uiz+0x2e>
 8000bda:	d50d      	bpl.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bdc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000be4:	d40e      	bmi.n	8000c04 <__aeabi_d2uiz+0x34>
 8000be6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bf2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_d2uiz+0x3a>
 8000c04:	f04f 30ff 	mov.w	r0, #4294967295
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2f>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c18:	bf24      	itt	cs
 8000c1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c22:	d90d      	bls.n	8000c40 <__aeabi_d2f+0x30>
 8000c24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c38:	bf08      	it	eq
 8000c3a:	f020 0001 	biceq.w	r0, r0, #1
 8000c3e:	4770      	bx	lr
 8000c40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c44:	d121      	bne.n	8000c8a <__aeabi_d2f+0x7a>
 8000c46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c4a:	bfbc      	itt	lt
 8000c4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	4770      	bxlt	lr
 8000c52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c5a:	f1c2 0218 	rsb	r2, r2, #24
 8000c5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c66:	fa20 f002 	lsr.w	r0, r0, r2
 8000c6a:	bf18      	it	ne
 8000c6c:	f040 0001 	orrne.w	r0, r0, #1
 8000c70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c7c:	ea40 000c 	orr.w	r0, r0, ip
 8000c80:	fa23 f302 	lsr.w	r3, r3, r2
 8000c84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c88:	e7cc      	b.n	8000c24 <__aeabi_d2f+0x14>
 8000c8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c8e:	d107      	bne.n	8000ca0 <__aeabi_d2f+0x90>
 8000c90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c94:	bf1e      	ittt	ne
 8000c96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bxne	lr
 8000ca0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <__aeabi_uldivmod>:
 8000cb0:	b953      	cbnz	r3, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb2:	b94a      	cbnz	r2, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	2800      	cmpeq	r0, #0
 8000cba:	bf1c      	itt	ne
 8000cbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc4:	f000 b97e 	b.w	8000fc4 <__aeabi_idiv0>
 8000cc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ccc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd0:	f000 f806 	bl	8000ce0 <__udivmoddi4>
 8000cd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cdc:	b004      	add	sp, #16
 8000cde:	4770      	bx	lr

08000ce0 <__udivmoddi4>:
 8000ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ce4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ce6:	460c      	mov	r4, r1
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d14d      	bne.n	8000d88 <__udivmoddi4+0xa8>
 8000cec:	428a      	cmp	r2, r1
 8000cee:	460f      	mov	r7, r1
 8000cf0:	4684      	mov	ip, r0
 8000cf2:	4696      	mov	lr, r2
 8000cf4:	fab2 f382 	clz	r3, r2
 8000cf8:	d960      	bls.n	8000dbc <__udivmoddi4+0xdc>
 8000cfa:	b14b      	cbz	r3, 8000d10 <__udivmoddi4+0x30>
 8000cfc:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d00:	f1c3 0220 	rsb	r2, r3, #32
 8000d04:	409f      	lsls	r7, r3
 8000d06:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d0a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d0e:	4317      	orrs	r7, r2
 8000d10:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d14:	fa1f f48e 	uxth.w	r4, lr
 8000d18:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d1c:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d20:	fb06 7711 	mls	r7, r6, r1, r7
 8000d24:	fb01 f004 	mul.w	r0, r1, r4
 8000d28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	d908      	bls.n	8000d42 <__udivmoddi4+0x62>
 8000d30:	eb1e 0202 	adds.w	r2, lr, r2
 8000d34:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x60>
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	f200 812d 	bhi.w	8000f9a <__udivmoddi4+0x2ba>
 8000d40:	4639      	mov	r1, r7
 8000d42:	1a12      	subs	r2, r2, r0
 8000d44:	fa1f fc8c 	uxth.w	ip, ip
 8000d48:	fbb2 f0f6 	udiv	r0, r2, r6
 8000d4c:	fb06 2210 	mls	r2, r6, r0, r2
 8000d50:	fb00 f404 	mul.w	r4, r0, r4
 8000d54:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d58:	4564      	cmp	r4, ip
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x8e>
 8000d5c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x8c>
 8000d66:	4564      	cmp	r4, ip
 8000d68:	f200 811a 	bhi.w	8000fa0 <__udivmoddi4+0x2c0>
 8000d6c:	4610      	mov	r0, r2
 8000d6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d72:	ebac 0c04 	sub.w	ip, ip, r4
 8000d76:	2100      	movs	r1, #0
 8000d78:	b125      	cbz	r5, 8000d84 <__udivmoddi4+0xa4>
 8000d7a:	fa2c f303 	lsr.w	r3, ip, r3
 8000d7e:	2200      	movs	r2, #0
 8000d80:	e9c5 3200 	strd	r3, r2, [r5]
 8000d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d905      	bls.n	8000d98 <__udivmoddi4+0xb8>
 8000d8c:	b10d      	cbz	r5, 8000d92 <__udivmoddi4+0xb2>
 8000d8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d92:	2100      	movs	r1, #0
 8000d94:	4608      	mov	r0, r1
 8000d96:	e7f5      	b.n	8000d84 <__udivmoddi4+0xa4>
 8000d98:	fab3 f183 	clz	r1, r3
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	d14d      	bne.n	8000e3c <__udivmoddi4+0x15c>
 8000da0:	42a3      	cmp	r3, r4
 8000da2:	f0c0 80f2 	bcc.w	8000f8a <__udivmoddi4+0x2aa>
 8000da6:	4290      	cmp	r0, r2
 8000da8:	f080 80ef 	bcs.w	8000f8a <__udivmoddi4+0x2aa>
 8000dac:	4606      	mov	r6, r0
 8000dae:	4623      	mov	r3, r4
 8000db0:	4608      	mov	r0, r1
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0e6      	beq.n	8000d84 <__udivmoddi4+0xa4>
 8000db6:	e9c5 6300 	strd	r6, r3, [r5]
 8000dba:	e7e3      	b.n	8000d84 <__udivmoddi4+0xa4>
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	f040 80a2 	bne.w	8000f06 <__udivmoddi4+0x226>
 8000dc2:	1a8a      	subs	r2, r1, r2
 8000dc4:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000dc8:	fa1f f68e 	uxth.w	r6, lr
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fbb2 f4f7 	udiv	r4, r2, r7
 8000dd2:	fb07 2014 	mls	r0, r7, r4, r2
 8000dd6:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000dda:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dde:	fb06 f004 	mul.w	r0, r6, r4
 8000de2:	4290      	cmp	r0, r2
 8000de4:	d90f      	bls.n	8000e06 <__udivmoddi4+0x126>
 8000de6:	eb1e 0202 	adds.w	r2, lr, r2
 8000dea:	f104 38ff 	add.w	r8, r4, #4294967295
 8000dee:	bf2c      	ite	cs
 8000df0:	f04f 0901 	movcs.w	r9, #1
 8000df4:	f04f 0900 	movcc.w	r9, #0
 8000df8:	4290      	cmp	r0, r2
 8000dfa:	d903      	bls.n	8000e04 <__udivmoddi4+0x124>
 8000dfc:	f1b9 0f00 	cmp.w	r9, #0
 8000e00:	f000 80c8 	beq.w	8000f94 <__udivmoddi4+0x2b4>
 8000e04:	4644      	mov	r4, r8
 8000e06:	1a12      	subs	r2, r2, r0
 8000e08:	fa1f fc8c 	uxth.w	ip, ip
 8000e0c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e10:	fb07 2210 	mls	r2, r7, r0, r2
 8000e14:	fb00 f606 	mul.w	r6, r0, r6
 8000e18:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e1c:	4566      	cmp	r6, ip
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x152>
 8000e20:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e28:	d202      	bcs.n	8000e30 <__udivmoddi4+0x150>
 8000e2a:	4566      	cmp	r6, ip
 8000e2c:	f200 80bb 	bhi.w	8000fa6 <__udivmoddi4+0x2c6>
 8000e30:	4610      	mov	r0, r2
 8000e32:	ebac 0c06 	sub.w	ip, ip, r6
 8000e36:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e3a:	e79d      	b.n	8000d78 <__udivmoddi4+0x98>
 8000e3c:	f1c1 0620 	rsb	r6, r1, #32
 8000e40:	408b      	lsls	r3, r1
 8000e42:	fa04 fe01 	lsl.w	lr, r4, r1
 8000e46:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4a:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e4e:	40f4      	lsrs	r4, r6
 8000e50:	408a      	lsls	r2, r1
 8000e52:	431f      	orrs	r7, r3
 8000e54:	ea4e 030c 	orr.w	r3, lr, ip
 8000e58:	fa00 fe01 	lsl.w	lr, r0, r1
 8000e5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e60:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e64:	fa1f fc87 	uxth.w	ip, r7
 8000e68:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6c:	fb08 4410 	mls	r4, r8, r0, r4
 8000e70:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e74:	fb00 f90c 	mul.w	r9, r0, ip
 8000e78:	45a1      	cmp	r9, r4
 8000e7a:	d90e      	bls.n	8000e9a <__udivmoddi4+0x1ba>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e82:	bf2c      	ite	cs
 8000e84:	f04f 0b01 	movcs.w	fp, #1
 8000e88:	f04f 0b00 	movcc.w	fp, #0
 8000e8c:	45a1      	cmp	r9, r4
 8000e8e:	d903      	bls.n	8000e98 <__udivmoddi4+0x1b8>
 8000e90:	f1bb 0f00 	cmp.w	fp, #0
 8000e94:	f000 8093 	beq.w	8000fbe <__udivmoddi4+0x2de>
 8000e98:	4650      	mov	r0, sl
 8000e9a:	eba4 0409 	sub.w	r4, r4, r9
 8000e9e:	fa1f f983 	uxth.w	r9, r3
 8000ea2:	fbb4 f3f8 	udiv	r3, r4, r8
 8000ea6:	fb08 4413 	mls	r4, r8, r3, r4
 8000eaa:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb2:	45a4      	cmp	ip, r4
 8000eb4:	d906      	bls.n	8000ec4 <__udivmoddi4+0x1e4>
 8000eb6:	193c      	adds	r4, r7, r4
 8000eb8:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ebc:	d201      	bcs.n	8000ec2 <__udivmoddi4+0x1e2>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d87a      	bhi.n	8000fb8 <__udivmoddi4+0x2d8>
 8000ec2:	4643      	mov	r3, r8
 8000ec4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ec8:	eba4 040c 	sub.w	r4, r4, ip
 8000ecc:	fba0 9802 	umull	r9, r8, r0, r2
 8000ed0:	4544      	cmp	r4, r8
 8000ed2:	46cc      	mov	ip, r9
 8000ed4:	4643      	mov	r3, r8
 8000ed6:	d302      	bcc.n	8000ede <__udivmoddi4+0x1fe>
 8000ed8:	d106      	bne.n	8000ee8 <__udivmoddi4+0x208>
 8000eda:	45ce      	cmp	lr, r9
 8000edc:	d204      	bcs.n	8000ee8 <__udivmoddi4+0x208>
 8000ede:	3801      	subs	r0, #1
 8000ee0:	ebb9 0c02 	subs.w	ip, r9, r2
 8000ee4:	eb68 0307 	sbc.w	r3, r8, r7
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x222>
 8000eea:	ebbe 020c 	subs.w	r2, lr, ip
 8000eee:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ef6:	fa22 f301 	lsr.w	r3, r2, r1
 8000efa:	40cc      	lsrs	r4, r1
 8000efc:	431e      	orrs	r6, r3
 8000efe:	e9c5 6400 	strd	r6, r4, [r5]
 8000f02:	2100      	movs	r1, #0
 8000f04:	e73e      	b.n	8000d84 <__udivmoddi4+0xa4>
 8000f06:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f0a:	f1c3 0120 	rsb	r1, r3, #32
 8000f0e:	fa04 f203 	lsl.w	r2, r4, r3
 8000f12:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f16:	40cc      	lsrs	r4, r1
 8000f18:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f1c:	fa20 f101 	lsr.w	r1, r0, r1
 8000f20:	fa1f f68e 	uxth.w	r6, lr
 8000f24:	fbb4 f0f7 	udiv	r0, r4, r7
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	fb07 4410 	mls	r4, r7, r0, r4
 8000f2e:	0c11      	lsrs	r1, r2, #16
 8000f30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000f34:	fb00 f406 	mul.w	r4, r0, r6
 8000f38:	428c      	cmp	r4, r1
 8000f3a:	d90e      	bls.n	8000f5a <__udivmoddi4+0x27a>
 8000f3c:	eb1e 0101 	adds.w	r1, lr, r1
 8000f40:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f44:	bf2c      	ite	cs
 8000f46:	f04f 0901 	movcs.w	r9, #1
 8000f4a:	f04f 0900 	movcc.w	r9, #0
 8000f4e:	428c      	cmp	r4, r1
 8000f50:	d902      	bls.n	8000f58 <__udivmoddi4+0x278>
 8000f52:	f1b9 0f00 	cmp.w	r9, #0
 8000f56:	d02c      	beq.n	8000fb2 <__udivmoddi4+0x2d2>
 8000f58:	4640      	mov	r0, r8
 8000f5a:	1b09      	subs	r1, r1, r4
 8000f5c:	b292      	uxth	r2, r2
 8000f5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000f62:	fb07 1114 	mls	r1, r7, r4, r1
 8000f66:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f6a:	fb04 f106 	mul.w	r1, r4, r6
 8000f6e:	4291      	cmp	r1, r2
 8000f70:	d907      	bls.n	8000f82 <__udivmoddi4+0x2a2>
 8000f72:	eb1e 0202 	adds.w	r2, lr, r2
 8000f76:	f104 38ff 	add.w	r8, r4, #4294967295
 8000f7a:	d201      	bcs.n	8000f80 <__udivmoddi4+0x2a0>
 8000f7c:	4291      	cmp	r1, r2
 8000f7e:	d815      	bhi.n	8000fac <__udivmoddi4+0x2cc>
 8000f80:	4644      	mov	r4, r8
 8000f82:	1a52      	subs	r2, r2, r1
 8000f84:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000f88:	e721      	b.n	8000dce <__udivmoddi4+0xee>
 8000f8a:	1a86      	subs	r6, r0, r2
 8000f8c:	eb64 0303 	sbc.w	r3, r4, r3
 8000f90:	2001      	movs	r0, #1
 8000f92:	e70e      	b.n	8000db2 <__udivmoddi4+0xd2>
 8000f94:	3c02      	subs	r4, #2
 8000f96:	4472      	add	r2, lr
 8000f98:	e735      	b.n	8000e06 <__udivmoddi4+0x126>
 8000f9a:	3902      	subs	r1, #2
 8000f9c:	4472      	add	r2, lr
 8000f9e:	e6d0      	b.n	8000d42 <__udivmoddi4+0x62>
 8000fa0:	44f4      	add	ip, lr
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	e6e3      	b.n	8000d6e <__udivmoddi4+0x8e>
 8000fa6:	44f4      	add	ip, lr
 8000fa8:	3802      	subs	r0, #2
 8000faa:	e742      	b.n	8000e32 <__udivmoddi4+0x152>
 8000fac:	3c02      	subs	r4, #2
 8000fae:	4472      	add	r2, lr
 8000fb0:	e7e7      	b.n	8000f82 <__udivmoddi4+0x2a2>
 8000fb2:	3802      	subs	r0, #2
 8000fb4:	4471      	add	r1, lr
 8000fb6:	e7d0      	b.n	8000f5a <__udivmoddi4+0x27a>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	443c      	add	r4, r7
 8000fbc:	e782      	b.n	8000ec4 <__udivmoddi4+0x1e4>
 8000fbe:	3802      	subs	r0, #2
 8000fc0:	443c      	add	r4, r7
 8000fc2:	e76a      	b.n	8000e9a <__udivmoddi4+0x1ba>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <SPI_Transmit>:
    	return 0xFFFF;
    }
}

void SPI_Transmit(uint8_t *txData, uint16_t len)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	807b      	strh	r3, [r7, #2]
    // Enable the chip select (CS) line if using software NSS
    //HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_RESET);
    // Transmit data
    //uint16_t length = 1;//strlen((char *)txData);

    if (HAL_SPI_Transmit(&hspi2, txData, len, HAL_MAX_DELAY) != HAL_OK)
 8000fd4:	887a      	ldrh	r2, [r7, #2]
 8000fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fda:	6879      	ldr	r1, [r7, #4]
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <SPI_Transmit+0x2c>)
 8000fde:	f009 f9ad 	bl	800a33c <HAL_SPI_Transmit>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SPI_Transmit+0x24>
    {
        // Handle error
        Error_Handler();
 8000fe8:	f002 fb54 	bl	8003694 <Error_Handler>
    }

    // Disable the chip select (CS) line
    //HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_SET);
}
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	200002e8 	.word	0x200002e8

08000ff8 <writeBuffer>:
  uint8_t tog_cmd[] = {Vcom, 0x00};
  SPI_Transmit(&tog_cmd, 2); //write line command (bits reversed)
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_RESET);
}

void writeBuffer(){
 8000ff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ffc:	b087      	sub	sp, #28
 8000ffe:	af00      	add	r7, sp, #0
  uint16_t i, currentline;
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001006:	4844      	ldr	r0, [pc, #272]	@ (8001118 <writeBuffer+0x120>)
 8001008:	f005 fef6 	bl	8006df8 <HAL_GPIO_WritePin>

  uint8_t temp = (0x01 | Vcom);
 800100c:	4b43      	ldr	r3, [pc, #268]	@ (800111c <writeBuffer+0x124>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	b2db      	uxtb	r3, r3
 8001016:	717b      	strb	r3, [r7, #5]
  SPI_Transmit(&temp, 1);
 8001018:	1d7b      	adds	r3, r7, #5
 800101a:	2101      	movs	r1, #1
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ffd3 	bl	8000fc8 <SPI_Transmit>
  Vcom = Vcom ? 0x00 : 0x02;
 8001022:	4b3e      	ldr	r3, [pc, #248]	@ (800111c <writeBuffer+0x124>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <writeBuffer+0x36>
 800102a:	2200      	movs	r2, #0
 800102c:	e000      	b.n	8001030 <writeBuffer+0x38>
 800102e:	2202      	movs	r2, #2
 8001030:	4b3a      	ldr	r3, [pc, #232]	@ (800111c <writeBuffer+0x124>)
 8001032:	701a      	strb	r2, [r3, #0]

  uint8_t bytes_per_line = 50;
 8001034:	2332      	movs	r3, #50	@ 0x32
 8001036:	757b      	strb	r3, [r7, #21]
  uint16_t totalbytes = 12000;
 8001038:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 800103c:	827b      	strh	r3, [r7, #18]

  for (i = 0; i < totalbytes; i += bytes_per_line) {
 800103e:	2300      	movs	r3, #0
 8001040:	82fb      	strh	r3, [r7, #22]
 8001042:	e053      	b.n	80010ec <writeBuffer+0xf4>
 8001044:	466b      	mov	r3, sp
 8001046:	461e      	mov	r6, r3
    uint8_t line[bytes_per_line + 2];
 8001048:	7d7b      	ldrb	r3, [r7, #21]
 800104a:	1c99      	adds	r1, r3, #2
 800104c:	1e4b      	subs	r3, r1, #1
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	460a      	mov	r2, r1
 8001052:	2300      	movs	r3, #0
 8001054:	4614      	mov	r4, r2
 8001056:	461d      	mov	r5, r3
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	f04f 0300 	mov.w	r3, #0
 8001060:	00eb      	lsls	r3, r5, #3
 8001062:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001066:	00e2      	lsls	r2, r4, #3
 8001068:	460a      	mov	r2, r1
 800106a:	2300      	movs	r3, #0
 800106c:	4690      	mov	r8, r2
 800106e:	4699      	mov	r9, r3
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800107c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001080:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001084:	460b      	mov	r3, r1
 8001086:	3307      	adds	r3, #7
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	ebad 0d03 	sub.w	sp, sp, r3
 8001090:	466b      	mov	r3, sp
 8001092:	3300      	adds	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]

    // Send address byte
    currentline = ((i + 1) / (400 / 8)) + 1;
 8001096:	8afb      	ldrh	r3, [r7, #22]
 8001098:	3301      	adds	r3, #1
 800109a:	4a21      	ldr	r2, [pc, #132]	@ (8001120 <writeBuffer+0x128>)
 800109c:	fb82 1203 	smull	r1, r2, r2, r3
 80010a0:	1112      	asrs	r2, r2, #4
 80010a2:	17db      	asrs	r3, r3, #31
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	3301      	adds	r3, #1
 80010aa:	80fb      	strh	r3, [r7, #6]
    line[0] = currentline;
 80010ac:	88fb      	ldrh	r3, [r7, #6]
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	701a      	strb	r2, [r3, #0]
    // copy over this line
    memcpy(line + 1, sharpmem_buffer + i, bytes_per_line);
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	1c58      	adds	r0, r3, #1
 80010b8:	8afb      	ldrh	r3, [r7, #22]
 80010ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001124 <writeBuffer+0x12c>)
 80010bc:	4413      	add	r3, r2
 80010be:	7d7a      	ldrb	r2, [r7, #21]
 80010c0:	4619      	mov	r1, r3
 80010c2:	f00c f86a 	bl	800d19a <memcpy>
    // Send end of line
    line[bytes_per_line + 1] = 0x00;
 80010c6:	7d7b      	ldrb	r3, [r7, #21]
 80010c8:	3301      	adds	r3, #1
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	2100      	movs	r1, #0
 80010ce:	54d1      	strb	r1, [r2, r3]
    // send it!
    //spidev->transfer(line, bytes_per_line + 2);
    SPI_Transmit(line, bytes_per_line + 2);
 80010d0:	7d7b      	ldrb	r3, [r7, #21]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	3302      	adds	r3, #2
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	4619      	mov	r1, r3
 80010da:	68b8      	ldr	r0, [r7, #8]
 80010dc:	f7ff ff74 	bl	8000fc8 <SPI_Transmit>
 80010e0:	46b5      	mov	sp, r6
  for (i = 0; i < totalbytes; i += bytes_per_line) {
 80010e2:	7d7b      	ldrb	r3, [r7, #21]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	4413      	add	r3, r2
 80010ea:	82fb      	strh	r3, [r7, #22]
 80010ec:	8afa      	ldrh	r2, [r7, #22]
 80010ee:	8a7b      	ldrh	r3, [r7, #18]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d3a7      	bcc.n	8001044 <writeBuffer+0x4c>
  }
  uint8_t zerob = 0b00000000;
 80010f4:	2300      	movs	r3, #0
 80010f6:	713b      	strb	r3, [r7, #4]
  SPI_Transmit(&zerob, 1);
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2101      	movs	r1, #1
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ff63 	bl	8000fc8 <SPI_Transmit>

  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_RESET);
 8001102:	2200      	movs	r2, #0
 8001104:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001108:	4803      	ldr	r0, [pc, #12]	@ (8001118 <writeBuffer+0x120>)
 800110a:	f005 fe75 	bl	8006df8 <HAL_GPIO_WritePin>

}
 800110e:	bf00      	nop
 8001110:	371c      	adds	r7, #28
 8001112:	46bd      	mov	sp, r7
 8001114:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001118:	42020400 	.word	0x42020400
 800111c:	200007e2 	.word	0x200007e2
 8001120:	51eb851f 	.word	0x51eb851f
 8001124:	200007e4 	.word	0x200007e4

08001128 <init_buffer>:

void init_buffer(){
 8001128:	b590      	push	{r4, r7, lr}
 800112a:	b085      	sub	sp, #20
 800112c:	af04      	add	r7, sp, #16


	  // set all pixels in frame buffer to 1
	  for (i = 0; i < 12000; i++) {
 800112e:	4b60      	ldr	r3, [pc, #384]	@ (80012b0 <init_buffer+0x188>)
 8001130:	2200      	movs	r2, #0
 8001132:	801a      	strh	r2, [r3, #0]
 8001134:	e00d      	b.n	8001152 <init_buffer+0x2a>
		  sharpmem_buffer[i] = 255;
 8001136:	4b5e      	ldr	r3, [pc, #376]	@ (80012b0 <init_buffer+0x188>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	b29b      	uxth	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	4b5d      	ldr	r3, [pc, #372]	@ (80012b4 <init_buffer+0x18c>)
 8001140:	21ff      	movs	r1, #255	@ 0xff
 8001142:	5499      	strb	r1, [r3, r2]
	  for (i = 0; i < 12000; i++) {
 8001144:	4b5a      	ldr	r3, [pc, #360]	@ (80012b0 <init_buffer+0x188>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	b29b      	uxth	r3, r3
 800114a:	3301      	adds	r3, #1
 800114c:	b29a      	uxth	r2, r3
 800114e:	4b58      	ldr	r3, [pc, #352]	@ (80012b0 <init_buffer+0x188>)
 8001150:	801a      	strh	r2, [r3, #0]
 8001152:	4b57      	ldr	r3, [pc, #348]	@ (80012b0 <init_buffer+0x188>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	f642 62df 	movw	r2, #11999	@ 0x2edf
 800115c:	4293      	cmp	r3, r2
 800115e:	d9ea      	bls.n	8001136 <init_buffer+0xe>
	  writeLine(30, 110, 260, 110, 0);

	  writeLine(30, 130, 30, 230, 0);
	  writeLine(30, 230, 260, 230, 0); */

	  writeLine(40, 50, 40, 200, 0);
 8001160:	2300      	movs	r3, #0
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	23c8      	movs	r3, #200	@ 0xc8
 8001166:	2228      	movs	r2, #40	@ 0x28
 8001168:	2132      	movs	r1, #50	@ 0x32
 800116a:	2028      	movs	r0, #40	@ 0x28
 800116c:	f000 fa64 	bl	8001638 <writeLine>
	  writeLine(40, 200, 320, 200, 0);
 8001170:	2300      	movs	r3, #0
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	23c8      	movs	r3, #200	@ 0xc8
 8001176:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800117a:	21c8      	movs	r1, #200	@ 0xc8
 800117c:	2028      	movs	r0, #40	@ 0x28
 800117e:	f000 fa5b 	bl	8001638 <writeLine>
		  uint16_t y2_mapped =  map(V_sc[i+1]/Z_sc[i+1], 0, .075, 110, 10);

		  writeLine(x1_mapped, y1_mapped, x2_mapped, y2_mapped, 0);
	  }*/

	  for (i = 0; i < 60; i++) {
 8001182:	4b4b      	ldr	r3, [pc, #300]	@ (80012b0 <init_buffer+0x188>)
 8001184:	2200      	movs	r2, #0
 8001186:	801a      	strh	r2, [r3, #0]
 8001188:	e156      	b.n	8001438 <init_buffer+0x310>


			  if(A_buffer_active == 1){
 800118a:	4b4b      	ldr	r3, [pc, #300]	@ (80012b8 <init_buffer+0x190>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b01      	cmp	r3, #1
 8001192:	f040 80ab 	bne.w	80012ec <init_buffer+0x1c4>
				  x1_mapped =  map(V_sc_interp_A[i], 0, 5, 40, 320);
 8001196:	4b46      	ldr	r3, [pc, #280]	@ (80012b0 <init_buffer+0x188>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	b29b      	uxth	r3, r3
 800119c:	4a47      	ldr	r2, [pc, #284]	@ (80012bc <init_buffer+0x194>)
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	ed9f 2a46 	vldr	s4, [pc, #280]	@ 80012c0 <init_buffer+0x198>
 80011aa:	eddf 1a46 	vldr	s3, [pc, #280]	@ 80012c4 <init_buffer+0x19c>
 80011ae:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 80011b2:	eddf 0a45 	vldr	s1, [pc, #276]	@ 80012c8 <init_buffer+0x1a0>
 80011b6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ba:	f000 fdcb 	bl	8001d54 <map>
 80011be:	eef0 7a40 	vmov.f32	s15, s0
 80011c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011c6:	ee17 3a90 	vmov	r3, s15
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	4b3f      	ldr	r3, [pc, #252]	@ (80012cc <init_buffer+0x1a4>)
 80011ce:	801a      	strh	r2, [r3, #0]
				  x2_mapped =  map(V_sc_interp_A[i+1], 0, 5, 40, 320);
 80011d0:	4b37      	ldr	r3, [pc, #220]	@ (80012b0 <init_buffer+0x188>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	3301      	adds	r3, #1
 80011d8:	4a38      	ldr	r2, [pc, #224]	@ (80012bc <init_buffer+0x194>)
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	edd3 7a00 	vldr	s15, [r3]
 80011e2:	ed9f 2a37 	vldr	s4, [pc, #220]	@ 80012c0 <init_buffer+0x198>
 80011e6:	eddf 1a37 	vldr	s3, [pc, #220]	@ 80012c4 <init_buffer+0x19c>
 80011ea:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 80011ee:	eddf 0a36 	vldr	s1, [pc, #216]	@ 80012c8 <init_buffer+0x1a0>
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f000 fdad 	bl	8001d54 <map>
 80011fa:	eef0 7a40 	vmov.f32	s15, s0
 80011fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001202:	ee17 3a90 	vmov	r3, s15
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b31      	ldr	r3, [pc, #196]	@ (80012d0 <init_buffer+0x1a8>)
 800120a:	801a      	strh	r2, [r3, #0]
				  y1_mapped =  map(V_sc_interp_A[i]/Z_sc_interp_A[i], 0, .05, 200, 50);
 800120c:	4b28      	ldr	r3, [pc, #160]	@ (80012b0 <init_buffer+0x188>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	b29b      	uxth	r3, r3
 8001212:	4a2a      	ldr	r2, [pc, #168]	@ (80012bc <init_buffer+0x194>)
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	ed93 7a00 	vldr	s14, [r3]
 800121c:	4b24      	ldr	r3, [pc, #144]	@ (80012b0 <init_buffer+0x188>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	b29b      	uxth	r3, r3
 8001222:	4a2c      	ldr	r2, [pc, #176]	@ (80012d4 <init_buffer+0x1ac>)
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	edd3 7a00 	vldr	s15, [r3]
 800122c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001230:	ed9f 2a29 	vldr	s4, [pc, #164]	@ 80012d8 <init_buffer+0x1b0>
 8001234:	eddf 1a29 	vldr	s3, [pc, #164]	@ 80012dc <init_buffer+0x1b4>
 8001238:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 80012e0 <init_buffer+0x1b8>
 800123c:	eddf 0a22 	vldr	s1, [pc, #136]	@ 80012c8 <init_buffer+0x1a0>
 8001240:	eeb0 0a66 	vmov.f32	s0, s13
 8001244:	f000 fd86 	bl	8001d54 <map>
 8001248:	eef0 7a40 	vmov.f32	s15, s0
 800124c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001250:	ee17 3a90 	vmov	r3, s15
 8001254:	b29a      	uxth	r2, r3
 8001256:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <init_buffer+0x1bc>)
 8001258:	801a      	strh	r2, [r3, #0]
				  y2_mapped =  map(V_sc_interp_A[i+1]/Z_sc_interp_A[i+1], 0, .05, 200, 50);
 800125a:	4b15      	ldr	r3, [pc, #84]	@ (80012b0 <init_buffer+0x188>)
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	b29b      	uxth	r3, r3
 8001260:	3301      	adds	r3, #1
 8001262:	4a16      	ldr	r2, [pc, #88]	@ (80012bc <init_buffer+0x194>)
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	4413      	add	r3, r2
 8001268:	ed93 7a00 	vldr	s14, [r3]
 800126c:	4b10      	ldr	r3, [pc, #64]	@ (80012b0 <init_buffer+0x188>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	b29b      	uxth	r3, r3
 8001272:	3301      	adds	r3, #1
 8001274:	4a17      	ldr	r2, [pc, #92]	@ (80012d4 <init_buffer+0x1ac>)
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	edd3 7a00 	vldr	s15, [r3]
 800127e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001282:	ed9f 2a15 	vldr	s4, [pc, #84]	@ 80012d8 <init_buffer+0x1b0>
 8001286:	eddf 1a15 	vldr	s3, [pc, #84]	@ 80012dc <init_buffer+0x1b4>
 800128a:	ed9f 1a15 	vldr	s2, [pc, #84]	@ 80012e0 <init_buffer+0x1b8>
 800128e:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 80012c8 <init_buffer+0x1a0>
 8001292:	eeb0 0a66 	vmov.f32	s0, s13
 8001296:	f000 fd5d 	bl	8001d54 <map>
 800129a:	eef0 7a40 	vmov.f32	s15, s0
 800129e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a2:	ee17 3a90 	vmov	r3, s15
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <init_buffer+0x1c0>)
 80012aa:	801a      	strh	r2, [r3, #0]
 80012ac:	e0a9      	b.n	8001402 <init_buffer+0x2da>
 80012ae:	bf00      	nop
 80012b0:	200037b8 	.word	0x200037b8
 80012b4:	200007e4 	.word	0x200007e4
 80012b8:	20000000 	.word	0x20000000
 80012bc:	200037bc 	.word	0x200037bc
 80012c0:	43a00000 	.word	0x43a00000
 80012c4:	42200000 	.word	0x42200000
 80012c8:	00000000 	.word	0x00000000
 80012cc:	200037b0 	.word	0x200037b0
 80012d0:	200037b2 	.word	0x200037b2
 80012d4:	200038b8 	.word	0x200038b8
 80012d8:	42480000 	.word	0x42480000
 80012dc:	43480000 	.word	0x43480000
 80012e0:	3d4ccccd 	.word	0x3d4ccccd
 80012e4:	200037b4 	.word	0x200037b4
 80012e8:	200037b6 	.word	0x200037b6
			  }
			  else{
				  x1_mapped =  map(V_sc_interp_B[i], 0, 5, 40, 320);
 80012ec:	4b66      	ldr	r3, [pc, #408]	@ (8001488 <init_buffer+0x360>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	4a66      	ldr	r2, [pc, #408]	@ (800148c <init_buffer+0x364>)
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	ed9f 2a64 	vldr	s4, [pc, #400]	@ 8001490 <init_buffer+0x368>
 8001300:	eddf 1a64 	vldr	s3, [pc, #400]	@ 8001494 <init_buffer+0x36c>
 8001304:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8001308:	eddf 0a63 	vldr	s1, [pc, #396]	@ 8001498 <init_buffer+0x370>
 800130c:	eeb0 0a67 	vmov.f32	s0, s15
 8001310:	f000 fd20 	bl	8001d54 <map>
 8001314:	eef0 7a40 	vmov.f32	s15, s0
 8001318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800131c:	ee17 3a90 	vmov	r3, s15
 8001320:	b29a      	uxth	r2, r3
 8001322:	4b5e      	ldr	r3, [pc, #376]	@ (800149c <init_buffer+0x374>)
 8001324:	801a      	strh	r2, [r3, #0]
				  x2_mapped =  map(V_sc_interp_B[i+1], 0, 5, 40, 320);
 8001326:	4b58      	ldr	r3, [pc, #352]	@ (8001488 <init_buffer+0x360>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	b29b      	uxth	r3, r3
 800132c:	3301      	adds	r3, #1
 800132e:	4a57      	ldr	r2, [pc, #348]	@ (800148c <init_buffer+0x364>)
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	edd3 7a00 	vldr	s15, [r3]
 8001338:	ed9f 2a55 	vldr	s4, [pc, #340]	@ 8001490 <init_buffer+0x368>
 800133c:	eddf 1a55 	vldr	s3, [pc, #340]	@ 8001494 <init_buffer+0x36c>
 8001340:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8001344:	eddf 0a54 	vldr	s1, [pc, #336]	@ 8001498 <init_buffer+0x370>
 8001348:	eeb0 0a67 	vmov.f32	s0, s15
 800134c:	f000 fd02 	bl	8001d54 <map>
 8001350:	eef0 7a40 	vmov.f32	s15, s0
 8001354:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001358:	ee17 3a90 	vmov	r3, s15
 800135c:	b29a      	uxth	r2, r3
 800135e:	4b50      	ldr	r3, [pc, #320]	@ (80014a0 <init_buffer+0x378>)
 8001360:	801a      	strh	r2, [r3, #0]
				  y1_mapped =  map(V_sc_interp_B[i]/Z_sc_interp_B[i], 0, .05, 200, 50);
 8001362:	4b49      	ldr	r3, [pc, #292]	@ (8001488 <init_buffer+0x360>)
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	b29b      	uxth	r3, r3
 8001368:	4a48      	ldr	r2, [pc, #288]	@ (800148c <init_buffer+0x364>)
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	ed93 7a00 	vldr	s14, [r3]
 8001372:	4b45      	ldr	r3, [pc, #276]	@ (8001488 <init_buffer+0x360>)
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	b29b      	uxth	r3, r3
 8001378:	4a4a      	ldr	r2, [pc, #296]	@ (80014a4 <init_buffer+0x37c>)
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4413      	add	r3, r2
 800137e:	edd3 7a00 	vldr	s15, [r3]
 8001382:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001386:	ed9f 2a48 	vldr	s4, [pc, #288]	@ 80014a8 <init_buffer+0x380>
 800138a:	eddf 1a48 	vldr	s3, [pc, #288]	@ 80014ac <init_buffer+0x384>
 800138e:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 80014b0 <init_buffer+0x388>
 8001392:	eddf 0a41 	vldr	s1, [pc, #260]	@ 8001498 <init_buffer+0x370>
 8001396:	eeb0 0a66 	vmov.f32	s0, s13
 800139a:	f000 fcdb 	bl	8001d54 <map>
 800139e:	eef0 7a40 	vmov.f32	s15, s0
 80013a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a6:	ee17 3a90 	vmov	r3, s15
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b41      	ldr	r3, [pc, #260]	@ (80014b4 <init_buffer+0x38c>)
 80013ae:	801a      	strh	r2, [r3, #0]
				  y2_mapped =  map(V_sc_interp_B[i+1]/Z_sc_interp_B[i+1], 0, .05, 200, 50);
 80013b0:	4b35      	ldr	r3, [pc, #212]	@ (8001488 <init_buffer+0x360>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	3301      	adds	r3, #1
 80013b8:	4a34      	ldr	r2, [pc, #208]	@ (800148c <init_buffer+0x364>)
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4413      	add	r3, r2
 80013be:	ed93 7a00 	vldr	s14, [r3]
 80013c2:	4b31      	ldr	r3, [pc, #196]	@ (8001488 <init_buffer+0x360>)
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	3301      	adds	r3, #1
 80013ca:	4a36      	ldr	r2, [pc, #216]	@ (80014a4 <init_buffer+0x37c>)
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	4413      	add	r3, r2
 80013d0:	edd3 7a00 	vldr	s15, [r3]
 80013d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80013d8:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 80014a8 <init_buffer+0x380>
 80013dc:	eddf 1a33 	vldr	s3, [pc, #204]	@ 80014ac <init_buffer+0x384>
 80013e0:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 80014b0 <init_buffer+0x388>
 80013e4:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8001498 <init_buffer+0x370>
 80013e8:	eeb0 0a66 	vmov.f32	s0, s13
 80013ec:	f000 fcb2 	bl	8001d54 <map>
 80013f0:	eef0 7a40 	vmov.f32	s15, s0
 80013f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f8:	ee17 3a90 	vmov	r3, s15
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	4b2e      	ldr	r3, [pc, #184]	@ (80014b8 <init_buffer+0x390>)
 8001400:	801a      	strh	r2, [r3, #0]
			  }
		  writeLine(x1_mapped, y1_mapped, x2_mapped, y2_mapped, 0);
 8001402:	4b26      	ldr	r3, [pc, #152]	@ (800149c <init_buffer+0x374>)
 8001404:	881b      	ldrh	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	b218      	sxth	r0, r3
 800140a:	4b2a      	ldr	r3, [pc, #168]	@ (80014b4 <init_buffer+0x38c>)
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	b29b      	uxth	r3, r3
 8001410:	b219      	sxth	r1, r3
 8001412:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <init_buffer+0x378>)
 8001414:	881b      	ldrh	r3, [r3, #0]
 8001416:	b29b      	uxth	r3, r3
 8001418:	b21a      	sxth	r2, r3
 800141a:	4b27      	ldr	r3, [pc, #156]	@ (80014b8 <init_buffer+0x390>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	b29b      	uxth	r3, r3
 8001420:	b21b      	sxth	r3, r3
 8001422:	2400      	movs	r4, #0
 8001424:	9400      	str	r4, [sp, #0]
 8001426:	f000 f907 	bl	8001638 <writeLine>
	  for (i = 0; i < 60; i++) {
 800142a:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <init_buffer+0x360>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	b29b      	uxth	r3, r3
 8001430:	3301      	adds	r3, #1
 8001432:	b29a      	uxth	r2, r3
 8001434:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <init_buffer+0x360>)
 8001436:	801a      	strh	r2, [r3, #0]
 8001438:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <init_buffer+0x360>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b29b      	uxth	r3, r3
 800143e:	2b3b      	cmp	r3, #59	@ 0x3b
 8001440:	f67f aea3 	bls.w	800118a <init_buffer+0x62>
	  }

	  drawString(120,210,"Output Voltage [V]", 0, 1, 1, 1);
 8001444:	2301      	movs	r3, #1
 8001446:	9302      	str	r3, [sp, #8]
 8001448:	2301      	movs	r3, #1
 800144a:	9301      	str	r3, [sp, #4]
 800144c:	2301      	movs	r3, #1
 800144e:	9300      	str	r3, [sp, #0]
 8001450:	2300      	movs	r3, #0
 8001452:	4a1a      	ldr	r2, [pc, #104]	@ (80014bc <init_buffer+0x394>)
 8001454:	21d2      	movs	r1, #210	@ 0xd2
 8001456:	2078      	movs	r0, #120	@ 0x78
 8001458:	f000 fbf2 	bl	8001c40 <drawString>
	  rotation = 3;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <init_buffer+0x398>)
 800145e:	2203      	movs	r2, #3
 8001460:	701a      	strb	r2, [r3, #0]
	  drawString(60,25,"Output Current [mA]", 0, 1, 1, 1);
 8001462:	2301      	movs	r3, #1
 8001464:	9302      	str	r3, [sp, #8]
 8001466:	2301      	movs	r3, #1
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	2301      	movs	r3, #1
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2300      	movs	r3, #0
 8001470:	4a14      	ldr	r2, [pc, #80]	@ (80014c4 <init_buffer+0x39c>)
 8001472:	2119      	movs	r1, #25
 8001474:	203c      	movs	r0, #60	@ 0x3c
 8001476:	f000 fbe3 	bl	8001c40 <drawString>
	  rotation = 0;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <init_buffer+0x398>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
	  fillRect(100,50,50,50,0);
	  drawChar(25, 25, 'a', 0, 1, 2, 2);
	  drawString(25, 50, "Vout=2.436 V",  0, 1, 1, 1);

*/
}
 8001480:	bf00      	nop
 8001482:	3704      	adds	r7, #4
 8001484:	46bd      	mov	sp, r7
 8001486:	bd90      	pop	{r4, r7, pc}
 8001488:	200037b8 	.word	0x200037b8
 800148c:	200039b4 	.word	0x200039b4
 8001490:	43a00000 	.word	0x43a00000
 8001494:	42200000 	.word	0x42200000
 8001498:	00000000 	.word	0x00000000
 800149c:	200037b0 	.word	0x200037b0
 80014a0:	200037b2 	.word	0x200037b2
 80014a4:	20003ab0 	.word	0x20003ab0
 80014a8:	42480000 	.word	0x42480000
 80014ac:	43480000 	.word	0x43480000
 80014b0:	3d4ccccd 	.word	0x3d4ccccd
 80014b4:	200037b4 	.word	0x200037b4
 80014b8:	200037b6 	.word	0x200037b6
 80014bc:	0800f458 	.word	0x0800f458
 80014c0:	200036c4 	.word	0x200036c4
 80014c4:	0800f46c 	.word	0x0800f46c

080014c8 <clearDisplay>:

void clearDisplay() {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
  // MLCD write line command 0x80, reversed 0x01
  // MLCD clear memory command 0x20, reversed 0x04
  // MLCD static mode command 0x00
  // MLCD VCOM bit 0x40 , reversed 0x02
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_SET);
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d4:	4811      	ldr	r0, [pc, #68]	@ (800151c <clearDisplay+0x54>)
 80014d6:	f005 fc8f 	bl	8006df8 <HAL_GPIO_WritePin>
  uint8_t clear_cmd[] = {(0x04 | Vcom), 0};
 80014da:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <clearDisplay+0x58>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	f043 0304 	orr.w	r3, r3, #4
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	713b      	strb	r3, [r7, #4]
 80014e6:	2300      	movs	r3, #0
 80014e8:	717b      	strb	r3, [r7, #5]
  SPI_Transmit(&clear_cmd, 2);
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2102      	movs	r1, #2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff fd6a 	bl	8000fc8 <SPI_Transmit>
  Vcom = Vcom ? 0x00 : 0x02;
 80014f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <clearDisplay+0x58>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <clearDisplay+0x38>
 80014fc:	2200      	movs	r2, #0
 80014fe:	e000      	b.n	8001502 <clearDisplay+0x3a>
 8001500:	2202      	movs	r2, #2
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <clearDisplay+0x58>)
 8001504:	701a      	strb	r2, [r3, #0]
  //uint8_t temp = (0x04 | Vcom);
  //SPI_Transmit(&temp);
  //uint8_t zerob = 0b00000000;
  //SPI_Transmit(&zerob);
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800150c:	4803      	ldr	r0, [pc, #12]	@ (800151c <clearDisplay+0x54>)
 800150e:	f005 fc73 	bl	8006df8 <HAL_GPIO_WritePin>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	42020400 	.word	0x42020400
 8001520:	200007e2 	.word	0x200007e2

08001524 <drawPixel>:

void drawPixel(int16_t x, int16_t y, uint16_t color){
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	80fb      	strh	r3, [r7, #6]
 800152e:	460b      	mov	r3, r1
 8001530:	80bb      	strh	r3, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	807b      	strh	r3, [r7, #2]
	int16_t t;

    switch (rotation) {
 8001536:	4b3c      	ldr	r3, [pc, #240]	@ (8001628 <drawPixel+0x104>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b03      	cmp	r3, #3
 800153c:	d01d      	beq.n	800157a <drawPixel+0x56>
 800153e:	2b03      	cmp	r3, #3
 8001540:	dc25      	bgt.n	800158e <drawPixel+0x6a>
 8001542:	2b01      	cmp	r3, #1
 8001544:	d002      	beq.n	800154c <drawPixel+0x28>
 8001546:	2b02      	cmp	r3, #2
 8001548:	d00b      	beq.n	8001562 <drawPixel+0x3e>
 800154a:	e020      	b.n	800158e <drawPixel+0x6a>
    case 1:
      t = x;
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	81fb      	strh	r3, [r7, #14]
      x = 400 - 1 - y;
 8001550:	88bb      	ldrh	r3, [r7, #4]
 8001552:	f5c3 73c7 	rsb	r3, r3, #398	@ 0x18e
 8001556:	3301      	adds	r3, #1
 8001558:	b29b      	uxth	r3, r3
 800155a:	80fb      	strh	r3, [r7, #6]
      y = t;
 800155c:	89fb      	ldrh	r3, [r7, #14]
 800155e:	80bb      	strh	r3, [r7, #4]
      break;
 8001560:	e015      	b.n	800158e <drawPixel+0x6a>
    case 2:
      x = 400 - 1 - x;
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	f5c3 73c7 	rsb	r3, r3, #398	@ 0x18e
 8001568:	3301      	adds	r3, #1
 800156a:	b29b      	uxth	r3, r3
 800156c:	80fb      	strh	r3, [r7, #6]
      y = 240 - 1 - y;
 800156e:	88bb      	ldrh	r3, [r7, #4]
 8001570:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001574:	b29b      	uxth	r3, r3
 8001576:	80bb      	strh	r3, [r7, #4]
      break;
 8001578:	e009      	b.n	800158e <drawPixel+0x6a>
    case 3:
      t = x;
 800157a:	88fb      	ldrh	r3, [r7, #6]
 800157c:	81fb      	strh	r3, [r7, #14]
      x = y;
 800157e:	88bb      	ldrh	r3, [r7, #4]
 8001580:	80fb      	strh	r3, [r7, #6]
      y = 240 - 1 - t;
 8001582:	89fb      	ldrh	r3, [r7, #14]
 8001584:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001588:	b29b      	uxth	r3, r3
 800158a:	80bb      	strh	r3, [r7, #4]
      break;
 800158c:	bf00      	nop
    }

	if ((x < 0) || (x >= 400) || (y < 0) || (y >= 240))
 800158e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001592:	2b00      	cmp	r3, #0
 8001594:	db41      	blt.n	800161a <drawPixel+0xf6>
 8001596:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800159a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800159e:	da3c      	bge.n	800161a <drawPixel+0xf6>
 80015a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db38      	blt.n	800161a <drawPixel+0xf6>
 80015a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015ac:	2bef      	cmp	r3, #239	@ 0xef
 80015ae:	dc34      	bgt.n	800161a <drawPixel+0xf6>
	    return;

	  if (color) {
 80015b0:	887b      	ldrh	r3, [r7, #2]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d018      	beq.n	80015e8 <drawPixel+0xc4>
	    sharpmem_buffer[(y * 400 + x) / 8] |= set[x & 7];
 80015b6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015ba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80015be:	fb03 f202 	mul.w	r2, r3, r2
 80015c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c6:	4413      	add	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	da00      	bge.n	80015ce <drawPixel+0xaa>
 80015cc:	3307      	adds	r3, #7
 80015ce:	10db      	asrs	r3, r3, #3
 80015d0:	4a16      	ldr	r2, [pc, #88]	@ (800162c <drawPixel+0x108>)
 80015d2:	5cd1      	ldrb	r1, [r2, r3]
 80015d4:	88fa      	ldrh	r2, [r7, #6]
 80015d6:	f002 0207 	and.w	r2, r2, #7
 80015da:	4815      	ldr	r0, [pc, #84]	@ (8001630 <drawPixel+0x10c>)
 80015dc:	5c82      	ldrb	r2, [r0, r2]
 80015de:	430a      	orrs	r2, r1
 80015e0:	b2d1      	uxtb	r1, r2
 80015e2:	4a12      	ldr	r2, [pc, #72]	@ (800162c <drawPixel+0x108>)
 80015e4:	54d1      	strb	r1, [r2, r3]
 80015e6:	e019      	b.n	800161c <drawPixel+0xf8>
	  } else {
	    sharpmem_buffer[(y * 400 + x) / 8] &= clr[x & 7];
 80015e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015ec:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80015f0:	fb03 f202 	mul.w	r2, r3, r2
 80015f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f8:	4413      	add	r3, r2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	da00      	bge.n	8001600 <drawPixel+0xdc>
 80015fe:	3307      	adds	r3, #7
 8001600:	10db      	asrs	r3, r3, #3
 8001602:	4a0a      	ldr	r2, [pc, #40]	@ (800162c <drawPixel+0x108>)
 8001604:	5cd1      	ldrb	r1, [r2, r3]
 8001606:	88fa      	ldrh	r2, [r7, #6]
 8001608:	f002 0207 	and.w	r2, r2, #7
 800160c:	4809      	ldr	r0, [pc, #36]	@ (8001634 <drawPixel+0x110>)
 800160e:	5c82      	ldrb	r2, [r0, r2]
 8001610:	400a      	ands	r2, r1
 8001612:	b2d1      	uxtb	r1, r2
 8001614:	4a05      	ldr	r2, [pc, #20]	@ (800162c <drawPixel+0x108>)
 8001616:	54d1      	strb	r1, [r2, r3]
 8001618:	e000      	b.n	800161c <drawPixel+0xf8>
	    return;
 800161a:	bf00      	nop
	  }
}
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	200036c4 	.word	0x200036c4
 800162c:	200007e4 	.word	0x200007e4
 8001630:	08010608 	.word	0x08010608
 8001634:	08010610 	.word	0x08010610

08001638 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b089      	sub	sp, #36	@ 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	4604      	mov	r4, r0
 8001640:	4608      	mov	r0, r1
 8001642:	4611      	mov	r1, r2
 8001644:	461a      	mov	r2, r3
 8001646:	4623      	mov	r3, r4
 8001648:	80fb      	strh	r3, [r7, #6]
 800164a:	4603      	mov	r3, r0
 800164c:	80bb      	strh	r3, [r7, #4]
 800164e:	460b      	mov	r3, r1
 8001650:	807b      	strh	r3, [r7, #2]
 8001652:	4613      	mov	r3, r2
 8001654:	803b      	strh	r3, [r7, #0]

  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8001656:	f9b7 2000 	ldrsh.w	r2, [r7]
 800165a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001664:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001668:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800166c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001670:	1acb      	subs	r3, r1, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	bfb8      	it	lt
 8001676:	425b      	neglt	r3, r3
 8001678:	429a      	cmp	r2, r3
 800167a:	bfcc      	ite	gt
 800167c:	2301      	movgt	r3, #1
 800167e:	2300      	movle	r3, #0
 8001680:	b2db      	uxtb	r3, r3
 8001682:	837b      	strh	r3, [r7, #26]
  if (steep) {
 8001684:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00b      	beq.n	80016a4 <writeLine+0x6c>
    _swap_int16_t(x0, y0);
 800168c:	88fb      	ldrh	r3, [r7, #6]
 800168e:	833b      	strh	r3, [r7, #24]
 8001690:	88bb      	ldrh	r3, [r7, #4]
 8001692:	80fb      	strh	r3, [r7, #6]
 8001694:	8b3b      	ldrh	r3, [r7, #24]
 8001696:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8001698:	887b      	ldrh	r3, [r7, #2]
 800169a:	82fb      	strh	r3, [r7, #22]
 800169c:	883b      	ldrh	r3, [r7, #0]
 800169e:	807b      	strh	r3, [r7, #2]
 80016a0:	8afb      	ldrh	r3, [r7, #22]
 80016a2:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1) {
 80016a4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	dd0b      	ble.n	80016c8 <writeLine+0x90>
    _swap_int16_t(x0, x1);
 80016b0:	88fb      	ldrh	r3, [r7, #6]
 80016b2:	82bb      	strh	r3, [r7, #20]
 80016b4:	887b      	ldrh	r3, [r7, #2]
 80016b6:	80fb      	strh	r3, [r7, #6]
 80016b8:	8abb      	ldrh	r3, [r7, #20]
 80016ba:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 80016bc:	88bb      	ldrh	r3, [r7, #4]
 80016be:	827b      	strh	r3, [r7, #18]
 80016c0:	883b      	ldrh	r3, [r7, #0]
 80016c2:	80bb      	strh	r3, [r7, #4]
 80016c4:	8a7b      	ldrh	r3, [r7, #18]
 80016c6:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 80016c8:	887a      	ldrh	r2, [r7, #2]
 80016ca:	88fb      	ldrh	r3, [r7, #6]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 80016d2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80016d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b00      	cmp	r3, #0
 80016de:	bfb8      	it	lt
 80016e0:	425b      	neglt	r3, r3
 80016e2:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 80016e4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016e8:	0fda      	lsrs	r2, r3, #31
 80016ea:	4413      	add	r3, r2
 80016ec:	105b      	asrs	r3, r3, #1
 80016ee:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1) {
 80016f0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016f4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	da02      	bge.n	8001702 <writeLine+0xca>
    ystep = 1;
 80016fc:	2301      	movs	r3, #1
 80016fe:	83bb      	strh	r3, [r7, #28]
 8001700:	e031      	b.n	8001766 <writeLine+0x12e>
  } else {
    ystep = -1;
 8001702:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001706:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0 <= x1; x0++) {
 8001708:	e02d      	b.n	8001766 <writeLine+0x12e>
    if (steep) {
 800170a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d008      	beq.n	8001724 <writeLine+0xec>
      drawPixel(y0, x0, color);
 8001712:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001714:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001718:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff01 	bl	8001524 <drawPixel>
 8001722:	e007      	b.n	8001734 <writeLine+0xfc>
    } else {
      drawPixel(x0, y0, color);
 8001724:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001726:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800172a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fef8 	bl	8001524 <drawPixel>
    }
    err -= dy;
 8001734:	8bfa      	ldrh	r2, [r7, #30]
 8001736:	89fb      	ldrh	r3, [r7, #14]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	b29b      	uxth	r3, r3
 800173c:	83fb      	strh	r3, [r7, #30]
    if (err < 0) {
 800173e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001742:	2b00      	cmp	r3, #0
 8001744:	da09      	bge.n	800175a <writeLine+0x122>
      y0 += ystep;
 8001746:	88ba      	ldrh	r2, [r7, #4]
 8001748:	8bbb      	ldrh	r3, [r7, #28]
 800174a:	4413      	add	r3, r2
 800174c:	b29b      	uxth	r3, r3
 800174e:	80bb      	strh	r3, [r7, #4]
      err += dx;
 8001750:	8bfa      	ldrh	r2, [r7, #30]
 8001752:	8a3b      	ldrh	r3, [r7, #16]
 8001754:	4413      	add	r3, r2
 8001756:	b29b      	uxth	r3, r3
 8001758:	83fb      	strh	r3, [r7, #30]
  for (; x0 <= x1; x0++) {
 800175a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175e:	b29b      	uxth	r3, r3
 8001760:	3301      	adds	r3, #1
 8001762:	b29b      	uxth	r3, r3
 8001764:	80fb      	strh	r3, [r7, #6]
 8001766:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800176a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800176e:	429a      	cmp	r2, r3
 8001770:	ddcb      	ble.n	800170a <writeLine+0xd2>
    }
  }
}
 8001772:	bf00      	nop
 8001774:	bf00      	nop
 8001776:	3724      	adds	r7, #36	@ 0x24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd90      	pop	{r4, r7, pc}

0800177c <drawCircle>:

void drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b087      	sub	sp, #28
 8001780:	af00      	add	r7, sp, #0
 8001782:	4604      	mov	r4, r0
 8001784:	4608      	mov	r0, r1
 8001786:	4611      	mov	r1, r2
 8001788:	461a      	mov	r2, r3
 800178a:	4623      	mov	r3, r4
 800178c:	80fb      	strh	r3, [r7, #6]
 800178e:	4603      	mov	r3, r0
 8001790:	80bb      	strh	r3, [r7, #4]
 8001792:	460b      	mov	r3, r1
 8001794:	807b      	strh	r3, [r7, #2]
 8001796:	4613      	mov	r3, r2
 8001798:	803b      	strh	r3, [r7, #0]

  int16_t f = 1 - r;
 800179a:	887b      	ldrh	r3, [r7, #2]
 800179c:	f1c3 0301 	rsb	r3, r3, #1
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 80017a4:	2301      	movs	r3, #1
 80017a6:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 80017a8:	887b      	ldrh	r3, [r7, #2]
 80017aa:	461a      	mov	r2, r3
 80017ac:	03d2      	lsls	r2, r2, #15
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	827b      	strh	r3, [r7, #18]
  int16_t x = 0;
 80017b6:	2300      	movs	r3, #0
 80017b8:	823b      	strh	r3, [r7, #16]
  int16_t y = r;
 80017ba:	887b      	ldrh	r3, [r7, #2]
 80017bc:	81fb      	strh	r3, [r7, #14]

  drawPixel(x0, y0 + r, color);
 80017be:	88ba      	ldrh	r2, [r7, #4]
 80017c0:	887b      	ldrh	r3, [r7, #2]
 80017c2:	4413      	add	r3, r2
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	b219      	sxth	r1, r3
 80017c8:	883a      	ldrh	r2, [r7, #0]
 80017ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fea8 	bl	8001524 <drawPixel>
  drawPixel(x0, y0 - r, color);
 80017d4:	88ba      	ldrh	r2, [r7, #4]
 80017d6:	887b      	ldrh	r3, [r7, #2]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	b29b      	uxth	r3, r3
 80017dc:	b219      	sxth	r1, r3
 80017de:	883a      	ldrh	r2, [r7, #0]
 80017e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff fe9d 	bl	8001524 <drawPixel>
  drawPixel(x0 + r, y0, color);
 80017ea:	88fa      	ldrh	r2, [r7, #6]
 80017ec:	887b      	ldrh	r3, [r7, #2]
 80017ee:	4413      	add	r3, r2
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	883a      	ldrh	r2, [r7, #0]
 80017f6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe92 	bl	8001524 <drawPixel>
  drawPixel(x0 - r, y0, color);
 8001800:	88fa      	ldrh	r2, [r7, #6]
 8001802:	887b      	ldrh	r3, [r7, #2]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	b29b      	uxth	r3, r3
 8001808:	b21b      	sxth	r3, r3
 800180a:	883a      	ldrh	r2, [r7, #0]
 800180c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff fe87 	bl	8001524 <drawPixel>

  while (x < y) {
 8001816:	e091      	b.n	800193c <drawCircle+0x1c0>
    if (f >= 0) {
 8001818:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800181c:	2b00      	cmp	r3, #0
 800181e:	db0e      	blt.n	800183e <drawCircle+0xc2>
      y--;
 8001820:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001824:	b29b      	uxth	r3, r3
 8001826:	3b01      	subs	r3, #1
 8001828:	b29b      	uxth	r3, r3
 800182a:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 800182c:	8a7b      	ldrh	r3, [r7, #18]
 800182e:	3302      	adds	r3, #2
 8001830:	b29b      	uxth	r3, r3
 8001832:	827b      	strh	r3, [r7, #18]
      f += ddF_y;
 8001834:	8afa      	ldrh	r2, [r7, #22]
 8001836:	8a7b      	ldrh	r3, [r7, #18]
 8001838:	4413      	add	r3, r2
 800183a:	b29b      	uxth	r3, r3
 800183c:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 800183e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001842:	b29b      	uxth	r3, r3
 8001844:	3301      	adds	r3, #1
 8001846:	b29b      	uxth	r3, r3
 8001848:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 800184a:	8abb      	ldrh	r3, [r7, #20]
 800184c:	3302      	adds	r3, #2
 800184e:	b29b      	uxth	r3, r3
 8001850:	82bb      	strh	r3, [r7, #20]
    f += ddF_x;
 8001852:	8afa      	ldrh	r2, [r7, #22]
 8001854:	8abb      	ldrh	r3, [r7, #20]
 8001856:	4413      	add	r3, r2
 8001858:	b29b      	uxth	r3, r3
 800185a:	82fb      	strh	r3, [r7, #22]

    drawPixel(x0 + x, y0 + y, color);
 800185c:	88fa      	ldrh	r2, [r7, #6]
 800185e:	8a3b      	ldrh	r3, [r7, #16]
 8001860:	4413      	add	r3, r2
 8001862:	b29b      	uxth	r3, r3
 8001864:	b218      	sxth	r0, r3
 8001866:	88ba      	ldrh	r2, [r7, #4]
 8001868:	89fb      	ldrh	r3, [r7, #14]
 800186a:	4413      	add	r3, r2
 800186c:	b29b      	uxth	r3, r3
 800186e:	b21b      	sxth	r3, r3
 8001870:	883a      	ldrh	r2, [r7, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	f7ff fe56 	bl	8001524 <drawPixel>
    drawPixel(x0 - x, y0 + y, color);
 8001878:	88fa      	ldrh	r2, [r7, #6]
 800187a:	8a3b      	ldrh	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	b29b      	uxth	r3, r3
 8001880:	b218      	sxth	r0, r3
 8001882:	88ba      	ldrh	r2, [r7, #4]
 8001884:	89fb      	ldrh	r3, [r7, #14]
 8001886:	4413      	add	r3, r2
 8001888:	b29b      	uxth	r3, r3
 800188a:	b21b      	sxth	r3, r3
 800188c:	883a      	ldrh	r2, [r7, #0]
 800188e:	4619      	mov	r1, r3
 8001890:	f7ff fe48 	bl	8001524 <drawPixel>
    drawPixel(x0 + x, y0 - y, color);
 8001894:	88fa      	ldrh	r2, [r7, #6]
 8001896:	8a3b      	ldrh	r3, [r7, #16]
 8001898:	4413      	add	r3, r2
 800189a:	b29b      	uxth	r3, r3
 800189c:	b218      	sxth	r0, r3
 800189e:	88ba      	ldrh	r2, [r7, #4]
 80018a0:	89fb      	ldrh	r3, [r7, #14]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	883a      	ldrh	r2, [r7, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	f7ff fe3a 	bl	8001524 <drawPixel>
    drawPixel(x0 - x, y0 - y, color);
 80018b0:	88fa      	ldrh	r2, [r7, #6]
 80018b2:	8a3b      	ldrh	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	b218      	sxth	r0, r3
 80018ba:	88ba      	ldrh	r2, [r7, #4]
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	883a      	ldrh	r2, [r7, #0]
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff fe2c 	bl	8001524 <drawPixel>
    drawPixel(x0 + y, y0 + x, color);
 80018cc:	88fa      	ldrh	r2, [r7, #6]
 80018ce:	89fb      	ldrh	r3, [r7, #14]
 80018d0:	4413      	add	r3, r2
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	b218      	sxth	r0, r3
 80018d6:	88ba      	ldrh	r2, [r7, #4]
 80018d8:	8a3b      	ldrh	r3, [r7, #16]
 80018da:	4413      	add	r3, r2
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b21b      	sxth	r3, r3
 80018e0:	883a      	ldrh	r2, [r7, #0]
 80018e2:	4619      	mov	r1, r3
 80018e4:	f7ff fe1e 	bl	8001524 <drawPixel>
    drawPixel(x0 - y, y0 + x, color);
 80018e8:	88fa      	ldrh	r2, [r7, #6]
 80018ea:	89fb      	ldrh	r3, [r7, #14]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	b218      	sxth	r0, r3
 80018f2:	88ba      	ldrh	r2, [r7, #4]
 80018f4:	8a3b      	ldrh	r3, [r7, #16]
 80018f6:	4413      	add	r3, r2
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	883a      	ldrh	r2, [r7, #0]
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff fe10 	bl	8001524 <drawPixel>
    drawPixel(x0 + y, y0 - x, color);
 8001904:	88fa      	ldrh	r2, [r7, #6]
 8001906:	89fb      	ldrh	r3, [r7, #14]
 8001908:	4413      	add	r3, r2
 800190a:	b29b      	uxth	r3, r3
 800190c:	b218      	sxth	r0, r3
 800190e:	88ba      	ldrh	r2, [r7, #4]
 8001910:	8a3b      	ldrh	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	b29b      	uxth	r3, r3
 8001916:	b21b      	sxth	r3, r3
 8001918:	883a      	ldrh	r2, [r7, #0]
 800191a:	4619      	mov	r1, r3
 800191c:	f7ff fe02 	bl	8001524 <drawPixel>
    drawPixel(x0 - y, y0 - x, color);
 8001920:	88fa      	ldrh	r2, [r7, #6]
 8001922:	89fb      	ldrh	r3, [r7, #14]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	b29b      	uxth	r3, r3
 8001928:	b218      	sxth	r0, r3
 800192a:	88ba      	ldrh	r2, [r7, #4]
 800192c:	8a3b      	ldrh	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	b29b      	uxth	r3, r3
 8001932:	b21b      	sxth	r3, r3
 8001934:	883a      	ldrh	r2, [r7, #0]
 8001936:	4619      	mov	r1, r3
 8001938:	f7ff fdf4 	bl	8001524 <drawPixel>
  while (x < y) {
 800193c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001940:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001944:	429a      	cmp	r2, r3
 8001946:	f6ff af67 	blt.w	8001818 <drawCircle+0x9c>
  }
}
 800194a:	bf00      	nop
 800194c:	bf00      	nop
 800194e:	371c      	adds	r7, #28
 8001950:	46bd      	mov	sp, r7
 8001952:	bd90      	pop	{r4, r7, pc}

08001954 <drawFastVLine>:

  drawFastRawHLine(x, y, w, color);

}

void drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b085      	sub	sp, #20
 8001958:	af02      	add	r7, sp, #8
 800195a:	4604      	mov	r4, r0
 800195c:	4608      	mov	r0, r1
 800195e:	4611      	mov	r1, r2
 8001960:	461a      	mov	r2, r3
 8001962:	4623      	mov	r3, r4
 8001964:	80fb      	strh	r3, [r7, #6]
 8001966:	4603      	mov	r3, r0
 8001968:	80bb      	strh	r3, [r7, #4]
 800196a:	460b      	mov	r3, r1
 800196c:	807b      	strh	r3, [r7, #2]
 800196e:	4613      	mov	r3, r2
 8001970:	803b      	strh	r3, [r7, #0]
  if (y + h > 240) { // Clip bottom
    h = 240 - y;
  }

  drawFastRawVLine(x, y, h, color);*/
  writeLine(x, y, x, y + h - 1, color);
 8001972:	88ba      	ldrh	r2, [r7, #4]
 8001974:	887b      	ldrh	r3, [r7, #2]
 8001976:	4413      	add	r3, r2
 8001978:	b29b      	uxth	r3, r3
 800197a:	3b01      	subs	r3, #1
 800197c:	b29b      	uxth	r3, r3
 800197e:	b21c      	sxth	r4, r3
 8001980:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001984:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001988:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800198c:	883b      	ldrh	r3, [r7, #0]
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	4623      	mov	r3, r4
 8001992:	f7ff fe51 	bl	8001638 <writeLine>
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	bd90      	pop	{r4, r7, pc}

0800199e <fillRect>:
    	 sharpmem_buffer[i] = color;
    }
  }
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 800199e:	b590      	push	{r4, r7, lr}
 80019a0:	b085      	sub	sp, #20
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	4604      	mov	r4, r0
 80019a6:	4608      	mov	r0, r1
 80019a8:	4611      	mov	r1, r2
 80019aa:	461a      	mov	r2, r3
 80019ac:	4623      	mov	r3, r4
 80019ae:	80fb      	strh	r3, [r7, #6]
 80019b0:	4603      	mov	r3, r0
 80019b2:	80bb      	strh	r3, [r7, #4]
 80019b4:	460b      	mov	r3, r1
 80019b6:	807b      	strh	r3, [r7, #2]
 80019b8:	4613      	mov	r3, r2
 80019ba:	803b      	strh	r3, [r7, #0]
  for (int16_t i = x; i < x + w; i++) {
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	81fb      	strh	r3, [r7, #14]
 80019c0:	e00e      	b.n	80019e0 <fillRect+0x42>
    drawFastVLine(i, y, h, color);
 80019c2:	8c3b      	ldrh	r3, [r7, #32]
 80019c4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80019c8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80019cc:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80019d0:	f7ff ffc0 	bl	8001954 <drawFastVLine>
  for (int16_t i = x; i < x + w; i++) {
 80019d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	3301      	adds	r3, #1
 80019dc:	b29b      	uxth	r3, r3
 80019de:	81fb      	strh	r3, [r7, #14]
 80019e0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80019e4:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80019e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019ec:	440b      	add	r3, r1
 80019ee:	429a      	cmp	r2, r3
 80019f0:	dbe7      	blt.n	80019c2 <fillRect+0x24>
  }
}
 80019f2:	bf00      	nop
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd90      	pop	{r4, r7, pc}

080019fc <drawChar>:

void drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y) {
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b087      	sub	sp, #28
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	4604      	mov	r4, r0
 8001a04:	4608      	mov	r0, r1
 8001a06:	4611      	mov	r1, r2
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	80fb      	strh	r3, [r7, #6]
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80bb      	strh	r3, [r7, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	70fb      	strb	r3, [r7, #3]
 8001a16:	4613      	mov	r3, r2
 8001a18:	803b      	strh	r3, [r7, #0]


	if ((x >= 400) ||              // Clip right
 8001a1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a1e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a22:	f280 8106 	bge.w	8001c32 <drawChar+0x236>
 8001a26:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a2a:	2bef      	cmp	r3, #239	@ 0xef
 8001a2c:	f300 8101 	bgt.w	8001c32 <drawChar+0x236>
		(y >= 240) ||             // Clip bottom
		((x + 6 * size_x - 1) < 0) || // Clip left
 8001a30:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001a34:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001a38:	4613      	mov	r3, r2
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	4413      	add	r3, r2
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	440b      	add	r3, r1
		(y >= 240) ||             // Clip bottom
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	f340 80f5 	ble.w	8001c32 <drawChar+0x236>
		((y + 8 * size_y - 1) < 0))   // Clip top
 8001a48:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001a4c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	4413      	add	r3, r2
		((x + 6 * size_x - 1) < 0) || // Clip left
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f340 80ec 	ble.w	8001c32 <drawChar+0x236>
	  return;

	if ((c >= 176))
 8001a5a:	78fb      	ldrb	r3, [r7, #3]
 8001a5c:	2baf      	cmp	r3, #175	@ 0xaf
 8001a5e:	d902      	bls.n	8001a66 <drawChar+0x6a>
	  c++; // Handle 'classic' charset behavior
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	3301      	adds	r3, #1
 8001a64:	70fb      	strb	r3, [r7, #3]

	for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8001a66:	2300      	movs	r3, #0
 8001a68:	73fb      	strb	r3, [r7, #15]
 8001a6a:	e0aa      	b.n	8001bc2 <drawChar+0x1c6>
	  uint8_t line = font[c * 5 + i];
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	441a      	add	r2, r3
 8001a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a78:	4413      	add	r3, r2
 8001a7a:	4a70      	ldr	r2, [pc, #448]	@ (8001c3c <drawChar+0x240>)
 8001a7c:	5cd3      	ldrb	r3, [r2, r3]
 8001a7e:	73bb      	strb	r3, [r7, #14]
	  for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8001a80:	2300      	movs	r3, #0
 8001a82:	737b      	strb	r3, [r7, #13]
 8001a84:	e092      	b.n	8001bac <drawChar+0x1b0>
		if (line & 1) {
 8001a86:	7bbb      	ldrb	r3, [r7, #14]
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d040      	beq.n	8001b12 <drawChar+0x116>
		  if (size_x == 1 && size_y == 1)
 8001a90:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d116      	bne.n	8001ac6 <drawChar+0xca>
 8001a98:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d112      	bne.n	8001ac6 <drawChar+0xca>
			drawPixel(x + i, y + j, color);
 8001aa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	88fb      	ldrh	r3, [r7, #6]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	b218      	sxth	r0, r3
 8001aae:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	b21b      	sxth	r3, r3
 8001abc:	883a      	ldrh	r2, [r7, #0]
 8001abe:	4619      	mov	r1, r3
 8001ac0:	f7ff fd30 	bl	8001524 <drawPixel>
 8001ac4:	e069      	b.n	8001b9a <drawChar+0x19e>
		  else
			fillRect(x + i * size_x, y + j * size_y, size_x, size_y, color);
 8001ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	fb12 f303 	smulbb	r3, r2, r3
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	88fb      	ldrh	r3, [r7, #6]
 8001ada:	4413      	add	r3, r2
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	b218      	sxth	r0, r3
 8001ae0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	fb12 f303 	smulbb	r3, r2, r3
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	88bb      	ldrh	r3, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	b219      	sxth	r1, r3
 8001afa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001afe:	b21a      	sxth	r2, r3
 8001b00:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b04:	b21c      	sxth	r4, r3
 8001b06:	883b      	ldrh	r3, [r7, #0]
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	4623      	mov	r3, r4
 8001b0c:	f7ff ff47 	bl	800199e <fillRect>
 8001b10:	e043      	b.n	8001b9a <drawChar+0x19e>
		} else if (bg != color) {
 8001b12:	8c3a      	ldrh	r2, [r7, #32]
 8001b14:	883b      	ldrh	r3, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d03f      	beq.n	8001b9a <drawChar+0x19e>
		  if (size_x == 1 && size_y == 1)
 8001b1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d116      	bne.n	8001b50 <drawChar+0x154>
 8001b22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d112      	bne.n	8001b50 <drawChar+0x154>
			  drawPixel(x + i, y + j, bg);
 8001b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	4413      	add	r3, r2
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	b218      	sxth	r0, r3
 8001b38:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	88bb      	ldrh	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	b21b      	sxth	r3, r3
 8001b46:	8c3a      	ldrh	r2, [r7, #32]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f7ff fceb 	bl	8001524 <drawPixel>
 8001b4e:	e024      	b.n	8001b9a <drawChar+0x19e>
		  else
			fillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8001b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	fb12 f303 	smulbb	r3, r2, r3
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	4413      	add	r3, r2
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	b218      	sxth	r0, r3
 8001b6a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001b6e:	b29a      	uxth	r2, r3
 8001b70:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	fb12 f303 	smulbb	r3, r2, r3
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	88bb      	ldrh	r3, [r7, #4]
 8001b7e:	4413      	add	r3, r2
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	b219      	sxth	r1, r3
 8001b84:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b88:	b21a      	sxth	r2, r3
 8001b8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b8e:	b21c      	sxth	r4, r3
 8001b90:	8c3b      	ldrh	r3, [r7, #32]
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	4623      	mov	r3, r4
 8001b96:	f7ff ff02 	bl	800199e <fillRect>
	  for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8001b9a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	737b      	strb	r3, [r7, #13]
 8001ba6:	7bbb      	ldrb	r3, [r7, #14]
 8001ba8:	085b      	lsrs	r3, r3, #1
 8001baa:	73bb      	strb	r3, [r7, #14]
 8001bac:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	f77f af68 	ble.w	8001a86 <drawChar+0x8a>
	for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8001bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	73fb      	strb	r3, [r7, #15]
 8001bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	f77f af50 	ble.w	8001a6c <drawChar+0x70>
		}
	  }
	}
	if (bg != color) { // If opaque, draw vertical line for last column
 8001bcc:	8c3a      	ldrh	r2, [r7, #32]
 8001bce:	883b      	ldrh	r3, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d02f      	beq.n	8001c34 <drawChar+0x238>
	  if (size_x == 1 && size_y == 1)
 8001bd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d10e      	bne.n	8001bfa <drawChar+0x1fe>
 8001bdc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d10a      	bne.n	8001bfa <drawChar+0x1fe>
		drawFastVLine(x + 5, y, 8, bg);
 8001be4:	88fb      	ldrh	r3, [r7, #6]
 8001be6:	3305      	adds	r3, #5
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	b218      	sxth	r0, r3
 8001bec:	8c3b      	ldrh	r3, [r7, #32]
 8001bee:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001bf2:	2208      	movs	r2, #8
 8001bf4:	f7ff feae 	bl	8001954 <drawFastVLine>
 8001bf8:	e01c      	b.n	8001c34 <drawChar+0x238>
	  else
		fillRect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
 8001bfa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	461a      	mov	r2, r3
 8001c02:	0092      	lsls	r2, r2, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	b218      	sxth	r0, r3
 8001c10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c14:	b21a      	sxth	r2, r3
 8001c16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	b21c      	sxth	r4, r3
 8001c22:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c26:	8c3b      	ldrh	r3, [r7, #32]
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	4623      	mov	r3, r4
 8001c2c:	f7ff feb7 	bl	800199e <fillRect>
 8001c30:	e000      	b.n	8001c34 <drawChar+0x238>
	  return;
 8001c32:	bf00      	nop
	}

}
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd90      	pop	{r4, r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	08010108 	.word	0x08010108

08001c40 <drawString>:

void drawString(int16_t x, int16_t y, const char *str,  uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y){
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b08d      	sub	sp, #52	@ 0x34
 8001c44:	af04      	add	r7, sp, #16
 8001c46:	60ba      	str	r2, [r7, #8]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	81fb      	strh	r3, [r7, #14]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	81bb      	strh	r3, [r7, #12]
 8001c52:	4613      	mov	r3, r2
 8001c54:	80fb      	strh	r3, [r7, #6]
	int16_t cursor_x = x;
 8001c56:	89fb      	ldrh	r3, [r7, #14]
 8001c58:	83fb      	strh	r3, [r7, #30]
	int16_t cursor_y = y;
 8001c5a:	89bb      	ldrh	r3, [r7, #12]
 8001c5c:	82fb      	strh	r3, [r7, #22]
	int16_t len = strlen(str);
 8001c5e:	68b8      	ldr	r0, [r7, #8]
 8001c60:	f7fe fb1a 	bl	8000298 <strlen>
 8001c64:	4603      	mov	r3, r0
 8001c66:	82bb      	strh	r3, [r7, #20]


	uint32_t i = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
	for(i; i<len; i++){
 8001c6c:	e01a      	b.n	8001ca4 <drawString+0x64>
		drawChar(cursor_x, cursor_y, str[i], color, bg, size_x, size_y);
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	4413      	add	r3, r2
 8001c74:	781a      	ldrb	r2, [r3, #0]
 8001c76:	88fc      	ldrh	r4, [r7, #6]
 8001c78:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8001c7c:	f9b7 001e 	ldrsh.w	r0, [r7, #30]
 8001c80:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001c84:	9302      	str	r3, [sp, #8]
 8001c86:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	4623      	mov	r3, r4
 8001c92:	f7ff feb3 	bl	80019fc <drawChar>
		cursor_x += 6;
 8001c96:	8bfb      	ldrh	r3, [r7, #30]
 8001c98:	3306      	adds	r3, #6
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	83fb      	strh	r3, [r7, #30]
	for(i; i<len; i++){
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	61bb      	str	r3, [r7, #24]
 8001ca4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d3df      	bcc.n	8001c6e <drawString+0x2e>
	}

}
 8001cae:	bf00      	nop
 8001cb0:	bf00      	nop
 8001cb2:	3724      	adds	r7, #36	@ 0x24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd90      	pop	{r4, r7, pc}

08001cb8 <drawDouble>:

void drawDouble(float val, int16_t x, int16_t y){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b094      	sub	sp, #80	@ 0x50
 8001cbc:	af04      	add	r7, sp, #16
 8001cbe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	460a      	mov	r2, r1
 8001cc6:	807b      	strh	r3, [r7, #2]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	803b      	strh	r3, [r7, #0]
	char count_str[50];
	sprintf(count_str, "%.3f", val);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7fe fc4f 	bl	8000570 <__aeabi_f2d>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	f107 000c 	add.w	r0, r7, #12
 8001cda:	490b      	ldr	r1, [pc, #44]	@ (8001d08 <drawDouble+0x50>)
 8001cdc:	f00b f96c 	bl	800cfb8 <siprintf>
	drawString(x, y, count_str,  0, 1, 1, 1);
 8001ce0:	f107 020c 	add.w	r2, r7, #12
 8001ce4:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001ce8:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001cec:	2301      	movs	r3, #1
 8001cee:	9302      	str	r3, [sp, #8]
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f7ff ffa1 	bl	8001c40 <drawString>
}
 8001cfe:	bf00      	nop
 8001d00:	3740      	adds	r7, #64	@ 0x40
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	0800f480 	.word	0x0800f480

08001d0c <drawInt>:

void drawInt(int val, int16_t x, int16_t y){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b094      	sub	sp, #80	@ 0x50
 8001d10:	af04      	add	r7, sp, #16
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	807b      	strh	r3, [r7, #2]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	803b      	strh	r3, [r7, #0]
	char count_str[50];
	sprintf(count_str, "%d", val);
 8001d1c:	f107 030c 	add.w	r3, r7, #12
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	490b      	ldr	r1, [pc, #44]	@ (8001d50 <drawInt+0x44>)
 8001d24:	4618      	mov	r0, r3
 8001d26:	f00b f947 	bl	800cfb8 <siprintf>
	drawString(x, y, count_str,  0, 1, 1, 1);
 8001d2a:	f107 020c 	add.w	r2, r7, #12
 8001d2e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001d32:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001d36:	2301      	movs	r3, #1
 8001d38:	9302      	str	r3, [sp, #8]
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	2301      	movs	r3, #1
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2300      	movs	r3, #0
 8001d44:	f7ff ff7c 	bl	8001c40 <drawString>
}
 8001d48:	bf00      	nop
 8001d4a:	3740      	adds	r7, #64	@ 0x40
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	0800f488 	.word	0x0800f488

08001d54 <map>:

float map(float x, float in_min, float in_max, float out_min, float out_max) {
 8001d54:	b480      	push	{r7}
 8001d56:	b087      	sub	sp, #28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d5e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d62:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d66:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d6a:	ed87 2a01 	vstr	s4, [r7, #4]
    // Handle division by zero and avoid NaN results
    if (in_max - in_min == 0) {
 8001d6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d72:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d82:	d102      	bne.n	8001d8a <map+0x36>
        return 0; // Return a default value
 8001d84:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8001dcc <map+0x78>
 8001d88:	e019      	b.n	8001dbe <map+0x6a>
    }
    // Map the input value to the new range
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001d8a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d92:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d96:	edd7 6a01 	vldr	s13, [r7, #4]
 8001d9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d9e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001da2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001da6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001daa:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001db2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001db6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dba:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc2:	371c      	adds	r7, #28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	00000000 	.word	0x00000000

08001dd0 <HAL_TIM_PeriodElapsedCallback>:

// Timer callback implementation
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1)  // Check if interrupt is from TIM1
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8001e08 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d103      	bne.n	8001dea <HAL_TIM_PeriodElapsedCallback+0x1a>
    {
        slow_timer_flag = 1;  // Set the flag
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	701a      	strb	r2, [r3, #0]

		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_test);
    	HAL_GPIO_TogglePin(GPIOB, LED_RED_Pin);*/

    }
}
 8001de8:	e00a      	b.n	8001e00 <HAL_TIM_PeriodElapsedCallback+0x30>
    else if (htim->Instance == TIM3)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a08      	ldr	r2, [pc, #32]	@ (8001e10 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d105      	bne.n	8001e00 <HAL_TIM_PeriodElapsedCallback+0x30>
    	HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, GPIO_PIN_SET);
 8001df4:	2201      	movs	r2, #1
 8001df6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dfa:	4806      	ldr	r0, [pc, #24]	@ (8001e14 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001dfc:	f004 fffc 	bl	8006df8 <HAL_GPIO_WritePin>
}
 8001e00:	bf00      	nop
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40012c00 	.word	0x40012c00
 8001e0c:	200007d4 	.word	0x200007d4
 8001e10:	40000400 	.word	0x40000400
 8001e14:	42020400 	.word	0x42020400

08001e18 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e18:	b5b0      	push	{r4, r5, r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4abe      	ldr	r2, [pc, #760]	@ (8002120 <HAL_ADC_ConvCpltCallback+0x308>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	f040 8254 	bne.w	80022d4 <HAL_ADC_ConvCpltCallback+0x4bc>
    {
    	//HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, GPIO_PIN_SET);
        ADC_LOAD_VOL_V  = (float)adc_buffer[0]*0.00366300366; ///4095.0*2.5*6.0
 8001e2c:	4bbd      	ldr	r3, [pc, #756]	@ (8002124 <HAL_ADC_ConvCpltCallback+0x30c>)
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	ee07 3a90 	vmov	s15, r3
 8001e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e3a:	ee17 0a90 	vmov	r0, s15
 8001e3e:	f7fe fb97 	bl	8000570 <__aeabi_f2d>
 8001e42:	a3ab      	add	r3, pc, #684	@ (adr r3, 80020f0 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e48:	f7fe fbea 	bl	8000620 <__aeabi_dmul>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe fedc 	bl	8000c10 <__aeabi_d2f>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	4ab3      	ldr	r2, [pc, #716]	@ (8002128 <HAL_ADC_ConvCpltCallback+0x310>)
 8001e5c:	6013      	str	r3, [r2, #0]
		ADC_LOAD_CUR_A  = ((float)adc_buffer[1]*0.00015262515 - 0.031095); ///4095.0*2.5 - 0.12438)/0.20/20.0
 8001e5e:	4bb1      	ldr	r3, [pc, #708]	@ (8002124 <HAL_ADC_ConvCpltCallback+0x30c>)
 8001e60:	885b      	ldrh	r3, [r3, #2]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	ee07 3a90 	vmov	s15, r3
 8001e68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e6c:	ee17 0a90 	vmov	r0, s15
 8001e70:	f7fe fb7e 	bl	8000570 <__aeabi_f2d>
 8001e74:	a3a0      	add	r3, pc, #640	@ (adr r3, 80020f8 <HAL_ADC_ConvCpltCallback+0x2e0>)
 8001e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7a:	f7fe fbd1 	bl	8000620 <__aeabi_dmul>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4610      	mov	r0, r2
 8001e84:	4619      	mov	r1, r3
 8001e86:	a39e      	add	r3, pc, #632	@ (adr r3, 8002100 <HAL_ADC_ConvCpltCallback+0x2e8>)
 8001e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8c:	f7fe fa10 	bl	80002b0 <__aeabi_dsub>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	4610      	mov	r0, r2
 8001e96:	4619      	mov	r1, r3
 8001e98:	f7fe feba 	bl	8000c10 <__aeabi_d2f>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	4aa3      	ldr	r2, [pc, #652]	@ (800212c <HAL_ADC_ConvCpltCallback+0x314>)
 8001ea0:	6013      	str	r3, [r2, #0]

	    Z_out = ADC_LOAD_VOL_V / ADC_LOAD_CUR_A;
 8001ea2:	4ba1      	ldr	r3, [pc, #644]	@ (8002128 <HAL_ADC_ConvCpltCallback+0x310>)
 8001ea4:	edd3 6a00 	vldr	s13, [r3]
 8001ea8:	4ba0      	ldr	r3, [pc, #640]	@ (800212c <HAL_ADC_ConvCpltCallback+0x314>)
 8001eaa:	ed93 7a00 	vldr	s14, [r3]
 8001eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eb2:	4b9f      	ldr	r3, [pc, #636]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001eb4:	edc3 7a00 	vstr	s15, [r3]
	    Z_out = limit(Z_out, .25, 22e3);
 8001eb8:	4b9d      	ldr	r3, [pc, #628]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	ed9f 1a9d 	vldr	s2, [pc, #628]	@ 8002134 <HAL_ADC_ConvCpltCallback+0x31c>
 8001ec2:	eef5 0a00 	vmov.f32	s1, #80	@ 0x3e800000  0.250
 8001ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8001eca:	f000 fa63 	bl	8002394 <limit>
 8001ece:	eef0 7a40 	vmov.f32	s15, s0
 8001ed2:	4b97      	ldr	r3, [pc, #604]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001ed4:	edc3 7a00 	vstr	s15, [r3]

	    //alpha = calculate_alpha(1000, 50e3);
	    Z_out_filt = 0.38586954509 * Z_out + (0.6141304549)*Z_out_filt_prev;
 8001ed8:	4b95      	ldr	r3, [pc, #596]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fb47 	bl	8000570 <__aeabi_f2d>
 8001ee2:	a389      	add	r3, pc, #548	@ (adr r3, 8002108 <HAL_ADC_ConvCpltCallback+0x2f0>)
 8001ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee8:	f7fe fb9a 	bl	8000620 <__aeabi_dmul>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4614      	mov	r4, r2
 8001ef2:	461d      	mov	r5, r3
 8001ef4:	4b90      	ldr	r3, [pc, #576]	@ (8002138 <HAL_ADC_ConvCpltCallback+0x320>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fb39 	bl	8000570 <__aeabi_f2d>
 8001efe:	a384      	add	r3, pc, #528	@ (adr r3, 8002110 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	f7fe fb8c 	bl	8000620 <__aeabi_dmul>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4620      	mov	r0, r4
 8001f0e:	4629      	mov	r1, r5
 8001f10:	f7fe f9d0 	bl	80002b4 <__adddf3>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4610      	mov	r0, r2
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f7fe fe78 	bl	8000c10 <__aeabi_d2f>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4a86      	ldr	r2, [pc, #536]	@ (800213c <HAL_ADC_ConvCpltCallback+0x324>)
 8001f24:	6013      	str	r3, [r2, #0]
	    Z_out_filt_prev = Z_out_filt;
 8001f26:	4b85      	ldr	r3, [pc, #532]	@ (800213c <HAL_ADC_ConvCpltCallback+0x324>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a83      	ldr	r2, [pc, #524]	@ (8002138 <HAL_ADC_ConvCpltCallback+0x320>)
 8001f2c:	6013      	str	r3, [r2, #0]

        // A_buffer being used in high speed loop
    	if(A_buffer_active == 1 && initial_run==1){
 8001f2e:	4b84      	ldr	r3, [pc, #528]	@ (8002140 <HAL_ADC_ConvCpltCallback+0x328>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d147      	bne.n	8001fc8 <HAL_ADC_ConvCpltCallback+0x1b0>
 8001f38:	4b82      	ldr	r3, [pc, #520]	@ (8002144 <HAL_ADC_ConvCpltCallback+0x32c>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d142      	bne.n	8001fc8 <HAL_ADC_ConvCpltCallback+0x1b0>
    		Z_target_ind = find_indices(Z_sc_interp_A, 63, Z_out);
 8001f42:	4b7b      	ldr	r3, [pc, #492]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001f44:	edd3 7a00 	vldr	s15, [r3]
 8001f48:	eeb0 0a67 	vmov.f32	s0, s15
 8001f4c:	213f      	movs	r1, #63	@ 0x3f
 8001f4e:	487e      	ldr	r0, [pc, #504]	@ (8002148 <HAL_ADC_ConvCpltCallback+0x330>)
 8001f50:	f000 f9e8 	bl	8002324 <find_indices>
 8001f54:	4603      	mov	r3, r0
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	4b7c      	ldr	r3, [pc, #496]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001f5a:	801a      	strh	r2, [r3, #0]
    		//Z_target_ind = 50;
    		V_target = linear_interpolate(Z_sc_interp_A[Z_target_ind], Z_sc_interp_A[Z_target_ind-1], V_sc_interp_A[Z_target_ind], Z_out, Z_V_slopes_A[Z_target_ind]);
 8001f5c:	4b7b      	ldr	r3, [pc, #492]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	4a79      	ldr	r2, [pc, #484]	@ (8002148 <HAL_ADC_ConvCpltCallback+0x330>)
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	edd3 7a00 	vldr	s15, [r3]
 8001f6c:	4b77      	ldr	r3, [pc, #476]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	3b01      	subs	r3, #1
 8001f74:	4a74      	ldr	r2, [pc, #464]	@ (8002148 <HAL_ADC_ConvCpltCallback+0x330>)
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	4413      	add	r3, r2
 8001f7a:	ed93 7a00 	vldr	s14, [r3]
 8001f7e:	4b73      	ldr	r3, [pc, #460]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	4a72      	ldr	r2, [pc, #456]	@ (8002150 <HAL_ADC_ConvCpltCallback+0x338>)
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	edd3 6a00 	vldr	s13, [r3]
 8001f8e:	4b68      	ldr	r3, [pc, #416]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001f90:	ed93 6a00 	vldr	s12, [r3]
 8001f94:	4b6d      	ldr	r3, [pc, #436]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8002154 <HAL_ADC_ConvCpltCallback+0x33c>)
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	edd3 5a00 	vldr	s11, [r3]
 8001fa4:	eeb0 2a65 	vmov.f32	s4, s11
 8001fa8:	eef0 1a46 	vmov.f32	s3, s12
 8001fac:	eeb0 1a66 	vmov.f32	s2, s13
 8001fb0:	eef0 0a47 	vmov.f32	s1, s14
 8001fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb8:	f000 fa16 	bl	80023e8 <linear_interpolate>
 8001fbc:	eef0 7a40 	vmov.f32	s15, s0
 8001fc0:	4b65      	ldr	r3, [pc, #404]	@ (8002158 <HAL_ADC_ConvCpltCallback+0x340>)
 8001fc2:	edc3 7a00 	vstr	s15, [r3]
 8001fc6:	e04f      	b.n	8002068 <HAL_ADC_ConvCpltCallback+0x250>
    		//ADC_LOAD_VOL_V = V_target;

    	}

    	// B_buffer being used in high speed loop
    	else if(A_buffer_active == 0 && initial_run==1){
 8001fc8:	4b5d      	ldr	r3, [pc, #372]	@ (8002140 <HAL_ADC_ConvCpltCallback+0x328>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d147      	bne.n	8002062 <HAL_ADC_ConvCpltCallback+0x24a>
 8001fd2:	4b5c      	ldr	r3, [pc, #368]	@ (8002144 <HAL_ADC_ConvCpltCallback+0x32c>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d142      	bne.n	8002062 <HAL_ADC_ConvCpltCallback+0x24a>
    		Z_target_ind = find_indices(Z_sc_interp_B, 63, Z_out);
 8001fdc:	4b54      	ldr	r3, [pc, #336]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 8001fde:	edd3 7a00 	vldr	s15, [r3]
 8001fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe6:	213f      	movs	r1, #63	@ 0x3f
 8001fe8:	485c      	ldr	r0, [pc, #368]	@ (800215c <HAL_ADC_ConvCpltCallback+0x344>)
 8001fea:	f000 f99b 	bl	8002324 <find_indices>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	4b56      	ldr	r3, [pc, #344]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001ff4:	801a      	strh	r2, [r3, #0]
    		//Z_target_ind = 50;
    		V_target = linear_interpolate(Z_sc_interp_B[Z_target_ind], Z_sc_interp_B[Z_target_ind-1], V_sc_interp_B[Z_target_ind], Z_out, Z_V_slopes_B[Z_target_ind]);
 8001ff6:	4b55      	ldr	r3, [pc, #340]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4a57      	ldr	r2, [pc, #348]	@ (800215c <HAL_ADC_ConvCpltCallback+0x344>)
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	edd3 7a00 	vldr	s15, [r3]
 8002006:	4b51      	ldr	r3, [pc, #324]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	b29b      	uxth	r3, r3
 800200c:	3b01      	subs	r3, #1
 800200e:	4a53      	ldr	r2, [pc, #332]	@ (800215c <HAL_ADC_ConvCpltCallback+0x344>)
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	ed93 7a00 	vldr	s14, [r3]
 8002018:	4b4c      	ldr	r3, [pc, #304]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	b29b      	uxth	r3, r3
 800201e:	4a50      	ldr	r2, [pc, #320]	@ (8002160 <HAL_ADC_ConvCpltCallback+0x348>)
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4413      	add	r3, r2
 8002024:	edd3 6a00 	vldr	s13, [r3]
 8002028:	4b41      	ldr	r3, [pc, #260]	@ (8002130 <HAL_ADC_ConvCpltCallback+0x318>)
 800202a:	ed93 6a00 	vldr	s12, [r3]
 800202e:	4b47      	ldr	r3, [pc, #284]	@ (800214c <HAL_ADC_ConvCpltCallback+0x334>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	b29b      	uxth	r3, r3
 8002034:	4a4b      	ldr	r2, [pc, #300]	@ (8002164 <HAL_ADC_ConvCpltCallback+0x34c>)
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	edd3 5a00 	vldr	s11, [r3]
 800203e:	eeb0 2a65 	vmov.f32	s4, s11
 8002042:	eef0 1a46 	vmov.f32	s3, s12
 8002046:	eeb0 1a66 	vmov.f32	s2, s13
 800204a:	eef0 0a47 	vmov.f32	s1, s14
 800204e:	eeb0 0a67 	vmov.f32	s0, s15
 8002052:	f000 f9c9 	bl	80023e8 <linear_interpolate>
 8002056:	eef0 7a40 	vmov.f32	s15, s0
 800205a:	4b3f      	ldr	r3, [pc, #252]	@ (8002158 <HAL_ADC_ConvCpltCallback+0x340>)
 800205c:	edc3 7a00 	vstr	s15, [r3]
 8002060:	e002      	b.n	8002068 <HAL_ADC_ConvCpltCallback+0x250>
    	}

    	else{
    		V_target = 0.1;
 8002062:	4b3d      	ldr	r3, [pc, #244]	@ (8002158 <HAL_ADC_ConvCpltCallback+0x340>)
 8002064:	4a40      	ldr	r2, [pc, #256]	@ (8002168 <HAL_ADC_ConvCpltCallback+0x350>)
 8002066:	601a      	str	r2, [r3, #0]
    	}

    	//Z_target_ind = find_indices(Z_sc, 46, Z_out);
    	//V_target = linear_interpolate(Z_sc[Z_target_ind], Z_sc[Z_target_ind-1], V_sc[Z_target_ind], Z_out, Z_V_slopes[Z_target_ind]);

    	V_target = limit(V_target, 0.1, 7);
 8002068:	4b3b      	ldr	r3, [pc, #236]	@ (8002158 <HAL_ADC_ConvCpltCallback+0x340>)
 800206a:	edd3 7a00 	vldr	s15, [r3]
 800206e:	eeb1 1a0c 	vmov.f32	s2, #28	@ 0x40e00000  7.0
 8002072:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 800216c <HAL_ADC_ConvCpltCallback+0x354>
 8002076:	eeb0 0a67 	vmov.f32	s0, s15
 800207a:	f000 f98b 	bl	8002394 <limit>
 800207e:	eef0 7a40 	vmov.f32	s15, s0
 8002082:	4b35      	ldr	r3, [pc, #212]	@ (8002158 <HAL_ADC_ConvCpltCallback+0x340>)
 8002084:	edc3 7a00 	vstr	s15, [r3]

    	error = V_target - ADC_LOAD_VOL_V;
 8002088:	4b33      	ldr	r3, [pc, #204]	@ (8002158 <HAL_ADC_ConvCpltCallback+0x340>)
 800208a:	ed93 7a00 	vldr	s14, [r3]
 800208e:	4b26      	ldr	r3, [pc, #152]	@ (8002128 <HAL_ADC_ConvCpltCallback+0x310>)
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002098:	4b35      	ldr	r3, [pc, #212]	@ (8002170 <HAL_ADC_ConvCpltCallback+0x358>)
 800209a:	edc3 7a00 	vstr	s15, [r3]
        if((error < 2e-3) & (error>0)){
 800209e:	4b34      	ldr	r3, [pc, #208]	@ (8002170 <HAL_ADC_ConvCpltCallback+0x358>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe fa64 	bl	8000570 <__aeabi_f2d>
 80020a8:	2301      	movs	r3, #1
 80020aa:	461c      	mov	r4, r3
 80020ac:	a31a      	add	r3, pc, #104	@ (adr r3, 8002118 <HAL_ADC_ConvCpltCallback+0x300>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	f7fe fd27 	bl	8000b04 <__aeabi_dcmplt>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d101      	bne.n	80020c0 <HAL_ADC_ConvCpltCallback+0x2a8>
 80020bc:	2300      	movs	r3, #0
 80020be:	461c      	mov	r4, r3
 80020c0:	b2e2      	uxtb	r2, r4
 80020c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002170 <HAL_ADC_ConvCpltCallback+0x358>)
 80020c4:	edd3 7a00 	vldr	s15, [r3]
 80020c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d0:	bfcc      	ite	gt
 80020d2:	2301      	movgt	r3, #1
 80020d4:	2300      	movle	r3, #0
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	4013      	ands	r3, r2
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d049      	beq.n	8002174 <HAL_ADC_ConvCpltCallback+0x35c>
        	error = 0;
 80020e0:	4b23      	ldr	r3, [pc, #140]	@ (8002170 <HAL_ADC_ConvCpltCallback+0x358>)
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	e069      	b.n	80021be <HAL_ADC_ConvCpltCallback+0x3a6>
 80020ea:	bf00      	nop
 80020ec:	f3af 8000 	nop.w
 80020f0:	1d983187 	.word	0x1d983187
 80020f4:	3f6e01e0 	.word	0x3f6e01e0
 80020f8:	0e3b6bb7 	.word	0x0e3b6bb7
 80020fc:	3f240140 	.word	0x3f240140
 8002100:	2046c765 	.word	0x2046c765
 8002104:	3f9fd75e 	.word	0x3f9fd75e
 8002108:	2d2bc5cb 	.word	0x2d2bc5cb
 800210c:	3fd8b216 	.word	0x3fd8b216
 8002110:	e968bd42 	.word	0xe968bd42
 8002114:	3fe3a6f4 	.word	0x3fe3a6f4
 8002118:	d2f1a9fc 	.word	0xd2f1a9fc
 800211c:	3f60624d 	.word	0x3f60624d
 8002120:	42028000 	.word	0x42028000
 8002124:	200007d8 	.word	0x200007d8
 8002128:	200036c8 	.word	0x200036c8
 800212c:	200036d0 	.word	0x200036d0
 8002130:	200037a0 	.word	0x200037a0
 8002134:	46abe000 	.word	0x46abe000
 8002138:	200037a8 	.word	0x200037a8
 800213c:	200037a4 	.word	0x200037a4
 8002140:	20000000 	.word	0x20000000
 8002144:	20003da4 	.word	0x20003da4
 8002148:	200038b8 	.word	0x200038b8
 800214c:	200036e6 	.word	0x200036e6
 8002150:	200037bc 	.word	0x200037bc
 8002154:	20003bac 	.word	0x20003bac
 8002158:	2000379c 	.word	0x2000379c
 800215c:	20003ab0 	.word	0x20003ab0
 8002160:	200039b4 	.word	0x200039b4
 8002164:	20003ca8 	.word	0x20003ca8
 8002168:	3dcccccd 	.word	0x3dcccccd
 800216c:	3dcccccd 	.word	0x3dcccccd
 8002170:	200036d4 	.word	0x200036d4
        }
        else if((error > -2e-3) & (error<0)){
 8002174:	4b60      	ldr	r3, [pc, #384]	@ (80022f8 <HAL_ADC_ConvCpltCallback+0x4e0>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe f9f9 	bl	8000570 <__aeabi_f2d>
 800217e:	2301      	movs	r3, #1
 8002180:	461c      	mov	r4, r3
 8002182:	a357      	add	r3, pc, #348	@ (adr r3, 80022e0 <HAL_ADC_ConvCpltCallback+0x4c8>)
 8002184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002188:	f7fe fcda 	bl	8000b40 <__aeabi_dcmpgt>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_ADC_ConvCpltCallback+0x37e>
 8002192:	2300      	movs	r3, #0
 8002194:	461c      	mov	r4, r3
 8002196:	b2e2      	uxtb	r2, r4
 8002198:	4b57      	ldr	r3, [pc, #348]	@ (80022f8 <HAL_ADC_ConvCpltCallback+0x4e0>)
 800219a:	edd3 7a00 	vldr	s15, [r3]
 800219e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a6:	bf4c      	ite	mi
 80021a8:	2301      	movmi	r3, #1
 80021aa:	2300      	movpl	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	4013      	ands	r3, r2
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_ADC_ConvCpltCallback+0x3a6>
        	error = 0;
 80021b6:	4b50      	ldr	r3, [pc, #320]	@ (80022f8 <HAL_ADC_ConvCpltCallback+0x4e0>)
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
        }

        u =  .3*error + 20*err_accum;
 80021be:	4b4e      	ldr	r3, [pc, #312]	@ (80022f8 <HAL_ADC_ConvCpltCallback+0x4e0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe f9d4 	bl	8000570 <__aeabi_f2d>
 80021c8:	a347      	add	r3, pc, #284	@ (adr r3, 80022e8 <HAL_ADC_ConvCpltCallback+0x4d0>)
 80021ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ce:	f7fe fa27 	bl	8000620 <__aeabi_dmul>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4614      	mov	r4, r2
 80021d8:	461d      	mov	r5, r3
 80021da:	4b48      	ldr	r3, [pc, #288]	@ (80022fc <HAL_ADC_ConvCpltCallback+0x4e4>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80021e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e8:	ee17 0a90 	vmov	r0, s15
 80021ec:	f7fe f9c0 	bl	8000570 <__aeabi_f2d>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4620      	mov	r0, r4
 80021f6:	4629      	mov	r1, r5
 80021f8:	f7fe f85c 	bl	80002b4 <__adddf3>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4610      	mov	r0, r2
 8002202:	4619      	mov	r1, r3
 8002204:	f7fe fd04 	bl	8000c10 <__aeabi_d2f>
 8002208:	4603      	mov	r3, r0
 800220a:	4a3d      	ldr	r2, [pc, #244]	@ (8002300 <HAL_ADC_ConvCpltCallback+0x4e8>)
 800220c:	6013      	str	r3, [r2, #0]
        err_accum = err_accum + error * 1e-4;
 800220e:	4b3b      	ldr	r3, [pc, #236]	@ (80022fc <HAL_ADC_ConvCpltCallback+0x4e4>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe f9ac 	bl	8000570 <__aeabi_f2d>
 8002218:	4604      	mov	r4, r0
 800221a:	460d      	mov	r5, r1
 800221c:	4b36      	ldr	r3, [pc, #216]	@ (80022f8 <HAL_ADC_ConvCpltCallback+0x4e0>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe f9a5 	bl	8000570 <__aeabi_f2d>
 8002226:	a332      	add	r3, pc, #200	@ (adr r3, 80022f0 <HAL_ADC_ConvCpltCallback+0x4d8>)
 8002228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222c:	f7fe f9f8 	bl	8000620 <__aeabi_dmul>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4620      	mov	r0, r4
 8002236:	4629      	mov	r1, r5
 8002238:	f7fe f83c 	bl	80002b4 <__adddf3>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4610      	mov	r0, r2
 8002242:	4619      	mov	r1, r3
 8002244:	f7fe fce4 	bl	8000c10 <__aeabi_d2f>
 8002248:	4603      	mov	r3, r0
 800224a:	4a2c      	ldr	r2, [pc, #176]	@ (80022fc <HAL_ADC_ConvCpltCallback+0x4e4>)
 800224c:	6013      	str	r3, [r2, #0]
        //Int_1 = limit(Int_1, -1, .0465);

        //ADC_VIN_V = V_target;

    	REF_V = 2.5 - u;
 800224e:	4b2c      	ldr	r3, [pc, #176]	@ (8002300 <HAL_ADC_ConvCpltCallback+0x4e8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe f98c 	bl	8000570 <__aeabi_f2d>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	f04f 0000 	mov.w	r0, #0
 8002260:	4928      	ldr	r1, [pc, #160]	@ (8002304 <HAL_ADC_ConvCpltCallback+0x4ec>)
 8002262:	f7fe f825 	bl	80002b0 <__aeabi_dsub>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4610      	mov	r0, r2
 800226c:	4619      	mov	r1, r3
 800226e:	f7fe fccf 	bl	8000c10 <__aeabi_d2f>
 8002272:	4603      	mov	r3, r0
 8002274:	4a24      	ldr	r2, [pc, #144]	@ (8002308 <HAL_ADC_ConvCpltCallback+0x4f0>)
 8002276:	6013      	str	r3, [r2, #0]
    	REF_CNTS = (uint16_t)(REF_V*1638); // /2.5*4095.0
 8002278:	4b23      	ldr	r3, [pc, #140]	@ (8002308 <HAL_ADC_ConvCpltCallback+0x4f0>)
 800227a:	edd3 7a00 	vldr	s15, [r3]
 800227e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800230c <HAL_ADC_ConvCpltCallback+0x4f4>
 8002282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002286:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800228a:	ee17 3a90 	vmov	r3, s15
 800228e:	b29a      	uxth	r2, r3
 8002290:	4b1f      	ldr	r3, [pc, #124]	@ (8002310 <HAL_ADC_ConvCpltCallback+0x4f8>)
 8002292:	801a      	strh	r2, [r3, #0]
    	if(REF_CNTS>4095)
 8002294:	4b1e      	ldr	r3, [pc, #120]	@ (8002310 <HAL_ADC_ConvCpltCallback+0x4f8>)
 8002296:	881b      	ldrh	r3, [r3, #0]
 8002298:	b29b      	uxth	r3, r3
 800229a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800229e:	d304      	bcc.n	80022aa <HAL_ADC_ConvCpltCallback+0x492>
    		REF_CNTS = 4095;
 80022a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <HAL_ADC_ConvCpltCallback+0x4f8>)
 80022a2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80022a6:	801a      	strh	r2, [r3, #0]
 80022a8:	e001      	b.n	80022ae <HAL_ADC_ConvCpltCallback+0x496>
    	else if(REF_CNTS<0)
 80022aa:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <HAL_ADC_ConvCpltCallback+0x4f8>)
 80022ac:	881b      	ldrh	r3, [r3, #0]
    		REF_CNTS = 0;

    	//ADC_VIN_V = REF_CNTS;

		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, REF_CNTS);
 80022ae:	4b18      	ldr	r3, [pc, #96]	@ (8002310 <HAL_ADC_ConvCpltCallback+0x4f8>)
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	2200      	movs	r2, #0
 80022b6:	2100      	movs	r1, #0
 80022b8:	4816      	ldr	r0, [pc, #88]	@ (8002314 <HAL_ADC_ConvCpltCallback+0x4fc>)
 80022ba:	f003 fc33 	bl	8005b24 <HAL_DAC_SetValue>
    	HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, GPIO_PIN_RESET);
 80022be:	2200      	movs	r2, #0
 80022c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022c4:	4814      	ldr	r0, [pc, #80]	@ (8002318 <HAL_ADC_ConvCpltCallback+0x500>)
 80022c6:	f004 fd97 	bl	8006df8 <HAL_GPIO_WritePin>

    	//HAL_GPIO_TogglePin(GPIOB, LED_RED_Pin);
    	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, 5);
 80022ca:	2205      	movs	r2, #5
 80022cc:	4913      	ldr	r1, [pc, #76]	@ (800231c <HAL_ADC_ConvCpltCallback+0x504>)
 80022ce:	4814      	ldr	r0, [pc, #80]	@ (8002320 <HAL_ADC_ConvCpltCallback+0x508>)
 80022d0:	f002 faec 	bl	80048ac <HAL_ADC_Start_DMA>

    }
}
 80022d4:	bf00      	nop
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bdb0      	pop	{r4, r5, r7, pc}
 80022dc:	f3af 8000 	nop.w
 80022e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80022e4:	bf60624d 	.word	0xbf60624d
 80022e8:	33333333 	.word	0x33333333
 80022ec:	3fd33333 	.word	0x3fd33333
 80022f0:	eb1c432d 	.word	0xeb1c432d
 80022f4:	3f1a36e2 	.word	0x3f1a36e2
 80022f8:	200036d4 	.word	0x200036d4
 80022fc:	200036d8 	.word	0x200036d8
 8002300:	200036e0 	.word	0x200036e0
 8002304:	40040000 	.word	0x40040000
 8002308:	200036dc 	.word	0x200036dc
 800230c:	44ccc000 	.word	0x44ccc000
 8002310:	200036e4 	.word	0x200036e4
 8002314:	200002d4 	.word	0x200002d4
 8002318:	42020400 	.word	0x42020400
 800231c:	200007d8 	.word	0x200007d8
 8002320:	200001f4 	.word	0x200001f4

08002324 <find_indices>:

static inline int find_indices(const float array[], int n, float x) {
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_t i = 1;
 8002332:	2301      	movs	r3, #1
 8002334:	75fb      	strb	r3, [r7, #23]
	for (i; i < n; i++) {
 8002336:	e021      	b.n	800237c <find_indices+0x58>
        if (array[i-1] >= x && x > array[i]) {
 8002338:	7dfb      	ldrb	r3, [r7, #23]
 800233a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800233e:	3b01      	subs	r3, #1
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	4413      	add	r3, r2
 8002346:	edd3 7a00 	vldr	s15, [r3]
 800234a:	ed97 7a01 	vldr	s14, [r7, #4]
 800234e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002356:	d80e      	bhi.n	8002376 <find_indices+0x52>
 8002358:	7dfb      	ldrb	r3, [r7, #23]
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	4413      	add	r3, r2
 8002360:	edd3 7a00 	vldr	s15, [r3]
 8002364:	ed97 7a01 	vldr	s14, [r7, #4]
 8002368:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800236c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002370:	dd01      	ble.n	8002376 <find_indices+0x52>
            return i;
 8002372:	7dfb      	ldrb	r3, [r7, #23]
 8002374:	e008      	b.n	8002388 <find_indices+0x64>
	for (i; i < n; i++) {
 8002376:	7dfb      	ldrb	r3, [r7, #23]
 8002378:	3301      	adds	r3, #1
 800237a:	75fb      	strb	r3, [r7, #23]
 800237c:	7dfb      	ldrb	r3, [r7, #23]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	429a      	cmp	r2, r3
 8002382:	dcd9      	bgt.n	8002338 <find_indices+0x14>
        }
    }
    // If no valid indices are found
    return -1;
 8002384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002388:	4618      	mov	r0, r3
 800238a:	371c      	adds	r7, #28
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <limit>:

static inline float limit(float in, float min, float max){
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	ed87 0a03 	vstr	s0, [r7, #12]
 800239e:	edc7 0a02 	vstr	s1, [r7, #8]
 80023a2:	ed87 1a01 	vstr	s2, [r7, #4]
   if(in>max){
 80023a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80023aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80023ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b6:	dd02      	ble.n	80023be <limit+0x2a>
      in=max;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	e00a      	b.n	80023d4 <limit+0x40>
   }
   else if(in<min){
 80023be:	ed97 7a03 	vldr	s14, [r7, #12]
 80023c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80023c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ce:	d501      	bpl.n	80023d4 <limit+0x40>
      in = min;
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	60fb      	str	r3, [r7, #12]
   }
   return in;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	ee07 3a90 	vmov	s15, r3
}
 80023da:	eeb0 0a67 	vmov.f32	s0, s15
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <linear_interpolate>:


static inline float linear_interpolate(float x0, float x1, float y0, float x, float slope){
 80023e8:	b480      	push	{r7}
 80023ea:	b087      	sub	sp, #28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	ed87 0a05 	vstr	s0, [r7, #20]
 80023f2:	edc7 0a04 	vstr	s1, [r7, #16]
 80023f6:	ed87 1a03 	vstr	s2, [r7, #12]
 80023fa:	edc7 1a02 	vstr	s3, [r7, #8]
 80023fe:	ed87 2a01 	vstr	s4, [r7, #4]

    return y0 + slope * (x - x0);
 8002402:	ed97 7a02 	vldr	s14, [r7, #8]
 8002406:	edd7 7a05 	vldr	s15, [r7, #20]
 800240a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800240e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002412:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002416:	edd7 7a03 	vldr	s15, [r7, #12]
 800241a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800241e:	eeb0 0a67 	vmov.f32	s0, s15
 8002422:	371c      	adds	r7, #28
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <precompute_slopes>:

void precompute_slopes(const float *x_values, const float *y_values, float *slopes, int size) {
 800242c:	b480      	push	{r7}
 800242e:	b089      	sub	sp, #36	@ 0x24
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
 8002438:	603b      	str	r3, [r7, #0]

	for (uint8_t i = 1; i < size; i++) {
 800243a:	2301      	movs	r3, #1
 800243c:	77fb      	strb	r3, [r7, #31]
 800243e:	e043      	b.n	80024c8 <precompute_slopes+0x9c>
        float dx = x_values[i - 1] - x_values[i];
 8002440:	7ffb      	ldrb	r3, [r7, #31]
 8002442:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002446:	3b01      	subs	r3, #1
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4413      	add	r3, r2
 800244e:	ed93 7a00 	vldr	s14, [r3]
 8002452:	7ffb      	ldrb	r3, [r7, #31]
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	4413      	add	r3, r2
 800245a:	edd3 7a00 	vldr	s15, [r3]
 800245e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002462:	edc7 7a06 	vstr	s15, [r7, #24]
        float dy = y_values[i - 1] - y_values[i];
 8002466:	7ffb      	ldrb	r3, [r7, #31]
 8002468:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800246c:	3b01      	subs	r3, #1
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	4413      	add	r3, r2
 8002474:	ed93 7a00 	vldr	s14, [r3]
 8002478:	7ffb      	ldrb	r3, [r7, #31]
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	4413      	add	r3, r2
 8002480:	edd3 7a00 	vldr	s15, [r3]
 8002484:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002488:	edc7 7a05 	vstr	s15, [r7, #20]

        // Avoid division by zero
        if (dx != 0.0f) {
 800248c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002490:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002498:	d00c      	beq.n	80024b4 <precompute_slopes+0x88>
            slopes[i] = dy / dx;
 800249a:	7ffb      	ldrb	r3, [r7, #31]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	edd7 6a05 	vldr	s13, [r7, #20]
 80024a6:	ed97 7a06 	vldr	s14, [r7, #24]
 80024aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ae:	edc3 7a00 	vstr	s15, [r3]
 80024b2:	e006      	b.n	80024c2 <precompute_slopes+0x96>
        } else {
            slopes[i] = 0.0f;  // Handle vertical segments
 80024b4:	7ffb      	ldrb	r3, [r7, #31]
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	4413      	add	r3, r2
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 1; i < size; i++) {
 80024c2:	7ffb      	ldrb	r3, [r7, #31]
 80024c4:	3301      	adds	r3, #1
 80024c6:	77fb      	strb	r3, [r7, #31]
 80024c8:	7ffb      	ldrb	r3, [r7, #31]
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	dcb7      	bgt.n	8002440 <precompute_slopes+0x14>
        }
    }
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	3724      	adds	r7, #36	@ 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <curve_interp_1d>:


void curve_interp_1d(float *x_orig, float *y_orig, uint8_t n_orig, float *x_new, float *y_new, uint8_t n_new)
{
 80024de:	b480      	push	{r7}
 80024e0:	b08b      	sub	sp, #44	@ 0x2c
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4613      	mov	r3, r2
 80024ec:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < n_new; i++) {
 80024ee:	2300      	movs	r3, #0
 80024f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80024f4:	e0a4      	b.n	8002640 <curve_interp_1d+0x162>
    	float x = x_new[i];
 80024f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	4413      	add	r3, r2
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	623b      	str	r3, [r7, #32]

        // Find the interval [x_orig[j], x_orig[j+1]] where x falls
    	uint8_t j;
        for (j = 0; j < n_orig - 1; j++) {
 8002504:	2300      	movs	r3, #0
 8002506:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800250a:	e021      	b.n	8002550 <curve_interp_1d+0x72>
            if (x_orig[j] <= x && x <= x_orig[j + 1]) {
 800250c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	4413      	add	r3, r2
 8002516:	edd3 7a00 	vldr	s15, [r3]
 800251a:	ed97 7a08 	vldr	s14, [r7, #32]
 800251e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002526:	db0e      	blt.n	8002546 <curve_interp_1d+0x68>
 8002528:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800252c:	3301      	adds	r3, #1
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	4413      	add	r3, r2
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	ed97 7a08 	vldr	s14, [r7, #32]
 800253c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002544:	d90b      	bls.n	800255e <curve_interp_1d+0x80>
        for (j = 0; j < n_orig - 1; j++) {
 8002546:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800254a:	3301      	adds	r3, #1
 800254c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002550:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	3b01      	subs	r3, #1
 8002558:	429a      	cmp	r2, r3
 800255a:	dbd7      	blt.n	800250c <curve_interp_1d+0x2e>
 800255c:	e000      	b.n	8002560 <curve_interp_1d+0x82>
                break;
 800255e:	bf00      	nop
            }
        }

        // Handle edge cases where x is outside the range
        if (j == n_orig - 1 || x < x_orig[0]) {
 8002560:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	3b01      	subs	r3, #1
 8002568:	429a      	cmp	r2, r3
 800256a:	d009      	beq.n	8002580 <curve_interp_1d+0xa2>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	edd3 7a00 	vldr	s15, [r3]
 8002572:	ed97 7a08 	vldr	s14, [r7, #32]
 8002576:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800257a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800257e:	d51b      	bpl.n	80025b8 <curve_interp_1d+0xda>
            y_new[i] = (x < x_orig[0]) ? y_orig[0] : y_orig[n_orig - 1];
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	edd3 7a00 	vldr	s15, [r3]
 8002586:	ed97 7a08 	vldr	s14, [r7, #32]
 800258a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800258e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002592:	d502      	bpl.n	800259a <curve_interp_1d+0xbc>
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	e007      	b.n	80025aa <curve_interp_1d+0xcc>
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80025a0:	3b01      	subs	r3, #1
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	68ba      	ldr	r2, [r7, #8]
 80025a6:	4413      	add	r3, r2
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80025ae:	0092      	lsls	r2, r2, #2
 80025b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80025b2:	440a      	add	r2, r1
 80025b4:	6013      	str	r3, [r2, #0]
            continue;
 80025b6:	e03e      	b.n	8002636 <curve_interp_1d+0x158>
        }

        // Linear interpolation formula
        float x1 = x_orig[j], y1 = y_orig[j];
 80025b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	4413      	add	r3, r2
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	61fb      	str	r3, [r7, #28]
 80025c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	4413      	add	r3, r2
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	61bb      	str	r3, [r7, #24]
        float x2 = x_orig[j + 1], y2 = y_orig[j + 1];
 80025d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025d8:	3301      	adds	r3, #1
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4413      	add	r3, r2
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025e8:	3301      	adds	r3, #1
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	4413      	add	r3, r2
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	613b      	str	r3, [r7, #16]
        y_new[i] = y1 + (y2 - y1) / (x2 - x1) * (x - x1);
 80025f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80025f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80025fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002600:	ed97 7a05 	vldr	s14, [r7, #20]
 8002604:	edd7 7a07 	vldr	s15, [r7, #28]
 8002608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800260c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002610:	edd7 6a08 	vldr	s13, [r7, #32]
 8002614:	edd7 7a07 	vldr	s15, [r7, #28]
 8002618:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800261c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002628:	4413      	add	r3, r2
 800262a:	edd7 7a06 	vldr	s15, [r7, #24]
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < n_new; i++) {
 8002636:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800263a:	3301      	adds	r3, #1
 800263c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002640:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002644:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002648:	429a      	cmp	r2, r3
 800264a:	f4ff af54 	bcc.w	80024f6 <curve_interp_1d+0x18>
    }
}
 800264e:	bf00      	nop
 8002650:	bf00      	nop
 8002652:	372c      	adds	r7, #44	@ 0x2c
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <curve_interp>:


void curve_interp(uint16_t irradiance, float *V_sc_interp_inactive, float *Z_sc_interp_inactive){
 800265c:	b580      	push	{r7, lr}
 800265e:	f5ad 6d8a 	sub.w	sp, sp, #1104	@ 0x450
 8002662:	af02      	add	r7, sp, #8
 8002664:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002668:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 800266c:	6019      	str	r1, [r3, #0]
 800266e:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002672:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800267c:	f2a3 433a 	subw	r3, r3, #1082	@ 0x43a
 8002680:	4602      	mov	r2, r0
 8002682:	801a      	strh	r2, [r3, #0]

	char buffert[50];

	uint16_t curve_num_low  = (uint16_t)floor((float)irradiance / 100);
 8002684:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002688:	f2a3 433a 	subw	r3, r3, #1082	@ 0x43a
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	ee07 3a90 	vmov	s15, r3
 8002692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002696:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 8002954 <curve_interp+0x2f8>
 800269a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800269e:	ee16 0a90 	vmov	r0, s13
 80026a2:	f7fd ff65 	bl	8000570 <__aeabi_f2d>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	ec43 2b10 	vmov	d0, r2, r3
 80026ae:	f00c fe43 	bl	800f338 <floor>
 80026b2:	ec53 2b10 	vmov	r2, r3, d0
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fe fa89 	bl	8000bd0 <__aeabi_d2uiz>
 80026be:	4603      	mov	r3, r0
 80026c0:	f8a7 343e 	strh.w	r3, [r7, #1086]	@ 0x43e
	uint16_t curve_num_high = (uint16_t)ceil((float)irradiance / 100);
 80026c4:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80026c8:	f2a3 433a 	subw	r3, r3, #1082	@ 0x43a
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	ee07 3a90 	vmov	s15, r3
 80026d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026d6:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8002954 <curve_interp+0x2f8>
 80026da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80026de:	ee16 0a90 	vmov	r0, s13
 80026e2:	f7fd ff45 	bl	8000570 <__aeabi_f2d>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	ec43 2b10 	vmov	d0, r2, r3
 80026ee:	f00c fda7 	bl	800f240 <ceil>
 80026f2:	ec53 2b10 	vmov	r2, r3, d0
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f7fe fa69 	bl	8000bd0 <__aeabi_d2uiz>
 80026fe:	4603      	mov	r3, r0
 8002700:	f8a7 343c 	strh.w	r3, [r7, #1084]	@ 0x43c
	float alpha = ((float)(irradiance - curve_num_low*100))/100;
 8002704:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002708:	f2a3 433a 	subw	r3, r3, #1082	@ 0x43a
 800270c:	881a      	ldrh	r2, [r3, #0]
 800270e:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	@ 0x43e
 8002712:	f06f 0163 	mvn.w	r1, #99	@ 0x63
 8002716:	fb01 f303 	mul.w	r3, r1, r3
 800271a:	4413      	add	r3, r2
 800271c:	ee07 3a90 	vmov	s15, r3
 8002720:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002724:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 8002954 <curve_interp+0x2f8>
 8002728:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800272c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8002730:	edc3 7a00 	vstr	s15, [r3]


	float x_max_1 = V_max[curve_num_low-1];
 8002734:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	@ 0x43e
 8002738:	3b01      	subs	r3, #1
 800273a:	4a87      	ldr	r2, [pc, #540]	@ (8002958 <curve_interp+0x2fc>)
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f207 4234 	addw	r2, r7, #1076	@ 0x434
 8002746:	6013      	str	r3, [r2, #0]
	float x_max_2 = V_max[curve_num_high-1];
 8002748:	f8b7 343c 	ldrh.w	r3, [r7, #1084]	@ 0x43c
 800274c:	3b01      	subs	r3, #1
 800274e:	4a82      	ldr	r2, [pc, #520]	@ (8002958 <curve_interp+0x2fc>)
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	4413      	add	r3, r2
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f507 6286 	add.w	r2, r7, #1072	@ 0x430
 800275a:	6013      	str	r3, [r2, #0]
	float x_max_new = x_max_1 + (x_max_2 - x_max_1) * alpha;
 800275c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8002760:	ed93 7a00 	vldr	s14, [r3]
 8002764:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8002768:	edd3 7a00 	vldr	s15, [r3]
 800276c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002770:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8002774:	edd3 7a00 	vldr	s15, [r3]
 8002778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8002780:	ed93 7a00 	vldr	s14, [r3]
 8002784:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002788:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 800278c:	edc3 7a00 	vstr	s15, [r3]
	float x2_norm[62];
	float y2_interp_norm[62];
	float y1;
	float y2[62];

	for(int i=0; i<62; i++){
 8002790:	2300      	movs	r3, #0
 8002792:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
 8002796:	e04a      	b.n	800282e <curve_interp+0x1d2>
		x1_norm[i] = V_sc_irr[i] / x_max_1;
 8002798:	4a70      	ldr	r2, [pc, #448]	@ (800295c <curve_interp+0x300>)
 800279a:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	edd3 6a00 	vldr	s13, [r3]
 80027a6:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80027aa:	ed93 7a00 	vldr	s14, [r3]
 80027ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027b2:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80027b6:	f5a3 72a6 	sub.w	r2, r3, #332	@ 0x14c
 80027ba:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	4413      	add	r3, r2
 80027c2:	edc3 7a00 	vstr	s15, [r3]
		x2_norm[i] = V_sc_irr[i] / x_max_2;
 80027c6:	4a65      	ldr	r2, [pc, #404]	@ (800295c <curve_interp+0x300>)
 80027c8:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	edd3 6a00 	vldr	s13, [r3]
 80027d4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80027d8:	ed93 7a00 	vldr	s14, [r3]
 80027dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027e0:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80027e4:	f5a3 7211 	sub.w	r2, r3, #580	@ 0x244
 80027e8:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4413      	add	r3, r2
 80027f0:	edc3 7a00 	vstr	s15, [r3]
		y2[i] = Z_sc_irr[(62 * (curve_num_high-1) + i)];
 80027f4:	f8b7 343c 	ldrh.w	r3, [r7, #1084]	@ 0x43c
 80027f8:	1e5a      	subs	r2, r3, #1
 80027fa:	4613      	mov	r3, r2
 80027fc:	015b      	lsls	r3, r3, #5
 80027fe:	1a9b      	subs	r3, r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	461a      	mov	r2, r3
 8002804:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8002808:	4413      	add	r3, r2
 800280a:	4a55      	ldr	r2, [pc, #340]	@ (8002960 <curve_interp+0x304>)
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002816:	f2a3 4134 	subw	r1, r3, #1076	@ 0x434
 800281a:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	601a      	str	r2, [r3, #0]
	for(int i=0; i<62; i++){
 8002824:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8002828:	3301      	adds	r3, #1
 800282a:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
 800282e:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8002832:	2b3d      	cmp	r3, #61	@ 0x3d
 8002834:	ddb0      	ble.n	8002798 <curve_interp+0x13c>
		//sprintf(buffert, "%.3f\r\n", y2[i]);
		//sendData(buffert);
	}

	curve_interp_1d(x2_norm, y2, 62, x1_norm, y2_interp_norm, 62);
 8002836:	f507 723f 	add.w	r2, r7, #764	@ 0x2fc
 800283a:	f107 0114 	add.w	r1, r7, #20
 800283e:	f507 7001 	add.w	r0, r7, #516	@ 0x204
 8002842:	233e      	movs	r3, #62	@ 0x3e
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	223e      	movs	r2, #62	@ 0x3e
 8002850:	f7ff fe45 	bl	80024de <curve_interp_1d>


	for(int i=0; i<62; i++){
 8002854:	2300      	movs	r3, #0
 8002856:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
 800285a:	e060      	b.n	800291e <curve_interp+0x2c2>
		y1 = Z_sc_irr[(62 * (curve_num_low-1) + i)];
 800285c:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	@ 0x43e
 8002860:	1e5a      	subs	r2, r3, #1
 8002862:	4613      	mov	r3, r2
 8002864:	015b      	lsls	r3, r3, #5
 8002866:	1a9b      	subs	r3, r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	461a      	mov	r2, r3
 800286c:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002870:	4413      	add	r3, r2
 8002872:	4a3b      	ldr	r2, [pc, #236]	@ (8002960 <curve_interp+0x304>)
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f507 6285 	add.w	r2, r7, #1064	@ 0x428
 800287e:	6013      	str	r3, [r2, #0]
		Z_sc_interp_inactive[61-i] =  (1 - alpha) * y1 + alpha * y2_interp_norm[i];
 8002880:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002884:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002890:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8002894:	edd3 7a00 	vldr	s15, [r3]
 8002898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289c:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80028a0:	f5a3 724f 	sub.w	r2, r3, #828	@ 0x33c
 80028a4:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	4413      	add	r3, r2
 80028ac:	edd3 6a00 	vldr	s13, [r3]
 80028b0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028bc:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80028c0:	f1c3 033d 	rsb	r3, r3, #61	@ 0x3d
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	f507 6289 	add.w	r2, r7, #1096	@ 0x448
 80028ca:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80028ce:	6812      	ldr	r2, [r2, #0]
 80028d0:	4413      	add	r3, r2
 80028d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028d6:	edc3 7a00 	vstr	s15, [r3]
		V_sc_interp_inactive[61-i] = x1_norm[i] * x_max_new;
 80028da:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80028de:	f5a3 72a6 	sub.w	r2, r3, #332	@ 0x14c
 80028e2:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	ed93 7a00 	vldr	s14, [r3]
 80028ee:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80028f2:	f1c3 033d 	rsb	r3, r3, #61	@ 0x3d
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	f507 6289 	add.w	r2, r7, #1096	@ 0x448
 80028fc:	f5a2 6288 	sub.w	r2, r2, #1088	@ 0x440
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	4413      	add	r3, r2
 8002904:	f207 422c 	addw	r2, r7, #1068	@ 0x42c
 8002908:	edd2 7a00 	vldr	s15, [r2]
 800290c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002910:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<62; i++){
 8002914:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002918:	3301      	adds	r3, #1
 800291a:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
 800291e:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002922:	2b3d      	cmp	r3, #61	@ 0x3d
 8002924:	dd9a      	ble.n	800285c <curve_interp+0x200>
		/*sprintf(buffert, "%.3f\r\n", Z_sc_interp_inactive[i]);
		//sprintf(buffert, "%.3f\r\n", y2_interp_norm[i]);
		sendData(buffert);*/
	}
	V_sc_interp_inactive[62] = 0;
 8002926:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800292a:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	33f8      	adds	r3, #248	@ 0xf8
 8002932:	f04f 0200 	mov.w	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
	Z_sc_interp_inactive[62] = 0;
 8002938:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800293c:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	33f8      	adds	r3, #248	@ 0xf8
 8002944:	f04f 0200 	mov.w	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
}
 800294a:	bf00      	nop
 800294c:	f507 6789 	add.w	r7, r7, #1096	@ 0x448
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	42c80000 	.word	0x42c80000
 8002958:	080100e0 	.word	0x080100e0
 800295c:	0800ffe8 	.word	0x0800ffe8
 8002960:	0800f638 	.word	0x0800f638
 8002964:	00000000 	.word	0x00000000

08002968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002968:	b5b0      	push	{r4, r5, r7, lr}
 800296a:	b08a      	sub	sp, #40	@ 0x28
 800296c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800296e:	f001 fb35 	bl	8003fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002972:	f000 fad9 	bl	8002f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002976:	f000 fe25 	bl	80035c4 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 800297a:	f000 fc33 	bl	80031e4 <MX_GPDMA1_Init>
  MX_ADC1_Init();
 800297e:	f000 fb51 	bl	8003024 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002982:	f000 fbf7 	bl	8003174 <MX_DAC1_Init>
  MX_SPI2_Init();
 8002986:	f000 fc4d 	bl	8003224 <MX_SPI2_Init>
  MX_TIM2_Init();
 800298a:	f000 fcf5 	bl	8003378 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800298e:	f000 fd9b 	bl	80034c8 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8002992:	f000 fde5 	bl	8003560 <MX_USB_PCD_Init>
  MX_TIM3_Init();
 8002996:	f000 fd49 	bl	800342c <MX_TIM3_Init>
  MX_TIM1_Init();
 800299a:	f000 fc99 	bl	80032d0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_RESET);
 800299e:	2200      	movs	r2, #0
 80029a0:	2140      	movs	r1, #64	@ 0x40
 80029a2:	4899      	ldr	r0, [pc, #612]	@ (8002c08 <main+0x2a0>)
 80029a4:	f004 fa28 	bl	8006df8 <HAL_GPIO_WritePin>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80029a8:	217f      	movs	r1, #127	@ 0x7f
 80029aa:	4898      	ldr	r0, [pc, #608]	@ (8002c0c <main+0x2a4>)
 80029ac:	f002 fe3a 	bl	8005624 <HAL_ADCEx_Calibration_Start>
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin, GPIO_PIN_RESET);
 80029b0:	2200      	movs	r2, #0
 80029b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80029b6:	4896      	ldr	r0, [pc, #600]	@ (8002c10 <main+0x2a8>)
 80029b8:	f004 fa1e 	bl	8006df8 <HAL_GPIO_WritePin>
  clearDisplay();
 80029bc:	f7fe fd84 	bl	80014c8 <clearDisplay>
  init_buffer();
 80029c0:	f7fe fbb2 	bl	8001128 <init_buffer>
  writeBuffer();
 80029c4:	f7fe fb18 	bl	8000ff8 <writeBuffer>

  precompute_slopes(Z_sc, V_sc, Z_V_slopes, 46);
 80029c8:	232e      	movs	r3, #46	@ 0x2e
 80029ca:	4a92      	ldr	r2, [pc, #584]	@ (8002c14 <main+0x2ac>)
 80029cc:	4992      	ldr	r1, [pc, #584]	@ (8002c18 <main+0x2b0>)
 80029ce:	4893      	ldr	r0, [pc, #588]	@ (8002c1c <main+0x2b4>)
 80029d0:	f7ff fd2c 	bl	800242c <precompute_slopes>


  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1); // Start DAC
 80029d4:	2100      	movs	r1, #0
 80029d6:	4892      	ldr	r0, [pc, #584]	@ (8002c20 <main+0x2b8>)
 80029d8:	f003 f838 	bl	8005a4c <HAL_DAC_Start>

  HAL_TIM_Base_Start_IT(&htim1);  // Slow LCD interrupt (T = 300ms)
 80029dc:	4891      	ldr	r0, [pc, #580]	@ (8002c24 <main+0x2bc>)
 80029de:	f007 ffef 	bl	800a9c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);  // Fast control loop interrupt (f = 10kHz)
 80029e2:	4891      	ldr	r0, [pc, #580]	@ (8002c28 <main+0x2c0>)
 80029e4:	f007 ffec 	bl	800a9c0 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, 5);
 80029e8:	2205      	movs	r2, #5
 80029ea:	4990      	ldr	r1, [pc, #576]	@ (8002c2c <main+0x2c4>)
 80029ec:	4887      	ldr	r0, [pc, #540]	@ (8002c0c <main+0x2a4>)
 80029ee:	f001 ff5d 	bl	80048ac <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(slow_timer_flag){
 80029f2:	4b8f      	ldr	r3, [pc, #572]	@ (8002c30 <main+0x2c8>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0fa      	beq.n	80029f2 <main+0x8a>
		  //ADC_LOAD_VOL_CNTS           = Read_ADC_Value(ADC_CHANNEL_1);
		  //uint32_t ADC_LOAD_CURR_CNTS = Read_ADC_Value(ADC_CHANNEL_0);
		  //uint32_t ADC_POT_CNTS       = Read_ADC_Value(ADC_CHANNEL_14);
		  //uint32_t ADC_TEMP_CNTS      = Read_ADC_Value(ADC_CHANNEL_9);

		  ADC_VIN_V       = (float)adc_buffer[2]/4095.0*2.5*6.1;
 80029fc:	4b8b      	ldr	r3, [pc, #556]	@ (8002c2c <main+0x2c4>)
 80029fe:	889b      	ldrh	r3, [r3, #4]
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	ee07 3a90 	vmov	s15, r3
 8002a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a0a:	ee17 0a90 	vmov	r0, s15
 8002a0e:	f7fd fdaf 	bl	8000570 <__aeabi_f2d>
 8002a12:	a375      	add	r3, pc, #468	@ (adr r3, 8002be8 <main+0x280>)
 8002a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a18:	f7fd ff2c 	bl	8000874 <__aeabi_ddiv>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	4b82      	ldr	r3, [pc, #520]	@ (8002c34 <main+0x2cc>)
 8002a2a:	f7fd fdf9 	bl	8000620 <__aeabi_dmul>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	a36e      	add	r3, pc, #440	@ (adr r3, 8002bf0 <main+0x288>)
 8002a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a3c:	f7fd fdf0 	bl	8000620 <__aeabi_dmul>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	f7fe f8e2 	bl	8000c10 <__aeabi_d2f>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	4a7a      	ldr	r2, [pc, #488]	@ (8002c38 <main+0x2d0>)
 8002a50:	6013      	str	r3, [r2, #0]
		  //ADC_LOAD_VOL_V         = (double)ADC_LOAD_VOL_CNTS/4095.0*2.5*6.0;
		  //double ADC_LOAD_CUR_A  = ((double)adc_buffer[1]/4095.0*2.5 - 0.12438)/0.20/20.0;
		  float ADC_TEMP_DC     = ((float)adc_buffer[3]/4095.0*2.5 - 0.5)/0.010;
 8002a52:	4b76      	ldr	r3, [pc, #472]	@ (8002c2c <main+0x2c4>)
 8002a54:	88db      	ldrh	r3, [r3, #6]
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	ee07 3a90 	vmov	s15, r3
 8002a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a60:	ee17 0a90 	vmov	r0, s15
 8002a64:	f7fd fd84 	bl	8000570 <__aeabi_f2d>
 8002a68:	a35f      	add	r3, pc, #380	@ (adr r3, 8002be8 <main+0x280>)
 8002a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6e:	f7fd ff01 	bl	8000874 <__aeabi_ddiv>
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	4610      	mov	r0, r2
 8002a78:	4619      	mov	r1, r3
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	4b6d      	ldr	r3, [pc, #436]	@ (8002c34 <main+0x2cc>)
 8002a80:	f7fd fdce 	bl	8000620 <__aeabi_dmul>
 8002a84:	4602      	mov	r2, r0
 8002a86:	460b      	mov	r3, r1
 8002a88:	4610      	mov	r0, r2
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	4b6a      	ldr	r3, [pc, #424]	@ (8002c3c <main+0x2d4>)
 8002a92:	f7fd fc0d 	bl	80002b0 <__aeabi_dsub>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	a356      	add	r3, pc, #344	@ (adr r3, 8002bf8 <main+0x290>)
 8002aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa4:	f7fd fee6 	bl	8000874 <__aeabi_ddiv>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4610      	mov	r0, r2
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f7fe f8ae 	bl	8000c10 <__aeabi_d2f>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	617b      	str	r3, [r7, #20]
		  uint16_t ADC_POT_IRR  = (uint16_t)((float)adc_buffer[4]*0.2442002442);
 8002ab8:	4b5c      	ldr	r3, [pc, #368]	@ (8002c2c <main+0x2c4>)
 8002aba:	891b      	ldrh	r3, [r3, #8]
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ac6:	ee17 0a90 	vmov	r0, s15
 8002aca:	f7fd fd51 	bl	8000570 <__aeabi_f2d>
 8002ace:	a34c      	add	r3, pc, #304	@ (adr r3, 8002c00 <main+0x298>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fd fda4 	bl	8000620 <__aeabi_dmul>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	4610      	mov	r0, r2
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f7fe f876 	bl	8000bd0 <__aeabi_d2uiz>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	827b      	strh	r3, [r7, #18]

		  ADC_POT_IRR_FILT = (uint16_t)((.75 * (float)ADC_POT_IRR) + (0.25 * (float)ADC_POT_IRR_FILT_PREV));
 8002ae8:	8a7b      	ldrh	r3, [r7, #18]
 8002aea:	ee07 3a90 	vmov	s15, r3
 8002aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002af2:	ee17 0a90 	vmov	r0, s15
 8002af6:	f7fd fd3b 	bl	8000570 <__aeabi_f2d>
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	4b50      	ldr	r3, [pc, #320]	@ (8002c40 <main+0x2d8>)
 8002b00:	f7fd fd8e 	bl	8000620 <__aeabi_dmul>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4614      	mov	r4, r2
 8002b0a:	461d      	mov	r5, r3
 8002b0c:	4b4d      	ldr	r3, [pc, #308]	@ (8002c44 <main+0x2dc>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	ee07 3a90 	vmov	s15, r3
 8002b14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b18:	ee17 0a90 	vmov	r0, s15
 8002b1c:	f7fd fd28 	bl	8000570 <__aeabi_f2d>
 8002b20:	f04f 0200 	mov.w	r2, #0
 8002b24:	4b48      	ldr	r3, [pc, #288]	@ (8002c48 <main+0x2e0>)
 8002b26:	f7fd fd7b 	bl	8000620 <__aeabi_dmul>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4620      	mov	r0, r4
 8002b30:	4629      	mov	r1, r5
 8002b32:	f7fd fbbf 	bl	80002b4 <__adddf3>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f7fe f847 	bl	8000bd0 <__aeabi_d2uiz>
 8002b42:	4603      	mov	r3, r0
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	4b41      	ldr	r3, [pc, #260]	@ (8002c4c <main+0x2e4>)
 8002b48:	801a      	strh	r2, [r3, #0]

		  	 // *******************
		  uint32_t currentTime = HAL_GetTick(); // Current system time in ms
 8002b4a:	f001 faf9 	bl	8004140 <HAL_GetTick>
 8002b4e:	60f8      	str	r0, [r7, #12]

		  //if(abs(ADC_POT_IRR_FILT_PREV - ADC_POT_IRR_FILT)  > 3){
		  if(ADC_POT_IRR_FILT != ADC_POT_IRR_FILT_PREV){
 8002b50:	4b3e      	ldr	r3, [pc, #248]	@ (8002c4c <main+0x2e4>)
 8002b52:	881a      	ldrh	r2, [r3, #0]
 8002b54:	4b3b      	ldr	r3, [pc, #236]	@ (8002c44 <main+0x2dc>)
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d009      	beq.n	8002b70 <main+0x208>
			  lastStableTime = currentTime;
 8002b5c:	4a3c      	ldr	r2, [pc, #240]	@ (8002c50 <main+0x2e8>)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6013      	str	r3, [r2, #0]
			  isStable = false;
 8002b62:	4b3c      	ldr	r3, [pc, #240]	@ (8002c54 <main+0x2ec>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	701a      	strb	r2, [r3, #0]
			  hasRun = false;
 8002b68:	4b3b      	ldr	r3, [pc, #236]	@ (8002c58 <main+0x2f0>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
 8002b6e:	e010      	b.n	8002b92 <main+0x22a>
		  } else if (!isStable && (currentTime - lastStableTime >= 300)) {
 8002b70:	4b38      	ldr	r3, [pc, #224]	@ (8002c54 <main+0x2ec>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	f083 0301 	eor.w	r3, r3, #1
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d009      	beq.n	8002b92 <main+0x22a>
 8002b7e:	4b34      	ldr	r3, [pc, #208]	@ (8002c50 <main+0x2e8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002b8a:	d302      	bcc.n	8002b92 <main+0x22a>
		      // Value remained unchanged for the required duration
			  isStable = true;
 8002b8c:	4b31      	ldr	r3, [pc, #196]	@ (8002c54 <main+0x2ec>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	701a      	strb	r2, [r3, #0]
		    }
		    if (isStable && !hasRun) {
 8002b92:	4b30      	ldr	r3, [pc, #192]	@ (8002c54 <main+0x2ec>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d07b      	beq.n	8002c92 <main+0x32a>
 8002b9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002c58 <main+0x2f0>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	f083 0301 	eor.w	r3, r3, #1
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d074      	beq.n	8002c92 <main+0x32a>
		        hasRun = true; // Ensure this block only runs once
 8002ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8002c58 <main+0x2f0>)
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
		        HAL_GPIO_TogglePin(GPIOB, LED_YELLOW_Pin);
 8002bae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bb2:	4817      	ldr	r0, [pc, #92]	@ (8002c10 <main+0x2a8>)
 8002bb4:	f004 f938 	bl	8006e28 <HAL_GPIO_TogglePin>


		            // A_buffer being used in high speed loop
		        	if(A_buffer_active == 1){
 8002bb8:	4b28      	ldr	r3, [pc, #160]	@ (8002c5c <main+0x2f4>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d154      	bne.n	8002c6c <main+0x304>
		        		curve_interp(ADC_POT_IRR_FILT, V_sc_interp_B, Z_sc_interp_B);
 8002bc2:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <main+0x2e4>)
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	4a26      	ldr	r2, [pc, #152]	@ (8002c60 <main+0x2f8>)
 8002bc8:	4926      	ldr	r1, [pc, #152]	@ (8002c64 <main+0x2fc>)
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff fd46 	bl	800265c <curve_interp>
		        		precompute_slopes(Z_sc_interp_B, V_sc_interp_B, Z_V_slopes_B, 63);
 8002bd0:	233f      	movs	r3, #63	@ 0x3f
 8002bd2:	4a25      	ldr	r2, [pc, #148]	@ (8002c68 <main+0x300>)
 8002bd4:	4923      	ldr	r1, [pc, #140]	@ (8002c64 <main+0x2fc>)
 8002bd6:	4822      	ldr	r0, [pc, #136]	@ (8002c60 <main+0x2f8>)
 8002bd8:	f7ff fc28 	bl	800242c <precompute_slopes>
		        		A_buffer_active = 0;
 8002bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c5c <main+0x2f4>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	701a      	strb	r2, [r3, #0]
 8002be2:	e053      	b.n	8002c8c <main+0x324>
 8002be4:	f3af 8000 	nop.w
 8002be8:	00000000 	.word	0x00000000
 8002bec:	40affe00 	.word	0x40affe00
 8002bf0:	66666666 	.word	0x66666666
 8002bf4:	40186666 	.word	0x40186666
 8002bf8:	47ae147b 	.word	0x47ae147b
 8002bfc:	3f847ae1 	.word	0x3f847ae1
 8002c00:	1f41d1c1 	.word	0x1f41d1c1
 8002c04:	3fcf41f4 	.word	0x3fcf41f4
 8002c08:	42020000 	.word	0x42020000
 8002c0c:	200001f4 	.word	0x200001f4
 8002c10:	42020400 	.word	0x42020400
 8002c14:	200036e8 	.word	0x200036e8
 8002c18:	0800f4c8 	.word	0x0800f4c8
 8002c1c:	0800f580 	.word	0x0800f580
 8002c20:	200002d4 	.word	0x200002d4
 8002c24:	20000378 	.word	0x20000378
 8002c28:	20000410 	.word	0x20000410
 8002c2c:	200007d8 	.word	0x200007d8
 8002c30:	200007d4 	.word	0x200007d4
 8002c34:	40040000 	.word	0x40040000
 8002c38:	200036cc 	.word	0x200036cc
 8002c3c:	3fe00000 	.word	0x3fe00000
 8002c40:	3fe80000 	.word	0x3fe80000
 8002c44:	200037ae 	.word	0x200037ae
 8002c48:	3fd00000 	.word	0x3fd00000
 8002c4c:	200037ac 	.word	0x200037ac
 8002c50:	20003da8 	.word	0x20003da8
 8002c54:	20003dac 	.word	0x20003dac
 8002c58:	20003dad 	.word	0x20003dad
 8002c5c:	20000000 	.word	0x20000000
 8002c60:	20003ab0 	.word	0x20003ab0
 8002c64:	200039b4 	.word	0x200039b4
 8002c68:	20003ca8 	.word	0x20003ca8

		        	}

		        	// B_buffer being used in high speed loop
		        	else{
		        		curve_interp(ADC_POT_IRR_FILT, V_sc_interp_A, Z_sc_interp_A);
 8002c6c:	4b91      	ldr	r3, [pc, #580]	@ (8002eb4 <main+0x54c>)
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	4a91      	ldr	r2, [pc, #580]	@ (8002eb8 <main+0x550>)
 8002c72:	4992      	ldr	r1, [pc, #584]	@ (8002ebc <main+0x554>)
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fcf1 	bl	800265c <curve_interp>
		        		precompute_slopes(Z_sc_interp_A, V_sc_interp_A, Z_V_slopes_A, 63);
 8002c7a:	233f      	movs	r3, #63	@ 0x3f
 8002c7c:	4a90      	ldr	r2, [pc, #576]	@ (8002ec0 <main+0x558>)
 8002c7e:	498f      	ldr	r1, [pc, #572]	@ (8002ebc <main+0x554>)
 8002c80:	488d      	ldr	r0, [pc, #564]	@ (8002eb8 <main+0x550>)
 8002c82:	f7ff fbd3 	bl	800242c <precompute_slopes>
		        		A_buffer_active = 1;
 8002c86:	4b8f      	ldr	r3, [pc, #572]	@ (8002ec4 <main+0x55c>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	701a      	strb	r2, [r3, #0]
		        	}

		        //

				initial_run = 1;
 8002c8c:	4b8e      	ldr	r3, [pc, #568]	@ (8002ec8 <main+0x560>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	701a      	strb	r2, [r3, #0]

		    } //**************************
		    ADC_POT_IRR_FILT_PREV = ADC_POT_IRR_FILT;
 8002c92:	4b88      	ldr	r3, [pc, #544]	@ (8002eb4 <main+0x54c>)
 8002c94:	881a      	ldrh	r2, [r3, #0]
 8002c96:	4b8d      	ldr	r3, [pc, #564]	@ (8002ecc <main+0x564>)
 8002c98:	801a      	strh	r2, [r3, #0]

		  sendData(adcBuffer1);
		  sprintf(adcBuffer1, "%lu\n\n", ADC_LOAD_CURR_CNTS);  // Convert to string (optional)
		  sendData(adcBuffer1);*/

		  uint8_t OUTPUT_EN_SW_STATE =  HAL_GPIO_ReadPin(GPIOA, OUTPUT_EN_SW_Pin);
 8002c9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c9e:	488c      	ldr	r0, [pc, #560]	@ (8002ed0 <main+0x568>)
 8002ca0:	f004 f892 	bl	8006dc8 <HAL_GPIO_ReadPin>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	72fb      	strb	r3, [r7, #11]
		  HAL_GPIO_WritePin(GPIOA, EN_Pin, OUTPUT_EN_SW_STATE);
 8002ca8:	7afb      	ldrb	r3, [r7, #11]
 8002caa:	461a      	mov	r2, r3
 8002cac:	2140      	movs	r1, #64	@ 0x40
 8002cae:	4888      	ldr	r0, [pc, #544]	@ (8002ed0 <main+0x568>)
 8002cb0:	f004 f8a2 	bl	8006df8 <HAL_GPIO_WritePin>

		  HAL_GPIO_TogglePin(GPIOB, LED_BLUE_Pin);
 8002cb4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002cb8:	4886      	ldr	r0, [pc, #536]	@ (8002ed4 <main+0x56c>)
 8002cba:	f004 f8b5 	bl	8006e28 <HAL_GPIO_TogglePin>

		  init_buffer();
 8002cbe:	f7fe fa33 	bl	8001128 <init_buffer>

		  drawString(290, 20, "Vout = ",  0, 1, 1, 1);
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	9302      	str	r3, [sp, #8]
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	2301      	movs	r3, #1
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	4a81      	ldr	r2, [pc, #516]	@ (8002ed8 <main+0x570>)
 8002cd2:	2114      	movs	r1, #20
 8002cd4:	f44f 7091 	mov.w	r0, #290	@ 0x122
 8002cd8:	f7fe ffb2 	bl	8001c40 <drawString>
		  drawDouble(ADC_LOAD_VOL_V, 330, 20);
 8002cdc:	4b7f      	ldr	r3, [pc, #508]	@ (8002edc <main+0x574>)
 8002cde:	edd3 7a00 	vldr	s15, [r3]
 8002ce2:	2114      	movs	r1, #20
 8002ce4:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 8002ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8002cec:	f7fe ffe4 	bl	8001cb8 <drawDouble>
		  drawString(365, 20, "V",  0, 1, 1, 1);
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	9302      	str	r3, [sp, #8]
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	4a78      	ldr	r2, [pc, #480]	@ (8002ee0 <main+0x578>)
 8002d00:	2114      	movs	r1, #20
 8002d02:	f240 106d 	movw	r0, #365	@ 0x16d
 8002d06:	f7fe ff9b 	bl	8001c40 <drawString>

		  drawString(290, 35, "Iout = ",  0, 1, 1, 1);
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	9302      	str	r3, [sp, #8]
 8002d0e:	2301      	movs	r3, #1
 8002d10:	9301      	str	r3, [sp, #4]
 8002d12:	2301      	movs	r3, #1
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	2300      	movs	r3, #0
 8002d18:	4a72      	ldr	r2, [pc, #456]	@ (8002ee4 <main+0x57c>)
 8002d1a:	2123      	movs	r1, #35	@ 0x23
 8002d1c:	f44f 7091 	mov.w	r0, #290	@ 0x122
 8002d20:	f7fe ff8e 	bl	8001c40 <drawString>
		  drawDouble(ADC_LOAD_CUR_A*1000, 330, 35);
 8002d24:	4b70      	ldr	r3, [pc, #448]	@ (8002ee8 <main+0x580>)
 8002d26:	edd3 7a00 	vldr	s15, [r3]
 8002d2a:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8002eec <main+0x584>
 8002d2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d32:	2123      	movs	r1, #35	@ 0x23
 8002d34:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 8002d38:	eeb0 0a67 	vmov.f32	s0, s15
 8002d3c:	f7fe ffbc 	bl	8001cb8 <drawDouble>
		  drawString(370, 35, "mA",  0, 1, 1, 1);
 8002d40:	2301      	movs	r3, #1
 8002d42:	9302      	str	r3, [sp, #8]
 8002d44:	2301      	movs	r3, #1
 8002d46:	9301      	str	r3, [sp, #4]
 8002d48:	2301      	movs	r3, #1
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	4a68      	ldr	r2, [pc, #416]	@ (8002ef0 <main+0x588>)
 8002d50:	2123      	movs	r1, #35	@ 0x23
 8002d52:	f44f 70b9 	mov.w	r0, #370	@ 0x172
 8002d56:	f7fe ff73 	bl	8001c40 <drawString>

		  drawString(290, 50, "Temp = ",  0, 1, 1, 1);
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	9302      	str	r3, [sp, #8]
 8002d5e:	2301      	movs	r3, #1
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	2301      	movs	r3, #1
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	2300      	movs	r3, #0
 8002d68:	4a62      	ldr	r2, [pc, #392]	@ (8002ef4 <main+0x58c>)
 8002d6a:	2132      	movs	r1, #50	@ 0x32
 8002d6c:	f44f 7091 	mov.w	r0, #290	@ 0x122
 8002d70:	f7fe ff66 	bl	8001c40 <drawString>
		  drawDouble(ADC_TEMP_DC, 330, 50);
 8002d74:	2132      	movs	r1, #50	@ 0x32
 8002d76:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 8002d7a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002d7e:	f7fe ff9b 	bl	8001cb8 <drawDouble>
		  drawString(370, 50, "C",  0, 1, 1, 1);
 8002d82:	2301      	movs	r3, #1
 8002d84:	9302      	str	r3, [sp, #8]
 8002d86:	2301      	movs	r3, #1
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	4a59      	ldr	r2, [pc, #356]	@ (8002ef8 <main+0x590>)
 8002d92:	2132      	movs	r1, #50	@ 0x32
 8002d94:	f44f 70b9 	mov.w	r0, #370	@ 0x172
 8002d98:	f7fe ff52 	bl	8001c40 <drawString>

		  drawString(290, 65, "Vin = ",  0, 1, 1, 1);
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	9302      	str	r3, [sp, #8]
 8002da0:	2301      	movs	r3, #1
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	2301      	movs	r3, #1
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2300      	movs	r3, #0
 8002daa:	4a54      	ldr	r2, [pc, #336]	@ (8002efc <main+0x594>)
 8002dac:	2141      	movs	r1, #65	@ 0x41
 8002dae:	f44f 7091 	mov.w	r0, #290	@ 0x122
 8002db2:	f7fe ff45 	bl	8001c40 <drawString>
		  drawDouble(ADC_VIN_V, 330, 65);
 8002db6:	4b52      	ldr	r3, [pc, #328]	@ (8002f00 <main+0x598>)
 8002db8:	edd3 7a00 	vldr	s15, [r3]
 8002dbc:	2141      	movs	r1, #65	@ 0x41
 8002dbe:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 8002dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8002dc6:	f7fe ff77 	bl	8001cb8 <drawDouble>
		  drawString(365, 65, "V",  0, 1, 1, 1);
 8002dca:	2301      	movs	r3, #1
 8002dcc:	9302      	str	r3, [sp, #8]
 8002dce:	2301      	movs	r3, #1
 8002dd0:	9301      	str	r3, [sp, #4]
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	4a41      	ldr	r2, [pc, #260]	@ (8002ee0 <main+0x578>)
 8002dda:	2141      	movs	r1, #65	@ 0x41
 8002ddc:	f240 106d 	movw	r0, #365	@ 0x16d
 8002de0:	f7fe ff2e 	bl	8001c40 <drawString>

		  drawString(290, 80, "Irr = ",  0, 1, 1, 1);
 8002de4:	2301      	movs	r3, #1
 8002de6:	9302      	str	r3, [sp, #8]
 8002de8:	2301      	movs	r3, #1
 8002dea:	9301      	str	r3, [sp, #4]
 8002dec:	2301      	movs	r3, #1
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	2300      	movs	r3, #0
 8002df2:	4a44      	ldr	r2, [pc, #272]	@ (8002f04 <main+0x59c>)
 8002df4:	2150      	movs	r1, #80	@ 0x50
 8002df6:	f44f 7091 	mov.w	r0, #290	@ 0x122
 8002dfa:	f7fe ff21 	bl	8001c40 <drawString>
		  drawInt(ADC_POT_IRR_FILT, 330, 80);
 8002dfe:	4b2d      	ldr	r3, [pc, #180]	@ (8002eb4 <main+0x54c>)
 8002e00:	881b      	ldrh	r3, [r3, #0]
 8002e02:	2250      	movs	r2, #80	@ 0x50
 8002e04:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fe ff7f 	bl	8001d0c <drawInt>
		  drawString(350, 80, "W/m^2",  0, 1, 1, 1);
 8002e0e:	2301      	movs	r3, #1
 8002e10:	9302      	str	r3, [sp, #8]
 8002e12:	2301      	movs	r3, #1
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	2301      	movs	r3, #1
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	4a3a      	ldr	r2, [pc, #232]	@ (8002f08 <main+0x5a0>)
 8002e1e:	2150      	movs	r1, #80	@ 0x50
 8002e20:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8002e24:	f7fe ff0c 	bl	8001c40 <drawString>

		  //
		  //uint16_t ADC_LOAD_VOL_MAPPED   = (uint16_t)roundf(map(ADC_LOAD_VOL_V, 0, 3, 30, 260));
		  uint16_t ADC_LOAD_VOL_MAPPED   = (uint16_t)roundf(map(ADC_LOAD_VOL_V, 0, 5, 40, 320));
 8002e28:	4b2c      	ldr	r3, [pc, #176]	@ (8002edc <main+0x574>)
 8002e2a:	edd3 7a00 	vldr	s15, [r3]
 8002e2e:	ed9f 2a37 	vldr	s4, [pc, #220]	@ 8002f0c <main+0x5a4>
 8002e32:	eddf 1a37 	vldr	s3, [pc, #220]	@ 8002f10 <main+0x5a8>
 8002e36:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8002e3a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8002f14 <main+0x5ac>
 8002e3e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e42:	f7fe ff87 	bl	8001d54 <map>
 8002e46:	eef0 7a40 	vmov.f32	s15, s0
 8002e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e4e:	f00c faf3 	bl	800f438 <roundf>
 8002e52:	eef0 7a40 	vmov.f32	s15, s0
 8002e56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e5a:	ee17 3a90 	vmov	r3, s15
 8002e5e:	813b      	strh	r3, [r7, #8]
		  uint16_t ADC_LOAD_CUR_A_MAPPED = (uint16_t)roundf(map(ADC_LOAD_CUR_A, 0, .05, 200, 50));
 8002e60:	4b21      	ldr	r3, [pc, #132]	@ (8002ee8 <main+0x580>)
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	ed9f 2a2c 	vldr	s4, [pc, #176]	@ 8002f18 <main+0x5b0>
 8002e6a:	eddf 1a2c 	vldr	s3, [pc, #176]	@ 8002f1c <main+0x5b4>
 8002e6e:	ed9f 1a2c 	vldr	s2, [pc, #176]	@ 8002f20 <main+0x5b8>
 8002e72:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8002f14 <main+0x5ac>
 8002e76:	eeb0 0a67 	vmov.f32	s0, s15
 8002e7a:	f7fe ff6b 	bl	8001d54 <map>
 8002e7e:	eef0 7a40 	vmov.f32	s15, s0
 8002e82:	eeb0 0a67 	vmov.f32	s0, s15
 8002e86:	f00c fad7 	bl	800f438 <roundf>
 8002e8a:	eef0 7a40 	vmov.f32	s15, s0
 8002e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e92:	ee17 3a90 	vmov	r3, s15
 8002e96:	80fb      	strh	r3, [r7, #6]
		  drawCircle(ADC_LOAD_VOL_MAPPED, ADC_LOAD_CUR_A_MAPPED, 2, 0);
 8002e98:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8002e9c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	f7fe fc6a 	bl	800177c <drawCircle>

		  writeBuffer();
 8002ea8:	f7fe f8a6 	bl	8000ff8 <writeBuffer>

		  slow_timer_flag = 0;
 8002eac:	4b1d      	ldr	r3, [pc, #116]	@ (8002f24 <main+0x5bc>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	701a      	strb	r2, [r3, #0]
	  if(slow_timer_flag){
 8002eb2:	e59e      	b.n	80029f2 <main+0x8a>
 8002eb4:	200037ac 	.word	0x200037ac
 8002eb8:	200038b8 	.word	0x200038b8
 8002ebc:	200037bc 	.word	0x200037bc
 8002ec0:	20003bac 	.word	0x20003bac
 8002ec4:	20000000 	.word	0x20000000
 8002ec8:	20003da4 	.word	0x20003da4
 8002ecc:	200037ae 	.word	0x200037ae
 8002ed0:	42020000 	.word	0x42020000
 8002ed4:	42020400 	.word	0x42020400
 8002ed8:	0800f48c 	.word	0x0800f48c
 8002edc:	200036c8 	.word	0x200036c8
 8002ee0:	0800f494 	.word	0x0800f494
 8002ee4:	0800f498 	.word	0x0800f498
 8002ee8:	200036d0 	.word	0x200036d0
 8002eec:	447a0000 	.word	0x447a0000
 8002ef0:	0800f4a0 	.word	0x0800f4a0
 8002ef4:	0800f4a4 	.word	0x0800f4a4
 8002ef8:	0800f4ac 	.word	0x0800f4ac
 8002efc:	0800f4b0 	.word	0x0800f4b0
 8002f00:	200036cc 	.word	0x200036cc
 8002f04:	0800f4b8 	.word	0x0800f4b8
 8002f08:	0800f4c0 	.word	0x0800f4c0
 8002f0c:	43a00000 	.word	0x43a00000
 8002f10:	42200000 	.word	0x42200000
 8002f14:	00000000 	.word	0x00000000
 8002f18:	42480000 	.word	0x42480000
 8002f1c:	43480000 	.word	0x43480000
 8002f20:	3d4ccccd 	.word	0x3d4ccccd
 8002f24:	200007d4 	.word	0x200007d4

08002f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b09c      	sub	sp, #112	@ 0x70
 8002f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f2e:	f107 0320 	add.w	r3, r7, #32
 8002f32:	2250      	movs	r2, #80	@ 0x50
 8002f34:	2100      	movs	r1, #0
 8002f36:	4618      	mov	r0, r3
 8002f38:	f00a f8a1 	bl	800d07e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f3c:	f107 0308 	add.w	r3, r7, #8
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	605a      	str	r2, [r3, #4]
 8002f46:	609a      	str	r2, [r3, #8]
 8002f48:	60da      	str	r2, [r3, #12]
 8002f4a:	611a      	str	r2, [r3, #16]
 8002f4c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002f4e:	4b33      	ldr	r3, [pc, #204]	@ (800301c <SystemClock_Config+0xf4>)
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	4a32      	ldr	r2, [pc, #200]	@ (800301c <SystemClock_Config+0xf4>)
 8002f54:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002f58:	6113      	str	r3, [r2, #16]
 8002f5a:	4b30      	ldr	r3, [pc, #192]	@ (800301c <SystemClock_Config+0xf4>)
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f62:	607b      	str	r3, [r7, #4]
 8002f64:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002f66:	bf00      	nop
 8002f68:	4b2c      	ldr	r3, [pc, #176]	@ (800301c <SystemClock_Config+0xf4>)
 8002f6a:	695b      	ldr	r3, [r3, #20]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d1f9      	bne.n	8002f68 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8002f74:	233a      	movs	r3, #58	@ 0x3a
 8002f76:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_CSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8002f7c:	2308      	movs	r3, #8
 8002f7e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f80:	2340      	movs	r3, #64	@ 0x40
 8002f82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002f84:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002f88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002f8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8002f90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8002f96:	2320      	movs	r3, #32
 8002f98:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 26;
 8002fa6:	231a      	movs	r3, #26
 8002fa8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002faa:	2302      	movs	r3, #2
 8002fac:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 16;
 8002fae:	2310      	movs	r3, #16
 8002fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8002fb6:	230c      	movs	r3, #12
 8002fb8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fc2:	f107 0320 	add.w	r3, r7, #32
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f004 f86c 	bl	80070a4 <HAL_RCC_OscConfig>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002fd2:	f000 fb5f 	bl	8003694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fd6:	231f      	movs	r3, #31
 8002fd8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002fde:	2308      	movs	r3, #8
 8002fe0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002fee:	f107 0308 	add.w	r3, r7, #8
 8002ff2:	2104      	movs	r1, #4
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f004 fc8d 	bl	8007914 <HAL_RCC_ClockConfig>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8003000:	f000 fb48 	bl	8003694 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8003004:	4b06      	ldr	r3, [pc, #24]	@ (8003020 <SystemClock_Config+0xf8>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800300c:	4a04      	ldr	r2, [pc, #16]	@ (8003020 <SystemClock_Config+0xf8>)
 800300e:	f043 0320 	orr.w	r3, r3, #32
 8003012:	6013      	str	r3, [r2, #0]
}
 8003014:	bf00      	nop
 8003016:	3770      	adds	r7, #112	@ 0x70
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	44020800 	.word	0x44020800
 8003020:	40022000 	.word	0x40022000

08003024 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800302a:	463b      	mov	r3, r7
 800302c:	2220      	movs	r2, #32
 800302e:	2100      	movs	r1, #0
 8003030:	4618      	mov	r0, r3
 8003032:	f00a f824 	bl	800d07e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003036:	4b49      	ldr	r3, [pc, #292]	@ (800315c <MX_ADC1_Init+0x138>)
 8003038:	4a49      	ldr	r2, [pc, #292]	@ (8003160 <MX_ADC1_Init+0x13c>)
 800303a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800303c:	4b47      	ldr	r3, [pc, #284]	@ (800315c <MX_ADC1_Init+0x138>)
 800303e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003042:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003044:	4b45      	ldr	r3, [pc, #276]	@ (800315c <MX_ADC1_Init+0x138>)
 8003046:	2200      	movs	r2, #0
 8003048:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800304a:	4b44      	ldr	r3, [pc, #272]	@ (800315c <MX_ADC1_Init+0x138>)
 800304c:	2200      	movs	r2, #0
 800304e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003050:	4b42      	ldr	r3, [pc, #264]	@ (800315c <MX_ADC1_Init+0x138>)
 8003052:	2201      	movs	r2, #1
 8003054:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003056:	4b41      	ldr	r3, [pc, #260]	@ (800315c <MX_ADC1_Init+0x138>)
 8003058:	2204      	movs	r2, #4
 800305a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800305c:	4b3f      	ldr	r3, [pc, #252]	@ (800315c <MX_ADC1_Init+0x138>)
 800305e:	2200      	movs	r2, #0
 8003060:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003062:	4b3e      	ldr	r3, [pc, #248]	@ (800315c <MX_ADC1_Init+0x138>)
 8003064:	2200      	movs	r2, #0
 8003066:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 8003068:	4b3c      	ldr	r3, [pc, #240]	@ (800315c <MX_ADC1_Init+0x138>)
 800306a:	2205      	movs	r2, #5
 800306c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800306e:	4b3b      	ldr	r3, [pc, #236]	@ (800315c <MX_ADC1_Init+0x138>)
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8003076:	4b39      	ldr	r3, [pc, #228]	@ (800315c <MX_ADC1_Init+0x138>)
 8003078:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 800307c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800307e:	4b37      	ldr	r3, [pc, #220]	@ (800315c <MX_ADC1_Init+0x138>)
 8003080:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003084:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003086:	4b35      	ldr	r3, [pc, #212]	@ (800315c <MX_ADC1_Init+0x138>)
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800308e:	4b33      	ldr	r3, [pc, #204]	@ (800315c <MX_ADC1_Init+0x138>)
 8003090:	2200      	movs	r2, #0
 8003092:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003094:	4b31      	ldr	r3, [pc, #196]	@ (800315c <MX_ADC1_Init+0x138>)
 8003096:	2200      	movs	r2, #0
 8003098:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800309a:	4b30      	ldr	r3, [pc, #192]	@ (800315c <MX_ADC1_Init+0x138>)
 800309c:	2200      	movs	r2, #0
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80030a2:	482e      	ldr	r0, [pc, #184]	@ (800315c <MX_ADC1_Init+0x138>)
 80030a4:	f001 fab4 	bl	8004610 <HAL_ADC_Init>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80030ae:	f000 faf1 	bl	8003694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80030b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003164 <MX_ADC1_Init+0x140>)
 80030b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80030b6:	2306      	movs	r3, #6
 80030b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80030ba:	2302      	movs	r3, #2
 80030bc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80030be:	237f      	movs	r3, #127	@ 0x7f
 80030c0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80030c2:	2304      	movs	r3, #4
 80030c4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030ca:	463b      	mov	r3, r7
 80030cc:	4619      	mov	r1, r3
 80030ce:	4823      	ldr	r0, [pc, #140]	@ (800315c <MX_ADC1_Init+0x138>)
 80030d0:	f001 fcf8 	bl	8004ac4 <HAL_ADC_ConfigChannel>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80030da:	f000 fadb 	bl	8003694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80030de:	2301      	movs	r3, #1
 80030e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80030e2:	230c      	movs	r3, #12
 80030e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030e6:	463b      	mov	r3, r7
 80030e8:	4619      	mov	r1, r3
 80030ea:	481c      	ldr	r0, [pc, #112]	@ (800315c <MX_ADC1_Init+0x138>)
 80030ec:	f001 fcea 	bl	8004ac4 <HAL_ADC_ConfigChannel>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80030f6:	f000 facd 	bl	8003694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 80030fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003168 <MX_ADC1_Init+0x144>)
 80030fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80030fe:	2312      	movs	r3, #18
 8003100:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8003102:	2301      	movs	r3, #1
 8003104:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003106:	463b      	mov	r3, r7
 8003108:	4619      	mov	r1, r3
 800310a:	4814      	ldr	r0, [pc, #80]	@ (800315c <MX_ADC1_Init+0x138>)
 800310c:	f001 fcda 	bl	8004ac4 <HAL_ADC_ConfigChannel>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8003116:	f000 fabd 	bl	8003694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800311a:	4b14      	ldr	r3, [pc, #80]	@ (800316c <MX_ADC1_Init+0x148>)
 800311c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800311e:	2318      	movs	r3, #24
 8003120:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003122:	463b      	mov	r3, r7
 8003124:	4619      	mov	r1, r3
 8003126:	480d      	ldr	r0, [pc, #52]	@ (800315c <MX_ADC1_Init+0x138>)
 8003128:	f001 fccc 	bl	8004ac4 <HAL_ADC_ConfigChannel>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8003132:	f000 faaf 	bl	8003694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003136:	4b0e      	ldr	r3, [pc, #56]	@ (8003170 <MX_ADC1_Init+0x14c>)
 8003138:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800313a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800313e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003140:	463b      	mov	r3, r7
 8003142:	4619      	mov	r1, r3
 8003144:	4805      	ldr	r0, [pc, #20]	@ (800315c <MX_ADC1_Init+0x138>)
 8003146:	f001 fcbd 	bl	8004ac4 <HAL_ADC_ConfigChannel>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8003150:	f000 faa0 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003154:	bf00      	nop
 8003156:	3720      	adds	r7, #32
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	200001f4 	.word	0x200001f4
 8003160:	42028000 	.word	0x42028000
 8003164:	04300002 	.word	0x04300002
 8003168:	4fb80000 	.word	0x4fb80000
 800316c:	25b00200 	.word	0x25b00200
 8003170:	3ac04000 	.word	0x3ac04000

08003174 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b08c      	sub	sp, #48	@ 0x30
 8003178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	222c      	movs	r2, #44	@ 0x2c
 800317e:	2100      	movs	r1, #0
 8003180:	4618      	mov	r0, r3
 8003182:	f009 ff7c 	bl	800d07e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003186:	4b15      	ldr	r3, [pc, #84]	@ (80031dc <MX_DAC1_Init+0x68>)
 8003188:	4a15      	ldr	r2, [pc, #84]	@ (80031e0 <MX_DAC1_Init+0x6c>)
 800318a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800318c:	4813      	ldr	r0, [pc, #76]	@ (80031dc <MX_DAC1_Init+0x68>)
 800318e:	f002 fc3b 	bl	8005a08 <HAL_DAC_Init>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003198:	f000 fa7c 	bl	8003694 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800319c:	2300      	movs	r3, #0
 800319e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80031a0:	2300      	movs	r3, #0
 80031a2:	723b      	strb	r3, [r7, #8]
  sConfig.DAC_SignedFormat = DISABLE;
 80031a4:	2300      	movs	r3, #0
 80031a6:	727b      	strb	r3, [r7, #9]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80031a8:	2300      	movs	r3, #0
 80031aa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80031ac:	2300      	movs	r3, #0
 80031ae:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80031b4:	2301      	movs	r3, #1
 80031b6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80031bc:	1d3b      	adds	r3, r7, #4
 80031be:	2200      	movs	r2, #0
 80031c0:	4619      	mov	r1, r3
 80031c2:	4806      	ldr	r0, [pc, #24]	@ (80031dc <MX_DAC1_Init+0x68>)
 80031c4:	f002 fcdc 	bl	8005b80 <HAL_DAC_ConfigChannel>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <MX_DAC1_Init+0x5e>
  {
    Error_Handler();
 80031ce:	f000 fa61 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80031d2:	bf00      	nop
 80031d4:	3730      	adds	r7, #48	@ 0x30
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200002d4 	.word	0x200002d4
 80031e0:	42028400 	.word	0x42028400

080031e4 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80031ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003220 <MX_GPDMA1_Init+0x3c>)
 80031ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003220 <MX_GPDMA1_Init+0x3c>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80031fa:	4b09      	ldr	r3, [pc, #36]	@ (8003220 <MX_GPDMA1_Init+0x3c>)
 80031fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	607b      	str	r3, [r7, #4]
 8003206:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel7_IRQn, 0, 0);
 8003208:	2200      	movs	r2, #0
 800320a:	2100      	movs	r1, #0
 800320c:	2022      	movs	r0, #34	@ 0x22
 800320e:	f002 fb23 	bl	8005858 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);
 8003212:	2022      	movs	r0, #34	@ 0x22
 8003214:	f002 fb3a 	bl	800588c <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8003218:	bf00      	nop
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	44020c00 	.word	0x44020c00

08003224 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003228:	4b27      	ldr	r3, [pc, #156]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800322a:	4a28      	ldr	r2, [pc, #160]	@ (80032cc <MX_SPI2_Init+0xa8>)
 800322c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800322e:	4b26      	ldr	r3, [pc, #152]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003230:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003234:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8003236:	4b24      	ldr	r3, [pc, #144]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003238:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800323c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800323e:	4b22      	ldr	r3, [pc, #136]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003240:	2207      	movs	r2, #7
 8003242:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003244:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003246:	2200      	movs	r2, #0
 8003248:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800324a:	4b1f      	ldr	r3, [pc, #124]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800324c:	2200      	movs	r2, #0
 800324e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003250:	4b1d      	ldr	r3, [pc, #116]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003252:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003256:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003258:	4b1b      	ldr	r3, [pc, #108]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800325a:	2200      	movs	r2, #0
 800325c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800325e:	4b1a      	ldr	r3, [pc, #104]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003260:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003264:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003266:	4b18      	ldr	r3, [pc, #96]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003268:	2200      	movs	r2, #0
 800326a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800326c:	4b16      	ldr	r3, [pc, #88]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800326e:	2200      	movs	r2, #0
 8003270:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8003272:	4b15      	ldr	r3, [pc, #84]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003274:	2207      	movs	r2, #7
 8003276:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003278:	4b13      	ldr	r3, [pc, #76]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800327a:	2200      	movs	r2, #0
 800327c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800327e:	4b12      	ldr	r3, [pc, #72]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003280:	2200      	movs	r2, #0
 8003282:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003284:	4b10      	ldr	r3, [pc, #64]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003286:	2200      	movs	r2, #0
 8003288:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800328a:	4b0f      	ldr	r3, [pc, #60]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800328c:	2200      	movs	r2, #0
 800328e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003290:	4b0d      	ldr	r3, [pc, #52]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003292:	2200      	movs	r2, #0
 8003294:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003296:	4b0c      	ldr	r3, [pc, #48]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 8003298:	2200      	movs	r2, #0
 800329a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800329c:	4b0a      	ldr	r3, [pc, #40]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 800329e:	2200      	movs	r2, #0
 80032a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80032a2:	4b09      	ldr	r3, [pc, #36]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80032a8:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80032b4:	4804      	ldr	r0, [pc, #16]	@ (80032c8 <MX_SPI2_Init+0xa4>)
 80032b6:	f006 ff41 	bl	800a13c <HAL_SPI_Init>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 80032c0:	f000 f9e8 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80032c4:	bf00      	nop
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	200002e8 	.word	0x200002e8
 80032cc:	40003800 	.word	0x40003800

080032d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b088      	sub	sp, #32
 80032d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032d6:	f107 0310 	add.w	r3, r7, #16
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	605a      	str	r2, [r3, #4]
 80032e0:	609a      	str	r2, [r3, #8]
 80032e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032e4:	1d3b      	adds	r3, r7, #4
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	605a      	str	r2, [r3, #4]
 80032ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80032ee:	4b20      	ldr	r3, [pc, #128]	@ (8003370 <MX_TIM1_Init+0xa0>)
 80032f0:	4a20      	ldr	r2, [pc, #128]	@ (8003374 <MX_TIM1_Init+0xa4>)
 80032f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 519;
 80032f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003370 <MX_TIM1_Init+0xa0>)
 80032f6:	f240 2207 	movw	r2, #519	@ 0x207
 80032fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <MX_TIM1_Init+0xa0>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 59999;
 8003302:	4b1b      	ldr	r3, [pc, #108]	@ (8003370 <MX_TIM1_Init+0xa0>)
 8003304:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8003308:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800330a:	4b19      	ldr	r3, [pc, #100]	@ (8003370 <MX_TIM1_Init+0xa0>)
 800330c:	2200      	movs	r2, #0
 800330e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003310:	4b17      	ldr	r3, [pc, #92]	@ (8003370 <MX_TIM1_Init+0xa0>)
 8003312:	2200      	movs	r2, #0
 8003314:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003316:	4b16      	ldr	r3, [pc, #88]	@ (8003370 <MX_TIM1_Init+0xa0>)
 8003318:	2200      	movs	r2, #0
 800331a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800331c:	4814      	ldr	r0, [pc, #80]	@ (8003370 <MX_TIM1_Init+0xa0>)
 800331e:	f007 faf8 	bl	800a912 <HAL_TIM_Base_Init>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8003328:	f000 f9b4 	bl	8003694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800332c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003330:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003332:	f107 0310 	add.w	r3, r7, #16
 8003336:	4619      	mov	r1, r3
 8003338:	480d      	ldr	r0, [pc, #52]	@ (8003370 <MX_TIM1_Init+0xa0>)
 800333a:	f007 fe4f 	bl	800afdc <HAL_TIM_ConfigClockSource>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003344:	f000 f9a6 	bl	8003694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003348:	2300      	movs	r3, #0
 800334a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800334c:	2300      	movs	r3, #0
 800334e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003350:	2300      	movs	r3, #0
 8003352:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003354:	1d3b      	adds	r3, r7, #4
 8003356:	4619      	mov	r1, r3
 8003358:	4805      	ldr	r0, [pc, #20]	@ (8003370 <MX_TIM1_Init+0xa0>)
 800335a:	f008 fad1 	bl	800b900 <HAL_TIMEx_MasterConfigSynchronization>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003364:	f000 f996 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003368:	bf00      	nop
 800336a:	3720      	adds	r7, #32
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	20000378 	.word	0x20000378
 8003374:	40012c00 	.word	0x40012c00

08003378 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08a      	sub	sp, #40	@ 0x28
 800337c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800337e:	f107 031c 	add.w	r3, r7, #28
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	605a      	str	r2, [r3, #4]
 8003388:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800338a:	463b      	mov	r3, r7
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	60da      	str	r2, [r3, #12]
 8003396:	611a      	str	r2, [r3, #16]
 8003398:	615a      	str	r2, [r3, #20]
 800339a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800339c:	4b22      	ldr	r3, [pc, #136]	@ (8003428 <MX_TIM2_Init+0xb0>)
 800339e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80033a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80033a4:	4b20      	ldr	r3, [pc, #128]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80033b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033b2:	f04f 32ff 	mov.w	r2, #4294967295
 80033b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033be:	4b1a      	ldr	r3, [pc, #104]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80033c4:	4818      	ldr	r0, [pc, #96]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033c6:	f007 fb4f 	bl	800aa68 <HAL_TIM_PWM_Init>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80033d0:	f000 f960 	bl	8003694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033d8:	2300      	movs	r3, #0
 80033da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033dc:	f107 031c 	add.w	r3, r7, #28
 80033e0:	4619      	mov	r1, r3
 80033e2:	4811      	ldr	r0, [pc, #68]	@ (8003428 <MX_TIM2_Init+0xb0>)
 80033e4:	f008 fa8c 	bl	800b900 <HAL_TIMEx_MasterConfigSynchronization>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80033ee:	f000 f951 	bl	8003694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033f2:	2360      	movs	r3, #96	@ 0x60
 80033f4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80033f6:	2300      	movs	r3, #0
 80033f8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033fe:	2300      	movs	r3, #0
 8003400:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003402:	463b      	mov	r3, r7
 8003404:	220c      	movs	r2, #12
 8003406:	4619      	mov	r1, r3
 8003408:	4807      	ldr	r0, [pc, #28]	@ (8003428 <MX_TIM2_Init+0xb0>)
 800340a:	f007 fcd3 	bl	800adb4 <HAL_TIM_PWM_ConfigChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003414:	f000 f93e 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003418:	4803      	ldr	r0, [pc, #12]	@ (8003428 <MX_TIM2_Init+0xb0>)
 800341a:	f000 fb3f 	bl	8003a9c <HAL_TIM_MspPostInit>

}
 800341e:	bf00      	nop
 8003420:	3728      	adds	r7, #40	@ 0x28
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	200003c4 	.word	0x200003c4

0800342c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003432:	f107 0310 	add.w	r3, r7, #16
 8003436:	2200      	movs	r2, #0
 8003438:	601a      	str	r2, [r3, #0]
 800343a:	605a      	str	r2, [r3, #4]
 800343c:	609a      	str	r2, [r3, #8]
 800343e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003440:	1d3b      	adds	r3, r7, #4
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800344a:	4b1d      	ldr	r3, [pc, #116]	@ (80034c0 <MX_TIM3_Init+0x94>)
 800344c:	4a1d      	ldr	r2, [pc, #116]	@ (80034c4 <MX_TIM3_Init+0x98>)
 800344e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003450:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <MX_TIM3_Init+0x94>)
 8003452:	2200      	movs	r2, #0
 8003454:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003456:	4b1a      	ldr	r3, [pc, #104]	@ (80034c0 <MX_TIM3_Init+0x94>)
 8003458:	2200      	movs	r2, #0
 800345a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10399;
 800345c:	4b18      	ldr	r3, [pc, #96]	@ (80034c0 <MX_TIM3_Init+0x94>)
 800345e:	f642 029f 	movw	r2, #10399	@ 0x289f
 8003462:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003464:	4b16      	ldr	r3, [pc, #88]	@ (80034c0 <MX_TIM3_Init+0x94>)
 8003466:	2200      	movs	r2, #0
 8003468:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800346a:	4b15      	ldr	r3, [pc, #84]	@ (80034c0 <MX_TIM3_Init+0x94>)
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003470:	4813      	ldr	r0, [pc, #76]	@ (80034c0 <MX_TIM3_Init+0x94>)
 8003472:	f007 fa4e 	bl	800a912 <HAL_TIM_Base_Init>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800347c:	f000 f90a 	bl	8003694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003480:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003484:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003486:	f107 0310 	add.w	r3, r7, #16
 800348a:	4619      	mov	r1, r3
 800348c:	480c      	ldr	r0, [pc, #48]	@ (80034c0 <MX_TIM3_Init+0x94>)
 800348e:	f007 fda5 	bl	800afdc <HAL_TIM_ConfigClockSource>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003498:	f000 f8fc 	bl	8003694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800349c:	2320      	movs	r3, #32
 800349e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	4619      	mov	r1, r3
 80034a8:	4805      	ldr	r0, [pc, #20]	@ (80034c0 <MX_TIM3_Init+0x94>)
 80034aa:	f008 fa29 	bl	800b900 <HAL_TIMEx_MasterConfigSynchronization>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80034b4:	f000 f8ee 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034b8:	bf00      	nop
 80034ba:	3720      	adds	r7, #32
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	20000410 	.word	0x20000410
 80034c4:	40000400 	.word	0x40000400

080034c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80034cc:	4b22      	ldr	r3, [pc, #136]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034ce:	4a23      	ldr	r2, [pc, #140]	@ (800355c <MX_USART3_UART_Init+0x94>)
 80034d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80034d2:	4b21      	ldr	r3, [pc, #132]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80034d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80034da:	4b1f      	ldr	r3, [pc, #124]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80034e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034ee:	220c      	movs	r2, #12
 80034f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034f2:	4b19      	ldr	r3, [pc, #100]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034f8:	4b17      	ldr	r3, [pc, #92]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034fe:	4b16      	ldr	r3, [pc, #88]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 8003500:	2200      	movs	r2, #0
 8003502:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003504:	4b14      	ldr	r3, [pc, #80]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 8003506:	2200      	movs	r2, #0
 8003508:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800350a:	4b13      	ldr	r3, [pc, #76]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 800350c:	2200      	movs	r2, #0
 800350e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003510:	4811      	ldr	r0, [pc, #68]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 8003512:	f008 faa3 	bl	800ba5c <HAL_UART_Init>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800351c:	f000 f8ba 	bl	8003694 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003520:	2100      	movs	r1, #0
 8003522:	480d      	ldr	r0, [pc, #52]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 8003524:	f008 fec0 	bl	800c2a8 <HAL_UARTEx_SetTxFifoThreshold>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800352e:	f000 f8b1 	bl	8003694 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003532:	2100      	movs	r1, #0
 8003534:	4808      	ldr	r0, [pc, #32]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 8003536:	f008 fef5 	bl	800c324 <HAL_UARTEx_SetRxFifoThreshold>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003540:	f000 f8a8 	bl	8003694 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003544:	4804      	ldr	r0, [pc, #16]	@ (8003558 <MX_USART3_UART_Init+0x90>)
 8003546:	f008 fe76 	bl	800c236 <HAL_UARTEx_DisableFifoMode>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003550:	f000 f8a0 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003554:	bf00      	nop
 8003556:	bd80      	pop	{r7, pc}
 8003558:	2000045c 	.word	0x2000045c
 800355c:	40004800 	.word	0x40004800

08003560 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8003564:	4b15      	ldr	r3, [pc, #84]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 8003566:	4a16      	ldr	r2, [pc, #88]	@ (80035c0 <MX_USB_PCD_Init+0x60>)
 8003568:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800356a:	4b14      	ldr	r3, [pc, #80]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 800356c:	2208      	movs	r2, #8
 800356e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8003570:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 8003572:	2202      	movs	r2, #2
 8003574:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003576:	4b11      	ldr	r3, [pc, #68]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 8003578:	2202      	movs	r2, #2
 800357a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 800357c:	4b0f      	ldr	r3, [pc, #60]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 800357e:	2200      	movs	r2, #0
 8003580:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8003582:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 8003584:	2200      	movs	r2, #0
 8003586:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8003588:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 800358a:	2200      	movs	r2, #0
 800358c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800358e:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 8003590:	2200      	movs	r2, #0
 8003592:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8003594:	4b09      	ldr	r3, [pc, #36]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 8003596:	2200      	movs	r2, #0
 8003598:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800359a:	4b08      	ldr	r3, [pc, #32]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 800359c:	2200      	movs	r2, #0
 800359e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 80035a0:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 80035a6:	4805      	ldr	r0, [pc, #20]	@ (80035bc <MX_USB_PCD_Init+0x5c>)
 80035a8:	f003 fc58 	bl	8006e5c <HAL_PCD_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_USB_PCD_Init+0x56>
  {
    Error_Handler();
 80035b2:	f000 f86f 	bl	8003694 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80035b6:	bf00      	nop
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	200004f0 	.word	0x200004f0
 80035c0:	40016000 	.word	0x40016000

080035c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ca:	f107 030c 	add.w	r3, r7, #12
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	605a      	str	r2, [r3, #4]
 80035d4:	609a      	str	r2, [r3, #8]
 80035d6:	60da      	str	r2, [r3, #12]
 80035d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035da:	4b2b      	ldr	r3, [pc, #172]	@ (8003688 <MX_GPIO_Init+0xc4>)
 80035dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035e0:	4a29      	ldr	r2, [pc, #164]	@ (8003688 <MX_GPIO_Init+0xc4>)
 80035e2:	f043 0301 	orr.w	r3, r3, #1
 80035e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80035ea:	4b27      	ldr	r3, [pc, #156]	@ (8003688 <MX_GPIO_Init+0xc4>)
 80035ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f8:	4b23      	ldr	r3, [pc, #140]	@ (8003688 <MX_GPIO_Init+0xc4>)
 80035fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035fe:	4a22      	ldr	r2, [pc, #136]	@ (8003688 <MX_GPIO_Init+0xc4>)
 8003600:	f043 0302 	orr.w	r3, r3, #2
 8003604:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003608:	4b1f      	ldr	r3, [pc, #124]	@ (8003688 <MX_GPIO_Init+0xc4>)
 800360a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	607b      	str	r3, [r7, #4]
 8003614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8003616:	2200      	movs	r2, #0
 8003618:	2140      	movs	r1, #64	@ 0x40
 800361a:	481c      	ldr	r0, [pc, #112]	@ (800368c <MX_GPIO_Init+0xc8>)
 800361c:	f003 fbec 	bl	8006df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin|LED_RED_Pin|LED_BLUE_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8003620:	2200      	movs	r2, #0
 8003622:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8003626:	481a      	ldr	r0, [pc, #104]	@ (8003690 <MX_GPIO_Init+0xcc>)
 8003628:	f003 fbe6 	bl	8006df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EN_Pin */
  GPIO_InitStruct.Pin = EN_Pin;
 800362c:	2340      	movs	r3, #64	@ 0x40
 800362e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003630:	2301      	movs	r3, #1
 8003632:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003638:	2300      	movs	r3, #0
 800363a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 800363c:	f107 030c 	add.w	r3, r7, #12
 8003640:	4619      	mov	r1, r3
 8003642:	4812      	ldr	r0, [pc, #72]	@ (800368c <MX_GPIO_Init+0xc8>)
 8003644:	f003 fa6e 	bl	8006b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_CS_Pin LED_RED_Pin LED_BLUE_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = DISP_CS_Pin|LED_RED_Pin|LED_BLUE_Pin|LED_YELLOW_Pin;
 8003648:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800364c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800364e:	2301      	movs	r3, #1
 8003650:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003656:	2300      	movs	r3, #0
 8003658:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800365a:	f107 030c 	add.w	r3, r7, #12
 800365e:	4619      	mov	r1, r3
 8003660:	480b      	ldr	r0, [pc, #44]	@ (8003690 <MX_GPIO_Init+0xcc>)
 8003662:	f003 fa5f 	bl	8006b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUTPUT_EN_SW_Pin */
  GPIO_InitStruct.Pin = OUTPUT_EN_SW_Pin;
 8003666:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800366a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800366c:	2300      	movs	r3, #0
 800366e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(OUTPUT_EN_SW_GPIO_Port, &GPIO_InitStruct);
 8003674:	f107 030c 	add.w	r3, r7, #12
 8003678:	4619      	mov	r1, r3
 800367a:	4804      	ldr	r0, [pc, #16]	@ (800368c <MX_GPIO_Init+0xc8>)
 800367c:	f003 fa52 	bl	8006b24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003680:	bf00      	nop
 8003682:	3720      	adds	r7, #32
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	44020c00 	.word	0x44020c00
 800368c:	42020000 	.word	0x42020000
 8003690:	42020400 	.word	0x42020400

08003694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003698:	b672      	cpsid	i
}
 800369a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800369c:	bf00      	nop
 800369e:	e7fd      	b.n	800369c <Error_Handler+0x8>

080036a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036a4:	bf00      	nop
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
	...

080036b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b0ae      	sub	sp, #184	@ 0xb8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	605a      	str	r2, [r3, #4]
 80036c2:	609a      	str	r2, [r3, #8]
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036c8:	f107 0318 	add.w	r3, r7, #24
 80036cc:	2288      	movs	r2, #136	@ 0x88
 80036ce:	2100      	movs	r1, #0
 80036d0:	4618      	mov	r0, r3
 80036d2:	f009 fcd4 	bl	800d07e <memset>
  if(hadc->Instance==ADC1)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a54      	ldr	r2, [pc, #336]	@ (800382c <HAL_ADC_MspInit+0x17c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	f040 80a1 	bne.w	8003824 <HAL_ADC_MspInit+0x174>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80036e2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80036e6:	f04f 0300 	mov.w	r3, #0
 80036ea:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036f2:	f107 0318 	add.w	r3, r7, #24
 80036f6:	4618      	mov	r0, r3
 80036f8:	f004 fc4e 	bl	8007f98 <HAL_RCCEx_PeriphCLKConfig>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <HAL_ADC_MspInit+0x56>
    {
      Error_Handler();
 8003702:	f7ff ffc7 	bl	8003694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003706:	4b4a      	ldr	r3, [pc, #296]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 8003708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800370c:	4a48      	ldr	r2, [pc, #288]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 800370e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003712:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003716:	4b46      	ldr	r3, [pc, #280]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 8003718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800371c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003724:	4b42      	ldr	r3, [pc, #264]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 8003726:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800372a:	4a41      	ldr	r2, [pc, #260]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003734:	4b3e      	ldr	r3, [pc, #248]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 8003736:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003742:	4b3b      	ldr	r3, [pc, #236]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 8003744:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003748:	4a39      	ldr	r2, [pc, #228]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 800374a:	f043 0302 	orr.w	r3, r3, #2
 800374e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003752:	4b37      	ldr	r3, [pc, #220]	@ (8003830 <HAL_ADC_MspInit+0x180>)
 8003754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_INP14
    PA5     ------> ADC1_INP19
    PA7     ------> ADC1_INP7
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = ADC_LOAD_CURR_Pin|ADC_LOAD_VOL_Pin|ADC_POT_Pin|ADC_VIN_Pin
 8003760:	23a7      	movs	r3, #167	@ 0xa7
 8003762:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |_5V_DIV_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003766:	2303      	movs	r3, #3
 8003768:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003772:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003776:	4619      	mov	r1, r3
 8003778:	482e      	ldr	r0, [pc, #184]	@ (8003834 <HAL_ADC_MspInit+0x184>)
 800377a:	f003 f9d3 	bl	8006b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_TEMP_Pin;
 800377e:	2301      	movs	r3, #1
 8003780:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003784:	2303      	movs	r3, #3
 8003786:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378a:	2300      	movs	r3, #0
 800378c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(ADC_TEMP_GPIO_Port, &GPIO_InitStruct);
 8003790:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003794:	4619      	mov	r1, r3
 8003796:	4828      	ldr	r0, [pc, #160]	@ (8003838 <HAL_ADC_MspInit+0x188>)
 8003798:	f003 f9c4 	bl	8006b24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel7.Instance = GPDMA1_Channel7;
 800379c:	4b27      	ldr	r3, [pc, #156]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 800379e:	4a28      	ldr	r2, [pc, #160]	@ (8003840 <HAL_ADC_MspInit+0x190>)
 80037a0:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel7.Init.Request = GPDMA1_REQUEST_ADC1;
 80037a2:	4b26      	ldr	r3, [pc, #152]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel7.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80037a8:	4b24      	ldr	r3, [pc, #144]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel7.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037ae:	4b23      	ldr	r3, [pc, #140]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel7.Init.SrcInc = DMA_SINC_FIXED;
 80037b4:	4b21      	ldr	r3, [pc, #132]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel7.Init.DestInc = DMA_DINC_INCREMENTED;
 80037ba:	4b20      	ldr	r3, [pc, #128]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037bc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80037c0:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel7.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 80037c2:	4b1e      	ldr	r3, [pc, #120]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037c4:	2201      	movs	r2, #1
 80037c6:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel7.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 80037c8:	4b1c      	ldr	r3, [pc, #112]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80037ce:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel7.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 80037d0:	4b1a      	ldr	r3, [pc, #104]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037d2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80037d6:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel7.Init.SrcBurstLength = 1;
 80037d8:	4b18      	ldr	r3, [pc, #96]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037da:	2201      	movs	r2, #1
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel7.Init.DestBurstLength = 1;
 80037de:	4b17      	ldr	r3, [pc, #92]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel7.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80037e4:	4b15      	ldr	r3, [pc, #84]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel7.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80037ea:	4b14      	ldr	r3, [pc, #80]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel7.Init.Mode = DMA_NORMAL;
 80037f0:	4b12      	ldr	r3, [pc, #72]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel7) != HAL_OK)
 80037f6:	4811      	ldr	r0, [pc, #68]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 80037f8:	f002 fb7c 	bl	8005ef4 <HAL_DMA_Init>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_ADC_MspInit+0x156>
    {
      Error_Handler();
 8003802:	f7ff ff47 	bl	8003694 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel7);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a0c      	ldr	r2, [pc, #48]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 800380a:	651a      	str	r2, [r3, #80]	@ 0x50
 800380c:	4a0b      	ldr	r2, [pc, #44]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
 8003812:	2110      	movs	r1, #16
 8003814:	4809      	ldr	r0, [pc, #36]	@ (800383c <HAL_ADC_MspInit+0x18c>)
 8003816:	f002 fde4 	bl	80063e2 <HAL_DMA_ConfigChannelAttributes>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <HAL_ADC_MspInit+0x174>
    {
      Error_Handler();
 8003820:	f7ff ff38 	bl	8003694 <Error_Handler>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003824:	bf00      	nop
 8003826:	37b8      	adds	r7, #184	@ 0xb8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	42028000 	.word	0x42028000
 8003830:	44020c00 	.word	0x44020c00
 8003834:	42020000 	.word	0x42020000
 8003838:	42020400 	.word	0x42020400
 800383c:	2000025c 	.word	0x2000025c
 8003840:	400203d0 	.word	0x400203d0

08003844 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08a      	sub	sp, #40	@ 0x28
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800384c:	f107 0314 	add.w	r3, r7, #20
 8003850:	2200      	movs	r2, #0
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	605a      	str	r2, [r3, #4]
 8003856:	609a      	str	r2, [r3, #8]
 8003858:	60da      	str	r2, [r3, #12]
 800385a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a18      	ldr	r2, [pc, #96]	@ (80038c4 <HAL_DAC_MspInit+0x80>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d129      	bne.n	80038ba <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003866:	4b18      	ldr	r3, [pc, #96]	@ (80038c8 <HAL_DAC_MspInit+0x84>)
 8003868:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800386c:	4a16      	ldr	r2, [pc, #88]	@ (80038c8 <HAL_DAC_MspInit+0x84>)
 800386e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003872:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003876:	4b14      	ldr	r3, [pc, #80]	@ (80038c8 <HAL_DAC_MspInit+0x84>)
 8003878:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800387c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003880:	613b      	str	r3, [r7, #16]
 8003882:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003884:	4b10      	ldr	r3, [pc, #64]	@ (80038c8 <HAL_DAC_MspInit+0x84>)
 8003886:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800388a:	4a0f      	ldr	r2, [pc, #60]	@ (80038c8 <HAL_DAC_MspInit+0x84>)
 800388c:	f043 0301 	orr.w	r3, r3, #1
 8003890:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003894:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <HAL_DAC_MspInit+0x84>)
 8003896:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80038a2:	2310      	movs	r3, #16
 80038a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038a6:	2303      	movs	r3, #3
 80038a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ae:	f107 0314 	add.w	r3, r7, #20
 80038b2:	4619      	mov	r1, r3
 80038b4:	4805      	ldr	r0, [pc, #20]	@ (80038cc <HAL_DAC_MspInit+0x88>)
 80038b6:	f003 f935 	bl	8006b24 <HAL_GPIO_Init>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 80038ba:	bf00      	nop
 80038bc:	3728      	adds	r7, #40	@ 0x28
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	42028400 	.word	0x42028400
 80038c8:	44020c00 	.word	0x44020c00
 80038cc:	42020000 	.word	0x42020000

080038d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b0ac      	sub	sp, #176	@ 0xb0
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	605a      	str	r2, [r3, #4]
 80038e2:	609a      	str	r2, [r3, #8]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80038e8:	f107 0310 	add.w	r3, r7, #16
 80038ec:	2288      	movs	r2, #136	@ 0x88
 80038ee:	2100      	movs	r1, #0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f009 fbc4 	bl	800d07e <memset>
  if(hspi->Instance==SPI2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a31      	ldr	r2, [pc, #196]	@ (80039c0 <HAL_SPI_MspInit+0xf0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d15a      	bne.n	80039b6 <HAL_SPI_MspInit+0xe6>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8003900:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_CSI;
 800390c:	2302      	movs	r3, #2
 800390e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8003910:	2301      	movs	r3, #1
 8003912:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 32;
 8003914:	2320      	movs	r3, #32
 8003916:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 32;
 8003918:	2320      	movs	r3, #32
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 800391c:	2301      	movs	r3, #1
 800391e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003920:	2302      	movs	r3, #2
 8003922:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8003924:	2308      	movs	r3, #8
 8003926:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8003928:	2300      	movs	r3, #0
 800392a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800392c:	2300      	movs	r3, #0
 800392e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP;
 8003930:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003934:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL2P;
 8003936:	2308      	movs	r3, #8
 8003938:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800393c:	f107 0310 	add.w	r3, r7, #16
 8003940:	4618      	mov	r0, r3
 8003942:	f004 fb29 	bl	8007f98 <HAL_RCCEx_PeriphCLKConfig>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <HAL_SPI_MspInit+0x80>
    {
      Error_Handler();
 800394c:	f7ff fea2 	bl	8003694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003950:	4b1c      	ldr	r3, [pc, #112]	@ (80039c4 <HAL_SPI_MspInit+0xf4>)
 8003952:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003956:	4a1b      	ldr	r2, [pc, #108]	@ (80039c4 <HAL_SPI_MspInit+0xf4>)
 8003958:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800395c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003960:	4b18      	ldr	r3, [pc, #96]	@ (80039c4 <HAL_SPI_MspInit+0xf4>)
 8003962:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800396e:	4b15      	ldr	r3, [pc, #84]	@ (80039c4 <HAL_SPI_MspInit+0xf4>)
 8003970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003974:	4a13      	ldr	r2, [pc, #76]	@ (80039c4 <HAL_SPI_MspInit+0xf4>)
 8003976:	f043 0302 	orr.w	r3, r3, #2
 800397a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800397e:	4b11      	ldr	r3, [pc, #68]	@ (80039c4 <HAL_SPI_MspInit+0xf4>)
 8003980:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB1     ------> SPI2_MOSI
    PB2     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800398c:	2306      	movs	r3, #6
 800398e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003992:	2302      	movs	r3, #2
 8003994:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003998:	2300      	movs	r3, #0
 800399a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800399e:	2300      	movs	r3, #0
 80039a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 80039a4:	2306      	movs	r3, #6
 80039a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80039ae:	4619      	mov	r1, r3
 80039b0:	4805      	ldr	r0, [pc, #20]	@ (80039c8 <HAL_SPI_MspInit+0xf8>)
 80039b2:	f003 f8b7 	bl	8006b24 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80039b6:	bf00      	nop
 80039b8:	37b0      	adds	r7, #176	@ 0xb0
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	40003800 	.word	0x40003800
 80039c4:	44020c00 	.word	0x44020c00
 80039c8:	42020400 	.word	0x42020400

080039cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003a50 <HAL_TIM_Base_MspInit+0x84>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d117      	bne.n	8003a0e <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039de:	4b1d      	ldr	r3, [pc, #116]	@ (8003a54 <HAL_TIM_Base_MspInit+0x88>)
 80039e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a54 <HAL_TIM_Base_MspInit+0x88>)
 80039e6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80039ea:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80039ee:	4b19      	ldr	r3, [pc, #100]	@ (8003a54 <HAL_TIM_Base_MspInit+0x88>)
 80039f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f8:	60fb      	str	r3, [r7, #12]
 80039fa:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 80039fc:	2200      	movs	r2, #0
 80039fe:	2101      	movs	r1, #1
 8003a00:	202a      	movs	r0, #42	@ 0x2a
 8003a02:	f001 ff29 	bl	8005858 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003a06:	202a      	movs	r0, #42	@ 0x2a
 8003a08:	f001 ff40 	bl	800588c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003a0c:	e01b      	b.n	8003a46 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a11      	ldr	r2, [pc, #68]	@ (8003a58 <HAL_TIM_Base_MspInit+0x8c>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d116      	bne.n	8003a46 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a18:	4b0e      	ldr	r3, [pc, #56]	@ (8003a54 <HAL_TIM_Base_MspInit+0x88>)
 8003a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a1e:	4a0d      	ldr	r2, [pc, #52]	@ (8003a54 <HAL_TIM_Base_MspInit+0x88>)
 8003a20:	f043 0302 	orr.w	r3, r3, #2
 8003a24:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003a28:	4b0a      	ldr	r3, [pc, #40]	@ (8003a54 <HAL_TIM_Base_MspInit+0x88>)
 8003a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a36:	2200      	movs	r2, #0
 8003a38:	2100      	movs	r1, #0
 8003a3a:	202e      	movs	r0, #46	@ 0x2e
 8003a3c:	f001 ff0c 	bl	8005858 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003a40:	202e      	movs	r0, #46	@ 0x2e
 8003a42:	f001 ff23 	bl	800588c <HAL_NVIC_EnableIRQ>
}
 8003a46:	bf00      	nop
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40012c00 	.word	0x40012c00
 8003a54:	44020c00 	.word	0x44020c00
 8003a58:	40000400 	.word	0x40000400

08003a5c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a6c:	d10e      	bne.n	8003a8c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a98 <HAL_TIM_PWM_MspInit+0x3c>)
 8003a70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a74:	4a08      	ldr	r2, [pc, #32]	@ (8003a98 <HAL_TIM_PWM_MspInit+0x3c>)
 8003a76:	f043 0301 	orr.w	r3, r3, #1
 8003a7a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_TIM_PWM_MspInit+0x3c>)
 8003a80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	44020c00 	.word	0x44020c00

08003a9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa4:	f107 030c 	add.w	r3, r7, #12
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	605a      	str	r2, [r3, #4]
 8003aae:	609a      	str	r2, [r3, #8]
 8003ab0:	60da      	str	r2, [r3, #12]
 8003ab2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003abc:	d11e      	bne.n	8003afc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003abe:	4b11      	ldr	r3, [pc, #68]	@ (8003b04 <HAL_TIM_MspPostInit+0x68>)
 8003ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ac4:	4a0f      	ldr	r2, [pc, #60]	@ (8003b04 <HAL_TIM_MspPostInit+0x68>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003ace:	4b0d      	ldr	r3, [pc, #52]	@ (8003b04 <HAL_TIM_MspPostInit+0x68>)
 8003ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	60bb      	str	r3, [r7, #8]
 8003ada:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8003adc:	2308      	movs	r3, #8
 8003ade:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003aec:	2301      	movs	r3, #1
 8003aee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8003af0:	f107 030c 	add.w	r3, r7, #12
 8003af4:	4619      	mov	r1, r3
 8003af6:	4804      	ldr	r0, [pc, #16]	@ (8003b08 <HAL_TIM_MspPostInit+0x6c>)
 8003af8:	f003 f814 	bl	8006b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003afc:	bf00      	nop
 8003afe:	3720      	adds	r7, #32
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	44020c00 	.word	0x44020c00
 8003b08:	42020000 	.word	0x42020000

08003b0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b0ac      	sub	sp, #176	@ 0xb0
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	60da      	str	r2, [r3, #12]
 8003b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b24:	f107 0310 	add.w	r3, r7, #16
 8003b28:	2288      	movs	r2, #136	@ 0x88
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f009 faa6 	bl	800d07e <memset>
  if(huart->Instance==USART3)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a31      	ldr	r2, [pc, #196]	@ (8003bfc <HAL_UART_MspInit+0xf0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d15b      	bne.n	8003bf4 <HAL_UART_MspInit+0xe8>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003b3c:	f04f 0204 	mov.w	r2, #4
 8003b40:	f04f 0300 	mov.w	r3, #0
 8003b44:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8003b48:	23c0      	movs	r3, #192	@ 0xc0
 8003b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b4c:	f107 0310 	add.w	r3, r7, #16
 8003b50:	4618      	mov	r0, r3
 8003b52:	f004 fa21 	bl	8007f98 <HAL_RCCEx_PeriphCLKConfig>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8003b5c:	f7ff fd9a 	bl	8003694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b60:	4b27      	ldr	r3, [pc, #156]	@ (8003c00 <HAL_UART_MspInit+0xf4>)
 8003b62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b66:	4a26      	ldr	r2, [pc, #152]	@ (8003c00 <HAL_UART_MspInit+0xf4>)
 8003b68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b6c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003b70:	4b23      	ldr	r3, [pc, #140]	@ (8003c00 <HAL_UART_MspInit+0xf4>)
 8003b72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b7e:	4b20      	ldr	r3, [pc, #128]	@ (8003c00 <HAL_UART_MspInit+0xf4>)
 8003b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b84:	4a1e      	ldr	r2, [pc, #120]	@ (8003c00 <HAL_UART_MspInit+0xf4>)
 8003b86:	f043 0302 	orr.w	r3, r3, #2
 8003b8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003c00 <HAL_UART_MspInit+0xf4>)
 8003b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	60bb      	str	r3, [r7, #8]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB8     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003bb6:	2307      	movs	r3, #7
 8003bb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bbc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4810      	ldr	r0, [pc, #64]	@ (8003c04 <HAL_UART_MspInit+0xf8>)
 8003bc4:	f002 ffae 	bl	8006b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003bc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8003be2:	230d      	movs	r3, #13
 8003be4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003bec:	4619      	mov	r1, r3
 8003bee:	4805      	ldr	r0, [pc, #20]	@ (8003c04 <HAL_UART_MspInit+0xf8>)
 8003bf0:	f002 ff98 	bl	8006b24 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003bf4:	bf00      	nop
 8003bf6:	37b0      	adds	r7, #176	@ 0xb0
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40004800 	.word	0x40004800
 8003c00:	44020c00 	.word	0x44020c00
 8003c04:	42020400 	.word	0x42020400

08003c08 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b0a6      	sub	sp, #152	@ 0x98
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c10:	f107 0310 	add.w	r3, r7, #16
 8003c14:	2288      	movs	r2, #136	@ 0x88
 8003c16:	2100      	movs	r1, #0
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f009 fa30 	bl	800d07e <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <HAL_PCD_MspInit+0x6c>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d121      	bne.n	8003c6c <HAL_PCD_MspInit+0x64>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003c28:	f04f 0200 	mov.w	r2, #0
 8003c2c:	f04f 0310 	mov.w	r3, #16
 8003c30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003c34:	2330      	movs	r3, #48	@ 0x30
 8003c36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c3a:	f107 0310 	add.w	r3, r7, #16
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f004 f9aa 	bl	8007f98 <HAL_RCCEx_PeriphCLKConfig>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_PCD_MspInit+0x46>
    {
      Error_Handler();
 8003c4a:	f7ff fd23 	bl	8003694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c78 <HAL_PCD_MspInit+0x70>)
 8003c50:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c54:	4a08      	ldr	r2, [pc, #32]	@ (8003c78 <HAL_PCD_MspInit+0x70>)
 8003c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c5a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8003c5e:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <HAL_PCD_MspInit+0x70>)
 8003c60:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c68:	60fb      	str	r3, [r7, #12]
 8003c6a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8003c6c:	bf00      	nop
 8003c6e:	3798      	adds	r7, #152	@ 0x98
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40016000 	.word	0x40016000
 8003c78:	44020c00 	.word	0x44020c00

08003c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c80:	bf00      	nop
 8003c82:	e7fd      	b.n	8003c80 <NMI_Handler+0x4>

08003c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c88:	bf00      	nop
 8003c8a:	e7fd      	b.n	8003c88 <HardFault_Handler+0x4>

08003c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c90:	bf00      	nop
 8003c92:	e7fd      	b.n	8003c90 <MemManage_Handler+0x4>

08003c94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c98:	bf00      	nop
 8003c9a:	e7fd      	b.n	8003c98 <BusFault_Handler+0x4>

08003c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ca0:	bf00      	nop
 8003ca2:	e7fd      	b.n	8003ca0 <UsageFault_Handler+0x4>

08003ca4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ca8:	bf00      	nop
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cb6:	bf00      	nop
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cc4:	bf00      	nop
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr

08003cce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cd2:	f000 fa21 	bl	8004118 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cd6:	bf00      	nop
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <GPDMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 7 global interrupt.
  */
void GPDMA1_Channel7_IRQHandler(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel7_IRQn 0 */

  /* USER CODE END GPDMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel7);
 8003ce0:	4802      	ldr	r0, [pc, #8]	@ (8003cec <GPDMA1_Channel7_IRQHandler+0x10>)
 8003ce2:	f002 fa1d 	bl	8006120 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel7_IRQn 1 */

  /* USER CODE END GPDMA1_Channel7_IRQn 1 */
}
 8003ce6:	bf00      	nop
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	2000025c 	.word	0x2000025c

08003cf0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003cf4:	4802      	ldr	r0, [pc, #8]	@ (8003d00 <TIM1_UP_IRQHandler+0x10>)
 8003cf6:	f006 ff0e 	bl	800ab16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003cfa:	bf00      	nop
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20000378 	.word	0x20000378

08003d04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003d08:	4802      	ldr	r0, [pc, #8]	@ (8003d14 <TIM3_IRQHandler+0x10>)
 8003d0a:	f006 ff04 	bl	800ab16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003d0e:	bf00      	nop
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000410 	.word	0x20000410

08003d18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  return 1;
 8003d1c:	2301      	movs	r3, #1
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <_kill>:

int _kill(int pid, int sig)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d32:	f009 f9f7 	bl	800d124 <__errno>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2216      	movs	r2, #22
 8003d3a:	601a      	str	r2, [r3, #0]
  return -1;
 8003d3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <_exit>:

void _exit (int status)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d50:	f04f 31ff 	mov.w	r1, #4294967295
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff ffe7 	bl	8003d28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d5a:	bf00      	nop
 8003d5c:	e7fd      	b.n	8003d5a <_exit+0x12>

08003d5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b086      	sub	sp, #24
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	60f8      	str	r0, [r7, #12]
 8003d66:	60b9      	str	r1, [r7, #8]
 8003d68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	e00a      	b.n	8003d86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d70:	f3af 8000 	nop.w
 8003d74:	4601      	mov	r1, r0
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	60ba      	str	r2, [r7, #8]
 8003d7c:	b2ca      	uxtb	r2, r1
 8003d7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	3301      	adds	r3, #1
 8003d84:	617b      	str	r3, [r7, #20]
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	dbf0      	blt.n	8003d70 <_read+0x12>
  }

  return len;
 8003d8e:	687b      	ldr	r3, [r7, #4]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	e009      	b.n	8003dbe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	60ba      	str	r2, [r7, #8]
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	617b      	str	r3, [r7, #20]
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	dbf1      	blt.n	8003daa <_write+0x12>
  }
  return len;
 8003dc6:	687b      	ldr	r3, [r7, #4]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3718      	adds	r7, #24
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <_close>:

int _close(int file)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003df8:	605a      	str	r2, [r3, #4]
  return 0;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <_isatty>:

int _isatty(int file)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e10:	2301      	movs	r3, #1
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b085      	sub	sp, #20
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	60f8      	str	r0, [r7, #12]
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3714      	adds	r7, #20
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e40:	4a14      	ldr	r2, [pc, #80]	@ (8003e94 <_sbrk+0x5c>)
 8003e42:	4b15      	ldr	r3, [pc, #84]	@ (8003e98 <_sbrk+0x60>)
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e4c:	4b13      	ldr	r3, [pc, #76]	@ (8003e9c <_sbrk+0x64>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d102      	bne.n	8003e5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e54:	4b11      	ldr	r3, [pc, #68]	@ (8003e9c <_sbrk+0x64>)
 8003e56:	4a12      	ldr	r2, [pc, #72]	@ (8003ea0 <_sbrk+0x68>)
 8003e58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e5a:	4b10      	ldr	r3, [pc, #64]	@ (8003e9c <_sbrk+0x64>)
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4413      	add	r3, r2
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d207      	bcs.n	8003e78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e68:	f009 f95c 	bl	800d124 <__errno>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	220c      	movs	r2, #12
 8003e70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e72:	f04f 33ff 	mov.w	r3, #4294967295
 8003e76:	e009      	b.n	8003e8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e78:	4b08      	ldr	r3, [pc, #32]	@ (8003e9c <_sbrk+0x64>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e7e:	4b07      	ldr	r3, [pc, #28]	@ (8003e9c <_sbrk+0x64>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4413      	add	r3, r2
 8003e86:	4a05      	ldr	r2, [pc, #20]	@ (8003e9c <_sbrk+0x64>)
 8003e88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	20008000 	.word	0x20008000
 8003e98:	00000400 	.word	0x00000400
 8003e9c:	20003db0 	.word	0x20003db0
 8003ea0:	20003f08 	.word	0x20003f08

08003ea4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003eaa:	4b30      	ldr	r3, [pc, #192]	@ (8003f6c <SystemInit+0xc8>)
 8003eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f6c <SystemInit+0xc8>)
 8003eb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003eb6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8003eba:	4b2d      	ldr	r3, [pc, #180]	@ (8003f70 <SystemInit+0xcc>)
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8003f70 <SystemInit+0xcc>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8003ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f70 <SystemInit+0xcc>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8003ecc:	4b28      	ldr	r3, [pc, #160]	@ (8003f70 <SystemInit+0xcc>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4927      	ldr	r1, [pc, #156]	@ (8003f70 <SystemInit+0xcc>)
 8003ed2:	4b28      	ldr	r3, [pc, #160]	@ (8003f74 <SystemInit+0xd0>)
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8003ed8:	4b25      	ldr	r3, [pc, #148]	@ (8003f70 <SystemInit+0xcc>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8003ede:	4b24      	ldr	r3, [pc, #144]	@ (8003f70 <SystemInit+0xcc>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8003ee4:	4b22      	ldr	r3, [pc, #136]	@ (8003f70 <SystemInit+0xcc>)
 8003ee6:	4a24      	ldr	r2, [pc, #144]	@ (8003f78 <SystemInit+0xd4>)
 8003ee8:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8003eea:	4b21      	ldr	r3, [pc, #132]	@ (8003f70 <SystemInit+0xcc>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8003ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f70 <SystemInit+0xcc>)
 8003ef2:	4a21      	ldr	r2, [pc, #132]	@ (8003f78 <SystemInit+0xd4>)
 8003ef4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8003ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <SystemInit+0xcc>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8003efc:	4b1c      	ldr	r3, [pc, #112]	@ (8003f70 <SystemInit+0xcc>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a1b      	ldr	r2, [pc, #108]	@ (8003f70 <SystemInit+0xcc>)
 8003f02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f06:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003f08:	4b19      	ldr	r3, [pc, #100]	@ (8003f70 <SystemInit+0xcc>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f0e:	4b17      	ldr	r3, [pc, #92]	@ (8003f6c <SystemInit+0xc8>)
 8003f10:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003f14:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8003f16:	4b19      	ldr	r3, [pc, #100]	@ (8003f7c <SystemInit+0xd8>)
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8003f1e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8003f26:	d003      	beq.n	8003f30 <SystemInit+0x8c>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003f2e:	d117      	bne.n	8003f60 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8003f30:	4b12      	ldr	r3, [pc, #72]	@ (8003f7c <SystemInit+0xd8>)
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d005      	beq.n	8003f48 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8003f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f7c <SystemInit+0xd8>)
 8003f3e:	4a10      	ldr	r2, [pc, #64]	@ (8003f80 <SystemInit+0xdc>)
 8003f40:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8003f42:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <SystemInit+0xd8>)
 8003f44:	4a0f      	ldr	r2, [pc, #60]	@ (8003f84 <SystemInit+0xe0>)
 8003f46:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8003f48:	4b0c      	ldr	r3, [pc, #48]	@ (8003f7c <SystemInit+0xd8>)
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8003f7c <SystemInit+0xd8>)
 8003f4e:	f043 0302 	orr.w	r3, r3, #2
 8003f52:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8003f54:	4b09      	ldr	r3, [pc, #36]	@ (8003f7c <SystemInit+0xd8>)
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	4a08      	ldr	r2, [pc, #32]	@ (8003f7c <SystemInit+0xd8>)
 8003f5a:	f043 0301 	orr.w	r3, r3, #1
 8003f5e:	61d3      	str	r3, [r2, #28]
  }
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	e000ed00 	.word	0xe000ed00
 8003f70:	44020c00 	.word	0x44020c00
 8003f74:	fae2eae3 	.word	0xfae2eae3
 8003f78:	01010280 	.word	0x01010280
 8003f7c:	40022000 	.word	0x40022000
 8003f80:	08192a3b 	.word	0x08192a3b
 8003f84:	4c5d6e7f 	.word	0x4c5d6e7f

08003f88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8003f88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003fc0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003f8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003f8e:	e003      	b.n	8003f98 <LoopCopyDataInit>

08003f90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003f92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003f94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003f96:	3104      	adds	r1, #4

08003f98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003f98:	480b      	ldr	r0, [pc, #44]	@ (8003fc8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003fcc <LoopForever+0xe>)
	adds	r2, r0, r1
 8003f9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003f9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003fa0:	d3f6      	bcc.n	8003f90 <CopyDataInit>
	ldr	r2, =_sbss
 8003fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8003fd0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003fa4:	e002      	b.n	8003fac <LoopFillZerobss>

08003fa6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003fa6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003fa8:	f842 3b04 	str.w	r3, [r2], #4

08003fac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003fac:	4b09      	ldr	r3, [pc, #36]	@ (8003fd4 <LoopForever+0x16>)
	cmp	r2, r3
 8003fae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003fb0:	d3f9      	bcc.n	8003fa6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003fb2:	f7ff ff77 	bl	8003ea4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fb6:	f009 f8bb 	bl	800d130 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003fba:	f7fe fcd5 	bl	8002968 <main>

08003fbe <LoopForever>:

LoopForever:
    b LoopForever
 8003fbe:	e7fe      	b.n	8003fbe <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8003fc0:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8003fc4:	080109d8 	.word	0x080109d8
	ldr	r0, =_sdata
 8003fc8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003fcc:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 8003fd0:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 8003fd4:	20003f04 	.word	0x20003f04

08003fd8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003fd8:	e7fe      	b.n	8003fd8 <ADC1_IRQHandler>
	...

08003fdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fe0:	2003      	movs	r0, #3
 8003fe2:	f001 fc2e 	bl	8005842 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003fe6:	f003 fe4d 	bl	8007c84 <HAL_RCC_GetSysClockFreq>
 8003fea:	4602      	mov	r2, r0
 8003fec:	4b0c      	ldr	r3, [pc, #48]	@ (8004020 <HAL_Init+0x44>)
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	f003 030f 	and.w	r3, r3, #15
 8003ff4:	490b      	ldr	r1, [pc, #44]	@ (8004024 <HAL_Init+0x48>)
 8003ff6:	5ccb      	ldrb	r3, [r1, r3]
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffc:	4a0a      	ldr	r2, [pc, #40]	@ (8004028 <HAL_Init+0x4c>)
 8003ffe:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004000:	2004      	movs	r0, #4
 8004002:	f001 fc73 	bl	80058ec <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004006:	200f      	movs	r0, #15
 8004008:	f000 f810 	bl	800402c <HAL_InitTick>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e002      	b.n	800401c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004016:	f7ff fb43 	bl	80036a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	bd80      	pop	{r7, pc}
 8004020:	44020c00 	.word	0x44020c00
 8004024:	08010618 	.word	0x08010618
 8004028:	20000004 	.word	0x20000004

0800402c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004038:	4b33      	ldr	r3, [pc, #204]	@ (8004108 <HAL_InitTick+0xdc>)
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e05c      	b.n	80040fe <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004044:	4b31      	ldr	r3, [pc, #196]	@ (800410c <HAL_InitTick+0xe0>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b04      	cmp	r3, #4
 800404e:	d10c      	bne.n	800406a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004050:	4b2f      	ldr	r3, [pc, #188]	@ (8004110 <HAL_InitTick+0xe4>)
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	4b2c      	ldr	r3, [pc, #176]	@ (8004108 <HAL_InitTick+0xdc>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	4619      	mov	r1, r3
 800405a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800405e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004062:	fbb2 f3f3 	udiv	r3, r2, r3
 8004066:	60fb      	str	r3, [r7, #12]
 8004068:	e037      	b.n	80040da <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800406a:	f001 fc97 	bl	800599c <HAL_SYSTICK_GetCLKSourceConfig>
 800406e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b02      	cmp	r3, #2
 8004074:	d023      	beq.n	80040be <HAL_InitTick+0x92>
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b02      	cmp	r3, #2
 800407a:	d82d      	bhi.n	80040d8 <HAL_InitTick+0xac>
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_InitTick+0x5e>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d00d      	beq.n	80040a4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004088:	e026      	b.n	80040d8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800408a:	4b21      	ldr	r3, [pc, #132]	@ (8004110 <HAL_InitTick+0xe4>)
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	4b1e      	ldr	r3, [pc, #120]	@ (8004108 <HAL_InitTick+0xdc>)
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	4619      	mov	r1, r3
 8004094:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004098:	fbb3 f3f1 	udiv	r3, r3, r1
 800409c:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a0:	60fb      	str	r3, [r7, #12]
        break;
 80040a2:	e01a      	b.n	80040da <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80040a4:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <HAL_InitTick+0xdc>)
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	461a      	mov	r2, r3
 80040aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80040b2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80040b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ba:	60fb      	str	r3, [r7, #12]
        break;
 80040bc:	e00d      	b.n	80040da <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80040be:	4b12      	ldr	r3, [pc, #72]	@ (8004108 <HAL_InitTick+0xdc>)
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80040cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80040d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d4:	60fb      	str	r3, [r7, #12]
        break;
 80040d6:	e000      	b.n	80040da <HAL_InitTick+0xae>
        break;
 80040d8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f001 fbe4 	bl	80058a8 <HAL_SYSTICK_Config>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e009      	b.n	80040fe <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040ea:	2200      	movs	r2, #0
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	f04f 30ff 	mov.w	r0, #4294967295
 80040f2:	f001 fbb1 	bl	8005858 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80040f6:	4a07      	ldr	r2, [pc, #28]	@ (8004114 <HAL_InitTick+0xe8>)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	2000000c 	.word	0x2000000c
 800410c:	e000e010 	.word	0xe000e010
 8004110:	20000004 	.word	0x20000004
 8004114:	20000008 	.word	0x20000008

08004118 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800411c:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <HAL_IncTick+0x20>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	461a      	mov	r2, r3
 8004122:	4b06      	ldr	r3, [pc, #24]	@ (800413c <HAL_IncTick+0x24>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4413      	add	r3, r2
 8004128:	4a04      	ldr	r2, [pc, #16]	@ (800413c <HAL_IncTick+0x24>)
 800412a:	6013      	str	r3, [r2, #0]
}
 800412c:	bf00      	nop
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	2000000c 	.word	0x2000000c
 800413c:	20003db4 	.word	0x20003db4

08004140 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  return uwTick;
 8004144:	4b03      	ldr	r3, [pc, #12]	@ (8004154 <HAL_GetTick+0x14>)
 8004146:	681b      	ldr	r3, [r3, #0]
}
 8004148:	4618      	mov	r0, r3
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	20003db4 	.word	0x20003db4

08004158 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	431a      	orrs	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	609a      	str	r2, [r3, #8]
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
 8004186:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	609a      	str	r2, [r3, #8]
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP1       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP1);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80041ce:	f043 0202 	orr.w	r2, r3, #2
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80041ec:	4b06      	ldr	r3, [pc, #24]	@ (8004208 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80041ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80041f2:	4a05      	ldr	r2, [pc, #20]	@ (8004208 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80041f4:	f043 0301 	orr.w	r3, r3, #1
 80041f8:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr
 8004208:	42028000 	.word	0x42028000

0800420c <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
 8004218:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	3360      	adds	r3, #96	@ 0x60
 800421e:	461a      	mov	r2, r3
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	4b08      	ldr	r3, [pc, #32]	@ (8004250 <LL_ADC_SetOffset+0x44>)
 800422e:	4013      	ands	r3, r2
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	4313      	orrs	r3, r2
 800423c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004244:	bf00      	nop
 8004246:	371c      	adds	r7, #28
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr
 8004250:	03fff000 	.word	0x03fff000

08004254 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	3360      	adds	r3, #96	@ 0x60
 8004262:	461a      	mov	r2, r3
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	4413      	add	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004274:	4618      	mov	r0, r3
 8004276:	3714      	adds	r7, #20
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	3360      	adds	r3, #96	@ 0x60
 8004290:	461a      	mov	r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4413      	add	r3, r2
 8004298:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	431a      	orrs	r2, r3
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80042aa:	bf00      	nop
 80042ac:	371c      	adds	r7, #28
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b087      	sub	sp, #28
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	60b9      	str	r1, [r7, #8]
 80042c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	3360      	adds	r3, #96	@ 0x60
 80042c6:	461a      	mov	r2, r3
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	431a      	orrs	r2, r3
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80042e0:	bf00      	nop
 80042e2:	371c      	adds	r7, #28
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3360      	adds	r3, #96	@ 0x60
 80042fc:	461a      	mov	r2, r3
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	431a      	orrs	r2, r3
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004316:	bf00      	nop
 8004318:	371c      	adds	r7, #28
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr

08004322 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004322:	b480      	push	{r7}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
 800432a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	615a      	str	r2, [r3, #20]
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800435c:	2301      	movs	r3, #1
 800435e:	e000      	b.n	8004362 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800436e:	b480      	push	{r7}
 8004370:	b087      	sub	sp, #28
 8004372:	af00      	add	r7, sp, #0
 8004374:	60f8      	str	r0, [r7, #12]
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3330      	adds	r3, #48	@ 0x30
 800437e:	461a      	mov	r2, r3
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	0a1b      	lsrs	r3, r3, #8
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	f003 030c 	and.w	r3, r3, #12
 800438a:	4413      	add	r3, r2
 800438c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f003 031f 	and.w	r3, r3, #31
 8004398:	211f      	movs	r1, #31
 800439a:	fa01 f303 	lsl.w	r3, r1, r3
 800439e:	43db      	mvns	r3, r3
 80043a0:	401a      	ands	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	0e9b      	lsrs	r3, r3, #26
 80043a6:	f003 011f 	and.w	r1, r3, #31
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	f003 031f 	and.w	r3, r3, #31
 80043b0:	fa01 f303 	lsl.w	r3, r1, r3
 80043b4:	431a      	orrs	r2, r3
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b087      	sub	sp, #28
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3314      	adds	r3, #20
 80043d6:	461a      	mov	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	0e5b      	lsrs	r3, r3, #25
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	f003 0304 	and.w	r3, r3, #4
 80043e2:	4413      	add	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	0d1b      	lsrs	r3, r3, #20
 80043ee:	f003 031f 	and.w	r3, r3, #31
 80043f2:	2107      	movs	r1, #7
 80043f4:	fa01 f303 	lsl.w	r3, r1, r3
 80043f8:	43db      	mvns	r3, r3
 80043fa:	401a      	ands	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	0d1b      	lsrs	r3, r3, #20
 8004400:	f003 031f 	and.w	r3, r3, #31
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	fa01 f303 	lsl.w	r3, r1, r3
 800440a:	431a      	orrs	r2, r3
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004410:	bf00      	nop
 8004412:	371c      	adds	r7, #28
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004434:	43db      	mvns	r3, r3
 8004436:	401a      	ands	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f003 0318 	and.w	r3, r3, #24
 800443e:	4908      	ldr	r1, [pc, #32]	@ (8004460 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004440:	40d9      	lsrs	r1, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	400b      	ands	r3, r1
 8004446:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800444a:	431a      	orrs	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004452:	bf00      	nop
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	000fffff 	.word	0x000fffff

08004464 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004474:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6093      	str	r3, [r2, #8]
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800449c:	d101      	bne.n	80044a2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044ec:	d101      	bne.n	80044f2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004510:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004514:	f043 0201 	orr.w	r2, r3, #1
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004538:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800453c:	f043 0202 	orr.w	r2, r3, #2
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <LL_ADC_IsEnabled+0x18>
 8004564:	2301      	movs	r3, #1
 8004566:	e000      	b.n	800456a <LL_ADC_IsEnabled+0x1a>
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b02      	cmp	r3, #2
 8004588:	d101      	bne.n	800458e <LL_ADC_IsDisableOngoing+0x18>
 800458a:	2301      	movs	r3, #1
 800458c:	e000      	b.n	8004590 <LL_ADC_IsDisableOngoing+0x1a>
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045b0:	f043 0204 	orr.w	r2, r3, #4
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d101      	bne.n	80045dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80045d8:	2301      	movs	r3, #1
 80045da:	e000      	b.n	80045de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b083      	sub	sp, #12
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b08      	cmp	r3, #8
 80045fc:	d101      	bne.n	8004602 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b088      	sub	sp, #32
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004618:	2300      	movs	r3, #0
 800461a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800461c:	2300      	movs	r3, #0
 800461e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e131      	b.n	800488e <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004634:	2b00      	cmp	r3, #0
 8004636:	d109      	bne.n	800464c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7ff f839 	bl	80036b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4618      	mov	r0, r3
 8004652:	f7ff ff19 	bl	8004488 <LL_ADC_IsDeepPowerDownEnabled>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d004      	beq.n	8004666 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff feff 	bl	8004464 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f7ff ff34 	bl	80044d8 <LL_ADC_IsInternalRegulatorEnabled>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d115      	bne.n	80046a2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff ff18 	bl	80044b0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004680:	4b85      	ldr	r3, [pc, #532]	@ (8004898 <HAL_ADC_Init+0x288>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	099b      	lsrs	r3, r3, #6
 8004686:	4a85      	ldr	r2, [pc, #532]	@ (800489c <HAL_ADC_Init+0x28c>)
 8004688:	fba2 2303 	umull	r2, r3, r2, r3
 800468c:	099b      	lsrs	r3, r3, #6
 800468e:	3301      	adds	r3, #1
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004694:	e002      	b.n	800469c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	3b01      	subs	r3, #1
 800469a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1f9      	bne.n	8004696 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7ff ff16 	bl	80044d8 <LL_ADC_IsInternalRegulatorEnabled>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10d      	bne.n	80046ce <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b6:	f043 0210 	orr.w	r2, r3, #16
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c2:	f043 0201 	orr.w	r2, r3, #1
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7ff ff76 	bl	80045c4 <LL_ADC_REG_IsConversionOngoing>
 80046d8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046de:	f003 0310 	and.w	r3, r3, #16
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f040 80ca 	bne.w	800487c <HAL_ADC_Init+0x26c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f040 80c6 	bne.w	800487c <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80046f8:	f043 0202 	orr.w	r2, r3, #2
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff ff23 	bl	8004550 <LL_ADC_IsEnabled>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10b      	bne.n	8004728 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004710:	4863      	ldr	r0, [pc, #396]	@ (80048a0 <HAL_ADC_Init+0x290>)
 8004712:	f7ff ff1d 	bl	8004550 <LL_ADC_IsEnabled>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d105      	bne.n	8004728 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	4619      	mov	r1, r3
 8004722:	4860      	ldr	r0, [pc, #384]	@ (80048a4 <HAL_ADC_Init+0x294>)
 8004724:	f7ff fd18 	bl	8004158 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	7e5b      	ldrb	r3, [r3, #25]
 800472c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004732:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004738:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800473e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004746:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004748:	4313      	orrs	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d106      	bne.n	8004764 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475a:	3b01      	subs	r3, #1
 800475c:	045b      	lsls	r3, r3, #17
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	4313      	orrs	r3, r2
 8004762:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004768:	2b00      	cmp	r3, #0
 800476a:	d009      	beq.n	8004780 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004770:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004778:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	4313      	orrs	r3, r2
 800477e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	4b48      	ldr	r3, [pc, #288]	@ (80048a8 <HAL_ADC_Init+0x298>)
 8004788:	4013      	ands	r3, r2
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	6812      	ldr	r2, [r2, #0]
 800478e:	69b9      	ldr	r1, [r7, #24]
 8004790:	430b      	orrs	r3, r1
 8004792:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7ff ff1b 	bl	80045ea <LL_ADC_INJ_IsConversionOngoing>
 80047b4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d13d      	bne.n	8004838 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d13a      	bne.n	8004838 <HAL_ADC_Init+0x228>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	7e1b      	ldrb	r3, [r3, #24]
 80047c6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80047ce:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047de:	f023 0302 	bic.w	r3, r3, #2
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6812      	ldr	r2, [r2, #0]
 80047e6:	69b9      	ldr	r1, [r7, #24]
 80047e8:	430b      	orrs	r3, r1
 80047ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d118      	bne.n	8004828 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004800:	f023 0304 	bic.w	r3, r3, #4
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800480c:	4311      	orrs	r1, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004812:	4311      	orrs	r1, r2
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004818:	430a      	orrs	r2, r1
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f042 0201 	orr.w	r2, r2, #1
 8004824:	611a      	str	r2, [r3, #16]
 8004826:	e007      	b.n	8004838 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691a      	ldr	r2, [r3, #16]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f022 0201 	bic.w	r2, r2, #1
 8004836:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d10c      	bne.n	800485a <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004846:	f023 010f 	bic.w	r1, r3, #15
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	1e5a      	subs	r2, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	631a      	str	r2, [r3, #48]	@ 0x30
 8004858:	e007      	b.n	800486a <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 020f 	bic.w	r2, r2, #15
 8004868:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800486e:	f023 0303 	bic.w	r3, r3, #3
 8004872:	f043 0201 	orr.w	r2, r3, #1
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	659a      	str	r2, [r3, #88]	@ 0x58
 800487a:	e007      	b.n	800488c <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004880:	f043 0210 	orr.w	r2, r3, #16
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800488c:	7ffb      	ldrb	r3, [r7, #31]
}
 800488e:	4618      	mov	r0, r3
 8004890:	3720      	adds	r7, #32
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	20000004 	.word	0x20000004
 800489c:	053e2d63 	.word	0x053e2d63
 80048a0:	42028000 	.word	0x42028000
 80048a4:	42028300 	.word	0x42028300
 80048a8:	fff04007 	.word	0xfff04007

080048ac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b0a2      	sub	sp, #136	@ 0x88
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4618      	mov	r0, r3
 80048be:	f7ff fe81 	bl	80045c4 <LL_ADC_REG_IsConversionOngoing>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f040 80d9 	bne.w	8004a7c <HAL_ADC_Start_DMA+0x1d0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_ADC_Start_DMA+0x2c>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e0d6      	b.n	8004a86 <HAL_ADC_Start_DMA+0x1da>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 fcfd 	bl	80052e0 <ADC_Enable>
 80048e6:	4603      	mov	r3, r0
 80048e8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80048ec:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f040 80be 	bne.w	8004a72 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048fa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048fe:	f023 0301 	bic.w	r3, r3, #1
 8004902:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800490e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d006      	beq.n	8004924 <HAL_ADC_Start_DMA+0x78>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491a:	f023 0206 	bic.w	r2, r3, #6
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004922:	e002      	b.n	800492a <HAL_ADC_Start_DMA+0x7e>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800492e:	4a58      	ldr	r2, [pc, #352]	@ (8004a90 <HAL_ADC_Start_DMA+0x1e4>)
 8004930:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004936:	4a57      	ldr	r2, [pc, #348]	@ (8004a94 <HAL_ADC_Start_DMA+0x1e8>)
 8004938:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800493e:	4a56      	ldr	r2, [pc, #344]	@ (8004a98 <HAL_ADC_Start_DMA+0x1ec>)
 8004940:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	221c      	movs	r2, #28
 8004948:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0210 	orr.w	r2, r2, #16
 8004960:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68da      	ldr	r2, [r3, #12]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f042 0201 	orr.w	r2, r2, #1
 8004970:	60da      	str	r2, [r3, #12]

        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800497c:	2b00      	cmp	r3, #0
 800497e:	d04d      	beq.n	8004a1c <HAL_ADC_Start_DMA+0x170>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004986:	2b00      	cmp	r3, #0
 8004988:	d046      	beq.n	8004a18 <HAL_ADC_Start_DMA+0x16c>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800498e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d040      	beq.n	8004a18 <HAL_ADC_Start_DMA+0x16c>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800499a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	f107 0314 	add.w	r3, r7, #20
 80049a2:	4611      	mov	r1, r2
 80049a4:	4618      	mov	r0, r3
 80049a6:	f001 ff6d 	bl	8006884 <HAL_DMAEx_List_GetNodeConfig>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <HAL_ADC_Start_DMA+0x108>
            {
              return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e068      	b.n	8004a86 <HAL_ADC_Start_DMA+0x1da>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 80049b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d104      	bne.n	80049c4 <HAL_ADC_Start_DMA+0x118>
            {
              /* Word -> Bytes */
              length_bytes = Length * 4U;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049c2:	e00a      	b.n	80049da <HAL_ADC_Start_DMA+0x12e>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 80049c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d104      	bne.n	80049d4 <HAL_ADC_Start_DMA+0x128>
            {
              /* Halfword -> Bytes */
              length_bytes = Length * 2U;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049d2:	e002      	b.n	80049da <HAL_ADC_Start_DMA+0x12e>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              length_bytes = Length;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)length_bytes;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80049e6:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68ba      	ldr	r2, [r7, #8]
 8004a04:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f001 fea6 	bl	800675c <HAL_DMAEx_List_Start_IT>
 8004a10:	4603      	mov	r3, r0
 8004a12:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004a16:	e026      	b.n	8004a66 <HAL_ADC_Start_DMA+0x1ba>
          }
          else
          {
            return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e034      	b.n	8004a86 <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d104      	bne.n	8004a30 <HAL_ADC_Start_DMA+0x184>
          {
            /* Word -> Bytes */
            length_bytes = Length * 4U;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a2e:	e00c      	b.n	8004a4a <HAL_ADC_Start_DMA+0x19e>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d104      	bne.n	8004a44 <HAL_ADC_Start_DMA+0x198>
          {
            /* Halfword -> Bytes */
            length_bytes = Length * 2U;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a42:	e002      	b.n	8004a4a <HAL_ADC_Start_DMA+0x19e>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            length_bytes = Length;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          /* Start the DMA channel */
          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	3340      	adds	r3, #64	@ 0x40
 8004a54:	4619      	mov	r1, r3
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a5c:	f001 fb00 	bl	8006060 <HAL_DMA_Start_IT>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff fd96 	bl	800459c <LL_ADC_REG_StartConversion>
 8004a70:	e007      	b.n	8004a82 <HAL_ADC_Start_DMA+0x1d6>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004a7a:	e002      	b.n	8004a82 <HAL_ADC_Start_DMA+0x1d6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  /* Return function status */
  return tmp_hal_status;
 8004a82:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3788      	adds	r7, #136	@ 0x88
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	080054a3 	.word	0x080054a3
 8004a94:	0800557b 	.word	0x0800557b
 8004a98:	08005597 	.word	0x08005597

08004a9c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b0b6      	sub	sp, #216	@ 0xd8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d101      	bne.n	8004ae6 <HAL_ADC_ConfigChannel+0x22>
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	e3e6      	b.n	80052b4 <HAL_ADC_ConfigChannel+0x7f0>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7ff fd66 	bl	80045c4 <LL_ADC_REG_IsConversionOngoing>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f040 83cb 	bne.w	8005296 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d009      	beq.n	8004b1c <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4ab0      	ldr	r2, [pc, #704]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x30c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d109      	bne.n	8004b26 <HAL_ADC_ConfigChannel+0x62>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	4aaf      	ldr	r2, [pc, #700]	@ (8004dd4 <HAL_ADC_ConfigChannel+0x310>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d104      	bne.n	8004b26 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff fb5f 	bl	80041e4 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6859      	ldr	r1, [r3, #4]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	f7ff fc1b 	bl	800436e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff fd41 	bl	80045c4 <LL_ADC_REG_IsConversionOngoing>
 8004b42:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7ff fd4d 	bl	80045ea <LL_ADC_INJ_IsConversionOngoing>
 8004b50:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b54:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f040 81dd 	bne.w	8004f18 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004b5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f040 81d8 	bne.w	8004f18 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b70:	d10f      	bne.n	8004b92 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6818      	ldr	r0, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	f7ff fc22 	bl	80043c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff fbc9 	bl	8004322 <LL_ADC_SetSamplingTimeCommonConfig>
 8004b90:	e00e      	b.n	8004bb0 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	6819      	ldr	r1, [r3, #0]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f7ff fc11 	bl	80043c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2100      	movs	r1, #0
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff fbb9 	bl	8004322 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	695a      	ldr	r2, [r3, #20]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	08db      	lsrs	r3, r3, #3
 8004bbc:	f003 0303 	and.w	r3, r3, #3
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	d022      	beq.n	8004c18 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6818      	ldr	r0, [r3, #0]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	6919      	ldr	r1, [r3, #16]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004be2:	f7ff fb13 	bl	800420c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6818      	ldr	r0, [r3, #0]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	6919      	ldr	r1, [r3, #16]
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	f7ff fb5f 	bl	80042b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d102      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x14a>
 8004c08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c0c:	e000      	b.n	8004c10 <HAL_ADC_ConfigChannel+0x14c>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	461a      	mov	r2, r3
 8004c12:	f7ff fb6b 	bl	80042ec <LL_ADC_SetOffsetSaturation>
 8004c16:	e17f      	b.n	8004f18 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7ff fb18 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004c24:	4603      	mov	r3, r0
 8004c26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10a      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x180>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2100      	movs	r1, #0
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff fb0d 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	0e9b      	lsrs	r3, r3, #26
 8004c3e:	f003 021f 	and.w	r2, r3, #31
 8004c42:	e01e      	b.n	8004c82 <HAL_ADC_ConfigChannel+0x1be>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2100      	movs	r1, #0
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff fb02 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004c50:	4603      	mov	r3, r0
 8004c52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004c5a:	fa93 f3a3 	rbit	r3, r3
 8004c5e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8004c62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004c66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 8004c6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8004c72:	2320      	movs	r3, #32
 8004c74:	e004      	b.n	8004c80 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8004c76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c7a:	fab3 f383 	clz	r3, r3
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d105      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x1d6>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	0e9b      	lsrs	r3, r3, #26
 8004c94:	f003 031f 	and.w	r3, r3, #31
 8004c98:	e018      	b.n	8004ccc <HAL_ADC_ConfigChannel+0x208>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ca6:	fa93 f3a3 	rbit	r3, r3
 8004caa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004cae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004cb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8004cbe:	2320      	movs	r3, #32
 8004cc0:	e004      	b.n	8004ccc <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8004cc2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004cc6:	fab3 f383 	clz	r3, r3
 8004cca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d106      	bne.n	8004cde <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff fad1 	bl	8004280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7ff fab5 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004cea:	4603      	mov	r3, r0
 8004cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10a      	bne.n	8004d0a <HAL_ADC_ConfigChannel+0x246>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7ff faaa 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004d00:	4603      	mov	r3, r0
 8004d02:	0e9b      	lsrs	r3, r3, #26
 8004d04:	f003 021f 	and.w	r2, r3, #31
 8004d08:	e01e      	b.n	8004d48 <HAL_ADC_ConfigChannel+0x284>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2101      	movs	r1, #1
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7ff fa9f 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004d16:	4603      	mov	r3, r0
 8004d18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d20:	fa93 f3a3 	rbit	r3, r3
 8004d24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004d28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004d30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8004d38:	2320      	movs	r3, #32
 8004d3a:	e004      	b.n	8004d46 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8004d3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d40:	fab3 f383 	clz	r3, r3
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d105      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x29c>
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	0e9b      	lsrs	r3, r3, #26
 8004d5a:	f003 031f 	and.w	r3, r3, #31
 8004d5e:	e018      	b.n	8004d92 <HAL_ADC_ConfigChannel+0x2ce>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d6c:	fa93 f3a3 	rbit	r3, r3
 8004d70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004d74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004d7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d101      	bne.n	8004d88 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8004d84:	2320      	movs	r3, #32
 8004d86:	e004      	b.n	8004d92 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8004d88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d8c:	fab3 f383 	clz	r3, r3
 8004d90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d106      	bne.n	8004da4 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7ff fa6e 	bl	8004280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2102      	movs	r1, #2
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7ff fa52 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004db0:	4603      	mov	r3, r0
 8004db2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d10e      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x314>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2102      	movs	r1, #2
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7ff fa47 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	0e9b      	lsrs	r3, r3, #26
 8004dca:	f003 021f 	and.w	r2, r3, #31
 8004dce:	e022      	b.n	8004e16 <HAL_ADC_ConfigChannel+0x352>
 8004dd0:	04300002 	.word	0x04300002
 8004dd4:	407f0000 	.word	0x407f0000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2102      	movs	r1, #2
 8004dde:	4618      	mov	r0, r3
 8004de0:	f7ff fa38 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004de4:	4603      	mov	r3, r0
 8004de6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dee:	fa93 f3a3 	rbit	r3, r3
 8004df2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004df6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004dfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d101      	bne.n	8004e0a <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8004e06:	2320      	movs	r3, #32
 8004e08:	e004      	b.n	8004e14 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8004e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004e0e:	fab3 f383 	clz	r3, r3
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d105      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x36a>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	0e9b      	lsrs	r3, r3, #26
 8004e28:	f003 031f 	and.w	r3, r3, #31
 8004e2c:	e016      	b.n	8004e5c <HAL_ADC_ConfigChannel+0x398>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e36:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e3a:	fa93 f3a3 	rbit	r3, r3
 8004e3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004e40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8004e4e:	2320      	movs	r3, #32
 8004e50:	e004      	b.n	8004e5c <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8004e52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e56:	fab3 f383 	clz	r3, r3
 8004e5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d106      	bne.n	8004e6e <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2200      	movs	r2, #0
 8004e66:	2102      	movs	r1, #2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f7ff fa09 	bl	8004280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2103      	movs	r1, #3
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7ff f9ed 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10a      	bne.n	8004e9a <HAL_ADC_ConfigChannel+0x3d6>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2103      	movs	r1, #3
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7ff f9e2 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004e90:	4603      	mov	r3, r0
 8004e92:	0e9b      	lsrs	r3, r3, #26
 8004e94:	f003 021f 	and.w	r2, r3, #31
 8004e98:	e017      	b.n	8004eca <HAL_ADC_ConfigChannel+0x406>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2103      	movs	r1, #3
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7ff f9d7 	bl	8004254 <LL_ADC_GetOffsetChannel>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eac:	fa93 f3a3 	rbit	r3, r3
 8004eb0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004eb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004eb4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004eb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004ebc:	2320      	movs	r3, #32
 8004ebe:	e003      	b.n	8004ec8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004ec0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ec2:	fab3 f383 	clz	r3, r3
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d105      	bne.n	8004ee2 <HAL_ADC_ConfigChannel+0x41e>
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	0e9b      	lsrs	r3, r3, #26
 8004edc:	f003 031f 	and.w	r3, r3, #31
 8004ee0:	e011      	b.n	8004f06 <HAL_ADC_ConfigChannel+0x442>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004eea:	fa93 f3a3 	rbit	r3, r3
 8004eee:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004ef0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ef2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8004efa:	2320      	movs	r3, #32
 8004efc:	e003      	b.n	8004f06 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8004efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f00:	fab3 f383 	clz	r3, r3
 8004f04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d106      	bne.n	8004f18 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	2103      	movs	r1, #3
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff f9b4 	bl	8004280 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fb17 	bl	8004550 <LL_ADC_IsEnabled>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f040 813f 	bne.w	80051a8 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6818      	ldr	r0, [r3, #0]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	6819      	ldr	r1, [r3, #0]
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	461a      	mov	r2, r3
 8004f38:	f7ff fa70 	bl	800441c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	4a8e      	ldr	r2, [pc, #568]	@ (800517c <HAL_ADC_ConfigChannel+0x6b8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	f040 8130 	bne.w	80051a8 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10b      	bne.n	8004f70 <HAL_ADC_ConfigChannel+0x4ac>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	0e9b      	lsrs	r3, r3, #26
 8004f5e:	3301      	adds	r3, #1
 8004f60:	f003 031f 	and.w	r3, r3, #31
 8004f64:	2b09      	cmp	r3, #9
 8004f66:	bf94      	ite	ls
 8004f68:	2301      	movls	r3, #1
 8004f6a:	2300      	movhi	r3, #0
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	e019      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x4e0>
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f78:	fa93 f3a3 	rbit	r3, r3
 8004f7c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004f7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f80:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004f82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d101      	bne.n	8004f8c <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8004f88:	2320      	movs	r3, #32
 8004f8a:	e003      	b.n	8004f94 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8004f8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f8e:	fab3 f383 	clz	r3, r3
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	3301      	adds	r3, #1
 8004f96:	f003 031f 	and.w	r3, r3, #31
 8004f9a:	2b09      	cmp	r3, #9
 8004f9c:	bf94      	ite	ls
 8004f9e:	2301      	movls	r3, #1
 8004fa0:	2300      	movhi	r3, #0
 8004fa2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d079      	beq.n	800509c <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d107      	bne.n	8004fc4 <HAL_ADC_ConfigChannel+0x500>
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	0e9b      	lsrs	r3, r3, #26
 8004fba:	3301      	adds	r3, #1
 8004fbc:	069b      	lsls	r3, r3, #26
 8004fbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004fc2:	e015      	b.n	8004ff0 <HAL_ADC_ConfigChannel+0x52c>
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fcc:	fa93 f3a3 	rbit	r3, r3
 8004fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8004fdc:	2320      	movs	r3, #32
 8004fde:	e003      	b.n	8004fe8 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8004fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fe2:	fab3 f383 	clz	r3, r3
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	3301      	adds	r3, #1
 8004fea:	069b      	lsls	r3, r3, #26
 8004fec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d109      	bne.n	8005010 <HAL_ADC_ConfigChannel+0x54c>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	0e9b      	lsrs	r3, r3, #26
 8005002:	3301      	adds	r3, #1
 8005004:	f003 031f 	and.w	r3, r3, #31
 8005008:	2101      	movs	r1, #1
 800500a:	fa01 f303 	lsl.w	r3, r1, r3
 800500e:	e017      	b.n	8005040 <HAL_ADC_ConfigChannel+0x57c>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005016:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005018:	fa93 f3a3 	rbit	r3, r3
 800501c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800501e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005020:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005022:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005024:	2b00      	cmp	r3, #0
 8005026:	d101      	bne.n	800502c <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8005028:	2320      	movs	r3, #32
 800502a:	e003      	b.n	8005034 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 800502c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800502e:	fab3 f383 	clz	r3, r3
 8005032:	b2db      	uxtb	r3, r3
 8005034:	3301      	adds	r3, #1
 8005036:	f003 031f 	and.w	r3, r3, #31
 800503a:	2101      	movs	r1, #1
 800503c:	fa01 f303 	lsl.w	r3, r1, r3
 8005040:	ea42 0103 	orr.w	r1, r2, r3
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10a      	bne.n	8005066 <HAL_ADC_ConfigChannel+0x5a2>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	0e9b      	lsrs	r3, r3, #26
 8005056:	3301      	adds	r3, #1
 8005058:	f003 021f 	and.w	r2, r3, #31
 800505c:	4613      	mov	r3, r2
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	4413      	add	r3, r2
 8005062:	051b      	lsls	r3, r3, #20
 8005064:	e018      	b.n	8005098 <HAL_ADC_ConfigChannel+0x5d4>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800506c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506e:	fa93 f3a3 	rbit	r3, r3
 8005072:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005076:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 800507e:	2320      	movs	r3, #32
 8005080:	e003      	b.n	800508a <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8005082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005084:	fab3 f383 	clz	r3, r3
 8005088:	b2db      	uxtb	r3, r3
 800508a:	3301      	adds	r3, #1
 800508c:	f003 021f 	and.w	r2, r3, #31
 8005090:	4613      	mov	r3, r2
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	4413      	add	r3, r2
 8005096:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005098:	430b      	orrs	r3, r1
 800509a:	e080      	b.n	800519e <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d107      	bne.n	80050b8 <HAL_ADC_ConfigChannel+0x5f4>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	0e9b      	lsrs	r3, r3, #26
 80050ae:	3301      	adds	r3, #1
 80050b0:	069b      	lsls	r3, r3, #26
 80050b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80050b6:	e015      	b.n	80050e4 <HAL_ADC_ConfigChannel+0x620>
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c0:	fa93 f3a3 	rbit	r3, r3
 80050c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80050c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80050ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80050d0:	2320      	movs	r3, #32
 80050d2:	e003      	b.n	80050dc <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80050d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d6:	fab3 f383 	clz	r3, r3
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	3301      	adds	r3, #1
 80050de:	069b      	lsls	r3, r3, #26
 80050e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d109      	bne.n	8005104 <HAL_ADC_ConfigChannel+0x640>
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	0e9b      	lsrs	r3, r3, #26
 80050f6:	3301      	adds	r3, #1
 80050f8:	f003 031f 	and.w	r3, r3, #31
 80050fc:	2101      	movs	r1, #1
 80050fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005102:	e017      	b.n	8005134 <HAL_ADC_ConfigChannel+0x670>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510a:	6a3b      	ldr	r3, [r7, #32]
 800510c:	fa93 f3a3 	rbit	r3, r3
 8005110:	61fb      	str	r3, [r7, #28]
  return result;
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 800511c:	2320      	movs	r3, #32
 800511e:	e003      	b.n	8005128 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8005120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005122:	fab3 f383 	clz	r3, r3
 8005126:	b2db      	uxtb	r3, r3
 8005128:	3301      	adds	r3, #1
 800512a:	f003 031f 	and.w	r3, r3, #31
 800512e:	2101      	movs	r1, #1
 8005130:	fa01 f303 	lsl.w	r3, r1, r3
 8005134:	ea42 0103 	orr.w	r1, r2, r3
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005140:	2b00      	cmp	r3, #0
 8005142:	d10d      	bne.n	8005160 <HAL_ADC_ConfigChannel+0x69c>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	0e9b      	lsrs	r3, r3, #26
 800514a:	3301      	adds	r3, #1
 800514c:	f003 021f 	and.w	r2, r3, #31
 8005150:	4613      	mov	r3, r2
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	4413      	add	r3, r2
 8005156:	3b1e      	subs	r3, #30
 8005158:	051b      	lsls	r3, r3, #20
 800515a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800515e:	e01d      	b.n	800519c <HAL_ADC_ConfigChannel+0x6d8>
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	fa93 f3a3 	rbit	r3, r3
 800516c:	613b      	str	r3, [r7, #16]
  return result;
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d103      	bne.n	8005180 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8005178:	2320      	movs	r3, #32
 800517a:	e005      	b.n	8005188 <HAL_ADC_ConfigChannel+0x6c4>
 800517c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	fab3 f383 	clz	r3, r3
 8005186:	b2db      	uxtb	r3, r3
 8005188:	3301      	adds	r3, #1
 800518a:	f003 021f 	and.w	r2, r3, #31
 800518e:	4613      	mov	r3, r2
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	4413      	add	r3, r2
 8005194:	3b1e      	subs	r3, #30
 8005196:	051b      	lsls	r3, r3, #20
 8005198:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800519c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051a2:	4619      	mov	r1, r3
 80051a4:	f7ff f90f 	bl	80043c6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	4b43      	ldr	r3, [pc, #268]	@ (80052bc <HAL_ADC_ConfigChannel+0x7f8>)
 80051ae:	4013      	ands	r3, r2
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d079      	beq.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80051b4:	4842      	ldr	r0, [pc, #264]	@ (80052c0 <HAL_ADC_ConfigChannel+0x7fc>)
 80051b6:	f7fe fff5 	bl	80041a4 <LL_ADC_GetCommonPathInternalCh>
 80051ba:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a40      	ldr	r2, [pc, #256]	@ (80052c4 <HAL_ADC_ConfigChannel+0x800>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d124      	bne.n	8005212 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80051c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d11e      	bne.n	8005212 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a3b      	ldr	r2, [pc, #236]	@ (80052c8 <HAL_ADC_ConfigChannel+0x804>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d164      	bne.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80051de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051e6:	4619      	mov	r1, r3
 80051e8:	4835      	ldr	r0, [pc, #212]	@ (80052c0 <HAL_ADC_ConfigChannel+0x7fc>)
 80051ea:	f7fe ffc8 	bl	800417e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051ee:	4b37      	ldr	r3, [pc, #220]	@ (80052cc <HAL_ADC_ConfigChannel+0x808>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	099b      	lsrs	r3, r3, #6
 80051f4:	4a36      	ldr	r2, [pc, #216]	@ (80052d0 <HAL_ADC_ConfigChannel+0x80c>)
 80051f6:	fba2 2303 	umull	r2, r3, r2, r3
 80051fa:	099b      	lsrs	r3, r3, #6
 80051fc:	3301      	adds	r3, #1
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005202:	e002      	b.n	800520a <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	3b01      	subs	r3, #1
 8005208:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1f9      	bne.n	8005204 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005210:	e04a      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a2f      	ldr	r2, [pc, #188]	@ (80052d4 <HAL_ADC_ConfigChannel+0x810>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d113      	bne.n	8005244 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800521c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10d      	bne.n	8005244 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a26      	ldr	r2, [pc, #152]	@ (80052c8 <HAL_ADC_ConfigChannel+0x804>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d13a      	bne.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800523a:	4619      	mov	r1, r3
 800523c:	4820      	ldr	r0, [pc, #128]	@ (80052c0 <HAL_ADC_ConfigChannel+0x7fc>)
 800523e:	f7fe ff9e 	bl	800417e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005242:	e031      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a23      	ldr	r2, [pc, #140]	@ (80052d8 <HAL_ADC_ConfigChannel+0x814>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d113      	bne.n	8005276 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800524e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10d      	bne.n	8005276 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a1a      	ldr	r2, [pc, #104]	@ (80052c8 <HAL_ADC_ConfigChannel+0x804>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d121      	bne.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005264:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005268:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800526c:	4619      	mov	r1, r3
 800526e:	4814      	ldr	r0, [pc, #80]	@ (80052c0 <HAL_ADC_ConfigChannel+0x7fc>)
 8005270:	f7fe ff85 	bl	800417e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005274:	e018      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a18      	ldr	r2, [pc, #96]	@ (80052dc <HAL_ADC_ConfigChannel+0x818>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d113      	bne.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a10      	ldr	r2, [pc, #64]	@ (80052c8 <HAL_ADC_ConfigChannel+0x804>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d00e      	beq.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4618      	mov	r0, r3
 8005290:	f7fe ff96 	bl	80041c0 <LL_ADC_EnableChannelVDDcore>
 8005294:	e008      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529a:	f043 0220 	orr.w	r2, r3, #32
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80052b0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	37d8      	adds	r7, #216	@ 0xd8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	80080000 	.word	0x80080000
 80052c0:	42028300 	.word	0x42028300
 80052c4:	c3210000 	.word	0xc3210000
 80052c8:	42028000 	.word	0x42028000
 80052cc:	20000004 	.word	0x20000004
 80052d0:	053e2d63 	.word	0x053e2d63
 80052d4:	88600004 	.word	0x88600004
 80052d8:	c7520000 	.word	0xc7520000
 80052dc:	99200040 	.word	0x99200040

080052e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80052e8:	2300      	movs	r3, #0
 80052ea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff f92d 	bl	8004550 <LL_ADC_IsEnabled>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d166      	bne.n	80053ca <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	4b34      	ldr	r3, [pc, #208]	@ (80053d4 <ADC_Enable+0xf4>)
 8005304:	4013      	ands	r3, r2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00d      	beq.n	8005326 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800530e:	f043 0210 	orr.w	r2, r3, #16
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e052      	b.n	80053cc <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff f8e8 	bl	8004500 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005330:	4829      	ldr	r0, [pc, #164]	@ (80053d8 <ADC_Enable+0xf8>)
 8005332:	f7fe ff37 	bl	80041a4 <LL_ADC_GetCommonPathInternalCh>
 8005336:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005338:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800533c:	2b00      	cmp	r3, #0
 800533e:	d010      	beq.n	8005362 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005340:	4b26      	ldr	r3, [pc, #152]	@ (80053dc <ADC_Enable+0xfc>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	099b      	lsrs	r3, r3, #6
 8005346:	4a26      	ldr	r2, [pc, #152]	@ (80053e0 <ADC_Enable+0x100>)
 8005348:	fba2 2303 	umull	r2, r3, r2, r3
 800534c:	099b      	lsrs	r3, r3, #6
 800534e:	3301      	adds	r3, #1
 8005350:	005b      	lsls	r3, r3, #1
 8005352:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005354:	e002      	b.n	800535c <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	3b01      	subs	r3, #1
 800535a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1f9      	bne.n	8005356 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005362:	f7fe feed 	bl	8004140 <HAL_GetTick>
 8005366:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005368:	e028      	b.n	80053bc <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4618      	mov	r0, r3
 8005370:	f7ff f8ee 	bl	8004550 <LL_ADC_IsEnabled>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d104      	bne.n	8005384 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff f8be 	bl	8004500 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005384:	f7fe fedc 	bl	8004140 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d914      	bls.n	80053bc <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b01      	cmp	r3, #1
 800539e:	d00d      	beq.n	80053bc <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a4:	f043 0210 	orr.w	r2, r3, #16
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b0:	f043 0201 	orr.w	r2, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e007      	b.n	80053cc <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d1cf      	bne.n	800536a <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	8000003f 	.word	0x8000003f
 80053d8:	42028300 	.word	0x42028300
 80053dc:	20000004 	.word	0x20000004
 80053e0:	053e2d63 	.word	0x053e2d63

080053e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff f8c0 	bl	8004576 <LL_ADC_IsDisableOngoing>
 80053f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff f8a7 	bl	8004550 <LL_ADC_IsEnabled>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d047      	beq.n	8005498 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d144      	bne.n	8005498 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 030d 	and.w	r3, r3, #13
 8005418:	2b01      	cmp	r3, #1
 800541a:	d10c      	bne.n	8005436 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff f881 	bl	8004528 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2203      	movs	r2, #3
 800542c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800542e:	f7fe fe87 	bl	8004140 <HAL_GetTick>
 8005432:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005434:	e029      	b.n	800548a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543a:	f043 0210 	orr.w	r2, r3, #16
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005446:	f043 0201 	orr.w	r2, r3, #1
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e023      	b.n	800549a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005452:	f7fe fe75 	bl	8004140 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d914      	bls.n	800548a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00d      	beq.n	800548a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005472:	f043 0210 	orr.w	r2, r3, #16
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800547e:	f043 0201 	orr.w	r2, r3, #1
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e007      	b.n	800549a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1dc      	bne.n	8005452 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b084      	sub	sp, #16
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d14b      	bne.n	8005554 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0308 	and.w	r3, r3, #8
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d021      	beq.n	800551a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f7fe ff34 	bl	8004348 <LL_ADC_REG_IsTriggerSourceSWStart>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d032      	beq.n	800554c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d12b      	bne.n	800554c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005504:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d11f      	bne.n	800554c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005510:	f043 0201 	orr.w	r2, r3, #1
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	659a      	str	r2, [r3, #88]	@ 0x58
 8005518:	e018      	b.n	800554c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d111      	bne.n	800554c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d105      	bne.n	800554c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005544:	f043 0201 	orr.w	r2, r3, #1
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f7fc fc63 	bl	8001e18 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005552:	e00e      	b.n	8005572 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005558:	f003 0310 	and.w	r3, r3, #16
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f7ff faa5 	bl	8004ab0 <HAL_ADC_ErrorCallback>
}
 8005566:	e004      	b.n	8005572 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800556c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	4798      	blx	r3
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b084      	sub	sp, #16
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005586:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f7ff fa87 	bl	8004a9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b084      	sub	sp, #16
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b4:	f043 0204 	orr.w	r2, r3, #4
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f7ff fa77 	bl	8004ab0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80055c2:	bf00      	nop
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <LL_ADC_StartCalibration>:
{
 80055ca:	b480      	push	{r7}
 80055cc:	b083      	sub	sp, #12
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
 80055d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80055dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80055e6:	4313      	orrs	r3, r2
 80055e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	609a      	str	r2, [r3, #8]
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <LL_ADC_IsCalibrationOnGoing>:
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800560c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005610:	d101      	bne.n	8005616 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005612:	2301      	movs	r3, #1
 8005614:	e000      	b.n	8005618 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800562e:	2300      	movs	r3, #0
 8005630:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005638:	2b01      	cmp	r3, #1
 800563a:	d101      	bne.n	8005640 <HAL_ADCEx_Calibration_Start+0x1c>
 800563c:	2302      	movs	r3, #2
 800563e:	e04d      	b.n	80056dc <HAL_ADCEx_Calibration_Start+0xb8>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff fecb 	bl	80053e4 <ADC_Disable>
 800564e:	4603      	mov	r3, r0
 8005650:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005652:	7bfb      	ldrb	r3, [r7, #15]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d136      	bne.n	80056c6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800565c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005660:	f023 0302 	bic.w	r3, r3, #2
 8005664:	f043 0202 	orr.w	r2, r3, #2
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	6839      	ldr	r1, [r7, #0]
 8005672:	4618      	mov	r0, r3
 8005674:	f7ff ffa9 	bl	80055ca <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005678:	e014      	b.n	80056a4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	3301      	adds	r3, #1
 800567e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	4a18      	ldr	r2, [pc, #96]	@ (80056e4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d30d      	bcc.n	80056a4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800568c:	f023 0312 	bic.w	r3, r3, #18
 8005690:	f043 0210 	orr.w	r2, r3, #16
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e01b      	b.n	80056dc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff ffa7 	bl	80055fc <LL_ADC_IsCalibrationOnGoing>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1e2      	bne.n	800567a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b8:	f023 0303 	bic.w	r3, r3, #3
 80056bc:	f043 0201 	orr.w	r2, r3, #1
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80056c4:	e005      	b.n	80056d2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ca:	f043 0210 	orr.w	r2, r3, #16
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80056da:	7bfb      	ldrb	r3, [r7, #15]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	25c3f800 	.word	0x25c3f800

080056e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056f8:	4b0c      	ldr	r3, [pc, #48]	@ (800572c <__NVIC_SetPriorityGrouping+0x44>)
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056fe:	68ba      	ldr	r2, [r7, #8]
 8005700:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005704:	4013      	ands	r3, r2
 8005706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005710:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800571a:	4a04      	ldr	r2, [pc, #16]	@ (800572c <__NVIC_SetPriorityGrouping+0x44>)
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	60d3      	str	r3, [r2, #12]
}
 8005720:	bf00      	nop
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	e000ed00 	.word	0xe000ed00

08005730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005730:	b480      	push	{r7}
 8005732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005734:	4b04      	ldr	r3, [pc, #16]	@ (8005748 <__NVIC_GetPriorityGrouping+0x18>)
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	0a1b      	lsrs	r3, r3, #8
 800573a:	f003 0307 	and.w	r3, r3, #7
}
 800573e:	4618      	mov	r0, r3
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr
 8005748:	e000ed00 	.word	0xe000ed00

0800574c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	4603      	mov	r3, r0
 8005754:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005756:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800575a:	2b00      	cmp	r3, #0
 800575c:	db0b      	blt.n	8005776 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	f003 021f 	and.w	r2, r3, #31
 8005764:	4907      	ldr	r1, [pc, #28]	@ (8005784 <__NVIC_EnableIRQ+0x38>)
 8005766:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	2001      	movs	r0, #1
 800576e:	fa00 f202 	lsl.w	r2, r0, r2
 8005772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	e000e100 	.word	0xe000e100

08005788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	4603      	mov	r3, r0
 8005790:	6039      	str	r1, [r7, #0]
 8005792:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005794:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005798:	2b00      	cmp	r3, #0
 800579a:	db0a      	blt.n	80057b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	b2da      	uxtb	r2, r3
 80057a0:	490c      	ldr	r1, [pc, #48]	@ (80057d4 <__NVIC_SetPriority+0x4c>)
 80057a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057a6:	0112      	lsls	r2, r2, #4
 80057a8:	b2d2      	uxtb	r2, r2
 80057aa:	440b      	add	r3, r1
 80057ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057b0:	e00a      	b.n	80057c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	4908      	ldr	r1, [pc, #32]	@ (80057d8 <__NVIC_SetPriority+0x50>)
 80057b8:	88fb      	ldrh	r3, [r7, #6]
 80057ba:	f003 030f 	and.w	r3, r3, #15
 80057be:	3b04      	subs	r3, #4
 80057c0:	0112      	lsls	r2, r2, #4
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	440b      	add	r3, r1
 80057c6:	761a      	strb	r2, [r3, #24]
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	e000e100 	.word	0xe000e100
 80057d8:	e000ed00 	.word	0xe000ed00

080057dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057dc:	b480      	push	{r7}
 80057de:	b089      	sub	sp, #36	@ 0x24
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f003 0307 	and.w	r3, r3, #7
 80057ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	f1c3 0307 	rsb	r3, r3, #7
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	bf28      	it	cs
 80057fa:	2304      	movcs	r3, #4
 80057fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	3304      	adds	r3, #4
 8005802:	2b06      	cmp	r3, #6
 8005804:	d902      	bls.n	800580c <NVIC_EncodePriority+0x30>
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	3b03      	subs	r3, #3
 800580a:	e000      	b.n	800580e <NVIC_EncodePriority+0x32>
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005810:	f04f 32ff 	mov.w	r2, #4294967295
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	fa02 f303 	lsl.w	r3, r2, r3
 800581a:	43da      	mvns	r2, r3
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	401a      	ands	r2, r3
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005824:	f04f 31ff 	mov.w	r1, #4294967295
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	fa01 f303 	lsl.w	r3, r1, r3
 800582e:	43d9      	mvns	r1, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005834:	4313      	orrs	r3, r2
         );
}
 8005836:	4618      	mov	r0, r3
 8005838:	3724      	adds	r7, #36	@ 0x24
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b082      	sub	sp, #8
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7ff ff4c 	bl	80056e8 <__NVIC_SetPriorityGrouping>
}
 8005850:	bf00      	nop
 8005852:	3708      	adds	r7, #8
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b086      	sub	sp, #24
 800585c:	af00      	add	r7, sp, #0
 800585e:	4603      	mov	r3, r0
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
 8005864:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005866:	f7ff ff63 	bl	8005730 <__NVIC_GetPriorityGrouping>
 800586a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	68b9      	ldr	r1, [r7, #8]
 8005870:	6978      	ldr	r0, [r7, #20]
 8005872:	f7ff ffb3 	bl	80057dc <NVIC_EncodePriority>
 8005876:	4602      	mov	r2, r0
 8005878:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800587c:	4611      	mov	r1, r2
 800587e:	4618      	mov	r0, r3
 8005880:	f7ff ff82 	bl	8005788 <__NVIC_SetPriority>
}
 8005884:	bf00      	nop
 8005886:	3718      	adds	r7, #24
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	4603      	mov	r3, r0
 8005894:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800589a:	4618      	mov	r0, r3
 800589c:	f7ff ff56 	bl	800574c <__NVIC_EnableIRQ>
}
 80058a0:	bf00      	nop
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3b01      	subs	r3, #1
 80058b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058b8:	d301      	bcc.n	80058be <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80058ba:	2301      	movs	r3, #1
 80058bc:	e00d      	b.n	80058da <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80058be:	4a0a      	ldr	r2, [pc, #40]	@ (80058e8 <HAL_SYSTICK_Config+0x40>)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80058c6:	4b08      	ldr	r3, [pc, #32]	@ (80058e8 <HAL_SYSTICK_Config+0x40>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80058cc:	4b06      	ldr	r3, [pc, #24]	@ (80058e8 <HAL_SYSTICK_Config+0x40>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a05      	ldr	r2, [pc, #20]	@ (80058e8 <HAL_SYSTICK_Config+0x40>)
 80058d2:	f043 0303 	orr.w	r3, r3, #3
 80058d6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	e000e010 	.word	0xe000e010

080058ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d844      	bhi.n	8005984 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80058fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005900 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80058fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005900:	08005923 	.word	0x08005923
 8005904:	08005941 	.word	0x08005941
 8005908:	08005963 	.word	0x08005963
 800590c:	08005985 	.word	0x08005985
 8005910:	08005915 	.word	0x08005915
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005914:	4b1f      	ldr	r3, [pc, #124]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a1e      	ldr	r2, [pc, #120]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800591a:	f043 0304 	orr.w	r3, r3, #4
 800591e:	6013      	str	r3, [r2, #0]
      break;
 8005920:	e031      	b.n	8005986 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005922:	4b1c      	ldr	r3, [pc, #112]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a1b      	ldr	r2, [pc, #108]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005928:	f023 0304 	bic.w	r3, r3, #4
 800592c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800592e:	4b1a      	ldr	r3, [pc, #104]	@ (8005998 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005930:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005934:	4a18      	ldr	r2, [pc, #96]	@ (8005998 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005936:	f023 030c 	bic.w	r3, r3, #12
 800593a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800593e:	e022      	b.n	8005986 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005940:	4b14      	ldr	r3, [pc, #80]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a13      	ldr	r2, [pc, #76]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005946:	f023 0304 	bic.w	r3, r3, #4
 800594a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800594c:	4b12      	ldr	r3, [pc, #72]	@ (8005998 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800594e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005952:	f023 030c 	bic.w	r3, r3, #12
 8005956:	4a10      	ldr	r2, [pc, #64]	@ (8005998 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005958:	f043 0304 	orr.w	r3, r3, #4
 800595c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8005960:	e011      	b.n	8005986 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005962:	4b0c      	ldr	r3, [pc, #48]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a0b      	ldr	r2, [pc, #44]	@ (8005994 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005968:	f023 0304 	bic.w	r3, r3, #4
 800596c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800596e:	4b0a      	ldr	r3, [pc, #40]	@ (8005998 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005970:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005974:	f023 030c 	bic.w	r3, r3, #12
 8005978:	4a07      	ldr	r2, [pc, #28]	@ (8005998 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800597a:	f043 0308 	orr.w	r3, r3, #8
 800597e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8005982:	e000      	b.n	8005986 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8005984:	bf00      	nop
  }
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	e000e010 	.word	0xe000e010
 8005998:	44020c00 	.word	0x44020c00

0800599c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80059a2:	4b17      	ldr	r3, [pc, #92]	@ (8005a00 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80059ae:	2304      	movs	r3, #4
 80059b0:	607b      	str	r3, [r7, #4]
 80059b2:	e01e      	b.n	80059f2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80059b4:	4b13      	ldr	r3, [pc, #76]	@ (8005a04 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80059b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059ba:	f003 030c 	and.w	r3, r3, #12
 80059be:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	2b08      	cmp	r3, #8
 80059c4:	d00f      	beq.n	80059e6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d80f      	bhi.n	80059ec <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d003      	beq.n	80059e0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80059d8:	e008      	b.n	80059ec <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80059da:	2300      	movs	r3, #0
 80059dc:	607b      	str	r3, [r7, #4]
        break;
 80059de:	e008      	b.n	80059f2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80059e0:	2301      	movs	r3, #1
 80059e2:	607b      	str	r3, [r7, #4]
        break;
 80059e4:	e005      	b.n	80059f2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80059e6:	2302      	movs	r3, #2
 80059e8:	607b      	str	r3, [r7, #4]
        break;
 80059ea:	e002      	b.n	80059f2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80059ec:	2300      	movs	r3, #0
 80059ee:	607b      	str	r3, [r7, #4]
        break;
 80059f0:	bf00      	nop
    }
  }
  return systick_source;
 80059f2:	687b      	ldr	r3, [r7, #4]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr
 8005a00:	e000e010 	.word	0xe000e010
 8005a04:	44020c00 	.word	0x44020c00

08005a08 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e014      	b.n	8005a44 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	791b      	ldrb	r3, [r3, #4]
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d105      	bne.n	8005a30 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7fd ff0a 	bl	8003844 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005a42:	2300      	movs	r3, #0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3708      	adds	r7, #8
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e056      	b.n	8005b0e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	795b      	ldrb	r3, [r3, #5]
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d101      	bne.n	8005a6c <HAL_DAC_Start+0x20>
 8005a68:	2302      	movs	r3, #2
 8005a6a:	e050      	b.n	8005b0e <HAL_DAC_Start+0xc2>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2202      	movs	r2, #2
 8005a76:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6819      	ldr	r1, [r3, #0]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	f003 0310 	and.w	r3, r3, #16
 8005a84:	2201      	movs	r2, #1
 8005a86:	409a      	lsls	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	430a      	orrs	r2, r1
 8005a8e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a90:	4b22      	ldr	r3, [pc, #136]	@ (8005b1c <HAL_DAC_Start+0xd0>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	099b      	lsrs	r3, r3, #6
 8005a96:	4a22      	ldr	r2, [pc, #136]	@ (8005b20 <HAL_DAC_Start+0xd4>)
 8005a98:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9c:	099b      	lsrs	r3, r3, #6
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005aa2:	e002      	b.n	8005aaa <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1f9      	bne.n	8005aa4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10f      	bne.n	8005ad6 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d11d      	bne.n	8005b00 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0201 	orr.w	r2, r2, #1
 8005ad2:	605a      	str	r2, [r3, #4]
 8005ad4:	e014      	b.n	8005b00 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	f003 0310 	and.w	r3, r3, #16
 8005ae6:	2102      	movs	r1, #2
 8005ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d107      	bne.n	8005b00 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f042 0202 	orr.w	r2, r2, #2
 8005afe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	20000004 	.word	0x20000004
 8005b20:	053e2d63 	.word	0x053e2d63

08005b24 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b087      	sub	sp, #28
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	607a      	str	r2, [r7, #4]
 8005b30:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005b32:	2300      	movs	r3, #0
 8005b34:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d101      	bne.n	8005b40 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e018      	b.n	8005b72 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d105      	bne.n	8005b5e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4413      	add	r3, r2
 8005b58:	3308      	adds	r3, #8
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	e004      	b.n	8005b68 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4413      	add	r3, r2
 8005b64:	3314      	adds	r3, #20
 8005b66:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	371c      	adds	r7, #28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
	...

08005b80 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b08c      	sub	sp, #48	@ 0x30
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <HAL_DAC_ConfigChannel+0x1e>
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e19d      	b.n	8005ede <HAL_DAC_ConfigChannel+0x35e>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	795b      	ldrb	r3, [r3, #5]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_DAC_ConfigChannel+0x34>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e194      	b.n	8005ede <HAL_DAC_ConfigChannel+0x35e>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2202      	movs	r2, #2
 8005bbe:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d17a      	bne.n	8005cbe <HAL_DAC_ConfigChannel+0x13e>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005bc8:	f7fe faba 	bl	8004140 <HAL_GetTick>
 8005bcc:	6238      	str	r0, [r7, #32]

    if (Channel == DAC_CHANNEL_1)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d13d      	bne.n	8005c50 <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005bd4:	e018      	b.n	8005c08 <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005bd6:	f7fe fab3 	bl	8004140 <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	6a3b      	ldr	r3, [r7, #32]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d911      	bls.n	8005c08 <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	f043 0208 	orr.w	r2, r3, #8
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2203      	movs	r2, #3
 8005c02:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e16a      	b.n	8005ede <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1df      	bne.n	8005bd6 <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	6a12      	ldr	r2, [r2, #32]
 8005c1e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005c20:	e020      	b.n	8005c64 <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005c22:	f7fe fa8d 	bl	8004140 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	6a3b      	ldr	r3, [r7, #32]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d90f      	bls.n	8005c50 <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	da0a      	bge.n	8005c50 <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	f043 0208 	orr.w	r2, r3, #8
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2203      	movs	r2, #3
 8005c4a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e146      	b.n	8005ede <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	dbe3      	blt.n	8005c22 <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68ba      	ldr	r2, [r7, #8]
 8005c60:	6a12      	ldr	r2, [r2, #32]
 8005c62:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f003 0310 	and.w	r3, r3, #16
 8005c70:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005c74:	fa01 f303 	lsl.w	r3, r1, r3
 8005c78:	43db      	mvns	r3, r3
 8005c7a:	ea02 0103 	and.w	r1, r2, r3
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f003 0310 	and.w	r3, r3, #16
 8005c88:	409a      	lsls	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f003 0310 	and.w	r3, r3, #16
 8005c9e:	21ff      	movs	r1, #255	@ 0xff
 8005ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca4:	43db      	mvns	r3, r3
 8005ca6:	ea02 0103 	and.w	r1, r2, r3
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	409a      	lsls	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d11d      	bne.n	8005d02 <HAL_DAC_ConfigChannel+0x182>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f003 0310 	and.w	r3, r3, #16
 8005cd4:	221f      	movs	r2, #31
 8005cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cda:	43db      	mvns	r3, r3
 8005cdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cde:	4013      	ands	r3, r2
 8005ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	61fb      	str	r3, [r7, #28]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f003 0310 	and.w	r3, r3, #16
 8005cee:	69fa      	ldr	r2, [r7, #28]
 8005cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d00:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f003 0310 	and.w	r3, r3, #16
 8005d10:	2207      	movs	r2, #7
 8005d12:	fa02 f303 	lsl.w	r3, r2, r3
 8005d16:	43db      	mvns	r3, r3
 8005d18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
#if !defined(TIM8)
  /* Devices STM32H503xx */
  /* On STM32H503EB (package WLCSP25) DAC channel 1 connection to GPIO is not available and should not be configured.
     Package information is stored at the address PACKAGE_BASE, WLCSP25 correspond to the value 0xF (For more
     information, please refer to the Reference Manual) */
  const __IO uint16_t *tmp_package = (uint16_t *)PACKAGE_BASE;
 8005d1e:	4b72      	ldr	r3, [pc, #456]	@ (8005ee8 <HAL_DAC_ConfigChannel+0x368>)
 8005d20:	61bb      	str	r3, [r7, #24]
  if ((*(tmp_package) & 0x1FUL) == 0x0FUL)
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	881b      	ldrh	r3, [r3, #0]
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	2b0f      	cmp	r3, #15
 8005d2e:	d116      	bne.n	8005d5e <HAL_DAC_ConfigChannel+0x1de>
  {
    if ((Channel == DAC_CHANNEL_1)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d113      	bne.n	8005d5e <HAL_DAC_ConfigChannel+0x1de>
        && ((sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d003      	beq.n	8005d46 <HAL_DAC_ConfigChannel+0x1c6>
            || (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH)))
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	d10b      	bne.n	8005d5e <HAL_DAC_ConfigChannel+0x1de>
    {
      /* Update return status */
      status = HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

      /* Change the DAC state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2204      	movs	r2, #4
 8005d50:	711a      	strb	r2, [r3, #4]

      /* Update error code */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_INVALID_CONFIG);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	f043 0220 	orr.w	r2, r3, #32
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	611a      	str	r2, [r3, #16]
    }
  }
#endif /* Devices STM32H503xx */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d102      	bne.n	8005d6c <HAL_DAC_ConfigChannel+0x1ec>
  {
    connectOnChip = 0x00000000UL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d6a:	e00f      	b.n	8005d8c <HAL_DAC_ConfigChannel+0x20c>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d102      	bne.n	8005d7a <HAL_DAC_ConfigChannel+0x1fa>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005d74:	2301      	movs	r3, #1
 8005d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d78:	e008      	b.n	8005d8c <HAL_DAC_ConfigChannel+0x20c>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d102      	bne.n	8005d88 <HAL_DAC_ConfigChannel+0x208>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005d82:	2301      	movs	r3, #1
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d86:	e001      	b.n	8005d8c <HAL_DAC_ConfigChannel+0x20c>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	689a      	ldr	r2, [r3, #8]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f003 0310 	and.w	r3, r3, #16
 8005da2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
 8005daa:	43db      	mvns	r3, r3
 8005dac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dae:	4013      	ands	r3, r2
 8005db0:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	791b      	ldrb	r3, [r3, #4]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d102      	bne.n	8005dc0 <HAL_DAC_ConfigChannel+0x240>
 8005dba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005dbe:	e000      	b.n	8005dc2 <HAL_DAC_ConfigChannel+0x242>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	69fa      	ldr	r2, [r7, #28]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f003 0310 	and.w	r3, r3, #16
 8005dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	43db      	mvns	r3, r3
 8005dd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dda:	4013      	ands	r3, r2
 8005ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	795b      	ldrb	r3, [r3, #5]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d102      	bne.n	8005dec <HAL_DAC_ConfigChannel+0x26c>
 8005de6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005dea:	e000      	b.n	8005dee <HAL_DAC_ConfigChannel+0x26e>
 8005dec:	2300      	movs	r3, #0
 8005dee:	69fa      	ldr	r2, [r7, #28]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d114      	bne.n	8005e2e <HAL_DAC_ConfigChannel+0x2ae>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005e04:	f002 f86a 	bl	8007edc <HAL_RCC_GetHCLKFreq>
 8005e08:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	4a37      	ldr	r2, [pc, #220]	@ (8005eec <HAL_DAC_ConfigChannel+0x36c>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d904      	bls.n	8005e1c <HAL_DAC_ConfigChannel+0x29c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e1a:	e00f      	b.n	8005e3c <HAL_DAC_ConfigChannel+0x2bc>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	4a34      	ldr	r2, [pc, #208]	@ (8005ef0 <HAL_DAC_ConfigChannel+0x370>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d90a      	bls.n	8005e3a <HAL_DAC_ConfigChannel+0x2ba>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e2c:	e006      	b.n	8005e3c <HAL_DAC_ConfigChannel+0x2bc>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e34:	4313      	orrs	r3, r2
 8005e36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e38:	e000      	b.n	8005e3c <HAL_DAC_ConfigChannel+0x2bc>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005e3a:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f003 0310 	and.w	r3, r3, #16
 8005e42:	69fa      	ldr	r2, [r7, #28]
 8005e44:	fa02 f303 	lsl.w	r3, r2, r3
 8005e48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	6819      	ldr	r1, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f003 0310 	and.w	r3, r3, #16
 8005e62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	43da      	mvns	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	400a      	ands	r2, r1
 8005e72:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f003 0310 	and.w	r3, r3, #16
 8005e82:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005e86:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8a:	43db      	mvns	r3, r3
 8005e8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e8e:	4013      	ands	r3, r2
 8005e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	61fb      	str	r3, [r7, #28]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f003 0310 	and.w	r3, r3, #16
 8005e9e:	69fa      	ldr	r2, [r7, #28]
 8005ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005eb0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6819      	ldr	r1, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f003 0310 	and.w	r3, r3, #16
 8005ebe:	22c0      	movs	r2, #192	@ 0xc0
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	43da      	mvns	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	400a      	ands	r2, r1
 8005ecc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005eda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3730      	adds	r7, #48	@ 0x30
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	08fff80e 	.word	0x08fff80e
 8005eec:	09896800 	.word	0x09896800
 8005ef0:	04c4b400 	.word	0x04c4b400

08005ef4 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8005efc:	f7fe f920 	bl	8004140 <HAL_GetTick>
 8005f00:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e085      	b.n	8006018 <HAL_DMA_Init+0x124>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a43      	ldr	r2, [pc, #268]	@ (8006020 <HAL_DMA_Init+0x12c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d049      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a42      	ldr	r2, [pc, #264]	@ (8006024 <HAL_DMA_Init+0x130>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d044      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a40      	ldr	r2, [pc, #256]	@ (8006028 <HAL_DMA_Init+0x134>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d03f      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a3f      	ldr	r2, [pc, #252]	@ (800602c <HAL_DMA_Init+0x138>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d03a      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a3d      	ldr	r2, [pc, #244]	@ (8006030 <HAL_DMA_Init+0x13c>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d035      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a3c      	ldr	r2, [pc, #240]	@ (8006034 <HAL_DMA_Init+0x140>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d030      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a3a      	ldr	r2, [pc, #232]	@ (8006038 <HAL_DMA_Init+0x144>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d02b      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a39      	ldr	r2, [pc, #228]	@ (800603c <HAL_DMA_Init+0x148>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d026      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a37      	ldr	r2, [pc, #220]	@ (8006040 <HAL_DMA_Init+0x14c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d021      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a36      	ldr	r2, [pc, #216]	@ (8006044 <HAL_DMA_Init+0x150>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d01c      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a34      	ldr	r2, [pc, #208]	@ (8006048 <HAL_DMA_Init+0x154>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d017      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a33      	ldr	r2, [pc, #204]	@ (800604c <HAL_DMA_Init+0x158>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d012      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a31      	ldr	r2, [pc, #196]	@ (8006050 <HAL_DMA_Init+0x15c>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d00d      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a30      	ldr	r2, [pc, #192]	@ (8006054 <HAL_DMA_Init+0x160>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d008      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8006058 <HAL_DMA_Init+0x164>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d003      	beq.n	8005faa <HAL_DMA_Init+0xb6>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800605c <HAL_DMA_Init+0x168>)
 8005fa8:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2202      	movs	r2, #2
 8005fb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695a      	ldr	r2, [r3, #20]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f042 0206 	orr.w	r2, r2, #6
 8005fc8:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005fca:	e00f      	b.n	8005fec <HAL_DMA_Init+0xf8>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005fcc:	f7fe f8b8 	bl	8004140 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b05      	cmp	r3, #5
 8005fd8:	d908      	bls.n	8005fec <HAL_DMA_Init+0xf8>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2210      	movs	r2, #16
 8005fde:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e015      	b.n	8006018 <HAL_DMA_Init+0x124>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1e8      	bne.n	8005fcc <HAL_DMA_Init+0xd8>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fa52 	bl	80064a4 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	40020050 	.word	0x40020050
 8006024:	400200d0 	.word	0x400200d0
 8006028:	40020150 	.word	0x40020150
 800602c:	400201d0 	.word	0x400201d0
 8006030:	40020250 	.word	0x40020250
 8006034:	400202d0 	.word	0x400202d0
 8006038:	40020350 	.word	0x40020350
 800603c:	400203d0 	.word	0x400203d0
 8006040:	40021050 	.word	0x40021050
 8006044:	400210d0 	.word	0x400210d0
 8006048:	40021150 	.word	0x40021150
 800604c:	400211d0 	.word	0x400211d0
 8006050:	40021250 	.word	0x40021250
 8006054:	400212d0 	.word	0x400212d0
 8006058:	40021350 	.word	0x40021350
 800605c:	400213d0 	.word	0x400213d0

08006060 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
 800606c:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e04f      	b.n	8006118 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_DMA_Start_IT+0x26>
 8006082:	2302      	movs	r3, #2
 8006084:	e048      	b.n	8006118 <HAL_DMA_Start_IT+0xb8>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b01      	cmp	r3, #1
 8006098:	d136      	bne.n	8006108 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2202      	movs	r2, #2
 800609e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	68b9      	ldr	r1, [r7, #8]
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f000 f9d3 	bl	800645a <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	695a      	ldr	r2, [r3, #20]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80060c2:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d007      	beq.n	80060dc <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695a      	ldr	r2, [r3, #20]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060da:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d007      	beq.n	80060f4 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	695a      	ldr	r2, [r3, #20]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060f2:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	695a      	ldr	r2, [r3, #20]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f042 0201 	orr.w	r2, r2, #1
 8006102:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	e007      	b.n	8006118 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2240      	movs	r2, #64	@ 0x40
 800610c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8006130:	f023 030f 	bic.w	r3, r3, #15
 8006134:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800613e:	3b50      	subs	r3, #80	@ 0x50
 8006140:	09db      	lsrs	r3, r3, #7
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	2201      	movs	r2, #1
 8006148:	fa02 f303 	lsl.w	r3, r2, r3
 800614c:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	4013      	ands	r3, r2
 8006156:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 813b 	beq.w	80063d6 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800616a:	2b00      	cmp	r3, #0
 800616c:	d011      	beq.n	8006192 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00a      	beq.n	8006192 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006184:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800618a:	f043 0201 	orr.w	r2, r3, #1
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800619c:	2b00      	cmp	r3, #0
 800619e:	d011      	beq.n	80061c4 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00a      	beq.n	80061c4 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061b6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061bc:	f043 0202 	orr.w	r2, r3, #2
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d011      	beq.n	80061f6 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00a      	beq.n	80061f6 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80061e8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ee:	f043 0204 	orr.w	r2, r3, #4
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006200:	2b00      	cmp	r3, #0
 8006202:	d011      	beq.n	8006228 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800621a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006220:	f043 0208 	orr.w	r2, r3, #8
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006232:	2b00      	cmp	r3, #0
 8006234:	d013      	beq.n	800625e <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00c      	beq.n	800625e <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800624c:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d04c      	beq.n	8006306 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d045      	beq.n	8006306 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006282:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b04      	cmp	r3, #4
 800628e:	d12e      	bne.n	80062ee <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695a      	ldr	r2, [r3, #20]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800629e:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695a      	ldr	r2, [r3, #20]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0202 	orr.w	r2, r2, #2
 80062ae:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d007      	beq.n	80062d4 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062c8:	2201      	movs	r2, #1
 80062ca:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2200      	movs	r2, #0
 80062d2:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d07a      	beq.n	80063da <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	4798      	blx	r3
        }

        return;
 80062ec:	e075      	b.n	80063da <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2205      	movs	r2, #5
 80062f2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006310:	2b00      	cmp	r3, #0
 8006312:	d039      	beq.n	8006388 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	695b      	ldr	r3, [r3, #20]
 800631a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800631e:	2b00      	cmp	r3, #0
 8006320:	d032      	beq.n	8006388 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800632a:	2b00      	cmp	r3, #0
 800632c:	d012      	beq.n	8006354 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006334:	2b00      	cmp	r3, #0
 8006336:	d116      	bne.n	8006366 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633e:	2b00      	cmp	r3, #0
 8006340:	d111      	bne.n	8006366 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800634e:	2201      	movs	r2, #1
 8006350:	731a      	strb	r2, [r3, #12]
 8006352:	e008      	b.n	8006366 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800635a:	2b00      	cmp	r3, #0
 800635c:	d103      	bne.n	8006366 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800636e:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800637c:	2b00      	cmp	r3, #0
 800637e:	d003      	beq.n	8006388 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800638c:	2b00      	cmp	r3, #0
 800638e:	d025      	beq.n	80063dc <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695a      	ldr	r2, [r3, #20]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f042 0202 	orr.w	r2, r2, #2
 800639e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d003      	beq.n	80063bc <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063b8:	2201      	movs	r2, #1
 80063ba:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d007      	beq.n	80063dc <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	4798      	blx	r3
 80063d4:	e002      	b.n	80063dc <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 80063d6:	bf00      	nop
 80063d8:	e000      	b.n	80063dc <HAL_DMA_IRQHandler+0x2bc>
        return;
 80063da:	bf00      	nop
    }
  }
}
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80063e2:	b480      	push	{r7}
 80063e4:	b085      	sub	sp, #20
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
 80063ea:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d101      	bne.n	80063f6 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e02b      	b.n	800644e <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80063fe:	f023 030f 	bic.w	r3, r3, #15
 8006402:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800640c:	3b50      	subs	r3, #80	@ 0x50
 800640e:	09db      	lsrs	r3, r3, #7
 8006410:	f003 031f 	and.w	r3, r3, #31
 8006414:	2201      	movs	r2, #1
 8006416:	fa02 f303 	lsl.w	r3, r2, r3
 800641a:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	2b00      	cmp	r3, #0
 8006424:	d012      	beq.n	800644c <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	f003 0311 	and.w	r3, r3, #17
 800642c:	2b11      	cmp	r3, #17
 800642e:	d106      	bne.n	800643e <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	431a      	orrs	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	605a      	str	r2, [r3, #4]
 800643c:	e006      	b.n	800644c <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	43db      	mvns	r3, r3
 8006446:	401a      	ands	r2, r3
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 800645a:	b480      	push	{r7}
 800645c:	b085      	sub	sp, #20
 800645e:	af00      	add	r7, sp, #0
 8006460:	60f8      	str	r0, [r7, #12]
 8006462:	60b9      	str	r1, [r7, #8]
 8006464:	607a      	str	r2, [r7, #4]
 8006466:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800646e:	0c1b      	lsrs	r3, r3, #16
 8006470:	041b      	lsls	r3, r3, #16
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	b291      	uxth	r1, r2
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	6812      	ldr	r2, [r2, #0]
 800647a:	430b      	orrs	r3, r1
 800647c:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8006486:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006498:	bf00      	nop
 800649a:	3714      	adds	r7, #20
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a1b      	ldr	r3, [r3, #32]
 80064b0:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	430a      	orrs	r2, r1
 80064c4:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695a      	ldr	r2, [r3, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	431a      	orrs	r2, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a82      	ldr	r2, [pc, #520]	@ (80066ec <DMA_Init+0x248>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d04a      	beq.n	800657e <DMA_Init+0xda>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a80      	ldr	r2, [pc, #512]	@ (80066f0 <DMA_Init+0x24c>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d045      	beq.n	800657e <DMA_Init+0xda>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a7f      	ldr	r2, [pc, #508]	@ (80066f4 <DMA_Init+0x250>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d040      	beq.n	800657e <DMA_Init+0xda>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a7d      	ldr	r2, [pc, #500]	@ (80066f8 <DMA_Init+0x254>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d03b      	beq.n	800657e <DMA_Init+0xda>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a7c      	ldr	r2, [pc, #496]	@ (80066fc <DMA_Init+0x258>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d036      	beq.n	800657e <DMA_Init+0xda>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a7a      	ldr	r2, [pc, #488]	@ (8006700 <DMA_Init+0x25c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d031      	beq.n	800657e <DMA_Init+0xda>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a79      	ldr	r2, [pc, #484]	@ (8006704 <DMA_Init+0x260>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d02c      	beq.n	800657e <DMA_Init+0xda>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a77      	ldr	r2, [pc, #476]	@ (8006708 <DMA_Init+0x264>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d027      	beq.n	800657e <DMA_Init+0xda>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a76      	ldr	r2, [pc, #472]	@ (800670c <DMA_Init+0x268>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d022      	beq.n	800657e <DMA_Init+0xda>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a74      	ldr	r2, [pc, #464]	@ (8006710 <DMA_Init+0x26c>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d01d      	beq.n	800657e <DMA_Init+0xda>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a73      	ldr	r2, [pc, #460]	@ (8006714 <DMA_Init+0x270>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d018      	beq.n	800657e <DMA_Init+0xda>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a71      	ldr	r2, [pc, #452]	@ (8006718 <DMA_Init+0x274>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d013      	beq.n	800657e <DMA_Init+0xda>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a70      	ldr	r2, [pc, #448]	@ (800671c <DMA_Init+0x278>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d00e      	beq.n	800657e <DMA_Init+0xda>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a6e      	ldr	r2, [pc, #440]	@ (8006720 <DMA_Init+0x27c>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d009      	beq.n	800657e <DMA_Init+0xda>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a6d      	ldr	r2, [pc, #436]	@ (8006724 <DMA_Init+0x280>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d004      	beq.n	800657e <DMA_Init+0xda>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a6b      	ldr	r2, [pc, #428]	@ (8006728 <DMA_Init+0x284>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d101      	bne.n	8006582 <DMA_Init+0xde>
 800657e:	2301      	movs	r3, #1
 8006580:	e000      	b.n	8006584 <DMA_Init+0xe0>
 8006582:	2300      	movs	r3, #0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d012      	beq.n	80065ae <DMA_Init+0x10a>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006590:	3b01      	subs	r3, #1
 8006592:	051b      	lsls	r3, r3, #20
 8006594:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8006598:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659e:	3b01      	subs	r3, #1
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 80065a6:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	689a      	ldr	r2, [r3, #8]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	431a      	orrs	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065d2:	d159      	bne.n	8006688 <DMA_Init+0x1e4>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a44      	ldr	r2, [pc, #272]	@ (80066ec <DMA_Init+0x248>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d04a      	beq.n	8006674 <DMA_Init+0x1d0>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a43      	ldr	r2, [pc, #268]	@ (80066f0 <DMA_Init+0x24c>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d045      	beq.n	8006674 <DMA_Init+0x1d0>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a41      	ldr	r2, [pc, #260]	@ (80066f4 <DMA_Init+0x250>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d040      	beq.n	8006674 <DMA_Init+0x1d0>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a40      	ldr	r2, [pc, #256]	@ (80066f8 <DMA_Init+0x254>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d03b      	beq.n	8006674 <DMA_Init+0x1d0>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a3e      	ldr	r2, [pc, #248]	@ (80066fc <DMA_Init+0x258>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d036      	beq.n	8006674 <DMA_Init+0x1d0>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a3d      	ldr	r2, [pc, #244]	@ (8006700 <DMA_Init+0x25c>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d031      	beq.n	8006674 <DMA_Init+0x1d0>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a3b      	ldr	r2, [pc, #236]	@ (8006704 <DMA_Init+0x260>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d02c      	beq.n	8006674 <DMA_Init+0x1d0>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a3a      	ldr	r2, [pc, #232]	@ (8006708 <DMA_Init+0x264>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d027      	beq.n	8006674 <DMA_Init+0x1d0>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a38      	ldr	r2, [pc, #224]	@ (800670c <DMA_Init+0x268>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d022      	beq.n	8006674 <DMA_Init+0x1d0>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a37      	ldr	r2, [pc, #220]	@ (8006710 <DMA_Init+0x26c>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d01d      	beq.n	8006674 <DMA_Init+0x1d0>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a35      	ldr	r2, [pc, #212]	@ (8006714 <DMA_Init+0x270>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d018      	beq.n	8006674 <DMA_Init+0x1d0>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a34      	ldr	r2, [pc, #208]	@ (8006718 <DMA_Init+0x274>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d013      	beq.n	8006674 <DMA_Init+0x1d0>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a32      	ldr	r2, [pc, #200]	@ (800671c <DMA_Init+0x278>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d00e      	beq.n	8006674 <DMA_Init+0x1d0>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a31      	ldr	r2, [pc, #196]	@ (8006720 <DMA_Init+0x27c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d009      	beq.n	8006674 <DMA_Init+0x1d0>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a2f      	ldr	r2, [pc, #188]	@ (8006724 <DMA_Init+0x280>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d004      	beq.n	8006674 <DMA_Init+0x1d0>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a2e      	ldr	r2, [pc, #184]	@ (8006728 <DMA_Init+0x284>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d101      	bne.n	8006678 <DMA_Init+0x1d4>
 8006674:	2301      	movs	r3, #1
 8006676:	e000      	b.n	800667a <DMA_Init+0x1d6>
 8006678:	2300      	movs	r3, #0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00d      	beq.n	800669a <DMA_Init+0x1f6>
    {
      tmpreg |= DMA_CTR2_DREQ;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	e008      	b.n	800669a <DMA_Init+0x1f6>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006690:	d103      	bne.n	800669a <DMA_Init+0x1f6>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006698:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066aa:	4b20      	ldr	r3, [pc, #128]	@ (800672c <DMA_Init+0x288>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	68f9      	ldr	r1, [r7, #12]
 80066b4:	430b      	orrs	r3, r1
 80066b6:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2200      	movs	r2, #0
 80066be:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a0f      	ldr	r2, [pc, #60]	@ (8006704 <DMA_Init+0x260>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d00e      	beq.n	80066e8 <DMA_Init+0x244>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a0e      	ldr	r2, [pc, #56]	@ (8006708 <DMA_Init+0x264>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d009      	beq.n	80066e8 <DMA_Init+0x244>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a12      	ldr	r2, [pc, #72]	@ (8006724 <DMA_Init+0x280>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d004      	beq.n	80066e8 <DMA_Init+0x244>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a11      	ldr	r2, [pc, #68]	@ (8006728 <DMA_Init+0x284>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d123      	bne.n	8006730 <DMA_Init+0x28c>
 80066e8:	2301      	movs	r3, #1
 80066ea:	e022      	b.n	8006732 <DMA_Init+0x28e>
 80066ec:	40020050 	.word	0x40020050
 80066f0:	400200d0 	.word	0x400200d0
 80066f4:	40020150 	.word	0x40020150
 80066f8:	400201d0 	.word	0x400201d0
 80066fc:	40020250 	.word	0x40020250
 8006700:	400202d0 	.word	0x400202d0
 8006704:	40020350 	.word	0x40020350
 8006708:	400203d0 	.word	0x400203d0
 800670c:	40021050 	.word	0x40021050
 8006710:	400210d0 	.word	0x400210d0
 8006714:	40021150 	.word	0x40021150
 8006718:	400211d0 	.word	0x400211d0
 800671c:	40021250 	.word	0x40021250
 8006720:	400212d0 	.word	0x400212d0
 8006724:	40021350 	.word	0x40021350
 8006728:	400213d0 	.word	0x400213d0
 800672c:	3cc02100 	.word	0x3cc02100
 8006730:	2300      	movs	r3, #0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d007      	beq.n	8006746 <DMA_Init+0x2a2>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2200      	movs	r2, #0
 800673c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2200      	movs	r2, #0
 8006744:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2200      	movs	r2, #0
 800674c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800674e:	bf00      	nop
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop

0800675c <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b086      	sub	sp, #24
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d003      	beq.n	8006772 <HAL_DMAEx_List_Start_IT+0x16>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e082      	b.n	800687c <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800677c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	695b      	ldr	r3, [r3, #20]
 8006784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006788:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800678a:	7dfb      	ldrb	r3, [r7, #23]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d005      	beq.n	800679c <HAL_DMAEx_List_Start_IT+0x40>
 8006790:	7dfb      	ldrb	r3, [r7, #23]
 8006792:	2b02      	cmp	r3, #2
 8006794:	d16a      	bne.n	800686c <HAL_DMAEx_List_Start_IT+0x110>
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d067      	beq.n	800686c <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d157      	bne.n	8006858 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d101      	bne.n	80067b6 <HAL_DMAEx_List_Start_IT+0x5a>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e062      	b.n	800687c <HAL_DMAEx_List_Start_IT+0x120>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2202      	movs	r2, #2
 80067c2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ca:	2202      	movs	r2, #2
 80067cc:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067d8:	2200      	movs	r2, #0
 80067da:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	695a      	ldr	r2, [r3, #20]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80067ea:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d007      	beq.n	8006804 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	695a      	ldr	r2, [r3, #20]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006802:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	695a      	ldr	r2, [r3, #20]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800681a:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f107 010c 	add.w	r1, r7, #12
 8006826:	2200      	movs	r2, #0
 8006828:	4618      	mov	r0, r3
 800682a:	f000 f94b 	bl	8006ac4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4619      	mov	r1, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	0c0b      	lsrs	r3, r1, #16
 800683c:	041b      	lsls	r3, r3, #16
 800683e:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	461a      	mov	r2, r3
 8006848:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800684c:	4013      	ands	r3, r2
 800684e:	68f9      	ldr	r1, [r7, #12]
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	6812      	ldr	r2, [r2, #0]
 8006854:	430b      	orrs	r3, r1
 8006856:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695a      	ldr	r2, [r3, #20]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006868:	2300      	movs	r3, #0
 800686a:	e007      	b.n	800687c <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2240      	movs	r2, #64	@ 0x40
 8006870:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
}
 800687c:	4618      	mov	r0, r3
 800687e:	3718      	adds	r7, #24
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d002      	beq.n	800689a <HAL_DMAEx_List_GetNodeConfig+0x16>
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e004      	b.n	80068a8 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 800689e:	6839      	ldr	r1, [r7, #0]
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 f805 	bl	80068b0 <DMA_List_GetNodeConfig>

  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3708      	adds	r7, #8
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	b2da      	uxtb	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0208 	and.w	r2, r3, #8
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0203 	and.w	r2, r3, #3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 80068f8:	091b      	lsrs	r3, r3, #4
 80068fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068fe:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 8006908:	0d1b      	lsrs	r3, r3, #20
 800690a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800690e:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	4b66      	ldr	r3, [pc, #408]	@ (8006ac0 <DMA_List_GetNodeConfig+0x210>)
 8006926:	4013      	ands	r3, r2
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006940:	2b00      	cmp	r3, #0
 8006942:	d008      	beq.n	8006956 <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800694a:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006952:	60da      	str	r2, [r3, #12]
 8006954:	e012      	b.n	800697c <DMA_List_GetNodeConfig+0xcc>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	b2da      	uxtb	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006968:	2b00      	cmp	r3, #0
 800696a:	d004      	beq.n	8006976 <DMA_List_GetNodeConfig+0xc6>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006972:	60da      	str	r2, [r3, #12]
 8006974:	e002      	b.n	800697c <DMA_List_GetNodeConfig+0xcc>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 80069a4:	0c1b      	lsrs	r3, r3, #16
 80069a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	b29a      	uxth	r2, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0302 	and.w	r3, r3, #2
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d008      	beq.n	80069e2 <DMA_List_GetNodeConfig+0x132>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	0c1b      	lsrs	r3, r3, #16
 80069d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069da:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	64da      	str	r2, [r3, #76]	@ 0x4c
 80069e0:	e002      	b.n	80069e8 <DMA_List_GetNodeConfig+0x138>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	691a      	ldr	r2, [r3, #16]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0302 	and.w	r3, r3, #2
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d04a      	beq.n	8006a9a <DMA_List_GetNodeConfig+0x1ea>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a0e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 8006a10:	89fa      	ldrh	r2, [r7, #14]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	0c1b      	lsrs	r3, r3, #16
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a22:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 8006a24:	89fa      	ldrh	r2, [r7, #14]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d004      	beq.n	8006a40 <DMA_List_GetNodeConfig+0x190>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a3a:	425a      	negs	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d004      	beq.n	8006a56 <DMA_List_GetNodeConfig+0x1a6>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a50:	425a      	negs	r2, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8006a5c:	89fa      	ldrh	r2, [r7, #14]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	699b      	ldr	r3, [r3, #24]
 8006a66:	0c1b      	lsrs	r3, r3, #16
 8006a68:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8006a6a:	89fa      	ldrh	r2, [r7, #14]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d004      	beq.n	8006a86 <DMA_List_GetNodeConfig+0x1d6>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a80:	425a      	negs	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	da11      	bge.n	8006ab2 <DMA_List_GetNodeConfig+0x202>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a92:	425a      	negs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 8006a98:	e00b      	b.n	8006ab2 <DMA_List_GetNodeConfig+0x202>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006ab2:	bf00      	nop
 8006ab4:	3714      	adds	r7, #20
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	0c002000 	.word	0x0c002000

08006ac4 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	f003 0302 	and.w	r3, r3, #2
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00c      	beq.n	8006af6 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d002      	beq.n	8006ae8 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8006b1c <DMA_List_GetCLLRNodeInfo+0x58>)
 8006ae6:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00f      	beq.n	8006b0e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2207      	movs	r2, #7
 8006af2:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8006af4:	e00b      	b.n	8006b0e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d002      	beq.n	8006b02 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4a08      	ldr	r2, [pc, #32]	@ (8006b20 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8006b00:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d002      	beq.n	8006b0e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2205      	movs	r2, #5
 8006b0c:	601a      	str	r2, [r3, #0]
}
 8006b0e:	bf00      	nop
 8006b10:	3714      	adds	r7, #20
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	fe010000 	.word	0xfe010000
 8006b20:	f8010000 	.word	0xf8010000

08006b24 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b087      	sub	sp, #28
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006b32:	e136      	b.n	8006da2 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	2101      	movs	r1, #1
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b40:	4013      	ands	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 8128 	beq.w	8006d9c <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d003      	beq.n	8006b5c <HAL_GPIO_Init+0x38>
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2b12      	cmp	r3, #18
 8006b5a:	d125      	bne.n	8006ba8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	08da      	lsrs	r2, r3, #3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	3208      	adds	r2, #8
 8006b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b68:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	220f      	movs	r2, #15
 8006b74:	fa02 f303 	lsl.w	r3, r2, r3
 8006b78:	43db      	mvns	r3, r3
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	f003 020f 	and.w	r2, r3, #15
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	f003 0307 	and.w	r3, r3, #7
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	fa02 f303 	lsl.w	r3, r2, r3
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	08da      	lsrs	r2, r3, #3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	3208      	adds	r2, #8
 8006ba2:	6979      	ldr	r1, [r7, #20]
 8006ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	005b      	lsls	r3, r3, #1
 8006bb2:	2203      	movs	r2, #3
 8006bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb8:	43db      	mvns	r3, r3
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f003 0203 	and.w	r2, r3, #3
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	005b      	lsls	r3, r3, #1
 8006bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d00b      	beq.n	8006bfc <HAL_GPIO_Init+0xd8>
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d007      	beq.n	8006bfc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bf0:	2b11      	cmp	r3, #17
 8006bf2:	d003      	beq.n	8006bfc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	2b12      	cmp	r3, #18
 8006bfa:	d130      	bne.n	8006c5e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	005b      	lsls	r3, r3, #1
 8006c06:	2203      	movs	r2, #3
 8006c08:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0c:	43db      	mvns	r3, r3
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4013      	ands	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68da      	ldr	r2, [r3, #12]
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	005b      	lsls	r3, r3, #1
 8006c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c32:	2201      	movs	r2, #1
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3a:	43db      	mvns	r3, r3
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	091b      	lsrs	r3, r3, #4
 8006c48:	f003 0201 	and.w	r2, r3, #1
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	2b03      	cmp	r3, #3
 8006c64:	d017      	beq.n	8006c96 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	005b      	lsls	r3, r3, #1
 8006c70:	2203      	movs	r2, #3
 8006c72:	fa02 f303 	lsl.w	r3, r2, r3
 8006c76:	43db      	mvns	r3, r3
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	689a      	ldr	r2, [r3, #8]
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	005b      	lsls	r3, r3, #1
 8006c86:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d07c      	beq.n	8006d9c <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8006ca2:	4a47      	ldr	r2, [pc, #284]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	089b      	lsrs	r3, r3, #2
 8006ca8:	3318      	adds	r3, #24
 8006caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cae:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	f003 0303 	and.w	r3, r3, #3
 8006cb6:	00db      	lsls	r3, r3, #3
 8006cb8:	220f      	movs	r2, #15
 8006cba:	fa02 f303 	lsl.w	r3, r2, r3
 8006cbe:	43db      	mvns	r3, r3
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	0a9a      	lsrs	r2, r3, #10
 8006cca:	4b3e      	ldr	r3, [pc, #248]	@ (8006dc4 <HAL_GPIO_Init+0x2a0>)
 8006ccc:	4013      	ands	r3, r2
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	f002 0203 	and.w	r2, r2, #3
 8006cd4:	00d2      	lsls	r2, r2, #3
 8006cd6:	4093      	lsls	r3, r2
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8006cde:	4938      	ldr	r1, [pc, #224]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	089b      	lsrs	r3, r3, #2
 8006ce4:	3318      	adds	r3, #24
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8006cec:	4b34      	ldr	r3, [pc, #208]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	43db      	mvns	r3, r3
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d003      	beq.n	8006d10 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8006d10:	4a2b      	ldr	r2, [pc, #172]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8006d16:	4b2a      	ldr	r3, [pc, #168]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	43db      	mvns	r3, r3
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	4013      	ands	r3, r2
 8006d24:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d003      	beq.n	8006d3a <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8006d3a:	4a21      	ldr	r2, [pc, #132]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006d40:	4b1f      	ldr	r3, [pc, #124]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d46:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	43db      	mvns	r3, r3
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	4013      	ands	r3, r2
 8006d50:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d003      	beq.n	8006d66 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8006d66:	4a16      	ldr	r2, [pc, #88]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8006d6e:	4b14      	ldr	r3, [pc, #80]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d74:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	43db      	mvns	r3, r3
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d003      	beq.n	8006d94 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8006d94:	4a0a      	ldr	r2, [pc, #40]	@ (8006dc0 <HAL_GPIO_Init+0x29c>)
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f47f aec1 	bne.w	8006b34 <HAL_GPIO_Init+0x10>
  }
}
 8006db2:	bf00      	nop
 8006db4:	bf00      	nop
 8006db6:	371c      	adds	r7, #28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	44022000 	.word	0x44022000
 8006dc4:	002f7f7f 	.word	0x002f7f7f

08006dc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	691a      	ldr	r2, [r3, #16]
 8006dd8:	887b      	ldrh	r3, [r7, #2]
 8006dda:	4013      	ands	r3, r2
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d002      	beq.n	8006de6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006de0:	2301      	movs	r3, #1
 8006de2:	73fb      	strb	r3, [r7, #15]
 8006de4:	e001      	b.n	8006dea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006de6:	2300      	movs	r3, #0
 8006de8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	460b      	mov	r3, r1
 8006e02:	807b      	strh	r3, [r7, #2]
 8006e04:	4613      	mov	r3, r2
 8006e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e08:	787b      	ldrb	r3, [r7, #1]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d003      	beq.n	8006e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006e0e:	887a      	ldrh	r2, [r7, #2]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006e14:	e002      	b.n	8006e1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006e16:	887a      	ldrh	r2, [r7, #2]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	460b      	mov	r3, r1
 8006e32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	695b      	ldr	r3, [r3, #20]
 8006e38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006e3a:	887a      	ldrh	r2, [r7, #2]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4013      	ands	r3, r2
 8006e40:	041a      	lsls	r2, r3, #16
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	43d9      	mvns	r1, r3
 8006e46:	887b      	ldrh	r3, [r7, #2]
 8006e48:	400b      	ands	r3, r1
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	619a      	str	r2, [r3, #24]
}
 8006e50:	bf00      	nop
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af02      	add	r7, sp, #8
 8006e62:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e0f3      	b.n	8007056 <HAL_PCD_Init+0x1fa>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d106      	bne.n	8006e88 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fc fec0 	bl	8003c08 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2203      	movs	r2, #3
 8006e8c:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f005 fb06 	bl	800c4a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6818      	ldr	r0, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	7c1a      	ldrb	r2, [r3, #16]
 8006ea2:	f88d 2000 	strb.w	r2, [sp]
 8006ea6:	3304      	adds	r3, #4
 8006ea8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006eaa:	f005 fade 	bl	800c46a <USB_CoreInit>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d005      	beq.n	8006ec0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e0ca      	b.n	8007056 <HAL_PCD_Init+0x1fa>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2100      	movs	r1, #0
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f005 fb02 	bl	800c4d0 <USB_SetCurrentMode>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d005      	beq.n	8006ede <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e0bb      	b.n	8007056 <HAL_PCD_Init+0x1fa>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ede:	2300      	movs	r3, #0
 8006ee0:	73fb      	strb	r3, [r7, #15]
 8006ee2:	e03f      	b.n	8006f64 <HAL_PCD_Init+0x108>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006ee4:	7bfa      	ldrb	r2, [r7, #15]
 8006ee6:	6879      	ldr	r1, [r7, #4]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	4413      	add	r3, r2
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	440b      	add	r3, r1
 8006ef2:	3315      	adds	r3, #21
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006ef8:	7bfa      	ldrb	r2, [r7, #15]
 8006efa:	6879      	ldr	r1, [r7, #4]
 8006efc:	4613      	mov	r3, r2
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	4413      	add	r3, r2
 8006f02:	00db      	lsls	r3, r3, #3
 8006f04:	440b      	add	r3, r1
 8006f06:	3314      	adds	r3, #20
 8006f08:	7bfa      	ldrb	r2, [r7, #15]
 8006f0a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006f0c:	7bfa      	ldrb	r2, [r7, #15]
 8006f0e:	6879      	ldr	r1, [r7, #4]
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	440b      	add	r3, r1
 8006f1a:	3317      	adds	r3, #23
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006f20:	7bfa      	ldrb	r2, [r7, #15]
 8006f22:	6879      	ldr	r1, [r7, #4]
 8006f24:	4613      	mov	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	00db      	lsls	r3, r3, #3
 8006f2c:	440b      	add	r3, r1
 8006f2e:	3324      	adds	r3, #36	@ 0x24
 8006f30:	2200      	movs	r2, #0
 8006f32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006f34:	7bfa      	ldrb	r2, [r7, #15]
 8006f36:	6879      	ldr	r1, [r7, #4]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	4413      	add	r3, r2
 8006f3e:	00db      	lsls	r3, r3, #3
 8006f40:	440b      	add	r3, r1
 8006f42:	3328      	adds	r3, #40	@ 0x28
 8006f44:	2200      	movs	r2, #0
 8006f46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
 8006f4a:	6879      	ldr	r1, [r7, #4]
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	4613      	mov	r3, r2
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	4413      	add	r3, r2
 8006f54:	00db      	lsls	r3, r3, #3
 8006f56:	440b      	add	r3, r1
 8006f58:	3304      	adds	r3, #4
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
 8006f60:	3301      	adds	r3, #1
 8006f62:	73fb      	strb	r3, [r7, #15]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	791b      	ldrb	r3, [r3, #4]
 8006f68:	7bfa      	ldrb	r2, [r7, #15]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d3ba      	bcc.n	8006ee4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f6e:	2300      	movs	r3, #0
 8006f70:	73fb      	strb	r3, [r7, #15]
 8006f72:	e044      	b.n	8006ffe <HAL_PCD_Init+0x1a2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006f74:	7bfa      	ldrb	r2, [r7, #15]
 8006f76:	6879      	ldr	r1, [r7, #4]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	00db      	lsls	r3, r3, #3
 8006f80:	440b      	add	r3, r1
 8006f82:	f203 1355 	addw	r3, r3, #341	@ 0x155
 8006f86:	2200      	movs	r2, #0
 8006f88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006f8a:	7bfa      	ldrb	r2, [r7, #15]
 8006f8c:	6879      	ldr	r1, [r7, #4]
 8006f8e:	4613      	mov	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	00db      	lsls	r3, r3, #3
 8006f96:	440b      	add	r3, r1
 8006f98:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006f9c:	7bfa      	ldrb	r2, [r7, #15]
 8006f9e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006fa0:	7bfa      	ldrb	r2, [r7, #15]
 8006fa2:	6879      	ldr	r1, [r7, #4]
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4413      	add	r3, r2
 8006faa:	00db      	lsls	r3, r3, #3
 8006fac:	440b      	add	r3, r1
 8006fae:	f203 1357 	addw	r3, r3, #343	@ 0x157
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006fb6:	7bfa      	ldrb	r2, [r7, #15]
 8006fb8:	6879      	ldr	r1, [r7, #4]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	00db      	lsls	r3, r3, #3
 8006fc2:	440b      	add	r3, r1
 8006fc4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006fc8:	2200      	movs	r2, #0
 8006fca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006fcc:	7bfa      	ldrb	r2, [r7, #15]
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	4413      	add	r3, r2
 8006fd6:	00db      	lsls	r3, r3, #3
 8006fd8:	440b      	add	r3, r1
 8006fda:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006fe2:	7bfa      	ldrb	r2, [r7, #15]
 8006fe4:	6879      	ldr	r1, [r7, #4]
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	4413      	add	r3, r2
 8006fec:	00db      	lsls	r3, r3, #3
 8006fee:	440b      	add	r3, r1
 8006ff0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ff8:	7bfb      	ldrb	r3, [r7, #15]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	73fb      	strb	r3, [r7, #15]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	791b      	ldrb	r3, [r3, #4]
 8007002:	7bfa      	ldrb	r2, [r7, #15]
 8007004:	429a      	cmp	r2, r3
 8007006:	d3b5      	bcc.n	8006f74 <HAL_PCD_Init+0x118>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6818      	ldr	r0, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	7c1a      	ldrb	r2, [r3, #16]
 8007010:	f88d 2000 	strb.w	r2, [sp]
 8007014:	3304      	adds	r3, #4
 8007016:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007018:	f005 fa7d 	bl	800c516 <USB_DevInit>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d005      	beq.n	800702e <HAL_PCD_Init+0x1d2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2202      	movs	r2, #2
 8007026:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e013      	b.n	8007056 <HAL_PCD_Init+0x1fa>
  }

  hpcd->USB_Address = 0U;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	7b1b      	ldrb	r3, [r3, #12]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d102      	bne.n	800704a <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f80a 	bl	800705e <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4618      	mov	r0, r3
 8007050:	f005 fa84 	bl	800c55c <USB_DevDisconnect>

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800705e:	b480      	push	{r7}
 8007060:	b085      	sub	sp, #20
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  hpcd->LPM_State = LPM_L0;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007080:	f043 0201 	orr.w	r2, r3, #1
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800708c:	f043 0202 	orr.w	r2, r3, #2
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3714      	adds	r7, #20
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
	...

080070a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b088      	sub	sp, #32
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d102      	bne.n	80070b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	f000 bc28 	b.w	8007908 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070b8:	4b94      	ldr	r3, [pc, #592]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80070ba:	69db      	ldr	r3, [r3, #28]
 80070bc:	f003 0318 	and.w	r3, r3, #24
 80070c0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80070c2:	4b92      	ldr	r3, [pc, #584]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80070c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c6:	f003 0303 	and.w	r3, r3, #3
 80070ca:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0310 	and.w	r3, r3, #16
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d05b      	beq.n	8007190 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	2b08      	cmp	r3, #8
 80070dc:	d005      	beq.n	80070ea <HAL_RCC_OscConfig+0x46>
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	2b18      	cmp	r3, #24
 80070e2:	d114      	bne.n	800710e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	2b02      	cmp	r3, #2
 80070e8:	d111      	bne.n	800710e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	69db      	ldr	r3, [r3, #28]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d102      	bne.n	80070f8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	f000 bc08 	b.w	8007908 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80070f8:	4b84      	ldr	r3, [pc, #528]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	041b      	lsls	r3, r3, #16
 8007106:	4981      	ldr	r1, [pc, #516]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007108:	4313      	orrs	r3, r2
 800710a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800710c:	e040      	b.n	8007190 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d023      	beq.n	800715e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007116:	4b7d      	ldr	r3, [pc, #500]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a7c      	ldr	r2, [pc, #496]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800711c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007120:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007122:	f7fd f80d 	bl	8004140 <HAL_GetTick>
 8007126:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007128:	e008      	b.n	800713c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800712a:	f7fd f809 	bl	8004140 <HAL_GetTick>
 800712e:	4602      	mov	r2, r0
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	1ad3      	subs	r3, r2, r3
 8007134:	2b02      	cmp	r3, #2
 8007136:	d901      	bls.n	800713c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8007138:	2303      	movs	r3, #3
 800713a:	e3e5      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800713c:	4b73      	ldr	r3, [pc, #460]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007144:	2b00      	cmp	r3, #0
 8007146:	d0f0      	beq.n	800712a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8007148:	4b70      	ldr	r3, [pc, #448]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800714a:	699b      	ldr	r3, [r3, #24]
 800714c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a1b      	ldr	r3, [r3, #32]
 8007154:	041b      	lsls	r3, r3, #16
 8007156:	496d      	ldr	r1, [pc, #436]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007158:	4313      	orrs	r3, r2
 800715a:	618b      	str	r3, [r1, #24]
 800715c:	e018      	b.n	8007190 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800715e:	4b6b      	ldr	r3, [pc, #428]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a6a      	ldr	r2, [pc, #424]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800716a:	f7fc ffe9 	bl	8004140 <HAL_GetTick>
 800716e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007170:	e008      	b.n	8007184 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8007172:	f7fc ffe5 	bl	8004140 <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b02      	cmp	r3, #2
 800717e:	d901      	bls.n	8007184 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e3c1      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007184:	4b61      	ldr	r3, [pc, #388]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1f0      	bne.n	8007172 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 80a0 	beq.w	80072de <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	2b10      	cmp	r3, #16
 80071a2:	d005      	beq.n	80071b0 <HAL_RCC_OscConfig+0x10c>
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	2b18      	cmp	r3, #24
 80071a8:	d109      	bne.n	80071be <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b03      	cmp	r3, #3
 80071ae:	d106      	bne.n	80071be <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f040 8092 	bne.w	80072de <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e3a4      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071c6:	d106      	bne.n	80071d6 <HAL_RCC_OscConfig+0x132>
 80071c8:	4b50      	ldr	r3, [pc, #320]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a4f      	ldr	r2, [pc, #316]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071d2:	6013      	str	r3, [r2, #0]
 80071d4:	e058      	b.n	8007288 <HAL_RCC_OscConfig+0x1e4>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d112      	bne.n	8007204 <HAL_RCC_OscConfig+0x160>
 80071de:	4b4b      	ldr	r3, [pc, #300]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a4a      	ldr	r2, [pc, #296]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	4b48      	ldr	r3, [pc, #288]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a47      	ldr	r2, [pc, #284]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80071f4:	6013      	str	r3, [r2, #0]
 80071f6:	4b45      	ldr	r3, [pc, #276]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a44      	ldr	r2, [pc, #272]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80071fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007200:	6013      	str	r3, [r2, #0]
 8007202:	e041      	b.n	8007288 <HAL_RCC_OscConfig+0x1e4>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800720c:	d112      	bne.n	8007234 <HAL_RCC_OscConfig+0x190>
 800720e:	4b3f      	ldr	r3, [pc, #252]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a3e      	ldr	r2, [pc, #248]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007214:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007218:	6013      	str	r3, [r2, #0]
 800721a:	4b3c      	ldr	r3, [pc, #240]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a3b      	ldr	r2, [pc, #236]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007220:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007224:	6013      	str	r3, [r2, #0]
 8007226:	4b39      	ldr	r3, [pc, #228]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a38      	ldr	r2, [pc, #224]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800722c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007230:	6013      	str	r3, [r2, #0]
 8007232:	e029      	b.n	8007288 <HAL_RCC_OscConfig+0x1e4>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800723c:	d112      	bne.n	8007264 <HAL_RCC_OscConfig+0x1c0>
 800723e:	4b33      	ldr	r3, [pc, #204]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a32      	ldr	r2, [pc, #200]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007248:	6013      	str	r3, [r2, #0]
 800724a:	4b30      	ldr	r3, [pc, #192]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a2f      	ldr	r2, [pc, #188]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007250:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007254:	6013      	str	r3, [r2, #0]
 8007256:	4b2d      	ldr	r3, [pc, #180]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a2c      	ldr	r2, [pc, #176]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800725c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007260:	6013      	str	r3, [r2, #0]
 8007262:	e011      	b.n	8007288 <HAL_RCC_OscConfig+0x1e4>
 8007264:	4b29      	ldr	r3, [pc, #164]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a28      	ldr	r2, [pc, #160]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800726a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800726e:	6013      	str	r3, [r2, #0]
 8007270:	4b26      	ldr	r3, [pc, #152]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a25      	ldr	r2, [pc, #148]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007276:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	4b23      	ldr	r3, [pc, #140]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a22      	ldr	r2, [pc, #136]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 8007282:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d013      	beq.n	80072b8 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007290:	f7fc ff56 	bl	8004140 <HAL_GetTick>
 8007294:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007296:	e008      	b.n	80072aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007298:	f7fc ff52 	bl	8004140 <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	2b64      	cmp	r3, #100	@ 0x64
 80072a4:	d901      	bls.n	80072aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e32e      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072aa:	4b18      	ldr	r3, [pc, #96]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0f0      	beq.n	8007298 <HAL_RCC_OscConfig+0x1f4>
 80072b6:	e012      	b.n	80072de <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b8:	f7fc ff42 	bl	8004140 <HAL_GetTick>
 80072bc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072be:	e008      	b.n	80072d2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80072c0:	f7fc ff3e 	bl	8004140 <HAL_GetTick>
 80072c4:	4602      	mov	r2, r0
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	2b64      	cmp	r3, #100	@ 0x64
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e31a      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072d2:	4b0e      	ldr	r3, [pc, #56]	@ (800730c <HAL_RCC_OscConfig+0x268>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1f0      	bne.n	80072c0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 809a 	beq.w	8007420 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d005      	beq.n	80072fe <HAL_RCC_OscConfig+0x25a>
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	2b18      	cmp	r3, #24
 80072f6:	d149      	bne.n	800738c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d146      	bne.n	800738c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d104      	bne.n	8007310 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e2fe      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
 800730a:	bf00      	nop
 800730c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d11c      	bne.n	8007350 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8007316:	4b9a      	ldr	r3, [pc, #616]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0218 	and.w	r2, r3, #24
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	429a      	cmp	r2, r3
 8007324:	d014      	beq.n	8007350 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007326:	4b96      	ldr	r3, [pc, #600]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f023 0218 	bic.w	r2, r3, #24
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	4993      	ldr	r1, [pc, #588]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007334:	4313      	orrs	r3, r2
 8007336:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8007338:	f000 fdd0 	bl	8007edc <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800733c:	4b91      	ldr	r3, [pc, #580]	@ (8007584 <HAL_RCC_OscConfig+0x4e0>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4618      	mov	r0, r3
 8007342:	f7fc fe73 	bl	800402c <HAL_InitTick>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e2db      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007350:	f7fc fef6 	bl	8004140 <HAL_GetTick>
 8007354:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007356:	e008      	b.n	800736a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007358:	f7fc fef2 	bl	8004140 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	2b02      	cmp	r3, #2
 8007364:	d901      	bls.n	800736a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e2ce      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800736a:	4b85      	ldr	r3, [pc, #532]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 0302 	and.w	r3, r3, #2
 8007372:	2b00      	cmp	r3, #0
 8007374:	d0f0      	beq.n	8007358 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007376:	4b82      	ldr	r3, [pc, #520]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	695b      	ldr	r3, [r3, #20]
 8007382:	041b      	lsls	r3, r3, #16
 8007384:	497e      	ldr	r1, [pc, #504]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007386:	4313      	orrs	r3, r2
 8007388:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800738a:	e049      	b.n	8007420 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d02c      	beq.n	80073ee <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007394:	4b7a      	ldr	r3, [pc, #488]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f023 0218 	bic.w	r2, r3, #24
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	4977      	ldr	r1, [pc, #476]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80073a6:	4b76      	ldr	r3, [pc, #472]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a75      	ldr	r2, [pc, #468]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073ac:	f043 0301 	orr.w	r3, r3, #1
 80073b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b2:	f7fc fec5 	bl	8004140 <HAL_GetTick>
 80073b6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073b8:	e008      	b.n	80073cc <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80073ba:	f7fc fec1 	bl	8004140 <HAL_GetTick>
 80073be:	4602      	mov	r2, r0
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	1ad3      	subs	r3, r2, r3
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d901      	bls.n	80073cc <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e29d      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073cc:	4b6c      	ldr	r3, [pc, #432]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d0f0      	beq.n	80073ba <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80073d8:	4b69      	ldr	r3, [pc, #420]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	695b      	ldr	r3, [r3, #20]
 80073e4:	041b      	lsls	r3, r3, #16
 80073e6:	4966      	ldr	r1, [pc, #408]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	610b      	str	r3, [r1, #16]
 80073ec:	e018      	b.n	8007420 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073ee:	4b64      	ldr	r3, [pc, #400]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a63      	ldr	r2, [pc, #396]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80073f4:	f023 0301 	bic.w	r3, r3, #1
 80073f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073fa:	f7fc fea1 	bl	8004140 <HAL_GetTick>
 80073fe:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007400:	e008      	b.n	8007414 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007402:	f7fc fe9d 	bl	8004140 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	2b02      	cmp	r3, #2
 800740e:	d901      	bls.n	8007414 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e279      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007414:	4b5a      	ldr	r3, [pc, #360]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0302 	and.w	r3, r3, #2
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1f0      	bne.n	8007402 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0308 	and.w	r3, r3, #8
 8007428:	2b00      	cmp	r3, #0
 800742a:	d03c      	beq.n	80074a6 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	699b      	ldr	r3, [r3, #24]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d01c      	beq.n	800746e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007434:	4b52      	ldr	r3, [pc, #328]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007436:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800743a:	4a51      	ldr	r2, [pc, #324]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 800743c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007440:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007444:	f7fc fe7c 	bl	8004140 <HAL_GetTick>
 8007448:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800744a:	e008      	b.n	800745e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800744c:	f7fc fe78 	bl	8004140 <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	2b02      	cmp	r3, #2
 8007458:	d901      	bls.n	800745e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e254      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800745e:	4b48      	ldr	r3, [pc, #288]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007460:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007464:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d0ef      	beq.n	800744c <HAL_RCC_OscConfig+0x3a8>
 800746c:	e01b      	b.n	80074a6 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800746e:	4b44      	ldr	r3, [pc, #272]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007470:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007474:	4a42      	ldr	r2, [pc, #264]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007476:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800747a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800747e:	f7fc fe5f 	bl	8004140 <HAL_GetTick>
 8007482:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007484:	e008      	b.n	8007498 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007486:	f7fc fe5b 	bl	8004140 <HAL_GetTick>
 800748a:	4602      	mov	r2, r0
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	1ad3      	subs	r3, r2, r3
 8007490:	2b02      	cmp	r3, #2
 8007492:	d901      	bls.n	8007498 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e237      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007498:	4b39      	ldr	r3, [pc, #228]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 800749a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800749e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1ef      	bne.n	8007486 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0304 	and.w	r3, r3, #4
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f000 80d2 	beq.w	8007658 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80074b4:	4b34      	ldr	r3, [pc, #208]	@ (8007588 <HAL_RCC_OscConfig+0x4e4>)
 80074b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d118      	bne.n	80074f2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80074c0:	4b31      	ldr	r3, [pc, #196]	@ (8007588 <HAL_RCC_OscConfig+0x4e4>)
 80074c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c4:	4a30      	ldr	r2, [pc, #192]	@ (8007588 <HAL_RCC_OscConfig+0x4e4>)
 80074c6:	f043 0301 	orr.w	r3, r3, #1
 80074ca:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074cc:	f7fc fe38 	bl	8004140 <HAL_GetTick>
 80074d0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80074d2:	e008      	b.n	80074e6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074d4:	f7fc fe34 	bl	8004140 <HAL_GetTick>
 80074d8:	4602      	mov	r2, r0
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d901      	bls.n	80074e6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e210      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80074e6:	4b28      	ldr	r3, [pc, #160]	@ (8007588 <HAL_RCC_OscConfig+0x4e4>)
 80074e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d0f0      	beq.n	80074d4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d108      	bne.n	800750c <HAL_RCC_OscConfig+0x468>
 80074fa:	4b21      	ldr	r3, [pc, #132]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 80074fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007500:	4a1f      	ldr	r2, [pc, #124]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007502:	f043 0301 	orr.w	r3, r3, #1
 8007506:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800750a:	e074      	b.n	80075f6 <HAL_RCC_OscConfig+0x552>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d118      	bne.n	8007546 <HAL_RCC_OscConfig+0x4a2>
 8007514:	4b1a      	ldr	r3, [pc, #104]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007516:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800751a:	4a19      	ldr	r2, [pc, #100]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 800751c:	f023 0301 	bic.w	r3, r3, #1
 8007520:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007524:	4b16      	ldr	r3, [pc, #88]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007526:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800752a:	4a15      	ldr	r2, [pc, #84]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 800752c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007530:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007534:	4b12      	ldr	r3, [pc, #72]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800753a:	4a11      	ldr	r2, [pc, #68]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 800753c:	f023 0304 	bic.w	r3, r3, #4
 8007540:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007544:	e057      	b.n	80075f6 <HAL_RCC_OscConfig+0x552>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	2b05      	cmp	r3, #5
 800754c:	d11e      	bne.n	800758c <HAL_RCC_OscConfig+0x4e8>
 800754e:	4b0c      	ldr	r3, [pc, #48]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007554:	4a0a      	ldr	r2, [pc, #40]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007556:	f043 0304 	orr.w	r3, r3, #4
 800755a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800755e:	4b08      	ldr	r3, [pc, #32]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007560:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007564:	4a06      	ldr	r2, [pc, #24]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007566:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800756a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800756e:	4b04      	ldr	r3, [pc, #16]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007570:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007574:	4a02      	ldr	r2, [pc, #8]	@ (8007580 <HAL_RCC_OscConfig+0x4dc>)
 8007576:	f043 0301 	orr.w	r3, r3, #1
 800757a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800757e:	e03a      	b.n	80075f6 <HAL_RCC_OscConfig+0x552>
 8007580:	44020c00 	.word	0x44020c00
 8007584:	20000008 	.word	0x20000008
 8007588:	44020800 	.word	0x44020800
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	2b85      	cmp	r3, #133	@ 0x85
 8007592:	d118      	bne.n	80075c6 <HAL_RCC_OscConfig+0x522>
 8007594:	4ba2      	ldr	r3, [pc, #648]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007596:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800759a:	4aa1      	ldr	r2, [pc, #644]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800759c:	f043 0304 	orr.w	r3, r3, #4
 80075a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80075a4:	4b9e      	ldr	r3, [pc, #632]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075aa:	4a9d      	ldr	r2, [pc, #628]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80075b4:	4b9a      	ldr	r3, [pc, #616]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075ba:	4a99      	ldr	r2, [pc, #612]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075bc:	f043 0301 	orr.w	r3, r3, #1
 80075c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80075c4:	e017      	b.n	80075f6 <HAL_RCC_OscConfig+0x552>
 80075c6:	4b96      	ldr	r3, [pc, #600]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075cc:	4a94      	ldr	r2, [pc, #592]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075ce:	f023 0301 	bic.w	r3, r3, #1
 80075d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80075d6:	4b92      	ldr	r3, [pc, #584]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075dc:	4a90      	ldr	r2, [pc, #576]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075de:	f023 0304 	bic.w	r3, r3, #4
 80075e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80075e6:	4b8e      	ldr	r3, [pc, #568]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075ec:	4a8c      	ldr	r2, [pc, #560]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80075ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d016      	beq.n	800762c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fc fd9f 	bl	8004140 <HAL_GetTick>
 8007602:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007604:	e00a      	b.n	800761c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007606:	f7fc fd9b 	bl	8004140 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007614:	4293      	cmp	r3, r2
 8007616:	d901      	bls.n	800761c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e175      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800761c:	4b80      	ldr	r3, [pc, #512]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800761e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d0ed      	beq.n	8007606 <HAL_RCC_OscConfig+0x562>
 800762a:	e015      	b.n	8007658 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800762c:	f7fc fd88 	bl	8004140 <HAL_GetTick>
 8007630:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007632:	e00a      	b.n	800764a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007634:	f7fc fd84 	bl	8004140 <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007642:	4293      	cmp	r3, r2
 8007644:	d901      	bls.n	800764a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e15e      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800764a:	4b75      	ldr	r3, [pc, #468]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800764c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007650:	f003 0302 	and.w	r3, r3, #2
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1ed      	bne.n	8007634 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0320 	and.w	r3, r3, #32
 8007660:	2b00      	cmp	r3, #0
 8007662:	d036      	beq.n	80076d2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007668:	2b00      	cmp	r3, #0
 800766a:	d019      	beq.n	80076a0 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800766c:	4b6c      	ldr	r3, [pc, #432]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a6b      	ldr	r2, [pc, #428]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007672:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007676:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007678:	f7fc fd62 	bl	8004140 <HAL_GetTick>
 800767c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800767e:	e008      	b.n	8007692 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8007680:	f7fc fd5e 	bl	8004140 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	2b02      	cmp	r3, #2
 800768c:	d901      	bls.n	8007692 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e13a      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007692:	4b63      	ldr	r3, [pc, #396]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d0f0      	beq.n	8007680 <HAL_RCC_OscConfig+0x5dc>
 800769e:	e018      	b.n	80076d2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80076a0:	4b5f      	ldr	r3, [pc, #380]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a5e      	ldr	r2, [pc, #376]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80076a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80076aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076ac:	f7fc fd48 	bl	8004140 <HAL_GetTick>
 80076b0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80076b2:	e008      	b.n	80076c6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80076b4:	f7fc fd44 	bl	8004140 <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d901      	bls.n	80076c6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e120      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80076c6:	4b56      	ldr	r3, [pc, #344]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f0      	bne.n	80076b4 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 8115 	beq.w	8007906 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	2b18      	cmp	r3, #24
 80076e0:	f000 80af 	beq.w	8007842 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	f040 8086 	bne.w	80077fa <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80076ee:	4b4c      	ldr	r3, [pc, #304]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a4b      	ldr	r2, [pc, #300]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80076f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076fa:	f7fc fd21 	bl	8004140 <HAL_GetTick>
 80076fe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007700:	e008      	b.n	8007714 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007702:	f7fc fd1d 	bl	8004140 <HAL_GetTick>
 8007706:	4602      	mov	r2, r0
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	2b02      	cmp	r3, #2
 800770e:	d901      	bls.n	8007714 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e0f9      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007714:	4b42      	ldr	r3, [pc, #264]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1f0      	bne.n	8007702 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8007720:	4b3f      	ldr	r3, [pc, #252]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007724:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007728:	f023 0303 	bic.w	r3, r3, #3
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007734:	0212      	lsls	r2, r2, #8
 8007736:	430a      	orrs	r2, r1
 8007738:	4939      	ldr	r1, [pc, #228]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800773a:	4313      	orrs	r3, r2
 800773c:	628b      	str	r3, [r1, #40]	@ 0x28
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007742:	3b01      	subs	r3, #1
 8007744:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774c:	3b01      	subs	r3, #1
 800774e:	025b      	lsls	r3, r3, #9
 8007750:	b29b      	uxth	r3, r3
 8007752:	431a      	orrs	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007758:	3b01      	subs	r3, #1
 800775a:	041b      	lsls	r3, r3, #16
 800775c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007760:	431a      	orrs	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	3b01      	subs	r3, #1
 8007768:	061b      	lsls	r3, r3, #24
 800776a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800776e:	492c      	ldr	r1, [pc, #176]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007770:	4313      	orrs	r3, r2
 8007772:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8007774:	4b2a      	ldr	r3, [pc, #168]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007778:	4a29      	ldr	r2, [pc, #164]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800777a:	f023 0310 	bic.w	r3, r3, #16
 800777e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007784:	4a26      	ldr	r2, [pc, #152]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800778a:	4b25      	ldr	r3, [pc, #148]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 800778c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778e:	4a24      	ldr	r2, [pc, #144]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007790:	f043 0310 	orr.w	r3, r3, #16
 8007794:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8007796:	4b22      	ldr	r3, [pc, #136]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779a:	f023 020c 	bic.w	r2, r3, #12
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a2:	491f      	ldr	r1, [pc, #124]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077a4:	4313      	orrs	r3, r2
 80077a6:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80077a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ac:	f023 0220 	bic.w	r2, r3, #32
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077b4:	491a      	ldr	r1, [pc, #104]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80077ba:	4b19      	ldr	r3, [pc, #100]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077be:	4a18      	ldr	r2, [pc, #96]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077c4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80077c6:	4b16      	ldr	r3, [pc, #88]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a15      	ldr	r2, [pc, #84]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80077d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d2:	f7fc fcb5 	bl	8004140 <HAL_GetTick>
 80077d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80077d8:	e008      	b.n	80077ec <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80077da:	f7fc fcb1 	bl	8004140 <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d901      	bls.n	80077ec <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	e08d      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80077ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0f0      	beq.n	80077da <HAL_RCC_OscConfig+0x736>
 80077f8:	e085      	b.n	8007906 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80077fa:	4b09      	ldr	r3, [pc, #36]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a08      	ldr	r2, [pc, #32]	@ (8007820 <HAL_RCC_OscConfig+0x77c>)
 8007800:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007806:	f7fc fc9b 	bl	8004140 <HAL_GetTick>
 800780a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800780c:	e00a      	b.n	8007824 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800780e:	f7fc fc97 	bl	8004140 <HAL_GetTick>
 8007812:	4602      	mov	r2, r0
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	1ad3      	subs	r3, r2, r3
 8007818:	2b02      	cmp	r3, #2
 800781a:	d903      	bls.n	8007824 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e073      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
 8007820:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007824:	4b3a      	ldr	r3, [pc, #232]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d1ee      	bne.n	800780e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007830:	4b37      	ldr	r3, [pc, #220]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 8007832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007834:	4a36      	ldr	r2, [pc, #216]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 8007836:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800783a:	f023 0303 	bic.w	r3, r3, #3
 800783e:	6293      	str	r3, [r2, #40]	@ 0x28
 8007840:	e061      	b.n	8007906 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007842:	4b33      	ldr	r3, [pc, #204]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 8007844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007846:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007848:	4b31      	ldr	r3, [pc, #196]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 800784a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800784c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007852:	2b01      	cmp	r3, #1
 8007854:	d031      	beq.n	80078ba <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f003 0203 	and.w	r2, r3, #3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007860:	429a      	cmp	r2, r3
 8007862:	d12a      	bne.n	80078ba <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	0a1b      	lsrs	r3, r3, #8
 8007868:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007870:	429a      	cmp	r2, r3
 8007872:	d122      	bne.n	80078ba <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800787e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8007880:	429a      	cmp	r2, r3
 8007882:	d11a      	bne.n	80078ba <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	0a5b      	lsrs	r3, r3, #9
 8007888:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007890:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8007892:	429a      	cmp	r2, r3
 8007894:	d111      	bne.n	80078ba <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	0c1b      	lsrs	r3, r3, #16
 800789a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d108      	bne.n	80078ba <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	0e1b      	lsrs	r3, r3, #24
 80078ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d001      	beq.n	80078be <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e024      	b.n	8007908 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80078be:	4b14      	ldr	r3, [pc, #80]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 80078c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c2:	08db      	lsrs	r3, r3, #3
 80078c4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d01a      	beq.n	8007906 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80078d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 80078d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d4:	4a0e      	ldr	r2, [pc, #56]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 80078d6:	f023 0310 	bic.w	r3, r3, #16
 80078da:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078dc:	f7fc fc30 	bl	8004140 <HAL_GetTick>
 80078e0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80078e2:	bf00      	nop
 80078e4:	f7fc fc2c 	bl	8004140 <HAL_GetTick>
 80078e8:	4602      	mov	r2, r0
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d0f9      	beq.n	80078e4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078f4:	4a06      	ldr	r2, [pc, #24]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 80078f6:	00db      	lsls	r3, r3, #3
 80078f8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80078fa:	4b05      	ldr	r3, [pc, #20]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 80078fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078fe:	4a04      	ldr	r2, [pc, #16]	@ (8007910 <HAL_RCC_OscConfig+0x86c>)
 8007900:	f043 0310 	orr.w	r3, r3, #16
 8007904:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3720      	adds	r7, #32
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}
 8007910:	44020c00 	.word	0x44020c00

08007914 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d101      	bne.n	8007928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e19e      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007928:	4b83      	ldr	r3, [pc, #524]	@ (8007b38 <HAL_RCC_ClockConfig+0x224>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 030f 	and.w	r3, r3, #15
 8007930:	683a      	ldr	r2, [r7, #0]
 8007932:	429a      	cmp	r2, r3
 8007934:	d910      	bls.n	8007958 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007936:	4b80      	ldr	r3, [pc, #512]	@ (8007b38 <HAL_RCC_ClockConfig+0x224>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f023 020f 	bic.w	r2, r3, #15
 800793e:	497e      	ldr	r1, [pc, #504]	@ (8007b38 <HAL_RCC_ClockConfig+0x224>)
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	4313      	orrs	r3, r2
 8007944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007946:	4b7c      	ldr	r3, [pc, #496]	@ (8007b38 <HAL_RCC_ClockConfig+0x224>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 030f 	and.w	r3, r3, #15
 800794e:	683a      	ldr	r2, [r7, #0]
 8007950:	429a      	cmp	r2, r3
 8007952:	d001      	beq.n	8007958 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e186      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f003 0310 	and.w	r3, r3, #16
 8007960:	2b00      	cmp	r3, #0
 8007962:	d012      	beq.n	800798a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	695a      	ldr	r2, [r3, #20]
 8007968:	4b74      	ldr	r3, [pc, #464]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	0a1b      	lsrs	r3, r3, #8
 800796e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007972:	429a      	cmp	r2, r3
 8007974:	d909      	bls.n	800798a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007976:	4b71      	ldr	r3, [pc, #452]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	021b      	lsls	r3, r3, #8
 8007984:	496d      	ldr	r1, [pc, #436]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007986:	4313      	orrs	r3, r2
 8007988:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0308 	and.w	r3, r3, #8
 8007992:	2b00      	cmp	r3, #0
 8007994:	d012      	beq.n	80079bc <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691a      	ldr	r2, [r3, #16]
 800799a:	4b68      	ldr	r3, [pc, #416]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	091b      	lsrs	r3, r3, #4
 80079a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d909      	bls.n	80079bc <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80079a8:	4b64      	ldr	r3, [pc, #400]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	4961      	ldr	r1, [pc, #388]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 80079b8:	4313      	orrs	r3, r2
 80079ba:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0304 	and.w	r3, r3, #4
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d010      	beq.n	80079ea <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	68da      	ldr	r2, [r3, #12]
 80079cc:	4b5b      	ldr	r3, [pc, #364]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 80079ce:	6a1b      	ldr	r3, [r3, #32]
 80079d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d908      	bls.n	80079ea <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80079d8:	4b58      	ldr	r3, [pc, #352]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 80079da:	6a1b      	ldr	r3, [r3, #32]
 80079dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	4955      	ldr	r1, [pc, #340]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d010      	beq.n	8007a18 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689a      	ldr	r2, [r3, #8]
 80079fa:	4b50      	ldr	r3, [pc, #320]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	f003 030f 	and.w	r3, r3, #15
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d908      	bls.n	8007a18 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8007a06:	4b4d      	ldr	r3, [pc, #308]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	f023 020f 	bic.w	r2, r3, #15
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	494a      	ldr	r1, [pc, #296]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	f000 8093 	beq.w	8007b4c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	2b03      	cmp	r3, #3
 8007a2c:	d107      	bne.n	8007a3e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007a2e:	4b43      	ldr	r3, [pc, #268]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d121      	bne.n	8007a7e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e113      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d107      	bne.n	8007a56 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a46:	4b3d      	ldr	r3, [pc, #244]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d115      	bne.n	8007a7e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e107      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d107      	bne.n	8007a6e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007a5e:	4b37      	ldr	r3, [pc, #220]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d109      	bne.n	8007a7e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e0fb      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a6e:	4b33      	ldr	r3, [pc, #204]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 0302 	and.w	r3, r3, #2
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d101      	bne.n	8007a7e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e0f3      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8007a7e:	4b2f      	ldr	r3, [pc, #188]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a80:	69db      	ldr	r3, [r3, #28]
 8007a82:	f023 0203 	bic.w	r2, r3, #3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	492c      	ldr	r1, [pc, #176]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a90:	f7fc fb56 	bl	8004140 <HAL_GetTick>
 8007a94:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d112      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a9e:	e00a      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007aa0:	f7fc fb4e 	bl	8004140 <HAL_GetTick>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	1ad3      	subs	r3, r2, r3
 8007aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d901      	bls.n	8007ab6 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e0d7      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ab6:	4b21      	ldr	r3, [pc, #132]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007ab8:	69db      	ldr	r3, [r3, #28]
 8007aba:	f003 0318 	and.w	r3, r3, #24
 8007abe:	2b18      	cmp	r3, #24
 8007ac0:	d1ee      	bne.n	8007aa0 <HAL_RCC_ClockConfig+0x18c>
 8007ac2:	e043      	b.n	8007b4c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d112      	bne.n	8007af2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007acc:	e00a      	b.n	8007ae4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007ace:	f7fc fb37 	bl	8004140 <HAL_GetTick>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d901      	bls.n	8007ae4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007ae0:	2303      	movs	r3, #3
 8007ae2:	e0c0      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ae4:	4b15      	ldr	r3, [pc, #84]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	f003 0318 	and.w	r3, r3, #24
 8007aec:	2b10      	cmp	r3, #16
 8007aee:	d1ee      	bne.n	8007ace <HAL_RCC_ClockConfig+0x1ba>
 8007af0:	e02c      	b.n	8007b4c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d122      	bne.n	8007b40 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8007afa:	e00a      	b.n	8007b12 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007afc:	f7fc fb20 	bl	8004140 <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d901      	bls.n	8007b12 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e0a9      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8007b12:	4b0a      	ldr	r3, [pc, #40]	@ (8007b3c <HAL_RCC_ClockConfig+0x228>)
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	f003 0318 	and.w	r3, r3, #24
 8007b1a:	2b08      	cmp	r3, #8
 8007b1c:	d1ee      	bne.n	8007afc <HAL_RCC_ClockConfig+0x1e8>
 8007b1e:	e015      	b.n	8007b4c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007b20:	f7fc fb0e 	bl	8004140 <HAL_GetTick>
 8007b24:	4602      	mov	r2, r0
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d906      	bls.n	8007b40 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	e097      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
 8007b36:	bf00      	nop
 8007b38:	40022000 	.word	0x40022000
 8007b3c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007b40:	4b4b      	ldr	r3, [pc, #300]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007b42:	69db      	ldr	r3, [r3, #28]
 8007b44:	f003 0318 	and.w	r3, r3, #24
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1e9      	bne.n	8007b20 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d010      	beq.n	8007b7a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	689a      	ldr	r2, [r3, #8]
 8007b5c:	4b44      	ldr	r3, [pc, #272]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007b5e:	6a1b      	ldr	r3, [r3, #32]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d208      	bcs.n	8007b7a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8007b68:	4b41      	ldr	r3, [pc, #260]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007b6a:	6a1b      	ldr	r3, [r3, #32]
 8007b6c:	f023 020f 	bic.w	r2, r3, #15
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	493e      	ldr	r1, [pc, #248]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8007c74 <HAL_RCC_ClockConfig+0x360>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 030f 	and.w	r3, r3, #15
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d210      	bcs.n	8007baa <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b88:	4b3a      	ldr	r3, [pc, #232]	@ (8007c74 <HAL_RCC_ClockConfig+0x360>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f023 020f 	bic.w	r2, r3, #15
 8007b90:	4938      	ldr	r1, [pc, #224]	@ (8007c74 <HAL_RCC_ClockConfig+0x360>)
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b98:	4b36      	ldr	r3, [pc, #216]	@ (8007c74 <HAL_RCC_ClockConfig+0x360>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 030f 	and.w	r3, r3, #15
 8007ba0:	683a      	ldr	r2, [r7, #0]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d001      	beq.n	8007baa <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e05d      	b.n	8007c66 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f003 0304 	and.w	r3, r3, #4
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d010      	beq.n	8007bd8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	68da      	ldr	r2, [r3, #12]
 8007bba:	4b2d      	ldr	r3, [pc, #180]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007bbc:	6a1b      	ldr	r3, [r3, #32]
 8007bbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d208      	bcs.n	8007bd8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8007bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
 8007bca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	4927      	ldr	r1, [pc, #156]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0308 	and.w	r3, r3, #8
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d012      	beq.n	8007c0a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	691a      	ldr	r2, [r3, #16]
 8007be8:	4b21      	ldr	r3, [pc, #132]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	091b      	lsrs	r3, r3, #4
 8007bee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d209      	bcs.n	8007c0a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8007bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007bf8:	6a1b      	ldr	r3, [r3, #32]
 8007bfa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	491a      	ldr	r1, [pc, #104]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0310 	and.w	r3, r3, #16
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d012      	beq.n	8007c3c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	695a      	ldr	r2, [r3, #20]
 8007c1a:	4b15      	ldr	r3, [pc, #84]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	0a1b      	lsrs	r3, r3, #8
 8007c20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d209      	bcs.n	8007c3c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007c28:	4b11      	ldr	r3, [pc, #68]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007c2a:	6a1b      	ldr	r3, [r3, #32]
 8007c2c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	021b      	lsls	r3, r3, #8
 8007c36:	490e      	ldr	r1, [pc, #56]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007c3c:	f000 f822 	bl	8007c84 <HAL_RCC_GetSysClockFreq>
 8007c40:	4602      	mov	r2, r0
 8007c42:	4b0b      	ldr	r3, [pc, #44]	@ (8007c70 <HAL_RCC_ClockConfig+0x35c>)
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	f003 030f 	and.w	r3, r3, #15
 8007c4a:	490b      	ldr	r1, [pc, #44]	@ (8007c78 <HAL_RCC_ClockConfig+0x364>)
 8007c4c:	5ccb      	ldrb	r3, [r1, r3]
 8007c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c52:	4a0a      	ldr	r2, [pc, #40]	@ (8007c7c <HAL_RCC_ClockConfig+0x368>)
 8007c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007c56:	4b0a      	ldr	r3, [pc, #40]	@ (8007c80 <HAL_RCC_ClockConfig+0x36c>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f7fc f9e6 	bl	800402c <HAL_InitTick>
 8007c60:	4603      	mov	r3, r0
 8007c62:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8007c64:	7afb      	ldrb	r3, [r7, #11]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	44020c00 	.word	0x44020c00
 8007c74:	40022000 	.word	0x40022000
 8007c78:	08010618 	.word	0x08010618
 8007c7c:	20000004 	.word	0x20000004
 8007c80:	20000008 	.word	0x20000008

08007c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b089      	sub	sp, #36	@ 0x24
 8007c88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8007c8a:	4b8c      	ldr	r3, [pc, #560]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007c8c:	69db      	ldr	r3, [r3, #28]
 8007c8e:	f003 0318 	and.w	r3, r3, #24
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d102      	bne.n	8007c9c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007c96:	4b8a      	ldr	r3, [pc, #552]	@ (8007ec0 <HAL_RCC_GetSysClockFreq+0x23c>)
 8007c98:	61fb      	str	r3, [r7, #28]
 8007c9a:	e107      	b.n	8007eac <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007c9c:	4b87      	ldr	r3, [pc, #540]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	f003 0318 	and.w	r3, r3, #24
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d112      	bne.n	8007cce <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007ca8:	4b84      	ldr	r3, [pc, #528]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 0320 	and.w	r3, r3, #32
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d009      	beq.n	8007cc8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007cb4:	4b81      	ldr	r3, [pc, #516]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	f003 0303 	and.w	r3, r3, #3
 8007cbe:	4a81      	ldr	r2, [pc, #516]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0x240>)
 8007cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007cc4:	61fb      	str	r3, [r7, #28]
 8007cc6:	e0f1      	b.n	8007eac <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8007cc8:	4b7e      	ldr	r3, [pc, #504]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0x240>)
 8007cca:	61fb      	str	r3, [r7, #28]
 8007ccc:	e0ee      	b.n	8007eac <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007cce:	4b7b      	ldr	r3, [pc, #492]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007cd0:	69db      	ldr	r3, [r3, #28]
 8007cd2:	f003 0318 	and.w	r3, r3, #24
 8007cd6:	2b10      	cmp	r3, #16
 8007cd8:	d102      	bne.n	8007ce0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007cda:	4b7b      	ldr	r3, [pc, #492]	@ (8007ec8 <HAL_RCC_GetSysClockFreq+0x244>)
 8007cdc:	61fb      	str	r3, [r7, #28]
 8007cde:	e0e5      	b.n	8007eac <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ce0:	4b76      	ldr	r3, [pc, #472]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007ce2:	69db      	ldr	r3, [r3, #28]
 8007ce4:	f003 0318 	and.w	r3, r3, #24
 8007ce8:	2b18      	cmp	r3, #24
 8007cea:	f040 80dd 	bne.w	8007ea8 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007cee:	4b73      	ldr	r3, [pc, #460]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007cf8:	4b70      	ldr	r3, [pc, #448]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfc:	0a1b      	lsrs	r3, r3, #8
 8007cfe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d02:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007d04:	4b6d      	ldr	r3, [pc, #436]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d08:	091b      	lsrs	r3, r3, #4
 8007d0a:	f003 0301 	and.w	r3, r3, #1
 8007d0e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007d10:	4b6a      	ldr	r3, [pc, #424]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8007d14:	08db      	lsrs	r3, r3, #3
 8007d16:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	fb02 f303 	mul.w	r3, r2, r3
 8007d20:	ee07 3a90 	vmov	s15, r3
 8007d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d28:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 80b7 	beq.w	8007ea2 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d003      	beq.n	8007d42 <HAL_RCC_GetSysClockFreq+0xbe>
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	2b03      	cmp	r3, #3
 8007d3e:	d056      	beq.n	8007dee <HAL_RCC_GetSysClockFreq+0x16a>
 8007d40:	e077      	b.n	8007e32 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007d42:	4b5e      	ldr	r3, [pc, #376]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0320 	and.w	r3, r3, #32
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d02d      	beq.n	8007daa <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d4e:	4b5b      	ldr	r3, [pc, #364]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	08db      	lsrs	r3, r3, #3
 8007d54:	f003 0303 	and.w	r3, r3, #3
 8007d58:	4a5a      	ldr	r2, [pc, #360]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0x240>)
 8007d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8007d5e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	ee07 3a90 	vmov	s15, r3
 8007d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	ee07 3a90 	vmov	s15, r3
 8007d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d78:	4b50      	ldr	r3, [pc, #320]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d80:	ee07 3a90 	vmov	s15, r3
 8007d84:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d88:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d8c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8007ecc <HAL_RCC_GetSysClockFreq+0x248>
 8007d90:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d94:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007da4:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8007da8:	e065      	b.n	8007e76 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	ee07 3a90 	vmov	s15, r3
 8007db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007db4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8007ed0 <HAL_RCC_GetSysClockFreq+0x24c>
 8007db8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dbc:	4b3f      	ldr	r3, [pc, #252]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dc4:	ee07 3a90 	vmov	s15, r3
 8007dc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007dcc:	ed97 6a02 	vldr	s12, [r7, #8]
 8007dd0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007ecc <HAL_RCC_GetSysClockFreq+0x248>
 8007dd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007dd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ddc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007de8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007dec:	e043      	b.n	8007e76 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	ee07 3a90 	vmov	s15, r3
 8007df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007df8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8007ed4 <HAL_RCC_GetSysClockFreq+0x250>
 8007dfc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e00:	4b2e      	ldr	r3, [pc, #184]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e08:	ee07 3a90 	vmov	s15, r3
 8007e0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e10:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e14:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8007ecc <HAL_RCC_GetSysClockFreq+0x248>
 8007e18:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e24:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e2c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8007e30:	e021      	b.n	8007e76 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	ee07 3a90 	vmov	s15, r3
 8007e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e3c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007ed8 <HAL_RCC_GetSysClockFreq+0x254>
 8007e40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e44:	4b1d      	ldr	r3, [pc, #116]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e4c:	ee07 3a90 	vmov	s15, r3
 8007e50:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e54:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e58:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8007ecc <HAL_RCC_GetSysClockFreq+0x248>
 8007e5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e60:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e68:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e70:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007e74:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8007e76:	4b11      	ldr	r3, [pc, #68]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x238>)
 8007e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e7a:	0a5b      	lsrs	r3, r3, #9
 8007e7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e80:	3301      	adds	r3, #1
 8007e82:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	ee07 3a90 	vmov	s15, r3
 8007e8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007e8e:	edd7 6a06 	vldr	s13, [r7, #24]
 8007e92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e9a:	ee17 3a90 	vmov	r3, s15
 8007e9e:	61fb      	str	r3, [r7, #28]
 8007ea0:	e004      	b.n	8007eac <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	61fb      	str	r3, [r7, #28]
 8007ea6:	e001      	b.n	8007eac <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8007ea8:	4b06      	ldr	r3, [pc, #24]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0x240>)
 8007eaa:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8007eac:	69fb      	ldr	r3, [r7, #28]
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3724      	adds	r7, #36	@ 0x24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	44020c00 	.word	0x44020c00
 8007ec0:	003d0900 	.word	0x003d0900
 8007ec4:	03d09000 	.word	0x03d09000
 8007ec8:	017d7840 	.word	0x017d7840
 8007ecc:	46000000 	.word	0x46000000
 8007ed0:	4c742400 	.word	0x4c742400
 8007ed4:	4bbebc20 	.word	0x4bbebc20
 8007ed8:	4a742400 	.word	0x4a742400

08007edc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007ee0:	f7ff fed0 	bl	8007c84 <HAL_RCC_GetSysClockFreq>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	4b08      	ldr	r3, [pc, #32]	@ (8007f08 <HAL_RCC_GetHCLKFreq+0x2c>)
 8007ee8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007eea:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007eee:	4907      	ldr	r1, [pc, #28]	@ (8007f0c <HAL_RCC_GetHCLKFreq+0x30>)
 8007ef0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007ef2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8007efa:	4a05      	ldr	r2, [pc, #20]	@ (8007f10 <HAL_RCC_GetHCLKFreq+0x34>)
 8007efc:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8007efe:	4b04      	ldr	r3, [pc, #16]	@ (8007f10 <HAL_RCC_GetHCLKFreq+0x34>)
 8007f00:	681b      	ldr	r3, [r3, #0]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	44020c00 	.word	0x44020c00
 8007f0c:	08010618 	.word	0x08010618
 8007f10:	20000004 	.word	0x20000004

08007f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8007f18:	f7ff ffe0 	bl	8007edc <HAL_RCC_GetHCLKFreq>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	4b06      	ldr	r3, [pc, #24]	@ (8007f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f20:	6a1b      	ldr	r3, [r3, #32]
 8007f22:	091b      	lsrs	r3, r3, #4
 8007f24:	f003 0307 	and.w	r3, r3, #7
 8007f28:	4904      	ldr	r1, [pc, #16]	@ (8007f3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007f2a:	5ccb      	ldrb	r3, [r1, r3]
 8007f2c:	f003 031f 	and.w	r3, r3, #31
 8007f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	44020c00 	.word	0x44020c00
 8007f3c:	08010628 	.word	0x08010628

08007f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8007f44:	f7ff ffca 	bl	8007edc <HAL_RCC_GetHCLKFreq>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	4b06      	ldr	r3, [pc, #24]	@ (8007f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	0a1b      	lsrs	r3, r3, #8
 8007f50:	f003 0307 	and.w	r3, r3, #7
 8007f54:	4904      	ldr	r1, [pc, #16]	@ (8007f68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007f56:	5ccb      	ldrb	r3, [r1, r3]
 8007f58:	f003 031f 	and.w	r3, r3, #31
 8007f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	44020c00 	.word	0x44020c00
 8007f68:	08010628 	.word	0x08010628

08007f6c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8007f70:	f7ff ffb4 	bl	8007edc <HAL_RCC_GetHCLKFreq>
 8007f74:	4602      	mov	r2, r0
 8007f76:	4b06      	ldr	r3, [pc, #24]	@ (8007f90 <HAL_RCC_GetPCLK3Freq+0x24>)
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	0b1b      	lsrs	r3, r3, #12
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	4904      	ldr	r1, [pc, #16]	@ (8007f94 <HAL_RCC_GetPCLK3Freq+0x28>)
 8007f82:	5ccb      	ldrb	r3, [r1, r3]
 8007f84:	f003 031f 	and.w	r3, r3, #31
 8007f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	44020c00 	.word	0x44020c00
 8007f94:	08010628 	.word	0x08010628

08007f98 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f9c:	b0aa      	sub	sp, #168	@ 0xa8
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007faa:	2300      	movs	r3, #0
 8007fac:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007fb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8007fbc:	2500      	movs	r5, #0
 8007fbe:	ea54 0305 	orrs.w	r3, r4, r5
 8007fc2:	d00b      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8007fc4:	4bb8      	ldr	r3, [pc, #736]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007fc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007fca:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8007fce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd4:	4ab4      	ldr	r2, [pc, #720]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007fd6:	430b      	orrs	r3, r1
 8007fd8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007fdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe4:	f002 0801 	and.w	r8, r2, #1
 8007fe8:	f04f 0900 	mov.w	r9, #0
 8007fec:	ea58 0309 	orrs.w	r3, r8, r9
 8007ff0:	d038      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8007ff2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ff8:	2b05      	cmp	r3, #5
 8007ffa:	d819      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8008004 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8007ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008002:	bf00      	nop
 8008004:	08008039 	.word	0x08008039
 8008008:	0800801d 	.word	0x0800801d
 800800c:	08008031 	.word	0x08008031
 8008010:	08008039 	.word	0x08008039
 8008014:	08008039 	.word	0x08008039
 8008018:	08008039 	.word	0x08008039
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800801c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008020:	3308      	adds	r3, #8
 8008022:	4618      	mov	r0, r3
 8008024:	f001 fff2 	bl	800a00c <RCCEx_PLL2_Config>
 8008028:	4603      	mov	r3, r0
 800802a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800802e:	e004      	b.n	800803a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008036:	e000      	b.n	800803a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8008038:	bf00      	nop
    }

    if (ret == HAL_OK)
 800803a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10c      	bne.n	800805c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008042:	4b99      	ldr	r3, [pc, #612]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8008044:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008048:	f023 0107 	bic.w	r1, r3, #7
 800804c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008052:	4a95      	ldr	r2, [pc, #596]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8008054:	430b      	orrs	r3, r1
 8008056:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800805a:	e003      	b.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800805c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008060:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008064:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806c:	f002 0a02 	and.w	sl, r2, #2
 8008070:	f04f 0b00 	mov.w	fp, #0
 8008074:	ea5a 030b 	orrs.w	r3, sl, fp
 8008078:	d03c      	beq.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800807a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800807e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008080:	2b28      	cmp	r3, #40	@ 0x28
 8008082:	d01b      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x124>
 8008084:	2b28      	cmp	r3, #40	@ 0x28
 8008086:	d815      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8008088:	2b20      	cmp	r3, #32
 800808a:	d019      	beq.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800808c:	2b20      	cmp	r3, #32
 800808e:	d811      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8008090:	2b18      	cmp	r3, #24
 8008092:	d017      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8008094:	2b18      	cmp	r3, #24
 8008096:	d80d      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d015      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800809c:	2b08      	cmp	r3, #8
 800809e:	d109      	bne.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80080a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080a4:	3308      	adds	r3, #8
 80080a6:	4618      	mov	r0, r3
 80080a8:	f001 ffb0 	bl	800a00c <RCCEx_PLL2_Config>
 80080ac:	4603      	mov	r3, r0
 80080ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 80080b2:	e00a      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80080ba:	e006      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80080bc:	bf00      	nop
 80080be:	e004      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80080c0:	bf00      	nop
 80080c2:	e002      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80080c4:	bf00      	nop
 80080c6:	e000      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80080c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080ca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10c      	bne.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80080d2:	4b75      	ldr	r3, [pc, #468]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80080d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80080d8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80080dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e2:	4a71      	ldr	r2, [pc, #452]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80080e4:	430b      	orrs	r3, r1
 80080e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80080ea:	e003      	b.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080ec:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80080f0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fc:	f002 0304 	and.w	r3, r2, #4
 8008100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008104:	2300      	movs	r3, #0
 8008106:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800810a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800810e:	460b      	mov	r3, r1
 8008110:	4313      	orrs	r3, r2
 8008112:	d040      	beq.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8008114:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800811a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800811e:	d01e      	beq.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8008120:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008124:	d817      	bhi.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8008126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800812a:	d01a      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 800812c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008130:	d811      	bhi.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8008132:	2bc0      	cmp	r3, #192	@ 0xc0
 8008134:	d017      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8008136:	2bc0      	cmp	r3, #192	@ 0xc0
 8008138:	d80d      	bhi.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800813a:	2b00      	cmp	r3, #0
 800813c:	d015      	beq.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800813e:	2b40      	cmp	r3, #64	@ 0x40
 8008140:	d109      	bne.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008142:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008146:	3308      	adds	r3, #8
 8008148:	4618      	mov	r0, r3
 800814a:	f001 ff5f 	bl	800a00c <RCCEx_PLL2_Config>
 800814e:	4603      	mov	r3, r0
 8008150:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8008154:	e00a      	b.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800815c:	e006      	b.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800815e:	bf00      	nop
 8008160:	e004      	b.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8008162:	bf00      	nop
 8008164:	e002      	b.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8008166:	bf00      	nop
 8008168:	e000      	b.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800816a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800816c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10c      	bne.n	800818e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008174:	4b4c      	ldr	r3, [pc, #304]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8008176:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800817a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800817e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008184:	4a48      	ldr	r2, [pc, #288]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8008186:	430b      	orrs	r3, r1
 8008188:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800818c:	e003      	b.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800818e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008192:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008196:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800819a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80081a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80081a6:	2300      	movs	r3, #0
 80081a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80081ac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80081b0:	460b      	mov	r3, r1
 80081b2:	4313      	orrs	r3, r2
 80081b4:	d043      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80081b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081bc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80081c0:	d021      	beq.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80081c2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80081c6:	d81a      	bhi.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x266>
 80081c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081cc:	d01d      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x272>
 80081ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081d2:	d814      	bhi.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x266>
 80081d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80081d8:	d019      	beq.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80081da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80081de:	d80e      	bhi.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x266>
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d016      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80081e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80081e8:	d109      	bne.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80081ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081ee:	3308      	adds	r3, #8
 80081f0:	4618      	mov	r0, r3
 80081f2:	f001 ff0b 	bl	800a00c <RCCEx_PLL2_Config>
 80081f6:	4603      	mov	r3, r0
 80081f8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80081fc:	e00a      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008204:	e006      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8008206:	bf00      	nop
 8008208:	e004      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800820a:	bf00      	nop
 800820c:	e002      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800820e:	bf00      	nop
 8008210:	e000      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8008212:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008214:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10c      	bne.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800821c:	4b22      	ldr	r3, [pc, #136]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800821e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008222:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008226:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800822a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800822c:	4a1e      	ldr	r2, [pc, #120]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800822e:	430b      	orrs	r3, r1
 8008230:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008234:	e003      	b.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008236:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800823a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800823e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008246:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800824a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800824c:	2300      	movs	r3, #0
 800824e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008250:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008254:	460b      	mov	r3, r1
 8008256:	4313      	orrs	r3, r2
 8008258:	d03e      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800825a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800825e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008260:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008264:	d01b      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8008266:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800826a:	d814      	bhi.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800826c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008270:	d017      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8008272:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008276:	d80e      	bhi.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8008278:	2b00      	cmp	r3, #0
 800827a:	d017      	beq.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x314>
 800827c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008280:	d109      	bne.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008282:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008286:	3308      	adds	r3, #8
 8008288:	4618      	mov	r0, r3
 800828a:	f001 febf 	bl	800a00c <RCCEx_PLL2_Config>
 800828e:	4603      	mov	r3, r0
 8008290:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8008294:	e00b      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800829c:	e007      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800829e:	bf00      	nop
 80082a0:	e005      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80082a2:	bf00      	nop
 80082a4:	e003      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x316>
 80082a6:	bf00      	nop
 80082a8:	44020c00 	.word	0x44020c00
        break;
 80082ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10c      	bne.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80082b6:	4ba5      	ldr	r3, [pc, #660]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80082b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082bc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80082c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80082c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082c6:	4aa1      	ldr	r2, [pc, #644]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80082c8:	430b      	orrs	r3, r1
 80082ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80082ce:	e003      	b.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80082d4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80082d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80082dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80082e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80082e6:	2300      	movs	r3, #0
 80082e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80082ea:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80082ee:	460b      	mov	r3, r1
 80082f0:	4313      	orrs	r3, r2
 80082f2:	d03b      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80082f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80082f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082fa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80082fe:	d01b      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8008300:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008304:	d814      	bhi.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8008306:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800830a:	d017      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800830c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008310:	d80e      	bhi.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8008312:	2b00      	cmp	r3, #0
 8008314:	d014      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8008316:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800831a:	d109      	bne.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800831c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008320:	3308      	adds	r3, #8
 8008322:	4618      	mov	r0, r3
 8008324:	f001 fe72 	bl	800a00c <RCCEx_PLL2_Config>
 8008328:	4603      	mov	r3, r0
 800832a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800832e:	e008      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008330:	2301      	movs	r3, #1
 8008332:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008336:	e004      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8008338:	bf00      	nop
 800833a:	e002      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 800833c:	bf00      	nop
 800833e:	e000      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8008340:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008342:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10c      	bne.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800834a:	4b80      	ldr	r3, [pc, #512]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800834c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008350:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8008354:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800835a:	4a7c      	ldr	r2, [pc, #496]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800835c:	430b      	orrs	r3, r1
 800835e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008362:	e003      	b.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008364:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008368:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800836c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008374:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008378:	66bb      	str	r3, [r7, #104]	@ 0x68
 800837a:	2300      	movs	r3, #0
 800837c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800837e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008382:	460b      	mov	r3, r1
 8008384:	4313      	orrs	r3, r2
 8008386:	d033      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8008388:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800838c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800838e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008392:	d015      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8008394:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008398:	d80e      	bhi.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800839a:	2b00      	cmp	r3, #0
 800839c:	d012      	beq.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800839e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083a2:	d109      	bne.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80083a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80083a8:	3308      	adds	r3, #8
 80083aa:	4618      	mov	r0, r3
 80083ac:	f001 fe2e 	bl	800a00c <RCCEx_PLL2_Config>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80083b6:	e006      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80083be:	e002      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80083c0:	bf00      	nop
 80083c2:	e000      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80083c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083c6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10c      	bne.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80083ce:	4b5f      	ldr	r3, [pc, #380]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80083d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80083d4:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80083d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80083dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083de:	4a5b      	ldr	r2, [pc, #364]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80083e0:	430b      	orrs	r3, r1
 80083e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80083e6:	e003      	b.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083e8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80083ec:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80083f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	2100      	movs	r1, #0
 80083fa:	6639      	str	r1, [r7, #96]	@ 0x60
 80083fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008400:	667b      	str	r3, [r7, #100]	@ 0x64
 8008402:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008406:	460b      	mov	r3, r1
 8008408:	4313      	orrs	r3, r2
 800840a:	d033      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 800840c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008412:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008416:	d015      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8008418:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800841c:	d80e      	bhi.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800841e:	2b00      	cmp	r3, #0
 8008420:	d012      	beq.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8008422:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008426:	d109      	bne.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008428:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800842c:	3308      	adds	r3, #8
 800842e:	4618      	mov	r0, r3
 8008430:	f001 fdec 	bl	800a00c <RCCEx_PLL2_Config>
 8008434:	4603      	mov	r3, r0
 8008436:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 800843a:	e006      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800843c:	2301      	movs	r3, #1
 800843e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008442:	e002      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8008444:	bf00      	nop
 8008446:	e000      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8008448:	bf00      	nop
    }
    if (ret == HAL_OK)
 800844a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10c      	bne.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8008452:	4b3e      	ldr	r3, [pc, #248]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8008454:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008458:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800845c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008462:	4a3a      	ldr	r2, [pc, #232]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8008464:	430b      	orrs	r3, r1
 8008466:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800846a:	e003      	b.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800846c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008470:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008474:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	2100      	movs	r1, #0
 800847e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008484:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008486:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800848a:	460b      	mov	r3, r1
 800848c:	4313      	orrs	r3, r2
 800848e:	d00e      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8008490:	4b2e      	ldr	r3, [pc, #184]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8008492:	69db      	ldr	r3, [r3, #28]
 8008494:	4a2d      	ldr	r2, [pc, #180]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8008496:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800849a:	61d3      	str	r3, [r2, #28]
 800849c:	4b2b      	ldr	r3, [pc, #172]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800849e:	69d9      	ldr	r1, [r3, #28]
 80084a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80084a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084a8:	4a28      	ldr	r2, [pc, #160]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80084aa:	430b      	orrs	r3, r1
 80084ac:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80084ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80084b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80084ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80084bc:	2300      	movs	r3, #0
 80084be:	657b      	str	r3, [r7, #84]	@ 0x54
 80084c0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80084c4:	460b      	mov	r3, r1
 80084c6:	4313      	orrs	r3, r2
 80084c8:	d046      	beq.n	8008558 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80084ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80084ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084d0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80084d4:	d021      	beq.n	800851a <HAL_RCCEx_PeriphCLKConfig+0x582>
 80084d6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80084da:	d81a      	bhi.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80084dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084e0:	d01d      	beq.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80084e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084e6:	d814      	bhi.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80084e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084ec:	d019      	beq.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80084ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084f2:	d80e      	bhi.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d016      	beq.n	8008526 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80084f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084fc:	d109      	bne.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80084fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008502:	3308      	adds	r3, #8
 8008504:	4618      	mov	r0, r3
 8008506:	f001 fd81 	bl	800a00c <RCCEx_PLL2_Config>
 800850a:	4603      	mov	r3, r0
 800850c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8008510:	e00a      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008518:	e006      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800851a:	bf00      	nop
 800851c:	e004      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800851e:	bf00      	nop
 8008520:	e002      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8008522:	bf00      	nop
 8008524:	e000      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8008526:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008528:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10f      	bne.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008530:	4b06      	ldr	r3, [pc, #24]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8008532:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008536:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800853a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800853e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008540:	4a02      	ldr	r2, [pc, #8]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8008542:	430b      	orrs	r3, r1
 8008544:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008548:	e006      	b.n	8008558 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800854a:	bf00      	nop
 800854c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008550:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008554:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008558:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800855c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008560:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008564:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008566:	2300      	movs	r3, #0
 8008568:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800856a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800856e:	460b      	mov	r3, r1
 8008570:	4313      	orrs	r3, r2
 8008572:	d043      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008574:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800857a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800857e:	d021      	beq.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8008580:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008584:	d81a      	bhi.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8008586:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800858a:	d01d      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800858c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008590:	d814      	bhi.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8008592:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008596:	d019      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x634>
 8008598:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800859c:	d80e      	bhi.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x624>
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d016      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x638>
 80085a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085a6:	d109      	bne.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80085a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80085ac:	3308      	adds	r3, #8
 80085ae:	4618      	mov	r0, r3
 80085b0:	f001 fd2c 	bl	800a00c <RCCEx_PLL2_Config>
 80085b4:	4603      	mov	r3, r0
 80085b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80085ba:	e00a      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80085c2:	e006      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80085c4:	bf00      	nop
 80085c6:	e004      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80085c8:	bf00      	nop
 80085ca:	e002      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80085cc:	bf00      	nop
 80085ce:	e000      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80085d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085d2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10c      	bne.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80085da:	4bb6      	ldr	r3, [pc, #728]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80085dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80085e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80085e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80085e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ea:	4ab2      	ldr	r2, [pc, #712]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80085ec:	430b      	orrs	r3, r1
 80085ee:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80085f2:	e003      	b.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085f4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80085f8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80085fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008604:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008608:	643b      	str	r3, [r7, #64]	@ 0x40
 800860a:	2300      	movs	r3, #0
 800860c:	647b      	str	r3, [r7, #68]	@ 0x44
 800860e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008612:	460b      	mov	r3, r1
 8008614:	4313      	orrs	r3, r2
 8008616:	d030      	beq.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8008618:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800861c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800861e:	2b05      	cmp	r3, #5
 8008620:	d80f      	bhi.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8008622:	2b03      	cmp	r3, #3
 8008624:	d211      	bcs.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8008626:	2b01      	cmp	r3, #1
 8008628:	d911      	bls.n	800864e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800862a:	2b02      	cmp	r3, #2
 800862c:	d109      	bne.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800862e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008632:	3308      	adds	r3, #8
 8008634:	4618      	mov	r0, r3
 8008636:	f001 fce9 	bl	800a00c <RCCEx_PLL2_Config>
 800863a:	4603      	mov	r3, r0
 800863c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008640:	e006      	b.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008648:	e002      	b.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800864a:	bf00      	nop
 800864c:	e000      	b.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800864e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008650:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008654:	2b00      	cmp	r3, #0
 8008656:	d10c      	bne.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008658:	4b96      	ldr	r3, [pc, #600]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800865a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800865e:	f023 0107 	bic.w	r1, r3, #7
 8008662:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008666:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008668:	4a92      	ldr	r2, [pc, #584]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800866a:	430b      	orrs	r3, r1
 800866c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008670:	e003      	b.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008672:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008676:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800867a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800867e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008682:	2100      	movs	r1, #0
 8008684:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008686:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800868a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800868c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008690:	460b      	mov	r3, r1
 8008692:	4313      	orrs	r3, r2
 8008694:	d022      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8008696:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800869a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800869c:	2b00      	cmp	r3, #0
 800869e:	d005      	beq.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0x714>
 80086a0:	2b08      	cmp	r3, #8
 80086a2:	d005      	beq.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80086aa:	e002      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80086ac:	bf00      	nop
 80086ae:	e000      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80086b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d10c      	bne.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80086ba:	4b7e      	ldr	r3, [pc, #504]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80086bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086c0:	f023 0108 	bic.w	r1, r3, #8
 80086c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80086c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086ca:	4a7a      	ldr	r2, [pc, #488]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80086cc:	430b      	orrs	r3, r1
 80086ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80086d2:	e003      	b.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80086d8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80086dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80086e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80086ea:	2300      	movs	r3, #0
 80086ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ee:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80086f2:	460b      	mov	r3, r1
 80086f4:	4313      	orrs	r3, r2
 80086f6:	f000 80b0 	beq.w	800885a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80086fa:	4b6f      	ldr	r3, [pc, #444]	@ (80088b8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80086fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086fe:	4a6e      	ldr	r2, [pc, #440]	@ (80088b8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8008700:	f043 0301 	orr.w	r3, r3, #1
 8008704:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008706:	f7fb fd1b 	bl	8004140 <HAL_GetTick>
 800870a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800870e:	e00b      	b.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008710:	f7fb fd16 	bl	8004140 <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d903      	bls.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008726:	e005      	b.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8008728:	4b63      	ldr	r3, [pc, #396]	@ (80088b8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800872a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800872c:	f003 0301 	and.w	r3, r3, #1
 8008730:	2b00      	cmp	r3, #0
 8008732:	d0ed      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8008734:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008738:	2b00      	cmp	r3, #0
 800873a:	f040 808a 	bne.w	8008852 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800873e:	4b5d      	ldr	r3, [pc, #372]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008740:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008744:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008748:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800874c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008750:	2b00      	cmp	r3, #0
 8008752:	d022      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x802>
 8008754:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008758:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800875a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800875e:	429a      	cmp	r2, r3
 8008760:	d01b      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008762:	4b54      	ldr	r3, [pc, #336]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008764:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800876c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008770:	4b50      	ldr	r3, [pc, #320]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008772:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008776:	4a4f      	ldr	r2, [pc, #316]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800877c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008780:	4b4c      	ldr	r3, [pc, #304]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008782:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008786:	4a4b      	ldr	r2, [pc, #300]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008788:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800878c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008790:	4a48      	ldr	r2, [pc, #288]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008792:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008796:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800879a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800879e:	f003 0301 	and.w	r3, r3, #1
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d019      	beq.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087a6:	f7fb fccb 	bl	8004140 <HAL_GetTick>
 80087aa:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087ae:	e00d      	b.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087b0:	f7fb fcc6 	bl	8004140 <HAL_GetTick>
 80087b4:	4602      	mov	r2, r0
 80087b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d903      	bls.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80087ca:	e006      	b.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087cc:	4b39      	ldr	r3, [pc, #228]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80087ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0ea      	beq.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80087da:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d132      	bne.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80087e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80087e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80087e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087f0:	d10f      	bne.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80087f2:	4b30      	ldr	r3, [pc, #192]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80087f4:	69db      	ldr	r3, [r3, #28]
 80087f6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80087fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80087fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008800:	091b      	lsrs	r3, r3, #4
 8008802:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008806:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800880a:	4a2a      	ldr	r2, [pc, #168]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800880c:	430b      	orrs	r3, r1
 800880e:	61d3      	str	r3, [r2, #28]
 8008810:	e005      	b.n	800881e <HAL_RCCEx_PeriphCLKConfig+0x886>
 8008812:	4b28      	ldr	r3, [pc, #160]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008814:	69db      	ldr	r3, [r3, #28]
 8008816:	4a27      	ldr	r2, [pc, #156]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008818:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800881c:	61d3      	str	r3, [r2, #28]
 800881e:	4b25      	ldr	r3, [pc, #148]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008824:	4a23      	ldr	r2, [pc, #140]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008826:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800882a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800882e:	4b21      	ldr	r3, [pc, #132]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008830:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8008834:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800883a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800883e:	4a1d      	ldr	r2, [pc, #116]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008840:	430b      	orrs	r3, r1
 8008842:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008846:	e008      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008848:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800884c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8008850:	e003      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008852:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008856:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800885a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800885e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008862:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008866:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008868:	2300      	movs	r3, #0
 800886a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800886c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008870:	460b      	mov	r3, r1
 8008872:	4313      	orrs	r3, r2
 8008874:	d038      	beq.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008876:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800887a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800887c:	2b30      	cmp	r3, #48	@ 0x30
 800887e:	d014      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x912>
 8008880:	2b30      	cmp	r3, #48	@ 0x30
 8008882:	d80e      	bhi.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8008884:	2b20      	cmp	r3, #32
 8008886:	d012      	beq.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0x916>
 8008888:	2b20      	cmp	r3, #32
 800888a:	d80a      	bhi.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800888c:	2b00      	cmp	r3, #0
 800888e:	d015      	beq.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008890:	2b10      	cmp	r3, #16
 8008892:	d106      	bne.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008894:	4b07      	ldr	r3, [pc, #28]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8008896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008898:	4a06      	ldr	r2, [pc, #24]	@ (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800889a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800889e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80088a0:	e00d      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80088a8:	e009      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80088aa:	bf00      	nop
 80088ac:	e007      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80088ae:	bf00      	nop
 80088b0:	e005      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x926>
 80088b2:	bf00      	nop
 80088b4:	44020c00 	.word	0x44020c00
 80088b8:	44020800 	.word	0x44020800
        break;
 80088bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088be:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10c      	bne.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80088c6:	4bb5      	ldr	r3, [pc, #724]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80088c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80088d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80088d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088d6:	49b1      	ldr	r1, [pc, #708]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80088d8:	4313      	orrs	r3, r2
 80088da:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80088de:	e003      	b.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80088e4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80088e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80088ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80088f4:	623b      	str	r3, [r7, #32]
 80088f6:	2300      	movs	r3, #0
 80088f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80088fa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80088fe:	460b      	mov	r3, r1
 8008900:	4313      	orrs	r3, r2
 8008902:	d03c      	beq.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8008904:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008908:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800890a:	2b04      	cmp	r3, #4
 800890c:	d81d      	bhi.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 800890e:	a201      	add	r2, pc, #4	@ (adr r2, 8008914 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008914:	08008929 	.word	0x08008929
 8008918:	08008937 	.word	0x08008937
 800891c:	0800894b 	.word	0x0800894b
 8008920:	08008953 	.word	0x08008953
 8008924:	08008953 	.word	0x08008953
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008928:	4b9c      	ldr	r3, [pc, #624]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800892a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800892c:	4a9b      	ldr	r2, [pc, #620]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800892e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008932:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008934:	e00e      	b.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008936:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800893a:	3308      	adds	r3, #8
 800893c:	4618      	mov	r0, r3
 800893e:	f001 fb65 	bl	800a00c <RCCEx_PLL2_Config>
 8008942:	4603      	mov	r3, r0
 8008944:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008948:	e004      	b.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008950:	e000      	b.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8008952:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008954:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008958:	2b00      	cmp	r3, #0
 800895a:	d10c      	bne.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800895c:	4b8f      	ldr	r3, [pc, #572]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800895e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008962:	f023 0207 	bic.w	r2, r3, #7
 8008966:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800896a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800896c:	498b      	ldr	r1, [pc, #556]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800896e:	4313      	orrs	r3, r2
 8008970:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008974:	e003      	b.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008976:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800897a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800897e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008986:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800898a:	61bb      	str	r3, [r7, #24]
 800898c:	2300      	movs	r3, #0
 800898e:	61fb      	str	r3, [r7, #28]
 8008990:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008994:	460b      	mov	r3, r1
 8008996:	4313      	orrs	r3, r2
 8008998:	d03c      	beq.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800899a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800899e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089a0:	2b20      	cmp	r3, #32
 80089a2:	d01f      	beq.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d819      	bhi.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80089a8:	2b18      	cmp	r3, #24
 80089aa:	d01d      	beq.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80089ac:	2b18      	cmp	r3, #24
 80089ae:	d815      	bhi.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d002      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80089b4:	2b08      	cmp	r3, #8
 80089b6:	d007      	beq.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80089b8:	e010      	b.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089ba:	4b78      	ldr	r3, [pc, #480]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80089bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089be:	4a77      	ldr	r2, [pc, #476]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80089c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089c4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80089c6:	e010      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80089c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80089cc:	3308      	adds	r3, #8
 80089ce:	4618      	mov	r0, r3
 80089d0:	f001 fb1c 	bl	800a00c <RCCEx_PLL2_Config>
 80089d4:	4603      	mov	r3, r0
 80089d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80089da:	e006      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80089e2:	e002      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80089e4:	bf00      	nop
 80089e6:	e000      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80089e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10c      	bne.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80089f2:	4b6a      	ldr	r3, [pc, #424]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80089f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80089f8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80089fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a02:	4966      	ldr	r1, [pc, #408]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008a04:	4313      	orrs	r3, r2
 8008a06:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008a0a:	e003      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a0c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008a10:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008a14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008a20:	613b      	str	r3, [r7, #16]
 8008a22:	2300      	movs	r3, #0
 8008a24:	617b      	str	r3, [r7, #20]
 8008a26:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	d03e      	beq.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8008a30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a3a:	d020      	beq.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8008a3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a40:	d819      	bhi.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8008a42:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a44:	d01d      	beq.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8008a46:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a48:	d815      	bhi.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d002      	beq.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8008a4e:	2b40      	cmp	r3, #64	@ 0x40
 8008a50:	d007      	beq.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8008a52:	e010      	b.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a54:	4b51      	ldr	r3, [pc, #324]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a58:	4a50      	ldr	r2, [pc, #320]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008a5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a5e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008a60:	e010      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008a62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a66:	3308      	adds	r3, #8
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f001 facf 	bl	800a00c <RCCEx_PLL2_Config>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008a74:	e006      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008a7c:	e002      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8008a7e:	bf00      	nop
 8008a80:	e000      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8008a82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a84:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d10c      	bne.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008a8c:	4b43      	ldr	r3, [pc, #268]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a92:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8008a96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a9c:	493f      	ldr	r1, [pc, #252]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008aa4:	e003      	b.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aa6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008aaa:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008aae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	f003 0304 	and.w	r3, r3, #4
 8008abe:	60fb      	str	r3, [r7, #12]
 8008ac0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	d038      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8008aca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ad4:	d00e      	beq.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8008ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ada:	d815      	bhi.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d017      	beq.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8008ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ae4:	d110      	bne.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aea:	4a2c      	ldr	r2, [pc, #176]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008af0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8008af2:	e00e      	b.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008af4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008af8:	3308      	adds	r3, #8
 8008afa:	4618      	mov	r0, r3
 8008afc:	f001 fa86 	bl	800a00c <RCCEx_PLL2_Config>
 8008b00:	4603      	mov	r3, r0
 8008b02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8008b06:	e004      	b.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008b0e:	e000      	b.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8008b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b12:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d10c      	bne.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8008b1a:	4b20      	ldr	r3, [pc, #128]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008b1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008b24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b2a:	491c      	ldr	r1, [pc, #112]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8008b32:	e003      	b.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008b38:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008b3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b44:	2100      	movs	r1, #0
 8008b46:	6039      	str	r1, [r7, #0]
 8008b48:	f003 0310 	and.w	r3, r3, #16
 8008b4c:	607b      	str	r3, [r7, #4]
 8008b4e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008b52:	460b      	mov	r3, r1
 8008b54:	4313      	orrs	r3, r2
 8008b56:	d039      	beq.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8008b58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008b5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b5e:	2b30      	cmp	r3, #48	@ 0x30
 8008b60:	d01e      	beq.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8008b62:	2b30      	cmp	r3, #48	@ 0x30
 8008b64:	d815      	bhi.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8008b66:	2b10      	cmp	r3, #16
 8008b68:	d002      	beq.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8008b6a:	2b20      	cmp	r3, #32
 8008b6c:	d007      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8008b6e:	e010      	b.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b70:	4b0a      	ldr	r3, [pc, #40]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b74:	4a09      	ldr	r2, [pc, #36]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8008b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b7a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008b7c:	e011      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008b7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008b82:	3308      	adds	r3, #8
 8008b84:	4618      	mov	r0, r3
 8008b86:	f001 fa41 	bl	800a00c <RCCEx_PLL2_Config>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8008b90:	e007      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8008b98:	e003      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8008b9a:	bf00      	nop
 8008b9c:	44020c00 	.word	0x44020c00
        break;
 8008ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ba2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d10c      	bne.n	8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8008baa:	4b0c      	ldr	r3, [pc, #48]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8008bac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008bb0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008bb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008bba:	4908      	ldr	r1, [pc, #32]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008bc2:	e003      	b.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bc4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8008bc8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8008bcc:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	37a8      	adds	r7, #168	@ 0xa8
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008bda:	bf00      	nop
 8008bdc:	44020c00 	.word	0x44020c00

08008be0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b08b      	sub	sp, #44	@ 0x2c
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8008be8:	4bae      	ldr	r3, [pc, #696]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bf0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008bf2:	4bac      	ldr	r3, [pc, #688]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf6:	f003 0303 	and.w	r3, r3, #3
 8008bfa:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8008bfc:	4ba9      	ldr	r3, [pc, #676]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c00:	0a1b      	lsrs	r3, r3, #8
 8008c02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c06:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008c08:	4ba6      	ldr	r3, [pc, #664]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c0c:	091b      	lsrs	r3, r3, #4
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008c14:	4ba3      	ldr	r3, [pc, #652]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c18:	08db      	lsrs	r3, r3, #3
 8008c1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c1e:	697a      	ldr	r2, [r7, #20]
 8008c20:	fb02 f303 	mul.w	r3, r2, r3
 8008c24:	ee07 3a90 	vmov	s15, r3
 8008c28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c2c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	f000 8126 	beq.w	8008e84 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	2b03      	cmp	r3, #3
 8008c3c:	d053      	beq.n	8008ce6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	2b03      	cmp	r3, #3
 8008c42:	d86f      	bhi.n	8008d24 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d003      	beq.n	8008c52 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	d02b      	beq.n	8008ca8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8008c50:	e068      	b.n	8008d24 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c52:	4b94      	ldr	r3, [pc, #592]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	08db      	lsrs	r3, r3, #3
 8008c58:	f003 0303 	and.w	r3, r3, #3
 8008c5c:	4a92      	ldr	r2, [pc, #584]	@ (8008ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c62:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	ee07 3a90 	vmov	s15, r3
 8008c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c6e:	69bb      	ldr	r3, [r7, #24]
 8008c70:	ee07 3a90 	vmov	s15, r3
 8008c74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c7c:	6a3b      	ldr	r3, [r7, #32]
 8008c7e:	ee07 3a90 	vmov	s15, r3
 8008c82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c86:	ed97 6a04 	vldr	s12, [r7, #16]
 8008c8a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008eac <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008c8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ca2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008ca6:	e068      	b.n	8008d7a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	ee07 3a90 	vmov	s15, r3
 8008cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cb2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8008cb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cba:	6a3b      	ldr	r3, [r7, #32]
 8008cbc:	ee07 3a90 	vmov	s15, r3
 8008cc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cc4:	ed97 6a04 	vldr	s12, [r7, #16]
 8008cc8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008eac <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008ccc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ce0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008ce4:	e049      	b.n	8008d7a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	ee07 3a90 	vmov	s15, r3
 8008cec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cf0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8008cf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cf8:	6a3b      	ldr	r3, [r7, #32]
 8008cfa:	ee07 3a90 	vmov	s15, r3
 8008cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d02:	ed97 6a04 	vldr	s12, [r7, #16]
 8008d06:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008eac <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008d22:	e02a      	b.n	8008d7a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d24:	4b5f      	ldr	r3, [pc, #380]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	08db      	lsrs	r3, r3, #3
 8008d2a:	f003 0303 	and.w	r3, r3, #3
 8008d2e:	4a5e      	ldr	r2, [pc, #376]	@ (8008ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008d30:	fa22 f303 	lsr.w	r3, r2, r3
 8008d34:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	ee07 3a90 	vmov	s15, r3
 8008d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	ee07 3a90 	vmov	s15, r3
 8008d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d4e:	6a3b      	ldr	r3, [r7, #32]
 8008d50:	ee07 3a90 	vmov	s15, r3
 8008d54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d58:	ed97 6a04 	vldr	s12, [r7, #16]
 8008d5c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008eac <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008d60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008d78:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d7a:	4b4a      	ldr	r3, [pc, #296]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d86:	d121      	bne.n	8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8008d88:	4b46      	ldr	r3, [pc, #280]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d017      	beq.n	8008dc4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008d94:	4b43      	ldr	r3, [pc, #268]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d98:	0a5b      	lsrs	r3, r3, #9
 8008d9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d9e:	ee07 3a90 	vmov	s15, r3
 8008da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8008da6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008daa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008dae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008db2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008db6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dba:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	601a      	str	r2, [r3, #0]
 8008dc2:	e006      	b.n	8008dd2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	601a      	str	r2, [r3, #0]
 8008dca:	e002      	b.n	8008dd2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008dd2:	4b34      	ldr	r3, [pc, #208]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008dde:	d121      	bne.n	8008e24 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8008de0:	4b30      	ldr	r3, [pc, #192]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d017      	beq.n	8008e1c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008dec:	4b2d      	ldr	r3, [pc, #180]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008df0:	0c1b      	lsrs	r3, r3, #16
 8008df2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008df6:	ee07 3a90 	vmov	s15, r3
 8008dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8008dfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e02:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008e06:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e12:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	605a      	str	r2, [r3, #4]
 8008e1a:	e006      	b.n	8008e2a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	605a      	str	r2, [r3, #4]
 8008e22:	e002      	b.n	8008e2a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e36:	d121      	bne.n	8008e7c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008e38:	4b1a      	ldr	r3, [pc, #104]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d017      	beq.n	8008e74 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008e44:	4b17      	ldr	r3, [pc, #92]	@ (8008ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e48:	0e1b      	lsrs	r3, r3, #24
 8008e4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e4e:	ee07 3a90 	vmov	s15, r3
 8008e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8008e56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e5a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008e5e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008e62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e6a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008e72:	e010      	b.n	8008e96 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	609a      	str	r2, [r3, #8]
}
 8008e7a:	e00c      	b.n	8008e96 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	609a      	str	r2, [r3, #8]
}
 8008e82:	e008      	b.n	8008e96 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	609a      	str	r2, [r3, #8]
}
 8008e96:	bf00      	nop
 8008e98:	372c      	adds	r7, #44	@ 0x2c
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr
 8008ea2:	bf00      	nop
 8008ea4:	44020c00 	.word	0x44020c00
 8008ea8:	03d09000 	.word	0x03d09000
 8008eac:	46000000 	.word	0x46000000
 8008eb0:	4a742400 	.word	0x4a742400
 8008eb4:	4bbebc20 	.word	0x4bbebc20

08008eb8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b08b      	sub	sp, #44	@ 0x2c
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8008ec0:	4bae      	ldr	r3, [pc, #696]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8008eca:	4bac      	ldr	r3, [pc, #688]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ece:	f003 0303 	and.w	r3, r3, #3
 8008ed2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8008ed4:	4ba9      	ldr	r3, [pc, #676]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed8:	0a1b      	lsrs	r3, r3, #8
 8008eda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ede:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8008ee0:	4ba6      	ldr	r3, [pc, #664]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee4:	091b      	lsrs	r3, r3, #4
 8008ee6:	f003 0301 	and.w	r3, r3, #1
 8008eea:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8008eec:	4ba3      	ldr	r3, [pc, #652]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ef0:	08db      	lsrs	r3, r3, #3
 8008ef2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ef6:	697a      	ldr	r2, [r7, #20]
 8008ef8:	fb02 f303 	mul.w	r3, r2, r3
 8008efc:	ee07 3a90 	vmov	s15, r3
 8008f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f04:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	f000 8126 	beq.w	800915c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	2b03      	cmp	r3, #3
 8008f14:	d053      	beq.n	8008fbe <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	2b03      	cmp	r3, #3
 8008f1a:	d86f      	bhi.n	8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d003      	beq.n	8008f2a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	d02b      	beq.n	8008f80 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8008f28:	e068      	b.n	8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f2a:	4b94      	ldr	r3, [pc, #592]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	08db      	lsrs	r3, r3, #3
 8008f30:	f003 0303 	and.w	r3, r3, #3
 8008f34:	4a92      	ldr	r2, [pc, #584]	@ (8009180 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008f36:	fa22 f303 	lsr.w	r3, r2, r3
 8008f3a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	ee07 3a90 	vmov	s15, r3
 8008f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	ee07 3a90 	vmov	s15, r3
 8008f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f54:	6a3b      	ldr	r3, [r7, #32]
 8008f56:	ee07 3a90 	vmov	s15, r3
 8008f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f5e:	ed97 6a04 	vldr	s12, [r7, #16]
 8008f62:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8009184 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f7a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008f7e:	e068      	b.n	8009052 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	ee07 3a90 	vmov	s15, r3
 8008f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f8a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8009188 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8008f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f92:	6a3b      	ldr	r3, [r7, #32]
 8008f94:	ee07 3a90 	vmov	s15, r3
 8008f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f9c:	ed97 6a04 	vldr	s12, [r7, #16]
 8008fa0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009184 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fb8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008fbc:	e049      	b.n	8009052 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008fbe:	69bb      	ldr	r3, [r7, #24]
 8008fc0:	ee07 3a90 	vmov	s15, r3
 8008fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fc8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800918c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8008fcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fd0:	6a3b      	ldr	r3, [r7, #32]
 8008fd2:	ee07 3a90 	vmov	s15, r3
 8008fd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fda:	ed97 6a04 	vldr	s12, [r7, #16]
 8008fde:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8009184 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008fe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ff6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008ffa:	e02a      	b.n	8009052 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008ffc:	4b5f      	ldr	r3, [pc, #380]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	08db      	lsrs	r3, r3, #3
 8009002:	f003 0303 	and.w	r3, r3, #3
 8009006:	4a5e      	ldr	r2, [pc, #376]	@ (8009180 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8009008:	fa22 f303 	lsr.w	r3, r2, r3
 800900c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	ee07 3a90 	vmov	s15, r3
 8009014:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	ee07 3a90 	vmov	s15, r3
 800901e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	ee07 3a90 	vmov	s15, r3
 800902c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009030:	ed97 6a04 	vldr	s12, [r7, #16]
 8009034:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8009184 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8009038:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800903c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009040:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009044:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800904c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8009050:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009052:	4b4a      	ldr	r3, [pc, #296]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800905a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800905e:	d121      	bne.n	80090a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8009060:	4b46      	ldr	r3, [pc, #280]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009068:	2b00      	cmp	r3, #0
 800906a:	d017      	beq.n	800909c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800906c:	4b43      	ldr	r3, [pc, #268]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800906e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009070:	0a5b      	lsrs	r3, r3, #9
 8009072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009076:	ee07 3a90 	vmov	s15, r3
 800907a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800907e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009082:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8009086:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800908a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800908e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009092:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	601a      	str	r2, [r3, #0]
 800909a:	e006      	b.n	80090aa <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	601a      	str	r2, [r3, #0]
 80090a2:	e002      	b.n	80090aa <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80090aa:	4b34      	ldr	r3, [pc, #208]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090b6:	d121      	bne.n	80090fc <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80090b8:	4b30      	ldr	r3, [pc, #192]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80090ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d017      	beq.n	80090f4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80090c4:	4b2d      	ldr	r3, [pc, #180]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80090c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090c8:	0c1b      	lsrs	r3, r3, #16
 80090ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090ce:	ee07 3a90 	vmov	s15, r3
 80090d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80090d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090da:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80090de:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80090e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090ea:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	605a      	str	r2, [r3, #4]
 80090f2:	e006      	b.n	8009102 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	605a      	str	r2, [r3, #4]
 80090fa:	e002      	b.n	8009102 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009102:	4b1e      	ldr	r3, [pc, #120]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800910a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800910e:	d121      	bne.n	8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8009110:	4b1a      	ldr	r3, [pc, #104]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009114:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009118:	2b00      	cmp	r3, #0
 800911a:	d017      	beq.n	800914c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800911c:	4b17      	ldr	r3, [pc, #92]	@ (800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800911e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009120:	0e1b      	lsrs	r3, r3, #24
 8009122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009126:	ee07 3a90 	vmov	s15, r3
 800912a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800912e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009132:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8009136:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800913a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800913e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009142:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800914a:	e010      	b.n	800916e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	609a      	str	r2, [r3, #8]
}
 8009152:	e00c      	b.n	800916e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	609a      	str	r2, [r3, #8]
}
 800915a:	e008      	b.n	800916e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2200      	movs	r2, #0
 8009166:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	609a      	str	r2, [r3, #8]
}
 800916e:	bf00      	nop
 8009170:	372c      	adds	r7, #44	@ 0x2c
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	44020c00 	.word	0x44020c00
 8009180:	03d09000 	.word	0x03d09000
 8009184:	46000000 	.word	0x46000000
 8009188:	4a742400 	.word	0x4a742400
 800918c:	4bbebc20 	.word	0x4bbebc20

08009190 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08c      	sub	sp, #48	@ 0x30
 8009194:	af00      	add	r7, sp, #0
 8009196:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800919a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800919e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80091a2:	430b      	orrs	r3, r1
 80091a4:	d14b      	bne.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80091a6:	4bc4      	ldr	r3, [pc, #784]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80091a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80091b0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80091b2:	4bc1      	ldr	r3, [pc, #772]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80091b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091b8:	f003 0302 	and.w	r3, r3, #2
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d108      	bne.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80091c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091c6:	d104      	bne.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80091c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091ce:	f000 bf14 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80091d2:	4bb9      	ldr	r3, [pc, #740]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80091d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091e0:	d108      	bne.n	80091f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80091e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e8:	d104      	bne.n	80091f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80091ea:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80091ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091f0:	f000 bf03 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80091f4:	4bb0      	ldr	r3, [pc, #704]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009200:	d119      	bne.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8009202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009204:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009208:	d115      	bne.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800920a:	4bab      	ldr	r3, [pc, #684]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800920c:	69db      	ldr	r3, [r3, #28]
 800920e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8009212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009216:	d30a      	bcc.n	800922e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8009218:	4ba7      	ldr	r3, [pc, #668]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800921a:	69db      	ldr	r3, [r3, #28]
 800921c:	0a1b      	lsrs	r3, r3, #8
 800921e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009222:	4aa6      	ldr	r2, [pc, #664]	@ (80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8009224:	fbb2 f3f3 	udiv	r3, r2, r3
 8009228:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800922a:	f000 bee6 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 800922e:	2300      	movs	r3, #0
 8009230:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009232:	f000 bee2 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8009236:	2300      	movs	r3, #0
 8009238:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800923a:	f000 bede 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800923e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009242:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8009246:	ea52 0301 	orrs.w	r3, r2, r1
 800924a:	f000 838e 	beq.w	800996a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 800924e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009252:	2a01      	cmp	r2, #1
 8009254:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8009258:	f080 86cc 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800925c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009260:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8009264:	ea52 0301 	orrs.w	r3, r2, r1
 8009268:	f000 82aa 	beq.w	80097c0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800926c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009270:	2a01      	cmp	r2, #1
 8009272:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8009276:	f080 86bd 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800927a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800927e:	f1a3 0110 	sub.w	r1, r3, #16
 8009282:	ea52 0301 	orrs.w	r3, r2, r1
 8009286:	f000 8681 	beq.w	8009f8c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800928a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800928e:	2a01      	cmp	r2, #1
 8009290:	f173 0310 	sbcs.w	r3, r3, #16
 8009294:	f080 86ae 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009298:	e9d7 2300 	ldrd	r2, r3, [r7]
 800929c:	1f19      	subs	r1, r3, #4
 800929e:	ea52 0301 	orrs.w	r3, r2, r1
 80092a2:	f000 84b1 	beq.w	8009c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 80092a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092aa:	2a01      	cmp	r2, #1
 80092ac:	f173 0304 	sbcs.w	r3, r3, #4
 80092b0:	f080 86a0 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80092b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092b8:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 80092bc:	430b      	orrs	r3, r1
 80092be:	f000 85aa 	beq.w	8009e16 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 80092c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092c6:	497e      	ldr	r1, [pc, #504]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80092c8:	428a      	cmp	r2, r1
 80092ca:	f173 0300 	sbcs.w	r3, r3, #0
 80092ce:	f080 8691 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80092d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092d6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80092da:	430b      	orrs	r3, r1
 80092dc:	f000 8532 	beq.w	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 80092e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092e4:	4977      	ldr	r1, [pc, #476]	@ (80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 80092e6:	428a      	cmp	r2, r1
 80092e8:	f173 0300 	sbcs.w	r3, r3, #0
 80092ec:	f080 8682 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80092f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092f4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80092f8:	430b      	orrs	r3, r1
 80092fa:	f000 84bc 	beq.w	8009c76 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80092fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009302:	4971      	ldr	r1, [pc, #452]	@ (80094c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8009304:	428a      	cmp	r2, r1
 8009306:	f173 0300 	sbcs.w	r3, r3, #0
 800930a:	f080 8673 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800930e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009312:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8009316:	430b      	orrs	r3, r1
 8009318:	f000 85f2 	beq.w	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 800931c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009320:	496a      	ldr	r1, [pc, #424]	@ (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8009322:	428a      	cmp	r2, r1
 8009324:	f173 0300 	sbcs.w	r3, r3, #0
 8009328:	f080 8664 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800932c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009330:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8009334:	430b      	orrs	r3, r1
 8009336:	f000 81e5 	beq.w	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 800933a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800933e:	4964      	ldr	r1, [pc, #400]	@ (80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8009340:	428a      	cmp	r2, r1
 8009342:	f173 0300 	sbcs.w	r3, r3, #0
 8009346:	f080 8655 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800934a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800934e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8009352:	430b      	orrs	r3, r1
 8009354:	f000 83cc 	beq.w	8009af0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8009358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800935c:	495d      	ldr	r1, [pc, #372]	@ (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 800935e:	428a      	cmp	r2, r1
 8009360:	f173 0300 	sbcs.w	r3, r3, #0
 8009364:	f080 8646 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009368:	e9d7 2300 	ldrd	r2, r3, [r7]
 800936c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8009370:	430b      	orrs	r3, r1
 8009372:	f000 8331 	beq.w	80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8009376:	e9d7 2300 	ldrd	r2, r3, [r7]
 800937a:	4957      	ldr	r1, [pc, #348]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 800937c:	428a      	cmp	r2, r1
 800937e:	f173 0300 	sbcs.w	r3, r3, #0
 8009382:	f080 8637 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009386:	e9d7 2300 	ldrd	r2, r3, [r7]
 800938a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800938e:	430b      	orrs	r3, r1
 8009390:	f000 82bb 	beq.w	800990a <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8009394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009398:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800939c:	f173 0300 	sbcs.w	r3, r3, #0
 80093a0:	f080 8628 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80093a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093a8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80093ac:	430b      	orrs	r3, r1
 80093ae:	f000 826d 	beq.w	800988c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 80093b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093b6:	f244 0101 	movw	r1, #16385	@ 0x4001
 80093ba:	428a      	cmp	r2, r1
 80093bc:	f173 0300 	sbcs.w	r3, r3, #0
 80093c0:	f080 8618 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80093c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093c8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80093cc:	430b      	orrs	r3, r1
 80093ce:	f000 821e 	beq.w	800980e <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 80093d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093d6:	f242 0101 	movw	r1, #8193	@ 0x2001
 80093da:	428a      	cmp	r2, r1
 80093dc:	f173 0300 	sbcs.w	r3, r3, #0
 80093e0:	f080 8608 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80093e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093e8:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80093ec:	430b      	orrs	r3, r1
 80093ee:	f000 8137 	beq.w	8009660 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80093f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093f6:	f241 0101 	movw	r1, #4097	@ 0x1001
 80093fa:	428a      	cmp	r2, r1
 80093fc:	f173 0300 	sbcs.w	r3, r3, #0
 8009400:	f080 85f8 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009404:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009408:	1f11      	subs	r1, r2, #4
 800940a:	430b      	orrs	r3, r1
 800940c:	f000 80d2 	beq.w	80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8009410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009414:	2a05      	cmp	r2, #5
 8009416:	f173 0300 	sbcs.w	r3, r3, #0
 800941a:	f080 85eb 	bcs.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800941e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009422:	1e51      	subs	r1, r2, #1
 8009424:	430b      	orrs	r3, r1
 8009426:	d006      	beq.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8009428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800942c:	1e91      	subs	r1, r2, #2
 800942e:	430b      	orrs	r3, r1
 8009430:	d06c      	beq.n	800950c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8009432:	f000 bddf 	b.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8009436:	4b20      	ldr	r3, [pc, #128]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8009438:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800943c:	f003 0307 	and.w	r3, r3, #7
 8009440:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8009442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009444:	2b00      	cmp	r3, #0
 8009446:	d104      	bne.n	8009452 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009448:	f7fe fd7a 	bl	8007f40 <HAL_RCC_GetPCLK2Freq>
 800944c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800944e:	f000 bdd4 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8009452:	4b19      	ldr	r3, [pc, #100]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800945a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800945e:	d10a      	bne.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	2b01      	cmp	r3, #1
 8009464:	d107      	bne.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009466:	f107 030c 	add.w	r3, r7, #12
 800946a:	4618      	mov	r0, r3
 800946c:	f7ff fd24 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009474:	e048      	b.n	8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8009476:	4b10      	ldr	r3, [pc, #64]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f003 0302 	and.w	r3, r3, #2
 800947e:	2b02      	cmp	r3, #2
 8009480:	d10c      	bne.n	800949c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8009482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009484:	2b03      	cmp	r3, #3
 8009486:	d109      	bne.n	800949c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009488:	4b0b      	ldr	r3, [pc, #44]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	08db      	lsrs	r3, r3, #3
 800948e:	f003 0303 	and.w	r3, r3, #3
 8009492:	4a12      	ldr	r2, [pc, #72]	@ (80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8009494:	fa22 f303 	lsr.w	r3, r2, r3
 8009498:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800949a:	e035      	b.n	8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800949c:	4b06      	ldr	r3, [pc, #24]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094a8:	d11c      	bne.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80094aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ac:	2b04      	cmp	r3, #4
 80094ae:	d119      	bne.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 80094b0:	4b0b      	ldr	r3, [pc, #44]	@ (80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80094b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094b4:	e028      	b.n	8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 80094b6:	bf00      	nop
 80094b8:	44020c00 	.word	0x44020c00
 80094bc:	017d7840 	.word	0x017d7840
 80094c0:	20000001 	.word	0x20000001
 80094c4:	10000001 	.word	0x10000001
 80094c8:	08000001 	.word	0x08000001
 80094cc:	04000001 	.word	0x04000001
 80094d0:	00200001 	.word	0x00200001
 80094d4:	00040001 	.word	0x00040001
 80094d8:	00020001 	.word	0x00020001
 80094dc:	03d09000 	.word	0x03d09000
 80094e0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80094e4:	4b9f      	ldr	r3, [pc, #636]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80094e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094ea:	f003 0302 	and.w	r3, r3, #2
 80094ee:	2b02      	cmp	r3, #2
 80094f0:	d106      	bne.n	8009500 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80094f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f4:	2b05      	cmp	r3, #5
 80094f6:	d103      	bne.n	8009500 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80094f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094fe:	e003      	b.n	8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8009500:	2300      	movs	r3, #0
 8009502:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009504:	f000 bd79 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009508:	f000 bd77 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800950c:	4b95      	ldr	r3, [pc, #596]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800950e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009512:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009516:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8009518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951a:	2b00      	cmp	r3, #0
 800951c:	d104      	bne.n	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800951e:	f7fe fcf9 	bl	8007f14 <HAL_RCC_GetPCLK1Freq>
 8009522:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009524:	f000 bd69 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8009528:	4b8e      	ldr	r3, [pc, #568]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009534:	d10a      	bne.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8009536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009538:	2b08      	cmp	r3, #8
 800953a:	d107      	bne.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800953c:	f107 030c 	add.w	r3, r7, #12
 8009540:	4618      	mov	r0, r3
 8009542:	f7ff fcb9 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800954a:	e031      	b.n	80095b0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800954c:	4b85      	ldr	r3, [pc, #532]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 0302 	and.w	r3, r3, #2
 8009554:	2b02      	cmp	r3, #2
 8009556:	d10c      	bne.n	8009572 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8009558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955a:	2b18      	cmp	r3, #24
 800955c:	d109      	bne.n	8009572 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800955e:	4b81      	ldr	r3, [pc, #516]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	08db      	lsrs	r3, r3, #3
 8009564:	f003 0303 	and.w	r3, r3, #3
 8009568:	4a7f      	ldr	r2, [pc, #508]	@ (8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800956a:	fa22 f303 	lsr.w	r3, r2, r3
 800956e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009570:	e01e      	b.n	80095b0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8009572:	4b7c      	ldr	r3, [pc, #496]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800957a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800957e:	d105      	bne.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8009580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009582:	2b20      	cmp	r3, #32
 8009584:	d102      	bne.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8009586:	4b79      	ldr	r3, [pc, #484]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8009588:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800958a:	e011      	b.n	80095b0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800958c:	4b75      	ldr	r3, [pc, #468]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800958e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009592:	f003 0302 	and.w	r3, r3, #2
 8009596:	2b02      	cmp	r3, #2
 8009598:	d106      	bne.n	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800959a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959c:	2b28      	cmp	r3, #40	@ 0x28
 800959e:	d103      	bne.n	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 80095a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095a6:	e003      	b.n	80095b0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 80095a8:	2300      	movs	r3, #0
 80095aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80095ac:	f000 bd25 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80095b0:	f000 bd23 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80095b4:	4b6b      	ldr	r3, [pc, #428]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80095b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80095ba:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80095be:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80095c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d104      	bne.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80095c6:	f7fe fca5 	bl	8007f14 <HAL_RCC_GetPCLK1Freq>
 80095ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80095cc:	f000 bd15 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80095d0:	4b64      	ldr	r3, [pc, #400]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095dc:	d10a      	bne.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80095de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e0:	2b40      	cmp	r3, #64	@ 0x40
 80095e2:	d107      	bne.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095e4:	f107 030c 	add.w	r3, r7, #12
 80095e8:	4618      	mov	r0, r3
 80095ea:	f7ff fc65 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095f2:	e033      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80095f4:	4b5b      	ldr	r3, [pc, #364]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f003 0302 	and.w	r3, r3, #2
 80095fc:	2b02      	cmp	r3, #2
 80095fe:	d10c      	bne.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009602:	2bc0      	cmp	r3, #192	@ 0xc0
 8009604:	d109      	bne.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009606:	4b57      	ldr	r3, [pc, #348]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	08db      	lsrs	r3, r3, #3
 800960c:	f003 0303 	and.w	r3, r3, #3
 8009610:	4a55      	ldr	r2, [pc, #340]	@ (8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009612:	fa22 f303 	lsr.w	r3, r2, r3
 8009616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009618:	e020      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800961a:	4b52      	ldr	r3, [pc, #328]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009626:	d106      	bne.n	8009636 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8009628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800962e:	d102      	bne.n	8009636 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8009630:	4b4e      	ldr	r3, [pc, #312]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8009632:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009634:	e012      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8009636:	4b4b      	ldr	r3, [pc, #300]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009638:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800963c:	f003 0302 	and.w	r3, r3, #2
 8009640:	2b02      	cmp	r3, #2
 8009642:	d107      	bne.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8009644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009646:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800964a:	d103      	bne.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 800964c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009652:	e003      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8009654:	2300      	movs	r3, #0
 8009656:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009658:	f000 bccf 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800965c:	f000 bccd 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009660:	4b40      	ldr	r3, [pc, #256]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009662:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009666:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800966a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800966c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966e:	2b00      	cmp	r3, #0
 8009670:	d104      	bne.n	800967c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009672:	f7fe fc7b 	bl	8007f6c <HAL_RCC_GetPCLK3Freq>
 8009676:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009678:	f000 bcbf 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800967c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800967e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009682:	d108      	bne.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009684:	f107 030c 	add.w	r3, r7, #12
 8009688:	4618      	mov	r0, r3
 800968a:	f7ff fc15 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009692:	f000 bcb2 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8009696:	4b33      	ldr	r3, [pc, #204]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 0302 	and.w	r3, r3, #2
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d10d      	bne.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 80096a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80096a8:	d109      	bne.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80096aa:	4b2e      	ldr	r3, [pc, #184]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	08db      	lsrs	r3, r3, #3
 80096b0:	f003 0303 	and.w	r3, r3, #3
 80096b4:	4a2c      	ldr	r2, [pc, #176]	@ (8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80096b6:	fa22 f303 	lsr.w	r3, r2, r3
 80096ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096bc:	e020      	b.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80096be:	4b29      	ldr	r3, [pc, #164]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096ca:	d106      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80096cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80096d2:	d102      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80096d4:	4b25      	ldr	r3, [pc, #148]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80096d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096d8:	e012      	b.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80096da:	4b22      	ldr	r3, [pc, #136]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80096dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096e0:	f003 0302 	and.w	r3, r3, #2
 80096e4:	2b02      	cmp	r3, #2
 80096e6:	d107      	bne.n	80096f8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80096e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80096ee:	d103      	bne.n	80096f8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80096f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096f6:	e003      	b.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80096f8:	2300      	movs	r3, #0
 80096fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80096fc:	f000 bc7d 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009700:	f000 bc7b 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8009704:	4b17      	ldr	r3, [pc, #92]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8009706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800970a:	f003 0307 	and.w	r3, r3, #7
 800970e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8009710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009712:	2b00      	cmp	r3, #0
 8009714:	d104      	bne.n	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8009716:	f7fe fbe1 	bl	8007edc <HAL_RCC_GetHCLKFreq>
 800971a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800971c:	f000 bc6d 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8009720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009722:	2b01      	cmp	r3, #1
 8009724:	d104      	bne.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8009726:	f7fe faad 	bl	8007c84 <HAL_RCC_GetSysClockFreq>
 800972a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 800972c:	f000 bc65 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8009730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009732:	2b02      	cmp	r3, #2
 8009734:	d108      	bne.n	8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009736:	f107 030c 	add.w	r3, r7, #12
 800973a:	4618      	mov	r0, r3
 800973c:	f7ff fbbc 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009744:	f000 bc59 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009748:	4b06      	ldr	r3, [pc, #24]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009754:	d10e      	bne.n	8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8009756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009758:	2b03      	cmp	r3, #3
 800975a:	d10b      	bne.n	8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 800975c:	4b04      	ldr	r3, [pc, #16]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800975e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009760:	e02c      	b.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8009762:	bf00      	nop
 8009764:	44020c00 	.word	0x44020c00
 8009768:	03d09000 	.word	0x03d09000
 800976c:	003d0900 	.word	0x003d0900
 8009770:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8009774:	4b95      	ldr	r3, [pc, #596]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f003 0302 	and.w	r3, r3, #2
 800977c:	2b02      	cmp	r3, #2
 800977e:	d10c      	bne.n	800979a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8009780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009782:	2b04      	cmp	r3, #4
 8009784:	d109      	bne.n	800979a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009786:	4b91      	ldr	r3, [pc, #580]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	08db      	lsrs	r3, r3, #3
 800978c:	f003 0303 	and.w	r3, r3, #3
 8009790:	4a8f      	ldr	r2, [pc, #572]	@ (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009792:	fa22 f303 	lsr.w	r3, r2, r3
 8009796:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009798:	e010      	b.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800979a:	4b8c      	ldr	r3, [pc, #560]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a6:	d105      	bne.n	80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 80097a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097aa:	2b05      	cmp	r3, #5
 80097ac:	d102      	bne.n	80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 80097ae:	4b89      	ldr	r3, [pc, #548]	@ (80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80097b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097b2:	e003      	b.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 80097b4:	2300      	movs	r3, #0
 80097b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80097b8:	f000 bc1f 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80097bc:	f000 bc1d 	b.w	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80097c0:	4b82      	ldr	r3, [pc, #520]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80097c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097c6:	f003 0308 	and.w	r3, r3, #8
 80097ca:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80097cc:	4b7f      	ldr	r3, [pc, #508]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80097ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097d2:	f003 0302 	and.w	r3, r3, #2
 80097d6:	2b02      	cmp	r3, #2
 80097d8:	d106      	bne.n	80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80097da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d103      	bne.n	80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80097e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097e6:	e011      	b.n	800980c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80097e8:	4b78      	ldr	r3, [pc, #480]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80097ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80097f6:	d106      	bne.n	8009806 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80097f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097fa:	2b08      	cmp	r3, #8
 80097fc:	d103      	bne.n	8009806 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80097fe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009802:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009804:	e002      	b.n	800980c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8009806:	2300      	movs	r3, #0
 8009808:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 800980a:	e3f6      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800980c:	e3f5      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800980e:	4b6f      	ldr	r3, [pc, #444]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009810:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009814:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009818:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	2b00      	cmp	r3, #0
 800981e:	d103      	bne.n	8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009820:	f7fe fb78 	bl	8007f14 <HAL_RCC_GetPCLK1Freq>
 8009824:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009826:	e3e8      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8009828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800982e:	d107      	bne.n	8009840 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009830:	f107 030c 	add.w	r3, r7, #12
 8009834:	4618      	mov	r0, r3
 8009836:	f7ff fb3f 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800983e:	e3dc      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8009840:	4b62      	ldr	r3, [pc, #392]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f003 0302 	and.w	r3, r3, #2
 8009848:	2b02      	cmp	r3, #2
 800984a:	d10d      	bne.n	8009868 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800984c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009852:	d109      	bne.n	8009868 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009854:	4b5d      	ldr	r3, [pc, #372]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	08db      	lsrs	r3, r3, #3
 800985a:	f003 0303 	and.w	r3, r3, #3
 800985e:	4a5c      	ldr	r2, [pc, #368]	@ (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009860:	fa22 f303 	lsr.w	r3, r2, r3
 8009864:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009866:	e010      	b.n	800988a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8009868:	4b58      	ldr	r3, [pc, #352]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009874:	d106      	bne.n	8009884 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8009876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009878:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800987c:	d102      	bne.n	8009884 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800987e:	4b55      	ldr	r3, [pc, #340]	@ (80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8009880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009882:	e002      	b.n	800988a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8009884:	2300      	movs	r3, #0
 8009886:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009888:	e3b7      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800988a:	e3b6      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800988c:	4b4f      	ldr	r3, [pc, #316]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800988e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009892:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009896:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8009898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800989a:	2b00      	cmp	r3, #0
 800989c:	d103      	bne.n	80098a6 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800989e:	f7fe fb39 	bl	8007f14 <HAL_RCC_GetPCLK1Freq>
 80098a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80098a4:	e3a9      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 80098a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80098ac:	d107      	bne.n	80098be <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098ae:	f107 030c 	add.w	r3, r7, #12
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7ff fb00 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80098bc:	e39d      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80098be:	4b43      	ldr	r3, [pc, #268]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 0302 	and.w	r3, r3, #2
 80098c6:	2b02      	cmp	r3, #2
 80098c8:	d10d      	bne.n	80098e6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80098ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80098d0:	d109      	bne.n	80098e6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80098d2:	4b3e      	ldr	r3, [pc, #248]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	08db      	lsrs	r3, r3, #3
 80098d8:	f003 0303 	and.w	r3, r3, #3
 80098dc:	4a3c      	ldr	r2, [pc, #240]	@ (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80098de:	fa22 f303 	lsr.w	r3, r2, r3
 80098e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098e4:	e010      	b.n	8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80098e6:	4b39      	ldr	r3, [pc, #228]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098f2:	d106      	bne.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80098f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80098fa:	d102      	bne.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80098fc:	4b35      	ldr	r3, [pc, #212]	@ (80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80098fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009900:	e002      	b.n	8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8009902:	2300      	movs	r3, #0
 8009904:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009906:	e378      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009908:	e377      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800990a:	4b30      	ldr	r3, [pc, #192]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800990c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009910:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8009914:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8009916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009918:	2b00      	cmp	r3, #0
 800991a:	d103      	bne.n	8009924 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800991c:	f7fe fafa 	bl	8007f14 <HAL_RCC_GetPCLK1Freq>
 8009920:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009922:	e36a      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8009924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009926:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800992a:	d107      	bne.n	800993c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800992c:	f107 030c 	add.w	r3, r7, #12
 8009930:	4618      	mov	r0, r3
 8009932:	f7ff fac1 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800993a:	e35e      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800993c:	4b23      	ldr	r3, [pc, #140]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f003 0302 	and.w	r3, r3, #2
 8009944:	2b02      	cmp	r3, #2
 8009946:	d10d      	bne.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8009948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800994e:	d109      	bne.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009950:	4b1e      	ldr	r3, [pc, #120]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	08db      	lsrs	r3, r3, #3
 8009956:	f003 0303 	and.w	r3, r3, #3
 800995a:	4a1d      	ldr	r2, [pc, #116]	@ (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800995c:	fa22 f303 	lsr.w	r3, r2, r3
 8009960:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009962:	e34a      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8009964:	2300      	movs	r3, #0
 8009966:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009968:	e347      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800996a:	4b18      	ldr	r3, [pc, #96]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800996c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009970:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8009974:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8009976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009978:	2b00      	cmp	r3, #0
 800997a:	d103      	bne.n	8009984 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800997c:	f7fe faf6 	bl	8007f6c <HAL_RCC_GetPCLK3Freq>
 8009980:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009982:	e33a      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8009984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009986:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800998a:	d107      	bne.n	800999c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800998c:	f107 030c 	add.w	r3, r7, #12
 8009990:	4618      	mov	r0, r3
 8009992:	f7ff fa91 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800999a:	e32e      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 800999c:	4b0b      	ldr	r3, [pc, #44]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f003 0302 	and.w	r3, r3, #2
 80099a4:	2b02      	cmp	r3, #2
 80099a6:	d10d      	bne.n	80099c4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 80099a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099ae:	d109      	bne.n	80099c4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80099b0:	4b06      	ldr	r3, [pc, #24]	@ (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	08db      	lsrs	r3, r3, #3
 80099b6:	f003 0303 	and.w	r3, r3, #3
 80099ba:	4a05      	ldr	r2, [pc, #20]	@ (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80099bc:	fa22 f303 	lsr.w	r3, r2, r3
 80099c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80099c2:	e31a      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80099c4:	2300      	movs	r3, #0
 80099c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80099c8:	e317      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80099ca:	bf00      	nop
 80099cc:	44020c00 	.word	0x44020c00
 80099d0:	03d09000 	.word	0x03d09000
 80099d4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80099d8:	4b9b      	ldr	r3, [pc, #620]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80099da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80099de:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80099e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80099ea:	d044      	beq.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80099ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ee:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80099f2:	d879      	bhi.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80099f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099fa:	d02d      	beq.n	8009a58 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80099fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a02:	d871      	bhi.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8009a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a0a:	d017      	beq.n	8009a3c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8009a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a12:	d869      	bhi.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8009a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d004      	beq.n	8009a24 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8009a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a20:	d004      	beq.n	8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8009a22:	e061      	b.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009a24:	f7fe faa2 	bl	8007f6c <HAL_RCC_GetPCLK3Freq>
 8009a28:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8009a2a:	e060      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a2c:	f107 030c 	add.w	r3, r7, #12
 8009a30:	4618      	mov	r0, r3
 8009a32:	f7ff fa41 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009a3a:	e058      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009a3c:	4b82      	ldr	r3, [pc, #520]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009a3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a42:	f003 0302 	and.w	r3, r3, #2
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	d103      	bne.n	8009a52 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8009a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8009a50:	e04d      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8009a52:	2300      	movs	r3, #0
 8009a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009a56:	e04a      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009a58:	4b7b      	ldr	r3, [pc, #492]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009a5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a66:	d103      	bne.n	8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8009a68:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8009a6e:	e03e      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8009a70:	2300      	movs	r3, #0
 8009a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009a74:	e03b      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009a76:	4b74      	ldr	r3, [pc, #464]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009a78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009a7c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009a80:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009a82:	4b71      	ldr	r3, [pc, #452]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f003 0302 	and.w	r3, r3, #2
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	d10c      	bne.n	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d109      	bne.n	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a94:	4b6c      	ldr	r3, [pc, #432]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	08db      	lsrs	r3, r3, #3
 8009a9a:	f003 0303 	and.w	r3, r3, #3
 8009a9e:	4a6b      	ldr	r2, [pc, #428]	@ (8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8009aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8009aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009aa6:	e01e      	b.n	8009ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009aa8:	4b67      	ldr	r3, [pc, #412]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ab4:	d106      	bne.n	8009ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009abc:	d102      	bne.n	8009ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009abe:	4b64      	ldr	r3, [pc, #400]	@ (8009c50 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8009ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ac2:	e010      	b.n	8009ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009ac4:	4b60      	ldr	r3, [pc, #384]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009acc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ad0:	d106      	bne.n	8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8009ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ad8:	d102      	bne.n	8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009ada:	4b5e      	ldr	r3, [pc, #376]	@ (8009c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8009adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ade:	e002      	b.n	8009ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8009ae4:	e003      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8009ae6:	e002      	b.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009aec:	bf00      	nop
          }
        }
        break;
 8009aee:	e284      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009af0:	4b55      	ldr	r3, [pc, #340]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009af2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009af6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009afa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009afe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009b02:	d044      	beq.n	8009b8e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8009b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b06:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009b0a:	d879      	bhi.n	8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8009b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b12:	d02d      	beq.n	8009b70 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8009b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b1a:	d871      	bhi.n	8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8009b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009b22:	d017      	beq.n	8009b54 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8009b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b26:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009b2a:	d869      	bhi.n	8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8009b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d004      	beq.n	8009b3c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8009b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b38:	d004      	beq.n	8009b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8009b3a:	e061      	b.n	8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8009b3c:	f7fe f9ea 	bl	8007f14 <HAL_RCC_GetPCLK1Freq>
 8009b40:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8009b42:	e060      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b44:	f107 030c 	add.w	r3, r7, #12
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f7ff f9b5 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009b52:	e058      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009b54:	4b3c      	ldr	r3, [pc, #240]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b5a:	f003 0302 	and.w	r3, r3, #2
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	d103      	bne.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8009b62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8009b68:	e04d      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009b6e:	e04a      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009b70:	4b35      	ldr	r3, [pc, #212]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009b72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b7e:	d103      	bne.n	8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8009b80:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8009b86:	e03e      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009b8c:	e03b      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009b8e:	4b2e      	ldr	r3, [pc, #184]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009b90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009b94:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009b98:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f003 0302 	and.w	r3, r3, #2
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d10c      	bne.n	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8009ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d109      	bne.n	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009bac:	4b26      	ldr	r3, [pc, #152]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	08db      	lsrs	r3, r3, #3
 8009bb2:	f003 0303 	and.w	r3, r3, #3
 8009bb6:	4a25      	ldr	r2, [pc, #148]	@ (8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8009bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8009bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bbe:	e01e      	b.n	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009bc0:	4b21      	ldr	r3, [pc, #132]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009bc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bcc:	d106      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8009bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bd4:	d102      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8009c50 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8009bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bda:	e010      	b.n	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009be4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009be8:	d106      	bne.n	8009bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8009bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bf0:	d102      	bne.n	8009bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009bf2:	4b18      	ldr	r3, [pc, #96]	@ (8009c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8009bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bf6:	e002      	b.n	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8009bfc:	e003      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8009bfe:	e002      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8009c00:	2300      	movs	r3, #0
 8009c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009c04:	bf00      	nop
          }
        }
        break;
 8009c06:	e1f8      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009c08:	4b0f      	ldr	r3, [pc, #60]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009c0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c12:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8009c14:	4b0c      	ldr	r3, [pc, #48]	@ (8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c20:	d105      	bne.n	8009c2e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8009c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d102      	bne.n	8009c2e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8009c28:	4b0a      	ldr	r3, [pc, #40]	@ (8009c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8009c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8009c2c:	e1e5      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8009c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c34:	d110      	bne.n	8009c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c36:	f107 0318 	add.w	r3, r7, #24
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7fe ffd0 	bl	8008be0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009c44:	e1d9      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009c46:	bf00      	nop
 8009c48:	44020c00 	.word	0x44020c00
 8009c4c:	03d09000 	.word	0x03d09000
 8009c50:	003d0900 	.word	0x003d0900
 8009c54:	017d7840 	.word	0x017d7840
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8009c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c5e:	d107      	bne.n	8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c60:	f107 030c 	add.w	r3, r7, #12
 8009c64:	4618      	mov	r0, r3
 8009c66:	f7ff f927 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009c6e:	e1c4      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8009c70:	2300      	movs	r3, #0
 8009c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009c74:	e1c1      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8009c76:	4b9d      	ldr	r3, [pc, #628]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009c78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009c7c:	f003 0307 	and.w	r3, r3, #7
 8009c80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	2b04      	cmp	r3, #4
 8009c86:	d859      	bhi.n	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8009c88:	a201      	add	r2, pc, #4	@ (adr r2, 8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c8e:	bf00      	nop
 8009c90:	08009ca5 	.word	0x08009ca5
 8009c94:	08009cb5 	.word	0x08009cb5
 8009c98:	08009d3d 	.word	0x08009d3d
 8009c9c:	08009cc5 	.word	0x08009cc5
 8009ca0:	08009ccb 	.word	0x08009ccb
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ca4:	f107 0318 	add.w	r3, r7, #24
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7fe ff99 	bl	8008be0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009cae:	69fb      	ldr	r3, [r7, #28]
 8009cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009cb2:	e046      	b.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009cb4:	f107 030c 	add.w	r3, r7, #12
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f7ff f8fd 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009cc2:	e03e      	b.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009cc4:	4b8a      	ldr	r3, [pc, #552]	@ (8009ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009cc8:	e03b      	b.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009cca:	4b88      	ldr	r3, [pc, #544]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009cd0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009cd4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009cd6:	4b85      	ldr	r3, [pc, #532]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0302 	and.w	r3, r3, #2
 8009cde:	2b02      	cmp	r3, #2
 8009ce0:	d10c      	bne.n	8009cfc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d109      	bne.n	8009cfc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ce8:	4b80      	ldr	r3, [pc, #512]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	08db      	lsrs	r3, r3, #3
 8009cee:	f003 0303 	and.w	r3, r3, #3
 8009cf2:	4a80      	ldr	r2, [pc, #512]	@ (8009ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8009cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cfa:	e01e      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009cfc:	4b7b      	ldr	r3, [pc, #492]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d08:	d106      	bne.n	8009d18 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8009d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d10:	d102      	bne.n	8009d18 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009d12:	4b79      	ldr	r3, [pc, #484]	@ (8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8009d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d16:	e010      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d18:	4b74      	ldr	r3, [pc, #464]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d24:	d106      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8009d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d2c:	d102      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009d2e:	4b73      	ldr	r3, [pc, #460]	@ (8009efc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8009d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d32:	e002      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009d34:	2300      	movs	r3, #0
 8009d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8009d38:	e003      	b.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8009d3a:	e002      	b.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009d40:	bf00      	nop
          }
        }
        break;
 8009d42:	e15a      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8009d44:	4b69      	ldr	r3, [pc, #420]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d52:	2b20      	cmp	r3, #32
 8009d54:	d022      	beq.n	8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8009d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d58:	2b20      	cmp	r3, #32
 8009d5a:	d858      	bhi.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8009d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d5e:	2b18      	cmp	r3, #24
 8009d60:	d019      	beq.n	8009d96 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8009d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d64:	2b18      	cmp	r3, #24
 8009d66:	d852      	bhi.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8009d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d003      	beq.n	8009d76 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	2b08      	cmp	r3, #8
 8009d72:	d008      	beq.n	8009d86 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8009d74:	e04b      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009d76:	f107 0318 	add.w	r3, r7, #24
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7fe ff30 	bl	8008be0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009d80:	69fb      	ldr	r3, [r7, #28]
 8009d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009d84:	e046      	b.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d86:	f107 030c 	add.w	r3, r7, #12
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7ff f894 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009d94:	e03e      	b.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009d96:	4b56      	ldr	r3, [pc, #344]	@ (8009ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009d9a:	e03b      	b.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d9c:	4b53      	ldr	r3, [pc, #332]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009da2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009da6:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009da8:	4b50      	ldr	r3, [pc, #320]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f003 0302 	and.w	r3, r3, #2
 8009db0:	2b02      	cmp	r3, #2
 8009db2:	d10c      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8009db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d109      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009dba:	4b4c      	ldr	r3, [pc, #304]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	08db      	lsrs	r3, r3, #3
 8009dc0:	f003 0303 	and.w	r3, r3, #3
 8009dc4:	4a4b      	ldr	r2, [pc, #300]	@ (8009ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8009dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009dcc:	e01e      	b.n	8009e0c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009dce:	4b47      	ldr	r3, [pc, #284]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dda:	d106      	bne.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8009ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009de2:	d102      	bne.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009de4:	4b44      	ldr	r3, [pc, #272]	@ (8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8009de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009de8:	e010      	b.n	8009e0c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009dea:	4b40      	ldr	r3, [pc, #256]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009df2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009df6:	d106      	bne.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8009df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009dfe:	d102      	bne.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009e00:	4b3e      	ldr	r3, [pc, #248]	@ (8009efc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8009e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e04:	e002      	b.n	8009e0c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8009e0a:	e003      	b.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8009e0c:	e002      	b.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009e12:	bf00      	nop
          }
        }
        break;
 8009e14:	e0f1      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009e16:	4b35      	ldr	r3, [pc, #212]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009e1c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e28:	d023      	beq.n	8009e72 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8009e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e30:	d858      	bhi.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8009e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e34:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e36:	d019      	beq.n	8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8009e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e3c:	d852      	bhi.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8009e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d003      	beq.n	8009e4c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8009e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e46:	2b40      	cmp	r3, #64	@ 0x40
 8009e48:	d008      	beq.n	8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8009e4a:	e04b      	b.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e4c:	f107 0318 	add.w	r3, r7, #24
 8009e50:	4618      	mov	r0, r3
 8009e52:	f7fe fec5 	bl	8008be0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009e56:	69fb      	ldr	r3, [r7, #28]
 8009e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009e5a:	e046      	b.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e5c:	f107 030c 	add.w	r3, r7, #12
 8009e60:	4618      	mov	r0, r3
 8009e62:	f7ff f829 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009e6a:	e03e      	b.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009e6c:	4b20      	ldr	r3, [pc, #128]	@ (8009ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009e70:	e03b      	b.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e72:	4b1e      	ldr	r3, [pc, #120]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e78:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009e7c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0302 	and.w	r3, r3, #2
 8009e86:	2b02      	cmp	r3, #2
 8009e88:	d10c      	bne.n	8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d109      	bne.n	8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009e90:	4b16      	ldr	r3, [pc, #88]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	08db      	lsrs	r3, r3, #3
 8009e96:	f003 0303 	and.w	r3, r3, #3
 8009e9a:	4a16      	ldr	r2, [pc, #88]	@ (8009ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8009ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ea2:	e01e      	b.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009ea4:	4b11      	ldr	r3, [pc, #68]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009eb0:	d106      	bne.n	8009ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8009eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009eb8:	d102      	bne.n	8009ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009eba:	4b0f      	ldr	r3, [pc, #60]	@ (8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8009ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ebe:	e010      	b.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8009eec <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ec8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ecc:	d106      	bne.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8009ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ed4:	d102      	bne.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009ed6:	4b09      	ldr	r3, [pc, #36]	@ (8009efc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8009ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009eda:	e002      	b.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009edc:	2300      	movs	r3, #0
 8009ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8009ee0:	e003      	b.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8009ee2:	e002      	b.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8009ee8:	bf00      	nop
          }
        }
        break;
 8009eea:	e086      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009eec:	44020c00 	.word	0x44020c00
 8009ef0:	00bb8000 	.word	0x00bb8000
 8009ef4:	03d09000 	.word	0x03d09000
 8009ef8:	003d0900 	.word	0x003d0900
 8009efc:	017d7840 	.word	0x017d7840
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8009f00:	4b40      	ldr	r3, [pc, #256]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009f02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f06:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009f0a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009f0c:	4b3d      	ldr	r3, [pc, #244]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f18:	d105      	bne.n	8009f26 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8009f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d102      	bne.n	8009f26 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8009f20:	4b39      	ldr	r3, [pc, #228]	@ (800a008 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8009f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f24:	e031      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009f26:	4b37      	ldr	r3, [pc, #220]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f32:	d10a      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8009f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f36:	2b10      	cmp	r3, #16
 8009f38:	d107      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009f3a:	f107 0318 	add.w	r3, r7, #24
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f7fe fe4e 	bl	8008be0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f48:	e01f      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009f4a:	4b2e      	ldr	r3, [pc, #184]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009f50:	f003 0302 	and.w	r3, r3, #2
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	d106      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8009f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f5a:	2b20      	cmp	r3, #32
 8009f5c:	d103      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8009f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f64:	e011      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009f66:	4b27      	ldr	r3, [pc, #156]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009f68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009f6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f74:	d106      	bne.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8009f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f78:	2b30      	cmp	r3, #48	@ 0x30
 8009f7a:	d103      	bne.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8009f7c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f82:	e002      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8009f88:	e037      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009f8a:	e036      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009f8c:	4b1d      	ldr	r3, [pc, #116]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009f8e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009f92:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009f96:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f9a:	2b10      	cmp	r3, #16
 8009f9c:	d107      	bne.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009f9e:	f107 0318 	add.w	r3, r7, #24
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f7fe fe1c 	bl	8008be0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8009fac:	e025      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8009fae:	4b15      	ldr	r3, [pc, #84]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fba:	d10a      	bne.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8009fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbe:	2b20      	cmp	r3, #32
 8009fc0:	d107      	bne.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fc2:	f107 030c 	add.w	r3, r7, #12
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7fe ff76 	bl	8008eb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fd0:	e00f      	b.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8009fd2:	4b0c      	ldr	r3, [pc, #48]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009fde:	d105      	bne.n	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8009fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe2:	2b30      	cmp	r3, #48	@ 0x30
 8009fe4:	d102      	bne.n	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8009fe6:	4b08      	ldr	r3, [pc, #32]	@ (800a008 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8009fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fea:	e002      	b.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8009fec:	2300      	movs	r3, #0
 8009fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8009ff0:	e003      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8009ff2:	e002      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009ff8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8009ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3730      	adds	r7, #48	@ 0x30
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	44020c00 	.word	0x44020c00
 800a008:	02dc6c00 	.word	0x02dc6c00

0800a00c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800a014:	4b48      	ldr	r3, [pc, #288]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a47      	ldr	r2, [pc, #284]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a01a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a01e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a020:	f7fa f88e 	bl	8004140 <HAL_GetTick>
 800a024:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a026:	e008      	b.n	800a03a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a028:	f7fa f88a 	bl	8004140 <HAL_GetTick>
 800a02c:	4602      	mov	r2, r0
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	2b02      	cmp	r3, #2
 800a034:	d901      	bls.n	800a03a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a036:	2303      	movs	r3, #3
 800a038:	e07a      	b.n	800a130 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a03a:	4b3f      	ldr	r3, [pc, #252]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a042:	2b00      	cmp	r3, #0
 800a044:	d1f0      	bne.n	800a028 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800a046:	4b3c      	ldr	r3, [pc, #240]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a04e:	f023 0303 	bic.w	r3, r3, #3
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	6811      	ldr	r1, [r2, #0]
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	6852      	ldr	r2, [r2, #4]
 800a05a:	0212      	lsls	r2, r2, #8
 800a05c:	430a      	orrs	r2, r1
 800a05e:	4936      	ldr	r1, [pc, #216]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a060:	4313      	orrs	r3, r2
 800a062:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	3b01      	subs	r3, #1
 800a06a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	3b01      	subs	r3, #1
 800a074:	025b      	lsls	r3, r3, #9
 800a076:	b29b      	uxth	r3, r3
 800a078:	431a      	orrs	r2, r3
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	691b      	ldr	r3, [r3, #16]
 800a07e:	3b01      	subs	r3, #1
 800a080:	041b      	lsls	r3, r3, #16
 800a082:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a086:	431a      	orrs	r2, r3
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	695b      	ldr	r3, [r3, #20]
 800a08c:	3b01      	subs	r3, #1
 800a08e:	061b      	lsls	r3, r3, #24
 800a090:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a094:	4928      	ldr	r1, [pc, #160]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a096:	4313      	orrs	r3, r2
 800a098:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800a09a:	4b27      	ldr	r3, [pc, #156]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a09c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09e:	f023 020c 	bic.w	r2, r3, #12
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	699b      	ldr	r3, [r3, #24]
 800a0a6:	4924      	ldr	r1, [pc, #144]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800a0ac:	4b22      	ldr	r3, [pc, #136]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b0:	f023 0220 	bic.w	r2, r3, #32
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	69db      	ldr	r3, [r3, #28]
 800a0b8:	491f      	ldr	r1, [pc, #124]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800a0be:	4b1e      	ldr	r3, [pc, #120]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0c6:	491c      	ldr	r1, [pc, #112]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800a0cc:	4b1a      	ldr	r3, [pc, #104]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0d0:	4a19      	ldr	r2, [pc, #100]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0d2:	f023 0310 	bic.w	r3, r3, #16
 800a0d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800a0d8:	4b17      	ldr	r3, [pc, #92]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a0e0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	6a12      	ldr	r2, [r2, #32]
 800a0e8:	00d2      	lsls	r2, r2, #3
 800a0ea:	4913      	ldr	r1, [pc, #76]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800a0f0:	4b11      	ldr	r3, [pc, #68]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f4:	4a10      	ldr	r2, [pc, #64]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0f6:	f043 0310 	orr.w	r3, r3, #16
 800a0fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800a0fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a0d      	ldr	r2, [pc, #52]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a102:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a106:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a108:	f7fa f81a 	bl	8004140 <HAL_GetTick>
 800a10c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a10e:	e008      	b.n	800a122 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a110:	f7fa f816 	bl	8004140 <HAL_GetTick>
 800a114:	4602      	mov	r2, r0
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	1ad3      	subs	r3, r2, r3
 800a11a:	2b02      	cmp	r3, #2
 800a11c:	d901      	bls.n	800a122 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a11e:	2303      	movs	r3, #3
 800a120:	e006      	b.n	800a130 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a122:	4b05      	ldr	r3, [pc, #20]	@ (800a138 <RCCEx_PLL2_Config+0x12c>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d0f0      	beq.n	800a110 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800a12e:	2300      	movs	r3, #0

}
 800a130:	4618      	mov	r0, r3
 800a132:	3710      	adds	r7, #16
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}
 800a138:	44020c00 	.word	0x44020c00

0800a13c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d101      	bne.n	800a14e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e0e9      	b.n	800a322 <HAL_SPI_Init+0x1e6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2200      	movs	r2, #0
 800a152:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a74      	ldr	r2, [pc, #464]	@ (800a32c <HAL_SPI_Init+0x1f0>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d105      	bne.n	800a16a <HAL_SPI_Init+0x2e>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	68db      	ldr	r3, [r3, #12]
 800a162:	2b0f      	cmp	r3, #15
 800a164:	d901      	bls.n	800a16a <HAL_SPI_Init+0x2e>
  {
    return HAL_ERROR;
 800a166:	2301      	movs	r3, #1
 800a168:	e0db      	b.n	800a322 <HAL_SPI_Init+0x1e6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 fbb6 	bl	800a8dc <SPI_GetPacketSize>
 800a170:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a6d      	ldr	r2, [pc, #436]	@ (800a32c <HAL_SPI_Init+0x1f0>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d102      	bne.n	800a182 <HAL_SPI_Init+0x46>
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2b08      	cmp	r3, #8
 800a180:	d811      	bhi.n	800a1a6 <HAL_SPI_Init+0x6a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a186:	4a6a      	ldr	r2, [pc, #424]	@ (800a330 <HAL_SPI_Init+0x1f4>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d009      	beq.n	800a1a0 <HAL_SPI_Init+0x64>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a68      	ldr	r2, [pc, #416]	@ (800a334 <HAL_SPI_Init+0x1f8>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d004      	beq.n	800a1a0 <HAL_SPI_Init+0x64>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a67      	ldr	r2, [pc, #412]	@ (800a338 <HAL_SPI_Init+0x1fc>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d104      	bne.n	800a1aa <HAL_SPI_Init+0x6e>
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2b10      	cmp	r3, #16
 800a1a4:	d901      	bls.n	800a1aa <HAL_SPI_Init+0x6e>
  {
    return HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e0bb      	b.n	800a322 <HAL_SPI_Init+0x1e6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d106      	bne.n	800a1c4 <HAL_SPI_Init+0x88>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f7f9 fb86 	bl	80038d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f022 0201 	bic.w	r2, r2, #1
 800a1da:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a1e6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a1f0:	d119      	bne.n	800a226 <HAL_SPI_Init+0xea>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1fa:	d103      	bne.n	800a204 <HAL_SPI_Init+0xc8>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a200:	2b00      	cmp	r3, #0
 800a202:	d008      	beq.n	800a216 <HAL_SPI_Init+0xda>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d10c      	bne.n	800a226 <HAL_SPI_Init+0xea>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a210:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a214:	d107      	bne.n	800a226 <HAL_SPI_Init+0xea>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a224:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00f      	beq.n	800a252 <HAL_SPI_Init+0x116>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	68db      	ldr	r3, [r3, #12]
 800a236:	2b06      	cmp	r3, #6
 800a238:	d90b      	bls.n	800a252 <HAL_SPI_Init+0x116>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	430a      	orrs	r2, r1
 800a24e:	601a      	str	r2, [r3, #0]
 800a250:	e007      	b.n	800a262 <HAL_SPI_Init+0x126>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a260:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	69da      	ldr	r2, [r3, #28]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a26a:	431a      	orrs	r2, r3
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	431a      	orrs	r2, r3
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a274:	ea42 0103 	orr.w	r1, r2, r3
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	68da      	ldr	r2, [r3, #12]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	430a      	orrs	r2, r1
 800a282:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a28c:	431a      	orrs	r2, r3
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a292:	431a      	orrs	r2, r3
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	431a      	orrs	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	691b      	ldr	r3, [r3, #16]
 800a29e:	431a      	orrs	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	695b      	ldr	r3, [r3, #20]
 800a2a4:	431a      	orrs	r2, r3
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6a1b      	ldr	r3, [r3, #32]
 800a2aa:	431a      	orrs	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	431a      	orrs	r2, r3
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2b6:	431a      	orrs	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	431a      	orrs	r2, r3
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2c2:	431a      	orrs	r2, r3
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2c8:	431a      	orrs	r2, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2ce:	ea42 0103 	orr.w	r1, r2, r3
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	430a      	orrs	r2, r1
 800a2dc:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f022 0201 	bic.w	r2, r2, #1
 800a2ec:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00a      	beq.n	800a310 <HAL_SPI_Init+0x1d4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	430a      	orrs	r2, r1
 800a30e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2200      	movs	r2, #0
 800a314:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	deaddead 	.word	0xdeaddead
 800a330:	40013000 	.word	0x40013000
 800a334:	40003800 	.word	0x40003800
 800a338:	40003c00 	.word	0x40003c00

0800a33c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b088      	sub	sp, #32
 800a340:	af02      	add	r7, sp, #8
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	603b      	str	r3, [r7, #0]
 800a348:	4613      	mov	r3, r2
 800a34a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	3320      	adds	r3, #32
 800a352:	617b      	str	r3, [r7, #20]
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a354:	f7f9 fef4 	bl	8004140 <HAL_GetTick>
 800a358:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a360:	b2db      	uxtb	r3, r3
 800a362:	2b01      	cmp	r3, #1
 800a364:	d001      	beq.n	800a36a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800a366:	2302      	movs	r3, #2
 800a368:	e1e5      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d002      	beq.n	800a376 <HAL_SPI_Transmit+0x3a>
 800a370:	88fb      	ldrh	r3, [r7, #6]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d101      	bne.n	800a37a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	e1dd      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a380:	2b01      	cmp	r3, #1
 800a382:	d101      	bne.n	800a388 <HAL_SPI_Transmit+0x4c>
 800a384:	2302      	movs	r3, #2
 800a386:	e1d6      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	2203      	movs	r2, #3
 800a394:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2200      	movs	r2, #0
 800a39c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	68ba      	ldr	r2, [r7, #8]
 800a3a4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	88fa      	ldrh	r2, [r7, #6]
 800a3aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	88fa      	ldrh	r2, [r7, #6]
 800a3b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a3e0:	d108      	bne.n	800a3f4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681a      	ldr	r2, [r3, #0]
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a3f0:	601a      	str	r2, [r3, #0]
 800a3f2:	e009      	b.n	800a408 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a406:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	0c1b      	lsrs	r3, r3, #16
 800a410:	041b      	lsls	r3, r3, #16
 800a412:	88f9      	ldrh	r1, [r7, #6]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	6812      	ldr	r2, [r2, #0]
 800a418:	430b      	orrs	r3, r1
 800a41a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f042 0201 	orr.w	r2, r2, #1
 800a42a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a434:	d107      	bne.n	800a446 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681a      	ldr	r2, [r3, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a444:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	68db      	ldr	r3, [r3, #12]
 800a44a:	2b0f      	cmp	r3, #15
 800a44c:	d956      	bls.n	800a4fc <HAL_SPI_Transmit+0x1c0>
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a8d      	ldr	r2, [pc, #564]	@ (800a688 <HAL_SPI_Transmit+0x34c>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d04a      	beq.n	800a4ee <HAL_SPI_Transmit+0x1b2>
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a8b      	ldr	r2, [pc, #556]	@ (800a68c <HAL_SPI_Transmit+0x350>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d045      	beq.n	800a4ee <HAL_SPI_Transmit+0x1b2>
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a8a      	ldr	r2, [pc, #552]	@ (800a690 <HAL_SPI_Transmit+0x354>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d147      	bne.n	800a4fc <HAL_SPI_Transmit+0x1c0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a46c:	e03f      	b.n	800a4ee <HAL_SPI_Transmit+0x1b2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	695b      	ldr	r3, [r3, #20]
 800a474:	f003 0302 	and.w	r3, r3, #2
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d114      	bne.n	800a4a6 <HAL_SPI_Transmit+0x16a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6812      	ldr	r2, [r2, #0]
 800a486:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a48c:	1d1a      	adds	r2, r3, #4
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a498:	b29b      	uxth	r3, r3
 800a49a:	3b01      	subs	r3, #1
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a4a4:	e023      	b.n	800a4ee <HAL_SPI_Transmit+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4a6:	f7f9 fe4b 	bl	8004140 <HAL_GetTick>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	1ad3      	subs	r3, r2, r3
 800a4b0:	683a      	ldr	r2, [r7, #0]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d803      	bhi.n	800a4be <HAL_SPI_Transmit+0x182>
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4bc:	d102      	bne.n	800a4c4 <HAL_SPI_Transmit+0x188>
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d114      	bne.n	800a4ee <HAL_SPI_Transmit+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	f000 f93b 	bl	800a740 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e123      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a4f4:	b29b      	uxth	r3, r3
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d1b9      	bne.n	800a46e <HAL_SPI_Transmit+0x132>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a4fa:	e0f6      	b.n	800a6ea <HAL_SPI_Transmit+0x3ae>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	2b07      	cmp	r3, #7
 800a502:	f240 80eb 	bls.w	800a6dc <HAL_SPI_Transmit+0x3a0>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a506:	e05d      	b.n	800a5c4 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	695b      	ldr	r3, [r3, #20]
 800a50e:	f003 0302 	and.w	r3, r3, #2
 800a512:	2b02      	cmp	r3, #2
 800a514:	d132      	bne.n	800a57c <HAL_SPI_Transmit+0x240>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d918      	bls.n	800a554 <HAL_SPI_Transmit+0x218>
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a526:	2b00      	cmp	r3, #0
 800a528:	d014      	beq.n	800a554 <HAL_SPI_Transmit+0x218>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	6812      	ldr	r2, [r2, #0]
 800a534:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a53a:	1d1a      	adds	r2, r3, #4
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a546:	b29b      	uxth	r3, r3
 800a548:	3b02      	subs	r3, #2
 800a54a:	b29a      	uxth	r2, r3
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a552:	e037      	b.n	800a5c4 <HAL_SPI_Transmit+0x288>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a558:	881a      	ldrh	r2, [r3, #0]
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a562:	1c9a      	adds	r2, r3, #2
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a56e:	b29b      	uxth	r3, r3
 800a570:	3b01      	subs	r3, #1
 800a572:	b29a      	uxth	r2, r3
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a57a:	e023      	b.n	800a5c4 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a57c:	f7f9 fde0 	bl	8004140 <HAL_GetTick>
 800a580:	4602      	mov	r2, r0
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	1ad3      	subs	r3, r2, r3
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d803      	bhi.n	800a594 <HAL_SPI_Transmit+0x258>
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a592:	d102      	bne.n	800a59a <HAL_SPI_Transmit+0x25e>
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d114      	bne.n	800a5c4 <HAL_SPI_Transmit+0x288>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f000 f8d0 	bl	800a740 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a5c0:	2303      	movs	r3, #3
 800a5c2:	e0b8      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d19b      	bne.n	800a508 <HAL_SPI_Transmit+0x1cc>
 800a5d0:	e08b      	b.n	800a6ea <HAL_SPI_Transmit+0x3ae>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	695b      	ldr	r3, [r3, #20]
 800a5d8:	f003 0302 	and.w	r3, r3, #2
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	d159      	bne.n	800a694 <HAL_SPI_Transmit+0x358>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	2b03      	cmp	r3, #3
 800a5ea:	d918      	bls.n	800a61e <HAL_SPI_Transmit+0x2e2>
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5f0:	2b40      	cmp	r3, #64	@ 0x40
 800a5f2:	d914      	bls.n	800a61e <HAL_SPI_Transmit+0x2e2>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	6812      	ldr	r2, [r2, #0]
 800a5fe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a604:	1d1a      	adds	r2, r3, #4
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a610:	b29b      	uxth	r3, r3
 800a612:	3b04      	subs	r3, #4
 800a614:	b29a      	uxth	r2, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a61c:	e05e      	b.n	800a6dc <HAL_SPI_Transmit+0x3a0>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a624:	b29b      	uxth	r3, r3
 800a626:	2b01      	cmp	r3, #1
 800a628:	d917      	bls.n	800a65a <HAL_SPI_Transmit+0x31e>
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d013      	beq.n	800a65a <HAL_SPI_Transmit+0x31e>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a636:	881a      	ldrh	r2, [r3, #0]
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a640:	1c9a      	adds	r2, r3, #2
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	3b02      	subs	r3, #2
 800a650:	b29a      	uxth	r2, r3
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a658:	e040      	b.n	800a6dc <HAL_SPI_Transmit+0x3a0>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	3320      	adds	r3, #32
 800a664:	7812      	ldrb	r2, [r2, #0]
 800a666:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a66c:	1c5a      	adds	r2, r3, #1
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a678:	b29b      	uxth	r3, r3
 800a67a:	3b01      	subs	r3, #1
 800a67c:	b29a      	uxth	r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a684:	e02a      	b.n	800a6dc <HAL_SPI_Transmit+0x3a0>
 800a686:	bf00      	nop
 800a688:	40013000 	.word	0x40013000
 800a68c:	40003800 	.word	0x40003800
 800a690:	40003c00 	.word	0x40003c00
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a694:	f7f9 fd54 	bl	8004140 <HAL_GetTick>
 800a698:	4602      	mov	r2, r0
 800a69a:	693b      	ldr	r3, [r7, #16]
 800a69c:	1ad3      	subs	r3, r2, r3
 800a69e:	683a      	ldr	r2, [r7, #0]
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d803      	bhi.n	800a6ac <HAL_SPI_Transmit+0x370>
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6aa:	d102      	bne.n	800a6b2 <HAL_SPI_Transmit+0x376>
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d114      	bne.n	800a6dc <HAL_SPI_Transmit+0x3a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a6b2:	68f8      	ldr	r0, [r7, #12]
 800a6b4:	f000 f844 	bl	800a740 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a6be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a6d8:	2303      	movs	r3, #3
 800a6da:	e02c      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	f47f af74 	bne.w	800a5d2 <HAL_SPI_Transmit+0x296>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	9300      	str	r3, [sp, #0]
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	2108      	movs	r1, #8
 800a6f4:	68f8      	ldr	r0, [r7, #12]
 800a6f6:	f000 f8c3 	bl	800a880 <SPI_WaitOnFlagUntilTimeout>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d007      	beq.n	800a710 <HAL_SPI_Transmit+0x3d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a706:	f043 0220 	orr.w	r2, r3, #32
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a710:	68f8      	ldr	r0, [r7, #12]
 800a712:	f000 f815 	bl	800a740 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2201      	movs	r2, #1
 800a71a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2200      	movs	r2, #0
 800a722:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d001      	beq.n	800a734 <HAL_SPI_Transmit+0x3f8>
  {
    return HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	e000      	b.n	800a736 <HAL_SPI_Transmit+0x3fa>
  }
  else
  {
    return HAL_OK;
 800a734:	2300      	movs	r3, #0
  }
}
 800a736:	4618      	mov	r0, r3
 800a738:	3718      	adds	r7, #24
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop

0800a740 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	695b      	ldr	r3, [r3, #20]
 800a74e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	699a      	ldr	r2, [r3, #24]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f042 0208 	orr.w	r2, r2, #8
 800a75e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	699a      	ldr	r2, [r3, #24]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f042 0210 	orr.w	r2, r2, #16
 800a76e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f022 0201 	bic.w	r2, r2, #1
 800a77e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	687a      	ldr	r2, [r7, #4]
 800a788:	6812      	ldr	r2, [r2, #0]
 800a78a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800a78e:	f023 0303 	bic.w	r3, r3, #3
 800a792:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	689a      	ldr	r2, [r3, #8]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a7a2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a7aa:	b2db      	uxtb	r3, r3
 800a7ac:	2b04      	cmp	r3, #4
 800a7ae:	d014      	beq.n	800a7da <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	f003 0320 	and.w	r3, r3, #32
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00f      	beq.n	800a7da <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	699a      	ldr	r2, [r3, #24]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f042 0220 	orr.w	r2, r2, #32
 800a7d8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b03      	cmp	r3, #3
 800a7e4:	d014      	beq.n	800a810 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d00f      	beq.n	800a810 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7f6:	f043 0204 	orr.w	r2, r3, #4
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	699a      	ldr	r2, [r3, #24]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a80e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a816:	2b00      	cmp	r3, #0
 800a818:	d00f      	beq.n	800a83a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a820:	f043 0201 	orr.w	r2, r3, #1
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	699a      	ldr	r2, [r3, #24]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a838:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a840:	2b00      	cmp	r3, #0
 800a842:	d00f      	beq.n	800a864 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a84a:	f043 0208 	orr.w	r2, r3, #8
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	699a      	ldr	r2, [r3, #24]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a862:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800a874:	bf00      	nop
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	60b9      	str	r1, [r7, #8]
 800a88a:	603b      	str	r3, [r7, #0]
 800a88c:	4613      	mov	r3, r2
 800a88e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a890:	e010      	b.n	800a8b4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a892:	f7f9 fc55 	bl	8004140 <HAL_GetTick>
 800a896:	4602      	mov	r2, r0
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	683a      	ldr	r2, [r7, #0]
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d803      	bhi.n	800a8aa <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8a8:	d102      	bne.n	800a8b0 <SPI_WaitOnFlagUntilTimeout+0x30>
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d101      	bne.n	800a8b4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a8b0:	2303      	movs	r3, #3
 800a8b2:	e00f      	b.n	800a8d4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	695a      	ldr	r2, [r3, #20]
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	4013      	ands	r3, r2
 800a8be:	68ba      	ldr	r2, [r7, #8]
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	bf0c      	ite	eq
 800a8c4:	2301      	moveq	r3, #1
 800a8c6:	2300      	movne	r3, #0
 800a8c8:	b2db      	uxtb	r3, r3
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	79fb      	ldrb	r3, [r7, #7]
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d0df      	beq.n	800a892 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a8d2:	2300      	movs	r3, #0
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3710      	adds	r7, #16
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8e8:	095b      	lsrs	r3, r3, #5
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	3307      	adds	r3, #7
 800a8fa:	08db      	lsrs	r3, r3, #3
 800a8fc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	68fa      	ldr	r2, [r7, #12]
 800a902:	fb02 f303 	mul.w	r3, r2, r3
}
 800a906:	4618      	mov	r0, r3
 800a908:	3714      	adds	r7, #20
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr

0800a912 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b082      	sub	sp, #8
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e049      	b.n	800a9b8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a92a:	b2db      	uxtb	r3, r3
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d106      	bne.n	800a93e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f7f9 f847 	bl	80039cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2202      	movs	r2, #2
 800a942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	3304      	adds	r3, #4
 800a94e:	4619      	mov	r1, r3
 800a950:	4610      	mov	r0, r2
 800a952:	f000 fc89 	bl	800b268 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2201      	movs	r2, #1
 800a95a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2201      	movs	r2, #1
 800a962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2201      	movs	r2, #1
 800a96a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2201      	movs	r2, #1
 800a972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2201      	movs	r2, #1
 800a97a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2201      	movs	r2, #1
 800a982:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2201      	movs	r2, #1
 800a98a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2201      	movs	r2, #1
 800a992:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2201      	movs	r2, #1
 800a99a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3708      	adds	r7, #8
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b085      	sub	sp, #20
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d001      	beq.n	800a9d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e03b      	b.n	800aa50 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2202      	movs	r2, #2
 800a9dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	68da      	ldr	r2, [r3, #12]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f042 0201 	orr.w	r2, r2, #1
 800a9ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a19      	ldr	r2, [pc, #100]	@ (800aa5c <HAL_TIM_Base_Start_IT+0x9c>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d009      	beq.n	800aa0e <HAL_TIM_Base_Start_IT+0x4e>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa02:	d004      	beq.n	800aa0e <HAL_TIM_Base_Start_IT+0x4e>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a15      	ldr	r2, [pc, #84]	@ (800aa60 <HAL_TIM_Base_Start_IT+0xa0>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d115      	bne.n	800aa3a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	689a      	ldr	r2, [r3, #8]
 800aa14:	4b13      	ldr	r3, [pc, #76]	@ (800aa64 <HAL_TIM_Base_Start_IT+0xa4>)
 800aa16:	4013      	ands	r3, r2
 800aa18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	2b06      	cmp	r3, #6
 800aa1e:	d015      	beq.n	800aa4c <HAL_TIM_Base_Start_IT+0x8c>
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa26:	d011      	beq.n	800aa4c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f042 0201 	orr.w	r2, r2, #1
 800aa36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa38:	e008      	b.n	800aa4c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	681a      	ldr	r2, [r3, #0]
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f042 0201 	orr.w	r2, r2, #1
 800aa48:	601a      	str	r2, [r3, #0]
 800aa4a:	e000      	b.n	800aa4e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aa4e:	2300      	movs	r3, #0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3714      	adds	r7, #20
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	4770      	bx	lr
 800aa5c:	40012c00 	.word	0x40012c00
 800aa60:	40000400 	.word	0x40000400
 800aa64:	00010007 	.word	0x00010007

0800aa68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b082      	sub	sp, #8
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d101      	bne.n	800aa7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800aa76:	2301      	movs	r3, #1
 800aa78:	e049      	b.n	800ab0e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d106      	bne.n	800aa94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f7f8 ffe4 	bl	8003a5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2202      	movs	r2, #2
 800aa98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	3304      	adds	r3, #4
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	f000 fbde 	bl	800b268 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2201      	movs	r2, #1
 800aab0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2201      	movs	r2, #1
 800aab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2201      	movs	r2, #1
 800aac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2201      	movs	r2, #1
 800aac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2201      	movs	r2, #1
 800aad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2201      	movs	r2, #1
 800aae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2201      	movs	r2, #1
 800aae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2201      	movs	r2, #1
 800aaf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2201      	movs	r2, #1
 800ab00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab0c:	2300      	movs	r3, #0
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	3708      	adds	r7, #8
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}

0800ab16 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab16:	b580      	push	{r7, lr}
 800ab18:	b084      	sub	sp, #16
 800ab1a:	af00      	add	r7, sp, #0
 800ab1c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	f003 0302 	and.w	r3, r3, #2
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d020      	beq.n	800ab7a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f003 0302 	and.w	r3, r3, #2
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d01b      	beq.n	800ab7a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f06f 0202 	mvn.w	r2, #2
 800ab4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	699b      	ldr	r3, [r3, #24]
 800ab58:	f003 0303 	and.w	r3, r3, #3
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d003      	beq.n	800ab68 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 fb63 	bl	800b22c <HAL_TIM_IC_CaptureCallback>
 800ab66:	e005      	b.n	800ab74 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f000 fb55 	bl	800b218 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fb66 	bl	800b240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2200      	movs	r2, #0
 800ab78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	f003 0304 	and.w	r3, r3, #4
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d020      	beq.n	800abc6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f003 0304 	and.w	r3, r3, #4
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d01b      	beq.n	800abc6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f06f 0204 	mvn.w	r2, #4
 800ab96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2202      	movs	r2, #2
 800ab9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	699b      	ldr	r3, [r3, #24]
 800aba4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d003      	beq.n	800abb4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f000 fb3d 	bl	800b22c <HAL_TIM_IC_CaptureCallback>
 800abb2:	e005      	b.n	800abc0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f000 fb2f 	bl	800b218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 fb40 	bl	800b240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2200      	movs	r2, #0
 800abc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	f003 0308 	and.w	r3, r3, #8
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d020      	beq.n	800ac12 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f003 0308 	and.w	r3, r3, #8
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d01b      	beq.n	800ac12 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f06f 0208 	mvn.w	r2, #8
 800abe2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2204      	movs	r2, #4
 800abe8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	69db      	ldr	r3, [r3, #28]
 800abf0:	f003 0303 	and.w	r3, r3, #3
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d003      	beq.n	800ac00 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fb17 	bl	800b22c <HAL_TIM_IC_CaptureCallback>
 800abfe:	e005      	b.n	800ac0c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f000 fb09 	bl	800b218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 fb1a 	bl	800b240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	f003 0310 	and.w	r3, r3, #16
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d020      	beq.n	800ac5e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f003 0310 	and.w	r3, r3, #16
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d01b      	beq.n	800ac5e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f06f 0210 	mvn.w	r2, #16
 800ac2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2208      	movs	r2, #8
 800ac34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	69db      	ldr	r3, [r3, #28]
 800ac3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d003      	beq.n	800ac4c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 faf1 	bl	800b22c <HAL_TIM_IC_CaptureCallback>
 800ac4a:	e005      	b.n	800ac58 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f000 fae3 	bl	800b218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f000 faf4 	bl	800b240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	f003 0301 	and.w	r3, r3, #1
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d00c      	beq.n	800ac82 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f003 0301 	and.w	r3, r3, #1
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d007      	beq.n	800ac82 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f06f 0201 	mvn.w	r2, #1
 800ac7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f7f7 f8a7 	bl	8001dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d104      	bne.n	800ac96 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00c      	beq.n	800acb0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d007      	beq.n	800acb0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fe9a 	bl	800b9e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d00c      	beq.n	800acd4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d007      	beq.n	800acd4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800accc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 fe92 	bl	800b9f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00c      	beq.n	800acf8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d007      	beq.n	800acf8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800acf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 faae 	bl	800b254 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	f003 0320 	and.w	r3, r3, #32
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d00c      	beq.n	800ad1c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	f003 0320 	and.w	r3, r3, #32
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d007      	beq.n	800ad1c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f06f 0220 	mvn.w	r2, #32
 800ad14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fe5a 	bl	800b9d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00c      	beq.n	800ad40 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d007      	beq.n	800ad40 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800ad38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 fe66 	bl	800ba0c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d00c      	beq.n	800ad64 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d007      	beq.n	800ad64 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800ad5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 fe5e 	bl	800ba20 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00c      	beq.n	800ad88 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d007      	beq.n	800ad88 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800ad80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 fe56 	bl	800ba34 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00c      	beq.n	800adac <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d007      	beq.n	800adac <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800ada4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 fe4e 	bl	800ba48 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800adac:	bf00      	nop
 800adae:	3710      	adds	r7, #16
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800adc0:	2300      	movs	r3, #0
 800adc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d101      	bne.n	800add2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800adce:	2302      	movs	r3, #2
 800add0:	e0ff      	b.n	800afd2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2201      	movs	r2, #1
 800add6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2b14      	cmp	r3, #20
 800adde:	f200 80f0 	bhi.w	800afc2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ade2:	a201      	add	r2, pc, #4	@ (adr r2, 800ade8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ade4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade8:	0800ae3d 	.word	0x0800ae3d
 800adec:	0800afc3 	.word	0x0800afc3
 800adf0:	0800afc3 	.word	0x0800afc3
 800adf4:	0800afc3 	.word	0x0800afc3
 800adf8:	0800ae7d 	.word	0x0800ae7d
 800adfc:	0800afc3 	.word	0x0800afc3
 800ae00:	0800afc3 	.word	0x0800afc3
 800ae04:	0800afc3 	.word	0x0800afc3
 800ae08:	0800aebf 	.word	0x0800aebf
 800ae0c:	0800afc3 	.word	0x0800afc3
 800ae10:	0800afc3 	.word	0x0800afc3
 800ae14:	0800afc3 	.word	0x0800afc3
 800ae18:	0800aeff 	.word	0x0800aeff
 800ae1c:	0800afc3 	.word	0x0800afc3
 800ae20:	0800afc3 	.word	0x0800afc3
 800ae24:	0800afc3 	.word	0x0800afc3
 800ae28:	0800af41 	.word	0x0800af41
 800ae2c:	0800afc3 	.word	0x0800afc3
 800ae30:	0800afc3 	.word	0x0800afc3
 800ae34:	0800afc3 	.word	0x0800afc3
 800ae38:	0800af81 	.word	0x0800af81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	68b9      	ldr	r1, [r7, #8]
 800ae42:	4618      	mov	r0, r3
 800ae44:	f000 fa76 	bl	800b334 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	699a      	ldr	r2, [r3, #24]
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f042 0208 	orr.w	r2, r2, #8
 800ae56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	699a      	ldr	r2, [r3, #24]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f022 0204 	bic.w	r2, r2, #4
 800ae66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	6999      	ldr	r1, [r3, #24]
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	691a      	ldr	r2, [r3, #16]
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	430a      	orrs	r2, r1
 800ae78:	619a      	str	r2, [r3, #24]
      break;
 800ae7a:	e0a5      	b.n	800afc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	68b9      	ldr	r1, [r7, #8]
 800ae82:	4618      	mov	r0, r3
 800ae84:	f000 fabe 	bl	800b404 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	699a      	ldr	r2, [r3, #24]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ae96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	699a      	ldr	r2, [r3, #24]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	6999      	ldr	r1, [r3, #24]
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	691b      	ldr	r3, [r3, #16]
 800aeb2:	021a      	lsls	r2, r3, #8
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	430a      	orrs	r2, r1
 800aeba:	619a      	str	r2, [r3, #24]
      break;
 800aebc:	e084      	b.n	800afc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	68b9      	ldr	r1, [r7, #8]
 800aec4:	4618      	mov	r0, r3
 800aec6:	f000 fb0b 	bl	800b4e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	69da      	ldr	r2, [r3, #28]
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f042 0208 	orr.w	r2, r2, #8
 800aed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	69da      	ldr	r2, [r3, #28]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f022 0204 	bic.w	r2, r2, #4
 800aee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	69d9      	ldr	r1, [r3, #28]
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	691a      	ldr	r2, [r3, #16]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	430a      	orrs	r2, r1
 800aefa:	61da      	str	r2, [r3, #28]
      break;
 800aefc:	e064      	b.n	800afc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	68b9      	ldr	r1, [r7, #8]
 800af04:	4618      	mov	r0, r3
 800af06:	f000 fb57 	bl	800b5b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	69da      	ldr	r2, [r3, #28]
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	69da      	ldr	r2, [r3, #28]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	69d9      	ldr	r1, [r3, #28]
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	691b      	ldr	r3, [r3, #16]
 800af34:	021a      	lsls	r2, r3, #8
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	430a      	orrs	r2, r1
 800af3c:	61da      	str	r2, [r3, #28]
      break;
 800af3e:	e043      	b.n	800afc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68b9      	ldr	r1, [r7, #8]
 800af46:	4618      	mov	r0, r3
 800af48:	f000 fba4 	bl	800b694 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f042 0208 	orr.w	r2, r2, #8
 800af5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f022 0204 	bic.w	r2, r2, #4
 800af6a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	691a      	ldr	r2, [r3, #16]
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	430a      	orrs	r2, r1
 800af7c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800af7e:	e023      	b.n	800afc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	68b9      	ldr	r1, [r7, #8]
 800af86:	4618      	mov	r0, r3
 800af88:	f000 fbd0 	bl	800b72c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afaa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	021a      	lsls	r2, r3, #8
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	430a      	orrs	r2, r1
 800afbe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800afc0:	e002      	b.n	800afc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800afc2:	2301      	movs	r3, #1
 800afc4:	75fb      	strb	r3, [r7, #23]
      break;
 800afc6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	2200      	movs	r2, #0
 800afcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800afd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3718      	adds	r7, #24
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop

0800afdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800afe6:	2300      	movs	r3, #0
 800afe8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d101      	bne.n	800aff8 <HAL_TIM_ConfigClockSource+0x1c>
 800aff4:	2302      	movs	r3, #2
 800aff6:	e0fe      	b.n	800b1f6 <HAL_TIM_ConfigClockSource+0x21a>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2201      	movs	r2, #1
 800affc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2202      	movs	r2, #2
 800b004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b016:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b01a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b022:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	68ba      	ldr	r2, [r7, #8]
 800b02a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b034:	f000 80c9 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b038:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b03c:	f200 80ce 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b040:	4a6f      	ldr	r2, [pc, #444]	@ (800b200 <HAL_TIM_ConfigClockSource+0x224>)
 800b042:	4293      	cmp	r3, r2
 800b044:	f000 80c1 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b048:	4a6d      	ldr	r2, [pc, #436]	@ (800b200 <HAL_TIM_ConfigClockSource+0x224>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	f200 80c6 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b050:	4a6c      	ldr	r2, [pc, #432]	@ (800b204 <HAL_TIM_ConfigClockSource+0x228>)
 800b052:	4293      	cmp	r3, r2
 800b054:	f000 80b9 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b058:	4a6a      	ldr	r2, [pc, #424]	@ (800b204 <HAL_TIM_ConfigClockSource+0x228>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	f200 80be 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b060:	4a69      	ldr	r2, [pc, #420]	@ (800b208 <HAL_TIM_ConfigClockSource+0x22c>)
 800b062:	4293      	cmp	r3, r2
 800b064:	f000 80b1 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b068:	4a67      	ldr	r2, [pc, #412]	@ (800b208 <HAL_TIM_ConfigClockSource+0x22c>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	f200 80b6 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b070:	4a66      	ldr	r2, [pc, #408]	@ (800b20c <HAL_TIM_ConfigClockSource+0x230>)
 800b072:	4293      	cmp	r3, r2
 800b074:	f000 80a9 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b078:	4a64      	ldr	r2, [pc, #400]	@ (800b20c <HAL_TIM_ConfigClockSource+0x230>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	f200 80ae 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b080:	4a63      	ldr	r2, [pc, #396]	@ (800b210 <HAL_TIM_ConfigClockSource+0x234>)
 800b082:	4293      	cmp	r3, r2
 800b084:	f000 80a1 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b088:	4a61      	ldr	r2, [pc, #388]	@ (800b210 <HAL_TIM_ConfigClockSource+0x234>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	f200 80a6 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b090:	4a60      	ldr	r2, [pc, #384]	@ (800b214 <HAL_TIM_ConfigClockSource+0x238>)
 800b092:	4293      	cmp	r3, r2
 800b094:	f000 8099 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b098:	4a5e      	ldr	r2, [pc, #376]	@ (800b214 <HAL_TIM_ConfigClockSource+0x238>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	f200 809e 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b0a4:	f000 8091 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b0a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b0ac:	f200 8096 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b0b4:	f000 8089 	beq.w	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b0b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b0bc:	f200 808e 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0c4:	d03e      	beq.n	800b144 <HAL_TIM_ConfigClockSource+0x168>
 800b0c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0ca:	f200 8087 	bhi.w	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0d2:	f000 8086 	beq.w	800b1e2 <HAL_TIM_ConfigClockSource+0x206>
 800b0d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0da:	d87f      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0dc:	2b70      	cmp	r3, #112	@ 0x70
 800b0de:	d01a      	beq.n	800b116 <HAL_TIM_ConfigClockSource+0x13a>
 800b0e0:	2b70      	cmp	r3, #112	@ 0x70
 800b0e2:	d87b      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0e4:	2b60      	cmp	r3, #96	@ 0x60
 800b0e6:	d050      	beq.n	800b18a <HAL_TIM_ConfigClockSource+0x1ae>
 800b0e8:	2b60      	cmp	r3, #96	@ 0x60
 800b0ea:	d877      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0ec:	2b50      	cmp	r3, #80	@ 0x50
 800b0ee:	d03c      	beq.n	800b16a <HAL_TIM_ConfigClockSource+0x18e>
 800b0f0:	2b50      	cmp	r3, #80	@ 0x50
 800b0f2:	d873      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0f4:	2b40      	cmp	r3, #64	@ 0x40
 800b0f6:	d058      	beq.n	800b1aa <HAL_TIM_ConfigClockSource+0x1ce>
 800b0f8:	2b40      	cmp	r3, #64	@ 0x40
 800b0fa:	d86f      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b0fc:	2b30      	cmp	r3, #48	@ 0x30
 800b0fe:	d064      	beq.n	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b100:	2b30      	cmp	r3, #48	@ 0x30
 800b102:	d86b      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b104:	2b20      	cmp	r3, #32
 800b106:	d060      	beq.n	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b108:	2b20      	cmp	r3, #32
 800b10a:	d867      	bhi.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d05c      	beq.n	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b110:	2b10      	cmp	r3, #16
 800b112:	d05a      	beq.n	800b1ca <HAL_TIM_ConfigClockSource+0x1ee>
 800b114:	e062      	b.n	800b1dc <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b126:	f000 fbcb 	bl	800b8c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b138:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	68ba      	ldr	r2, [r7, #8]
 800b140:	609a      	str	r2, [r3, #8]
      break;
 800b142:	e04f      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b154:	f000 fbb4 	bl	800b8c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	689a      	ldr	r2, [r3, #8]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b166:	609a      	str	r2, [r3, #8]
      break;
 800b168:	e03c      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b176:	461a      	mov	r2, r3
 800b178:	f000 fb26 	bl	800b7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2150      	movs	r1, #80	@ 0x50
 800b182:	4618      	mov	r0, r3
 800b184:	f000 fb7f 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b188:	e02c      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b196:	461a      	mov	r2, r3
 800b198:	f000 fb45 	bl	800b826 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2160      	movs	r1, #96	@ 0x60
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f000 fb6f 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b1a8:	e01c      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	f000 fb06 	bl	800b7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2140      	movs	r1, #64	@ 0x40
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f000 fb5f 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b1c8:	e00c      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	f000 fb56 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b1da:	e003      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	73fb      	strb	r3, [r7, #15]
      break;
 800b1e0:	e000      	b.n	800b1e4 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800b1e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b1f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	3710      	adds	r7, #16
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	bd80      	pop	{r7, pc}
 800b1fe:	bf00      	nop
 800b200:	00100070 	.word	0x00100070
 800b204:	00100060 	.word	0x00100060
 800b208:	00100050 	.word	0x00100050
 800b20c:	00100040 	.word	0x00100040
 800b210:	00100030 	.word	0x00100030
 800b214:	00100020 	.word	0x00100020

0800b218 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b220:	bf00      	nop
 800b222:	370c      	adds	r7, #12
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b083      	sub	sp, #12
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b234:	bf00      	nop
 800b236:	370c      	adds	r7, #12
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr

0800b240 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b240:	b480      	push	{r7}
 800b242:	b083      	sub	sp, #12
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b248:	bf00      	nop
 800b24a:	370c      	adds	r7, #12
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr

0800b254 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b25c:	bf00      	nop
 800b25e:	370c      	adds	r7, #12
 800b260:	46bd      	mov	sp, r7
 800b262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b266:	4770      	bx	lr

0800b268 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b268:	b480      	push	{r7}
 800b26a:	b085      	sub	sp, #20
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a2c      	ldr	r2, [pc, #176]	@ (800b32c <TIM_Base_SetConfig+0xc4>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d007      	beq.n	800b290 <TIM_Base_SetConfig+0x28>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b286:	d003      	beq.n	800b290 <TIM_Base_SetConfig+0x28>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a29      	ldr	r2, [pc, #164]	@ (800b330 <TIM_Base_SetConfig+0xc8>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d108      	bne.n	800b2a2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	68fa      	ldr	r2, [r7, #12]
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	4a21      	ldr	r2, [pc, #132]	@ (800b32c <TIM_Base_SetConfig+0xc4>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d007      	beq.n	800b2ba <TIM_Base_SetConfig+0x52>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2b0:	d003      	beq.n	800b2ba <TIM_Base_SetConfig+0x52>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4a1e      	ldr	r2, [pc, #120]	@ (800b330 <TIM_Base_SetConfig+0xc8>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d108      	bne.n	800b2cc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	68fa      	ldr	r2, [r7, #12]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	695b      	ldr	r3, [r3, #20]
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	68fa      	ldr	r2, [r7, #12]
 800b2de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	689a      	ldr	r2, [r3, #8]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	681a      	ldr	r2, [r3, #0]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a0e      	ldr	r2, [pc, #56]	@ (800b32c <TIM_Base_SetConfig+0xc4>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d103      	bne.n	800b300 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	691a      	ldr	r2, [r3, #16]
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2201      	movs	r2, #1
 800b304:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	691b      	ldr	r3, [r3, #16]
 800b30a:	f003 0301 	and.w	r3, r3, #1
 800b30e:	2b01      	cmp	r3, #1
 800b310:	d105      	bne.n	800b31e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	691b      	ldr	r3, [r3, #16]
 800b316:	f023 0201 	bic.w	r2, r3, #1
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	611a      	str	r2, [r3, #16]
  }
}
 800b31e:	bf00      	nop
 800b320:	3714      	adds	r7, #20
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	40012c00 	.word	0x40012c00
 800b330:	40000400 	.word	0x40000400

0800b334 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b334:	b480      	push	{r7}
 800b336:	b087      	sub	sp, #28
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6a1b      	ldr	r3, [r3, #32]
 800b342:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6a1b      	ldr	r3, [r3, #32]
 800b348:	f023 0201 	bic.w	r2, r3, #1
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	699b      	ldr	r3, [r3, #24]
 800b35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f023 0303 	bic.w	r3, r3, #3
 800b36e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	4313      	orrs	r3, r2
 800b378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	f023 0302 	bic.w	r3, r3, #2
 800b380:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	689b      	ldr	r3, [r3, #8]
 800b386:	697a      	ldr	r2, [r7, #20]
 800b388:	4313      	orrs	r3, r2
 800b38a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	4a1c      	ldr	r2, [pc, #112]	@ (800b400 <TIM_OC1_SetConfig+0xcc>)
 800b390:	4293      	cmp	r3, r2
 800b392:	d10c      	bne.n	800b3ae <TIM_OC1_SetConfig+0x7a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	f023 0308 	bic.w	r3, r3, #8
 800b39a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	68db      	ldr	r3, [r3, #12]
 800b3a0:	697a      	ldr	r2, [r7, #20]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	f023 0304 	bic.w	r3, r3, #4
 800b3ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	4a13      	ldr	r2, [pc, #76]	@ (800b400 <TIM_OC1_SetConfig+0xcc>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d111      	bne.n	800b3da <TIM_OC1_SetConfig+0xa6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b3c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	695b      	ldr	r3, [r3, #20]
 800b3ca:	693a      	ldr	r2, [r7, #16]
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	699b      	ldr	r3, [r3, #24]
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	693a      	ldr	r2, [r7, #16]
 800b3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	68fa      	ldr	r2, [r7, #12]
 800b3e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	685a      	ldr	r2, [r3, #4]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	697a      	ldr	r2, [r7, #20]
 800b3f2:	621a      	str	r2, [r3, #32]
}
 800b3f4:	bf00      	nop
 800b3f6:	371c      	adds	r7, #28
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	40012c00 	.word	0x40012c00

0800b404 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b404:	b480      	push	{r7}
 800b406:	b087      	sub	sp, #28
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
 800b40c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6a1b      	ldr	r3, [r3, #32]
 800b412:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	6a1b      	ldr	r3, [r3, #32]
 800b418:	f023 0210 	bic.w	r2, r3, #16
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	685b      	ldr	r3, [r3, #4]
 800b424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	699b      	ldr	r3, [r3, #24]
 800b42a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b432:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b43e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	021b      	lsls	r3, r3, #8
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	4313      	orrs	r3, r2
 800b44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	f023 0320 	bic.w	r3, r3, #32
 800b452:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	011b      	lsls	r3, r3, #4
 800b45a:	697a      	ldr	r2, [r7, #20]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a1e      	ldr	r2, [pc, #120]	@ (800b4dc <TIM_OC2_SetConfig+0xd8>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d10d      	bne.n	800b484 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b468:	697b      	ldr	r3, [r7, #20]
 800b46a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b46e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	011b      	lsls	r3, r3, #4
 800b476:	697a      	ldr	r2, [r7, #20]
 800b478:	4313      	orrs	r3, r2
 800b47a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b482:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	4a15      	ldr	r2, [pc, #84]	@ (800b4dc <TIM_OC2_SetConfig+0xd8>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d113      	bne.n	800b4b4 <TIM_OC2_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b492:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b49a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	695b      	ldr	r3, [r3, #20]
 800b4a0:	009b      	lsls	r3, r3, #2
 800b4a2:	693a      	ldr	r2, [r7, #16]
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	699b      	ldr	r3, [r3, #24]
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	693a      	ldr	r2, [r7, #16]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	693a      	ldr	r2, [r7, #16]
 800b4b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	68fa      	ldr	r2, [r7, #12]
 800b4be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	685a      	ldr	r2, [r3, #4]
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	697a      	ldr	r2, [r7, #20]
 800b4cc:	621a      	str	r2, [r3, #32]
}
 800b4ce:	bf00      	nop
 800b4d0:	371c      	adds	r7, #28
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
 800b4da:	bf00      	nop
 800b4dc:	40012c00 	.word	0x40012c00

0800b4e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6a1b      	ldr	r3, [r3, #32]
 800b4ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6a1b      	ldr	r3, [r3, #32]
 800b4f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b50e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f023 0303 	bic.w	r3, r3, #3
 800b51a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	4313      	orrs	r3, r2
 800b524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b52c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	021b      	lsls	r3, r3, #8
 800b534:	697a      	ldr	r2, [r7, #20]
 800b536:	4313      	orrs	r3, r2
 800b538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	4a1d      	ldr	r2, [pc, #116]	@ (800b5b4 <TIM_OC3_SetConfig+0xd4>)
 800b53e:	4293      	cmp	r3, r2
 800b540:	d10d      	bne.n	800b55e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b548:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	021b      	lsls	r3, r3, #8
 800b550:	697a      	ldr	r2, [r7, #20]
 800b552:	4313      	orrs	r3, r2
 800b554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b55c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	4a14      	ldr	r2, [pc, #80]	@ (800b5b4 <TIM_OC3_SetConfig+0xd4>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d113      	bne.n	800b58e <TIM_OC3_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b56c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	695b      	ldr	r3, [r3, #20]
 800b57a:	011b      	lsls	r3, r3, #4
 800b57c:	693a      	ldr	r2, [r7, #16]
 800b57e:	4313      	orrs	r3, r2
 800b580:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	699b      	ldr	r3, [r3, #24]
 800b586:	011b      	lsls	r3, r3, #4
 800b588:	693a      	ldr	r2, [r7, #16]
 800b58a:	4313      	orrs	r3, r2
 800b58c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	693a      	ldr	r2, [r7, #16]
 800b592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	685a      	ldr	r2, [r3, #4]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	697a      	ldr	r2, [r7, #20]
 800b5a6:	621a      	str	r2, [r3, #32]
}
 800b5a8:	bf00      	nop
 800b5aa:	371c      	adds	r7, #28
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr
 800b5b4:	40012c00 	.word	0x40012c00

0800b5b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b087      	sub	sp, #28
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6a1b      	ldr	r3, [r3, #32]
 800b5c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	6a1b      	ldr	r3, [r3, #32]
 800b5cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	69db      	ldr	r3, [r3, #28]
 800b5de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b5e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b5f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	021b      	lsls	r3, r3, #8
 800b5fa:	68fa      	ldr	r2, [r7, #12]
 800b5fc:	4313      	orrs	r3, r2
 800b5fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b600:	697b      	ldr	r3, [r7, #20]
 800b602:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b606:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	689b      	ldr	r3, [r3, #8]
 800b60c:	031b      	lsls	r3, r3, #12
 800b60e:	697a      	ldr	r2, [r7, #20]
 800b610:	4313      	orrs	r3, r2
 800b612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	4a1e      	ldr	r2, [pc, #120]	@ (800b690 <TIM_OC4_SetConfig+0xd8>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d10d      	bne.n	800b638 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	031b      	lsls	r3, r3, #12
 800b62a:	697a      	ldr	r2, [r7, #20]
 800b62c:	4313      	orrs	r3, r2
 800b62e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b636:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	4a15      	ldr	r2, [pc, #84]	@ (800b690 <TIM_OC4_SetConfig+0xd8>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d113      	bne.n	800b668 <TIM_OC4_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b640:	693b      	ldr	r3, [r7, #16]
 800b642:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b646:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b64e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	695b      	ldr	r3, [r3, #20]
 800b654:	019b      	lsls	r3, r3, #6
 800b656:	693a      	ldr	r2, [r7, #16]
 800b658:	4313      	orrs	r3, r2
 800b65a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	699b      	ldr	r3, [r3, #24]
 800b660:	019b      	lsls	r3, r3, #6
 800b662:	693a      	ldr	r2, [r7, #16]
 800b664:	4313      	orrs	r3, r2
 800b666:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	693a      	ldr	r2, [r7, #16]
 800b66c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	685a      	ldr	r2, [r3, #4]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	697a      	ldr	r2, [r7, #20]
 800b680:	621a      	str	r2, [r3, #32]
}
 800b682:	bf00      	nop
 800b684:	371c      	adds	r7, #28
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop
 800b690:	40012c00 	.word	0x40012c00

0800b694 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b694:	b480      	push	{r7}
 800b696:	b087      	sub	sp, #28
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6a1b      	ldr	r3, [r3, #32]
 800b6a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6a1b      	ldr	r3, [r3, #32]
 800b6a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	685b      	ldr	r3, [r3, #4]
 800b6b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	68fa      	ldr	r2, [r7, #12]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b6d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	689b      	ldr	r3, [r3, #8]
 800b6de:	041b      	lsls	r3, r3, #16
 800b6e0:	693a      	ldr	r2, [r7, #16]
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	4a0f      	ldr	r2, [pc, #60]	@ (800b728 <TIM_OC5_SetConfig+0x94>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d109      	bne.n	800b702 <TIM_OC5_SetConfig+0x6e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	695b      	ldr	r3, [r3, #20]
 800b6fa:	021b      	lsls	r3, r3, #8
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	4313      	orrs	r3, r2
 800b700:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	697a      	ldr	r2, [r7, #20]
 800b706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	68fa      	ldr	r2, [r7, #12]
 800b70c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	685a      	ldr	r2, [r3, #4]
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	693a      	ldr	r2, [r7, #16]
 800b71a:	621a      	str	r2, [r3, #32]
}
 800b71c:	bf00      	nop
 800b71e:	371c      	adds	r7, #28
 800b720:	46bd      	mov	sp, r7
 800b722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b726:	4770      	bx	lr
 800b728:	40012c00 	.word	0x40012c00

0800b72c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b087      	sub	sp, #28
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6a1b      	ldr	r3, [r3, #32]
 800b73a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6a1b      	ldr	r3, [r3, #32]
 800b740:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	685b      	ldr	r3, [r3, #4]
 800b74c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b75a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b75e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	021b      	lsls	r3, r3, #8
 800b766:	68fa      	ldr	r2, [r7, #12]
 800b768:	4313      	orrs	r3, r2
 800b76a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	689b      	ldr	r3, [r3, #8]
 800b778:	051b      	lsls	r3, r3, #20
 800b77a:	693a      	ldr	r2, [r7, #16]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	4a10      	ldr	r2, [pc, #64]	@ (800b7c4 <TIM_OC6_SetConfig+0x98>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d109      	bne.n	800b79c <TIM_OC6_SetConfig+0x70>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b78e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	695b      	ldr	r3, [r3, #20]
 800b794:	029b      	lsls	r3, r3, #10
 800b796:	697a      	ldr	r2, [r7, #20]
 800b798:	4313      	orrs	r3, r2
 800b79a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	697a      	ldr	r2, [r7, #20]
 800b7a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	68fa      	ldr	r2, [r7, #12]
 800b7a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	685a      	ldr	r2, [r3, #4]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	693a      	ldr	r2, [r7, #16]
 800b7b4:	621a      	str	r2, [r3, #32]
}
 800b7b6:	bf00      	nop
 800b7b8:	371c      	adds	r7, #28
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr
 800b7c2:	bf00      	nop
 800b7c4:	40012c00 	.word	0x40012c00

0800b7c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b087      	sub	sp, #28
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6a1b      	ldr	r3, [r3, #32]
 800b7d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	6a1b      	ldr	r3, [r3, #32]
 800b7de:	f023 0201 	bic.w	r2, r3, #1
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	699b      	ldr	r3, [r3, #24]
 800b7ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b7f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	011b      	lsls	r3, r3, #4
 800b7f8:	693a      	ldr	r2, [r7, #16]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	f023 030a 	bic.w	r3, r3, #10
 800b804:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b806:	697a      	ldr	r2, [r7, #20]
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	4313      	orrs	r3, r2
 800b80c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	693a      	ldr	r2, [r7, #16]
 800b812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	697a      	ldr	r2, [r7, #20]
 800b818:	621a      	str	r2, [r3, #32]
}
 800b81a:	bf00      	nop
 800b81c:	371c      	adds	r7, #28
 800b81e:	46bd      	mov	sp, r7
 800b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b824:	4770      	bx	lr

0800b826 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b826:	b480      	push	{r7}
 800b828:	b087      	sub	sp, #28
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	60f8      	str	r0, [r7, #12]
 800b82e:	60b9      	str	r1, [r7, #8]
 800b830:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	6a1b      	ldr	r3, [r3, #32]
 800b836:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6a1b      	ldr	r3, [r3, #32]
 800b83c:	f023 0210 	bic.w	r2, r3, #16
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	699b      	ldr	r3, [r3, #24]
 800b848:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b850:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	031b      	lsls	r3, r3, #12
 800b856:	693a      	ldr	r2, [r7, #16]
 800b858:	4313      	orrs	r3, r2
 800b85a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b862:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	011b      	lsls	r3, r3, #4
 800b868:	697a      	ldr	r2, [r7, #20]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	693a      	ldr	r2, [r7, #16]
 800b872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	697a      	ldr	r2, [r7, #20]
 800b878:	621a      	str	r2, [r3, #32]
}
 800b87a:	bf00      	nop
 800b87c:	371c      	adds	r7, #28
 800b87e:	46bd      	mov	sp, r7
 800b880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b884:	4770      	bx	lr

0800b886 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b886:	b480      	push	{r7}
 800b888:	b085      	sub	sp, #20
 800b88a:	af00      	add	r7, sp, #0
 800b88c:	6078      	str	r0, [r7, #4]
 800b88e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	689b      	ldr	r3, [r3, #8]
 800b894:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b89c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b8a2:	683a      	ldr	r2, [r7, #0]
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	4313      	orrs	r3, r2
 800b8a8:	f043 0307 	orr.w	r3, r3, #7
 800b8ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	609a      	str	r2, [r3, #8]
}
 800b8b4:	bf00      	nop
 800b8b6:	3714      	adds	r7, #20
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr

0800b8c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b087      	sub	sp, #28
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	689b      	ldr	r3, [r3, #8]
 800b8d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b8da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	021a      	lsls	r2, r3, #8
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	431a      	orrs	r2, r3
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	697a      	ldr	r2, [r7, #20]
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	697a      	ldr	r2, [r7, #20]
 800b8f2:	609a      	str	r2, [r3, #8]
}
 800b8f4:	bf00      	nop
 800b8f6:	371c      	adds	r7, #28
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fe:	4770      	bx	lr

0800b900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b900:	b480      	push	{r7}
 800b902:	b085      	sub	sp, #20
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b910:	2b01      	cmp	r3, #1
 800b912:	d101      	bne.n	800b918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b914:	2302      	movs	r3, #2
 800b916:	e051      	b.n	800b9bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2201      	movs	r2, #1
 800b91c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2202      	movs	r2, #2
 800b924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	4a22      	ldr	r2, [pc, #136]	@ (800b9c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d108      	bne.n	800b954 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b948:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	685b      	ldr	r3, [r3, #4]
 800b94e:	68fa      	ldr	r2, [r7, #12]
 800b950:	4313      	orrs	r3, r2
 800b952:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b95a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b95e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	68fa      	ldr	r2, [r7, #12]
 800b966:	4313      	orrs	r3, r2
 800b968:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	68fa      	ldr	r2, [r7, #12]
 800b970:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4a14      	ldr	r2, [pc, #80]	@ (800b9c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d009      	beq.n	800b990 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b984:	d004      	beq.n	800b990 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a10      	ldr	r2, [pc, #64]	@ (800b9cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d10c      	bne.n	800b9aa <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b996:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	68ba      	ldr	r2, [r7, #8]
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	68ba      	ldr	r2, [r7, #8]
 800b9a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2201      	movs	r2, #1
 800b9ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr
 800b9c8:	40012c00 	.word	0x40012c00
 800b9cc:	40000400 	.word	0x40000400

0800b9d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b083      	sub	sp, #12
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b9d8:	bf00      	nop
 800b9da:	370c      	adds	r7, #12
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b9ec:	bf00      	nop
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr

0800b9f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b083      	sub	sp, #12
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ba00:	bf00      	nop
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ba14:	bf00      	nop
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ba28:	bf00      	nop
 800ba2a:	370c      	adds	r7, #12
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr

0800ba34 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ba3c:	bf00      	nop
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ba50:	bf00      	nop
 800ba52:	370c      	adds	r7, #12
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr

0800ba5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b082      	sub	sp, #8
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d101      	bne.n	800ba6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	e042      	b.n	800baf4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d106      	bne.n	800ba86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ba80:	6878      	ldr	r0, [r7, #4]
 800ba82:	f7f8 f843 	bl	8003b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2224      	movs	r2, #36	@ 0x24
 800ba8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	681a      	ldr	r2, [r3, #0]
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f022 0201 	bic.w	r2, r2, #1
 800ba9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d002      	beq.n	800baac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 f9a6 	bl	800bdf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 f825 	bl	800bafc <UART_SetConfig>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b01      	cmp	r3, #1
 800bab6:	d101      	bne.n	800babc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800bab8:	2301      	movs	r3, #1
 800baba:	e01b      	b.n	800baf4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	685a      	ldr	r2, [r3, #4]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800baca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	689a      	ldr	r2, [r3, #8]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bada:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f042 0201 	orr.w	r2, r2, #1
 800baea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f000 fa25 	bl	800bf3c <UART_CheckIdleState>
 800baf2:	4603      	mov	r3, r0
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3708      	adds	r7, #8
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bafc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb00:	b094      	sub	sp, #80	@ 0x50
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bb06:	2300      	movs	r3, #0
 800bb08:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb0e:	689a      	ldr	r2, [r3, #8]
 800bb10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb12:	691b      	ldr	r3, [r3, #16]
 800bb14:	431a      	orrs	r2, r3
 800bb16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb18:	695b      	ldr	r3, [r3, #20]
 800bb1a:	431a      	orrs	r2, r3
 800bb1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb1e:	69db      	ldr	r3, [r3, #28]
 800bb20:	4313      	orrs	r3, r2
 800bb22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bb24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	498a      	ldr	r1, [pc, #552]	@ (800bd54 <UART_SetConfig+0x258>)
 800bb2c:	4019      	ands	r1, r3
 800bb2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb30:	681a      	ldr	r2, [r3, #0]
 800bb32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb34:	430b      	orrs	r3, r1
 800bb36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	685b      	ldr	r3, [r3, #4]
 800bb3e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bb42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb44:	68d9      	ldr	r1, [r3, #12]
 800bb46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	ea40 0301 	orr.w	r3, r0, r1
 800bb4e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb52:	699b      	ldr	r3, [r3, #24]
 800bb54:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb58:	681a      	ldr	r2, [r3, #0]
 800bb5a:	4b7f      	ldr	r3, [pc, #508]	@ (800bd58 <UART_SetConfig+0x25c>)
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d004      	beq.n	800bb6a <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb62:	6a1a      	ldr	r2, [r3, #32]
 800bb64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb66:	4313      	orrs	r3, r2
 800bb68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	689b      	ldr	r3, [r3, #8]
 800bb70:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800bb74:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800bb78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb7e:	430b      	orrs	r3, r1
 800bb80:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bb82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb88:	f023 000f 	bic.w	r0, r3, #15
 800bb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb8e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800bb90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	ea40 0301 	orr.w	r3, r0, r1
 800bb98:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb9c:	681a      	ldr	r2, [r3, #0]
 800bb9e:	4b6f      	ldr	r3, [pc, #444]	@ (800bd5c <UART_SetConfig+0x260>)
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d102      	bne.n	800bbaa <UART_SetConfig+0xae>
 800bba4:	2301      	movs	r3, #1
 800bba6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bba8:	e01a      	b.n	800bbe0 <UART_SetConfig+0xe4>
 800bbaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbac:	681a      	ldr	r2, [r3, #0]
 800bbae:	4b6c      	ldr	r3, [pc, #432]	@ (800bd60 <UART_SetConfig+0x264>)
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d102      	bne.n	800bbba <UART_SetConfig+0xbe>
 800bbb4:	2302      	movs	r3, #2
 800bbb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbb8:	e012      	b.n	800bbe0 <UART_SetConfig+0xe4>
 800bbba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbbc:	681a      	ldr	r2, [r3, #0]
 800bbbe:	4b69      	ldr	r3, [pc, #420]	@ (800bd64 <UART_SetConfig+0x268>)
 800bbc0:	429a      	cmp	r2, r3
 800bbc2:	d102      	bne.n	800bbca <UART_SetConfig+0xce>
 800bbc4:	2304      	movs	r3, #4
 800bbc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbc8:	e00a      	b.n	800bbe0 <UART_SetConfig+0xe4>
 800bbca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbcc:	681a      	ldr	r2, [r3, #0]
 800bbce:	4b62      	ldr	r3, [pc, #392]	@ (800bd58 <UART_SetConfig+0x25c>)
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d103      	bne.n	800bbdc <UART_SetConfig+0xe0>
 800bbd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bbd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbda:	e001      	b.n	800bbe0 <UART_SetConfig+0xe4>
 800bbdc:	2300      	movs	r3, #0
 800bbde:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bbe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	4b5c      	ldr	r3, [pc, #368]	@ (800bd58 <UART_SetConfig+0x25c>)
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d171      	bne.n	800bcce <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800bbea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbec:	2200      	movs	r2, #0
 800bbee:	623b      	str	r3, [r7, #32]
 800bbf0:	627a      	str	r2, [r7, #36]	@ 0x24
 800bbf2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bbf6:	f7fd facb 	bl	8009190 <HAL_RCCEx_GetPeriphCLKFreq>
 800bbfa:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800bbfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	f000 80e2 	beq.w	800bdc8 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bc04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc08:	4a57      	ldr	r2, [pc, #348]	@ (800bd68 <UART_SetConfig+0x26c>)
 800bc0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc0e:	461a      	mov	r2, r3
 800bc10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc12:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc16:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bc18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc1a:	685a      	ldr	r2, [r3, #4]
 800bc1c:	4613      	mov	r3, r2
 800bc1e:	005b      	lsls	r3, r3, #1
 800bc20:	4413      	add	r3, r2
 800bc22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d305      	bcc.n	800bc34 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bc28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bc2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bc30:	429a      	cmp	r2, r3
 800bc32:	d903      	bls.n	800bc3c <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 800bc34:	2301      	movs	r3, #1
 800bc36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800bc3a:	e0c5      	b.n	800bdc8 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc3e:	2200      	movs	r2, #0
 800bc40:	61bb      	str	r3, [r7, #24]
 800bc42:	61fa      	str	r2, [r7, #28]
 800bc44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc48:	4a47      	ldr	r2, [pc, #284]	@ (800bd68 <UART_SetConfig+0x26c>)
 800bc4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc4e:	b29b      	uxth	r3, r3
 800bc50:	2200      	movs	r2, #0
 800bc52:	613b      	str	r3, [r7, #16]
 800bc54:	617a      	str	r2, [r7, #20]
 800bc56:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bc5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bc5e:	f7f5 f827 	bl	8000cb0 <__aeabi_uldivmod>
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	4610      	mov	r0, r2
 800bc68:	4619      	mov	r1, r3
 800bc6a:	f04f 0200 	mov.w	r2, #0
 800bc6e:	f04f 0300 	mov.w	r3, #0
 800bc72:	020b      	lsls	r3, r1, #8
 800bc74:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bc78:	0202      	lsls	r2, r0, #8
 800bc7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc7c:	6849      	ldr	r1, [r1, #4]
 800bc7e:	0849      	lsrs	r1, r1, #1
 800bc80:	2000      	movs	r0, #0
 800bc82:	460c      	mov	r4, r1
 800bc84:	4605      	mov	r5, r0
 800bc86:	eb12 0804 	adds.w	r8, r2, r4
 800bc8a:	eb43 0905 	adc.w	r9, r3, r5
 800bc8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	60bb      	str	r3, [r7, #8]
 800bc96:	60fa      	str	r2, [r7, #12]
 800bc98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc9c:	4640      	mov	r0, r8
 800bc9e:	4649      	mov	r1, r9
 800bca0:	f7f5 f806 	bl	8000cb0 <__aeabi_uldivmod>
 800bca4:	4602      	mov	r2, r0
 800bca6:	460b      	mov	r3, r1
 800bca8:	4613      	mov	r3, r2
 800bcaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bcac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bcb2:	d308      	bcc.n	800bcc6 <UART_SetConfig+0x1ca>
 800bcb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bcba:	d204      	bcs.n	800bcc6 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 800bcbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcc2:	60da      	str	r2, [r3, #12]
 800bcc4:	e080      	b.n	800bdc8 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800bccc:	e07c      	b.n	800bdc8 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bcce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcd0:	69db      	ldr	r3, [r3, #28]
 800bcd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bcd6:	d149      	bne.n	800bd6c <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800bcd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcda:	2200      	movs	r2, #0
 800bcdc:	603b      	str	r3, [r7, #0]
 800bcde:	607a      	str	r2, [r7, #4]
 800bce0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bce4:	f7fd fa54 	bl	8009190 <HAL_RCCEx_GetPeriphCLKFreq>
 800bce8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bcea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d06b      	beq.n	800bdc8 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bcf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcf4:	4a1c      	ldr	r2, [pc, #112]	@ (800bd68 <UART_SetConfig+0x26c>)
 800bcf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcfa:	461a      	mov	r2, r3
 800bcfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcfe:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd02:	005a      	lsls	r2, r3, #1
 800bd04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd06:	685b      	ldr	r3, [r3, #4]
 800bd08:	085b      	lsrs	r3, r3, #1
 800bd0a:	441a      	add	r2, r3
 800bd0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd14:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd18:	2b0f      	cmp	r3, #15
 800bd1a:	d916      	bls.n	800bd4a <UART_SetConfig+0x24e>
 800bd1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd22:	d212      	bcs.n	800bd4a <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	f023 030f 	bic.w	r3, r3, #15
 800bd2c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bd2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd30:	085b      	lsrs	r3, r3, #1
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	f003 0307 	and.w	r3, r3, #7
 800bd38:	b29a      	uxth	r2, r3
 800bd3a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800bd40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800bd46:	60da      	str	r2, [r3, #12]
 800bd48:	e03e      	b.n	800bdc8 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800bd50:	e03a      	b.n	800bdc8 <UART_SetConfig+0x2cc>
 800bd52:	bf00      	nop
 800bd54:	cfff69f3 	.word	0xcfff69f3
 800bd58:	44002400 	.word	0x44002400
 800bd5c:	40013800 	.word	0x40013800
 800bd60:	40004400 	.word	0x40004400
 800bd64:	40004800 	.word	0x40004800
 800bd68:	08010630 	.word	0x08010630
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800bd6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd6e:	2200      	movs	r2, #0
 800bd70:	469a      	mov	sl, r3
 800bd72:	4693      	mov	fp, r2
 800bd74:	4650      	mov	r0, sl
 800bd76:	4659      	mov	r1, fp
 800bd78:	f7fd fa0a 	bl	8009190 <HAL_RCCEx_GetPeriphCLKFreq>
 800bd7c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800bd7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d021      	beq.n	800bdc8 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd88:	4a1a      	ldr	r2, [pc, #104]	@ (800bdf4 <UART_SetConfig+0x2f8>)
 800bd8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd8e:	461a      	mov	r2, r3
 800bd90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd92:	fbb3 f2f2 	udiv	r2, r3, r2
 800bd96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd98:	685b      	ldr	r3, [r3, #4]
 800bd9a:	085b      	lsrs	r3, r3, #1
 800bd9c:	441a      	add	r2, r3
 800bd9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bda0:	685b      	ldr	r3, [r3, #4]
 800bda2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bda6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bda8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdaa:	2b0f      	cmp	r3, #15
 800bdac:	d909      	bls.n	800bdc2 <UART_SetConfig+0x2c6>
 800bdae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdb4:	d205      	bcs.n	800bdc2 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bdb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdb8:	b29a      	uxth	r2, r3
 800bdba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	60da      	str	r2, [r3, #12]
 800bdc0:	e002      	b.n	800bdc8 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bdc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdca:	2201      	movs	r2, #1
 800bdcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bdd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bdd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdda:	2200      	movs	r2, #0
 800bddc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bdde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bde0:	2200      	movs	r2, #0
 800bde2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bde4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	3750      	adds	r7, #80	@ 0x50
 800bdec:	46bd      	mov	sp, r7
 800bdee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bdf2:	bf00      	nop
 800bdf4:	08010630 	.word	0x08010630

0800bdf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be04:	f003 0308 	and.w	r3, r3, #8
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d00a      	beq.n	800be22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	685b      	ldr	r3, [r3, #4]
 800be12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	430a      	orrs	r2, r1
 800be20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be26:	f003 0301 	and.w	r3, r3, #1
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d00a      	beq.n	800be44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	430a      	orrs	r2, r1
 800be42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be48:	f003 0302 	and.w	r3, r3, #2
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d00a      	beq.n	800be66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	685b      	ldr	r3, [r3, #4]
 800be56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	430a      	orrs	r2, r1
 800be64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be6a:	f003 0304 	and.w	r3, r3, #4
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d00a      	beq.n	800be88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	430a      	orrs	r2, r1
 800be86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be8c:	f003 0310 	and.w	r3, r3, #16
 800be90:	2b00      	cmp	r3, #0
 800be92:	d00a      	beq.n	800beaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	430a      	orrs	r2, r1
 800bea8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beae:	f003 0320 	and.w	r3, r3, #32
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d00a      	beq.n	800becc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	689b      	ldr	r3, [r3, #8]
 800bebc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	430a      	orrs	r2, r1
 800beca:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d01a      	beq.n	800bf0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	685b      	ldr	r3, [r3, #4]
 800bede:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	430a      	orrs	r2, r1
 800beec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bef6:	d10a      	bne.n	800bf0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	685b      	ldr	r3, [r3, #4]
 800befe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	430a      	orrs	r2, r1
 800bf0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d00a      	beq.n	800bf30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	430a      	orrs	r2, r1
 800bf2e:	605a      	str	r2, [r3, #4]
  }
}
 800bf30:	bf00      	nop
 800bf32:	370c      	adds	r7, #12
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr

0800bf3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b098      	sub	sp, #96	@ 0x60
 800bf40:	af02      	add	r7, sp, #8
 800bf42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf4c:	f7f8 f8f8 	bl	8004140 <HAL_GetTick>
 800bf50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f003 0308 	and.w	r3, r3, #8
 800bf5c:	2b08      	cmp	r3, #8
 800bf5e:	d12f      	bne.n	800bfc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf64:	9300      	str	r3, [sp, #0]
 800bf66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f000 f88e 	bl	800c090 <UART_WaitOnFlagUntilTimeout>
 800bf74:	4603      	mov	r3, r0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d022      	beq.n	800bfc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf82:	e853 3f00 	ldrex	r3, [r3]
 800bf86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	461a      	mov	r2, r3
 800bf96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf98:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bfa0:	e841 2300 	strex	r3, r2, [r1]
 800bfa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bfa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d1e6      	bne.n	800bf7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2220      	movs	r2, #32
 800bfb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bfbc:	2303      	movs	r3, #3
 800bfbe:	e063      	b.n	800c088 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f003 0304 	and.w	r3, r3, #4
 800bfca:	2b04      	cmp	r3, #4
 800bfcc:	d149      	bne.n	800c062 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bfce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bfd2:	9300      	str	r3, [sp, #0]
 800bfd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f000 f857 	bl	800c090 <UART_WaitOnFlagUntilTimeout>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d03c      	beq.n	800c062 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff0:	e853 3f00 	ldrex	r3, [r3]
 800bff4:	623b      	str	r3, [r7, #32]
   return(result);
 800bff6:	6a3b      	ldr	r3, [r7, #32]
 800bff8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	461a      	mov	r2, r3
 800c004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c006:	633b      	str	r3, [r7, #48]	@ 0x30
 800c008:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c00a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c00c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c00e:	e841 2300 	strex	r3, r2, [r1]
 800c012:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1e6      	bne.n	800bfe8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	3308      	adds	r3, #8
 800c020:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c022:	693b      	ldr	r3, [r7, #16]
 800c024:	e853 3f00 	ldrex	r3, [r3]
 800c028:	60fb      	str	r3, [r7, #12]
   return(result);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f023 0301 	bic.w	r3, r3, #1
 800c030:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	3308      	adds	r3, #8
 800c038:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c03a:	61fa      	str	r2, [r7, #28]
 800c03c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03e:	69b9      	ldr	r1, [r7, #24]
 800c040:	69fa      	ldr	r2, [r7, #28]
 800c042:	e841 2300 	strex	r3, r2, [r1]
 800c046:	617b      	str	r3, [r7, #20]
   return(result);
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e5      	bne.n	800c01a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2220      	movs	r2, #32
 800c052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c05e:	2303      	movs	r3, #3
 800c060:	e012      	b.n	800c088 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2220      	movs	r2, #32
 800c066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2220      	movs	r2, #32
 800c06e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2200      	movs	r2, #0
 800c076:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2200      	movs	r2, #0
 800c07c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2200      	movs	r2, #0
 800c082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c086:	2300      	movs	r3, #0
}
 800c088:	4618      	mov	r0, r3
 800c08a:	3758      	adds	r7, #88	@ 0x58
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b084      	sub	sp, #16
 800c094:	af00      	add	r7, sp, #0
 800c096:	60f8      	str	r0, [r7, #12]
 800c098:	60b9      	str	r1, [r7, #8]
 800c09a:	603b      	str	r3, [r7, #0]
 800c09c:	4613      	mov	r3, r2
 800c09e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0a0:	e04f      	b.n	800c142 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0a8:	d04b      	beq.n	800c142 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c0aa:	f7f8 f849 	bl	8004140 <HAL_GetTick>
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	1ad3      	subs	r3, r2, r3
 800c0b4:	69ba      	ldr	r2, [r7, #24]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d302      	bcc.n	800c0c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c0ba:	69bb      	ldr	r3, [r7, #24]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d101      	bne.n	800c0c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c0c0:	2303      	movs	r3, #3
 800c0c2:	e04e      	b.n	800c162 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f003 0304 	and.w	r3, r3, #4
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d037      	beq.n	800c142 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	2b80      	cmp	r3, #128	@ 0x80
 800c0d6:	d034      	beq.n	800c142 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	2b40      	cmp	r3, #64	@ 0x40
 800c0dc:	d031      	beq.n	800c142 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	69db      	ldr	r3, [r3, #28]
 800c0e4:	f003 0308 	and.w	r3, r3, #8
 800c0e8:	2b08      	cmp	r3, #8
 800c0ea:	d110      	bne.n	800c10e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	2208      	movs	r2, #8
 800c0f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c0f4:	68f8      	ldr	r0, [r7, #12]
 800c0f6:	f000 f838 	bl	800c16a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2208      	movs	r2, #8
 800c0fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2200      	movs	r2, #0
 800c106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c10a:	2301      	movs	r3, #1
 800c10c:	e029      	b.n	800c162 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	69db      	ldr	r3, [r3, #28]
 800c114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c11c:	d111      	bne.n	800c142 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c128:	68f8      	ldr	r0, [r7, #12]
 800c12a:	f000 f81e 	bl	800c16a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2220      	movs	r2, #32
 800c132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c13e:	2303      	movs	r3, #3
 800c140:	e00f      	b.n	800c162 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	69da      	ldr	r2, [r3, #28]
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	4013      	ands	r3, r2
 800c14c:	68ba      	ldr	r2, [r7, #8]
 800c14e:	429a      	cmp	r2, r3
 800c150:	bf0c      	ite	eq
 800c152:	2301      	moveq	r3, #1
 800c154:	2300      	movne	r3, #0
 800c156:	b2db      	uxtb	r3, r3
 800c158:	461a      	mov	r2, r3
 800c15a:	79fb      	ldrb	r3, [r7, #7]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d0a0      	beq.n	800c0a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c160:	2300      	movs	r3, #0
}
 800c162:	4618      	mov	r0, r3
 800c164:	3710      	adds	r7, #16
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}

0800c16a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c16a:	b480      	push	{r7}
 800c16c:	b095      	sub	sp, #84	@ 0x54
 800c16e:	af00      	add	r7, sp, #0
 800c170:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c17a:	e853 3f00 	ldrex	r3, [r3]
 800c17e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c182:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c186:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	461a      	mov	r2, r3
 800c18e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c190:	643b      	str	r3, [r7, #64]	@ 0x40
 800c192:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c194:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c196:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c198:	e841 2300 	strex	r3, r2, [r1]
 800c19c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c19e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1e6      	bne.n	800c172 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	3308      	adds	r3, #8
 800c1aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ac:	6a3b      	ldr	r3, [r7, #32]
 800c1ae:	e853 3f00 	ldrex	r3, [r3]
 800c1b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c1b4:	69fb      	ldr	r3, [r7, #28]
 800c1b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c1ba:	f023 0301 	bic.w	r3, r3, #1
 800c1be:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	3308      	adds	r3, #8
 800c1c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c1ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c1ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1d0:	e841 2300 	strex	r3, r2, [r1]
 800c1d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1e3      	bne.n	800c1a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	d118      	bne.n	800c216 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	e853 3f00 	ldrex	r3, [r3]
 800c1f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	f023 0310 	bic.w	r3, r3, #16
 800c1f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	461a      	mov	r2, r3
 800c200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c202:	61bb      	str	r3, [r7, #24]
 800c204:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c206:	6979      	ldr	r1, [r7, #20]
 800c208:	69ba      	ldr	r2, [r7, #24]
 800c20a:	e841 2300 	strex	r3, r2, [r1]
 800c20e:	613b      	str	r3, [r7, #16]
   return(result);
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d1e6      	bne.n	800c1e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2220      	movs	r2, #32
 800c21a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2200      	movs	r2, #0
 800c222:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c22a:	bf00      	nop
 800c22c:	3754      	adds	r7, #84	@ 0x54
 800c22e:	46bd      	mov	sp, r7
 800c230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c234:	4770      	bx	lr

0800c236 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c236:	b480      	push	{r7}
 800c238:	b085      	sub	sp, #20
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c244:	2b01      	cmp	r3, #1
 800c246:	d101      	bne.n	800c24c <HAL_UARTEx_DisableFifoMode+0x16>
 800c248:	2302      	movs	r3, #2
 800c24a:	e027      	b.n	800c29c <HAL_UARTEx_DisableFifoMode+0x66>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2201      	movs	r2, #1
 800c250:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2224      	movs	r2, #36	@ 0x24
 800c258:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f022 0201 	bic.w	r2, r2, #1
 800c272:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c27a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2200      	movs	r2, #0
 800c280:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	68fa      	ldr	r2, [r7, #12]
 800c288:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2220      	movs	r2, #32
 800c28e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2200      	movs	r2, #0
 800c296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c29a:	2300      	movs	r3, #0
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3714      	adds	r7, #20
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a6:	4770      	bx	lr

0800c2a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b084      	sub	sp, #16
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d101      	bne.n	800c2c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c2bc:	2302      	movs	r3, #2
 800c2be:	e02d      	b.n	800c31c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2201      	movs	r2, #1
 800c2c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2224      	movs	r2, #36	@ 0x24
 800c2cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f022 0201 	bic.w	r2, r2, #1
 800c2e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	689b      	ldr	r3, [r3, #8]
 800c2ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	683a      	ldr	r2, [r7, #0]
 800c2f8:	430a      	orrs	r2, r1
 800c2fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f000 f84f 	bl	800c3a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	68fa      	ldr	r2, [r7, #12]
 800c308:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2220      	movs	r2, #32
 800c30e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2200      	movs	r2, #0
 800c316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c31a:	2300      	movs	r3, #0
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3710      	adds	r7, #16
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b084      	sub	sp, #16
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
 800c32c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c334:	2b01      	cmp	r3, #1
 800c336:	d101      	bne.n	800c33c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c338:	2302      	movs	r3, #2
 800c33a:	e02d      	b.n	800c398 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2224      	movs	r2, #36	@ 0x24
 800c348:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	681a      	ldr	r2, [r3, #0]
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f022 0201 	bic.w	r2, r2, #1
 800c362:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	430a      	orrs	r2, r1
 800c376:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f000 f811 	bl	800c3a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	68fa      	ldr	r2, [r7, #12]
 800c384:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2220      	movs	r2, #32
 800c38a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2200      	movs	r2, #0
 800c392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c396:	2300      	movs	r3, #0
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3710      	adds	r7, #16
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}

0800c3a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b085      	sub	sp, #20
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d108      	bne.n	800c3c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2201      	movs	r2, #1
 800c3bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c3c0:	e031      	b.n	800c426 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c3c2:	2308      	movs	r3, #8
 800c3c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c3c6:	2308      	movs	r3, #8
 800c3c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	689b      	ldr	r3, [r3, #8]
 800c3d0:	0e5b      	lsrs	r3, r3, #25
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	f003 0307 	and.w	r3, r3, #7
 800c3d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	0f5b      	lsrs	r3, r3, #29
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	f003 0307 	and.w	r3, r3, #7
 800c3e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c3ea:	7bbb      	ldrb	r3, [r7, #14]
 800c3ec:	7b3a      	ldrb	r2, [r7, #12]
 800c3ee:	4911      	ldr	r1, [pc, #68]	@ (800c434 <UARTEx_SetNbDataToProcess+0x94>)
 800c3f0:	5c8a      	ldrb	r2, [r1, r2]
 800c3f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c3f6:	7b3a      	ldrb	r2, [r7, #12]
 800c3f8:	490f      	ldr	r1, [pc, #60]	@ (800c438 <UARTEx_SetNbDataToProcess+0x98>)
 800c3fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c3fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800c400:	b29a      	uxth	r2, r3
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c408:	7bfb      	ldrb	r3, [r7, #15]
 800c40a:	7b7a      	ldrb	r2, [r7, #13]
 800c40c:	4909      	ldr	r1, [pc, #36]	@ (800c434 <UARTEx_SetNbDataToProcess+0x94>)
 800c40e:	5c8a      	ldrb	r2, [r1, r2]
 800c410:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c414:	7b7a      	ldrb	r2, [r7, #13]
 800c416:	4908      	ldr	r1, [pc, #32]	@ (800c438 <UARTEx_SetNbDataToProcess+0x98>)
 800c418:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c41a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c41e:	b29a      	uxth	r2, r3
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c426:	bf00      	nop
 800c428:	3714      	adds	r7, #20
 800c42a:	46bd      	mov	sp, r7
 800c42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c430:	4770      	bx	lr
 800c432:	bf00      	nop
 800c434:	08010648 	.word	0x08010648
 800c438:	08010650 	.word	0x08010650

0800c43c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
  /* Disable Host Mode */
  USBx->CNTR &= ~USB_CNTR_HOST;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c448:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Force Reset IP */
  USBx->CNTR |= USB_CNTR_USBRST;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c454:	f043 0201 	orr.w	r2, r3, #1
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c45c:	2300      	movs	r3, #0
}
 800c45e:	4618      	mov	r0, r3
 800c460:	370c      	adds	r7, #12
 800c462:	46bd      	mov	sp, r7
 800c464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c468:	4770      	bx	lr

0800c46a <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800c46a:	b084      	sub	sp, #16
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	f107 001c 	add.w	r0, r7, #28
 800c478:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d101      	bne.n	800c486 <USB_CoreInit+0x1c>
  {
    return HAL_ERROR;
 800c482:	2301      	movs	r3, #1
 800c484:	e008      	b.n	800c498 <USB_CoreInit+0x2e>
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f7ff ffd8 	bl	800c43c <USB_CoreReset>
 800c48c:	4603      	mov	r3, r0
 800c48e:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2200      	movs	r2, #0
 800c494:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800c496:	7bfb      	ldrb	r3, [r7, #15]
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3710      	adds	r7, #16
 800c49c:	46bd      	mov	sp, r7
 800c49e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c4a2:	b004      	add	sp, #16
 800c4a4:	4770      	bx	lr

0800c4a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800c4a6:	b480      	push	{r7}
 800c4a8:	b085      	sub	sp, #20
 800c4aa:	af00      	add	r7, sp, #0
 800c4ac:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c4ae:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c4b2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	43db      	mvns	r3, r3
 800c4bc:	401a      	ands	r2, r3
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c4c2:	2300      	movs	r3, #0
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3714      	adds	r7, #20
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	460b      	mov	r3, r1
 800c4da:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 800c4dc:	78fb      	ldrb	r3, [r7, #3]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d106      	bne.n	800c4f0 <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	641a      	str	r2, [r3, #64]	@ 0x40
 800c4ee:	e00b      	b.n	800c508 <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 800c4f0:	78fb      	ldrb	r3, [r7, #3]
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d106      	bne.n	800c504 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	641a      	str	r2, [r3, #64]	@ 0x40
 800c502:	e001      	b.n	800c508 <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 800c504:	2301      	movs	r3, #1
 800c506:	e000      	b.n	800c50a <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 800c508:	2300      	movs	r3, #0
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	370c      	adds	r7, #12
 800c50e:	46bd      	mov	sp, r7
 800c510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c514:	4770      	bx	lr

0800c516 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800c516:	b084      	sub	sp, #16
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	f107 001c 	add.w	r0, r7, #28
 800c524:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2201      	movs	r2, #1
 800c52c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c532:	f023 0201 	bic.w	r2, r3, #1
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800c53a:	2100      	movs	r1, #0
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f7ff ffc7 	bl	800c4d0 <USB_SetCurrentMode>
 800c542:	4603      	mov	r3, r0
 800c544:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	2200      	movs	r2, #0
 800c54a:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800c54c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3710      	adds	r7, #16
 800c552:	46bd      	mov	sp, r7
 800c554:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c558:	b004      	add	sp, #16
 800c55a:	4770      	bx	lr

0800c55c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800c55c:	b480      	push	{r7}
 800c55e:	b083      	sub	sp, #12
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c568:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c570:	2300      	movs	r3, #0
}
 800c572:	4618      	mov	r0, r3
 800c574:	370c      	adds	r7, #12
 800c576:	46bd      	mov	sp, r7
 800c578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57c:	4770      	bx	lr

0800c57e <__cvt>:
 800c57e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c582:	ec57 6b10 	vmov	r6, r7, d0
 800c586:	2f00      	cmp	r7, #0
 800c588:	460c      	mov	r4, r1
 800c58a:	4619      	mov	r1, r3
 800c58c:	463b      	mov	r3, r7
 800c58e:	bfb4      	ite	lt
 800c590:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c594:	2300      	movge	r3, #0
 800c596:	4691      	mov	r9, r2
 800c598:	bfbf      	itttt	lt
 800c59a:	4632      	movlt	r2, r6
 800c59c:	461f      	movlt	r7, r3
 800c59e:	232d      	movlt	r3, #45	@ 0x2d
 800c5a0:	4616      	movlt	r6, r2
 800c5a2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c5a6:	700b      	strb	r3, [r1, #0]
 800c5a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c5aa:	f023 0820 	bic.w	r8, r3, #32
 800c5ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c5b2:	d005      	beq.n	800c5c0 <__cvt+0x42>
 800c5b4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c5b8:	d100      	bne.n	800c5bc <__cvt+0x3e>
 800c5ba:	3401      	adds	r4, #1
 800c5bc:	2102      	movs	r1, #2
 800c5be:	e000      	b.n	800c5c2 <__cvt+0x44>
 800c5c0:	2103      	movs	r1, #3
 800c5c2:	ab03      	add	r3, sp, #12
 800c5c4:	4622      	mov	r2, r4
 800c5c6:	9301      	str	r3, [sp, #4]
 800c5c8:	ab02      	add	r3, sp, #8
 800c5ca:	ec47 6b10 	vmov	d0, r6, r7
 800c5ce:	9300      	str	r3, [sp, #0]
 800c5d0:	4653      	mov	r3, sl
 800c5d2:	f000 fe7d 	bl	800d2d0 <_dtoa_r>
 800c5d6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c5da:	4605      	mov	r5, r0
 800c5dc:	d119      	bne.n	800c612 <__cvt+0x94>
 800c5de:	f019 0f01 	tst.w	r9, #1
 800c5e2:	d00e      	beq.n	800c602 <__cvt+0x84>
 800c5e4:	eb00 0904 	add.w	r9, r0, r4
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	4630      	mov	r0, r6
 800c5ee:	4639      	mov	r1, r7
 800c5f0:	f7f4 fa7e 	bl	8000af0 <__aeabi_dcmpeq>
 800c5f4:	b108      	cbz	r0, 800c5fa <__cvt+0x7c>
 800c5f6:	f8cd 900c 	str.w	r9, [sp, #12]
 800c5fa:	2230      	movs	r2, #48	@ 0x30
 800c5fc:	9b03      	ldr	r3, [sp, #12]
 800c5fe:	454b      	cmp	r3, r9
 800c600:	d31e      	bcc.n	800c640 <__cvt+0xc2>
 800c602:	9b03      	ldr	r3, [sp, #12]
 800c604:	4628      	mov	r0, r5
 800c606:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c608:	1b5b      	subs	r3, r3, r5
 800c60a:	6013      	str	r3, [r2, #0]
 800c60c:	b004      	add	sp, #16
 800c60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c612:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c616:	eb00 0904 	add.w	r9, r0, r4
 800c61a:	d1e5      	bne.n	800c5e8 <__cvt+0x6a>
 800c61c:	7803      	ldrb	r3, [r0, #0]
 800c61e:	2b30      	cmp	r3, #48	@ 0x30
 800c620:	d10a      	bne.n	800c638 <__cvt+0xba>
 800c622:	2200      	movs	r2, #0
 800c624:	2300      	movs	r3, #0
 800c626:	4630      	mov	r0, r6
 800c628:	4639      	mov	r1, r7
 800c62a:	f7f4 fa61 	bl	8000af0 <__aeabi_dcmpeq>
 800c62e:	b918      	cbnz	r0, 800c638 <__cvt+0xba>
 800c630:	f1c4 0401 	rsb	r4, r4, #1
 800c634:	f8ca 4000 	str.w	r4, [sl]
 800c638:	f8da 3000 	ldr.w	r3, [sl]
 800c63c:	4499      	add	r9, r3
 800c63e:	e7d3      	b.n	800c5e8 <__cvt+0x6a>
 800c640:	1c59      	adds	r1, r3, #1
 800c642:	9103      	str	r1, [sp, #12]
 800c644:	701a      	strb	r2, [r3, #0]
 800c646:	e7d9      	b.n	800c5fc <__cvt+0x7e>

0800c648 <__exponent>:
 800c648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c64a:	2900      	cmp	r1, #0
 800c64c:	7002      	strb	r2, [r0, #0]
 800c64e:	bfba      	itte	lt
 800c650:	4249      	neglt	r1, r1
 800c652:	232d      	movlt	r3, #45	@ 0x2d
 800c654:	232b      	movge	r3, #43	@ 0x2b
 800c656:	2909      	cmp	r1, #9
 800c658:	7043      	strb	r3, [r0, #1]
 800c65a:	dd28      	ble.n	800c6ae <__exponent+0x66>
 800c65c:	f10d 0307 	add.w	r3, sp, #7
 800c660:	270a      	movs	r7, #10
 800c662:	461d      	mov	r5, r3
 800c664:	461a      	mov	r2, r3
 800c666:	3b01      	subs	r3, #1
 800c668:	fbb1 f6f7 	udiv	r6, r1, r7
 800c66c:	fb07 1416 	mls	r4, r7, r6, r1
 800c670:	3430      	adds	r4, #48	@ 0x30
 800c672:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c676:	460c      	mov	r4, r1
 800c678:	4631      	mov	r1, r6
 800c67a:	2c63      	cmp	r4, #99	@ 0x63
 800c67c:	dcf2      	bgt.n	800c664 <__exponent+0x1c>
 800c67e:	3130      	adds	r1, #48	@ 0x30
 800c680:	1e94      	subs	r4, r2, #2
 800c682:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c686:	1c41      	adds	r1, r0, #1
 800c688:	4623      	mov	r3, r4
 800c68a:	42ab      	cmp	r3, r5
 800c68c:	d30a      	bcc.n	800c6a4 <__exponent+0x5c>
 800c68e:	f10d 0309 	add.w	r3, sp, #9
 800c692:	1a9b      	subs	r3, r3, r2
 800c694:	42ac      	cmp	r4, r5
 800c696:	bf88      	it	hi
 800c698:	2300      	movhi	r3, #0
 800c69a:	3302      	adds	r3, #2
 800c69c:	4403      	add	r3, r0
 800c69e:	1a18      	subs	r0, r3, r0
 800c6a0:	b003      	add	sp, #12
 800c6a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c6a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c6ac:	e7ed      	b.n	800c68a <__exponent+0x42>
 800c6ae:	2330      	movs	r3, #48	@ 0x30
 800c6b0:	3130      	adds	r1, #48	@ 0x30
 800c6b2:	7083      	strb	r3, [r0, #2]
 800c6b4:	1d03      	adds	r3, r0, #4
 800c6b6:	70c1      	strb	r1, [r0, #3]
 800c6b8:	e7f1      	b.n	800c69e <__exponent+0x56>
	...

0800c6bc <_printf_float>:
 800c6bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6c0:	b08d      	sub	sp, #52	@ 0x34
 800c6c2:	460c      	mov	r4, r1
 800c6c4:	4616      	mov	r6, r2
 800c6c6:	461f      	mov	r7, r3
 800c6c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c6cc:	4605      	mov	r5, r0
 800c6ce:	f000 fcdf 	bl	800d090 <_localeconv_r>
 800c6d2:	6803      	ldr	r3, [r0, #0]
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	9304      	str	r3, [sp, #16]
 800c6d8:	f7f3 fdde 	bl	8000298 <strlen>
 800c6dc:	2300      	movs	r3, #0
 800c6de:	9005      	str	r0, [sp, #20]
 800c6e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6e2:	f8d8 3000 	ldr.w	r3, [r8]
 800c6e6:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c6ea:	3307      	adds	r3, #7
 800c6ec:	f8d4 b000 	ldr.w	fp, [r4]
 800c6f0:	f023 0307 	bic.w	r3, r3, #7
 800c6f4:	f103 0208 	add.w	r2, r3, #8
 800c6f8:	f8c8 2000 	str.w	r2, [r8]
 800c6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c700:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c704:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c708:	f8cd 8018 	str.w	r8, [sp, #24]
 800c70c:	9307      	str	r3, [sp, #28]
 800c70e:	4b9d      	ldr	r3, [pc, #628]	@ (800c984 <_printf_float+0x2c8>)
 800c710:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c714:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c718:	f7f4 fa1c 	bl	8000b54 <__aeabi_dcmpun>
 800c71c:	bb70      	cbnz	r0, 800c77c <_printf_float+0xc0>
 800c71e:	f04f 32ff 	mov.w	r2, #4294967295
 800c722:	4b98      	ldr	r3, [pc, #608]	@ (800c984 <_printf_float+0x2c8>)
 800c724:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c728:	f7f4 f9f6 	bl	8000b18 <__aeabi_dcmple>
 800c72c:	bb30      	cbnz	r0, 800c77c <_printf_float+0xc0>
 800c72e:	2200      	movs	r2, #0
 800c730:	2300      	movs	r3, #0
 800c732:	4640      	mov	r0, r8
 800c734:	4649      	mov	r1, r9
 800c736:	f7f4 f9e5 	bl	8000b04 <__aeabi_dcmplt>
 800c73a:	b110      	cbz	r0, 800c742 <_printf_float+0x86>
 800c73c:	232d      	movs	r3, #45	@ 0x2d
 800c73e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c742:	4a91      	ldr	r2, [pc, #580]	@ (800c988 <_printf_float+0x2cc>)
 800c744:	4b91      	ldr	r3, [pc, #580]	@ (800c98c <_printf_float+0x2d0>)
 800c746:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c74a:	bf94      	ite	ls
 800c74c:	4690      	movls	r8, r2
 800c74e:	4698      	movhi	r8, r3
 800c750:	2303      	movs	r3, #3
 800c752:	f04f 0900 	mov.w	r9, #0
 800c756:	6123      	str	r3, [r4, #16]
 800c758:	f02b 0304 	bic.w	r3, fp, #4
 800c75c:	6023      	str	r3, [r4, #0]
 800c75e:	4633      	mov	r3, r6
 800c760:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c762:	4621      	mov	r1, r4
 800c764:	4628      	mov	r0, r5
 800c766:	9700      	str	r7, [sp, #0]
 800c768:	f000 f9d2 	bl	800cb10 <_printf_common>
 800c76c:	3001      	adds	r0, #1
 800c76e:	f040 808d 	bne.w	800c88c <_printf_float+0x1d0>
 800c772:	f04f 30ff 	mov.w	r0, #4294967295
 800c776:	b00d      	add	sp, #52	@ 0x34
 800c778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c77c:	4642      	mov	r2, r8
 800c77e:	464b      	mov	r3, r9
 800c780:	4640      	mov	r0, r8
 800c782:	4649      	mov	r1, r9
 800c784:	f7f4 f9e6 	bl	8000b54 <__aeabi_dcmpun>
 800c788:	b140      	cbz	r0, 800c79c <_printf_float+0xe0>
 800c78a:	464b      	mov	r3, r9
 800c78c:	4a80      	ldr	r2, [pc, #512]	@ (800c990 <_printf_float+0x2d4>)
 800c78e:	2b00      	cmp	r3, #0
 800c790:	bfbc      	itt	lt
 800c792:	232d      	movlt	r3, #45	@ 0x2d
 800c794:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c798:	4b7e      	ldr	r3, [pc, #504]	@ (800c994 <_printf_float+0x2d8>)
 800c79a:	e7d4      	b.n	800c746 <_printf_float+0x8a>
 800c79c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c7a0:	6863      	ldr	r3, [r4, #4]
 800c7a2:	9206      	str	r2, [sp, #24]
 800c7a4:	1c5a      	adds	r2, r3, #1
 800c7a6:	d13b      	bne.n	800c820 <_printf_float+0x164>
 800c7a8:	2306      	movs	r3, #6
 800c7aa:	6063      	str	r3, [r4, #4]
 800c7ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	4628      	mov	r0, r5
 800c7b4:	6022      	str	r2, [r4, #0]
 800c7b6:	9303      	str	r3, [sp, #12]
 800c7b8:	ab0a      	add	r3, sp, #40	@ 0x28
 800c7ba:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c7be:	ab09      	add	r3, sp, #36	@ 0x24
 800c7c0:	ec49 8b10 	vmov	d0, r8, r9
 800c7c4:	9300      	str	r3, [sp, #0]
 800c7c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c7ca:	6861      	ldr	r1, [r4, #4]
 800c7cc:	f7ff fed7 	bl	800c57e <__cvt>
 800c7d0:	9b06      	ldr	r3, [sp, #24]
 800c7d2:	4680      	mov	r8, r0
 800c7d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c7d6:	2b47      	cmp	r3, #71	@ 0x47
 800c7d8:	d129      	bne.n	800c82e <_printf_float+0x172>
 800c7da:	1cc8      	adds	r0, r1, #3
 800c7dc:	db02      	blt.n	800c7e4 <_printf_float+0x128>
 800c7de:	6863      	ldr	r3, [r4, #4]
 800c7e0:	4299      	cmp	r1, r3
 800c7e2:	dd41      	ble.n	800c868 <_printf_float+0x1ac>
 800c7e4:	f1aa 0a02 	sub.w	sl, sl, #2
 800c7e8:	fa5f fa8a 	uxtb.w	sl, sl
 800c7ec:	3901      	subs	r1, #1
 800c7ee:	4652      	mov	r2, sl
 800c7f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c7f4:	9109      	str	r1, [sp, #36]	@ 0x24
 800c7f6:	f7ff ff27 	bl	800c648 <__exponent>
 800c7fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c7fc:	4681      	mov	r9, r0
 800c7fe:	1813      	adds	r3, r2, r0
 800c800:	2a01      	cmp	r2, #1
 800c802:	6123      	str	r3, [r4, #16]
 800c804:	dc02      	bgt.n	800c80c <_printf_float+0x150>
 800c806:	6822      	ldr	r2, [r4, #0]
 800c808:	07d2      	lsls	r2, r2, #31
 800c80a:	d501      	bpl.n	800c810 <_printf_float+0x154>
 800c80c:	3301      	adds	r3, #1
 800c80e:	6123      	str	r3, [r4, #16]
 800c810:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c814:	2b00      	cmp	r3, #0
 800c816:	d0a2      	beq.n	800c75e <_printf_float+0xa2>
 800c818:	232d      	movs	r3, #45	@ 0x2d
 800c81a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c81e:	e79e      	b.n	800c75e <_printf_float+0xa2>
 800c820:	9a06      	ldr	r2, [sp, #24]
 800c822:	2a47      	cmp	r2, #71	@ 0x47
 800c824:	d1c2      	bne.n	800c7ac <_printf_float+0xf0>
 800c826:	2b00      	cmp	r3, #0
 800c828:	d1c0      	bne.n	800c7ac <_printf_float+0xf0>
 800c82a:	2301      	movs	r3, #1
 800c82c:	e7bd      	b.n	800c7aa <_printf_float+0xee>
 800c82e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c832:	d9db      	bls.n	800c7ec <_printf_float+0x130>
 800c834:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c838:	d118      	bne.n	800c86c <_printf_float+0x1b0>
 800c83a:	2900      	cmp	r1, #0
 800c83c:	6863      	ldr	r3, [r4, #4]
 800c83e:	dd0b      	ble.n	800c858 <_printf_float+0x19c>
 800c840:	6121      	str	r1, [r4, #16]
 800c842:	b913      	cbnz	r3, 800c84a <_printf_float+0x18e>
 800c844:	6822      	ldr	r2, [r4, #0]
 800c846:	07d0      	lsls	r0, r2, #31
 800c848:	d502      	bpl.n	800c850 <_printf_float+0x194>
 800c84a:	3301      	adds	r3, #1
 800c84c:	440b      	add	r3, r1
 800c84e:	6123      	str	r3, [r4, #16]
 800c850:	f04f 0900 	mov.w	r9, #0
 800c854:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c856:	e7db      	b.n	800c810 <_printf_float+0x154>
 800c858:	b913      	cbnz	r3, 800c860 <_printf_float+0x1a4>
 800c85a:	6822      	ldr	r2, [r4, #0]
 800c85c:	07d2      	lsls	r2, r2, #31
 800c85e:	d501      	bpl.n	800c864 <_printf_float+0x1a8>
 800c860:	3302      	adds	r3, #2
 800c862:	e7f4      	b.n	800c84e <_printf_float+0x192>
 800c864:	2301      	movs	r3, #1
 800c866:	e7f2      	b.n	800c84e <_printf_float+0x192>
 800c868:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c86c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c86e:	4299      	cmp	r1, r3
 800c870:	db05      	blt.n	800c87e <_printf_float+0x1c2>
 800c872:	6823      	ldr	r3, [r4, #0]
 800c874:	6121      	str	r1, [r4, #16]
 800c876:	07d8      	lsls	r0, r3, #31
 800c878:	d5ea      	bpl.n	800c850 <_printf_float+0x194>
 800c87a:	1c4b      	adds	r3, r1, #1
 800c87c:	e7e7      	b.n	800c84e <_printf_float+0x192>
 800c87e:	2900      	cmp	r1, #0
 800c880:	bfd4      	ite	le
 800c882:	f1c1 0202 	rsble	r2, r1, #2
 800c886:	2201      	movgt	r2, #1
 800c888:	4413      	add	r3, r2
 800c88a:	e7e0      	b.n	800c84e <_printf_float+0x192>
 800c88c:	6823      	ldr	r3, [r4, #0]
 800c88e:	055a      	lsls	r2, r3, #21
 800c890:	d407      	bmi.n	800c8a2 <_printf_float+0x1e6>
 800c892:	6923      	ldr	r3, [r4, #16]
 800c894:	4642      	mov	r2, r8
 800c896:	4631      	mov	r1, r6
 800c898:	4628      	mov	r0, r5
 800c89a:	47b8      	blx	r7
 800c89c:	3001      	adds	r0, #1
 800c89e:	d12b      	bne.n	800c8f8 <_printf_float+0x23c>
 800c8a0:	e767      	b.n	800c772 <_printf_float+0xb6>
 800c8a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c8a6:	f240 80dd 	bls.w	800ca64 <_printf_float+0x3a8>
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c8b2:	f7f4 f91d 	bl	8000af0 <__aeabi_dcmpeq>
 800c8b6:	2800      	cmp	r0, #0
 800c8b8:	d033      	beq.n	800c922 <_printf_float+0x266>
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	4a36      	ldr	r2, [pc, #216]	@ (800c998 <_printf_float+0x2dc>)
 800c8be:	4631      	mov	r1, r6
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	47b8      	blx	r7
 800c8c4:	3001      	adds	r0, #1
 800c8c6:	f43f af54 	beq.w	800c772 <_printf_float+0xb6>
 800c8ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c8ce:	4543      	cmp	r3, r8
 800c8d0:	db02      	blt.n	800c8d8 <_printf_float+0x21c>
 800c8d2:	6823      	ldr	r3, [r4, #0]
 800c8d4:	07d8      	lsls	r0, r3, #31
 800c8d6:	d50f      	bpl.n	800c8f8 <_printf_float+0x23c>
 800c8d8:	4631      	mov	r1, r6
 800c8da:	4628      	mov	r0, r5
 800c8dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8e0:	47b8      	blx	r7
 800c8e2:	3001      	adds	r0, #1
 800c8e4:	f43f af45 	beq.w	800c772 <_printf_float+0xb6>
 800c8e8:	f04f 0900 	mov.w	r9, #0
 800c8ec:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8f0:	f104 0a1a 	add.w	sl, r4, #26
 800c8f4:	45c8      	cmp	r8, r9
 800c8f6:	dc09      	bgt.n	800c90c <_printf_float+0x250>
 800c8f8:	6823      	ldr	r3, [r4, #0]
 800c8fa:	079b      	lsls	r3, r3, #30
 800c8fc:	f100 8103 	bmi.w	800cb06 <_printf_float+0x44a>
 800c900:	68e0      	ldr	r0, [r4, #12]
 800c902:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c904:	4298      	cmp	r0, r3
 800c906:	bfb8      	it	lt
 800c908:	4618      	movlt	r0, r3
 800c90a:	e734      	b.n	800c776 <_printf_float+0xba>
 800c90c:	2301      	movs	r3, #1
 800c90e:	4652      	mov	r2, sl
 800c910:	4631      	mov	r1, r6
 800c912:	4628      	mov	r0, r5
 800c914:	47b8      	blx	r7
 800c916:	3001      	adds	r0, #1
 800c918:	f43f af2b 	beq.w	800c772 <_printf_float+0xb6>
 800c91c:	f109 0901 	add.w	r9, r9, #1
 800c920:	e7e8      	b.n	800c8f4 <_printf_float+0x238>
 800c922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c924:	2b00      	cmp	r3, #0
 800c926:	dc39      	bgt.n	800c99c <_printf_float+0x2e0>
 800c928:	2301      	movs	r3, #1
 800c92a:	4a1b      	ldr	r2, [pc, #108]	@ (800c998 <_printf_float+0x2dc>)
 800c92c:	4631      	mov	r1, r6
 800c92e:	4628      	mov	r0, r5
 800c930:	47b8      	blx	r7
 800c932:	3001      	adds	r0, #1
 800c934:	f43f af1d 	beq.w	800c772 <_printf_float+0xb6>
 800c938:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c93c:	ea59 0303 	orrs.w	r3, r9, r3
 800c940:	d102      	bne.n	800c948 <_printf_float+0x28c>
 800c942:	6823      	ldr	r3, [r4, #0]
 800c944:	07d9      	lsls	r1, r3, #31
 800c946:	d5d7      	bpl.n	800c8f8 <_printf_float+0x23c>
 800c948:	4631      	mov	r1, r6
 800c94a:	4628      	mov	r0, r5
 800c94c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c950:	47b8      	blx	r7
 800c952:	3001      	adds	r0, #1
 800c954:	f43f af0d 	beq.w	800c772 <_printf_float+0xb6>
 800c958:	f04f 0a00 	mov.w	sl, #0
 800c95c:	f104 0b1a 	add.w	fp, r4, #26
 800c960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c962:	425b      	negs	r3, r3
 800c964:	4553      	cmp	r3, sl
 800c966:	dc01      	bgt.n	800c96c <_printf_float+0x2b0>
 800c968:	464b      	mov	r3, r9
 800c96a:	e793      	b.n	800c894 <_printf_float+0x1d8>
 800c96c:	2301      	movs	r3, #1
 800c96e:	465a      	mov	r2, fp
 800c970:	4631      	mov	r1, r6
 800c972:	4628      	mov	r0, r5
 800c974:	47b8      	blx	r7
 800c976:	3001      	adds	r0, #1
 800c978:	f43f aefb 	beq.w	800c772 <_printf_float+0xb6>
 800c97c:	f10a 0a01 	add.w	sl, sl, #1
 800c980:	e7ee      	b.n	800c960 <_printf_float+0x2a4>
 800c982:	bf00      	nop
 800c984:	7fefffff 	.word	0x7fefffff
 800c988:	08010658 	.word	0x08010658
 800c98c:	0801065c 	.word	0x0801065c
 800c990:	08010660 	.word	0x08010660
 800c994:	08010664 	.word	0x08010664
 800c998:	08010668 	.word	0x08010668
 800c99c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c99e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c9a2:	4553      	cmp	r3, sl
 800c9a4:	bfa8      	it	ge
 800c9a6:	4653      	movge	r3, sl
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	4699      	mov	r9, r3
 800c9ac:	dc36      	bgt.n	800ca1c <_printf_float+0x360>
 800c9ae:	f04f 0b00 	mov.w	fp, #0
 800c9b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9b6:	f104 021a 	add.w	r2, r4, #26
 800c9ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c9bc:	9306      	str	r3, [sp, #24]
 800c9be:	eba3 0309 	sub.w	r3, r3, r9
 800c9c2:	455b      	cmp	r3, fp
 800c9c4:	dc31      	bgt.n	800ca2a <_printf_float+0x36e>
 800c9c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c8:	459a      	cmp	sl, r3
 800c9ca:	dc3a      	bgt.n	800ca42 <_printf_float+0x386>
 800c9cc:	6823      	ldr	r3, [r4, #0]
 800c9ce:	07da      	lsls	r2, r3, #31
 800c9d0:	d437      	bmi.n	800ca42 <_printf_float+0x386>
 800c9d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9d4:	ebaa 0903 	sub.w	r9, sl, r3
 800c9d8:	9b06      	ldr	r3, [sp, #24]
 800c9da:	ebaa 0303 	sub.w	r3, sl, r3
 800c9de:	4599      	cmp	r9, r3
 800c9e0:	bfa8      	it	ge
 800c9e2:	4699      	movge	r9, r3
 800c9e4:	f1b9 0f00 	cmp.w	r9, #0
 800c9e8:	dc33      	bgt.n	800ca52 <_printf_float+0x396>
 800c9ea:	f04f 0800 	mov.w	r8, #0
 800c9ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9f2:	f104 0b1a 	add.w	fp, r4, #26
 800c9f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9f8:	ebaa 0303 	sub.w	r3, sl, r3
 800c9fc:	eba3 0309 	sub.w	r3, r3, r9
 800ca00:	4543      	cmp	r3, r8
 800ca02:	f77f af79 	ble.w	800c8f8 <_printf_float+0x23c>
 800ca06:	2301      	movs	r3, #1
 800ca08:	465a      	mov	r2, fp
 800ca0a:	4631      	mov	r1, r6
 800ca0c:	4628      	mov	r0, r5
 800ca0e:	47b8      	blx	r7
 800ca10:	3001      	adds	r0, #1
 800ca12:	f43f aeae 	beq.w	800c772 <_printf_float+0xb6>
 800ca16:	f108 0801 	add.w	r8, r8, #1
 800ca1a:	e7ec      	b.n	800c9f6 <_printf_float+0x33a>
 800ca1c:	4642      	mov	r2, r8
 800ca1e:	4631      	mov	r1, r6
 800ca20:	4628      	mov	r0, r5
 800ca22:	47b8      	blx	r7
 800ca24:	3001      	adds	r0, #1
 800ca26:	d1c2      	bne.n	800c9ae <_printf_float+0x2f2>
 800ca28:	e6a3      	b.n	800c772 <_printf_float+0xb6>
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	4631      	mov	r1, r6
 800ca2e:	4628      	mov	r0, r5
 800ca30:	9206      	str	r2, [sp, #24]
 800ca32:	47b8      	blx	r7
 800ca34:	3001      	adds	r0, #1
 800ca36:	f43f ae9c 	beq.w	800c772 <_printf_float+0xb6>
 800ca3a:	f10b 0b01 	add.w	fp, fp, #1
 800ca3e:	9a06      	ldr	r2, [sp, #24]
 800ca40:	e7bb      	b.n	800c9ba <_printf_float+0x2fe>
 800ca42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca46:	4631      	mov	r1, r6
 800ca48:	4628      	mov	r0, r5
 800ca4a:	47b8      	blx	r7
 800ca4c:	3001      	adds	r0, #1
 800ca4e:	d1c0      	bne.n	800c9d2 <_printf_float+0x316>
 800ca50:	e68f      	b.n	800c772 <_printf_float+0xb6>
 800ca52:	9a06      	ldr	r2, [sp, #24]
 800ca54:	464b      	mov	r3, r9
 800ca56:	4631      	mov	r1, r6
 800ca58:	4628      	mov	r0, r5
 800ca5a:	4442      	add	r2, r8
 800ca5c:	47b8      	blx	r7
 800ca5e:	3001      	adds	r0, #1
 800ca60:	d1c3      	bne.n	800c9ea <_printf_float+0x32e>
 800ca62:	e686      	b.n	800c772 <_printf_float+0xb6>
 800ca64:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ca68:	f1ba 0f01 	cmp.w	sl, #1
 800ca6c:	dc01      	bgt.n	800ca72 <_printf_float+0x3b6>
 800ca6e:	07db      	lsls	r3, r3, #31
 800ca70:	d536      	bpl.n	800cae0 <_printf_float+0x424>
 800ca72:	2301      	movs	r3, #1
 800ca74:	4642      	mov	r2, r8
 800ca76:	4631      	mov	r1, r6
 800ca78:	4628      	mov	r0, r5
 800ca7a:	47b8      	blx	r7
 800ca7c:	3001      	adds	r0, #1
 800ca7e:	f43f ae78 	beq.w	800c772 <_printf_float+0xb6>
 800ca82:	4631      	mov	r1, r6
 800ca84:	4628      	mov	r0, r5
 800ca86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca8a:	47b8      	blx	r7
 800ca8c:	3001      	adds	r0, #1
 800ca8e:	f43f ae70 	beq.w	800c772 <_printf_float+0xb6>
 800ca92:	2200      	movs	r2, #0
 800ca94:	2300      	movs	r3, #0
 800ca96:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ca9e:	f7f4 f827 	bl	8000af0 <__aeabi_dcmpeq>
 800caa2:	b9c0      	cbnz	r0, 800cad6 <_printf_float+0x41a>
 800caa4:	4653      	mov	r3, sl
 800caa6:	f108 0201 	add.w	r2, r8, #1
 800caaa:	4631      	mov	r1, r6
 800caac:	4628      	mov	r0, r5
 800caae:	47b8      	blx	r7
 800cab0:	3001      	adds	r0, #1
 800cab2:	d10c      	bne.n	800cace <_printf_float+0x412>
 800cab4:	e65d      	b.n	800c772 <_printf_float+0xb6>
 800cab6:	2301      	movs	r3, #1
 800cab8:	465a      	mov	r2, fp
 800caba:	4631      	mov	r1, r6
 800cabc:	4628      	mov	r0, r5
 800cabe:	47b8      	blx	r7
 800cac0:	3001      	adds	r0, #1
 800cac2:	f43f ae56 	beq.w	800c772 <_printf_float+0xb6>
 800cac6:	f108 0801 	add.w	r8, r8, #1
 800caca:	45d0      	cmp	r8, sl
 800cacc:	dbf3      	blt.n	800cab6 <_printf_float+0x3fa>
 800cace:	464b      	mov	r3, r9
 800cad0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cad4:	e6df      	b.n	800c896 <_printf_float+0x1da>
 800cad6:	f04f 0800 	mov.w	r8, #0
 800cada:	f104 0b1a 	add.w	fp, r4, #26
 800cade:	e7f4      	b.n	800caca <_printf_float+0x40e>
 800cae0:	2301      	movs	r3, #1
 800cae2:	4642      	mov	r2, r8
 800cae4:	e7e1      	b.n	800caaa <_printf_float+0x3ee>
 800cae6:	2301      	movs	r3, #1
 800cae8:	464a      	mov	r2, r9
 800caea:	4631      	mov	r1, r6
 800caec:	4628      	mov	r0, r5
 800caee:	47b8      	blx	r7
 800caf0:	3001      	adds	r0, #1
 800caf2:	f43f ae3e 	beq.w	800c772 <_printf_float+0xb6>
 800caf6:	f108 0801 	add.w	r8, r8, #1
 800cafa:	68e3      	ldr	r3, [r4, #12]
 800cafc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cafe:	1a5b      	subs	r3, r3, r1
 800cb00:	4543      	cmp	r3, r8
 800cb02:	dcf0      	bgt.n	800cae6 <_printf_float+0x42a>
 800cb04:	e6fc      	b.n	800c900 <_printf_float+0x244>
 800cb06:	f04f 0800 	mov.w	r8, #0
 800cb0a:	f104 0919 	add.w	r9, r4, #25
 800cb0e:	e7f4      	b.n	800cafa <_printf_float+0x43e>

0800cb10 <_printf_common>:
 800cb10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb14:	4616      	mov	r6, r2
 800cb16:	4698      	mov	r8, r3
 800cb18:	688a      	ldr	r2, [r1, #8]
 800cb1a:	4607      	mov	r7, r0
 800cb1c:	690b      	ldr	r3, [r1, #16]
 800cb1e:	460c      	mov	r4, r1
 800cb20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb24:	4293      	cmp	r3, r2
 800cb26:	bfb8      	it	lt
 800cb28:	4613      	movlt	r3, r2
 800cb2a:	6033      	str	r3, [r6, #0]
 800cb2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cb30:	b10a      	cbz	r2, 800cb36 <_printf_common+0x26>
 800cb32:	3301      	adds	r3, #1
 800cb34:	6033      	str	r3, [r6, #0]
 800cb36:	6823      	ldr	r3, [r4, #0]
 800cb38:	0699      	lsls	r1, r3, #26
 800cb3a:	bf42      	ittt	mi
 800cb3c:	6833      	ldrmi	r3, [r6, #0]
 800cb3e:	3302      	addmi	r3, #2
 800cb40:	6033      	strmi	r3, [r6, #0]
 800cb42:	6825      	ldr	r5, [r4, #0]
 800cb44:	f015 0506 	ands.w	r5, r5, #6
 800cb48:	d106      	bne.n	800cb58 <_printf_common+0x48>
 800cb4a:	f104 0a19 	add.w	sl, r4, #25
 800cb4e:	68e3      	ldr	r3, [r4, #12]
 800cb50:	6832      	ldr	r2, [r6, #0]
 800cb52:	1a9b      	subs	r3, r3, r2
 800cb54:	42ab      	cmp	r3, r5
 800cb56:	dc2b      	bgt.n	800cbb0 <_printf_common+0xa0>
 800cb58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb5c:	6822      	ldr	r2, [r4, #0]
 800cb5e:	3b00      	subs	r3, #0
 800cb60:	bf18      	it	ne
 800cb62:	2301      	movne	r3, #1
 800cb64:	0692      	lsls	r2, r2, #26
 800cb66:	d430      	bmi.n	800cbca <_printf_common+0xba>
 800cb68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cb6c:	4641      	mov	r1, r8
 800cb6e:	4638      	mov	r0, r7
 800cb70:	47c8      	blx	r9
 800cb72:	3001      	adds	r0, #1
 800cb74:	d023      	beq.n	800cbbe <_printf_common+0xae>
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	341a      	adds	r4, #26
 800cb7a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cb7e:	f003 0306 	and.w	r3, r3, #6
 800cb82:	2b04      	cmp	r3, #4
 800cb84:	bf0a      	itet	eq
 800cb86:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cb8a:	2500      	movne	r5, #0
 800cb8c:	6833      	ldreq	r3, [r6, #0]
 800cb8e:	f04f 0600 	mov.w	r6, #0
 800cb92:	bf08      	it	eq
 800cb94:	1aed      	subeq	r5, r5, r3
 800cb96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cb9a:	bf08      	it	eq
 800cb9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cba0:	4293      	cmp	r3, r2
 800cba2:	bfc4      	itt	gt
 800cba4:	1a9b      	subgt	r3, r3, r2
 800cba6:	18ed      	addgt	r5, r5, r3
 800cba8:	42b5      	cmp	r5, r6
 800cbaa:	d11a      	bne.n	800cbe2 <_printf_common+0xd2>
 800cbac:	2000      	movs	r0, #0
 800cbae:	e008      	b.n	800cbc2 <_printf_common+0xb2>
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	4652      	mov	r2, sl
 800cbb4:	4641      	mov	r1, r8
 800cbb6:	4638      	mov	r0, r7
 800cbb8:	47c8      	blx	r9
 800cbba:	3001      	adds	r0, #1
 800cbbc:	d103      	bne.n	800cbc6 <_printf_common+0xb6>
 800cbbe:	f04f 30ff 	mov.w	r0, #4294967295
 800cbc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbc6:	3501      	adds	r5, #1
 800cbc8:	e7c1      	b.n	800cb4e <_printf_common+0x3e>
 800cbca:	18e1      	adds	r1, r4, r3
 800cbcc:	1c5a      	adds	r2, r3, #1
 800cbce:	2030      	movs	r0, #48	@ 0x30
 800cbd0:	3302      	adds	r3, #2
 800cbd2:	4422      	add	r2, r4
 800cbd4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cbd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cbdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cbe0:	e7c2      	b.n	800cb68 <_printf_common+0x58>
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	4622      	mov	r2, r4
 800cbe6:	4641      	mov	r1, r8
 800cbe8:	4638      	mov	r0, r7
 800cbea:	47c8      	blx	r9
 800cbec:	3001      	adds	r0, #1
 800cbee:	d0e6      	beq.n	800cbbe <_printf_common+0xae>
 800cbf0:	3601      	adds	r6, #1
 800cbf2:	e7d9      	b.n	800cba8 <_printf_common+0x98>

0800cbf4 <_printf_i>:
 800cbf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbf8:	7e0f      	ldrb	r7, [r1, #24]
 800cbfa:	4691      	mov	r9, r2
 800cbfc:	4680      	mov	r8, r0
 800cbfe:	460c      	mov	r4, r1
 800cc00:	2f78      	cmp	r7, #120	@ 0x78
 800cc02:	469a      	mov	sl, r3
 800cc04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc0a:	d807      	bhi.n	800cc1c <_printf_i+0x28>
 800cc0c:	2f62      	cmp	r7, #98	@ 0x62
 800cc0e:	d80a      	bhi.n	800cc26 <_printf_i+0x32>
 800cc10:	2f00      	cmp	r7, #0
 800cc12:	f000 80d2 	beq.w	800cdba <_printf_i+0x1c6>
 800cc16:	2f58      	cmp	r7, #88	@ 0x58
 800cc18:	f000 80b9 	beq.w	800cd8e <_printf_i+0x19a>
 800cc1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc24:	e03a      	b.n	800cc9c <_printf_i+0xa8>
 800cc26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc2a:	2b15      	cmp	r3, #21
 800cc2c:	d8f6      	bhi.n	800cc1c <_printf_i+0x28>
 800cc2e:	a101      	add	r1, pc, #4	@ (adr r1, 800cc34 <_printf_i+0x40>)
 800cc30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc34:	0800cc8d 	.word	0x0800cc8d
 800cc38:	0800cca1 	.word	0x0800cca1
 800cc3c:	0800cc1d 	.word	0x0800cc1d
 800cc40:	0800cc1d 	.word	0x0800cc1d
 800cc44:	0800cc1d 	.word	0x0800cc1d
 800cc48:	0800cc1d 	.word	0x0800cc1d
 800cc4c:	0800cca1 	.word	0x0800cca1
 800cc50:	0800cc1d 	.word	0x0800cc1d
 800cc54:	0800cc1d 	.word	0x0800cc1d
 800cc58:	0800cc1d 	.word	0x0800cc1d
 800cc5c:	0800cc1d 	.word	0x0800cc1d
 800cc60:	0800cda1 	.word	0x0800cda1
 800cc64:	0800cccb 	.word	0x0800cccb
 800cc68:	0800cd5b 	.word	0x0800cd5b
 800cc6c:	0800cc1d 	.word	0x0800cc1d
 800cc70:	0800cc1d 	.word	0x0800cc1d
 800cc74:	0800cdc3 	.word	0x0800cdc3
 800cc78:	0800cc1d 	.word	0x0800cc1d
 800cc7c:	0800cccb 	.word	0x0800cccb
 800cc80:	0800cc1d 	.word	0x0800cc1d
 800cc84:	0800cc1d 	.word	0x0800cc1d
 800cc88:	0800cd63 	.word	0x0800cd63
 800cc8c:	6833      	ldr	r3, [r6, #0]
 800cc8e:	1d1a      	adds	r2, r3, #4
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	6032      	str	r2, [r6, #0]
 800cc94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	e09d      	b.n	800cddc <_printf_i+0x1e8>
 800cca0:	6833      	ldr	r3, [r6, #0]
 800cca2:	6820      	ldr	r0, [r4, #0]
 800cca4:	1d19      	adds	r1, r3, #4
 800cca6:	6031      	str	r1, [r6, #0]
 800cca8:	0606      	lsls	r6, r0, #24
 800ccaa:	d501      	bpl.n	800ccb0 <_printf_i+0xbc>
 800ccac:	681d      	ldr	r5, [r3, #0]
 800ccae:	e003      	b.n	800ccb8 <_printf_i+0xc4>
 800ccb0:	0645      	lsls	r5, r0, #25
 800ccb2:	d5fb      	bpl.n	800ccac <_printf_i+0xb8>
 800ccb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ccb8:	2d00      	cmp	r5, #0
 800ccba:	da03      	bge.n	800ccc4 <_printf_i+0xd0>
 800ccbc:	232d      	movs	r3, #45	@ 0x2d
 800ccbe:	426d      	negs	r5, r5
 800ccc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ccc4:	4859      	ldr	r0, [pc, #356]	@ (800ce2c <_printf_i+0x238>)
 800ccc6:	230a      	movs	r3, #10
 800ccc8:	e011      	b.n	800ccee <_printf_i+0xfa>
 800ccca:	6821      	ldr	r1, [r4, #0]
 800cccc:	6833      	ldr	r3, [r6, #0]
 800ccce:	0608      	lsls	r0, r1, #24
 800ccd0:	f853 5b04 	ldr.w	r5, [r3], #4
 800ccd4:	d402      	bmi.n	800ccdc <_printf_i+0xe8>
 800ccd6:	0649      	lsls	r1, r1, #25
 800ccd8:	bf48      	it	mi
 800ccda:	b2ad      	uxthmi	r5, r5
 800ccdc:	2f6f      	cmp	r7, #111	@ 0x6f
 800ccde:	6033      	str	r3, [r6, #0]
 800cce0:	4852      	ldr	r0, [pc, #328]	@ (800ce2c <_printf_i+0x238>)
 800cce2:	bf14      	ite	ne
 800cce4:	230a      	movne	r3, #10
 800cce6:	2308      	moveq	r3, #8
 800cce8:	2100      	movs	r1, #0
 800ccea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ccee:	6866      	ldr	r6, [r4, #4]
 800ccf0:	2e00      	cmp	r6, #0
 800ccf2:	60a6      	str	r6, [r4, #8]
 800ccf4:	bfa2      	ittt	ge
 800ccf6:	6821      	ldrge	r1, [r4, #0]
 800ccf8:	f021 0104 	bicge.w	r1, r1, #4
 800ccfc:	6021      	strge	r1, [r4, #0]
 800ccfe:	b90d      	cbnz	r5, 800cd04 <_printf_i+0x110>
 800cd00:	2e00      	cmp	r6, #0
 800cd02:	d04b      	beq.n	800cd9c <_printf_i+0x1a8>
 800cd04:	4616      	mov	r6, r2
 800cd06:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd0a:	fb03 5711 	mls	r7, r3, r1, r5
 800cd0e:	5dc7      	ldrb	r7, [r0, r7]
 800cd10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd14:	462f      	mov	r7, r5
 800cd16:	460d      	mov	r5, r1
 800cd18:	42bb      	cmp	r3, r7
 800cd1a:	d9f4      	bls.n	800cd06 <_printf_i+0x112>
 800cd1c:	2b08      	cmp	r3, #8
 800cd1e:	d10b      	bne.n	800cd38 <_printf_i+0x144>
 800cd20:	6823      	ldr	r3, [r4, #0]
 800cd22:	07df      	lsls	r7, r3, #31
 800cd24:	d508      	bpl.n	800cd38 <_printf_i+0x144>
 800cd26:	6923      	ldr	r3, [r4, #16]
 800cd28:	6861      	ldr	r1, [r4, #4]
 800cd2a:	4299      	cmp	r1, r3
 800cd2c:	bfde      	ittt	le
 800cd2e:	2330      	movle	r3, #48	@ 0x30
 800cd30:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd34:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cd38:	1b92      	subs	r2, r2, r6
 800cd3a:	6122      	str	r2, [r4, #16]
 800cd3c:	464b      	mov	r3, r9
 800cd3e:	aa03      	add	r2, sp, #12
 800cd40:	4621      	mov	r1, r4
 800cd42:	4640      	mov	r0, r8
 800cd44:	f8cd a000 	str.w	sl, [sp]
 800cd48:	f7ff fee2 	bl	800cb10 <_printf_common>
 800cd4c:	3001      	adds	r0, #1
 800cd4e:	d14a      	bne.n	800cde6 <_printf_i+0x1f2>
 800cd50:	f04f 30ff 	mov.w	r0, #4294967295
 800cd54:	b004      	add	sp, #16
 800cd56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd5a:	6823      	ldr	r3, [r4, #0]
 800cd5c:	f043 0320 	orr.w	r3, r3, #32
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	2778      	movs	r7, #120	@ 0x78
 800cd64:	4832      	ldr	r0, [pc, #200]	@ (800ce30 <_printf_i+0x23c>)
 800cd66:	6823      	ldr	r3, [r4, #0]
 800cd68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cd6c:	061f      	lsls	r7, r3, #24
 800cd6e:	6831      	ldr	r1, [r6, #0]
 800cd70:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd74:	d402      	bmi.n	800cd7c <_printf_i+0x188>
 800cd76:	065f      	lsls	r7, r3, #25
 800cd78:	bf48      	it	mi
 800cd7a:	b2ad      	uxthmi	r5, r5
 800cd7c:	6031      	str	r1, [r6, #0]
 800cd7e:	07d9      	lsls	r1, r3, #31
 800cd80:	bf44      	itt	mi
 800cd82:	f043 0320 	orrmi.w	r3, r3, #32
 800cd86:	6023      	strmi	r3, [r4, #0]
 800cd88:	b11d      	cbz	r5, 800cd92 <_printf_i+0x19e>
 800cd8a:	2310      	movs	r3, #16
 800cd8c:	e7ac      	b.n	800cce8 <_printf_i+0xf4>
 800cd8e:	4827      	ldr	r0, [pc, #156]	@ (800ce2c <_printf_i+0x238>)
 800cd90:	e7e9      	b.n	800cd66 <_printf_i+0x172>
 800cd92:	6823      	ldr	r3, [r4, #0]
 800cd94:	f023 0320 	bic.w	r3, r3, #32
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	e7f6      	b.n	800cd8a <_printf_i+0x196>
 800cd9c:	4616      	mov	r6, r2
 800cd9e:	e7bd      	b.n	800cd1c <_printf_i+0x128>
 800cda0:	6833      	ldr	r3, [r6, #0]
 800cda2:	6825      	ldr	r5, [r4, #0]
 800cda4:	1d18      	adds	r0, r3, #4
 800cda6:	6961      	ldr	r1, [r4, #20]
 800cda8:	6030      	str	r0, [r6, #0]
 800cdaa:	062e      	lsls	r6, r5, #24
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	d501      	bpl.n	800cdb4 <_printf_i+0x1c0>
 800cdb0:	6019      	str	r1, [r3, #0]
 800cdb2:	e002      	b.n	800cdba <_printf_i+0x1c6>
 800cdb4:	0668      	lsls	r0, r5, #25
 800cdb6:	d5fb      	bpl.n	800cdb0 <_printf_i+0x1bc>
 800cdb8:	8019      	strh	r1, [r3, #0]
 800cdba:	2300      	movs	r3, #0
 800cdbc:	4616      	mov	r6, r2
 800cdbe:	6123      	str	r3, [r4, #16]
 800cdc0:	e7bc      	b.n	800cd3c <_printf_i+0x148>
 800cdc2:	6833      	ldr	r3, [r6, #0]
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	1d1a      	adds	r2, r3, #4
 800cdc8:	6032      	str	r2, [r6, #0]
 800cdca:	681e      	ldr	r6, [r3, #0]
 800cdcc:	6862      	ldr	r2, [r4, #4]
 800cdce:	4630      	mov	r0, r6
 800cdd0:	f000 f9d5 	bl	800d17e <memchr>
 800cdd4:	b108      	cbz	r0, 800cdda <_printf_i+0x1e6>
 800cdd6:	1b80      	subs	r0, r0, r6
 800cdd8:	6060      	str	r0, [r4, #4]
 800cdda:	6863      	ldr	r3, [r4, #4]
 800cddc:	6123      	str	r3, [r4, #16]
 800cdde:	2300      	movs	r3, #0
 800cde0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cde4:	e7aa      	b.n	800cd3c <_printf_i+0x148>
 800cde6:	6923      	ldr	r3, [r4, #16]
 800cde8:	4632      	mov	r2, r6
 800cdea:	4649      	mov	r1, r9
 800cdec:	4640      	mov	r0, r8
 800cdee:	47d0      	blx	sl
 800cdf0:	3001      	adds	r0, #1
 800cdf2:	d0ad      	beq.n	800cd50 <_printf_i+0x15c>
 800cdf4:	6823      	ldr	r3, [r4, #0]
 800cdf6:	079b      	lsls	r3, r3, #30
 800cdf8:	d413      	bmi.n	800ce22 <_printf_i+0x22e>
 800cdfa:	68e0      	ldr	r0, [r4, #12]
 800cdfc:	9b03      	ldr	r3, [sp, #12]
 800cdfe:	4298      	cmp	r0, r3
 800ce00:	bfb8      	it	lt
 800ce02:	4618      	movlt	r0, r3
 800ce04:	e7a6      	b.n	800cd54 <_printf_i+0x160>
 800ce06:	2301      	movs	r3, #1
 800ce08:	4632      	mov	r2, r6
 800ce0a:	4649      	mov	r1, r9
 800ce0c:	4640      	mov	r0, r8
 800ce0e:	47d0      	blx	sl
 800ce10:	3001      	adds	r0, #1
 800ce12:	d09d      	beq.n	800cd50 <_printf_i+0x15c>
 800ce14:	3501      	adds	r5, #1
 800ce16:	68e3      	ldr	r3, [r4, #12]
 800ce18:	9903      	ldr	r1, [sp, #12]
 800ce1a:	1a5b      	subs	r3, r3, r1
 800ce1c:	42ab      	cmp	r3, r5
 800ce1e:	dcf2      	bgt.n	800ce06 <_printf_i+0x212>
 800ce20:	e7eb      	b.n	800cdfa <_printf_i+0x206>
 800ce22:	2500      	movs	r5, #0
 800ce24:	f104 0619 	add.w	r6, r4, #25
 800ce28:	e7f5      	b.n	800ce16 <_printf_i+0x222>
 800ce2a:	bf00      	nop
 800ce2c:	0801066a 	.word	0x0801066a
 800ce30:	0801067b 	.word	0x0801067b

0800ce34 <std>:
 800ce34:	2300      	movs	r3, #0
 800ce36:	b510      	push	{r4, lr}
 800ce38:	4604      	mov	r4, r0
 800ce3a:	6083      	str	r3, [r0, #8]
 800ce3c:	8181      	strh	r1, [r0, #12]
 800ce3e:	4619      	mov	r1, r3
 800ce40:	6643      	str	r3, [r0, #100]	@ 0x64
 800ce42:	81c2      	strh	r2, [r0, #14]
 800ce44:	2208      	movs	r2, #8
 800ce46:	6183      	str	r3, [r0, #24]
 800ce48:	e9c0 3300 	strd	r3, r3, [r0]
 800ce4c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce50:	305c      	adds	r0, #92	@ 0x5c
 800ce52:	f000 f914 	bl	800d07e <memset>
 800ce56:	4b0d      	ldr	r3, [pc, #52]	@ (800ce8c <std+0x58>)
 800ce58:	6224      	str	r4, [r4, #32]
 800ce5a:	6263      	str	r3, [r4, #36]	@ 0x24
 800ce5c:	4b0c      	ldr	r3, [pc, #48]	@ (800ce90 <std+0x5c>)
 800ce5e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ce60:	4b0c      	ldr	r3, [pc, #48]	@ (800ce94 <std+0x60>)
 800ce62:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ce64:	4b0c      	ldr	r3, [pc, #48]	@ (800ce98 <std+0x64>)
 800ce66:	6323      	str	r3, [r4, #48]	@ 0x30
 800ce68:	4b0c      	ldr	r3, [pc, #48]	@ (800ce9c <std+0x68>)
 800ce6a:	429c      	cmp	r4, r3
 800ce6c:	d006      	beq.n	800ce7c <std+0x48>
 800ce6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ce72:	4294      	cmp	r4, r2
 800ce74:	d002      	beq.n	800ce7c <std+0x48>
 800ce76:	33d0      	adds	r3, #208	@ 0xd0
 800ce78:	429c      	cmp	r4, r3
 800ce7a:	d105      	bne.n	800ce88 <std+0x54>
 800ce7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ce80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce84:	f000 b978 	b.w	800d178 <__retarget_lock_init_recursive>
 800ce88:	bd10      	pop	{r4, pc}
 800ce8a:	bf00      	nop
 800ce8c:	0800cff9 	.word	0x0800cff9
 800ce90:	0800d01b 	.word	0x0800d01b
 800ce94:	0800d053 	.word	0x0800d053
 800ce98:	0800d077 	.word	0x0800d077
 800ce9c:	20003db8 	.word	0x20003db8

0800cea0 <stdio_exit_handler>:
 800cea0:	4a02      	ldr	r2, [pc, #8]	@ (800ceac <stdio_exit_handler+0xc>)
 800cea2:	4903      	ldr	r1, [pc, #12]	@ (800ceb0 <stdio_exit_handler+0x10>)
 800cea4:	4803      	ldr	r0, [pc, #12]	@ (800ceb4 <stdio_exit_handler+0x14>)
 800cea6:	f000 b869 	b.w	800cf7c <_fwalk_sglue>
 800ceaa:	bf00      	nop
 800ceac:	20000010 	.word	0x20000010
 800ceb0:	0800eb21 	.word	0x0800eb21
 800ceb4:	20000020 	.word	0x20000020

0800ceb8 <cleanup_stdio>:
 800ceb8:	6841      	ldr	r1, [r0, #4]
 800ceba:	4b0c      	ldr	r3, [pc, #48]	@ (800ceec <cleanup_stdio+0x34>)
 800cebc:	4299      	cmp	r1, r3
 800cebe:	b510      	push	{r4, lr}
 800cec0:	4604      	mov	r4, r0
 800cec2:	d001      	beq.n	800cec8 <cleanup_stdio+0x10>
 800cec4:	f001 fe2c 	bl	800eb20 <_fflush_r>
 800cec8:	68a1      	ldr	r1, [r4, #8]
 800ceca:	4b09      	ldr	r3, [pc, #36]	@ (800cef0 <cleanup_stdio+0x38>)
 800cecc:	4299      	cmp	r1, r3
 800cece:	d002      	beq.n	800ced6 <cleanup_stdio+0x1e>
 800ced0:	4620      	mov	r0, r4
 800ced2:	f001 fe25 	bl	800eb20 <_fflush_r>
 800ced6:	68e1      	ldr	r1, [r4, #12]
 800ced8:	4b06      	ldr	r3, [pc, #24]	@ (800cef4 <cleanup_stdio+0x3c>)
 800ceda:	4299      	cmp	r1, r3
 800cedc:	d004      	beq.n	800cee8 <cleanup_stdio+0x30>
 800cede:	4620      	mov	r0, r4
 800cee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cee4:	f001 be1c 	b.w	800eb20 <_fflush_r>
 800cee8:	bd10      	pop	{r4, pc}
 800ceea:	bf00      	nop
 800ceec:	20003db8 	.word	0x20003db8
 800cef0:	20003e20 	.word	0x20003e20
 800cef4:	20003e88 	.word	0x20003e88

0800cef8 <global_stdio_init.part.0>:
 800cef8:	b510      	push	{r4, lr}
 800cefa:	4b0b      	ldr	r3, [pc, #44]	@ (800cf28 <global_stdio_init.part.0+0x30>)
 800cefc:	2104      	movs	r1, #4
 800cefe:	4c0b      	ldr	r4, [pc, #44]	@ (800cf2c <global_stdio_init.part.0+0x34>)
 800cf00:	4a0b      	ldr	r2, [pc, #44]	@ (800cf30 <global_stdio_init.part.0+0x38>)
 800cf02:	4620      	mov	r0, r4
 800cf04:	601a      	str	r2, [r3, #0]
 800cf06:	2200      	movs	r2, #0
 800cf08:	f7ff ff94 	bl	800ce34 <std>
 800cf0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cf10:	2201      	movs	r2, #1
 800cf12:	2109      	movs	r1, #9
 800cf14:	f7ff ff8e 	bl	800ce34 <std>
 800cf18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cf1c:	2202      	movs	r2, #2
 800cf1e:	2112      	movs	r1, #18
 800cf20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf24:	f7ff bf86 	b.w	800ce34 <std>
 800cf28:	20003ef0 	.word	0x20003ef0
 800cf2c:	20003db8 	.word	0x20003db8
 800cf30:	0800cea1 	.word	0x0800cea1

0800cf34 <__sfp_lock_acquire>:
 800cf34:	4801      	ldr	r0, [pc, #4]	@ (800cf3c <__sfp_lock_acquire+0x8>)
 800cf36:	f000 b920 	b.w	800d17a <__retarget_lock_acquire_recursive>
 800cf3a:	bf00      	nop
 800cf3c:	20003ef9 	.word	0x20003ef9

0800cf40 <__sfp_lock_release>:
 800cf40:	4801      	ldr	r0, [pc, #4]	@ (800cf48 <__sfp_lock_release+0x8>)
 800cf42:	f000 b91b 	b.w	800d17c <__retarget_lock_release_recursive>
 800cf46:	bf00      	nop
 800cf48:	20003ef9 	.word	0x20003ef9

0800cf4c <__sinit>:
 800cf4c:	b510      	push	{r4, lr}
 800cf4e:	4604      	mov	r4, r0
 800cf50:	f7ff fff0 	bl	800cf34 <__sfp_lock_acquire>
 800cf54:	6a23      	ldr	r3, [r4, #32]
 800cf56:	b11b      	cbz	r3, 800cf60 <__sinit+0x14>
 800cf58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf5c:	f7ff bff0 	b.w	800cf40 <__sfp_lock_release>
 800cf60:	4b04      	ldr	r3, [pc, #16]	@ (800cf74 <__sinit+0x28>)
 800cf62:	6223      	str	r3, [r4, #32]
 800cf64:	4b04      	ldr	r3, [pc, #16]	@ (800cf78 <__sinit+0x2c>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d1f5      	bne.n	800cf58 <__sinit+0xc>
 800cf6c:	f7ff ffc4 	bl	800cef8 <global_stdio_init.part.0>
 800cf70:	e7f2      	b.n	800cf58 <__sinit+0xc>
 800cf72:	bf00      	nop
 800cf74:	0800ceb9 	.word	0x0800ceb9
 800cf78:	20003ef0 	.word	0x20003ef0

0800cf7c <_fwalk_sglue>:
 800cf7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf80:	4607      	mov	r7, r0
 800cf82:	4688      	mov	r8, r1
 800cf84:	4614      	mov	r4, r2
 800cf86:	2600      	movs	r6, #0
 800cf88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf8c:	f1b9 0901 	subs.w	r9, r9, #1
 800cf90:	d505      	bpl.n	800cf9e <_fwalk_sglue+0x22>
 800cf92:	6824      	ldr	r4, [r4, #0]
 800cf94:	2c00      	cmp	r4, #0
 800cf96:	d1f7      	bne.n	800cf88 <_fwalk_sglue+0xc>
 800cf98:	4630      	mov	r0, r6
 800cf9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf9e:	89ab      	ldrh	r3, [r5, #12]
 800cfa0:	2b01      	cmp	r3, #1
 800cfa2:	d907      	bls.n	800cfb4 <_fwalk_sglue+0x38>
 800cfa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cfa8:	3301      	adds	r3, #1
 800cfaa:	d003      	beq.n	800cfb4 <_fwalk_sglue+0x38>
 800cfac:	4629      	mov	r1, r5
 800cfae:	4638      	mov	r0, r7
 800cfb0:	47c0      	blx	r8
 800cfb2:	4306      	orrs	r6, r0
 800cfb4:	3568      	adds	r5, #104	@ 0x68
 800cfb6:	e7e9      	b.n	800cf8c <_fwalk_sglue+0x10>

0800cfb8 <siprintf>:
 800cfb8:	b40e      	push	{r1, r2, r3}
 800cfba:	b500      	push	{lr}
 800cfbc:	b09c      	sub	sp, #112	@ 0x70
 800cfbe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cfc2:	ab1d      	add	r3, sp, #116	@ 0x74
 800cfc4:	9002      	str	r0, [sp, #8]
 800cfc6:	9006      	str	r0, [sp, #24]
 800cfc8:	9107      	str	r1, [sp, #28]
 800cfca:	9104      	str	r1, [sp, #16]
 800cfcc:	4808      	ldr	r0, [pc, #32]	@ (800cff0 <siprintf+0x38>)
 800cfce:	4909      	ldr	r1, [pc, #36]	@ (800cff4 <siprintf+0x3c>)
 800cfd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfd4:	9105      	str	r1, [sp, #20]
 800cfd6:	a902      	add	r1, sp, #8
 800cfd8:	6800      	ldr	r0, [r0, #0]
 800cfda:	9301      	str	r3, [sp, #4]
 800cfdc:	f001 fc20 	bl	800e820 <_svfiprintf_r>
 800cfe0:	9b02      	ldr	r3, [sp, #8]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	701a      	strb	r2, [r3, #0]
 800cfe6:	b01c      	add	sp, #112	@ 0x70
 800cfe8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfec:	b003      	add	sp, #12
 800cfee:	4770      	bx	lr
 800cff0:	2000001c 	.word	0x2000001c
 800cff4:	ffff0208 	.word	0xffff0208

0800cff8 <__sread>:
 800cff8:	b510      	push	{r4, lr}
 800cffa:	460c      	mov	r4, r1
 800cffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d000:	f000 f86c 	bl	800d0dc <_read_r>
 800d004:	2800      	cmp	r0, #0
 800d006:	bfab      	itete	ge
 800d008:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d00a:	89a3      	ldrhlt	r3, [r4, #12]
 800d00c:	181b      	addge	r3, r3, r0
 800d00e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d012:	bfac      	ite	ge
 800d014:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d016:	81a3      	strhlt	r3, [r4, #12]
 800d018:	bd10      	pop	{r4, pc}

0800d01a <__swrite>:
 800d01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d01e:	461f      	mov	r7, r3
 800d020:	898b      	ldrh	r3, [r1, #12]
 800d022:	4605      	mov	r5, r0
 800d024:	460c      	mov	r4, r1
 800d026:	05db      	lsls	r3, r3, #23
 800d028:	4616      	mov	r6, r2
 800d02a:	d505      	bpl.n	800d038 <__swrite+0x1e>
 800d02c:	2302      	movs	r3, #2
 800d02e:	2200      	movs	r2, #0
 800d030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d034:	f000 f840 	bl	800d0b8 <_lseek_r>
 800d038:	89a3      	ldrh	r3, [r4, #12]
 800d03a:	4632      	mov	r2, r6
 800d03c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d040:	4628      	mov	r0, r5
 800d042:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d046:	81a3      	strh	r3, [r4, #12]
 800d048:	463b      	mov	r3, r7
 800d04a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d04e:	f000 b857 	b.w	800d100 <_write_r>

0800d052 <__sseek>:
 800d052:	b510      	push	{r4, lr}
 800d054:	460c      	mov	r4, r1
 800d056:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d05a:	f000 f82d 	bl	800d0b8 <_lseek_r>
 800d05e:	1c43      	adds	r3, r0, #1
 800d060:	89a3      	ldrh	r3, [r4, #12]
 800d062:	bf15      	itete	ne
 800d064:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d066:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d06a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d06e:	81a3      	strheq	r3, [r4, #12]
 800d070:	bf18      	it	ne
 800d072:	81a3      	strhne	r3, [r4, #12]
 800d074:	bd10      	pop	{r4, pc}

0800d076 <__sclose>:
 800d076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d07a:	f000 b80d 	b.w	800d098 <_close_r>

0800d07e <memset>:
 800d07e:	4402      	add	r2, r0
 800d080:	4603      	mov	r3, r0
 800d082:	4293      	cmp	r3, r2
 800d084:	d100      	bne.n	800d088 <memset+0xa>
 800d086:	4770      	bx	lr
 800d088:	f803 1b01 	strb.w	r1, [r3], #1
 800d08c:	e7f9      	b.n	800d082 <memset+0x4>
	...

0800d090 <_localeconv_r>:
 800d090:	4800      	ldr	r0, [pc, #0]	@ (800d094 <_localeconv_r+0x4>)
 800d092:	4770      	bx	lr
 800d094:	2000015c 	.word	0x2000015c

0800d098 <_close_r>:
 800d098:	b538      	push	{r3, r4, r5, lr}
 800d09a:	2300      	movs	r3, #0
 800d09c:	4d05      	ldr	r5, [pc, #20]	@ (800d0b4 <_close_r+0x1c>)
 800d09e:	4604      	mov	r4, r0
 800d0a0:	4608      	mov	r0, r1
 800d0a2:	602b      	str	r3, [r5, #0]
 800d0a4:	f7f6 fe94 	bl	8003dd0 <_close>
 800d0a8:	1c43      	adds	r3, r0, #1
 800d0aa:	d102      	bne.n	800d0b2 <_close_r+0x1a>
 800d0ac:	682b      	ldr	r3, [r5, #0]
 800d0ae:	b103      	cbz	r3, 800d0b2 <_close_r+0x1a>
 800d0b0:	6023      	str	r3, [r4, #0]
 800d0b2:	bd38      	pop	{r3, r4, r5, pc}
 800d0b4:	20003ef4 	.word	0x20003ef4

0800d0b8 <_lseek_r>:
 800d0b8:	b538      	push	{r3, r4, r5, lr}
 800d0ba:	4604      	mov	r4, r0
 800d0bc:	4d06      	ldr	r5, [pc, #24]	@ (800d0d8 <_lseek_r+0x20>)
 800d0be:	4608      	mov	r0, r1
 800d0c0:	4611      	mov	r1, r2
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	602a      	str	r2, [r5, #0]
 800d0c6:	461a      	mov	r2, r3
 800d0c8:	f7f6 fea9 	bl	8003e1e <_lseek>
 800d0cc:	1c43      	adds	r3, r0, #1
 800d0ce:	d102      	bne.n	800d0d6 <_lseek_r+0x1e>
 800d0d0:	682b      	ldr	r3, [r5, #0]
 800d0d2:	b103      	cbz	r3, 800d0d6 <_lseek_r+0x1e>
 800d0d4:	6023      	str	r3, [r4, #0]
 800d0d6:	bd38      	pop	{r3, r4, r5, pc}
 800d0d8:	20003ef4 	.word	0x20003ef4

0800d0dc <_read_r>:
 800d0dc:	b538      	push	{r3, r4, r5, lr}
 800d0de:	4604      	mov	r4, r0
 800d0e0:	4d06      	ldr	r5, [pc, #24]	@ (800d0fc <_read_r+0x20>)
 800d0e2:	4608      	mov	r0, r1
 800d0e4:	4611      	mov	r1, r2
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	602a      	str	r2, [r5, #0]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	f7f6 fe37 	bl	8003d5e <_read>
 800d0f0:	1c43      	adds	r3, r0, #1
 800d0f2:	d102      	bne.n	800d0fa <_read_r+0x1e>
 800d0f4:	682b      	ldr	r3, [r5, #0]
 800d0f6:	b103      	cbz	r3, 800d0fa <_read_r+0x1e>
 800d0f8:	6023      	str	r3, [r4, #0]
 800d0fa:	bd38      	pop	{r3, r4, r5, pc}
 800d0fc:	20003ef4 	.word	0x20003ef4

0800d100 <_write_r>:
 800d100:	b538      	push	{r3, r4, r5, lr}
 800d102:	4604      	mov	r4, r0
 800d104:	4d06      	ldr	r5, [pc, #24]	@ (800d120 <_write_r+0x20>)
 800d106:	4608      	mov	r0, r1
 800d108:	4611      	mov	r1, r2
 800d10a:	2200      	movs	r2, #0
 800d10c:	602a      	str	r2, [r5, #0]
 800d10e:	461a      	mov	r2, r3
 800d110:	f7f6 fe42 	bl	8003d98 <_write>
 800d114:	1c43      	adds	r3, r0, #1
 800d116:	d102      	bne.n	800d11e <_write_r+0x1e>
 800d118:	682b      	ldr	r3, [r5, #0]
 800d11a:	b103      	cbz	r3, 800d11e <_write_r+0x1e>
 800d11c:	6023      	str	r3, [r4, #0]
 800d11e:	bd38      	pop	{r3, r4, r5, pc}
 800d120:	20003ef4 	.word	0x20003ef4

0800d124 <__errno>:
 800d124:	4b01      	ldr	r3, [pc, #4]	@ (800d12c <__errno+0x8>)
 800d126:	6818      	ldr	r0, [r3, #0]
 800d128:	4770      	bx	lr
 800d12a:	bf00      	nop
 800d12c:	2000001c 	.word	0x2000001c

0800d130 <__libc_init_array>:
 800d130:	b570      	push	{r4, r5, r6, lr}
 800d132:	4d0d      	ldr	r5, [pc, #52]	@ (800d168 <__libc_init_array+0x38>)
 800d134:	2600      	movs	r6, #0
 800d136:	4c0d      	ldr	r4, [pc, #52]	@ (800d16c <__libc_init_array+0x3c>)
 800d138:	1b64      	subs	r4, r4, r5
 800d13a:	10a4      	asrs	r4, r4, #2
 800d13c:	42a6      	cmp	r6, r4
 800d13e:	d109      	bne.n	800d154 <__libc_init_array+0x24>
 800d140:	4d0b      	ldr	r5, [pc, #44]	@ (800d170 <__libc_init_array+0x40>)
 800d142:	2600      	movs	r6, #0
 800d144:	4c0b      	ldr	r4, [pc, #44]	@ (800d174 <__libc_init_array+0x44>)
 800d146:	f002 f97b 	bl	800f440 <_init>
 800d14a:	1b64      	subs	r4, r4, r5
 800d14c:	10a4      	asrs	r4, r4, #2
 800d14e:	42a6      	cmp	r6, r4
 800d150:	d105      	bne.n	800d15e <__libc_init_array+0x2e>
 800d152:	bd70      	pop	{r4, r5, r6, pc}
 800d154:	f855 3b04 	ldr.w	r3, [r5], #4
 800d158:	3601      	adds	r6, #1
 800d15a:	4798      	blx	r3
 800d15c:	e7ee      	b.n	800d13c <__libc_init_array+0xc>
 800d15e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d162:	3601      	adds	r6, #1
 800d164:	4798      	blx	r3
 800d166:	e7f2      	b.n	800d14e <__libc_init_array+0x1e>
 800d168:	080109d0 	.word	0x080109d0
 800d16c:	080109d0 	.word	0x080109d0
 800d170:	080109d0 	.word	0x080109d0
 800d174:	080109d4 	.word	0x080109d4

0800d178 <__retarget_lock_init_recursive>:
 800d178:	4770      	bx	lr

0800d17a <__retarget_lock_acquire_recursive>:
 800d17a:	4770      	bx	lr

0800d17c <__retarget_lock_release_recursive>:
 800d17c:	4770      	bx	lr

0800d17e <memchr>:
 800d17e:	b2c9      	uxtb	r1, r1
 800d180:	4603      	mov	r3, r0
 800d182:	4402      	add	r2, r0
 800d184:	b510      	push	{r4, lr}
 800d186:	4293      	cmp	r3, r2
 800d188:	4618      	mov	r0, r3
 800d18a:	d101      	bne.n	800d190 <memchr+0x12>
 800d18c:	2000      	movs	r0, #0
 800d18e:	e003      	b.n	800d198 <memchr+0x1a>
 800d190:	7804      	ldrb	r4, [r0, #0]
 800d192:	3301      	adds	r3, #1
 800d194:	428c      	cmp	r4, r1
 800d196:	d1f6      	bne.n	800d186 <memchr+0x8>
 800d198:	bd10      	pop	{r4, pc}

0800d19a <memcpy>:
 800d19a:	440a      	add	r2, r1
 800d19c:	1e43      	subs	r3, r0, #1
 800d19e:	4291      	cmp	r1, r2
 800d1a0:	d100      	bne.n	800d1a4 <memcpy+0xa>
 800d1a2:	4770      	bx	lr
 800d1a4:	b510      	push	{r4, lr}
 800d1a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1aa:	4291      	cmp	r1, r2
 800d1ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1b0:	d1f9      	bne.n	800d1a6 <memcpy+0xc>
 800d1b2:	bd10      	pop	{r4, pc}

0800d1b4 <quorem>:
 800d1b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1b8:	6903      	ldr	r3, [r0, #16]
 800d1ba:	4607      	mov	r7, r0
 800d1bc:	690c      	ldr	r4, [r1, #16]
 800d1be:	42a3      	cmp	r3, r4
 800d1c0:	f2c0 8083 	blt.w	800d2ca <quorem+0x116>
 800d1c4:	3c01      	subs	r4, #1
 800d1c6:	f100 0514 	add.w	r5, r0, #20
 800d1ca:	f101 0814 	add.w	r8, r1, #20
 800d1ce:	00a3      	lsls	r3, r4, #2
 800d1d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d1d8:	9300      	str	r3, [sp, #0]
 800d1da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1de:	9301      	str	r3, [sp, #4]
 800d1e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d1e4:	3301      	adds	r3, #1
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d1ec:	d331      	bcc.n	800d252 <quorem+0x9e>
 800d1ee:	f04f 0a00 	mov.w	sl, #0
 800d1f2:	46c4      	mov	ip, r8
 800d1f4:	46ae      	mov	lr, r5
 800d1f6:	46d3      	mov	fp, sl
 800d1f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d1fc:	b298      	uxth	r0, r3
 800d1fe:	45e1      	cmp	r9, ip
 800d200:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d204:	fb06 a000 	mla	r0, r6, r0, sl
 800d208:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d20c:	b280      	uxth	r0, r0
 800d20e:	fb06 2303 	mla	r3, r6, r3, r2
 800d212:	f8de 2000 	ldr.w	r2, [lr]
 800d216:	b292      	uxth	r2, r2
 800d218:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d21c:	eba2 0200 	sub.w	r2, r2, r0
 800d220:	b29b      	uxth	r3, r3
 800d222:	f8de 0000 	ldr.w	r0, [lr]
 800d226:	445a      	add	r2, fp
 800d228:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d22c:	b292      	uxth	r2, r2
 800d22e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d232:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d236:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d23a:	f84e 2b04 	str.w	r2, [lr], #4
 800d23e:	d2db      	bcs.n	800d1f8 <quorem+0x44>
 800d240:	9b00      	ldr	r3, [sp, #0]
 800d242:	58eb      	ldr	r3, [r5, r3]
 800d244:	b92b      	cbnz	r3, 800d252 <quorem+0x9e>
 800d246:	9b01      	ldr	r3, [sp, #4]
 800d248:	3b04      	subs	r3, #4
 800d24a:	429d      	cmp	r5, r3
 800d24c:	461a      	mov	r2, r3
 800d24e:	d330      	bcc.n	800d2b2 <quorem+0xfe>
 800d250:	613c      	str	r4, [r7, #16]
 800d252:	4638      	mov	r0, r7
 800d254:	f001 f97c 	bl	800e550 <__mcmp>
 800d258:	2800      	cmp	r0, #0
 800d25a:	db26      	blt.n	800d2aa <quorem+0xf6>
 800d25c:	4629      	mov	r1, r5
 800d25e:	2000      	movs	r0, #0
 800d260:	f858 2b04 	ldr.w	r2, [r8], #4
 800d264:	f8d1 c000 	ldr.w	ip, [r1]
 800d268:	fa1f fe82 	uxth.w	lr, r2
 800d26c:	45c1      	cmp	r9, r8
 800d26e:	fa1f f38c 	uxth.w	r3, ip
 800d272:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d276:	eba3 030e 	sub.w	r3, r3, lr
 800d27a:	4403      	add	r3, r0
 800d27c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d280:	b29b      	uxth	r3, r3
 800d282:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d286:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d28a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d28e:	f841 3b04 	str.w	r3, [r1], #4
 800d292:	d2e5      	bcs.n	800d260 <quorem+0xac>
 800d294:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d298:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d29c:	b922      	cbnz	r2, 800d2a8 <quorem+0xf4>
 800d29e:	3b04      	subs	r3, #4
 800d2a0:	429d      	cmp	r5, r3
 800d2a2:	461a      	mov	r2, r3
 800d2a4:	d30b      	bcc.n	800d2be <quorem+0x10a>
 800d2a6:	613c      	str	r4, [r7, #16]
 800d2a8:	3601      	adds	r6, #1
 800d2aa:	4630      	mov	r0, r6
 800d2ac:	b003      	add	sp, #12
 800d2ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b2:	6812      	ldr	r2, [r2, #0]
 800d2b4:	3b04      	subs	r3, #4
 800d2b6:	2a00      	cmp	r2, #0
 800d2b8:	d1ca      	bne.n	800d250 <quorem+0x9c>
 800d2ba:	3c01      	subs	r4, #1
 800d2bc:	e7c5      	b.n	800d24a <quorem+0x96>
 800d2be:	6812      	ldr	r2, [r2, #0]
 800d2c0:	3b04      	subs	r3, #4
 800d2c2:	2a00      	cmp	r2, #0
 800d2c4:	d1ef      	bne.n	800d2a6 <quorem+0xf2>
 800d2c6:	3c01      	subs	r4, #1
 800d2c8:	e7ea      	b.n	800d2a0 <quorem+0xec>
 800d2ca:	2000      	movs	r0, #0
 800d2cc:	e7ee      	b.n	800d2ac <quorem+0xf8>
	...

0800d2d0 <_dtoa_r>:
 800d2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d4:	69c7      	ldr	r7, [r0, #28]
 800d2d6:	b099      	sub	sp, #100	@ 0x64
 800d2d8:	4683      	mov	fp, r0
 800d2da:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d2dc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d2de:	920e      	str	r2, [sp, #56]	@ 0x38
 800d2e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d2e2:	ec55 4b10 	vmov	r4, r5, d0
 800d2e6:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d2ea:	b97f      	cbnz	r7, 800d30c <_dtoa_r+0x3c>
 800d2ec:	2010      	movs	r0, #16
 800d2ee:	f000 fdfd 	bl	800deec <malloc>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	f8cb 001c 	str.w	r0, [fp, #28]
 800d2f8:	b920      	cbnz	r0, 800d304 <_dtoa_r+0x34>
 800d2fa:	4ba7      	ldr	r3, [pc, #668]	@ (800d598 <_dtoa_r+0x2c8>)
 800d2fc:	21ef      	movs	r1, #239	@ 0xef
 800d2fe:	48a7      	ldr	r0, [pc, #668]	@ (800d59c <_dtoa_r+0x2cc>)
 800d300:	f001 fc60 	bl	800ebc4 <__assert_func>
 800d304:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d308:	6007      	str	r7, [r0, #0]
 800d30a:	60c7      	str	r7, [r0, #12]
 800d30c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d310:	6819      	ldr	r1, [r3, #0]
 800d312:	b159      	cbz	r1, 800d32c <_dtoa_r+0x5c>
 800d314:	685a      	ldr	r2, [r3, #4]
 800d316:	2301      	movs	r3, #1
 800d318:	4658      	mov	r0, fp
 800d31a:	4093      	lsls	r3, r2
 800d31c:	604a      	str	r2, [r1, #4]
 800d31e:	608b      	str	r3, [r1, #8]
 800d320:	f000 feda 	bl	800e0d8 <_Bfree>
 800d324:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d328:	2200      	movs	r2, #0
 800d32a:	601a      	str	r2, [r3, #0]
 800d32c:	1e2b      	subs	r3, r5, #0
 800d32e:	bfb7      	itett	lt
 800d330:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d334:	2300      	movge	r3, #0
 800d336:	2201      	movlt	r2, #1
 800d338:	9303      	strlt	r3, [sp, #12]
 800d33a:	bfa8      	it	ge
 800d33c:	6033      	strge	r3, [r6, #0]
 800d33e:	9f03      	ldr	r7, [sp, #12]
 800d340:	4b97      	ldr	r3, [pc, #604]	@ (800d5a0 <_dtoa_r+0x2d0>)
 800d342:	bfb8      	it	lt
 800d344:	6032      	strlt	r2, [r6, #0]
 800d346:	43bb      	bics	r3, r7
 800d348:	d112      	bne.n	800d370 <_dtoa_r+0xa0>
 800d34a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d34e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d350:	6013      	str	r3, [r2, #0]
 800d352:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d356:	4323      	orrs	r3, r4
 800d358:	f000 854c 	beq.w	800ddf4 <_dtoa_r+0xb24>
 800d35c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d35e:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d5b4 <_dtoa_r+0x2e4>
 800d362:	2b00      	cmp	r3, #0
 800d364:	f000 854e 	beq.w	800de04 <_dtoa_r+0xb34>
 800d368:	f10a 0303 	add.w	r3, sl, #3
 800d36c:	f000 bd48 	b.w	800de00 <_dtoa_r+0xb30>
 800d370:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d374:	2200      	movs	r2, #0
 800d376:	2300      	movs	r3, #0
 800d378:	ec51 0b17 	vmov	r0, r1, d7
 800d37c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d380:	f7f3 fbb6 	bl	8000af0 <__aeabi_dcmpeq>
 800d384:	4680      	mov	r8, r0
 800d386:	b158      	cbz	r0, 800d3a0 <_dtoa_r+0xd0>
 800d388:	2301      	movs	r3, #1
 800d38a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d38c:	6013      	str	r3, [r2, #0]
 800d38e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d390:	b113      	cbz	r3, 800d398 <_dtoa_r+0xc8>
 800d392:	4b84      	ldr	r3, [pc, #528]	@ (800d5a4 <_dtoa_r+0x2d4>)
 800d394:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d396:	6013      	str	r3, [r2, #0]
 800d398:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800d5b8 <_dtoa_r+0x2e8>
 800d39c:	f000 bd32 	b.w	800de04 <_dtoa_r+0xb34>
 800d3a0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d3a4:	aa16      	add	r2, sp, #88	@ 0x58
 800d3a6:	a917      	add	r1, sp, #92	@ 0x5c
 800d3a8:	4658      	mov	r0, fp
 800d3aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d3ae:	f001 f983 	bl	800e6b8 <__d2b>
 800d3b2:	4681      	mov	r9, r0
 800d3b4:	2e00      	cmp	r6, #0
 800d3b6:	d075      	beq.n	800d4a4 <_dtoa_r+0x1d4>
 800d3b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3ba:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d3be:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d3c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3c6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d3ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3ce:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d3d2:	4619      	mov	r1, r3
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	4b74      	ldr	r3, [pc, #464]	@ (800d5a8 <_dtoa_r+0x2d8>)
 800d3d8:	f7f2 ff6a 	bl	80002b0 <__aeabi_dsub>
 800d3dc:	a368      	add	r3, pc, #416	@ (adr r3, 800d580 <_dtoa_r+0x2b0>)
 800d3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e2:	f7f3 f91d 	bl	8000620 <__aeabi_dmul>
 800d3e6:	a368      	add	r3, pc, #416	@ (adr r3, 800d588 <_dtoa_r+0x2b8>)
 800d3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ec:	f7f2 ff62 	bl	80002b4 <__adddf3>
 800d3f0:	4604      	mov	r4, r0
 800d3f2:	460d      	mov	r5, r1
 800d3f4:	4630      	mov	r0, r6
 800d3f6:	f7f3 f8a9 	bl	800054c <__aeabi_i2d>
 800d3fa:	a365      	add	r3, pc, #404	@ (adr r3, 800d590 <_dtoa_r+0x2c0>)
 800d3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d400:	f7f3 f90e 	bl	8000620 <__aeabi_dmul>
 800d404:	4602      	mov	r2, r0
 800d406:	460b      	mov	r3, r1
 800d408:	4620      	mov	r0, r4
 800d40a:	4629      	mov	r1, r5
 800d40c:	f7f2 ff52 	bl	80002b4 <__adddf3>
 800d410:	4604      	mov	r4, r0
 800d412:	460d      	mov	r5, r1
 800d414:	f7f3 fbb4 	bl	8000b80 <__aeabi_d2iz>
 800d418:	2200      	movs	r2, #0
 800d41a:	4607      	mov	r7, r0
 800d41c:	2300      	movs	r3, #0
 800d41e:	4620      	mov	r0, r4
 800d420:	4629      	mov	r1, r5
 800d422:	f7f3 fb6f 	bl	8000b04 <__aeabi_dcmplt>
 800d426:	b140      	cbz	r0, 800d43a <_dtoa_r+0x16a>
 800d428:	4638      	mov	r0, r7
 800d42a:	f7f3 f88f 	bl	800054c <__aeabi_i2d>
 800d42e:	4622      	mov	r2, r4
 800d430:	462b      	mov	r3, r5
 800d432:	f7f3 fb5d 	bl	8000af0 <__aeabi_dcmpeq>
 800d436:	b900      	cbnz	r0, 800d43a <_dtoa_r+0x16a>
 800d438:	3f01      	subs	r7, #1
 800d43a:	2f16      	cmp	r7, #22
 800d43c:	d851      	bhi.n	800d4e2 <_dtoa_r+0x212>
 800d43e:	4b5b      	ldr	r3, [pc, #364]	@ (800d5ac <_dtoa_r+0x2dc>)
 800d440:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d444:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44c:	f7f3 fb5a 	bl	8000b04 <__aeabi_dcmplt>
 800d450:	2800      	cmp	r0, #0
 800d452:	d048      	beq.n	800d4e6 <_dtoa_r+0x216>
 800d454:	3f01      	subs	r7, #1
 800d456:	2300      	movs	r3, #0
 800d458:	9312      	str	r3, [sp, #72]	@ 0x48
 800d45a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d45c:	1b9b      	subs	r3, r3, r6
 800d45e:	1e5a      	subs	r2, r3, #1
 800d460:	bf46      	itte	mi
 800d462:	f1c3 0801 	rsbmi	r8, r3, #1
 800d466:	2300      	movmi	r3, #0
 800d468:	f04f 0800 	movpl.w	r8, #0
 800d46c:	9208      	str	r2, [sp, #32]
 800d46e:	bf48      	it	mi
 800d470:	9308      	strmi	r3, [sp, #32]
 800d472:	2f00      	cmp	r7, #0
 800d474:	db39      	blt.n	800d4ea <_dtoa_r+0x21a>
 800d476:	9b08      	ldr	r3, [sp, #32]
 800d478:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d47a:	443b      	add	r3, r7
 800d47c:	9308      	str	r3, [sp, #32]
 800d47e:	2300      	movs	r3, #0
 800d480:	930a      	str	r3, [sp, #40]	@ 0x28
 800d482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d484:	2b09      	cmp	r3, #9
 800d486:	d864      	bhi.n	800d552 <_dtoa_r+0x282>
 800d488:	2b05      	cmp	r3, #5
 800d48a:	bfc5      	ittet	gt
 800d48c:	3b04      	subgt	r3, #4
 800d48e:	2400      	movgt	r4, #0
 800d490:	2401      	movle	r4, #1
 800d492:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d496:	3b02      	subs	r3, #2
 800d498:	2b03      	cmp	r3, #3
 800d49a:	d865      	bhi.n	800d568 <_dtoa_r+0x298>
 800d49c:	e8df f003 	tbb	[pc, r3]
 800d4a0:	5737392c 	.word	0x5737392c
 800d4a4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d4a8:	441e      	add	r6, r3
 800d4aa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d4ae:	2b20      	cmp	r3, #32
 800d4b0:	bfc9      	itett	gt
 800d4b2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d4b6:	f1c3 0320 	rsble	r3, r3, #32
 800d4ba:	409f      	lslgt	r7, r3
 800d4bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d4c0:	bfd8      	it	le
 800d4c2:	fa04 f003 	lslle.w	r0, r4, r3
 800d4c6:	f106 36ff 	add.w	r6, r6, #4294967295
 800d4ca:	bfc4      	itt	gt
 800d4cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d4d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800d4d4:	f7f3 f82a 	bl	800052c <__aeabi_ui2d>
 800d4d8:	2201      	movs	r2, #1
 800d4da:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d4de:	9214      	str	r2, [sp, #80]	@ 0x50
 800d4e0:	e777      	b.n	800d3d2 <_dtoa_r+0x102>
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	e7b8      	b.n	800d458 <_dtoa_r+0x188>
 800d4e6:	9012      	str	r0, [sp, #72]	@ 0x48
 800d4e8:	e7b7      	b.n	800d45a <_dtoa_r+0x18a>
 800d4ea:	427b      	negs	r3, r7
 800d4ec:	eba8 0807 	sub.w	r8, r8, r7
 800d4f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d4f6:	e7c4      	b.n	800d482 <_dtoa_r+0x1b2>
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	dc35      	bgt.n	800d56e <_dtoa_r+0x29e>
 800d502:	2301      	movs	r3, #1
 800d504:	461a      	mov	r2, r3
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	9307      	str	r3, [sp, #28]
 800d50a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d50c:	e00b      	b.n	800d526 <_dtoa_r+0x256>
 800d50e:	2301      	movs	r3, #1
 800d510:	e7f3      	b.n	800d4fa <_dtoa_r+0x22a>
 800d512:	2300      	movs	r3, #0
 800d514:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d518:	18fb      	adds	r3, r7, r3
 800d51a:	9300      	str	r3, [sp, #0]
 800d51c:	3301      	adds	r3, #1
 800d51e:	2b01      	cmp	r3, #1
 800d520:	9307      	str	r3, [sp, #28]
 800d522:	bfb8      	it	lt
 800d524:	2301      	movlt	r3, #1
 800d526:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d52a:	2100      	movs	r1, #0
 800d52c:	2204      	movs	r2, #4
 800d52e:	f102 0514 	add.w	r5, r2, #20
 800d532:	429d      	cmp	r5, r3
 800d534:	d91f      	bls.n	800d576 <_dtoa_r+0x2a6>
 800d536:	6041      	str	r1, [r0, #4]
 800d538:	4658      	mov	r0, fp
 800d53a:	f000 fd8d 	bl	800e058 <_Balloc>
 800d53e:	4682      	mov	sl, r0
 800d540:	2800      	cmp	r0, #0
 800d542:	d13b      	bne.n	800d5bc <_dtoa_r+0x2ec>
 800d544:	4b1a      	ldr	r3, [pc, #104]	@ (800d5b0 <_dtoa_r+0x2e0>)
 800d546:	4602      	mov	r2, r0
 800d548:	f240 11af 	movw	r1, #431	@ 0x1af
 800d54c:	e6d7      	b.n	800d2fe <_dtoa_r+0x2e>
 800d54e:	2301      	movs	r3, #1
 800d550:	e7e0      	b.n	800d514 <_dtoa_r+0x244>
 800d552:	2401      	movs	r4, #1
 800d554:	2300      	movs	r3, #0
 800d556:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d558:	9309      	str	r3, [sp, #36]	@ 0x24
 800d55a:	f04f 33ff 	mov.w	r3, #4294967295
 800d55e:	2200      	movs	r2, #0
 800d560:	9300      	str	r3, [sp, #0]
 800d562:	9307      	str	r3, [sp, #28]
 800d564:	2312      	movs	r3, #18
 800d566:	e7d0      	b.n	800d50a <_dtoa_r+0x23a>
 800d568:	2301      	movs	r3, #1
 800d56a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d56c:	e7f5      	b.n	800d55a <_dtoa_r+0x28a>
 800d56e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d570:	9300      	str	r3, [sp, #0]
 800d572:	9307      	str	r3, [sp, #28]
 800d574:	e7d7      	b.n	800d526 <_dtoa_r+0x256>
 800d576:	3101      	adds	r1, #1
 800d578:	0052      	lsls	r2, r2, #1
 800d57a:	e7d8      	b.n	800d52e <_dtoa_r+0x25e>
 800d57c:	f3af 8000 	nop.w
 800d580:	636f4361 	.word	0x636f4361
 800d584:	3fd287a7 	.word	0x3fd287a7
 800d588:	8b60c8b3 	.word	0x8b60c8b3
 800d58c:	3fc68a28 	.word	0x3fc68a28
 800d590:	509f79fb 	.word	0x509f79fb
 800d594:	3fd34413 	.word	0x3fd34413
 800d598:	08010699 	.word	0x08010699
 800d59c:	080106b0 	.word	0x080106b0
 800d5a0:	7ff00000 	.word	0x7ff00000
 800d5a4:	08010669 	.word	0x08010669
 800d5a8:	3ff80000 	.word	0x3ff80000
 800d5ac:	080107a8 	.word	0x080107a8
 800d5b0:	08010708 	.word	0x08010708
 800d5b4:	08010695 	.word	0x08010695
 800d5b8:	08010668 	.word	0x08010668
 800d5bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d5c0:	6018      	str	r0, [r3, #0]
 800d5c2:	9b07      	ldr	r3, [sp, #28]
 800d5c4:	2b0e      	cmp	r3, #14
 800d5c6:	f200 80a4 	bhi.w	800d712 <_dtoa_r+0x442>
 800d5ca:	2c00      	cmp	r4, #0
 800d5cc:	f000 80a1 	beq.w	800d712 <_dtoa_r+0x442>
 800d5d0:	2f00      	cmp	r7, #0
 800d5d2:	dd33      	ble.n	800d63c <_dtoa_r+0x36c>
 800d5d4:	f007 020f 	and.w	r2, r7, #15
 800d5d8:	4bac      	ldr	r3, [pc, #688]	@ (800d88c <_dtoa_r+0x5bc>)
 800d5da:	05f8      	lsls	r0, r7, #23
 800d5dc:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d5e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5e4:	ed93 7b00 	vldr	d7, [r3]
 800d5e8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d5ec:	d516      	bpl.n	800d61c <_dtoa_r+0x34c>
 800d5ee:	4ba8      	ldr	r3, [pc, #672]	@ (800d890 <_dtoa_r+0x5c0>)
 800d5f0:	f004 040f 	and.w	r4, r4, #15
 800d5f4:	2603      	movs	r6, #3
 800d5f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d5fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d5fe:	f7f3 f939 	bl	8000874 <__aeabi_ddiv>
 800d602:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d606:	4da2      	ldr	r5, [pc, #648]	@ (800d890 <_dtoa_r+0x5c0>)
 800d608:	b954      	cbnz	r4, 800d620 <_dtoa_r+0x350>
 800d60a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d60e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d612:	f7f3 f92f 	bl	8000874 <__aeabi_ddiv>
 800d616:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d61a:	e028      	b.n	800d66e <_dtoa_r+0x39e>
 800d61c:	2602      	movs	r6, #2
 800d61e:	e7f2      	b.n	800d606 <_dtoa_r+0x336>
 800d620:	07e1      	lsls	r1, r4, #31
 800d622:	d508      	bpl.n	800d636 <_dtoa_r+0x366>
 800d624:	3601      	adds	r6, #1
 800d626:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d62a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d62e:	f7f2 fff7 	bl	8000620 <__aeabi_dmul>
 800d632:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d636:	1064      	asrs	r4, r4, #1
 800d638:	3508      	adds	r5, #8
 800d63a:	e7e5      	b.n	800d608 <_dtoa_r+0x338>
 800d63c:	f000 80d2 	beq.w	800d7e4 <_dtoa_r+0x514>
 800d640:	427c      	negs	r4, r7
 800d642:	4b92      	ldr	r3, [pc, #584]	@ (800d88c <_dtoa_r+0x5bc>)
 800d644:	4d92      	ldr	r5, [pc, #584]	@ (800d890 <_dtoa_r+0x5c0>)
 800d646:	2602      	movs	r6, #2
 800d648:	f004 020f 	and.w	r2, r4, #15
 800d64c:	1124      	asrs	r4, r4, #4
 800d64e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d652:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	f7f2 ffe1 	bl	8000620 <__aeabi_dmul>
 800d65e:	2300      	movs	r3, #0
 800d660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d664:	2c00      	cmp	r4, #0
 800d666:	f040 80b2 	bne.w	800d7ce <_dtoa_r+0x4fe>
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d1d3      	bne.n	800d616 <_dtoa_r+0x346>
 800d66e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d670:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d674:	2b00      	cmp	r3, #0
 800d676:	f000 80b7 	beq.w	800d7e8 <_dtoa_r+0x518>
 800d67a:	2200      	movs	r2, #0
 800d67c:	4b85      	ldr	r3, [pc, #532]	@ (800d894 <_dtoa_r+0x5c4>)
 800d67e:	4620      	mov	r0, r4
 800d680:	4629      	mov	r1, r5
 800d682:	f7f3 fa3f 	bl	8000b04 <__aeabi_dcmplt>
 800d686:	2800      	cmp	r0, #0
 800d688:	f000 80ae 	beq.w	800d7e8 <_dtoa_r+0x518>
 800d68c:	9b07      	ldr	r3, [sp, #28]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	f000 80aa 	beq.w	800d7e8 <_dtoa_r+0x518>
 800d694:	9b00      	ldr	r3, [sp, #0]
 800d696:	2b00      	cmp	r3, #0
 800d698:	dd37      	ble.n	800d70a <_dtoa_r+0x43a>
 800d69a:	1e7b      	subs	r3, r7, #1
 800d69c:	4620      	mov	r0, r4
 800d69e:	2200      	movs	r2, #0
 800d6a0:	4629      	mov	r1, r5
 800d6a2:	9304      	str	r3, [sp, #16]
 800d6a4:	3601      	adds	r6, #1
 800d6a6:	4b7c      	ldr	r3, [pc, #496]	@ (800d898 <_dtoa_r+0x5c8>)
 800d6a8:	f7f2 ffba 	bl	8000620 <__aeabi_dmul>
 800d6ac:	9c00      	ldr	r4, [sp, #0]
 800d6ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6b2:	4630      	mov	r0, r6
 800d6b4:	f7f2 ff4a 	bl	800054c <__aeabi_i2d>
 800d6b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6bc:	f7f2 ffb0 	bl	8000620 <__aeabi_dmul>
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	4b76      	ldr	r3, [pc, #472]	@ (800d89c <_dtoa_r+0x5cc>)
 800d6c4:	f7f2 fdf6 	bl	80002b4 <__adddf3>
 800d6c8:	4605      	mov	r5, r0
 800d6ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d6ce:	2c00      	cmp	r4, #0
 800d6d0:	f040 808d 	bne.w	800d7ee <_dtoa_r+0x51e>
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	4b72      	ldr	r3, [pc, #456]	@ (800d8a0 <_dtoa_r+0x5d0>)
 800d6d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6dc:	f7f2 fde8 	bl	80002b0 <__aeabi_dsub>
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	460b      	mov	r3, r1
 800d6e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d6e8:	462a      	mov	r2, r5
 800d6ea:	4633      	mov	r3, r6
 800d6ec:	f7f3 fa28 	bl	8000b40 <__aeabi_dcmpgt>
 800d6f0:	2800      	cmp	r0, #0
 800d6f2:	f040 828b 	bne.w	800dc0c <_dtoa_r+0x93c>
 800d6f6:	462a      	mov	r2, r5
 800d6f8:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d6fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d700:	f7f3 fa00 	bl	8000b04 <__aeabi_dcmplt>
 800d704:	2800      	cmp	r0, #0
 800d706:	f040 8128 	bne.w	800d95a <_dtoa_r+0x68a>
 800d70a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d70e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d712:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d714:	2b00      	cmp	r3, #0
 800d716:	f2c0 815a 	blt.w	800d9ce <_dtoa_r+0x6fe>
 800d71a:	2f0e      	cmp	r7, #14
 800d71c:	f300 8157 	bgt.w	800d9ce <_dtoa_r+0x6fe>
 800d720:	4b5a      	ldr	r3, [pc, #360]	@ (800d88c <_dtoa_r+0x5bc>)
 800d722:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d726:	ed93 7b00 	vldr	d7, [r3]
 800d72a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	ed8d 7b00 	vstr	d7, [sp]
 800d732:	da03      	bge.n	800d73c <_dtoa_r+0x46c>
 800d734:	9b07      	ldr	r3, [sp, #28]
 800d736:	2b00      	cmp	r3, #0
 800d738:	f340 8101 	ble.w	800d93e <_dtoa_r+0x66e>
 800d73c:	4656      	mov	r6, sl
 800d73e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d742:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d746:	4620      	mov	r0, r4
 800d748:	4629      	mov	r1, r5
 800d74a:	f7f3 f893 	bl	8000874 <__aeabi_ddiv>
 800d74e:	f7f3 fa17 	bl	8000b80 <__aeabi_d2iz>
 800d752:	4680      	mov	r8, r0
 800d754:	f7f2 fefa 	bl	800054c <__aeabi_i2d>
 800d758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d75c:	f7f2 ff60 	bl	8000620 <__aeabi_dmul>
 800d760:	4602      	mov	r2, r0
 800d762:	4620      	mov	r0, r4
 800d764:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d768:	460b      	mov	r3, r1
 800d76a:	4629      	mov	r1, r5
 800d76c:	f7f2 fda0 	bl	80002b0 <__aeabi_dsub>
 800d770:	9d07      	ldr	r5, [sp, #28]
 800d772:	f806 4b01 	strb.w	r4, [r6], #1
 800d776:	eba6 040a 	sub.w	r4, r6, sl
 800d77a:	4602      	mov	r2, r0
 800d77c:	460b      	mov	r3, r1
 800d77e:	42a5      	cmp	r5, r4
 800d780:	f040 8117 	bne.w	800d9b2 <_dtoa_r+0x6e2>
 800d784:	f7f2 fd96 	bl	80002b4 <__adddf3>
 800d788:	4604      	mov	r4, r0
 800d78a:	460d      	mov	r5, r1
 800d78c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d790:	f7f3 f9d6 	bl	8000b40 <__aeabi_dcmpgt>
 800d794:	2800      	cmp	r0, #0
 800d796:	f040 80f9 	bne.w	800d98c <_dtoa_r+0x6bc>
 800d79a:	4620      	mov	r0, r4
 800d79c:	4629      	mov	r1, r5
 800d79e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7a2:	f7f3 f9a5 	bl	8000af0 <__aeabi_dcmpeq>
 800d7a6:	b118      	cbz	r0, 800d7b0 <_dtoa_r+0x4e0>
 800d7a8:	f018 0f01 	tst.w	r8, #1
 800d7ac:	f040 80ee 	bne.w	800d98c <_dtoa_r+0x6bc>
 800d7b0:	4649      	mov	r1, r9
 800d7b2:	4658      	mov	r0, fp
 800d7b4:	f000 fc90 	bl	800e0d8 <_Bfree>
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	3701      	adds	r7, #1
 800d7bc:	7033      	strb	r3, [r6, #0]
 800d7be:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d7c0:	601f      	str	r7, [r3, #0]
 800d7c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	f000 831d 	beq.w	800de04 <_dtoa_r+0xb34>
 800d7ca:	601e      	str	r6, [r3, #0]
 800d7cc:	e31a      	b.n	800de04 <_dtoa_r+0xb34>
 800d7ce:	07e2      	lsls	r2, r4, #31
 800d7d0:	d505      	bpl.n	800d7de <_dtoa_r+0x50e>
 800d7d2:	3601      	adds	r6, #1
 800d7d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d7d8:	f7f2 ff22 	bl	8000620 <__aeabi_dmul>
 800d7dc:	2301      	movs	r3, #1
 800d7de:	1064      	asrs	r4, r4, #1
 800d7e0:	3508      	adds	r5, #8
 800d7e2:	e73f      	b.n	800d664 <_dtoa_r+0x394>
 800d7e4:	2602      	movs	r6, #2
 800d7e6:	e742      	b.n	800d66e <_dtoa_r+0x39e>
 800d7e8:	9c07      	ldr	r4, [sp, #28]
 800d7ea:	9704      	str	r7, [sp, #16]
 800d7ec:	e761      	b.n	800d6b2 <_dtoa_r+0x3e2>
 800d7ee:	4b27      	ldr	r3, [pc, #156]	@ (800d88c <_dtoa_r+0x5bc>)
 800d7f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d7f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7f6:	4454      	add	r4, sl
 800d7f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d7fc:	2900      	cmp	r1, #0
 800d7fe:	d053      	beq.n	800d8a8 <_dtoa_r+0x5d8>
 800d800:	2000      	movs	r0, #0
 800d802:	4928      	ldr	r1, [pc, #160]	@ (800d8a4 <_dtoa_r+0x5d4>)
 800d804:	f7f3 f836 	bl	8000874 <__aeabi_ddiv>
 800d808:	4633      	mov	r3, r6
 800d80a:	4656      	mov	r6, sl
 800d80c:	462a      	mov	r2, r5
 800d80e:	f7f2 fd4f 	bl	80002b0 <__aeabi_dsub>
 800d812:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d81a:	f7f3 f9b1 	bl	8000b80 <__aeabi_d2iz>
 800d81e:	4605      	mov	r5, r0
 800d820:	f7f2 fe94 	bl	800054c <__aeabi_i2d>
 800d824:	4602      	mov	r2, r0
 800d826:	460b      	mov	r3, r1
 800d828:	3530      	adds	r5, #48	@ 0x30
 800d82a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d82e:	f7f2 fd3f 	bl	80002b0 <__aeabi_dsub>
 800d832:	4602      	mov	r2, r0
 800d834:	460b      	mov	r3, r1
 800d836:	f806 5b01 	strb.w	r5, [r6], #1
 800d83a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d83e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d842:	f7f3 f95f 	bl	8000b04 <__aeabi_dcmplt>
 800d846:	2800      	cmp	r0, #0
 800d848:	d171      	bne.n	800d92e <_dtoa_r+0x65e>
 800d84a:	2000      	movs	r0, #0
 800d84c:	4911      	ldr	r1, [pc, #68]	@ (800d894 <_dtoa_r+0x5c4>)
 800d84e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d852:	f7f2 fd2d 	bl	80002b0 <__aeabi_dsub>
 800d856:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d85a:	f7f3 f953 	bl	8000b04 <__aeabi_dcmplt>
 800d85e:	2800      	cmp	r0, #0
 800d860:	f040 8095 	bne.w	800d98e <_dtoa_r+0x6be>
 800d864:	42a6      	cmp	r6, r4
 800d866:	f43f af50 	beq.w	800d70a <_dtoa_r+0x43a>
 800d86a:	2200      	movs	r2, #0
 800d86c:	4b0a      	ldr	r3, [pc, #40]	@ (800d898 <_dtoa_r+0x5c8>)
 800d86e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d872:	f7f2 fed5 	bl	8000620 <__aeabi_dmul>
 800d876:	2200      	movs	r2, #0
 800d878:	4b07      	ldr	r3, [pc, #28]	@ (800d898 <_dtoa_r+0x5c8>)
 800d87a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d87e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d882:	f7f2 fecd 	bl	8000620 <__aeabi_dmul>
 800d886:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d88a:	e7c4      	b.n	800d816 <_dtoa_r+0x546>
 800d88c:	080107a8 	.word	0x080107a8
 800d890:	08010780 	.word	0x08010780
 800d894:	3ff00000 	.word	0x3ff00000
 800d898:	40240000 	.word	0x40240000
 800d89c:	401c0000 	.word	0x401c0000
 800d8a0:	40140000 	.word	0x40140000
 800d8a4:	3fe00000 	.word	0x3fe00000
 800d8a8:	4631      	mov	r1, r6
 800d8aa:	4656      	mov	r6, sl
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	f7f2 feb7 	bl	8000620 <__aeabi_dmul>
 800d8b2:	9415      	str	r4, [sp, #84]	@ 0x54
 800d8b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d8b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8bc:	f7f3 f960 	bl	8000b80 <__aeabi_d2iz>
 800d8c0:	4605      	mov	r5, r0
 800d8c2:	f7f2 fe43 	bl	800054c <__aeabi_i2d>
 800d8c6:	4602      	mov	r2, r0
 800d8c8:	3530      	adds	r5, #48	@ 0x30
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8d0:	f7f2 fcee 	bl	80002b0 <__aeabi_dsub>
 800d8d4:	f806 5b01 	strb.w	r5, [r6], #1
 800d8d8:	4602      	mov	r2, r0
 800d8da:	460b      	mov	r3, r1
 800d8dc:	42a6      	cmp	r6, r4
 800d8de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d8e2:	f04f 0200 	mov.w	r2, #0
 800d8e6:	d124      	bne.n	800d932 <_dtoa_r+0x662>
 800d8e8:	4bac      	ldr	r3, [pc, #688]	@ (800db9c <_dtoa_r+0x8cc>)
 800d8ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d8ee:	f7f2 fce1 	bl	80002b4 <__adddf3>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8fa:	f7f3 f921 	bl	8000b40 <__aeabi_dcmpgt>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d145      	bne.n	800d98e <_dtoa_r+0x6be>
 800d902:	2000      	movs	r0, #0
 800d904:	49a5      	ldr	r1, [pc, #660]	@ (800db9c <_dtoa_r+0x8cc>)
 800d906:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d90a:	f7f2 fcd1 	bl	80002b0 <__aeabi_dsub>
 800d90e:	4602      	mov	r2, r0
 800d910:	460b      	mov	r3, r1
 800d912:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d916:	f7f3 f8f5 	bl	8000b04 <__aeabi_dcmplt>
 800d91a:	2800      	cmp	r0, #0
 800d91c:	f43f aef5 	beq.w	800d70a <_dtoa_r+0x43a>
 800d920:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d922:	1e73      	subs	r3, r6, #1
 800d924:	9315      	str	r3, [sp, #84]	@ 0x54
 800d926:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d92a:	2b30      	cmp	r3, #48	@ 0x30
 800d92c:	d0f8      	beq.n	800d920 <_dtoa_r+0x650>
 800d92e:	9f04      	ldr	r7, [sp, #16]
 800d930:	e73e      	b.n	800d7b0 <_dtoa_r+0x4e0>
 800d932:	4b9b      	ldr	r3, [pc, #620]	@ (800dba0 <_dtoa_r+0x8d0>)
 800d934:	f7f2 fe74 	bl	8000620 <__aeabi_dmul>
 800d938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d93c:	e7bc      	b.n	800d8b8 <_dtoa_r+0x5e8>
 800d93e:	d10c      	bne.n	800d95a <_dtoa_r+0x68a>
 800d940:	2200      	movs	r2, #0
 800d942:	4b98      	ldr	r3, [pc, #608]	@ (800dba4 <_dtoa_r+0x8d4>)
 800d944:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d948:	f7f2 fe6a 	bl	8000620 <__aeabi_dmul>
 800d94c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d950:	f7f3 f8ec 	bl	8000b2c <__aeabi_dcmpge>
 800d954:	2800      	cmp	r0, #0
 800d956:	f000 8157 	beq.w	800dc08 <_dtoa_r+0x938>
 800d95a:	2400      	movs	r4, #0
 800d95c:	4625      	mov	r5, r4
 800d95e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d960:	4656      	mov	r6, sl
 800d962:	43db      	mvns	r3, r3
 800d964:	9304      	str	r3, [sp, #16]
 800d966:	2700      	movs	r7, #0
 800d968:	4621      	mov	r1, r4
 800d96a:	4658      	mov	r0, fp
 800d96c:	f000 fbb4 	bl	800e0d8 <_Bfree>
 800d970:	2d00      	cmp	r5, #0
 800d972:	d0dc      	beq.n	800d92e <_dtoa_r+0x65e>
 800d974:	b12f      	cbz	r7, 800d982 <_dtoa_r+0x6b2>
 800d976:	42af      	cmp	r7, r5
 800d978:	d003      	beq.n	800d982 <_dtoa_r+0x6b2>
 800d97a:	4639      	mov	r1, r7
 800d97c:	4658      	mov	r0, fp
 800d97e:	f000 fbab 	bl	800e0d8 <_Bfree>
 800d982:	4629      	mov	r1, r5
 800d984:	4658      	mov	r0, fp
 800d986:	f000 fba7 	bl	800e0d8 <_Bfree>
 800d98a:	e7d0      	b.n	800d92e <_dtoa_r+0x65e>
 800d98c:	9704      	str	r7, [sp, #16]
 800d98e:	4633      	mov	r3, r6
 800d990:	461e      	mov	r6, r3
 800d992:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d996:	2a39      	cmp	r2, #57	@ 0x39
 800d998:	d107      	bne.n	800d9aa <_dtoa_r+0x6da>
 800d99a:	459a      	cmp	sl, r3
 800d99c:	d1f8      	bne.n	800d990 <_dtoa_r+0x6c0>
 800d99e:	9a04      	ldr	r2, [sp, #16]
 800d9a0:	3201      	adds	r2, #1
 800d9a2:	9204      	str	r2, [sp, #16]
 800d9a4:	2230      	movs	r2, #48	@ 0x30
 800d9a6:	f88a 2000 	strb.w	r2, [sl]
 800d9aa:	781a      	ldrb	r2, [r3, #0]
 800d9ac:	3201      	adds	r2, #1
 800d9ae:	701a      	strb	r2, [r3, #0]
 800d9b0:	e7bd      	b.n	800d92e <_dtoa_r+0x65e>
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	4b7a      	ldr	r3, [pc, #488]	@ (800dba0 <_dtoa_r+0x8d0>)
 800d9b6:	f7f2 fe33 	bl	8000620 <__aeabi_dmul>
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	2300      	movs	r3, #0
 800d9be:	4604      	mov	r4, r0
 800d9c0:	460d      	mov	r5, r1
 800d9c2:	f7f3 f895 	bl	8000af0 <__aeabi_dcmpeq>
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	f43f aebb 	beq.w	800d742 <_dtoa_r+0x472>
 800d9cc:	e6f0      	b.n	800d7b0 <_dtoa_r+0x4e0>
 800d9ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d9d0:	2a00      	cmp	r2, #0
 800d9d2:	f000 80db 	beq.w	800db8c <_dtoa_r+0x8bc>
 800d9d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9d8:	2a01      	cmp	r2, #1
 800d9da:	f300 80bf 	bgt.w	800db5c <_dtoa_r+0x88c>
 800d9de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d9e0:	2a00      	cmp	r2, #0
 800d9e2:	f000 80b7 	beq.w	800db54 <_dtoa_r+0x884>
 800d9e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d9ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d9ec:	4646      	mov	r6, r8
 800d9ee:	9a08      	ldr	r2, [sp, #32]
 800d9f0:	2101      	movs	r1, #1
 800d9f2:	4658      	mov	r0, fp
 800d9f4:	4498      	add	r8, r3
 800d9f6:	441a      	add	r2, r3
 800d9f8:	9208      	str	r2, [sp, #32]
 800d9fa:	f000 fc23 	bl	800e244 <__i2b>
 800d9fe:	4605      	mov	r5, r0
 800da00:	b15e      	cbz	r6, 800da1a <_dtoa_r+0x74a>
 800da02:	9b08      	ldr	r3, [sp, #32]
 800da04:	2b00      	cmp	r3, #0
 800da06:	dd08      	ble.n	800da1a <_dtoa_r+0x74a>
 800da08:	42b3      	cmp	r3, r6
 800da0a:	9a08      	ldr	r2, [sp, #32]
 800da0c:	bfa8      	it	ge
 800da0e:	4633      	movge	r3, r6
 800da10:	eba8 0803 	sub.w	r8, r8, r3
 800da14:	1af6      	subs	r6, r6, r3
 800da16:	1ad3      	subs	r3, r2, r3
 800da18:	9308      	str	r3, [sp, #32]
 800da1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da1c:	b1f3      	cbz	r3, 800da5c <_dtoa_r+0x78c>
 800da1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da20:	2b00      	cmp	r3, #0
 800da22:	f000 80b7 	beq.w	800db94 <_dtoa_r+0x8c4>
 800da26:	b18c      	cbz	r4, 800da4c <_dtoa_r+0x77c>
 800da28:	4629      	mov	r1, r5
 800da2a:	4622      	mov	r2, r4
 800da2c:	4658      	mov	r0, fp
 800da2e:	f000 fcc9 	bl	800e3c4 <__pow5mult>
 800da32:	464a      	mov	r2, r9
 800da34:	4601      	mov	r1, r0
 800da36:	4605      	mov	r5, r0
 800da38:	4658      	mov	r0, fp
 800da3a:	f000 fc19 	bl	800e270 <__multiply>
 800da3e:	4649      	mov	r1, r9
 800da40:	9004      	str	r0, [sp, #16]
 800da42:	4658      	mov	r0, fp
 800da44:	f000 fb48 	bl	800e0d8 <_Bfree>
 800da48:	9b04      	ldr	r3, [sp, #16]
 800da4a:	4699      	mov	r9, r3
 800da4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da4e:	1b1a      	subs	r2, r3, r4
 800da50:	d004      	beq.n	800da5c <_dtoa_r+0x78c>
 800da52:	4649      	mov	r1, r9
 800da54:	4658      	mov	r0, fp
 800da56:	f000 fcb5 	bl	800e3c4 <__pow5mult>
 800da5a:	4681      	mov	r9, r0
 800da5c:	2101      	movs	r1, #1
 800da5e:	4658      	mov	r0, fp
 800da60:	f000 fbf0 	bl	800e244 <__i2b>
 800da64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da66:	4604      	mov	r4, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	f000 81cf 	beq.w	800de0c <_dtoa_r+0xb3c>
 800da6e:	461a      	mov	r2, r3
 800da70:	4601      	mov	r1, r0
 800da72:	4658      	mov	r0, fp
 800da74:	f000 fca6 	bl	800e3c4 <__pow5mult>
 800da78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da7a:	4604      	mov	r4, r0
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	f300 8095 	bgt.w	800dbac <_dtoa_r+0x8dc>
 800da82:	9b02      	ldr	r3, [sp, #8]
 800da84:	2b00      	cmp	r3, #0
 800da86:	f040 8087 	bne.w	800db98 <_dtoa_r+0x8c8>
 800da8a:	9b03      	ldr	r3, [sp, #12]
 800da8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da90:	2b00      	cmp	r3, #0
 800da92:	f040 8089 	bne.w	800dba8 <_dtoa_r+0x8d8>
 800da96:	9b03      	ldr	r3, [sp, #12]
 800da98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800da9c:	0d1b      	lsrs	r3, r3, #20
 800da9e:	051b      	lsls	r3, r3, #20
 800daa0:	b12b      	cbz	r3, 800daae <_dtoa_r+0x7de>
 800daa2:	9b08      	ldr	r3, [sp, #32]
 800daa4:	f108 0801 	add.w	r8, r8, #1
 800daa8:	3301      	adds	r3, #1
 800daaa:	9308      	str	r3, [sp, #32]
 800daac:	2301      	movs	r3, #1
 800daae:	930a      	str	r3, [sp, #40]	@ 0x28
 800dab0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	f000 81b0 	beq.w	800de18 <_dtoa_r+0xb48>
 800dab8:	6923      	ldr	r3, [r4, #16]
 800daba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dabe:	6918      	ldr	r0, [r3, #16]
 800dac0:	f000 fb74 	bl	800e1ac <__hi0bits>
 800dac4:	f1c0 0020 	rsb	r0, r0, #32
 800dac8:	9b08      	ldr	r3, [sp, #32]
 800daca:	4418      	add	r0, r3
 800dacc:	f010 001f 	ands.w	r0, r0, #31
 800dad0:	d077      	beq.n	800dbc2 <_dtoa_r+0x8f2>
 800dad2:	f1c0 0320 	rsb	r3, r0, #32
 800dad6:	2b04      	cmp	r3, #4
 800dad8:	dd6b      	ble.n	800dbb2 <_dtoa_r+0x8e2>
 800dada:	f1c0 001c 	rsb	r0, r0, #28
 800dade:	9b08      	ldr	r3, [sp, #32]
 800dae0:	4480      	add	r8, r0
 800dae2:	4403      	add	r3, r0
 800dae4:	4406      	add	r6, r0
 800dae6:	9308      	str	r3, [sp, #32]
 800dae8:	f1b8 0f00 	cmp.w	r8, #0
 800daec:	dd05      	ble.n	800dafa <_dtoa_r+0x82a>
 800daee:	4649      	mov	r1, r9
 800daf0:	4642      	mov	r2, r8
 800daf2:	4658      	mov	r0, fp
 800daf4:	f000 fcc0 	bl	800e478 <__lshift>
 800daf8:	4681      	mov	r9, r0
 800dafa:	9b08      	ldr	r3, [sp, #32]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	dd05      	ble.n	800db0c <_dtoa_r+0x83c>
 800db00:	4621      	mov	r1, r4
 800db02:	461a      	mov	r2, r3
 800db04:	4658      	mov	r0, fp
 800db06:	f000 fcb7 	bl	800e478 <__lshift>
 800db0a:	4604      	mov	r4, r0
 800db0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d059      	beq.n	800dbc6 <_dtoa_r+0x8f6>
 800db12:	4621      	mov	r1, r4
 800db14:	4648      	mov	r0, r9
 800db16:	f000 fd1b 	bl	800e550 <__mcmp>
 800db1a:	2800      	cmp	r0, #0
 800db1c:	da53      	bge.n	800dbc6 <_dtoa_r+0x8f6>
 800db1e:	1e7b      	subs	r3, r7, #1
 800db20:	4649      	mov	r1, r9
 800db22:	220a      	movs	r2, #10
 800db24:	4658      	mov	r0, fp
 800db26:	9304      	str	r3, [sp, #16]
 800db28:	2300      	movs	r3, #0
 800db2a:	f000 faf7 	bl	800e11c <__multadd>
 800db2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db30:	4681      	mov	r9, r0
 800db32:	2b00      	cmp	r3, #0
 800db34:	f000 8172 	beq.w	800de1c <_dtoa_r+0xb4c>
 800db38:	2300      	movs	r3, #0
 800db3a:	4629      	mov	r1, r5
 800db3c:	220a      	movs	r2, #10
 800db3e:	4658      	mov	r0, fp
 800db40:	f000 faec 	bl	800e11c <__multadd>
 800db44:	9b00      	ldr	r3, [sp, #0]
 800db46:	4605      	mov	r5, r0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	dc67      	bgt.n	800dc1c <_dtoa_r+0x94c>
 800db4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db4e:	2b02      	cmp	r3, #2
 800db50:	dc41      	bgt.n	800dbd6 <_dtoa_r+0x906>
 800db52:	e063      	b.n	800dc1c <_dtoa_r+0x94c>
 800db54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800db56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800db5a:	e746      	b.n	800d9ea <_dtoa_r+0x71a>
 800db5c:	9b07      	ldr	r3, [sp, #28]
 800db5e:	1e5c      	subs	r4, r3, #1
 800db60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db62:	42a3      	cmp	r3, r4
 800db64:	bfb7      	itett	lt
 800db66:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800db68:	1b1c      	subge	r4, r3, r4
 800db6a:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800db6c:	1ae3      	sublt	r3, r4, r3
 800db6e:	bfbe      	ittt	lt
 800db70:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800db72:	2400      	movlt	r4, #0
 800db74:	18d2      	addlt	r2, r2, r3
 800db76:	9b07      	ldr	r3, [sp, #28]
 800db78:	bfb8      	it	lt
 800db7a:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	bfb5      	itete	lt
 800db80:	eba8 0603 	sublt.w	r6, r8, r3
 800db84:	4646      	movge	r6, r8
 800db86:	2300      	movlt	r3, #0
 800db88:	9b07      	ldrge	r3, [sp, #28]
 800db8a:	e730      	b.n	800d9ee <_dtoa_r+0x71e>
 800db8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800db8e:	4646      	mov	r6, r8
 800db90:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800db92:	e735      	b.n	800da00 <_dtoa_r+0x730>
 800db94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db96:	e75c      	b.n	800da52 <_dtoa_r+0x782>
 800db98:	2300      	movs	r3, #0
 800db9a:	e788      	b.n	800daae <_dtoa_r+0x7de>
 800db9c:	3fe00000 	.word	0x3fe00000
 800dba0:	40240000 	.word	0x40240000
 800dba4:	40140000 	.word	0x40140000
 800dba8:	9b02      	ldr	r3, [sp, #8]
 800dbaa:	e780      	b.n	800daae <_dtoa_r+0x7de>
 800dbac:	2300      	movs	r3, #0
 800dbae:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbb0:	e782      	b.n	800dab8 <_dtoa_r+0x7e8>
 800dbb2:	d099      	beq.n	800dae8 <_dtoa_r+0x818>
 800dbb4:	331c      	adds	r3, #28
 800dbb6:	9a08      	ldr	r2, [sp, #32]
 800dbb8:	441a      	add	r2, r3
 800dbba:	4498      	add	r8, r3
 800dbbc:	441e      	add	r6, r3
 800dbbe:	9208      	str	r2, [sp, #32]
 800dbc0:	e792      	b.n	800dae8 <_dtoa_r+0x818>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	e7f6      	b.n	800dbb4 <_dtoa_r+0x8e4>
 800dbc6:	9b07      	ldr	r3, [sp, #28]
 800dbc8:	9704      	str	r7, [sp, #16]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	dc20      	bgt.n	800dc10 <_dtoa_r+0x940>
 800dbce:	9300      	str	r3, [sp, #0]
 800dbd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbd2:	2b02      	cmp	r3, #2
 800dbd4:	dd1e      	ble.n	800dc14 <_dtoa_r+0x944>
 800dbd6:	9b00      	ldr	r3, [sp, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	f47f aec0 	bne.w	800d95e <_dtoa_r+0x68e>
 800dbde:	4621      	mov	r1, r4
 800dbe0:	2205      	movs	r2, #5
 800dbe2:	4658      	mov	r0, fp
 800dbe4:	f000 fa9a 	bl	800e11c <__multadd>
 800dbe8:	4601      	mov	r1, r0
 800dbea:	4604      	mov	r4, r0
 800dbec:	4648      	mov	r0, r9
 800dbee:	f000 fcaf 	bl	800e550 <__mcmp>
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	f77f aeb3 	ble.w	800d95e <_dtoa_r+0x68e>
 800dbf8:	2331      	movs	r3, #49	@ 0x31
 800dbfa:	4656      	mov	r6, sl
 800dbfc:	f806 3b01 	strb.w	r3, [r6], #1
 800dc00:	9b04      	ldr	r3, [sp, #16]
 800dc02:	3301      	adds	r3, #1
 800dc04:	9304      	str	r3, [sp, #16]
 800dc06:	e6ae      	b.n	800d966 <_dtoa_r+0x696>
 800dc08:	9c07      	ldr	r4, [sp, #28]
 800dc0a:	9704      	str	r7, [sp, #16]
 800dc0c:	4625      	mov	r5, r4
 800dc0e:	e7f3      	b.n	800dbf8 <_dtoa_r+0x928>
 800dc10:	9b07      	ldr	r3, [sp, #28]
 800dc12:	9300      	str	r3, [sp, #0]
 800dc14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	f000 8104 	beq.w	800de24 <_dtoa_r+0xb54>
 800dc1c:	2e00      	cmp	r6, #0
 800dc1e:	dd05      	ble.n	800dc2c <_dtoa_r+0x95c>
 800dc20:	4629      	mov	r1, r5
 800dc22:	4632      	mov	r2, r6
 800dc24:	4658      	mov	r0, fp
 800dc26:	f000 fc27 	bl	800e478 <__lshift>
 800dc2a:	4605      	mov	r5, r0
 800dc2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d05a      	beq.n	800dce8 <_dtoa_r+0xa18>
 800dc32:	6869      	ldr	r1, [r5, #4]
 800dc34:	4658      	mov	r0, fp
 800dc36:	f000 fa0f 	bl	800e058 <_Balloc>
 800dc3a:	4606      	mov	r6, r0
 800dc3c:	b928      	cbnz	r0, 800dc4a <_dtoa_r+0x97a>
 800dc3e:	4b84      	ldr	r3, [pc, #528]	@ (800de50 <_dtoa_r+0xb80>)
 800dc40:	4602      	mov	r2, r0
 800dc42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc46:	f7ff bb5a 	b.w	800d2fe <_dtoa_r+0x2e>
 800dc4a:	692a      	ldr	r2, [r5, #16]
 800dc4c:	f105 010c 	add.w	r1, r5, #12
 800dc50:	300c      	adds	r0, #12
 800dc52:	3202      	adds	r2, #2
 800dc54:	0092      	lsls	r2, r2, #2
 800dc56:	f7ff faa0 	bl	800d19a <memcpy>
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	4631      	mov	r1, r6
 800dc5e:	4658      	mov	r0, fp
 800dc60:	f000 fc0a 	bl	800e478 <__lshift>
 800dc64:	f10a 0301 	add.w	r3, sl, #1
 800dc68:	462f      	mov	r7, r5
 800dc6a:	4605      	mov	r5, r0
 800dc6c:	9307      	str	r3, [sp, #28]
 800dc6e:	9b00      	ldr	r3, [sp, #0]
 800dc70:	4453      	add	r3, sl
 800dc72:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc74:	9b02      	ldr	r3, [sp, #8]
 800dc76:	f003 0301 	and.w	r3, r3, #1
 800dc7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc7c:	9b07      	ldr	r3, [sp, #28]
 800dc7e:	4621      	mov	r1, r4
 800dc80:	4648      	mov	r0, r9
 800dc82:	3b01      	subs	r3, #1
 800dc84:	9300      	str	r3, [sp, #0]
 800dc86:	f7ff fa95 	bl	800d1b4 <quorem>
 800dc8a:	4639      	mov	r1, r7
 800dc8c:	9002      	str	r0, [sp, #8]
 800dc8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dc92:	4648      	mov	r0, r9
 800dc94:	f000 fc5c 	bl	800e550 <__mcmp>
 800dc98:	462a      	mov	r2, r5
 800dc9a:	9008      	str	r0, [sp, #32]
 800dc9c:	4621      	mov	r1, r4
 800dc9e:	4658      	mov	r0, fp
 800dca0:	f000 fc72 	bl	800e588 <__mdiff>
 800dca4:	68c2      	ldr	r2, [r0, #12]
 800dca6:	4606      	mov	r6, r0
 800dca8:	bb02      	cbnz	r2, 800dcec <_dtoa_r+0xa1c>
 800dcaa:	4601      	mov	r1, r0
 800dcac:	4648      	mov	r0, r9
 800dcae:	f000 fc4f 	bl	800e550 <__mcmp>
 800dcb2:	4602      	mov	r2, r0
 800dcb4:	4631      	mov	r1, r6
 800dcb6:	4658      	mov	r0, fp
 800dcb8:	920e      	str	r2, [sp, #56]	@ 0x38
 800dcba:	f000 fa0d 	bl	800e0d8 <_Bfree>
 800dcbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcc2:	9e07      	ldr	r6, [sp, #28]
 800dcc4:	ea43 0102 	orr.w	r1, r3, r2
 800dcc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcca:	4319      	orrs	r1, r3
 800dccc:	d110      	bne.n	800dcf0 <_dtoa_r+0xa20>
 800dcce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dcd2:	d029      	beq.n	800dd28 <_dtoa_r+0xa58>
 800dcd4:	9b08      	ldr	r3, [sp, #32]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	dd02      	ble.n	800dce0 <_dtoa_r+0xa10>
 800dcda:	9b02      	ldr	r3, [sp, #8]
 800dcdc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800dce0:	9b00      	ldr	r3, [sp, #0]
 800dce2:	f883 8000 	strb.w	r8, [r3]
 800dce6:	e63f      	b.n	800d968 <_dtoa_r+0x698>
 800dce8:	4628      	mov	r0, r5
 800dcea:	e7bb      	b.n	800dc64 <_dtoa_r+0x994>
 800dcec:	2201      	movs	r2, #1
 800dcee:	e7e1      	b.n	800dcb4 <_dtoa_r+0x9e4>
 800dcf0:	9b08      	ldr	r3, [sp, #32]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	db04      	blt.n	800dd00 <_dtoa_r+0xa30>
 800dcf6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dcf8:	430b      	orrs	r3, r1
 800dcfa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dcfc:	430b      	orrs	r3, r1
 800dcfe:	d120      	bne.n	800dd42 <_dtoa_r+0xa72>
 800dd00:	2a00      	cmp	r2, #0
 800dd02:	dded      	ble.n	800dce0 <_dtoa_r+0xa10>
 800dd04:	4649      	mov	r1, r9
 800dd06:	2201      	movs	r2, #1
 800dd08:	4658      	mov	r0, fp
 800dd0a:	f000 fbb5 	bl	800e478 <__lshift>
 800dd0e:	4621      	mov	r1, r4
 800dd10:	4681      	mov	r9, r0
 800dd12:	f000 fc1d 	bl	800e550 <__mcmp>
 800dd16:	2800      	cmp	r0, #0
 800dd18:	dc03      	bgt.n	800dd22 <_dtoa_r+0xa52>
 800dd1a:	d1e1      	bne.n	800dce0 <_dtoa_r+0xa10>
 800dd1c:	f018 0f01 	tst.w	r8, #1
 800dd20:	d0de      	beq.n	800dce0 <_dtoa_r+0xa10>
 800dd22:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd26:	d1d8      	bne.n	800dcda <_dtoa_r+0xa0a>
 800dd28:	2339      	movs	r3, #57	@ 0x39
 800dd2a:	9a00      	ldr	r2, [sp, #0]
 800dd2c:	7013      	strb	r3, [r2, #0]
 800dd2e:	4633      	mov	r3, r6
 800dd30:	461e      	mov	r6, r3
 800dd32:	3b01      	subs	r3, #1
 800dd34:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd38:	2a39      	cmp	r2, #57	@ 0x39
 800dd3a:	d052      	beq.n	800dde2 <_dtoa_r+0xb12>
 800dd3c:	3201      	adds	r2, #1
 800dd3e:	701a      	strb	r2, [r3, #0]
 800dd40:	e612      	b.n	800d968 <_dtoa_r+0x698>
 800dd42:	2a00      	cmp	r2, #0
 800dd44:	dd07      	ble.n	800dd56 <_dtoa_r+0xa86>
 800dd46:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd4a:	d0ed      	beq.n	800dd28 <_dtoa_r+0xa58>
 800dd4c:	f108 0301 	add.w	r3, r8, #1
 800dd50:	9a00      	ldr	r2, [sp, #0]
 800dd52:	7013      	strb	r3, [r2, #0]
 800dd54:	e608      	b.n	800d968 <_dtoa_r+0x698>
 800dd56:	9b07      	ldr	r3, [sp, #28]
 800dd58:	9a07      	ldr	r2, [sp, #28]
 800dd5a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800dd5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd60:	4293      	cmp	r3, r2
 800dd62:	d028      	beq.n	800ddb6 <_dtoa_r+0xae6>
 800dd64:	4649      	mov	r1, r9
 800dd66:	2300      	movs	r3, #0
 800dd68:	220a      	movs	r2, #10
 800dd6a:	4658      	mov	r0, fp
 800dd6c:	f000 f9d6 	bl	800e11c <__multadd>
 800dd70:	42af      	cmp	r7, r5
 800dd72:	4681      	mov	r9, r0
 800dd74:	f04f 0300 	mov.w	r3, #0
 800dd78:	f04f 020a 	mov.w	r2, #10
 800dd7c:	4639      	mov	r1, r7
 800dd7e:	4658      	mov	r0, fp
 800dd80:	d107      	bne.n	800dd92 <_dtoa_r+0xac2>
 800dd82:	f000 f9cb 	bl	800e11c <__multadd>
 800dd86:	4607      	mov	r7, r0
 800dd88:	4605      	mov	r5, r0
 800dd8a:	9b07      	ldr	r3, [sp, #28]
 800dd8c:	3301      	adds	r3, #1
 800dd8e:	9307      	str	r3, [sp, #28]
 800dd90:	e774      	b.n	800dc7c <_dtoa_r+0x9ac>
 800dd92:	f000 f9c3 	bl	800e11c <__multadd>
 800dd96:	4629      	mov	r1, r5
 800dd98:	4607      	mov	r7, r0
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	220a      	movs	r2, #10
 800dd9e:	4658      	mov	r0, fp
 800dda0:	f000 f9bc 	bl	800e11c <__multadd>
 800dda4:	4605      	mov	r5, r0
 800dda6:	e7f0      	b.n	800dd8a <_dtoa_r+0xaba>
 800dda8:	9b00      	ldr	r3, [sp, #0]
 800ddaa:	2700      	movs	r7, #0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	bfcc      	ite	gt
 800ddb0:	461e      	movgt	r6, r3
 800ddb2:	2601      	movle	r6, #1
 800ddb4:	4456      	add	r6, sl
 800ddb6:	4649      	mov	r1, r9
 800ddb8:	2201      	movs	r2, #1
 800ddba:	4658      	mov	r0, fp
 800ddbc:	f000 fb5c 	bl	800e478 <__lshift>
 800ddc0:	4621      	mov	r1, r4
 800ddc2:	4681      	mov	r9, r0
 800ddc4:	f000 fbc4 	bl	800e550 <__mcmp>
 800ddc8:	2800      	cmp	r0, #0
 800ddca:	dcb0      	bgt.n	800dd2e <_dtoa_r+0xa5e>
 800ddcc:	d102      	bne.n	800ddd4 <_dtoa_r+0xb04>
 800ddce:	f018 0f01 	tst.w	r8, #1
 800ddd2:	d1ac      	bne.n	800dd2e <_dtoa_r+0xa5e>
 800ddd4:	4633      	mov	r3, r6
 800ddd6:	461e      	mov	r6, r3
 800ddd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dddc:	2a30      	cmp	r2, #48	@ 0x30
 800ddde:	d0fa      	beq.n	800ddd6 <_dtoa_r+0xb06>
 800dde0:	e5c2      	b.n	800d968 <_dtoa_r+0x698>
 800dde2:	459a      	cmp	sl, r3
 800dde4:	d1a4      	bne.n	800dd30 <_dtoa_r+0xa60>
 800dde6:	9b04      	ldr	r3, [sp, #16]
 800dde8:	3301      	adds	r3, #1
 800ddea:	9304      	str	r3, [sp, #16]
 800ddec:	2331      	movs	r3, #49	@ 0x31
 800ddee:	f88a 3000 	strb.w	r3, [sl]
 800ddf2:	e5b9      	b.n	800d968 <_dtoa_r+0x698>
 800ddf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ddf6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800de54 <_dtoa_r+0xb84>
 800ddfa:	b11b      	cbz	r3, 800de04 <_dtoa_r+0xb34>
 800ddfc:	f10a 0308 	add.w	r3, sl, #8
 800de00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de02:	6013      	str	r3, [r2, #0]
 800de04:	4650      	mov	r0, sl
 800de06:	b019      	add	sp, #100	@ 0x64
 800de08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de0e:	2b01      	cmp	r3, #1
 800de10:	f77f ae37 	ble.w	800da82 <_dtoa_r+0x7b2>
 800de14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de16:	930a      	str	r3, [sp, #40]	@ 0x28
 800de18:	2001      	movs	r0, #1
 800de1a:	e655      	b.n	800dac8 <_dtoa_r+0x7f8>
 800de1c:	9b00      	ldr	r3, [sp, #0]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	f77f aed6 	ble.w	800dbd0 <_dtoa_r+0x900>
 800de24:	4656      	mov	r6, sl
 800de26:	4621      	mov	r1, r4
 800de28:	4648      	mov	r0, r9
 800de2a:	f7ff f9c3 	bl	800d1b4 <quorem>
 800de2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800de32:	9b00      	ldr	r3, [sp, #0]
 800de34:	f806 8b01 	strb.w	r8, [r6], #1
 800de38:	eba6 020a 	sub.w	r2, r6, sl
 800de3c:	4293      	cmp	r3, r2
 800de3e:	ddb3      	ble.n	800dda8 <_dtoa_r+0xad8>
 800de40:	4649      	mov	r1, r9
 800de42:	2300      	movs	r3, #0
 800de44:	220a      	movs	r2, #10
 800de46:	4658      	mov	r0, fp
 800de48:	f000 f968 	bl	800e11c <__multadd>
 800de4c:	4681      	mov	r9, r0
 800de4e:	e7ea      	b.n	800de26 <_dtoa_r+0xb56>
 800de50:	08010708 	.word	0x08010708
 800de54:	0801068c 	.word	0x0801068c

0800de58 <_free_r>:
 800de58:	b538      	push	{r3, r4, r5, lr}
 800de5a:	4605      	mov	r5, r0
 800de5c:	2900      	cmp	r1, #0
 800de5e:	d041      	beq.n	800dee4 <_free_r+0x8c>
 800de60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de64:	1f0c      	subs	r4, r1, #4
 800de66:	2b00      	cmp	r3, #0
 800de68:	bfb8      	it	lt
 800de6a:	18e4      	addlt	r4, r4, r3
 800de6c:	f000 f8e8 	bl	800e040 <__malloc_lock>
 800de70:	4a1d      	ldr	r2, [pc, #116]	@ (800dee8 <_free_r+0x90>)
 800de72:	6813      	ldr	r3, [r2, #0]
 800de74:	b933      	cbnz	r3, 800de84 <_free_r+0x2c>
 800de76:	6063      	str	r3, [r4, #4]
 800de78:	6014      	str	r4, [r2, #0]
 800de7a:	4628      	mov	r0, r5
 800de7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de80:	f000 b8e4 	b.w	800e04c <__malloc_unlock>
 800de84:	42a3      	cmp	r3, r4
 800de86:	d908      	bls.n	800de9a <_free_r+0x42>
 800de88:	6820      	ldr	r0, [r4, #0]
 800de8a:	1821      	adds	r1, r4, r0
 800de8c:	428b      	cmp	r3, r1
 800de8e:	bf01      	itttt	eq
 800de90:	6819      	ldreq	r1, [r3, #0]
 800de92:	685b      	ldreq	r3, [r3, #4]
 800de94:	1809      	addeq	r1, r1, r0
 800de96:	6021      	streq	r1, [r4, #0]
 800de98:	e7ed      	b.n	800de76 <_free_r+0x1e>
 800de9a:	461a      	mov	r2, r3
 800de9c:	685b      	ldr	r3, [r3, #4]
 800de9e:	b10b      	cbz	r3, 800dea4 <_free_r+0x4c>
 800dea0:	42a3      	cmp	r3, r4
 800dea2:	d9fa      	bls.n	800de9a <_free_r+0x42>
 800dea4:	6811      	ldr	r1, [r2, #0]
 800dea6:	1850      	adds	r0, r2, r1
 800dea8:	42a0      	cmp	r0, r4
 800deaa:	d10b      	bne.n	800dec4 <_free_r+0x6c>
 800deac:	6820      	ldr	r0, [r4, #0]
 800deae:	4401      	add	r1, r0
 800deb0:	1850      	adds	r0, r2, r1
 800deb2:	6011      	str	r1, [r2, #0]
 800deb4:	4283      	cmp	r3, r0
 800deb6:	d1e0      	bne.n	800de7a <_free_r+0x22>
 800deb8:	6818      	ldr	r0, [r3, #0]
 800deba:	685b      	ldr	r3, [r3, #4]
 800debc:	4408      	add	r0, r1
 800debe:	6053      	str	r3, [r2, #4]
 800dec0:	6010      	str	r0, [r2, #0]
 800dec2:	e7da      	b.n	800de7a <_free_r+0x22>
 800dec4:	d902      	bls.n	800decc <_free_r+0x74>
 800dec6:	230c      	movs	r3, #12
 800dec8:	602b      	str	r3, [r5, #0]
 800deca:	e7d6      	b.n	800de7a <_free_r+0x22>
 800decc:	6820      	ldr	r0, [r4, #0]
 800dece:	1821      	adds	r1, r4, r0
 800ded0:	428b      	cmp	r3, r1
 800ded2:	bf02      	ittt	eq
 800ded4:	6819      	ldreq	r1, [r3, #0]
 800ded6:	685b      	ldreq	r3, [r3, #4]
 800ded8:	1809      	addeq	r1, r1, r0
 800deda:	6063      	str	r3, [r4, #4]
 800dedc:	bf08      	it	eq
 800dede:	6021      	streq	r1, [r4, #0]
 800dee0:	6054      	str	r4, [r2, #4]
 800dee2:	e7ca      	b.n	800de7a <_free_r+0x22>
 800dee4:	bd38      	pop	{r3, r4, r5, pc}
 800dee6:	bf00      	nop
 800dee8:	20003f00 	.word	0x20003f00

0800deec <malloc>:
 800deec:	4b02      	ldr	r3, [pc, #8]	@ (800def8 <malloc+0xc>)
 800deee:	4601      	mov	r1, r0
 800def0:	6818      	ldr	r0, [r3, #0]
 800def2:	f000 b825 	b.w	800df40 <_malloc_r>
 800def6:	bf00      	nop
 800def8:	2000001c 	.word	0x2000001c

0800defc <sbrk_aligned>:
 800defc:	b570      	push	{r4, r5, r6, lr}
 800defe:	4e0f      	ldr	r6, [pc, #60]	@ (800df3c <sbrk_aligned+0x40>)
 800df00:	460c      	mov	r4, r1
 800df02:	4605      	mov	r5, r0
 800df04:	6831      	ldr	r1, [r6, #0]
 800df06:	b911      	cbnz	r1, 800df0e <sbrk_aligned+0x12>
 800df08:	f000 fe4c 	bl	800eba4 <_sbrk_r>
 800df0c:	6030      	str	r0, [r6, #0]
 800df0e:	4621      	mov	r1, r4
 800df10:	4628      	mov	r0, r5
 800df12:	f000 fe47 	bl	800eba4 <_sbrk_r>
 800df16:	1c43      	adds	r3, r0, #1
 800df18:	d103      	bne.n	800df22 <sbrk_aligned+0x26>
 800df1a:	f04f 34ff 	mov.w	r4, #4294967295
 800df1e:	4620      	mov	r0, r4
 800df20:	bd70      	pop	{r4, r5, r6, pc}
 800df22:	1cc4      	adds	r4, r0, #3
 800df24:	f024 0403 	bic.w	r4, r4, #3
 800df28:	42a0      	cmp	r0, r4
 800df2a:	d0f8      	beq.n	800df1e <sbrk_aligned+0x22>
 800df2c:	1a21      	subs	r1, r4, r0
 800df2e:	4628      	mov	r0, r5
 800df30:	f000 fe38 	bl	800eba4 <_sbrk_r>
 800df34:	3001      	adds	r0, #1
 800df36:	d1f2      	bne.n	800df1e <sbrk_aligned+0x22>
 800df38:	e7ef      	b.n	800df1a <sbrk_aligned+0x1e>
 800df3a:	bf00      	nop
 800df3c:	20003efc 	.word	0x20003efc

0800df40 <_malloc_r>:
 800df40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df44:	1ccd      	adds	r5, r1, #3
 800df46:	4606      	mov	r6, r0
 800df48:	f025 0503 	bic.w	r5, r5, #3
 800df4c:	3508      	adds	r5, #8
 800df4e:	2d0c      	cmp	r5, #12
 800df50:	bf38      	it	cc
 800df52:	250c      	movcc	r5, #12
 800df54:	2d00      	cmp	r5, #0
 800df56:	db01      	blt.n	800df5c <_malloc_r+0x1c>
 800df58:	42a9      	cmp	r1, r5
 800df5a:	d904      	bls.n	800df66 <_malloc_r+0x26>
 800df5c:	230c      	movs	r3, #12
 800df5e:	6033      	str	r3, [r6, #0]
 800df60:	2000      	movs	r0, #0
 800df62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e03c <_malloc_r+0xfc>
 800df6a:	f000 f869 	bl	800e040 <__malloc_lock>
 800df6e:	f8d8 3000 	ldr.w	r3, [r8]
 800df72:	461c      	mov	r4, r3
 800df74:	bb44      	cbnz	r4, 800dfc8 <_malloc_r+0x88>
 800df76:	4629      	mov	r1, r5
 800df78:	4630      	mov	r0, r6
 800df7a:	f7ff ffbf 	bl	800defc <sbrk_aligned>
 800df7e:	1c43      	adds	r3, r0, #1
 800df80:	4604      	mov	r4, r0
 800df82:	d158      	bne.n	800e036 <_malloc_r+0xf6>
 800df84:	f8d8 4000 	ldr.w	r4, [r8]
 800df88:	4627      	mov	r7, r4
 800df8a:	2f00      	cmp	r7, #0
 800df8c:	d143      	bne.n	800e016 <_malloc_r+0xd6>
 800df8e:	2c00      	cmp	r4, #0
 800df90:	d04b      	beq.n	800e02a <_malloc_r+0xea>
 800df92:	6823      	ldr	r3, [r4, #0]
 800df94:	4639      	mov	r1, r7
 800df96:	4630      	mov	r0, r6
 800df98:	eb04 0903 	add.w	r9, r4, r3
 800df9c:	f000 fe02 	bl	800eba4 <_sbrk_r>
 800dfa0:	4581      	cmp	r9, r0
 800dfa2:	d142      	bne.n	800e02a <_malloc_r+0xea>
 800dfa4:	6821      	ldr	r1, [r4, #0]
 800dfa6:	4630      	mov	r0, r6
 800dfa8:	1a6d      	subs	r5, r5, r1
 800dfaa:	4629      	mov	r1, r5
 800dfac:	f7ff ffa6 	bl	800defc <sbrk_aligned>
 800dfb0:	3001      	adds	r0, #1
 800dfb2:	d03a      	beq.n	800e02a <_malloc_r+0xea>
 800dfb4:	6823      	ldr	r3, [r4, #0]
 800dfb6:	442b      	add	r3, r5
 800dfb8:	6023      	str	r3, [r4, #0]
 800dfba:	f8d8 3000 	ldr.w	r3, [r8]
 800dfbe:	685a      	ldr	r2, [r3, #4]
 800dfc0:	bb62      	cbnz	r2, 800e01c <_malloc_r+0xdc>
 800dfc2:	f8c8 7000 	str.w	r7, [r8]
 800dfc6:	e00f      	b.n	800dfe8 <_malloc_r+0xa8>
 800dfc8:	6822      	ldr	r2, [r4, #0]
 800dfca:	1b52      	subs	r2, r2, r5
 800dfcc:	d420      	bmi.n	800e010 <_malloc_r+0xd0>
 800dfce:	2a0b      	cmp	r2, #11
 800dfd0:	d917      	bls.n	800e002 <_malloc_r+0xc2>
 800dfd2:	1961      	adds	r1, r4, r5
 800dfd4:	42a3      	cmp	r3, r4
 800dfd6:	6025      	str	r5, [r4, #0]
 800dfd8:	bf18      	it	ne
 800dfda:	6059      	strne	r1, [r3, #4]
 800dfdc:	6863      	ldr	r3, [r4, #4]
 800dfde:	bf08      	it	eq
 800dfe0:	f8c8 1000 	streq.w	r1, [r8]
 800dfe4:	5162      	str	r2, [r4, r5]
 800dfe6:	604b      	str	r3, [r1, #4]
 800dfe8:	4630      	mov	r0, r6
 800dfea:	f000 f82f 	bl	800e04c <__malloc_unlock>
 800dfee:	f104 000b 	add.w	r0, r4, #11
 800dff2:	1d23      	adds	r3, r4, #4
 800dff4:	f020 0007 	bic.w	r0, r0, #7
 800dff8:	1ac2      	subs	r2, r0, r3
 800dffa:	bf1c      	itt	ne
 800dffc:	1a1b      	subne	r3, r3, r0
 800dffe:	50a3      	strne	r3, [r4, r2]
 800e000:	e7af      	b.n	800df62 <_malloc_r+0x22>
 800e002:	6862      	ldr	r2, [r4, #4]
 800e004:	42a3      	cmp	r3, r4
 800e006:	bf0c      	ite	eq
 800e008:	f8c8 2000 	streq.w	r2, [r8]
 800e00c:	605a      	strne	r2, [r3, #4]
 800e00e:	e7eb      	b.n	800dfe8 <_malloc_r+0xa8>
 800e010:	4623      	mov	r3, r4
 800e012:	6864      	ldr	r4, [r4, #4]
 800e014:	e7ae      	b.n	800df74 <_malloc_r+0x34>
 800e016:	463c      	mov	r4, r7
 800e018:	687f      	ldr	r7, [r7, #4]
 800e01a:	e7b6      	b.n	800df8a <_malloc_r+0x4a>
 800e01c:	461a      	mov	r2, r3
 800e01e:	685b      	ldr	r3, [r3, #4]
 800e020:	42a3      	cmp	r3, r4
 800e022:	d1fb      	bne.n	800e01c <_malloc_r+0xdc>
 800e024:	2300      	movs	r3, #0
 800e026:	6053      	str	r3, [r2, #4]
 800e028:	e7de      	b.n	800dfe8 <_malloc_r+0xa8>
 800e02a:	230c      	movs	r3, #12
 800e02c:	4630      	mov	r0, r6
 800e02e:	6033      	str	r3, [r6, #0]
 800e030:	f000 f80c 	bl	800e04c <__malloc_unlock>
 800e034:	e794      	b.n	800df60 <_malloc_r+0x20>
 800e036:	6005      	str	r5, [r0, #0]
 800e038:	e7d6      	b.n	800dfe8 <_malloc_r+0xa8>
 800e03a:	bf00      	nop
 800e03c:	20003f00 	.word	0x20003f00

0800e040 <__malloc_lock>:
 800e040:	4801      	ldr	r0, [pc, #4]	@ (800e048 <__malloc_lock+0x8>)
 800e042:	f7ff b89a 	b.w	800d17a <__retarget_lock_acquire_recursive>
 800e046:	bf00      	nop
 800e048:	20003ef8 	.word	0x20003ef8

0800e04c <__malloc_unlock>:
 800e04c:	4801      	ldr	r0, [pc, #4]	@ (800e054 <__malloc_unlock+0x8>)
 800e04e:	f7ff b895 	b.w	800d17c <__retarget_lock_release_recursive>
 800e052:	bf00      	nop
 800e054:	20003ef8 	.word	0x20003ef8

0800e058 <_Balloc>:
 800e058:	b570      	push	{r4, r5, r6, lr}
 800e05a:	69c6      	ldr	r6, [r0, #28]
 800e05c:	4604      	mov	r4, r0
 800e05e:	460d      	mov	r5, r1
 800e060:	b976      	cbnz	r6, 800e080 <_Balloc+0x28>
 800e062:	2010      	movs	r0, #16
 800e064:	f7ff ff42 	bl	800deec <malloc>
 800e068:	4602      	mov	r2, r0
 800e06a:	61e0      	str	r0, [r4, #28]
 800e06c:	b920      	cbnz	r0, 800e078 <_Balloc+0x20>
 800e06e:	4b18      	ldr	r3, [pc, #96]	@ (800e0d0 <_Balloc+0x78>)
 800e070:	216b      	movs	r1, #107	@ 0x6b
 800e072:	4818      	ldr	r0, [pc, #96]	@ (800e0d4 <_Balloc+0x7c>)
 800e074:	f000 fda6 	bl	800ebc4 <__assert_func>
 800e078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e07c:	6006      	str	r6, [r0, #0]
 800e07e:	60c6      	str	r6, [r0, #12]
 800e080:	69e6      	ldr	r6, [r4, #28]
 800e082:	68f3      	ldr	r3, [r6, #12]
 800e084:	b183      	cbz	r3, 800e0a8 <_Balloc+0x50>
 800e086:	69e3      	ldr	r3, [r4, #28]
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e08e:	b9b8      	cbnz	r0, 800e0c0 <_Balloc+0x68>
 800e090:	2101      	movs	r1, #1
 800e092:	4620      	mov	r0, r4
 800e094:	fa01 f605 	lsl.w	r6, r1, r5
 800e098:	1d72      	adds	r2, r6, #5
 800e09a:	0092      	lsls	r2, r2, #2
 800e09c:	f000 fdb0 	bl	800ec00 <_calloc_r>
 800e0a0:	b160      	cbz	r0, 800e0bc <_Balloc+0x64>
 800e0a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e0a6:	e00e      	b.n	800e0c6 <_Balloc+0x6e>
 800e0a8:	2221      	movs	r2, #33	@ 0x21
 800e0aa:	2104      	movs	r1, #4
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	f000 fda7 	bl	800ec00 <_calloc_r>
 800e0b2:	69e3      	ldr	r3, [r4, #28]
 800e0b4:	60f0      	str	r0, [r6, #12]
 800e0b6:	68db      	ldr	r3, [r3, #12]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d1e4      	bne.n	800e086 <_Balloc+0x2e>
 800e0bc:	2000      	movs	r0, #0
 800e0be:	bd70      	pop	{r4, r5, r6, pc}
 800e0c0:	6802      	ldr	r2, [r0, #0]
 800e0c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0cc:	e7f7      	b.n	800e0be <_Balloc+0x66>
 800e0ce:	bf00      	nop
 800e0d0:	08010699 	.word	0x08010699
 800e0d4:	08010719 	.word	0x08010719

0800e0d8 <_Bfree>:
 800e0d8:	b570      	push	{r4, r5, r6, lr}
 800e0da:	69c6      	ldr	r6, [r0, #28]
 800e0dc:	4605      	mov	r5, r0
 800e0de:	460c      	mov	r4, r1
 800e0e0:	b976      	cbnz	r6, 800e100 <_Bfree+0x28>
 800e0e2:	2010      	movs	r0, #16
 800e0e4:	f7ff ff02 	bl	800deec <malloc>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	61e8      	str	r0, [r5, #28]
 800e0ec:	b920      	cbnz	r0, 800e0f8 <_Bfree+0x20>
 800e0ee:	4b09      	ldr	r3, [pc, #36]	@ (800e114 <_Bfree+0x3c>)
 800e0f0:	218f      	movs	r1, #143	@ 0x8f
 800e0f2:	4809      	ldr	r0, [pc, #36]	@ (800e118 <_Bfree+0x40>)
 800e0f4:	f000 fd66 	bl	800ebc4 <__assert_func>
 800e0f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0fc:	6006      	str	r6, [r0, #0]
 800e0fe:	60c6      	str	r6, [r0, #12]
 800e100:	b13c      	cbz	r4, 800e112 <_Bfree+0x3a>
 800e102:	69eb      	ldr	r3, [r5, #28]
 800e104:	6862      	ldr	r2, [r4, #4]
 800e106:	68db      	ldr	r3, [r3, #12]
 800e108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e10c:	6021      	str	r1, [r4, #0]
 800e10e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e112:	bd70      	pop	{r4, r5, r6, pc}
 800e114:	08010699 	.word	0x08010699
 800e118:	08010719 	.word	0x08010719

0800e11c <__multadd>:
 800e11c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e120:	f101 0c14 	add.w	ip, r1, #20
 800e124:	4607      	mov	r7, r0
 800e126:	460c      	mov	r4, r1
 800e128:	461e      	mov	r6, r3
 800e12a:	690d      	ldr	r5, [r1, #16]
 800e12c:	2000      	movs	r0, #0
 800e12e:	f8dc 3000 	ldr.w	r3, [ip]
 800e132:	3001      	adds	r0, #1
 800e134:	b299      	uxth	r1, r3
 800e136:	4285      	cmp	r5, r0
 800e138:	fb02 6101 	mla	r1, r2, r1, r6
 800e13c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e140:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e144:	b289      	uxth	r1, r1
 800e146:	fb02 3306 	mla	r3, r2, r6, r3
 800e14a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e14e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e152:	f84c 1b04 	str.w	r1, [ip], #4
 800e156:	dcea      	bgt.n	800e12e <__multadd+0x12>
 800e158:	b30e      	cbz	r6, 800e19e <__multadd+0x82>
 800e15a:	68a3      	ldr	r3, [r4, #8]
 800e15c:	42ab      	cmp	r3, r5
 800e15e:	dc19      	bgt.n	800e194 <__multadd+0x78>
 800e160:	6861      	ldr	r1, [r4, #4]
 800e162:	4638      	mov	r0, r7
 800e164:	3101      	adds	r1, #1
 800e166:	f7ff ff77 	bl	800e058 <_Balloc>
 800e16a:	4680      	mov	r8, r0
 800e16c:	b928      	cbnz	r0, 800e17a <__multadd+0x5e>
 800e16e:	4602      	mov	r2, r0
 800e170:	4b0c      	ldr	r3, [pc, #48]	@ (800e1a4 <__multadd+0x88>)
 800e172:	21ba      	movs	r1, #186	@ 0xba
 800e174:	480c      	ldr	r0, [pc, #48]	@ (800e1a8 <__multadd+0x8c>)
 800e176:	f000 fd25 	bl	800ebc4 <__assert_func>
 800e17a:	6922      	ldr	r2, [r4, #16]
 800e17c:	f104 010c 	add.w	r1, r4, #12
 800e180:	300c      	adds	r0, #12
 800e182:	3202      	adds	r2, #2
 800e184:	0092      	lsls	r2, r2, #2
 800e186:	f7ff f808 	bl	800d19a <memcpy>
 800e18a:	4621      	mov	r1, r4
 800e18c:	4644      	mov	r4, r8
 800e18e:	4638      	mov	r0, r7
 800e190:	f7ff ffa2 	bl	800e0d8 <_Bfree>
 800e194:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e198:	3501      	adds	r5, #1
 800e19a:	615e      	str	r6, [r3, #20]
 800e19c:	6125      	str	r5, [r4, #16]
 800e19e:	4620      	mov	r0, r4
 800e1a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1a4:	08010708 	.word	0x08010708
 800e1a8:	08010719 	.word	0x08010719

0800e1ac <__hi0bits>:
 800e1ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	bf36      	itet	cc
 800e1b4:	0403      	lslcc	r3, r0, #16
 800e1b6:	2000      	movcs	r0, #0
 800e1b8:	2010      	movcc	r0, #16
 800e1ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1be:	bf3c      	itt	cc
 800e1c0:	021b      	lslcc	r3, r3, #8
 800e1c2:	3008      	addcc	r0, #8
 800e1c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1c8:	bf3c      	itt	cc
 800e1ca:	011b      	lslcc	r3, r3, #4
 800e1cc:	3004      	addcc	r0, #4
 800e1ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1d2:	bf3c      	itt	cc
 800e1d4:	009b      	lslcc	r3, r3, #2
 800e1d6:	3002      	addcc	r0, #2
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	db05      	blt.n	800e1e8 <__hi0bits+0x3c>
 800e1dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1e0:	f100 0001 	add.w	r0, r0, #1
 800e1e4:	bf08      	it	eq
 800e1e6:	2020      	moveq	r0, #32
 800e1e8:	4770      	bx	lr

0800e1ea <__lo0bits>:
 800e1ea:	6803      	ldr	r3, [r0, #0]
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	f013 0007 	ands.w	r0, r3, #7
 800e1f2:	d00b      	beq.n	800e20c <__lo0bits+0x22>
 800e1f4:	07d9      	lsls	r1, r3, #31
 800e1f6:	d421      	bmi.n	800e23c <__lo0bits+0x52>
 800e1f8:	0798      	lsls	r0, r3, #30
 800e1fa:	bf47      	ittee	mi
 800e1fc:	085b      	lsrmi	r3, r3, #1
 800e1fe:	2001      	movmi	r0, #1
 800e200:	089b      	lsrpl	r3, r3, #2
 800e202:	2002      	movpl	r0, #2
 800e204:	bf4c      	ite	mi
 800e206:	6013      	strmi	r3, [r2, #0]
 800e208:	6013      	strpl	r3, [r2, #0]
 800e20a:	4770      	bx	lr
 800e20c:	b299      	uxth	r1, r3
 800e20e:	b909      	cbnz	r1, 800e214 <__lo0bits+0x2a>
 800e210:	0c1b      	lsrs	r3, r3, #16
 800e212:	2010      	movs	r0, #16
 800e214:	b2d9      	uxtb	r1, r3
 800e216:	b909      	cbnz	r1, 800e21c <__lo0bits+0x32>
 800e218:	3008      	adds	r0, #8
 800e21a:	0a1b      	lsrs	r3, r3, #8
 800e21c:	0719      	lsls	r1, r3, #28
 800e21e:	bf04      	itt	eq
 800e220:	091b      	lsreq	r3, r3, #4
 800e222:	3004      	addeq	r0, #4
 800e224:	0799      	lsls	r1, r3, #30
 800e226:	bf04      	itt	eq
 800e228:	089b      	lsreq	r3, r3, #2
 800e22a:	3002      	addeq	r0, #2
 800e22c:	07d9      	lsls	r1, r3, #31
 800e22e:	d403      	bmi.n	800e238 <__lo0bits+0x4e>
 800e230:	085b      	lsrs	r3, r3, #1
 800e232:	f100 0001 	add.w	r0, r0, #1
 800e236:	d003      	beq.n	800e240 <__lo0bits+0x56>
 800e238:	6013      	str	r3, [r2, #0]
 800e23a:	4770      	bx	lr
 800e23c:	2000      	movs	r0, #0
 800e23e:	4770      	bx	lr
 800e240:	2020      	movs	r0, #32
 800e242:	4770      	bx	lr

0800e244 <__i2b>:
 800e244:	b510      	push	{r4, lr}
 800e246:	460c      	mov	r4, r1
 800e248:	2101      	movs	r1, #1
 800e24a:	f7ff ff05 	bl	800e058 <_Balloc>
 800e24e:	4602      	mov	r2, r0
 800e250:	b928      	cbnz	r0, 800e25e <__i2b+0x1a>
 800e252:	4b05      	ldr	r3, [pc, #20]	@ (800e268 <__i2b+0x24>)
 800e254:	f240 1145 	movw	r1, #325	@ 0x145
 800e258:	4804      	ldr	r0, [pc, #16]	@ (800e26c <__i2b+0x28>)
 800e25a:	f000 fcb3 	bl	800ebc4 <__assert_func>
 800e25e:	2301      	movs	r3, #1
 800e260:	6144      	str	r4, [r0, #20]
 800e262:	6103      	str	r3, [r0, #16]
 800e264:	bd10      	pop	{r4, pc}
 800e266:	bf00      	nop
 800e268:	08010708 	.word	0x08010708
 800e26c:	08010719 	.word	0x08010719

0800e270 <__multiply>:
 800e270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e274:	4614      	mov	r4, r2
 800e276:	690a      	ldr	r2, [r1, #16]
 800e278:	460f      	mov	r7, r1
 800e27a:	b085      	sub	sp, #20
 800e27c:	6923      	ldr	r3, [r4, #16]
 800e27e:	429a      	cmp	r2, r3
 800e280:	bfa2      	ittt	ge
 800e282:	4623      	movge	r3, r4
 800e284:	460c      	movge	r4, r1
 800e286:	461f      	movge	r7, r3
 800e288:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e28c:	68a3      	ldr	r3, [r4, #8]
 800e28e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e292:	6861      	ldr	r1, [r4, #4]
 800e294:	eb0a 0609 	add.w	r6, sl, r9
 800e298:	42b3      	cmp	r3, r6
 800e29a:	bfb8      	it	lt
 800e29c:	3101      	addlt	r1, #1
 800e29e:	f7ff fedb 	bl	800e058 <_Balloc>
 800e2a2:	b930      	cbnz	r0, 800e2b2 <__multiply+0x42>
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	4b45      	ldr	r3, [pc, #276]	@ (800e3bc <__multiply+0x14c>)
 800e2a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e2ac:	4844      	ldr	r0, [pc, #272]	@ (800e3c0 <__multiply+0x150>)
 800e2ae:	f000 fc89 	bl	800ebc4 <__assert_func>
 800e2b2:	f100 0514 	add.w	r5, r0, #20
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e2bc:	462b      	mov	r3, r5
 800e2be:	4543      	cmp	r3, r8
 800e2c0:	d321      	bcc.n	800e306 <__multiply+0x96>
 800e2c2:	f107 0114 	add.w	r1, r7, #20
 800e2c6:	f104 0214 	add.w	r2, r4, #20
 800e2ca:	f104 0715 	add.w	r7, r4, #21
 800e2ce:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e2d2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e2d6:	9302      	str	r3, [sp, #8]
 800e2d8:	1b13      	subs	r3, r2, r4
 800e2da:	3b15      	subs	r3, #21
 800e2dc:	f023 0303 	bic.w	r3, r3, #3
 800e2e0:	3304      	adds	r3, #4
 800e2e2:	42ba      	cmp	r2, r7
 800e2e4:	bf38      	it	cc
 800e2e6:	2304      	movcc	r3, #4
 800e2e8:	9301      	str	r3, [sp, #4]
 800e2ea:	9b02      	ldr	r3, [sp, #8]
 800e2ec:	9103      	str	r1, [sp, #12]
 800e2ee:	428b      	cmp	r3, r1
 800e2f0:	d80c      	bhi.n	800e30c <__multiply+0x9c>
 800e2f2:	2e00      	cmp	r6, #0
 800e2f4:	dd03      	ble.n	800e2fe <__multiply+0x8e>
 800e2f6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d05b      	beq.n	800e3b6 <__multiply+0x146>
 800e2fe:	6106      	str	r6, [r0, #16]
 800e300:	b005      	add	sp, #20
 800e302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e306:	f843 2b04 	str.w	r2, [r3], #4
 800e30a:	e7d8      	b.n	800e2be <__multiply+0x4e>
 800e30c:	f8b1 a000 	ldrh.w	sl, [r1]
 800e310:	f1ba 0f00 	cmp.w	sl, #0
 800e314:	d024      	beq.n	800e360 <__multiply+0xf0>
 800e316:	f104 0e14 	add.w	lr, r4, #20
 800e31a:	46a9      	mov	r9, r5
 800e31c:	f04f 0c00 	mov.w	ip, #0
 800e320:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e324:	f8d9 3000 	ldr.w	r3, [r9]
 800e328:	fa1f fb87 	uxth.w	fp, r7
 800e32c:	4572      	cmp	r2, lr
 800e32e:	b29b      	uxth	r3, r3
 800e330:	fb0a 330b 	mla	r3, sl, fp, r3
 800e334:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e338:	f8d9 7000 	ldr.w	r7, [r9]
 800e33c:	4463      	add	r3, ip
 800e33e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e342:	fb0a c70b 	mla	r7, sl, fp, ip
 800e346:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e354:	f849 3b04 	str.w	r3, [r9], #4
 800e358:	d8e2      	bhi.n	800e320 <__multiply+0xb0>
 800e35a:	9b01      	ldr	r3, [sp, #4]
 800e35c:	f845 c003 	str.w	ip, [r5, r3]
 800e360:	9b03      	ldr	r3, [sp, #12]
 800e362:	3104      	adds	r1, #4
 800e364:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e368:	f1b9 0f00 	cmp.w	r9, #0
 800e36c:	d021      	beq.n	800e3b2 <__multiply+0x142>
 800e36e:	682b      	ldr	r3, [r5, #0]
 800e370:	f104 0c14 	add.w	ip, r4, #20
 800e374:	46ae      	mov	lr, r5
 800e376:	f04f 0a00 	mov.w	sl, #0
 800e37a:	f8bc b000 	ldrh.w	fp, [ip]
 800e37e:	b29b      	uxth	r3, r3
 800e380:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e384:	fb09 770b 	mla	r7, r9, fp, r7
 800e388:	4457      	add	r7, sl
 800e38a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e38e:	f84e 3b04 	str.w	r3, [lr], #4
 800e392:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e396:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e39a:	f8be 3000 	ldrh.w	r3, [lr]
 800e39e:	4562      	cmp	r2, ip
 800e3a0:	fb09 330a 	mla	r3, r9, sl, r3
 800e3a4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e3a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3ac:	d8e5      	bhi.n	800e37a <__multiply+0x10a>
 800e3ae:	9f01      	ldr	r7, [sp, #4]
 800e3b0:	51eb      	str	r3, [r5, r7]
 800e3b2:	3504      	adds	r5, #4
 800e3b4:	e799      	b.n	800e2ea <__multiply+0x7a>
 800e3b6:	3e01      	subs	r6, #1
 800e3b8:	e79b      	b.n	800e2f2 <__multiply+0x82>
 800e3ba:	bf00      	nop
 800e3bc:	08010708 	.word	0x08010708
 800e3c0:	08010719 	.word	0x08010719

0800e3c4 <__pow5mult>:
 800e3c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3c8:	4615      	mov	r5, r2
 800e3ca:	f012 0203 	ands.w	r2, r2, #3
 800e3ce:	4607      	mov	r7, r0
 800e3d0:	460e      	mov	r6, r1
 800e3d2:	d007      	beq.n	800e3e4 <__pow5mult+0x20>
 800e3d4:	3a01      	subs	r2, #1
 800e3d6:	4c25      	ldr	r4, [pc, #148]	@ (800e46c <__pow5mult+0xa8>)
 800e3d8:	2300      	movs	r3, #0
 800e3da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3de:	f7ff fe9d 	bl	800e11c <__multadd>
 800e3e2:	4606      	mov	r6, r0
 800e3e4:	10ad      	asrs	r5, r5, #2
 800e3e6:	d03d      	beq.n	800e464 <__pow5mult+0xa0>
 800e3e8:	69fc      	ldr	r4, [r7, #28]
 800e3ea:	b97c      	cbnz	r4, 800e40c <__pow5mult+0x48>
 800e3ec:	2010      	movs	r0, #16
 800e3ee:	f7ff fd7d 	bl	800deec <malloc>
 800e3f2:	4602      	mov	r2, r0
 800e3f4:	61f8      	str	r0, [r7, #28]
 800e3f6:	b928      	cbnz	r0, 800e404 <__pow5mult+0x40>
 800e3f8:	4b1d      	ldr	r3, [pc, #116]	@ (800e470 <__pow5mult+0xac>)
 800e3fa:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e3fe:	481d      	ldr	r0, [pc, #116]	@ (800e474 <__pow5mult+0xb0>)
 800e400:	f000 fbe0 	bl	800ebc4 <__assert_func>
 800e404:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e408:	6004      	str	r4, [r0, #0]
 800e40a:	60c4      	str	r4, [r0, #12]
 800e40c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e410:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e414:	b94c      	cbnz	r4, 800e42a <__pow5mult+0x66>
 800e416:	f240 2171 	movw	r1, #625	@ 0x271
 800e41a:	4638      	mov	r0, r7
 800e41c:	f7ff ff12 	bl	800e244 <__i2b>
 800e420:	2300      	movs	r3, #0
 800e422:	4604      	mov	r4, r0
 800e424:	f8c8 0008 	str.w	r0, [r8, #8]
 800e428:	6003      	str	r3, [r0, #0]
 800e42a:	f04f 0900 	mov.w	r9, #0
 800e42e:	07eb      	lsls	r3, r5, #31
 800e430:	d50a      	bpl.n	800e448 <__pow5mult+0x84>
 800e432:	4631      	mov	r1, r6
 800e434:	4622      	mov	r2, r4
 800e436:	4638      	mov	r0, r7
 800e438:	f7ff ff1a 	bl	800e270 <__multiply>
 800e43c:	4680      	mov	r8, r0
 800e43e:	4631      	mov	r1, r6
 800e440:	4638      	mov	r0, r7
 800e442:	4646      	mov	r6, r8
 800e444:	f7ff fe48 	bl	800e0d8 <_Bfree>
 800e448:	106d      	asrs	r5, r5, #1
 800e44a:	d00b      	beq.n	800e464 <__pow5mult+0xa0>
 800e44c:	6820      	ldr	r0, [r4, #0]
 800e44e:	b938      	cbnz	r0, 800e460 <__pow5mult+0x9c>
 800e450:	4622      	mov	r2, r4
 800e452:	4621      	mov	r1, r4
 800e454:	4638      	mov	r0, r7
 800e456:	f7ff ff0b 	bl	800e270 <__multiply>
 800e45a:	6020      	str	r0, [r4, #0]
 800e45c:	f8c0 9000 	str.w	r9, [r0]
 800e460:	4604      	mov	r4, r0
 800e462:	e7e4      	b.n	800e42e <__pow5mult+0x6a>
 800e464:	4630      	mov	r0, r6
 800e466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e46a:	bf00      	nop
 800e46c:	08010774 	.word	0x08010774
 800e470:	08010699 	.word	0x08010699
 800e474:	08010719 	.word	0x08010719

0800e478 <__lshift>:
 800e478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e47c:	460c      	mov	r4, r1
 800e47e:	4607      	mov	r7, r0
 800e480:	4691      	mov	r9, r2
 800e482:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e486:	6923      	ldr	r3, [r4, #16]
 800e488:	6849      	ldr	r1, [r1, #4]
 800e48a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e48e:	68a3      	ldr	r3, [r4, #8]
 800e490:	f108 0601 	add.w	r6, r8, #1
 800e494:	42b3      	cmp	r3, r6
 800e496:	db0b      	blt.n	800e4b0 <__lshift+0x38>
 800e498:	4638      	mov	r0, r7
 800e49a:	f7ff fddd 	bl	800e058 <_Balloc>
 800e49e:	4605      	mov	r5, r0
 800e4a0:	b948      	cbnz	r0, 800e4b6 <__lshift+0x3e>
 800e4a2:	4602      	mov	r2, r0
 800e4a4:	4b28      	ldr	r3, [pc, #160]	@ (800e548 <__lshift+0xd0>)
 800e4a6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e4aa:	4828      	ldr	r0, [pc, #160]	@ (800e54c <__lshift+0xd4>)
 800e4ac:	f000 fb8a 	bl	800ebc4 <__assert_func>
 800e4b0:	3101      	adds	r1, #1
 800e4b2:	005b      	lsls	r3, r3, #1
 800e4b4:	e7ee      	b.n	800e494 <__lshift+0x1c>
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	f100 0114 	add.w	r1, r0, #20
 800e4bc:	f100 0210 	add.w	r2, r0, #16
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	4553      	cmp	r3, sl
 800e4c4:	db33      	blt.n	800e52e <__lshift+0xb6>
 800e4c6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4ca:	f104 0314 	add.w	r3, r4, #20
 800e4ce:	6920      	ldr	r0, [r4, #16]
 800e4d0:	f019 091f 	ands.w	r9, r9, #31
 800e4d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4dc:	d02b      	beq.n	800e536 <__lshift+0xbe>
 800e4de:	f1c9 0e20 	rsb	lr, r9, #32
 800e4e2:	468a      	mov	sl, r1
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	6818      	ldr	r0, [r3, #0]
 800e4e8:	fa00 f009 	lsl.w	r0, r0, r9
 800e4ec:	4310      	orrs	r0, r2
 800e4ee:	f84a 0b04 	str.w	r0, [sl], #4
 800e4f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4f6:	459c      	cmp	ip, r3
 800e4f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4fc:	d8f3      	bhi.n	800e4e6 <__lshift+0x6e>
 800e4fe:	ebac 0304 	sub.w	r3, ip, r4
 800e502:	f104 0015 	add.w	r0, r4, #21
 800e506:	3b15      	subs	r3, #21
 800e508:	f023 0303 	bic.w	r3, r3, #3
 800e50c:	3304      	adds	r3, #4
 800e50e:	4584      	cmp	ip, r0
 800e510:	bf38      	it	cc
 800e512:	2304      	movcc	r3, #4
 800e514:	50ca      	str	r2, [r1, r3]
 800e516:	b10a      	cbz	r2, 800e51c <__lshift+0xa4>
 800e518:	f108 0602 	add.w	r6, r8, #2
 800e51c:	3e01      	subs	r6, #1
 800e51e:	4638      	mov	r0, r7
 800e520:	4621      	mov	r1, r4
 800e522:	612e      	str	r6, [r5, #16]
 800e524:	f7ff fdd8 	bl	800e0d8 <_Bfree>
 800e528:	4628      	mov	r0, r5
 800e52a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e52e:	3301      	adds	r3, #1
 800e530:	f842 0f04 	str.w	r0, [r2, #4]!
 800e534:	e7c5      	b.n	800e4c2 <__lshift+0x4a>
 800e536:	3904      	subs	r1, #4
 800e538:	f853 2b04 	ldr.w	r2, [r3], #4
 800e53c:	459c      	cmp	ip, r3
 800e53e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e542:	d8f9      	bhi.n	800e538 <__lshift+0xc0>
 800e544:	e7ea      	b.n	800e51c <__lshift+0xa4>
 800e546:	bf00      	nop
 800e548:	08010708 	.word	0x08010708
 800e54c:	08010719 	.word	0x08010719

0800e550 <__mcmp>:
 800e550:	4603      	mov	r3, r0
 800e552:	690a      	ldr	r2, [r1, #16]
 800e554:	6900      	ldr	r0, [r0, #16]
 800e556:	1a80      	subs	r0, r0, r2
 800e558:	b530      	push	{r4, r5, lr}
 800e55a:	d10e      	bne.n	800e57a <__mcmp+0x2a>
 800e55c:	3314      	adds	r3, #20
 800e55e:	3114      	adds	r1, #20
 800e560:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e564:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e568:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e56c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e570:	4295      	cmp	r5, r2
 800e572:	d003      	beq.n	800e57c <__mcmp+0x2c>
 800e574:	d205      	bcs.n	800e582 <__mcmp+0x32>
 800e576:	f04f 30ff 	mov.w	r0, #4294967295
 800e57a:	bd30      	pop	{r4, r5, pc}
 800e57c:	42a3      	cmp	r3, r4
 800e57e:	d3f3      	bcc.n	800e568 <__mcmp+0x18>
 800e580:	e7fb      	b.n	800e57a <__mcmp+0x2a>
 800e582:	2001      	movs	r0, #1
 800e584:	e7f9      	b.n	800e57a <__mcmp+0x2a>
	...

0800e588 <__mdiff>:
 800e588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58c:	4689      	mov	r9, r1
 800e58e:	4606      	mov	r6, r0
 800e590:	4611      	mov	r1, r2
 800e592:	4614      	mov	r4, r2
 800e594:	4648      	mov	r0, r9
 800e596:	f7ff ffdb 	bl	800e550 <__mcmp>
 800e59a:	1e05      	subs	r5, r0, #0
 800e59c:	d112      	bne.n	800e5c4 <__mdiff+0x3c>
 800e59e:	4629      	mov	r1, r5
 800e5a0:	4630      	mov	r0, r6
 800e5a2:	f7ff fd59 	bl	800e058 <_Balloc>
 800e5a6:	4602      	mov	r2, r0
 800e5a8:	b928      	cbnz	r0, 800e5b6 <__mdiff+0x2e>
 800e5aa:	4b41      	ldr	r3, [pc, #260]	@ (800e6b0 <__mdiff+0x128>)
 800e5ac:	f240 2137 	movw	r1, #567	@ 0x237
 800e5b0:	4840      	ldr	r0, [pc, #256]	@ (800e6b4 <__mdiff+0x12c>)
 800e5b2:	f000 fb07 	bl	800ebc4 <__assert_func>
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5bc:	4610      	mov	r0, r2
 800e5be:	b003      	add	sp, #12
 800e5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c4:	bfbc      	itt	lt
 800e5c6:	464b      	movlt	r3, r9
 800e5c8:	46a1      	movlt	r9, r4
 800e5ca:	4630      	mov	r0, r6
 800e5cc:	bfb8      	it	lt
 800e5ce:	2501      	movlt	r5, #1
 800e5d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e5d4:	bfb4      	ite	lt
 800e5d6:	461c      	movlt	r4, r3
 800e5d8:	2500      	movge	r5, #0
 800e5da:	f7ff fd3d 	bl	800e058 <_Balloc>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	b918      	cbnz	r0, 800e5ea <__mdiff+0x62>
 800e5e2:	4b33      	ldr	r3, [pc, #204]	@ (800e6b0 <__mdiff+0x128>)
 800e5e4:	f240 2145 	movw	r1, #581	@ 0x245
 800e5e8:	e7e2      	b.n	800e5b0 <__mdiff+0x28>
 800e5ea:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5ee:	f104 0e14 	add.w	lr, r4, #20
 800e5f2:	6926      	ldr	r6, [r4, #16]
 800e5f4:	f100 0b14 	add.w	fp, r0, #20
 800e5f8:	60c5      	str	r5, [r0, #12]
 800e5fa:	f109 0514 	add.w	r5, r9, #20
 800e5fe:	f109 0310 	add.w	r3, r9, #16
 800e602:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e606:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e60a:	46d9      	mov	r9, fp
 800e60c:	f04f 0c00 	mov.w	ip, #0
 800e610:	9301      	str	r3, [sp, #4]
 800e612:	9b01      	ldr	r3, [sp, #4]
 800e614:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e618:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e61c:	4576      	cmp	r6, lr
 800e61e:	9301      	str	r3, [sp, #4]
 800e620:	fa1f f38a 	uxth.w	r3, sl
 800e624:	4619      	mov	r1, r3
 800e626:	b283      	uxth	r3, r0
 800e628:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800e62c:	eba1 0303 	sub.w	r3, r1, r3
 800e630:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e634:	4463      	add	r3, ip
 800e636:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e63a:	b29b      	uxth	r3, r3
 800e63c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e640:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e644:	f849 3b04 	str.w	r3, [r9], #4
 800e648:	d8e3      	bhi.n	800e612 <__mdiff+0x8a>
 800e64a:	1b33      	subs	r3, r6, r4
 800e64c:	3415      	adds	r4, #21
 800e64e:	3b15      	subs	r3, #21
 800e650:	f023 0303 	bic.w	r3, r3, #3
 800e654:	3304      	adds	r3, #4
 800e656:	42a6      	cmp	r6, r4
 800e658:	bf38      	it	cc
 800e65a:	2304      	movcc	r3, #4
 800e65c:	441d      	add	r5, r3
 800e65e:	445b      	add	r3, fp
 800e660:	462c      	mov	r4, r5
 800e662:	461e      	mov	r6, r3
 800e664:	4544      	cmp	r4, r8
 800e666:	d30e      	bcc.n	800e686 <__mdiff+0xfe>
 800e668:	f108 0103 	add.w	r1, r8, #3
 800e66c:	1b49      	subs	r1, r1, r5
 800e66e:	3d03      	subs	r5, #3
 800e670:	f021 0103 	bic.w	r1, r1, #3
 800e674:	45a8      	cmp	r8, r5
 800e676:	bf38      	it	cc
 800e678:	2100      	movcc	r1, #0
 800e67a:	440b      	add	r3, r1
 800e67c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e680:	b199      	cbz	r1, 800e6aa <__mdiff+0x122>
 800e682:	6117      	str	r7, [r2, #16]
 800e684:	e79a      	b.n	800e5bc <__mdiff+0x34>
 800e686:	f854 1b04 	ldr.w	r1, [r4], #4
 800e68a:	46e6      	mov	lr, ip
 800e68c:	fa1f fc81 	uxth.w	ip, r1
 800e690:	0c08      	lsrs	r0, r1, #16
 800e692:	4471      	add	r1, lr
 800e694:	44f4      	add	ip, lr
 800e696:	b289      	uxth	r1, r1
 800e698:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e69c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e6a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e6a4:	f846 1b04 	str.w	r1, [r6], #4
 800e6a8:	e7dc      	b.n	800e664 <__mdiff+0xdc>
 800e6aa:	3f01      	subs	r7, #1
 800e6ac:	e7e6      	b.n	800e67c <__mdiff+0xf4>
 800e6ae:	bf00      	nop
 800e6b0:	08010708 	.word	0x08010708
 800e6b4:	08010719 	.word	0x08010719

0800e6b8 <__d2b>:
 800e6b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6bc:	460f      	mov	r7, r1
 800e6be:	2101      	movs	r1, #1
 800e6c0:	4616      	mov	r6, r2
 800e6c2:	ec59 8b10 	vmov	r8, r9, d0
 800e6c6:	f7ff fcc7 	bl	800e058 <_Balloc>
 800e6ca:	4604      	mov	r4, r0
 800e6cc:	b930      	cbnz	r0, 800e6dc <__d2b+0x24>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	4b23      	ldr	r3, [pc, #140]	@ (800e760 <__d2b+0xa8>)
 800e6d2:	f240 310f 	movw	r1, #783	@ 0x30f
 800e6d6:	4823      	ldr	r0, [pc, #140]	@ (800e764 <__d2b+0xac>)
 800e6d8:	f000 fa74 	bl	800ebc4 <__assert_func>
 800e6dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e6e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6e4:	b10d      	cbz	r5, 800e6ea <__d2b+0x32>
 800e6e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e6ea:	9301      	str	r3, [sp, #4]
 800e6ec:	f1b8 0300 	subs.w	r3, r8, #0
 800e6f0:	d023      	beq.n	800e73a <__d2b+0x82>
 800e6f2:	4668      	mov	r0, sp
 800e6f4:	9300      	str	r3, [sp, #0]
 800e6f6:	f7ff fd78 	bl	800e1ea <__lo0bits>
 800e6fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6fe:	b1d0      	cbz	r0, 800e736 <__d2b+0x7e>
 800e700:	f1c0 0320 	rsb	r3, r0, #32
 800e704:	fa02 f303 	lsl.w	r3, r2, r3
 800e708:	40c2      	lsrs	r2, r0
 800e70a:	430b      	orrs	r3, r1
 800e70c:	9201      	str	r2, [sp, #4]
 800e70e:	6163      	str	r3, [r4, #20]
 800e710:	9b01      	ldr	r3, [sp, #4]
 800e712:	2b00      	cmp	r3, #0
 800e714:	61a3      	str	r3, [r4, #24]
 800e716:	bf0c      	ite	eq
 800e718:	2201      	moveq	r2, #1
 800e71a:	2202      	movne	r2, #2
 800e71c:	6122      	str	r2, [r4, #16]
 800e71e:	b1a5      	cbz	r5, 800e74a <__d2b+0x92>
 800e720:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e724:	4405      	add	r5, r0
 800e726:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e72a:	603d      	str	r5, [r7, #0]
 800e72c:	6030      	str	r0, [r6, #0]
 800e72e:	4620      	mov	r0, r4
 800e730:	b003      	add	sp, #12
 800e732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e736:	6161      	str	r1, [r4, #20]
 800e738:	e7ea      	b.n	800e710 <__d2b+0x58>
 800e73a:	a801      	add	r0, sp, #4
 800e73c:	f7ff fd55 	bl	800e1ea <__lo0bits>
 800e740:	9b01      	ldr	r3, [sp, #4]
 800e742:	3020      	adds	r0, #32
 800e744:	2201      	movs	r2, #1
 800e746:	6163      	str	r3, [r4, #20]
 800e748:	e7e8      	b.n	800e71c <__d2b+0x64>
 800e74a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e74e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e752:	6038      	str	r0, [r7, #0]
 800e754:	6918      	ldr	r0, [r3, #16]
 800e756:	f7ff fd29 	bl	800e1ac <__hi0bits>
 800e75a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e75e:	e7e5      	b.n	800e72c <__d2b+0x74>
 800e760:	08010708 	.word	0x08010708
 800e764:	08010719 	.word	0x08010719

0800e768 <__ssputs_r>:
 800e768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e76c:	461f      	mov	r7, r3
 800e76e:	688e      	ldr	r6, [r1, #8]
 800e770:	4682      	mov	sl, r0
 800e772:	460c      	mov	r4, r1
 800e774:	42be      	cmp	r6, r7
 800e776:	4690      	mov	r8, r2
 800e778:	680b      	ldr	r3, [r1, #0]
 800e77a:	d82d      	bhi.n	800e7d8 <__ssputs_r+0x70>
 800e77c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e780:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e784:	d026      	beq.n	800e7d4 <__ssputs_r+0x6c>
 800e786:	6965      	ldr	r5, [r4, #20]
 800e788:	6909      	ldr	r1, [r1, #16]
 800e78a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e78e:	eba3 0901 	sub.w	r9, r3, r1
 800e792:	1c7b      	adds	r3, r7, #1
 800e794:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e798:	444b      	add	r3, r9
 800e79a:	106d      	asrs	r5, r5, #1
 800e79c:	429d      	cmp	r5, r3
 800e79e:	bf38      	it	cc
 800e7a0:	461d      	movcc	r5, r3
 800e7a2:	0553      	lsls	r3, r2, #21
 800e7a4:	d527      	bpl.n	800e7f6 <__ssputs_r+0x8e>
 800e7a6:	4629      	mov	r1, r5
 800e7a8:	f7ff fbca 	bl	800df40 <_malloc_r>
 800e7ac:	4606      	mov	r6, r0
 800e7ae:	b360      	cbz	r0, 800e80a <__ssputs_r+0xa2>
 800e7b0:	464a      	mov	r2, r9
 800e7b2:	6921      	ldr	r1, [r4, #16]
 800e7b4:	f7fe fcf1 	bl	800d19a <memcpy>
 800e7b8:	89a3      	ldrh	r3, [r4, #12]
 800e7ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e7be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7c2:	81a3      	strh	r3, [r4, #12]
 800e7c4:	6126      	str	r6, [r4, #16]
 800e7c6:	444e      	add	r6, r9
 800e7c8:	6165      	str	r5, [r4, #20]
 800e7ca:	eba5 0509 	sub.w	r5, r5, r9
 800e7ce:	6026      	str	r6, [r4, #0]
 800e7d0:	463e      	mov	r6, r7
 800e7d2:	60a5      	str	r5, [r4, #8]
 800e7d4:	42be      	cmp	r6, r7
 800e7d6:	d900      	bls.n	800e7da <__ssputs_r+0x72>
 800e7d8:	463e      	mov	r6, r7
 800e7da:	4632      	mov	r2, r6
 800e7dc:	4641      	mov	r1, r8
 800e7de:	6820      	ldr	r0, [r4, #0]
 800e7e0:	f000 f9c6 	bl	800eb70 <memmove>
 800e7e4:	68a3      	ldr	r3, [r4, #8]
 800e7e6:	2000      	movs	r0, #0
 800e7e8:	1b9b      	subs	r3, r3, r6
 800e7ea:	60a3      	str	r3, [r4, #8]
 800e7ec:	6823      	ldr	r3, [r4, #0]
 800e7ee:	4433      	add	r3, r6
 800e7f0:	6023      	str	r3, [r4, #0]
 800e7f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7f6:	462a      	mov	r2, r5
 800e7f8:	f000 fa28 	bl	800ec4c <_realloc_r>
 800e7fc:	4606      	mov	r6, r0
 800e7fe:	2800      	cmp	r0, #0
 800e800:	d1e0      	bne.n	800e7c4 <__ssputs_r+0x5c>
 800e802:	6921      	ldr	r1, [r4, #16]
 800e804:	4650      	mov	r0, sl
 800e806:	f7ff fb27 	bl	800de58 <_free_r>
 800e80a:	230c      	movs	r3, #12
 800e80c:	f04f 30ff 	mov.w	r0, #4294967295
 800e810:	f8ca 3000 	str.w	r3, [sl]
 800e814:	89a3      	ldrh	r3, [r4, #12]
 800e816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e81a:	81a3      	strh	r3, [r4, #12]
 800e81c:	e7e9      	b.n	800e7f2 <__ssputs_r+0x8a>
	...

0800e820 <_svfiprintf_r>:
 800e820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e824:	4698      	mov	r8, r3
 800e826:	898b      	ldrh	r3, [r1, #12]
 800e828:	b09d      	sub	sp, #116	@ 0x74
 800e82a:	4607      	mov	r7, r0
 800e82c:	061b      	lsls	r3, r3, #24
 800e82e:	460d      	mov	r5, r1
 800e830:	4614      	mov	r4, r2
 800e832:	d510      	bpl.n	800e856 <_svfiprintf_r+0x36>
 800e834:	690b      	ldr	r3, [r1, #16]
 800e836:	b973      	cbnz	r3, 800e856 <_svfiprintf_r+0x36>
 800e838:	2140      	movs	r1, #64	@ 0x40
 800e83a:	f7ff fb81 	bl	800df40 <_malloc_r>
 800e83e:	6028      	str	r0, [r5, #0]
 800e840:	6128      	str	r0, [r5, #16]
 800e842:	b930      	cbnz	r0, 800e852 <_svfiprintf_r+0x32>
 800e844:	230c      	movs	r3, #12
 800e846:	603b      	str	r3, [r7, #0]
 800e848:	f04f 30ff 	mov.w	r0, #4294967295
 800e84c:	b01d      	add	sp, #116	@ 0x74
 800e84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e852:	2340      	movs	r3, #64	@ 0x40
 800e854:	616b      	str	r3, [r5, #20]
 800e856:	2300      	movs	r3, #0
 800e858:	f8cd 800c 	str.w	r8, [sp, #12]
 800e85c:	f04f 0901 	mov.w	r9, #1
 800e860:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ea04 <_svfiprintf_r+0x1e4>
 800e864:	9309      	str	r3, [sp, #36]	@ 0x24
 800e866:	2320      	movs	r3, #32
 800e868:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e86c:	2330      	movs	r3, #48	@ 0x30
 800e86e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e872:	4623      	mov	r3, r4
 800e874:	469a      	mov	sl, r3
 800e876:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e87a:	b10a      	cbz	r2, 800e880 <_svfiprintf_r+0x60>
 800e87c:	2a25      	cmp	r2, #37	@ 0x25
 800e87e:	d1f9      	bne.n	800e874 <_svfiprintf_r+0x54>
 800e880:	ebba 0b04 	subs.w	fp, sl, r4
 800e884:	d00b      	beq.n	800e89e <_svfiprintf_r+0x7e>
 800e886:	465b      	mov	r3, fp
 800e888:	4622      	mov	r2, r4
 800e88a:	4629      	mov	r1, r5
 800e88c:	4638      	mov	r0, r7
 800e88e:	f7ff ff6b 	bl	800e768 <__ssputs_r>
 800e892:	3001      	adds	r0, #1
 800e894:	f000 80a7 	beq.w	800e9e6 <_svfiprintf_r+0x1c6>
 800e898:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e89a:	445a      	add	r2, fp
 800e89c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e89e:	f89a 3000 	ldrb.w	r3, [sl]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	f000 809f 	beq.w	800e9e6 <_svfiprintf_r+0x1c6>
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ae:	f10a 0a01 	add.w	sl, sl, #1
 800e8b2:	9304      	str	r3, [sp, #16]
 800e8b4:	9307      	str	r3, [sp, #28]
 800e8b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8c0:	4654      	mov	r4, sl
 800e8c2:	2205      	movs	r2, #5
 800e8c4:	484f      	ldr	r0, [pc, #316]	@ (800ea04 <_svfiprintf_r+0x1e4>)
 800e8c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8ca:	f7fe fc58 	bl	800d17e <memchr>
 800e8ce:	9a04      	ldr	r2, [sp, #16]
 800e8d0:	b9d8      	cbnz	r0, 800e90a <_svfiprintf_r+0xea>
 800e8d2:	06d0      	lsls	r0, r2, #27
 800e8d4:	bf44      	itt	mi
 800e8d6:	2320      	movmi	r3, #32
 800e8d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8dc:	0711      	lsls	r1, r2, #28
 800e8de:	bf44      	itt	mi
 800e8e0:	232b      	movmi	r3, #43	@ 0x2b
 800e8e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8e6:	f89a 3000 	ldrb.w	r3, [sl]
 800e8ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8ec:	d015      	beq.n	800e91a <_svfiprintf_r+0xfa>
 800e8ee:	9a07      	ldr	r2, [sp, #28]
 800e8f0:	4654      	mov	r4, sl
 800e8f2:	2000      	movs	r0, #0
 800e8f4:	f04f 0c0a 	mov.w	ip, #10
 800e8f8:	4621      	mov	r1, r4
 800e8fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8fe:	3b30      	subs	r3, #48	@ 0x30
 800e900:	2b09      	cmp	r3, #9
 800e902:	d94b      	bls.n	800e99c <_svfiprintf_r+0x17c>
 800e904:	b1b0      	cbz	r0, 800e934 <_svfiprintf_r+0x114>
 800e906:	9207      	str	r2, [sp, #28]
 800e908:	e014      	b.n	800e934 <_svfiprintf_r+0x114>
 800e90a:	eba0 0308 	sub.w	r3, r0, r8
 800e90e:	46a2      	mov	sl, r4
 800e910:	fa09 f303 	lsl.w	r3, r9, r3
 800e914:	4313      	orrs	r3, r2
 800e916:	9304      	str	r3, [sp, #16]
 800e918:	e7d2      	b.n	800e8c0 <_svfiprintf_r+0xa0>
 800e91a:	9b03      	ldr	r3, [sp, #12]
 800e91c:	1d19      	adds	r1, r3, #4
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	2b00      	cmp	r3, #0
 800e922:	9103      	str	r1, [sp, #12]
 800e924:	bfbb      	ittet	lt
 800e926:	425b      	neglt	r3, r3
 800e928:	f042 0202 	orrlt.w	r2, r2, #2
 800e92c:	9307      	strge	r3, [sp, #28]
 800e92e:	9307      	strlt	r3, [sp, #28]
 800e930:	bfb8      	it	lt
 800e932:	9204      	strlt	r2, [sp, #16]
 800e934:	7823      	ldrb	r3, [r4, #0]
 800e936:	2b2e      	cmp	r3, #46	@ 0x2e
 800e938:	d10a      	bne.n	800e950 <_svfiprintf_r+0x130>
 800e93a:	7863      	ldrb	r3, [r4, #1]
 800e93c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e93e:	d132      	bne.n	800e9a6 <_svfiprintf_r+0x186>
 800e940:	9b03      	ldr	r3, [sp, #12]
 800e942:	3402      	adds	r4, #2
 800e944:	1d1a      	adds	r2, r3, #4
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e94c:	9203      	str	r2, [sp, #12]
 800e94e:	9305      	str	r3, [sp, #20]
 800e950:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ea14 <_svfiprintf_r+0x1f4>
 800e954:	2203      	movs	r2, #3
 800e956:	7821      	ldrb	r1, [r4, #0]
 800e958:	4650      	mov	r0, sl
 800e95a:	f7fe fc10 	bl	800d17e <memchr>
 800e95e:	b138      	cbz	r0, 800e970 <_svfiprintf_r+0x150>
 800e960:	eba0 000a 	sub.w	r0, r0, sl
 800e964:	2240      	movs	r2, #64	@ 0x40
 800e966:	9b04      	ldr	r3, [sp, #16]
 800e968:	3401      	adds	r4, #1
 800e96a:	4082      	lsls	r2, r0
 800e96c:	4313      	orrs	r3, r2
 800e96e:	9304      	str	r3, [sp, #16]
 800e970:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e974:	2206      	movs	r2, #6
 800e976:	4824      	ldr	r0, [pc, #144]	@ (800ea08 <_svfiprintf_r+0x1e8>)
 800e978:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e97c:	f7fe fbff 	bl	800d17e <memchr>
 800e980:	2800      	cmp	r0, #0
 800e982:	d036      	beq.n	800e9f2 <_svfiprintf_r+0x1d2>
 800e984:	4b21      	ldr	r3, [pc, #132]	@ (800ea0c <_svfiprintf_r+0x1ec>)
 800e986:	bb1b      	cbnz	r3, 800e9d0 <_svfiprintf_r+0x1b0>
 800e988:	9b03      	ldr	r3, [sp, #12]
 800e98a:	3307      	adds	r3, #7
 800e98c:	f023 0307 	bic.w	r3, r3, #7
 800e990:	3308      	adds	r3, #8
 800e992:	9303      	str	r3, [sp, #12]
 800e994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e996:	4433      	add	r3, r6
 800e998:	9309      	str	r3, [sp, #36]	@ 0x24
 800e99a:	e76a      	b.n	800e872 <_svfiprintf_r+0x52>
 800e99c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9a0:	460c      	mov	r4, r1
 800e9a2:	2001      	movs	r0, #1
 800e9a4:	e7a8      	b.n	800e8f8 <_svfiprintf_r+0xd8>
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	3401      	adds	r4, #1
 800e9aa:	f04f 0c0a 	mov.w	ip, #10
 800e9ae:	4619      	mov	r1, r3
 800e9b0:	9305      	str	r3, [sp, #20]
 800e9b2:	4620      	mov	r0, r4
 800e9b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9b8:	3a30      	subs	r2, #48	@ 0x30
 800e9ba:	2a09      	cmp	r2, #9
 800e9bc:	d903      	bls.n	800e9c6 <_svfiprintf_r+0x1a6>
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d0c6      	beq.n	800e950 <_svfiprintf_r+0x130>
 800e9c2:	9105      	str	r1, [sp, #20]
 800e9c4:	e7c4      	b.n	800e950 <_svfiprintf_r+0x130>
 800e9c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9ca:	4604      	mov	r4, r0
 800e9cc:	2301      	movs	r3, #1
 800e9ce:	e7f0      	b.n	800e9b2 <_svfiprintf_r+0x192>
 800e9d0:	ab03      	add	r3, sp, #12
 800e9d2:	462a      	mov	r2, r5
 800e9d4:	a904      	add	r1, sp, #16
 800e9d6:	4638      	mov	r0, r7
 800e9d8:	9300      	str	r3, [sp, #0]
 800e9da:	4b0d      	ldr	r3, [pc, #52]	@ (800ea10 <_svfiprintf_r+0x1f0>)
 800e9dc:	f7fd fe6e 	bl	800c6bc <_printf_float>
 800e9e0:	1c42      	adds	r2, r0, #1
 800e9e2:	4606      	mov	r6, r0
 800e9e4:	d1d6      	bne.n	800e994 <_svfiprintf_r+0x174>
 800e9e6:	89ab      	ldrh	r3, [r5, #12]
 800e9e8:	065b      	lsls	r3, r3, #25
 800e9ea:	f53f af2d 	bmi.w	800e848 <_svfiprintf_r+0x28>
 800e9ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9f0:	e72c      	b.n	800e84c <_svfiprintf_r+0x2c>
 800e9f2:	ab03      	add	r3, sp, #12
 800e9f4:	462a      	mov	r2, r5
 800e9f6:	a904      	add	r1, sp, #16
 800e9f8:	4638      	mov	r0, r7
 800e9fa:	9300      	str	r3, [sp, #0]
 800e9fc:	4b04      	ldr	r3, [pc, #16]	@ (800ea10 <_svfiprintf_r+0x1f0>)
 800e9fe:	f7fe f8f9 	bl	800cbf4 <_printf_i>
 800ea02:	e7ed      	b.n	800e9e0 <_svfiprintf_r+0x1c0>
 800ea04:	08010870 	.word	0x08010870
 800ea08:	0801087a 	.word	0x0801087a
 800ea0c:	0800c6bd 	.word	0x0800c6bd
 800ea10:	0800e769 	.word	0x0800e769
 800ea14:	08010876 	.word	0x08010876

0800ea18 <__sflush_r>:
 800ea18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea20:	0716      	lsls	r6, r2, #28
 800ea22:	4605      	mov	r5, r0
 800ea24:	460c      	mov	r4, r1
 800ea26:	d454      	bmi.n	800ead2 <__sflush_r+0xba>
 800ea28:	684b      	ldr	r3, [r1, #4]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	dc02      	bgt.n	800ea34 <__sflush_r+0x1c>
 800ea2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	dd48      	ble.n	800eac6 <__sflush_r+0xae>
 800ea34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea36:	2e00      	cmp	r6, #0
 800ea38:	d045      	beq.n	800eac6 <__sflush_r+0xae>
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea40:	682f      	ldr	r7, [r5, #0]
 800ea42:	6a21      	ldr	r1, [r4, #32]
 800ea44:	602b      	str	r3, [r5, #0]
 800ea46:	d030      	beq.n	800eaaa <__sflush_r+0x92>
 800ea48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea4a:	89a3      	ldrh	r3, [r4, #12]
 800ea4c:	0759      	lsls	r1, r3, #29
 800ea4e:	d505      	bpl.n	800ea5c <__sflush_r+0x44>
 800ea50:	6863      	ldr	r3, [r4, #4]
 800ea52:	1ad2      	subs	r2, r2, r3
 800ea54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea56:	b10b      	cbz	r3, 800ea5c <__sflush_r+0x44>
 800ea58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea5a:	1ad2      	subs	r2, r2, r3
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea60:	6a21      	ldr	r1, [r4, #32]
 800ea62:	4628      	mov	r0, r5
 800ea64:	47b0      	blx	r6
 800ea66:	1c43      	adds	r3, r0, #1
 800ea68:	89a3      	ldrh	r3, [r4, #12]
 800ea6a:	d106      	bne.n	800ea7a <__sflush_r+0x62>
 800ea6c:	6829      	ldr	r1, [r5, #0]
 800ea6e:	291d      	cmp	r1, #29
 800ea70:	d82b      	bhi.n	800eaca <__sflush_r+0xb2>
 800ea72:	4a2a      	ldr	r2, [pc, #168]	@ (800eb1c <__sflush_r+0x104>)
 800ea74:	410a      	asrs	r2, r1
 800ea76:	07d6      	lsls	r6, r2, #31
 800ea78:	d427      	bmi.n	800eaca <__sflush_r+0xb2>
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	04d9      	lsls	r1, r3, #19
 800ea7e:	6062      	str	r2, [r4, #4]
 800ea80:	6922      	ldr	r2, [r4, #16]
 800ea82:	6022      	str	r2, [r4, #0]
 800ea84:	d504      	bpl.n	800ea90 <__sflush_r+0x78>
 800ea86:	1c42      	adds	r2, r0, #1
 800ea88:	d101      	bne.n	800ea8e <__sflush_r+0x76>
 800ea8a:	682b      	ldr	r3, [r5, #0]
 800ea8c:	b903      	cbnz	r3, 800ea90 <__sflush_r+0x78>
 800ea8e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea92:	602f      	str	r7, [r5, #0]
 800ea94:	b1b9      	cbz	r1, 800eac6 <__sflush_r+0xae>
 800ea96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea9a:	4299      	cmp	r1, r3
 800ea9c:	d002      	beq.n	800eaa4 <__sflush_r+0x8c>
 800ea9e:	4628      	mov	r0, r5
 800eaa0:	f7ff f9da 	bl	800de58 <_free_r>
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	6363      	str	r3, [r4, #52]	@ 0x34
 800eaa8:	e00d      	b.n	800eac6 <__sflush_r+0xae>
 800eaaa:	2301      	movs	r3, #1
 800eaac:	4628      	mov	r0, r5
 800eaae:	47b0      	blx	r6
 800eab0:	4602      	mov	r2, r0
 800eab2:	1c50      	adds	r0, r2, #1
 800eab4:	d1c9      	bne.n	800ea4a <__sflush_r+0x32>
 800eab6:	682b      	ldr	r3, [r5, #0]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d0c6      	beq.n	800ea4a <__sflush_r+0x32>
 800eabc:	2b1d      	cmp	r3, #29
 800eabe:	d001      	beq.n	800eac4 <__sflush_r+0xac>
 800eac0:	2b16      	cmp	r3, #22
 800eac2:	d11d      	bne.n	800eb00 <__sflush_r+0xe8>
 800eac4:	602f      	str	r7, [r5, #0]
 800eac6:	2000      	movs	r0, #0
 800eac8:	e021      	b.n	800eb0e <__sflush_r+0xf6>
 800eaca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eace:	b21b      	sxth	r3, r3
 800ead0:	e01a      	b.n	800eb08 <__sflush_r+0xf0>
 800ead2:	690f      	ldr	r7, [r1, #16]
 800ead4:	2f00      	cmp	r7, #0
 800ead6:	d0f6      	beq.n	800eac6 <__sflush_r+0xae>
 800ead8:	0793      	lsls	r3, r2, #30
 800eada:	680e      	ldr	r6, [r1, #0]
 800eadc:	600f      	str	r7, [r1, #0]
 800eade:	bf0c      	ite	eq
 800eae0:	694b      	ldreq	r3, [r1, #20]
 800eae2:	2300      	movne	r3, #0
 800eae4:	eba6 0807 	sub.w	r8, r6, r7
 800eae8:	608b      	str	r3, [r1, #8]
 800eaea:	f1b8 0f00 	cmp.w	r8, #0
 800eaee:	ddea      	ble.n	800eac6 <__sflush_r+0xae>
 800eaf0:	4643      	mov	r3, r8
 800eaf2:	463a      	mov	r2, r7
 800eaf4:	6a21      	ldr	r1, [r4, #32]
 800eaf6:	4628      	mov	r0, r5
 800eaf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eafa:	47b0      	blx	r6
 800eafc:	2800      	cmp	r0, #0
 800eafe:	dc08      	bgt.n	800eb12 <__sflush_r+0xfa>
 800eb00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb08:	f04f 30ff 	mov.w	r0, #4294967295
 800eb0c:	81a3      	strh	r3, [r4, #12]
 800eb0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb12:	4407      	add	r7, r0
 800eb14:	eba8 0800 	sub.w	r8, r8, r0
 800eb18:	e7e7      	b.n	800eaea <__sflush_r+0xd2>
 800eb1a:	bf00      	nop
 800eb1c:	dfbffffe 	.word	0xdfbffffe

0800eb20 <_fflush_r>:
 800eb20:	b538      	push	{r3, r4, r5, lr}
 800eb22:	690b      	ldr	r3, [r1, #16]
 800eb24:	4605      	mov	r5, r0
 800eb26:	460c      	mov	r4, r1
 800eb28:	b913      	cbnz	r3, 800eb30 <_fflush_r+0x10>
 800eb2a:	2500      	movs	r5, #0
 800eb2c:	4628      	mov	r0, r5
 800eb2e:	bd38      	pop	{r3, r4, r5, pc}
 800eb30:	b118      	cbz	r0, 800eb3a <_fflush_r+0x1a>
 800eb32:	6a03      	ldr	r3, [r0, #32]
 800eb34:	b90b      	cbnz	r3, 800eb3a <_fflush_r+0x1a>
 800eb36:	f7fe fa09 	bl	800cf4c <__sinit>
 800eb3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d0f3      	beq.n	800eb2a <_fflush_r+0xa>
 800eb42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb44:	07d0      	lsls	r0, r2, #31
 800eb46:	d404      	bmi.n	800eb52 <_fflush_r+0x32>
 800eb48:	0599      	lsls	r1, r3, #22
 800eb4a:	d402      	bmi.n	800eb52 <_fflush_r+0x32>
 800eb4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb4e:	f7fe fb14 	bl	800d17a <__retarget_lock_acquire_recursive>
 800eb52:	4628      	mov	r0, r5
 800eb54:	4621      	mov	r1, r4
 800eb56:	f7ff ff5f 	bl	800ea18 <__sflush_r>
 800eb5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb5c:	4605      	mov	r5, r0
 800eb5e:	07da      	lsls	r2, r3, #31
 800eb60:	d4e4      	bmi.n	800eb2c <_fflush_r+0xc>
 800eb62:	89a3      	ldrh	r3, [r4, #12]
 800eb64:	059b      	lsls	r3, r3, #22
 800eb66:	d4e1      	bmi.n	800eb2c <_fflush_r+0xc>
 800eb68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb6a:	f7fe fb07 	bl	800d17c <__retarget_lock_release_recursive>
 800eb6e:	e7dd      	b.n	800eb2c <_fflush_r+0xc>

0800eb70 <memmove>:
 800eb70:	4288      	cmp	r0, r1
 800eb72:	b510      	push	{r4, lr}
 800eb74:	eb01 0402 	add.w	r4, r1, r2
 800eb78:	d902      	bls.n	800eb80 <memmove+0x10>
 800eb7a:	4284      	cmp	r4, r0
 800eb7c:	4623      	mov	r3, r4
 800eb7e:	d807      	bhi.n	800eb90 <memmove+0x20>
 800eb80:	1e43      	subs	r3, r0, #1
 800eb82:	42a1      	cmp	r1, r4
 800eb84:	d008      	beq.n	800eb98 <memmove+0x28>
 800eb86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb8e:	e7f8      	b.n	800eb82 <memmove+0x12>
 800eb90:	4402      	add	r2, r0
 800eb92:	4601      	mov	r1, r0
 800eb94:	428a      	cmp	r2, r1
 800eb96:	d100      	bne.n	800eb9a <memmove+0x2a>
 800eb98:	bd10      	pop	{r4, pc}
 800eb9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eba2:	e7f7      	b.n	800eb94 <memmove+0x24>

0800eba4 <_sbrk_r>:
 800eba4:	b538      	push	{r3, r4, r5, lr}
 800eba6:	2300      	movs	r3, #0
 800eba8:	4d05      	ldr	r5, [pc, #20]	@ (800ebc0 <_sbrk_r+0x1c>)
 800ebaa:	4604      	mov	r4, r0
 800ebac:	4608      	mov	r0, r1
 800ebae:	602b      	str	r3, [r5, #0]
 800ebb0:	f7f5 f942 	bl	8003e38 <_sbrk>
 800ebb4:	1c43      	adds	r3, r0, #1
 800ebb6:	d102      	bne.n	800ebbe <_sbrk_r+0x1a>
 800ebb8:	682b      	ldr	r3, [r5, #0]
 800ebba:	b103      	cbz	r3, 800ebbe <_sbrk_r+0x1a>
 800ebbc:	6023      	str	r3, [r4, #0]
 800ebbe:	bd38      	pop	{r3, r4, r5, pc}
 800ebc0:	20003ef4 	.word	0x20003ef4

0800ebc4 <__assert_func>:
 800ebc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ebc6:	4614      	mov	r4, r2
 800ebc8:	461a      	mov	r2, r3
 800ebca:	4b09      	ldr	r3, [pc, #36]	@ (800ebf0 <__assert_func+0x2c>)
 800ebcc:	4605      	mov	r5, r0
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	68d8      	ldr	r0, [r3, #12]
 800ebd2:	b954      	cbnz	r4, 800ebea <__assert_func+0x26>
 800ebd4:	4b07      	ldr	r3, [pc, #28]	@ (800ebf4 <__assert_func+0x30>)
 800ebd6:	461c      	mov	r4, r3
 800ebd8:	9100      	str	r1, [sp, #0]
 800ebda:	4907      	ldr	r1, [pc, #28]	@ (800ebf8 <__assert_func+0x34>)
 800ebdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ebe0:	462b      	mov	r3, r5
 800ebe2:	f000 f86f 	bl	800ecc4 <fiprintf>
 800ebe6:	f000 f87f 	bl	800ece8 <abort>
 800ebea:	4b04      	ldr	r3, [pc, #16]	@ (800ebfc <__assert_func+0x38>)
 800ebec:	e7f4      	b.n	800ebd8 <__assert_func+0x14>
 800ebee:	bf00      	nop
 800ebf0:	2000001c 	.word	0x2000001c
 800ebf4:	080108c6 	.word	0x080108c6
 800ebf8:	08010898 	.word	0x08010898
 800ebfc:	0801088b 	.word	0x0801088b

0800ec00 <_calloc_r>:
 800ec00:	b570      	push	{r4, r5, r6, lr}
 800ec02:	fba1 5402 	umull	r5, r4, r1, r2
 800ec06:	b93c      	cbnz	r4, 800ec18 <_calloc_r+0x18>
 800ec08:	4629      	mov	r1, r5
 800ec0a:	f7ff f999 	bl	800df40 <_malloc_r>
 800ec0e:	4606      	mov	r6, r0
 800ec10:	b928      	cbnz	r0, 800ec1e <_calloc_r+0x1e>
 800ec12:	2600      	movs	r6, #0
 800ec14:	4630      	mov	r0, r6
 800ec16:	bd70      	pop	{r4, r5, r6, pc}
 800ec18:	220c      	movs	r2, #12
 800ec1a:	6002      	str	r2, [r0, #0]
 800ec1c:	e7f9      	b.n	800ec12 <_calloc_r+0x12>
 800ec1e:	462a      	mov	r2, r5
 800ec20:	4621      	mov	r1, r4
 800ec22:	f7fe fa2c 	bl	800d07e <memset>
 800ec26:	e7f5      	b.n	800ec14 <_calloc_r+0x14>

0800ec28 <__ascii_mbtowc>:
 800ec28:	b082      	sub	sp, #8
 800ec2a:	b901      	cbnz	r1, 800ec2e <__ascii_mbtowc+0x6>
 800ec2c:	a901      	add	r1, sp, #4
 800ec2e:	b142      	cbz	r2, 800ec42 <__ascii_mbtowc+0x1a>
 800ec30:	b14b      	cbz	r3, 800ec46 <__ascii_mbtowc+0x1e>
 800ec32:	7813      	ldrb	r3, [r2, #0]
 800ec34:	600b      	str	r3, [r1, #0]
 800ec36:	7812      	ldrb	r2, [r2, #0]
 800ec38:	1e10      	subs	r0, r2, #0
 800ec3a:	bf18      	it	ne
 800ec3c:	2001      	movne	r0, #1
 800ec3e:	b002      	add	sp, #8
 800ec40:	4770      	bx	lr
 800ec42:	4610      	mov	r0, r2
 800ec44:	e7fb      	b.n	800ec3e <__ascii_mbtowc+0x16>
 800ec46:	f06f 0001 	mvn.w	r0, #1
 800ec4a:	e7f8      	b.n	800ec3e <__ascii_mbtowc+0x16>

0800ec4c <_realloc_r>:
 800ec4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec50:	4680      	mov	r8, r0
 800ec52:	4615      	mov	r5, r2
 800ec54:	460c      	mov	r4, r1
 800ec56:	b921      	cbnz	r1, 800ec62 <_realloc_r+0x16>
 800ec58:	4611      	mov	r1, r2
 800ec5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec5e:	f7ff b96f 	b.w	800df40 <_malloc_r>
 800ec62:	b92a      	cbnz	r2, 800ec70 <_realloc_r+0x24>
 800ec64:	f7ff f8f8 	bl	800de58 <_free_r>
 800ec68:	2400      	movs	r4, #0
 800ec6a:	4620      	mov	r0, r4
 800ec6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec70:	f000 f841 	bl	800ecf6 <_malloc_usable_size_r>
 800ec74:	4285      	cmp	r5, r0
 800ec76:	4606      	mov	r6, r0
 800ec78:	d802      	bhi.n	800ec80 <_realloc_r+0x34>
 800ec7a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ec7e:	d8f4      	bhi.n	800ec6a <_realloc_r+0x1e>
 800ec80:	4629      	mov	r1, r5
 800ec82:	4640      	mov	r0, r8
 800ec84:	f7ff f95c 	bl	800df40 <_malloc_r>
 800ec88:	4607      	mov	r7, r0
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	d0ec      	beq.n	800ec68 <_realloc_r+0x1c>
 800ec8e:	42b5      	cmp	r5, r6
 800ec90:	462a      	mov	r2, r5
 800ec92:	4621      	mov	r1, r4
 800ec94:	bf28      	it	cs
 800ec96:	4632      	movcs	r2, r6
 800ec98:	f7fe fa7f 	bl	800d19a <memcpy>
 800ec9c:	4621      	mov	r1, r4
 800ec9e:	4640      	mov	r0, r8
 800eca0:	463c      	mov	r4, r7
 800eca2:	f7ff f8d9 	bl	800de58 <_free_r>
 800eca6:	e7e0      	b.n	800ec6a <_realloc_r+0x1e>

0800eca8 <__ascii_wctomb>:
 800eca8:	4603      	mov	r3, r0
 800ecaa:	4608      	mov	r0, r1
 800ecac:	b141      	cbz	r1, 800ecc0 <__ascii_wctomb+0x18>
 800ecae:	2aff      	cmp	r2, #255	@ 0xff
 800ecb0:	d904      	bls.n	800ecbc <__ascii_wctomb+0x14>
 800ecb2:	228a      	movs	r2, #138	@ 0x8a
 800ecb4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb8:	601a      	str	r2, [r3, #0]
 800ecba:	4770      	bx	lr
 800ecbc:	2001      	movs	r0, #1
 800ecbe:	700a      	strb	r2, [r1, #0]
 800ecc0:	4770      	bx	lr
	...

0800ecc4 <fiprintf>:
 800ecc4:	b40e      	push	{r1, r2, r3}
 800ecc6:	b503      	push	{r0, r1, lr}
 800ecc8:	ab03      	add	r3, sp, #12
 800ecca:	4601      	mov	r1, r0
 800eccc:	4805      	ldr	r0, [pc, #20]	@ (800ece4 <fiprintf+0x20>)
 800ecce:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecd2:	6800      	ldr	r0, [r0, #0]
 800ecd4:	9301      	str	r3, [sp, #4]
 800ecd6:	f000 f83f 	bl	800ed58 <_vfiprintf_r>
 800ecda:	b002      	add	sp, #8
 800ecdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ece0:	b003      	add	sp, #12
 800ece2:	4770      	bx	lr
 800ece4:	2000001c 	.word	0x2000001c

0800ece8 <abort>:
 800ece8:	2006      	movs	r0, #6
 800ecea:	b508      	push	{r3, lr}
 800ecec:	f000 fa08 	bl	800f100 <raise>
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	f7f5 f829 	bl	8003d48 <_exit>

0800ecf6 <_malloc_usable_size_r>:
 800ecf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecfa:	1f18      	subs	r0, r3, #4
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	bfbc      	itt	lt
 800ed00:	580b      	ldrlt	r3, [r1, r0]
 800ed02:	18c0      	addlt	r0, r0, r3
 800ed04:	4770      	bx	lr

0800ed06 <__sfputc_r>:
 800ed06:	6893      	ldr	r3, [r2, #8]
 800ed08:	3b01      	subs	r3, #1
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	6093      	str	r3, [r2, #8]
 800ed0e:	b410      	push	{r4}
 800ed10:	da08      	bge.n	800ed24 <__sfputc_r+0x1e>
 800ed12:	6994      	ldr	r4, [r2, #24]
 800ed14:	42a3      	cmp	r3, r4
 800ed16:	db01      	blt.n	800ed1c <__sfputc_r+0x16>
 800ed18:	290a      	cmp	r1, #10
 800ed1a:	d103      	bne.n	800ed24 <__sfputc_r+0x1e>
 800ed1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed20:	f000 b932 	b.w	800ef88 <__swbuf_r>
 800ed24:	6813      	ldr	r3, [r2, #0]
 800ed26:	1c58      	adds	r0, r3, #1
 800ed28:	6010      	str	r0, [r2, #0]
 800ed2a:	4608      	mov	r0, r1
 800ed2c:	7019      	strb	r1, [r3, #0]
 800ed2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed32:	4770      	bx	lr

0800ed34 <__sfputs_r>:
 800ed34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed36:	4606      	mov	r6, r0
 800ed38:	460f      	mov	r7, r1
 800ed3a:	4614      	mov	r4, r2
 800ed3c:	18d5      	adds	r5, r2, r3
 800ed3e:	42ac      	cmp	r4, r5
 800ed40:	d101      	bne.n	800ed46 <__sfputs_r+0x12>
 800ed42:	2000      	movs	r0, #0
 800ed44:	e007      	b.n	800ed56 <__sfputs_r+0x22>
 800ed46:	463a      	mov	r2, r7
 800ed48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	f7ff ffda 	bl	800ed06 <__sfputc_r>
 800ed52:	1c43      	adds	r3, r0, #1
 800ed54:	d1f3      	bne.n	800ed3e <__sfputs_r+0xa>
 800ed56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed58 <_vfiprintf_r>:
 800ed58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed5c:	460d      	mov	r5, r1
 800ed5e:	b09d      	sub	sp, #116	@ 0x74
 800ed60:	4614      	mov	r4, r2
 800ed62:	4698      	mov	r8, r3
 800ed64:	4606      	mov	r6, r0
 800ed66:	b118      	cbz	r0, 800ed70 <_vfiprintf_r+0x18>
 800ed68:	6a03      	ldr	r3, [r0, #32]
 800ed6a:	b90b      	cbnz	r3, 800ed70 <_vfiprintf_r+0x18>
 800ed6c:	f7fe f8ee 	bl	800cf4c <__sinit>
 800ed70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed72:	07d9      	lsls	r1, r3, #31
 800ed74:	d405      	bmi.n	800ed82 <_vfiprintf_r+0x2a>
 800ed76:	89ab      	ldrh	r3, [r5, #12]
 800ed78:	059a      	lsls	r2, r3, #22
 800ed7a:	d402      	bmi.n	800ed82 <_vfiprintf_r+0x2a>
 800ed7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed7e:	f7fe f9fc 	bl	800d17a <__retarget_lock_acquire_recursive>
 800ed82:	89ab      	ldrh	r3, [r5, #12]
 800ed84:	071b      	lsls	r3, r3, #28
 800ed86:	d501      	bpl.n	800ed8c <_vfiprintf_r+0x34>
 800ed88:	692b      	ldr	r3, [r5, #16]
 800ed8a:	b99b      	cbnz	r3, 800edb4 <_vfiprintf_r+0x5c>
 800ed8c:	4629      	mov	r1, r5
 800ed8e:	4630      	mov	r0, r6
 800ed90:	f000 f938 	bl	800f004 <__swsetup_r>
 800ed94:	b170      	cbz	r0, 800edb4 <_vfiprintf_r+0x5c>
 800ed96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed98:	07dc      	lsls	r4, r3, #31
 800ed9a:	d504      	bpl.n	800eda6 <_vfiprintf_r+0x4e>
 800ed9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eda0:	b01d      	add	sp, #116	@ 0x74
 800eda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda6:	89ab      	ldrh	r3, [r5, #12]
 800eda8:	0598      	lsls	r0, r3, #22
 800edaa:	d4f7      	bmi.n	800ed9c <_vfiprintf_r+0x44>
 800edac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800edae:	f7fe f9e5 	bl	800d17c <__retarget_lock_release_recursive>
 800edb2:	e7f3      	b.n	800ed9c <_vfiprintf_r+0x44>
 800edb4:	2300      	movs	r3, #0
 800edb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800edba:	f04f 0901 	mov.w	r9, #1
 800edbe:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800ef74 <_vfiprintf_r+0x21c>
 800edc2:	9309      	str	r3, [sp, #36]	@ 0x24
 800edc4:	2320      	movs	r3, #32
 800edc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800edca:	2330      	movs	r3, #48	@ 0x30
 800edcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800edd0:	4623      	mov	r3, r4
 800edd2:	469a      	mov	sl, r3
 800edd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edd8:	b10a      	cbz	r2, 800edde <_vfiprintf_r+0x86>
 800edda:	2a25      	cmp	r2, #37	@ 0x25
 800eddc:	d1f9      	bne.n	800edd2 <_vfiprintf_r+0x7a>
 800edde:	ebba 0b04 	subs.w	fp, sl, r4
 800ede2:	d00b      	beq.n	800edfc <_vfiprintf_r+0xa4>
 800ede4:	465b      	mov	r3, fp
 800ede6:	4622      	mov	r2, r4
 800ede8:	4629      	mov	r1, r5
 800edea:	4630      	mov	r0, r6
 800edec:	f7ff ffa2 	bl	800ed34 <__sfputs_r>
 800edf0:	3001      	adds	r0, #1
 800edf2:	f000 80a7 	beq.w	800ef44 <_vfiprintf_r+0x1ec>
 800edf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edf8:	445a      	add	r2, fp
 800edfa:	9209      	str	r2, [sp, #36]	@ 0x24
 800edfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	f000 809f 	beq.w	800ef44 <_vfiprintf_r+0x1ec>
 800ee06:	2300      	movs	r3, #0
 800ee08:	f04f 32ff 	mov.w	r2, #4294967295
 800ee0c:	f10a 0a01 	add.w	sl, sl, #1
 800ee10:	9304      	str	r3, [sp, #16]
 800ee12:	9307      	str	r3, [sp, #28]
 800ee14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee18:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee1e:	4654      	mov	r4, sl
 800ee20:	2205      	movs	r2, #5
 800ee22:	4854      	ldr	r0, [pc, #336]	@ (800ef74 <_vfiprintf_r+0x21c>)
 800ee24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee28:	f7fe f9a9 	bl	800d17e <memchr>
 800ee2c:	9a04      	ldr	r2, [sp, #16]
 800ee2e:	b9d8      	cbnz	r0, 800ee68 <_vfiprintf_r+0x110>
 800ee30:	06d1      	lsls	r1, r2, #27
 800ee32:	bf44      	itt	mi
 800ee34:	2320      	movmi	r3, #32
 800ee36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee3a:	0713      	lsls	r3, r2, #28
 800ee3c:	bf44      	itt	mi
 800ee3e:	232b      	movmi	r3, #43	@ 0x2b
 800ee40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee44:	f89a 3000 	ldrb.w	r3, [sl]
 800ee48:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee4a:	d015      	beq.n	800ee78 <_vfiprintf_r+0x120>
 800ee4c:	9a07      	ldr	r2, [sp, #28]
 800ee4e:	4654      	mov	r4, sl
 800ee50:	2000      	movs	r0, #0
 800ee52:	f04f 0c0a 	mov.w	ip, #10
 800ee56:	4621      	mov	r1, r4
 800ee58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee5c:	3b30      	subs	r3, #48	@ 0x30
 800ee5e:	2b09      	cmp	r3, #9
 800ee60:	d94b      	bls.n	800eefa <_vfiprintf_r+0x1a2>
 800ee62:	b1b0      	cbz	r0, 800ee92 <_vfiprintf_r+0x13a>
 800ee64:	9207      	str	r2, [sp, #28]
 800ee66:	e014      	b.n	800ee92 <_vfiprintf_r+0x13a>
 800ee68:	eba0 0308 	sub.w	r3, r0, r8
 800ee6c:	46a2      	mov	sl, r4
 800ee6e:	fa09 f303 	lsl.w	r3, r9, r3
 800ee72:	4313      	orrs	r3, r2
 800ee74:	9304      	str	r3, [sp, #16]
 800ee76:	e7d2      	b.n	800ee1e <_vfiprintf_r+0xc6>
 800ee78:	9b03      	ldr	r3, [sp, #12]
 800ee7a:	1d19      	adds	r1, r3, #4
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	9103      	str	r1, [sp, #12]
 800ee82:	bfbb      	ittet	lt
 800ee84:	425b      	neglt	r3, r3
 800ee86:	f042 0202 	orrlt.w	r2, r2, #2
 800ee8a:	9307      	strge	r3, [sp, #28]
 800ee8c:	9307      	strlt	r3, [sp, #28]
 800ee8e:	bfb8      	it	lt
 800ee90:	9204      	strlt	r2, [sp, #16]
 800ee92:	7823      	ldrb	r3, [r4, #0]
 800ee94:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee96:	d10a      	bne.n	800eeae <_vfiprintf_r+0x156>
 800ee98:	7863      	ldrb	r3, [r4, #1]
 800ee9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee9c:	d132      	bne.n	800ef04 <_vfiprintf_r+0x1ac>
 800ee9e:	9b03      	ldr	r3, [sp, #12]
 800eea0:	3402      	adds	r4, #2
 800eea2:	1d1a      	adds	r2, r3, #4
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eeaa:	9203      	str	r2, [sp, #12]
 800eeac:	9305      	str	r3, [sp, #20]
 800eeae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ef84 <_vfiprintf_r+0x22c>
 800eeb2:	2203      	movs	r2, #3
 800eeb4:	7821      	ldrb	r1, [r4, #0]
 800eeb6:	4650      	mov	r0, sl
 800eeb8:	f7fe f961 	bl	800d17e <memchr>
 800eebc:	b138      	cbz	r0, 800eece <_vfiprintf_r+0x176>
 800eebe:	eba0 000a 	sub.w	r0, r0, sl
 800eec2:	2240      	movs	r2, #64	@ 0x40
 800eec4:	9b04      	ldr	r3, [sp, #16]
 800eec6:	3401      	adds	r4, #1
 800eec8:	4082      	lsls	r2, r0
 800eeca:	4313      	orrs	r3, r2
 800eecc:	9304      	str	r3, [sp, #16]
 800eece:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eed2:	2206      	movs	r2, #6
 800eed4:	4828      	ldr	r0, [pc, #160]	@ (800ef78 <_vfiprintf_r+0x220>)
 800eed6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eeda:	f7fe f950 	bl	800d17e <memchr>
 800eede:	2800      	cmp	r0, #0
 800eee0:	d03f      	beq.n	800ef62 <_vfiprintf_r+0x20a>
 800eee2:	4b26      	ldr	r3, [pc, #152]	@ (800ef7c <_vfiprintf_r+0x224>)
 800eee4:	bb1b      	cbnz	r3, 800ef2e <_vfiprintf_r+0x1d6>
 800eee6:	9b03      	ldr	r3, [sp, #12]
 800eee8:	3307      	adds	r3, #7
 800eeea:	f023 0307 	bic.w	r3, r3, #7
 800eeee:	3308      	adds	r3, #8
 800eef0:	9303      	str	r3, [sp, #12]
 800eef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eef4:	443b      	add	r3, r7
 800eef6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eef8:	e76a      	b.n	800edd0 <_vfiprintf_r+0x78>
 800eefa:	fb0c 3202 	mla	r2, ip, r2, r3
 800eefe:	460c      	mov	r4, r1
 800ef00:	2001      	movs	r0, #1
 800ef02:	e7a8      	b.n	800ee56 <_vfiprintf_r+0xfe>
 800ef04:	2300      	movs	r3, #0
 800ef06:	3401      	adds	r4, #1
 800ef08:	f04f 0c0a 	mov.w	ip, #10
 800ef0c:	4619      	mov	r1, r3
 800ef0e:	9305      	str	r3, [sp, #20]
 800ef10:	4620      	mov	r0, r4
 800ef12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef16:	3a30      	subs	r2, #48	@ 0x30
 800ef18:	2a09      	cmp	r2, #9
 800ef1a:	d903      	bls.n	800ef24 <_vfiprintf_r+0x1cc>
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d0c6      	beq.n	800eeae <_vfiprintf_r+0x156>
 800ef20:	9105      	str	r1, [sp, #20]
 800ef22:	e7c4      	b.n	800eeae <_vfiprintf_r+0x156>
 800ef24:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef28:	4604      	mov	r4, r0
 800ef2a:	2301      	movs	r3, #1
 800ef2c:	e7f0      	b.n	800ef10 <_vfiprintf_r+0x1b8>
 800ef2e:	ab03      	add	r3, sp, #12
 800ef30:	462a      	mov	r2, r5
 800ef32:	a904      	add	r1, sp, #16
 800ef34:	4630      	mov	r0, r6
 800ef36:	9300      	str	r3, [sp, #0]
 800ef38:	4b11      	ldr	r3, [pc, #68]	@ (800ef80 <_vfiprintf_r+0x228>)
 800ef3a:	f7fd fbbf 	bl	800c6bc <_printf_float>
 800ef3e:	4607      	mov	r7, r0
 800ef40:	1c78      	adds	r0, r7, #1
 800ef42:	d1d6      	bne.n	800eef2 <_vfiprintf_r+0x19a>
 800ef44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef46:	07d9      	lsls	r1, r3, #31
 800ef48:	d405      	bmi.n	800ef56 <_vfiprintf_r+0x1fe>
 800ef4a:	89ab      	ldrh	r3, [r5, #12]
 800ef4c:	059a      	lsls	r2, r3, #22
 800ef4e:	d402      	bmi.n	800ef56 <_vfiprintf_r+0x1fe>
 800ef50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef52:	f7fe f913 	bl	800d17c <__retarget_lock_release_recursive>
 800ef56:	89ab      	ldrh	r3, [r5, #12]
 800ef58:	065b      	lsls	r3, r3, #25
 800ef5a:	f53f af1f 	bmi.w	800ed9c <_vfiprintf_r+0x44>
 800ef5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef60:	e71e      	b.n	800eda0 <_vfiprintf_r+0x48>
 800ef62:	ab03      	add	r3, sp, #12
 800ef64:	462a      	mov	r2, r5
 800ef66:	a904      	add	r1, sp, #16
 800ef68:	4630      	mov	r0, r6
 800ef6a:	9300      	str	r3, [sp, #0]
 800ef6c:	4b04      	ldr	r3, [pc, #16]	@ (800ef80 <_vfiprintf_r+0x228>)
 800ef6e:	f7fd fe41 	bl	800cbf4 <_printf_i>
 800ef72:	e7e4      	b.n	800ef3e <_vfiprintf_r+0x1e6>
 800ef74:	08010870 	.word	0x08010870
 800ef78:	0801087a 	.word	0x0801087a
 800ef7c:	0800c6bd 	.word	0x0800c6bd
 800ef80:	0800ed35 	.word	0x0800ed35
 800ef84:	08010876 	.word	0x08010876

0800ef88 <__swbuf_r>:
 800ef88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef8a:	460e      	mov	r6, r1
 800ef8c:	4614      	mov	r4, r2
 800ef8e:	4605      	mov	r5, r0
 800ef90:	b118      	cbz	r0, 800ef9a <__swbuf_r+0x12>
 800ef92:	6a03      	ldr	r3, [r0, #32]
 800ef94:	b90b      	cbnz	r3, 800ef9a <__swbuf_r+0x12>
 800ef96:	f7fd ffd9 	bl	800cf4c <__sinit>
 800ef9a:	69a3      	ldr	r3, [r4, #24]
 800ef9c:	60a3      	str	r3, [r4, #8]
 800ef9e:	89a3      	ldrh	r3, [r4, #12]
 800efa0:	071a      	lsls	r2, r3, #28
 800efa2:	d501      	bpl.n	800efa8 <__swbuf_r+0x20>
 800efa4:	6923      	ldr	r3, [r4, #16]
 800efa6:	b943      	cbnz	r3, 800efba <__swbuf_r+0x32>
 800efa8:	4621      	mov	r1, r4
 800efaa:	4628      	mov	r0, r5
 800efac:	f000 f82a 	bl	800f004 <__swsetup_r>
 800efb0:	b118      	cbz	r0, 800efba <__swbuf_r+0x32>
 800efb2:	f04f 37ff 	mov.w	r7, #4294967295
 800efb6:	4638      	mov	r0, r7
 800efb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efba:	6823      	ldr	r3, [r4, #0]
 800efbc:	b2f6      	uxtb	r6, r6
 800efbe:	6922      	ldr	r2, [r4, #16]
 800efc0:	4637      	mov	r7, r6
 800efc2:	1a98      	subs	r0, r3, r2
 800efc4:	6963      	ldr	r3, [r4, #20]
 800efc6:	4283      	cmp	r3, r0
 800efc8:	dc05      	bgt.n	800efd6 <__swbuf_r+0x4e>
 800efca:	4621      	mov	r1, r4
 800efcc:	4628      	mov	r0, r5
 800efce:	f7ff fda7 	bl	800eb20 <_fflush_r>
 800efd2:	2800      	cmp	r0, #0
 800efd4:	d1ed      	bne.n	800efb2 <__swbuf_r+0x2a>
 800efd6:	68a3      	ldr	r3, [r4, #8]
 800efd8:	3b01      	subs	r3, #1
 800efda:	60a3      	str	r3, [r4, #8]
 800efdc:	6823      	ldr	r3, [r4, #0]
 800efde:	1c5a      	adds	r2, r3, #1
 800efe0:	6022      	str	r2, [r4, #0]
 800efe2:	701e      	strb	r6, [r3, #0]
 800efe4:	1c43      	adds	r3, r0, #1
 800efe6:	6962      	ldr	r2, [r4, #20]
 800efe8:	429a      	cmp	r2, r3
 800efea:	d004      	beq.n	800eff6 <__swbuf_r+0x6e>
 800efec:	89a3      	ldrh	r3, [r4, #12]
 800efee:	07db      	lsls	r3, r3, #31
 800eff0:	d5e1      	bpl.n	800efb6 <__swbuf_r+0x2e>
 800eff2:	2e0a      	cmp	r6, #10
 800eff4:	d1df      	bne.n	800efb6 <__swbuf_r+0x2e>
 800eff6:	4621      	mov	r1, r4
 800eff8:	4628      	mov	r0, r5
 800effa:	f7ff fd91 	bl	800eb20 <_fflush_r>
 800effe:	2800      	cmp	r0, #0
 800f000:	d0d9      	beq.n	800efb6 <__swbuf_r+0x2e>
 800f002:	e7d6      	b.n	800efb2 <__swbuf_r+0x2a>

0800f004 <__swsetup_r>:
 800f004:	b538      	push	{r3, r4, r5, lr}
 800f006:	4b29      	ldr	r3, [pc, #164]	@ (800f0ac <__swsetup_r+0xa8>)
 800f008:	4605      	mov	r5, r0
 800f00a:	460c      	mov	r4, r1
 800f00c:	6818      	ldr	r0, [r3, #0]
 800f00e:	b118      	cbz	r0, 800f018 <__swsetup_r+0x14>
 800f010:	6a03      	ldr	r3, [r0, #32]
 800f012:	b90b      	cbnz	r3, 800f018 <__swsetup_r+0x14>
 800f014:	f7fd ff9a 	bl	800cf4c <__sinit>
 800f018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f01c:	0719      	lsls	r1, r3, #28
 800f01e:	d422      	bmi.n	800f066 <__swsetup_r+0x62>
 800f020:	06da      	lsls	r2, r3, #27
 800f022:	d407      	bmi.n	800f034 <__swsetup_r+0x30>
 800f024:	2209      	movs	r2, #9
 800f026:	602a      	str	r2, [r5, #0]
 800f028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f02c:	f04f 30ff 	mov.w	r0, #4294967295
 800f030:	81a3      	strh	r3, [r4, #12]
 800f032:	e033      	b.n	800f09c <__swsetup_r+0x98>
 800f034:	0758      	lsls	r0, r3, #29
 800f036:	d512      	bpl.n	800f05e <__swsetup_r+0x5a>
 800f038:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f03a:	b141      	cbz	r1, 800f04e <__swsetup_r+0x4a>
 800f03c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f040:	4299      	cmp	r1, r3
 800f042:	d002      	beq.n	800f04a <__swsetup_r+0x46>
 800f044:	4628      	mov	r0, r5
 800f046:	f7fe ff07 	bl	800de58 <_free_r>
 800f04a:	2300      	movs	r3, #0
 800f04c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f04e:	89a3      	ldrh	r3, [r4, #12]
 800f050:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f054:	81a3      	strh	r3, [r4, #12]
 800f056:	2300      	movs	r3, #0
 800f058:	6063      	str	r3, [r4, #4]
 800f05a:	6923      	ldr	r3, [r4, #16]
 800f05c:	6023      	str	r3, [r4, #0]
 800f05e:	89a3      	ldrh	r3, [r4, #12]
 800f060:	f043 0308 	orr.w	r3, r3, #8
 800f064:	81a3      	strh	r3, [r4, #12]
 800f066:	6923      	ldr	r3, [r4, #16]
 800f068:	b94b      	cbnz	r3, 800f07e <__swsetup_r+0x7a>
 800f06a:	89a3      	ldrh	r3, [r4, #12]
 800f06c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f074:	d003      	beq.n	800f07e <__swsetup_r+0x7a>
 800f076:	4621      	mov	r1, r4
 800f078:	4628      	mov	r0, r5
 800f07a:	f000 f882 	bl	800f182 <__smakebuf_r>
 800f07e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f082:	f013 0201 	ands.w	r2, r3, #1
 800f086:	d00a      	beq.n	800f09e <__swsetup_r+0x9a>
 800f088:	2200      	movs	r2, #0
 800f08a:	60a2      	str	r2, [r4, #8]
 800f08c:	6962      	ldr	r2, [r4, #20]
 800f08e:	4252      	negs	r2, r2
 800f090:	61a2      	str	r2, [r4, #24]
 800f092:	6922      	ldr	r2, [r4, #16]
 800f094:	b942      	cbnz	r2, 800f0a8 <__swsetup_r+0xa4>
 800f096:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f09a:	d1c5      	bne.n	800f028 <__swsetup_r+0x24>
 800f09c:	bd38      	pop	{r3, r4, r5, pc}
 800f09e:	0799      	lsls	r1, r3, #30
 800f0a0:	bf58      	it	pl
 800f0a2:	6962      	ldrpl	r2, [r4, #20]
 800f0a4:	60a2      	str	r2, [r4, #8]
 800f0a6:	e7f4      	b.n	800f092 <__swsetup_r+0x8e>
 800f0a8:	2000      	movs	r0, #0
 800f0aa:	e7f7      	b.n	800f09c <__swsetup_r+0x98>
 800f0ac:	2000001c 	.word	0x2000001c

0800f0b0 <_raise_r>:
 800f0b0:	291f      	cmp	r1, #31
 800f0b2:	b538      	push	{r3, r4, r5, lr}
 800f0b4:	4605      	mov	r5, r0
 800f0b6:	460c      	mov	r4, r1
 800f0b8:	d904      	bls.n	800f0c4 <_raise_r+0x14>
 800f0ba:	2316      	movs	r3, #22
 800f0bc:	6003      	str	r3, [r0, #0]
 800f0be:	f04f 30ff 	mov.w	r0, #4294967295
 800f0c2:	bd38      	pop	{r3, r4, r5, pc}
 800f0c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f0c6:	b112      	cbz	r2, 800f0ce <_raise_r+0x1e>
 800f0c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f0cc:	b94b      	cbnz	r3, 800f0e2 <_raise_r+0x32>
 800f0ce:	4628      	mov	r0, r5
 800f0d0:	f000 f830 	bl	800f134 <_getpid_r>
 800f0d4:	4622      	mov	r2, r4
 800f0d6:	4601      	mov	r1, r0
 800f0d8:	4628      	mov	r0, r5
 800f0da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0de:	f000 b817 	b.w	800f110 <_kill_r>
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	d00a      	beq.n	800f0fc <_raise_r+0x4c>
 800f0e6:	1c59      	adds	r1, r3, #1
 800f0e8:	d103      	bne.n	800f0f2 <_raise_r+0x42>
 800f0ea:	2316      	movs	r3, #22
 800f0ec:	6003      	str	r3, [r0, #0]
 800f0ee:	2001      	movs	r0, #1
 800f0f0:	e7e7      	b.n	800f0c2 <_raise_r+0x12>
 800f0f2:	2100      	movs	r1, #0
 800f0f4:	4620      	mov	r0, r4
 800f0f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f0fa:	4798      	blx	r3
 800f0fc:	2000      	movs	r0, #0
 800f0fe:	e7e0      	b.n	800f0c2 <_raise_r+0x12>

0800f100 <raise>:
 800f100:	4b02      	ldr	r3, [pc, #8]	@ (800f10c <raise+0xc>)
 800f102:	4601      	mov	r1, r0
 800f104:	6818      	ldr	r0, [r3, #0]
 800f106:	f7ff bfd3 	b.w	800f0b0 <_raise_r>
 800f10a:	bf00      	nop
 800f10c:	2000001c 	.word	0x2000001c

0800f110 <_kill_r>:
 800f110:	b538      	push	{r3, r4, r5, lr}
 800f112:	2300      	movs	r3, #0
 800f114:	4d06      	ldr	r5, [pc, #24]	@ (800f130 <_kill_r+0x20>)
 800f116:	4604      	mov	r4, r0
 800f118:	4608      	mov	r0, r1
 800f11a:	4611      	mov	r1, r2
 800f11c:	602b      	str	r3, [r5, #0]
 800f11e:	f7f4 fe03 	bl	8003d28 <_kill>
 800f122:	1c43      	adds	r3, r0, #1
 800f124:	d102      	bne.n	800f12c <_kill_r+0x1c>
 800f126:	682b      	ldr	r3, [r5, #0]
 800f128:	b103      	cbz	r3, 800f12c <_kill_r+0x1c>
 800f12a:	6023      	str	r3, [r4, #0]
 800f12c:	bd38      	pop	{r3, r4, r5, pc}
 800f12e:	bf00      	nop
 800f130:	20003ef4 	.word	0x20003ef4

0800f134 <_getpid_r>:
 800f134:	f7f4 bdf0 	b.w	8003d18 <_getpid>

0800f138 <__swhatbuf_r>:
 800f138:	b570      	push	{r4, r5, r6, lr}
 800f13a:	460c      	mov	r4, r1
 800f13c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f140:	b096      	sub	sp, #88	@ 0x58
 800f142:	4615      	mov	r5, r2
 800f144:	2900      	cmp	r1, #0
 800f146:	461e      	mov	r6, r3
 800f148:	da0c      	bge.n	800f164 <__swhatbuf_r+0x2c>
 800f14a:	89a3      	ldrh	r3, [r4, #12]
 800f14c:	2100      	movs	r1, #0
 800f14e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f152:	bf14      	ite	ne
 800f154:	2340      	movne	r3, #64	@ 0x40
 800f156:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f15a:	2000      	movs	r0, #0
 800f15c:	6031      	str	r1, [r6, #0]
 800f15e:	602b      	str	r3, [r5, #0]
 800f160:	b016      	add	sp, #88	@ 0x58
 800f162:	bd70      	pop	{r4, r5, r6, pc}
 800f164:	466a      	mov	r2, sp
 800f166:	f000 f849 	bl	800f1fc <_fstat_r>
 800f16a:	2800      	cmp	r0, #0
 800f16c:	dbed      	blt.n	800f14a <__swhatbuf_r+0x12>
 800f16e:	9901      	ldr	r1, [sp, #4]
 800f170:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f174:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f178:	4259      	negs	r1, r3
 800f17a:	4159      	adcs	r1, r3
 800f17c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f180:	e7eb      	b.n	800f15a <__swhatbuf_r+0x22>

0800f182 <__smakebuf_r>:
 800f182:	898b      	ldrh	r3, [r1, #12]
 800f184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f186:	079d      	lsls	r5, r3, #30
 800f188:	4606      	mov	r6, r0
 800f18a:	460c      	mov	r4, r1
 800f18c:	d507      	bpl.n	800f19e <__smakebuf_r+0x1c>
 800f18e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f192:	6023      	str	r3, [r4, #0]
 800f194:	6123      	str	r3, [r4, #16]
 800f196:	2301      	movs	r3, #1
 800f198:	6163      	str	r3, [r4, #20]
 800f19a:	b003      	add	sp, #12
 800f19c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f19e:	ab01      	add	r3, sp, #4
 800f1a0:	466a      	mov	r2, sp
 800f1a2:	f7ff ffc9 	bl	800f138 <__swhatbuf_r>
 800f1a6:	9f00      	ldr	r7, [sp, #0]
 800f1a8:	4605      	mov	r5, r0
 800f1aa:	4630      	mov	r0, r6
 800f1ac:	4639      	mov	r1, r7
 800f1ae:	f7fe fec7 	bl	800df40 <_malloc_r>
 800f1b2:	b948      	cbnz	r0, 800f1c8 <__smakebuf_r+0x46>
 800f1b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1b8:	059a      	lsls	r2, r3, #22
 800f1ba:	d4ee      	bmi.n	800f19a <__smakebuf_r+0x18>
 800f1bc:	f023 0303 	bic.w	r3, r3, #3
 800f1c0:	f043 0302 	orr.w	r3, r3, #2
 800f1c4:	81a3      	strh	r3, [r4, #12]
 800f1c6:	e7e2      	b.n	800f18e <__smakebuf_r+0xc>
 800f1c8:	89a3      	ldrh	r3, [r4, #12]
 800f1ca:	6020      	str	r0, [r4, #0]
 800f1cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1d0:	81a3      	strh	r3, [r4, #12]
 800f1d2:	9b01      	ldr	r3, [sp, #4]
 800f1d4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f1d8:	b15b      	cbz	r3, 800f1f2 <__smakebuf_r+0x70>
 800f1da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1de:	4630      	mov	r0, r6
 800f1e0:	f000 f81e 	bl	800f220 <_isatty_r>
 800f1e4:	b128      	cbz	r0, 800f1f2 <__smakebuf_r+0x70>
 800f1e6:	89a3      	ldrh	r3, [r4, #12]
 800f1e8:	f023 0303 	bic.w	r3, r3, #3
 800f1ec:	f043 0301 	orr.w	r3, r3, #1
 800f1f0:	81a3      	strh	r3, [r4, #12]
 800f1f2:	89a3      	ldrh	r3, [r4, #12]
 800f1f4:	431d      	orrs	r5, r3
 800f1f6:	81a5      	strh	r5, [r4, #12]
 800f1f8:	e7cf      	b.n	800f19a <__smakebuf_r+0x18>
	...

0800f1fc <_fstat_r>:
 800f1fc:	b538      	push	{r3, r4, r5, lr}
 800f1fe:	2300      	movs	r3, #0
 800f200:	4d06      	ldr	r5, [pc, #24]	@ (800f21c <_fstat_r+0x20>)
 800f202:	4604      	mov	r4, r0
 800f204:	4608      	mov	r0, r1
 800f206:	4611      	mov	r1, r2
 800f208:	602b      	str	r3, [r5, #0]
 800f20a:	f7f4 fded 	bl	8003de8 <_fstat>
 800f20e:	1c43      	adds	r3, r0, #1
 800f210:	d102      	bne.n	800f218 <_fstat_r+0x1c>
 800f212:	682b      	ldr	r3, [r5, #0]
 800f214:	b103      	cbz	r3, 800f218 <_fstat_r+0x1c>
 800f216:	6023      	str	r3, [r4, #0]
 800f218:	bd38      	pop	{r3, r4, r5, pc}
 800f21a:	bf00      	nop
 800f21c:	20003ef4 	.word	0x20003ef4

0800f220 <_isatty_r>:
 800f220:	b538      	push	{r3, r4, r5, lr}
 800f222:	2300      	movs	r3, #0
 800f224:	4d05      	ldr	r5, [pc, #20]	@ (800f23c <_isatty_r+0x1c>)
 800f226:	4604      	mov	r4, r0
 800f228:	4608      	mov	r0, r1
 800f22a:	602b      	str	r3, [r5, #0]
 800f22c:	f7f4 fdec 	bl	8003e08 <_isatty>
 800f230:	1c43      	adds	r3, r0, #1
 800f232:	d102      	bne.n	800f23a <_isatty_r+0x1a>
 800f234:	682b      	ldr	r3, [r5, #0]
 800f236:	b103      	cbz	r3, 800f23a <_isatty_r+0x1a>
 800f238:	6023      	str	r3, [r4, #0]
 800f23a:	bd38      	pop	{r3, r4, r5, pc}
 800f23c:	20003ef4 	.word	0x20003ef4

0800f240 <ceil>:
 800f240:	ec51 0b10 	vmov	r0, r1, d0
 800f244:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f24c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f250:	460c      	mov	r4, r1
 800f252:	4605      	mov	r5, r0
 800f254:	4680      	mov	r8, r0
 800f256:	2e13      	cmp	r6, #19
 800f258:	dc2f      	bgt.n	800f2ba <ceil+0x7a>
 800f25a:	2e00      	cmp	r6, #0
 800f25c:	da11      	bge.n	800f282 <ceil+0x42>
 800f25e:	a332      	add	r3, pc, #200	@ (adr r3, 800f328 <ceil+0xe8>)
 800f260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f264:	f7f1 f826 	bl	80002b4 <__adddf3>
 800f268:	2200      	movs	r2, #0
 800f26a:	2300      	movs	r3, #0
 800f26c:	f7f1 fc68 	bl	8000b40 <__aeabi_dcmpgt>
 800f270:	b120      	cbz	r0, 800f27c <ceil+0x3c>
 800f272:	2c00      	cmp	r4, #0
 800f274:	db50      	blt.n	800f318 <ceil+0xd8>
 800f276:	4325      	orrs	r5, r4
 800f278:	d152      	bne.n	800f320 <ceil+0xe0>
 800f27a:	462c      	mov	r4, r5
 800f27c:	4621      	mov	r1, r4
 800f27e:	4628      	mov	r0, r5
 800f280:	e024      	b.n	800f2cc <ceil+0x8c>
 800f282:	4f2b      	ldr	r7, [pc, #172]	@ (800f330 <ceil+0xf0>)
 800f284:	4137      	asrs	r7, r6
 800f286:	ea01 0307 	and.w	r3, r1, r7
 800f28a:	4303      	orrs	r3, r0
 800f28c:	d01e      	beq.n	800f2cc <ceil+0x8c>
 800f28e:	a326      	add	r3, pc, #152	@ (adr r3, 800f328 <ceil+0xe8>)
 800f290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f294:	f7f1 f80e 	bl	80002b4 <__adddf3>
 800f298:	2200      	movs	r2, #0
 800f29a:	2300      	movs	r3, #0
 800f29c:	f7f1 fc50 	bl	8000b40 <__aeabi_dcmpgt>
 800f2a0:	2800      	cmp	r0, #0
 800f2a2:	d0eb      	beq.n	800f27c <ceil+0x3c>
 800f2a4:	2c00      	cmp	r4, #0
 800f2a6:	f04f 0500 	mov.w	r5, #0
 800f2aa:	bfc2      	ittt	gt
 800f2ac:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 800f2b0:	4133      	asrgt	r3, r6
 800f2b2:	18e4      	addgt	r4, r4, r3
 800f2b4:	ea24 0407 	bic.w	r4, r4, r7
 800f2b8:	e7e0      	b.n	800f27c <ceil+0x3c>
 800f2ba:	2e33      	cmp	r6, #51	@ 0x33
 800f2bc:	dd0a      	ble.n	800f2d4 <ceil+0x94>
 800f2be:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f2c2:	d103      	bne.n	800f2cc <ceil+0x8c>
 800f2c4:	4602      	mov	r2, r0
 800f2c6:	460b      	mov	r3, r1
 800f2c8:	f7f0 fff4 	bl	80002b4 <__adddf3>
 800f2cc:	ec41 0b10 	vmov	d0, r0, r1
 800f2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2d4:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f2d8:	f04f 37ff 	mov.w	r7, #4294967295
 800f2dc:	40df      	lsrs	r7, r3
 800f2de:	4238      	tst	r0, r7
 800f2e0:	d0f4      	beq.n	800f2cc <ceil+0x8c>
 800f2e2:	a311      	add	r3, pc, #68	@ (adr r3, 800f328 <ceil+0xe8>)
 800f2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e8:	f7f0 ffe4 	bl	80002b4 <__adddf3>
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	f7f1 fc26 	bl	8000b40 <__aeabi_dcmpgt>
 800f2f4:	2800      	cmp	r0, #0
 800f2f6:	d0c1      	beq.n	800f27c <ceil+0x3c>
 800f2f8:	2c00      	cmp	r4, #0
 800f2fa:	dd0a      	ble.n	800f312 <ceil+0xd2>
 800f2fc:	2e14      	cmp	r6, #20
 800f2fe:	d101      	bne.n	800f304 <ceil+0xc4>
 800f300:	3401      	adds	r4, #1
 800f302:	e006      	b.n	800f312 <ceil+0xd2>
 800f304:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f308:	2301      	movs	r3, #1
 800f30a:	40b3      	lsls	r3, r6
 800f30c:	441d      	add	r5, r3
 800f30e:	45a8      	cmp	r8, r5
 800f310:	d8f6      	bhi.n	800f300 <ceil+0xc0>
 800f312:	ea25 0507 	bic.w	r5, r5, r7
 800f316:	e7b1      	b.n	800f27c <ceil+0x3c>
 800f318:	2500      	movs	r5, #0
 800f31a:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800f31e:	e7ad      	b.n	800f27c <ceil+0x3c>
 800f320:	2500      	movs	r5, #0
 800f322:	4c04      	ldr	r4, [pc, #16]	@ (800f334 <ceil+0xf4>)
 800f324:	e7aa      	b.n	800f27c <ceil+0x3c>
 800f326:	bf00      	nop
 800f328:	8800759c 	.word	0x8800759c
 800f32c:	7e37e43c 	.word	0x7e37e43c
 800f330:	000fffff 	.word	0x000fffff
 800f334:	3ff00000 	.word	0x3ff00000

0800f338 <floor>:
 800f338:	ec51 0b10 	vmov	r0, r1, d0
 800f33c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f344:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f348:	460c      	mov	r4, r1
 800f34a:	4605      	mov	r5, r0
 800f34c:	4680      	mov	r8, r0
 800f34e:	2e13      	cmp	r6, #19
 800f350:	dc35      	bgt.n	800f3be <floor+0x86>
 800f352:	2e00      	cmp	r6, #0
 800f354:	da17      	bge.n	800f386 <floor+0x4e>
 800f356:	a334      	add	r3, pc, #208	@ (adr r3, 800f428 <floor+0xf0>)
 800f358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35c:	f7f0 ffaa 	bl	80002b4 <__adddf3>
 800f360:	2200      	movs	r2, #0
 800f362:	2300      	movs	r3, #0
 800f364:	f7f1 fbec 	bl	8000b40 <__aeabi_dcmpgt>
 800f368:	b150      	cbz	r0, 800f380 <floor+0x48>
 800f36a:	2c00      	cmp	r4, #0
 800f36c:	da56      	bge.n	800f41c <floor+0xe4>
 800f36e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f372:	432c      	orrs	r4, r5
 800f374:	2500      	movs	r5, #0
 800f376:	42ac      	cmp	r4, r5
 800f378:	4c2d      	ldr	r4, [pc, #180]	@ (800f430 <floor+0xf8>)
 800f37a:	bf08      	it	eq
 800f37c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f380:	4621      	mov	r1, r4
 800f382:	4628      	mov	r0, r5
 800f384:	e024      	b.n	800f3d0 <floor+0x98>
 800f386:	4f2b      	ldr	r7, [pc, #172]	@ (800f434 <floor+0xfc>)
 800f388:	4137      	asrs	r7, r6
 800f38a:	ea01 0307 	and.w	r3, r1, r7
 800f38e:	4303      	orrs	r3, r0
 800f390:	d01e      	beq.n	800f3d0 <floor+0x98>
 800f392:	a325      	add	r3, pc, #148	@ (adr r3, 800f428 <floor+0xf0>)
 800f394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f398:	f7f0 ff8c 	bl	80002b4 <__adddf3>
 800f39c:	2200      	movs	r2, #0
 800f39e:	2300      	movs	r3, #0
 800f3a0:	f7f1 fbce 	bl	8000b40 <__aeabi_dcmpgt>
 800f3a4:	2800      	cmp	r0, #0
 800f3a6:	d0eb      	beq.n	800f380 <floor+0x48>
 800f3a8:	2c00      	cmp	r4, #0
 800f3aa:	f04f 0500 	mov.w	r5, #0
 800f3ae:	bfbe      	ittt	lt
 800f3b0:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f3b4:	4133      	asrlt	r3, r6
 800f3b6:	18e4      	addlt	r4, r4, r3
 800f3b8:	ea24 0407 	bic.w	r4, r4, r7
 800f3bc:	e7e0      	b.n	800f380 <floor+0x48>
 800f3be:	2e33      	cmp	r6, #51	@ 0x33
 800f3c0:	dd0a      	ble.n	800f3d8 <floor+0xa0>
 800f3c2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f3c6:	d103      	bne.n	800f3d0 <floor+0x98>
 800f3c8:	4602      	mov	r2, r0
 800f3ca:	460b      	mov	r3, r1
 800f3cc:	f7f0 ff72 	bl	80002b4 <__adddf3>
 800f3d0:	ec41 0b10 	vmov	d0, r0, r1
 800f3d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3d8:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f3dc:	f04f 37ff 	mov.w	r7, #4294967295
 800f3e0:	40df      	lsrs	r7, r3
 800f3e2:	4207      	tst	r7, r0
 800f3e4:	d0f4      	beq.n	800f3d0 <floor+0x98>
 800f3e6:	a310      	add	r3, pc, #64	@ (adr r3, 800f428 <floor+0xf0>)
 800f3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ec:	f7f0 ff62 	bl	80002b4 <__adddf3>
 800f3f0:	2200      	movs	r2, #0
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	f7f1 fba4 	bl	8000b40 <__aeabi_dcmpgt>
 800f3f8:	2800      	cmp	r0, #0
 800f3fa:	d0c1      	beq.n	800f380 <floor+0x48>
 800f3fc:	2c00      	cmp	r4, #0
 800f3fe:	da0a      	bge.n	800f416 <floor+0xde>
 800f400:	2e14      	cmp	r6, #20
 800f402:	d101      	bne.n	800f408 <floor+0xd0>
 800f404:	3401      	adds	r4, #1
 800f406:	e006      	b.n	800f416 <floor+0xde>
 800f408:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f40c:	2301      	movs	r3, #1
 800f40e:	40b3      	lsls	r3, r6
 800f410:	441d      	add	r5, r3
 800f412:	4545      	cmp	r5, r8
 800f414:	d3f6      	bcc.n	800f404 <floor+0xcc>
 800f416:	ea25 0507 	bic.w	r5, r5, r7
 800f41a:	e7b1      	b.n	800f380 <floor+0x48>
 800f41c:	2500      	movs	r5, #0
 800f41e:	462c      	mov	r4, r5
 800f420:	e7ae      	b.n	800f380 <floor+0x48>
 800f422:	bf00      	nop
 800f424:	f3af 8000 	nop.w
 800f428:	8800759c 	.word	0x8800759c
 800f42c:	7e37e43c 	.word	0x7e37e43c
 800f430:	bff00000 	.word	0xbff00000
 800f434:	000fffff 	.word	0x000fffff

0800f438 <roundf>:
 800f438:	feb8 0a40 	vrinta.f32	s0, s0
 800f43c:	4770      	bx	lr
	...

0800f440 <_init>:
 800f440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f442:	bf00      	nop
 800f444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f446:	bc08      	pop	{r3}
 800f448:	469e      	mov	lr, r3
 800f44a:	4770      	bx	lr

0800f44c <_fini>:
 800f44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f44e:	bf00      	nop
 800f450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f452:	bc08      	pop	{r3}
 800f454:	469e      	mov	lr, r3
 800f456:	4770      	bx	lr
