{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758289555079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758289555083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 19 20:45:54 2025 " "Processing started: Fri Sep 19 20:45:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758289555083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289555083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289555083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758289555419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758289555420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/xor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/xor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nb " "Found entity 1: xor_nb" {  } { { "00_src/xor_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/xor_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "00_src/top.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/shifter_r_l_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/shifter_r_l_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_r_l_nb " "Found entity 1: shifter_r_l_nb" {  } { { "00_src/shifter_r_l_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/shifter_r_l_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/shifter_r_a_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/shifter_r_a_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_r_a_nb " "Found entity 1: shifter_r_a_nb" {  } { { "00_src/shifter_r_a_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/shifter_r_a_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/shifter_l_l_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/shifter_l_l_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_l_l_nb " "Found entity 1: shifter_l_l_nb" {  } { { "00_src/shifter_l_l_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/shifter_l_l_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "00_src/reg_file.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "00_src/processor.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/or_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/or_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_nb " "Found entity 1: or_nb" {  } { { "00_src/or_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/or_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16 " "Found entity 1: mux_16" {  } { { "00_src/mux_16.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/mux_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "00_src/mux_8.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/mux_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "00_src/mux_4.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/mux_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "00_src/mux_2.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/mux_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mrwu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mrwu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mrwu " "Found entity 1: mrwu" {  } { { "00_src/mrwu.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/mrwu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/main_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/main_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_dec " "Found entity 1: main_dec" {  } { { "00_src/main_dec.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/main_dec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "00_src/lsu.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/i_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/i_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "00_src/i_mem.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/i_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "00_src/hazard_unit.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/hazard_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/flop_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/flop_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flop_r " "Found entity 1: flop_r" {  } { { "00_src/flop_r.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/flop_r.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561175 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(25) " "Verilog HDL warning at extender.sv(25): extended using \"x\" or \"z\"" {  } { { "00_src/extender.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/extender.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1758289561177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "00_src/extender.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/eu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/eu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eu " "Found entity 1: eu" {  } { { "00_src/eu.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/eu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCPlus4 PCplus4 data_path.sv(35) " "Verilog HDL Declaration information at data_path.sv(35): object \"PCPlus4\" differs only in case from object \"PCplus4\" in the same scope" {  } { { "00_src/data_path.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758289561182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "00_src/data_path.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/d_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/d_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "00_src/d_mem.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/d_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "00_src/controller.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/bru.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/bru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bru " "Found entity 1: bru" {  } { { "00_src/bru.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/bru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/and_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/and_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_nb " "Found entity 1: and_nb" {  } { { "00_src/and_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/and_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/alu_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/alu_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "00_src/alu_dec.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu_dec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "00_src/alu.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nb " "Found entity 1: adder_nb" {  } { { "00_src/adder_nb.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/adder_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1b " "Found entity 1: adder_1b" {  } { { "00_src/adder_1b.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/adder_1b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758289561203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289561203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758289561225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "00_src/top.sv" "proc" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:proc\|controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"processor:proc\|controller:ctrl\"" {  } { { "00_src/processor.sv" "ctrl" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/processor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_dec processor:proc\|controller:ctrl\|main_dec:md " "Elaborating entity \"main_dec\" for hierarchy \"processor:proc\|controller:ctrl\|main_dec:md\"" {  } { { "00_src/controller.sv" "md" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/controller.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec processor:proc\|controller:ctrl\|alu_dec:ad " "Elaborating entity \"alu_dec\" for hierarchy \"processor:proc\|controller:ctrl\|alu_dec:ad\"" {  } { { "00_src/controller.sv" "ad" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/controller.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bru processor:proc\|controller:ctrl\|bru:bru " "Elaborating entity \"bru\" for hierarchy \"processor:proc\|controller:ctrl\|bru:bru\"" {  } { { "00_src/controller.sv" "bru" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/controller.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu processor:proc\|controller:ctrl\|lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"processor:proc\|controller:ctrl\|lsu:lsu\"" {  } { { "00_src/controller.sv" "lsu" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/controller.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eu processor:proc\|controller:ctrl\|eu:eu " "Elaborating entity \"eu\" for hierarchy \"processor:proc\|controller:ctrl\|eu:eu\"" {  } { { "00_src/controller.sv" "eu" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/controller.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path processor:proc\|data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"processor:proc\|data_path:dp\"" {  } { { "00_src/processor.sv" "dp" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/processor.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop_r processor:proc\|data_path:dp\|flop_r:Freg " "Elaborating entity \"flop_r\" for hierarchy \"processor:proc\|data_path:dp\|flop_r:Freg\"" {  } { { "00_src/data_path.sv" "Freg" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 processor:proc\|data_path:dp\|mux_4:PCmux " "Elaborating entity \"mux_4\" for hierarchy \"processor:proc\|data_path:dp\|mux_4:PCmux\"" {  } { { "00_src/data_path.sv" "PCmux" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 processor:proc\|data_path:dp\|mux_2:srcBmux " "Elaborating entity \"mux_2\" for hierarchy \"processor:proc\|data_path:dp\|mux_2:srcBmux\"" {  } { { "00_src/data_path.sv" "srcBmux" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mrwu processor:proc\|data_path:dp\|mrwu:mrwu " "Elaborating entity \"mrwu\" for hierarchy \"processor:proc\|data_path:dp\|mrwu:mrwu\"" {  } { { "00_src/data_path.sv" "mrwu" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561253 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mrwu.sv(12) " "Verilog HDL Case Statement information at mrwu.sv(12): all case item expressions in this case statement are onehot" {  } { { "00_src/mrwu.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/mrwu.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758289561254 "|top|processor:proc|data_path:dp|mrwu:mrwu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nb processor:proc\|data_path:dp\|adder_nb:PCplus4 " "Elaborating entity \"adder_nb\" for hierarchy \"processor:proc\|data_path:dp\|adder_nb:PCplus4\"" {  } { { "00_src/data_path.sv" "PCplus4" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1b processor:proc\|data_path:dp\|adder_nb:PCplus4\|adder_1b:a1 " "Elaborating entity \"adder_1b\" for hierarchy \"processor:proc\|data_path:dp\|adder_nb:PCplus4\|adder_1b:a1\"" {  } { { "00_src/adder_nb.sv" "a1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/adder_nb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:proc\|data_path:dp\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\"" {  } { { "00_src/data_path.sv" "ALU" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nb processor:proc\|data_path:dp\|alu:ALU\|and_nb:and1 " "Elaborating entity \"and_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|and_nb:and1\"" {  } { { "00_src/alu.sv" "and1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nb processor:proc\|data_path:dp\|alu:ALU\|or_nb:or1 " "Elaborating entity \"or_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|or_nb:or1\"" {  } { { "00_src/alu.sv" "or1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nb processor:proc\|data_path:dp\|alu:ALU\|xor_nb:xor1 " "Elaborating entity \"xor_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|xor_nb:xor1\"" {  } { { "00_src/alu.sv" "xor1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_l_l_nb processor:proc\|data_path:dp\|alu:ALU\|shifter_l_l_nb:sll1 " "Elaborating entity \"shifter_l_l_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|shifter_l_l_nb:sll1\"" {  } { { "00_src/alu.sv" "sll1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_r_l_nb processor:proc\|data_path:dp\|alu:ALU\|shifter_r_l_nb:srl1 " "Elaborating entity \"shifter_r_l_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|shifter_r_l_nb:srl1\"" {  } { { "00_src/alu.sv" "srl1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_r_a_nb processor:proc\|data_path:dp\|alu:ALU\|shifter_r_a_nb:sra1 " "Elaborating entity \"shifter_r_a_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|shifter_r_a_nb:sra1\"" {  } { { "00_src/alu.sv" "sra1" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 processor:proc\|data_path:dp\|alu:ALU\|mux_16:mux2 " "Elaborating entity \"mux_16\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|mux_16:mux2\"" {  } { { "00_src/alu.sv" "mux2" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/alu.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender processor:proc\|data_path:dp\|extender:ext " "Elaborating entity \"extender\" for hierarchy \"processor:proc\|data_path:dp\|extender:ext\"" {  } { { "00_src/data_path.sv" "ext" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file processor:proc\|data_path:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"processor:proc\|data_path:dp\|reg_file:rf\"" {  } { { "00_src/data_path.sv" "rf" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/data_path.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:dm " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:dm\"" {  } { { "00_src/top.sv" "dm" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:im " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:im\"" {  } { { "00_src/top.sv" "im" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289561355 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM\[255..157\] 0 i_mem.sv(9) " "Net \"IMEM\[255..157\]\" at i_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "00_src/i_mem.sv" "" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/i_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758289561357 "|top|i_mem:im"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "d_mem:dm\|RAM " "RAM logic \"d_mem:dm\|RAM\" is uninferred due to asynchronous read logic" {  } { { "00_src/d_mem.sv" "RAM" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/d_mem.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1758289561621 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:proc\|data_path:dp\|reg_file:rf\|REGFILE " "RAM logic \"processor:proc\|data_path:dp\|reg_file:rf\|REGFILE\" is uninferred due to asynchronous read logic" {  } { { "00_src/reg_file.sv" "REGFILE" { Text "C:/RISC-V_Single-cycle_Processor_Quartus/top/00_src/reg_file.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1758289561621 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1758289561621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758289565006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RISC-V_Single-cycle_Processor_Quartus/top/output_files/top.map.smsg " "Generated suppressed messages file C:/RISC-V_Single-cycle_Processor_Quartus/top/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289568024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758289568189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758289568189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5328 " "Implemented 5328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758289568366 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758289568366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5324 " "Implemented 5324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758289568366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758289568366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758289568388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 19 20:46:08 2025 " "Processing ended: Fri Sep 19 20:46:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758289568388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758289568388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758289568388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758289568388 ""}
