

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Wed Aug  7 03:39:13 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_ap_d1r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.314|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  344211|  348083|  344211|  348083|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_459      |conv_1      |   12174|   12174|   12174|   12174|   none  |
        |grp_conv_2_fu_486      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_dense_out_fu_496   |dense_out   |     975|     975|     975|     975|   none  |
        |grp_max_pool_1_fu_512  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_518  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_dense_1_fu_524     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_dense_2_fu_534     |dense_2     |    3091|    3091|    3091|    3091|   none  |
        |grp_flat_fu_544        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%conv_1_input_0_V = alloca [392 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 29 'alloca' 'conv_1_input_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%conv_1_input_1_V = alloca [392 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 30 'alloca' 'conv_1_input_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 31 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 32 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 33 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 34 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 35 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 36 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 37 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 38 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%flat_array_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 39 'alloca' 'flat_array_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 40 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 41 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 42 'alloca' 'prediction_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 44 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 45 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 46 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%ix_in = add i10 28, %ix_in_0" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 50 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %i_0 to i1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 51 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 52 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln, i5 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i9 %tmp_s to i10" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 54 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %lshr_ln, i2 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 55 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i6 %tmp_16 to i10" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 56 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i10 %zext_ln203, %zext_ln203_16" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 57 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 58 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 59 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 60 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 61 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 62 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %ap_fixed_base.exit7 ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 63 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %ap_fixed_base.exit7 ]"   --->   Operation 64 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 67 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i5 %j_0 to i10" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %sub_ln203, %zext_ln203_17" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 70 'add' 'add_ln203' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 71 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 72 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 73 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 74 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 75 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 76 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 76 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.22>
ST_5 : Operation 77 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 77 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 78 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 79 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 80 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 81 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 82 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 83 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 84 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 85 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 17.3>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i10 %add_ln203 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 86 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_input_0_V_ad = getelementptr [392 x i14]* %conv_1_input_0_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 87 'getelementptr' 'conv_1_input_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_input_1_V_ad = getelementptr [392 x i14]* %conv_1_input_1_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 88 'getelementptr' 'conv_1_input_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 89 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 90 'zext' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 91 'sub' 'man_V_1' <Predicate = (p_Result_41)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_41, i54 %man_V_1, i54 %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 92 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 93 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 94 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 95 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 96 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 97 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 98 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 99 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 100 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 101 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 102 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 103 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 104 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_29, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 110 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 111 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i14 %trunc_ln583, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'and' 'and_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i14 %select_ln588, i14 %select_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'select' 'select_ln585' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i14 %trunc_ln586, i14 %select_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'select' 'select_ln585_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (3.77ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'select' 'select_ln603' <Predicate = true> <Delay = 3.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %trunc_ln203, label %branch1, label %branch0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_V_ad, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 126 'store' <Predicate = (!trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit7" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 127 'br' <Predicate = (!trunc_ln203)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_V_ad, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 128 'store' <Predicate = (trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit7" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 129 'br' <Predicate = (trunc_ln203)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 130 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 132 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([392 x i14]* %conv_1_input_0_V, [392 x i14]* %conv_1_input_1_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([392 x i14]* %conv_1_input_0_V, [392 x i14]* %conv_1_input_1_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 136 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 137 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 138 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 140 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_V_addr, align 16" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 142 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 143 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 144 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 146 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 148 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 150 [2/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 152 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 1.76>
ST_22 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 156 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 156 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %_ifconv24 ]"   --->   Operation 157 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 158 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 159 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 160 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %4, label %_ifconv24" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 162 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 163 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 164 [2/2] (2.32ns)   --->   "%tmp_V_11 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 164 'load' 'tmp_V_11' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:72]   --->   Operation 165 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 16.7>
ST_24 : Operation 166 [1/2] (2.32ns)   --->   "%tmp_V_11 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 166 'load' 'tmp_V_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_24 : Operation 167 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_11, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 167 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_11, i32 13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 168 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_11" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 169 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.70ns)   --->   "%tmp_V_12 = select i1 %p_Result_43, i14 %tmp_V, i14 %tmp_V_11" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 170 'select' 'tmp_V_12' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_12, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 171 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 172 'bitconcatenate' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_44, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 173 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 174 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 175 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 176 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_25 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 177 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_25, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 178 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 179 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 180 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 181 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 182 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_36 = and i14 %tmp_V_12, %lshr_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 183 'and' 'p_Result_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_36, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 184 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 185 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 186 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_26, true" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 187 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 188 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_12, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 189 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 190 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 191 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 192 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_24 : Operation 193 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 193 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 194 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 14.9>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_12 to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 195 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 196 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 197 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 198 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 199 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 200 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i32 %m_12, %or_ln" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 201 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 202 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 203 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 204 'bitselect' 'tmp_27' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_27, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 205 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 206 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 207 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 207 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_43, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 208 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_45 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_8, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 209 'partset' 'p_Result_45' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_45 to float" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 210 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 211 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 212 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
conv_1_input_0_V     (alloca           ) [ 00111111100000000000000000]
conv_1_input_1_V     (alloca           ) [ 00111111100000000000000000]
conv_1_out_V         (alloca           ) [ 00111111111000000000000000]
conv_1_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_1_out_V     (alloca           ) [ 00111111111110000000000000]
max_pool_1_out_V_add (getelementptr    ) [ 00111110000000000000000000]
conv_2_out_V         (alloca           ) [ 00111111111111100000000000]
conv_2_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_2_out_V     (alloca           ) [ 00111111111111111000000000]
max_pool_2_out_V_add (getelementptr    ) [ 00111110000000000000000000]
flat_array_V         (alloca           ) [ 00111111111111111110000000]
dense_1_out_V        (alloca           ) [ 00111111111111111111100000]
dense_2_out_V        (alloca           ) [ 00111111111111111111111000]
prediction_V         (alloca           ) [ 00111111111111111111111111]
br_ln23              (br               ) [ 01111110000000000000000000]
ix_in_0              (phi              ) [ 00111110000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000]
icmp_ln23            (icmp             ) [ 00111110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
i                    (add              ) [ 01111110000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000]
ix_in                (add              ) [ 01111110000000000000000000]
trunc_ln203          (trunc            ) [ 00011110000000000000000000]
lshr_ln              (partselect       ) [ 00000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203           (zext             ) [ 00000000000000000000000000]
tmp_16               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_16        (zext             ) [ 00000000000000000000000000]
sub_ln203            (sub              ) [ 00011110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
store_ln32           (store            ) [ 00000000000000000000000000]
store_ln37           (store            ) [ 00000000000000000000000000]
store_ln42           (store            ) [ 00000000000000000000000000]
store_ln47           (store            ) [ 00000000000000000000000000]
ix_in_1              (phi              ) [ 00011110000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000]
icmp_ln25            (icmp             ) [ 00111110000000000000000000]
empty_74             (speclooptripcount) [ 00000000000000000000000000]
j                    (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000]
zext_ln203_17        (zext             ) [ 00000000000000000000000000]
add_ln203            (add              ) [ 00001110000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000]
br_ln0               (br               ) [ 01111110000000000000000000]
cnn_input_load       (load             ) [ 00000110000000000000000000]
d_assign             (fpext            ) [ 00000000000000000000000000]
ireg_V               (bitcast          ) [ 00000000000000000000000000]
trunc_ln556          (trunc            ) [ 00000000000000000000000000]
p_Result_41          (bitselect        ) [ 00000010000000000000000000]
exp_tmp_V            (partselect       ) [ 00000000000000000000000000]
zext_ln461           (zext             ) [ 00000000000000000000000000]
trunc_ln565          (trunc            ) [ 00000010000000000000000000]
icmp_ln571           (icmp             ) [ 00000010000000000000000000]
F2                   (sub              ) [ 00000010000000000000000000]
sext_ln203           (sext             ) [ 00000000000000000000000000]
conv_1_input_0_V_ad  (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_1_V_ad  (getelementptr    ) [ 00000000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_42          (zext             ) [ 00000000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000000]
man_V_2              (select           ) [ 00000000000000000000000000]
icmp_ln581           (icmp             ) [ 00000000000000000000000000]
add_ln581            (add              ) [ 00000000000000000000000000]
sub_ln581            (sub              ) [ 00000000000000000000000000]
sh_amt               (select           ) [ 00000000000000000000000000]
sext_ln581           (sext             ) [ 00000000000000000000000000]
icmp_ln582           (icmp             ) [ 00000000000000000000000000]
trunc_ln583          (trunc            ) [ 00000000000000000000000000]
icmp_ln585           (icmp             ) [ 00000000000000000000000000]
icmp_ln603           (icmp             ) [ 00000000000000000000000000]
zext_ln586           (zext             ) [ 00000000000000000000000000]
ashr_ln586           (ashr             ) [ 00000000000000000000000000]
trunc_ln586          (trunc            ) [ 00000000000000000000000000]
bitcast_ln696        (bitcast          ) [ 00000000000000000000000000]
tmp_29               (bitselect        ) [ 00000000000000000000000000]
select_ln588         (select           ) [ 00000000000000000000000000]
sext_ln581cast       (trunc            ) [ 00000000000000000000000000]
shl_ln604            (shl              ) [ 00000000000000000000000000]
xor_ln571            (xor              ) [ 00000000000000000000000000]
and_ln582            (and              ) [ 00000000000000000000000000]
select_ln582         (select           ) [ 00000000000000000000000000]
or_ln582             (or               ) [ 00000000000000000000000000]
xor_ln582            (xor              ) [ 00000000000000000000000000]
and_ln581            (and              ) [ 00000000000000000000000000]
xor_ln585            (xor              ) [ 00000000000000000000000000]
and_ln585            (and              ) [ 00000000000000000000000000]
select_ln585         (select           ) [ 00000000000000000000000000]
and_ln585_1          (and              ) [ 00000000000000000000000000]
select_ln585_1       (select           ) [ 00000000000000000000000000]
or_ln581             (or               ) [ 00000000000000000000000000]
xor_ln581            (xor              ) [ 00000000000000000000000000]
and_ln603            (and              ) [ 00000000000000000000000000]
select_ln603         (select           ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
add_ln28             (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000]
flat_array_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln52           (store            ) [ 00000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000]
dense_1_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln57           (store            ) [ 00000000000000000000000000]
call_ln58            (call             ) [ 00000000000000000000000000]
dense_2_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln62           (store            ) [ 00000000000000000000000000]
call_ln63            (call             ) [ 00000000000000000000000000]
prediction_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln66           (store            ) [ 00000000000000000000000000]
call_ln67            (call             ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
i24_0                (phi              ) [ 00000000000000000000000100]
icmp_ln69            (icmp             ) [ 00000000000000000000000111]
empty_75             (speclooptripcount) [ 00000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000001111]
br_ln69              (br               ) [ 00000000000000000000000000]
zext_ln70            (zext             ) [ 00000000000000000000000011]
prediction_V_addr_1  (getelementptr    ) [ 00000000000000000000000010]
ret_ln72             (ret              ) [ 00000000000000000000000000]
tmp_V_11             (load             ) [ 00000000000000000000000000]
icmp_ln935           (icmp             ) [ 00000000000000000000000001]
p_Result_43          (bitselect        ) [ 00000000000000000000000001]
tmp_V                (sub              ) [ 00000000000000000000000000]
tmp_V_12             (select           ) [ 00000000000000000000000001]
p_Result_s           (partselect       ) [ 00000000000000000000000000]
p_Result_44          (bitconcatenate   ) [ 00000000000000000000000000]
l                    (cttz             ) [ 00000000000000000000000000]
sub_ln944            (sub              ) [ 00000000000000000000000001]
trunc_ln944          (trunc            ) [ 00000000000000000000000000]
lsb_index            (add              ) [ 00000000000000000000000000]
tmp_25               (partselect       ) [ 00000000000000000000000000]
icmp_ln947           (icmp             ) [ 00000000000000000000000000]
trunc_ln947          (trunc            ) [ 00000000000000000000000000]
sub_ln947            (sub              ) [ 00000000000000000000000000]
zext_ln947           (zext             ) [ 00000000000000000000000000]
lshr_ln947           (lshr             ) [ 00000000000000000000000000]
p_Result_36          (and              ) [ 00000000000000000000000000]
icmp_ln947_1         (icmp             ) [ 00000000000000000000000000]
a                    (and              ) [ 00000000000000000000000000]
tmp_26               (bitselect        ) [ 00000000000000000000000000]
xor_ln949            (xor              ) [ 00000000000000000000000000]
add_ln949            (add              ) [ 00000000000000000000000000]
p_Result_37          (bitselect        ) [ 00000000000000000000000000]
and_ln949            (and              ) [ 00000000000000000000000000]
or_ln949             (or               ) [ 00000000000000000000000000]
or_ln                (bitconcatenate   ) [ 00000000000000000000000001]
icmp_ln958           (icmp             ) [ 00000000000000000000000001]
trunc_ln943          (trunc            ) [ 00000000000000000000000001]
m                    (zext             ) [ 00000000000000000000000000]
add_ln958            (add              ) [ 00000000000000000000000000]
lshr_ln958           (lshr             ) [ 00000000000000000000000000]
sub_ln958            (sub              ) [ 00000000000000000000000000]
shl_ln958            (shl              ) [ 00000000000000000000000000]
m_12                 (select           ) [ 00000000000000000000000000]
m_13                 (add              ) [ 00000000000000000000000000]
m_s                  (partselect       ) [ 00000000000000000000000000]
m_16                 (zext             ) [ 00000000000000000000000000]
tmp_27               (bitselect        ) [ 00000000000000000000000000]
select_ln964         (select           ) [ 00000000000000000000000000]
sub_ln964            (sub              ) [ 00000000000000000000000000]
add_ln964            (add              ) [ 00000000000000000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_45          (partset          ) [ 00000000000000000000000000]
bitcast_ln739        (bitcast          ) [ 00000000000000000000000000]
select_ln935         (select           ) [ 00000000000000000000000000]
prediction_output_ad (getelementptr    ) [ 00000000000000000000000000]
store_ln70           (store            ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_V_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_V_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_V_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_V_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_V_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_V_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_weights_V_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_out_weights_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="conv_1_input_0_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_1_input_1_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_1_out_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="max_pool_1_out_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_2_out_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="max_pool_2_out_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="flat_array_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_array_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dense_1_out_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dense_2_out_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_2_out_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="prediction_V_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prediction_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_1_out_V_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_V_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="max_pool_1_out_V_add_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_V_add/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_2_out_V_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_V_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="max_pool_2_out_V_add_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_V_add/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln32_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="1"/>
<pin id="268" dir="0" index="1" bw="14" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln37_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="0" index="1" bw="14" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln42_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="1"/>
<pin id="280" dir="0" index="1" bw="14" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln47_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="1"/>
<pin id="286" dir="0" index="1" bw="14" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cnn_input_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="conv_1_input_0_V_ad_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_V_ad/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="conv_1_input_1_V_ad_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_V_ad/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln27_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="14" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln27_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="0" index="1" bw="14" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="flat_array_V_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln52_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="14" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/14 "/>
</bind>
</comp>

<comp id="341" class="1004" name="dense_1_out_V_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/16 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln57_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="13" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/16 "/>
</bind>
</comp>

<comp id="355" class="1004" name="dense_2_out_V_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/18 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln62_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/18 "/>
</bind>
</comp>

<comp id="369" class="1004" name="prediction_V_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/20 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="14" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/20 tmp_V_11/23 "/>
</bind>
</comp>

<comp id="383" class="1004" name="prediction_V_addr_1_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="4" slack="0"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr_1/23 "/>
</bind>
</comp>

<comp id="390" class="1004" name="prediction_output_ad_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="2"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_output_ad/25 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln70_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/25 "/>
</bind>
</comp>

<comp id="403" class="1005" name="ix_in_0_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="1"/>
<pin id="405" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="ix_in_0_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="10" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_0_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="1"/>
<pin id="417" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="i_0_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="ix_in_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="3"/>
<pin id="428" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="ix_in_1_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="10" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="437" class="1005" name="j_0_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="1"/>
<pin id="439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="j_0_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="i24_0_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="i24_0_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/23 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_conv_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="0" slack="0"/>
<pin id="461" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="463" dir="0" index="3" bw="14" slack="2147483647"/>
<pin id="464" dir="0" index="4" bw="8" slack="0"/>
<pin id="465" dir="0" index="5" bw="8" slack="0"/>
<pin id="466" dir="0" index="6" bw="9" slack="0"/>
<pin id="467" dir="0" index="7" bw="9" slack="0"/>
<pin id="468" dir="0" index="8" bw="8" slack="0"/>
<pin id="469" dir="0" index="9" bw="9" slack="0"/>
<pin id="470" dir="0" index="10" bw="9" slack="0"/>
<pin id="471" dir="0" index="11" bw="9" slack="0"/>
<pin id="472" dir="0" index="12" bw="9" slack="0"/>
<pin id="473" dir="0" index="13" bw="7" slack="0"/>
<pin id="474" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_conv_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="490" dir="0" index="3" bw="10" slack="0"/>
<pin id="491" dir="0" index="4" bw="8" slack="0"/>
<pin id="492" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_dense_out_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="500" dir="0" index="3" bw="9" slack="0"/>
<pin id="501" dir="0" index="4" bw="8" slack="0"/>
<pin id="502" dir="0" index="5" bw="11" slack="0"/>
<pin id="503" dir="0" index="6" bw="25" slack="0"/>
<pin id="504" dir="0" index="7" bw="25" slack="0"/>
<pin id="505" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/21 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_max_pool_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="0" slack="0"/>
<pin id="514" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_max_pool_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="0" slack="0"/>
<pin id="520" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_dense_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="0" slack="0"/>
<pin id="526" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="528" dir="0" index="3" bw="9" slack="0"/>
<pin id="529" dir="0" index="4" bw="6" slack="0"/>
<pin id="530" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/17 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_dense_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="538" dir="0" index="3" bw="9" slack="0"/>
<pin id="539" dir="0" index="4" bw="9" slack="0"/>
<pin id="540" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/19 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_flat_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="0" slack="0"/>
<pin id="546" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/15 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln23_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="ix_in_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="10" slack="0"/>
<pin id="569" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln203_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="lshr_ln_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="4" slack="0"/>
<pin id="581" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="4" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln203_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_16_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln203_16_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sub_ln203_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="0" index="1" bw="6" slack="0"/>
<pin id="613" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln25_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="j_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln203_17_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="0"/>
<pin id="630" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln203_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln27_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ireg_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln556_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_Result_41_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="0" index="2" bw="7" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="exp_tmp_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="0" index="3" bw="7" slack="0"/>
<pin id="663" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln461_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln565_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln571_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="63" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="F2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="0" index="1" bw="11" slack="0"/>
<pin id="685" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln203_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="3"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="53" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="52" slack="1"/>
<pin id="697" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Result_42_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="53" slack="0"/>
<pin id="702" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="man_V_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="53" slack="0"/>
<pin id="707" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="man_V_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="54" slack="0"/>
<pin id="713" dir="0" index="2" bw="53" slack="0"/>
<pin id="714" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln581_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="12" slack="1"/>
<pin id="719" dir="0" index="1" bw="5" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln581_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="0" index="1" bw="12" slack="1"/>
<pin id="725" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln581_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="0" index="1" bw="12" slack="1"/>
<pin id="730" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sh_amt_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="0" index="2" bw="12" slack="0"/>
<pin id="736" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln581_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln582_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="1"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln583_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="54" slack="0"/>
<pin id="751" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln585_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="0"/>
<pin id="755" dir="0" index="1" bw="7" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="icmp_ln603_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="0" index="1" bw="5" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln586_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="ashr_ln586_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="54" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln586_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="54" slack="0"/>
<pin id="777" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="bitcast_ln696_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="2"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_29_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="0" index="2" bw="6" slack="0"/>
<pin id="786" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln588_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln581cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="12" slack="0"/>
<pin id="800" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="shl_ln604_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="0"/>
<pin id="804" dir="0" index="1" bw="14" slack="0"/>
<pin id="805" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln571_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln582_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="select_ln582_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="14" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln582/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="or_ln582_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="xor_ln582_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="and_ln581_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="xor_ln585_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="and_ln585_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln585_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="14" slack="0"/>
<pin id="859" dir="0" index="2" bw="14" slack="0"/>
<pin id="860" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln585/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln585_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln585_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="14" slack="0"/>
<pin id="873" dir="0" index="2" bw="14" slack="0"/>
<pin id="874" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln585_1/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln581_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="xor_ln581_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="and_ln603_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln603_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="14" slack="0"/>
<pin id="899" dir="0" index="2" bw="14" slack="0"/>
<pin id="900" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln28_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="3"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln69_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="4" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/23 "/>
</bind>
</comp>

<comp id="918" class="1004" name="i_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/23 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln70_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/23 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln935_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="14" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/24 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_Result_43_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="14" slack="0"/>
<pin id="938" dir="0" index="2" bw="5" slack="0"/>
<pin id="939" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/24 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_V_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="14" slack="0"/>
<pin id="946" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_V_12_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="14" slack="0"/>
<pin id="952" dir="0" index="2" bw="14" slack="0"/>
<pin id="953" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_12/24 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_Result_s_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="0"/>
<pin id="959" dir="0" index="1" bw="14" slack="0"/>
<pin id="960" dir="0" index="2" bw="5" slack="0"/>
<pin id="961" dir="0" index="3" bw="1" slack="0"/>
<pin id="962" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_Result_44_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="0" index="2" bw="14" slack="0"/>
<pin id="971" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_44/24 "/>
</bind>
</comp>

<comp id="975" class="1004" name="l_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/24 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sub_ln944_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/24 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln944_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/24 "/>
</bind>
</comp>

<comp id="993" class="1004" name="lsb_index_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/24 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_25_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="31" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="0" index="3" bw="6" slack="0"/>
<pin id="1004" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/24 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="icmp_ln947_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="31" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/24 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="trunc_ln947_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/24 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sub_ln947_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="0"/>
<pin id="1021" dir="0" index="1" bw="4" slack="0"/>
<pin id="1022" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/24 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln947_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="4" slack="0"/>
<pin id="1027" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/24 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="lshr_ln947_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="4" slack="0"/>
<pin id="1032" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/24 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_Result_36_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="14" slack="0"/>
<pin id="1037" dir="0" index="1" bw="14" slack="0"/>
<pin id="1038" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_36/24 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln947_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="14" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/24 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="a_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/24 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_26_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="0" index="2" bw="6" slack="0"/>
<pin id="1057" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/24 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="xor_ln949_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/24 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="add_ln949_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="0"/>
<pin id="1069" dir="0" index="1" bw="14" slack="0"/>
<pin id="1070" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/24 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="p_Result_37_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="14" slack="0"/>
<pin id="1076" dir="0" index="2" bw="14" slack="0"/>
<pin id="1077" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/24 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="and_ln949_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/24 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="or_ln949_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/24 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="or_ln_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/24 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="icmp_ln958_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/24 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="trunc_ln943_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/24 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="m_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="14" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/25 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="add_ln958_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="0"/>
<pin id="1116" dir="0" index="1" bw="32" slack="1"/>
<pin id="1117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/25 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="lshr_ln958_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="14" slack="0"/>
<pin id="1121" dir="0" index="1" bw="32" slack="0"/>
<pin id="1122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/25 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sub_ln958_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="1"/>
<pin id="1128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/25 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="shl_ln958_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="14" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/25 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="m_12_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="1"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="0" index="2" bw="32" slack="0"/>
<pin id="1140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/25 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="m_13_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="1"/>
<pin id="1146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/25 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="m_s_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="31" slack="0"/>
<pin id="1150" dir="0" index="1" bw="32" slack="0"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="0" index="3" bw="6" slack="0"/>
<pin id="1153" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/25 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="m_16_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="31" slack="0"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/25 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_27_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="6" slack="0"/>
<pin id="1166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/25 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="select_ln964_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="0" index="2" bw="8" slack="0"/>
<pin id="1174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/25 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sub_ln964_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="0"/>
<pin id="1180" dir="0" index="1" bw="8" slack="1"/>
<pin id="1181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/25 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="add_ln964_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/25 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_8_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="9" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="1"/>
<pin id="1192" dir="0" index="2" bw="8" slack="0"/>
<pin id="1193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/25 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="p_Result_45_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="31" slack="0"/>
<pin id="1199" dir="0" index="2" bw="9" slack="0"/>
<pin id="1200" dir="0" index="3" bw="6" slack="0"/>
<pin id="1201" dir="0" index="4" bw="6" slack="0"/>
<pin id="1202" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_45/25 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="bitcast_ln739_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/25 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="select_ln935_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="0" index="2" bw="32" slack="0"/>
<pin id="1216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/25 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="conv_1_out_V_addr_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="1"/>
<pin id="1222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_V_addr "/>
</bind>
</comp>

<comp id="1225" class="1005" name="max_pool_1_out_V_add_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="10" slack="1"/>
<pin id="1227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_V_add "/>
</bind>
</comp>

<comp id="1230" class="1005" name="conv_2_out_V_addr_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="11" slack="1"/>
<pin id="1232" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_V_addr "/>
</bind>
</comp>

<comp id="1235" class="1005" name="max_pool_2_out_V_add_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="9" slack="1"/>
<pin id="1237" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_V_add "/>
</bind>
</comp>

<comp id="1243" class="1005" name="i_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="0"/>
<pin id="1245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1248" class="1005" name="ix_in_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="10" slack="0"/>
<pin id="1250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1253" class="1005" name="trunc_ln203_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="4"/>
<pin id="1255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="sub_ln203_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="10" slack="1"/>
<pin id="1259" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="j_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="5" slack="0"/>
<pin id="1267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1270" class="1005" name="add_ln203_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="10" slack="3"/>
<pin id="1272" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="cnn_input_addr_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="10" slack="1"/>
<pin id="1277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1280" class="1005" name="cnn_input_load_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_load "/>
</bind>
</comp>

<comp id="1286" class="1005" name="p_Result_41_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_41 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="trunc_ln565_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="52" slack="1"/>
<pin id="1293" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="icmp_ln571_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="F2_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="12" slack="1"/>
<pin id="1304" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="add_ln28_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="10" slack="1"/>
<pin id="1312" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="i_1_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="4" slack="0"/>
<pin id="1320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="zext_ln70_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="2"/>
<pin id="1325" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="prediction_V_addr_1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="4" slack="1"/>
<pin id="1330" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_V_addr_1 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="icmp_ln935_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="p_Result_43_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_V_12_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="14" slack="1"/>
<pin id="1345" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="sub_ln944_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="or_ln_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1359" class="1005" name="icmp_ln958_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="trunc_ln943_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="1"/>
<pin id="1366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="202" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="206" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="210" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="214" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="82" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="82" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="82" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="82" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="303" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="309" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="82" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="130" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="130" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="395"><net_src comp="2" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="435"><net_src comp="403" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="138" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="475"><net_src comp="120" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="476"><net_src comp="4" pin="0"/><net_sink comp="459" pin=4"/></net>

<net id="477"><net_src comp="6" pin="0"/><net_sink comp="459" pin=5"/></net>

<net id="478"><net_src comp="8" pin="0"/><net_sink comp="459" pin=6"/></net>

<net id="479"><net_src comp="10" pin="0"/><net_sink comp="459" pin=7"/></net>

<net id="480"><net_src comp="12" pin="0"/><net_sink comp="459" pin=8"/></net>

<net id="481"><net_src comp="14" pin="0"/><net_sink comp="459" pin=9"/></net>

<net id="482"><net_src comp="16" pin="0"/><net_sink comp="459" pin=10"/></net>

<net id="483"><net_src comp="18" pin="0"/><net_sink comp="459" pin=11"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="459" pin=12"/></net>

<net id="485"><net_src comp="22" pin="0"/><net_sink comp="459" pin=13"/></net>

<net id="493"><net_src comp="124" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="24" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="486" pin=4"/></net>

<net id="506"><net_src comp="136" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="510"><net_src comp="42" pin="0"/><net_sink comp="496" pin=6"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="496" pin=7"/></net>

<net id="517"><net_src comp="122" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="126" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="531"><net_src comp="132" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="533"><net_src comp="30" pin="0"/><net_sink comp="524" pin=4"/></net>

<net id="541"><net_src comp="134" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="534" pin=4"/></net>

<net id="549"><net_src comp="128" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="297" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="419" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="419" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="68" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="407" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="419" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="419" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="76" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="58" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="576" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="80" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="594" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="441" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="60" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="441" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="66" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="441" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="429" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="645"><net_src comp="550" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="84" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="642" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="86" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="664"><net_src comp="88" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="642" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="90" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="658" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="642" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="646" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="668" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="698"><net_src comp="98" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="100" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="716"><net_src comp="700" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="104" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="106" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="104" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="737"><net_src comp="717" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="722" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="104" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="710" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="732" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="108" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="732" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="110" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="740" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="710" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="787"><net_src comp="112" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="114" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="116" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="82" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="740" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="749" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="100" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="744" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="749" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="82" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="744" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="100" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="717" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="832" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="753" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="100" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="838" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="790" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="819" pin="3"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="838" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="753" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="775" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="856" pin="3"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="827" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="717" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="100" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="759" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="802" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="870" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="896" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="905"><net_src comp="896" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="910"><net_src comp="426" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="118" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="452" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="140" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="452" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="144" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="452" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="933"><net_src comp="376" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="82" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="940"><net_src comp="146" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="376" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="148" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="947"><net_src comp="82" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="376" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="935" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="943" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="376" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="963"><net_src comp="150" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="949" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="148" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="966"><net_src comp="152" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="972"><net_src comp="154" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="156" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="957" pin="4"/><net_sink comp="967" pin=2"/></net>

<net id="980"><net_src comp="158" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="967" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="100" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="987"><net_src comp="160" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="975" pin="3"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="162" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="983" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="164" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="72" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="114" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1013"><net_src comp="999" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="166" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="983" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="168" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="116" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="949" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="82" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1009" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="112" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="993" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="114" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="1053" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="100" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="170" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="989" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="172" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="949" pin="3"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="1073" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1061" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1047" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="174" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="166" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="993" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="152" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="975" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1118"><net_src comp="176" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="1111" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="178" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1134"><net_src comp="1111" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1125" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1141"><net_src comp="1119" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1142"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="1136" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1154"><net_src comp="164" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1156"><net_src comp="72" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1157"><net_src comp="114" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1161"><net_src comp="1148" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="112" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="1143" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="178" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1175"><net_src comp="1162" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="180" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="182" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="184" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1187"><net_src comp="1170" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1194"><net_src comp="186" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=2"/></net>

<net id="1203"><net_src comp="188" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1204"><net_src comp="1158" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1205"><net_src comp="1189" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1206"><net_src comp="190" pin="0"/><net_sink comp="1196" pin=3"/></net>

<net id="1207"><net_src comp="114" pin="0"/><net_sink comp="1196" pin=4"/></net>

<net id="1211"><net_src comp="1196" pin="5"/><net_sink comp="1208" pin=0"/></net>

<net id="1217"><net_src comp="192" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1218"><net_src comp="1208" pin="1"/><net_sink comp="1212" pin=2"/></net>

<net id="1219"><net_src comp="1212" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="1223"><net_src comp="234" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1228"><net_src comp="242" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1233"><net_src comp="250" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1238"><net_src comp="258" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1246"><net_src comp="560" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1251"><net_src comp="566" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1256"><net_src comp="572" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="610" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1268"><net_src comp="622" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1273"><net_src comp="632" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1278"><net_src comp="290" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1283"><net_src comp="297" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1289"><net_src comp="650" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1294"><net_src comp="672" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1299"><net_src comp="676" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1305"><net_src comp="682" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1309"><net_src comp="1302" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1313"><net_src comp="906" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1321"><net_src comp="918" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1326"><net_src comp="924" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1331"><net_src comp="383" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1336"><net_src comp="929" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1341"><net_src comp="935" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1346"><net_src comp="949" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1351"><net_src comp="983" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1357"><net_src comp="1093" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1362"><net_src comp="1101" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1367"><net_src comp="1107" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_output | {25 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_V_0_0 | {7 8 }
	Port: cnn : conv_1_weights_V_0_1 | {7 8 }
	Port: cnn : conv_1_weights_V_0_2 | {7 8 }
	Port: cnn : conv_1_weights_V_1_0 | {7 8 }
	Port: cnn : conv_1_weights_V_1_1 | {7 8 }
	Port: cnn : conv_1_weights_V_1_2 | {7 8 }
	Port: cnn : conv_1_weights_V_2_0 | {7 8 }
	Port: cnn : conv_1_weights_V_2_1 | {7 8 }
	Port: cnn : conv_1_weights_V_2_2 | {7 8 }
	Port: cnn : conv_1_bias_V | {7 8 }
	Port: cnn : conv_2_weights_V | {11 12 }
	Port: cnn : conv_2_bias_V | {11 12 }
	Port: cnn : dense_1_weights_V | {17 18 }
	Port: cnn : dense_1_bias_V | {17 18 }
	Port: cnn : dense_2_weights_V | {19 20 }
	Port: cnn : dense_2_bias_V | {19 20 }
	Port: cnn : dense_out_weights_V | {21 22 }
	Port: cnn : dense_out_bias_V | {21 22 }
	Port: cnn : f_x_lsb_table_V | {21 22 }
	Port: cnn : exp_x_msb_2_m_1_tabl | {21 22 }
	Port: cnn : exp_x_msb_1_table_V | {21 22 }
  - Chain level:
	State 1
		conv_1_out_V_addr : 1
		max_pool_1_out_V_add : 1
		conv_2_out_V_addr : 1
		max_pool_2_out_V_add : 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		trunc_ln203 : 1
		lshr_ln : 1
		tmp_s : 2
		zext_ln203 : 3
		tmp_16 : 2
		zext_ln203_16 : 3
		sub_ln203 : 4
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln203_17 : 1
		add_ln203 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_41 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		icmp_ln571 : 3
		F2 : 4
	State 6
		conv_1_input_0_V_ad : 1
		conv_1_input_1_V_ad : 1
		p_Result_42 : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		sext_ln581 : 2
		trunc_ln583 : 4
		icmp_ln585 : 2
		icmp_ln603 : 2
		zext_ln586 : 3
		ashr_ln586 : 4
		trunc_ln586 : 5
		tmp_29 : 1
		select_ln588 : 2
		sext_ln581cast : 3
		shl_ln604 : 5
		select_ln582 : 5
		or_ln582 : 1
		xor_ln582 : 1
		and_ln581 : 1
		xor_ln585 : 3
		and_ln585 : 1
		select_ln585 : 6
		and_ln585_1 : 1
		select_ln585_1 : 7
		or_ln581 : 1
		xor_ln581 : 1
		and_ln603 : 1
		select_ln603 : 8
		store_ln27 : 9
		store_ln27 : 9
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln52 : 1
	State 15
	State 16
		store_ln57 : 1
	State 17
	State 18
		store_ln62 : 1
	State 19
	State 20
		store_ln66 : 1
	State 21
	State 22
	State 23
		icmp_ln69 : 1
		i_1 : 1
		br_ln69 : 2
		zext_ln70 : 1
		prediction_V_addr_1 : 2
		tmp_V_11 : 3
	State 24
		icmp_ln935 : 1
		p_Result_43 : 1
		tmp_V : 1
		tmp_V_12 : 2
		p_Result_s : 3
		p_Result_44 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944 : 7
		lsb_index : 7
		tmp_25 : 8
		icmp_ln947 : 9
		trunc_ln947 : 7
		sub_ln947 : 8
		zext_ln947 : 9
		lshr_ln947 : 10
		p_Result_36 : 11
		icmp_ln947_1 : 11
		a : 12
		tmp_26 : 8
		xor_ln949 : 9
		add_ln949 : 8
		p_Result_37 : 9
		and_ln949 : 9
		or_ln949 : 12
		or_ln : 12
		icmp_ln958 : 8
		trunc_ln943 : 6
	State 25
		lshr_ln958 : 1
		shl_ln958 : 1
		m_12 : 2
		m_13 : 3
		m_s : 4
		m_16 : 5
		tmp_27 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_8 : 7
		p_Result_45 : 8
		bitcast_ln739 : 9
		select_ln935 : 10
		store_ln70 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_1_fu_459   |    0    |    10   | 27.5634 |   975   |   2269  |    0    |
|          |   grp_conv_2_fu_486   |    0    |    1    |  14.152 |   620   |   1682  |    0    |
|          |  grp_dense_out_fu_496 |    0    |    4    |  19.642 |   717   |   808   |    0    |
|   call   | grp_max_pool_1_fu_512 |    0    |    0    |  7.076  |   144   |   296   |    0    |
|          | grp_max_pool_2_fu_518 |    0    |    0    |  5.307  |   127   |   272   |    0    |
|          |   grp_dense_1_fu_524  |    0    |    1    |  7.076  |   197   |   181   |    0    |
|          |   grp_dense_2_fu_534  |    0    |    1    |  7.076  |   148   |   153   |    0    |
|          |    grp_flat_fu_544    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_560       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_566     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_622       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln203_fu_632   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln581_fu_722   |    0    |    0    |    0    |    0    |    12   |    0    |
|    add   |    add_ln28_fu_906    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_918      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    lsb_index_fu_993   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   add_ln949_fu_1067   |    0    |    0    |    0    |    0    |    19   |    0    |
|          |   add_ln958_fu_1114   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      m_13_fu_1143     |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   add_ln964_fu_1183   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |       grp_fu_550      |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    sub_ln203_fu_610   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       F2_fu_682       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     man_V_1_fu_704    |    0    |    0    |    0    |    0    |    60   |    0    |
|          |    sub_ln581_fu_727   |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |      tmp_V_fu_943     |    0    |    0    |    0    |    0    |    19   |    0    |
|          |    sub_ln944_fu_983   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   sub_ln947_fu_1019   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   sub_ln958_fu_1125   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   sub_ln964_fu_1178   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     man_V_2_fu_710    |    0    |    0    |    0    |    0    |    54   |    0    |
|          |     sh_amt_fu_732     |    0    |    0    |    0    |    0    |    12   |    0    |
|          |  select_ln588_fu_790  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |  select_ln582_fu_819  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |  select_ln585_fu_856  |    0    |    0    |    0    |    0    |    14   |    0    |
|  select  | select_ln585_1_fu_870 |    0    |    0    |    0    |    0    |    14   |    0    |
|          |  select_ln603_fu_896  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    tmp_V_12_fu_949    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      m_12_fu_1136     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln964_fu_1170 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln935_fu_1212 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_554   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_616   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln571_fu_676   |    0    |    0    |    0    |    0    |    29   |    0    |
|          |   icmp_ln581_fu_717   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln582_fu_744   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |   icmp_ln585_fu_753   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln603_fu_759   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln69_fu_912   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln935_fu_929   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln947_fu_1009  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |  icmp_ln947_1_fu_1041 |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln958_fu_1101  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |   ashr_ln586_fu_769   |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    shl_ln604_fu_802   |    0    |    0    |    0    |    0    |    31   |    0    |
|          |   shl_ln958_fu_1130   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_1029  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   lshr_ln958_fu_1119  |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |        l_fu_975       |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    and_ln582_fu_813   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln581_fu_838   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln585_fu_850   |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |   and_ln585_1_fu_864  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln603_fu_890   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |  p_Result_36_fu_1035  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       a_fu_1047       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln949_fu_1081   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    xor_ln571_fu_808   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln582_fu_832   |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln585_fu_844   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln581_fu_884   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   xor_ln949_fu_1061   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    or_ln582_fu_827    |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |    or_ln581_fu_878    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln949_fu_1087   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln203_fu_572  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln556_fu_646  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln565_fu_672  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln583_fu_749  |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_775  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | sext_ln581cast_fu_798 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_989  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln947_fu_1015  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln943_fu_1107  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     lshr_ln_fu_576    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    exp_tmp_V_fu_658   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_957   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_25_fu_999     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_s_fu_1148      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |      tmp_s_fu_586     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_16_fu_598     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_693      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_44_fu_967  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     or_ln_fu_1093     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_8_fu_1189     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln203_fu_594   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_16_fu_606 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_17_fu_628 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_637   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln461_fu_668   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   p_Result_42_fu_700  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln586_fu_765   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln70_fu_924   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_1025  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       m_fu_1111       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_16_fu_1158     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   p_Result_41_fu_650  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_29_fu_782     |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_43_fu_935  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_1053    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  p_Result_37_fu_1073  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_27_fu_1162    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |   sext_ln203_fu_688   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln581_fu_740   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  partset |  p_Result_45_fu_1196  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    17   | 91.4304 |   3169  |   7302  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_1_bias_V   |    0   |    7   |    1   |    -   |
|  conv_1_input_0_V  |    1   |    0   |    0   |    0   |
|  conv_1_input_1_V  |    1   |    0   |    0   |    0   |
|    conv_1_out_V    |    4   |    0   |    0   |    0   |
|conv_1_weights_V_0_0|    0   |    8   |    1   |    -   |
|conv_1_weights_V_0_1|    0   |    8   |    1   |    -   |
|conv_1_weights_V_0_2|    0   |    9   |    1   |    -   |
|conv_1_weights_V_1_0|    0   |    9   |    1   |    -   |
|conv_1_weights_V_1_1|    0   |    8   |    1   |    -   |
|conv_1_weights_V_1_2|    0   |    9   |    1   |    -   |
|conv_1_weights_V_2_0|    0   |    9   |    1   |    -   |
|conv_1_weights_V_2_1|    0   |    9   |    1   |    -   |
|conv_1_weights_V_2_2|    0   |    9   |    1   |    -   |
|    conv_2_bias_V   |    0   |    8   |    2   |    -   |
|    conv_2_out_V    |    2   |    0   |    0   |    0   |
|  conv_2_weights_V  |    1   |    0   |    0   |    -   |
|   dense_1_bias_V   |    0   |    6   |    5   |    -   |
|    dense_1_out_V   |    0   |   26   |   11   |    0   |
|  dense_1_weights_V |   18   |    0   |    0   |    -   |
|   dense_2_bias_V   |    0   |    9   |    5   |    -   |
|    dense_2_out_V   |    0   |   26   |    7   |    0   |
|  dense_2_weights_V |    1   |    0   |    0   |    -   |
|  dense_out_bias_V  |    0   |    8   |    2   |    -   |
| dense_out_weights_V|    1   |    0   |    0   |    -   |
| exp_x_msb_1_table_V|    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_tabl|    0   |   25   |   13   |    -   |
|   f_x_lsb_table_V  |    0   |   11   |    6   |    -   |
|    flat_array_V    |    1   |    0   |    0   |    0   |
|  max_pool_1_out_V  |    1   |    0   |    0   |    0   |
|  max_pool_2_out_V  |    1   |    0   |    0   |    0   |
|    prediction_V    |    0   |   28   |    3   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   32   |   257  |   77   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         F2_reg_1302         |   12   |
|      add_ln203_reg_1270     |   10   |
|      add_ln28_reg_1310      |   10   |
|   cnn_input_addr_reg_1275   |   10   |
|   cnn_input_load_reg_1280   |   32   |
|  conv_1_out_V_addr_reg_1220 |   12   |
|  conv_2_out_V_addr_reg_1230 |   11   |
|        i24_0_reg_448        |    4   |
|         i_0_reg_415         |    5   |
|         i_1_reg_1318        |    4   |
|          i_reg_1243         |    5   |
|     icmp_ln571_reg_1296     |    1   |
|     icmp_ln935_reg_1333     |    1   |
|     icmp_ln958_reg_1359     |    1   |
|       ix_in_0_reg_403       |   10   |
|       ix_in_1_reg_426       |   10   |
|        ix_in_reg_1248       |   10   |
|         j_0_reg_437         |    5   |
|          j_reg_1265         |    5   |
|max_pool_1_out_V_add_reg_1225|   10   |
|max_pool_2_out_V_add_reg_1235|    9   |
|        or_ln_reg_1354       |   32   |
|     p_Result_41_reg_1286    |    1   |
|     p_Result_43_reg_1338    |    1   |
| prediction_V_addr_1_reg_1328|    4   |
|      sub_ln203_reg_1257     |   10   |
|      sub_ln944_reg_1348     |   32   |
|      tmp_V_12_reg_1343      |   14   |
|     trunc_ln203_reg_1253    |    1   |
|     trunc_ln565_reg_1291    |   52   |
|     trunc_ln943_reg_1364    |    8   |
|      zext_ln70_reg_1323     |   64   |
+-----------------------------+--------+
|            Total            |   396  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_297 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_376 |  p0  |   3  |   4  |   12   ||    15   |
|  ix_in_0_reg_403  |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_550    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   17   |   91   |  3169  |  7302  |    0   |
|   Memory  |   32   |    -   |    -   |   257  |   77   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |    -   |   396  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   17   |   98   |  3822  |  7421  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
