;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -210, <-0
	ADD <-210, 30
	SUB #72, @200
	ADD <-210, 30
	ADD <-210, 30
	JMZ 0, -0
	SUB 580, @500
	MOV -7, <-20
	DJN -1, @-20
	JMZ 0, -0
	SUB @121, 103
	SUB 580, @500
	SUB 210, <0
	SUB #72, @200
	SUB #72, @200
	DJN -1, @-20
	SUB @121, 103
	SUB -210, <-0
	SUB 580, @500
	SUB 0, @0
	SUB 0, @0
	SUB 0, @0
	JMZ 0, -0
	SUB @-13, 0
	JMZ 0, -0
	JMZ @110, 12
	ADD @13, 0
	JMZ @110, 12
	ADD @13, 0
	ADD @13, 0
	JMZ 0, -0
	JMN -207, @-120
	SLT 121, 1
	SUB @127, 100
	SLT 121, 1
	SUB @13, 0
	SUB @127, 100
	SUB <0, @732
	JMZ @110, 12
	SLT 121, 1
	MOV -7, <-20
	JMZ @110, 12
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-32
	MOV -7, <-20
	MOV -1, <-20
