<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/or1k/include/rtems/score/or1k-utility.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_6782b61c94554e7e2e0ed9e5452e431a.html">or1k</a></li><li class="navelem"><a class="el" href="dir_8d214a4580e780dccbc6f5948f87e7b2.html">include</a></li><li class="navelem"><a class="el" href="dir_b47f1f39f0502c7d8547f5255dc07bcc.html">rtems</a></li><li class="navelem"><a class="el" href="dir_c4ec34eb8b3b545472f4884c93637a02.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">or1k-utility.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>OR1K utility.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
</div>
<p><a href="or1k-utility_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8d94b4b3373de2ce991d41a7fffa6195"><td class="memItemLeft" align="right" valign="top"><a id="a8d94b4b3373de2ce991d41a7fffa6195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP_SHAMT</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a8d94b4b3373de2ce991d41a7fffa6195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1422f2b29bdbb09a04051f96a27e20b"><td class="memItemLeft" align="right" valign="top"><a id="ad1422f2b29bdbb09a04051f96a27e20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP0_SYS_CTRL</b>&#160;&#160;&#160;(0  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:ad1422f2b29bdbb09a04051f96a27e20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ce6bea101b4cb45f627c8736d69197"><td class="memItemLeft" align="right" valign="top"><a id="ab2ce6bea101b4cb45f627c8736d69197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP1_DMMU</b>&#160;&#160;&#160;(1  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:ab2ce6bea101b4cb45f627c8736d69197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c99754c5096c97d6795c6c99bc084b"><td class="memItemLeft" align="right" valign="top"><a id="a48c99754c5096c97d6795c6c99bc084b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP2_IMMU</b>&#160;&#160;&#160;(2  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a48c99754c5096c97d6795c6c99bc084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655c2c73e46dc7df9189985b416fb2ec"><td class="memItemLeft" align="right" valign="top"><a id="a655c2c73e46dc7df9189985b416fb2ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP3_DC</b>&#160;&#160;&#160;(3  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a655c2c73e46dc7df9189985b416fb2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1896f5c8519cb67aeda1972e645bec01"><td class="memItemLeft" align="right" valign="top"><a id="a1896f5c8519cb67aeda1972e645bec01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP4_IC</b>&#160;&#160;&#160;(4  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a1896f5c8519cb67aeda1972e645bec01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfb46537e70008b7bee17637adadd9c"><td class="memItemLeft" align="right" valign="top"><a id="a9bfb46537e70008b7bee17637adadd9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP5_MAC</b>&#160;&#160;&#160;(5  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a9bfb46537e70008b7bee17637adadd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6996313f3fe019a4be41eabcaf442710"><td class="memItemLeft" align="right" valign="top"><a id="a6996313f3fe019a4be41eabcaf442710"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP6_DEBUG</b>&#160;&#160;&#160;(6  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a6996313f3fe019a4be41eabcaf442710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab642fae608987b0882120e083506feb5"><td class="memItemLeft" align="right" valign="top"><a id="ab642fae608987b0882120e083506feb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP7_PERF_CTR</b>&#160;&#160;&#160;(7  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:ab642fae608987b0882120e083506feb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051963a693e63473b4cf272a74b9867f"><td class="memItemLeft" align="right" valign="top"><a id="a051963a693e63473b4cf272a74b9867f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP8_PWR_MNG</b>&#160;&#160;&#160;(8  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a051963a693e63473b4cf272a74b9867f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f22bf3008043429e87c6550c94adca"><td class="memItemLeft" align="right" valign="top"><a id="a31f22bf3008043429e87c6550c94adca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GRP9_PIC</b>&#160;&#160;&#160;(9  &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a31f22bf3008043429e87c6550c94adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3a8e86d94c33d0e1a3225803d89d42"><td class="memItemLeft" align="right" valign="top"><a id="a1d3a8e86d94c33d0e1a3225803d89d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GPR10_TICK_TMR</b>&#160;&#160;&#160;(10 &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a1d3a8e86d94c33d0e1a3225803d89d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea0767849647d3789c2fbfc16605000"><td class="memItemLeft" align="right" valign="top"><a id="a6ea0767849647d3789c2fbfc16605000"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_GPR11_FPU</b>&#160;&#160;&#160;(11 &lt;&lt; SPR_GRP_SHAMT)</td></tr>
<tr class="separator:a6ea0767849647d3789c2fbfc16605000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa414e2a214175ef2f5acd87949f6c52"><td class="memItemLeft" align="right" valign="top"><a id="afa414e2a214175ef2f5acd87949f6c52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_VR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 0)</td></tr>
<tr class="separator:afa414e2a214175ef2f5acd87949f6c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181669e71c5b2f76efb626e127a0f4dc"><td class="memItemLeft" align="right" valign="top"><a id="a181669e71c5b2f76efb626e127a0f4dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_UPR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 1)</td></tr>
<tr class="separator:a181669e71c5b2f76efb626e127a0f4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a876eb86b19ca957eec92c51865a33"><td class="memItemLeft" align="right" valign="top"><a id="aa4a876eb86b19ca957eec92c51865a33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_CPUCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 2)</td></tr>
<tr class="separator:aa4a876eb86b19ca957eec92c51865a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9d12b9cff38f7899728a31e77557c9"><td class="memItemLeft" align="right" valign="top"><a id="a7d9d12b9cff38f7899728a31e77557c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DMMUCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 3)</td></tr>
<tr class="separator:a7d9d12b9cff38f7899728a31e77557c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11942b4103e5b2c5ff521e3c107aee19"><td class="memItemLeft" align="right" valign="top"><a id="a11942b4103e5b2c5ff521e3c107aee19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IMMUCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 4)</td></tr>
<tr class="separator:a11942b4103e5b2c5ff521e3c107aee19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985edd21c9650b1ab71d1956938c6154"><td class="memItemLeft" align="right" valign="top"><a id="a985edd21c9650b1ab71d1956938c6154"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 5)</td></tr>
<tr class="separator:a985edd21c9650b1ab71d1956938c6154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb19626ed074eb006774a84ae6342613"><td class="memItemLeft" align="right" valign="top"><a id="acb19626ed074eb006774a84ae6342613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ICCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 6)</td></tr>
<tr class="separator:acb19626ed074eb006774a84ae6342613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6850880713d3eae00176f876bf9be211"><td class="memItemLeft" align="right" valign="top"><a id="a6850880713d3eae00176f876bf9be211"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 7)</td></tr>
<tr class="separator:a6850880713d3eae00176f876bf9be211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f5b01f14b8f2ded4b3bcca130462ef"><td class="memItemLeft" align="right" valign="top"><a id="a57f5b01f14b8f2ded4b3bcca130462ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCFGR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 8)</td></tr>
<tr class="separator:a57f5b01f14b8f2ded4b3bcca130462ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1947b5d41bd3c5d4562e430735614015"><td class="memItemLeft" align="right" valign="top"><a id="a1947b5d41bd3c5d4562e430735614015"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_VR2</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 9)</td></tr>
<tr class="separator:a1947b5d41bd3c5d4562e430735614015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad378af173b8075339e61654adf27b3"><td class="memItemLeft" align="right" valign="top"><a id="a8ad378af173b8075339e61654adf27b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_AVR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 10)</td></tr>
<tr class="separator:a8ad378af173b8075339e61654adf27b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10399a4b515e9cd4e642b8c19c0a07f9"><td class="memItemLeft" align="right" valign="top"><a id="a10399a4b515e9cd4e642b8c19c0a07f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EVBAR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 11)</td></tr>
<tr class="separator:a10399a4b515e9cd4e642b8c19c0a07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cd247a5c48e6fc3abd59ecdf3e07e0"><td class="memItemLeft" align="right" valign="top"><a id="a24cd247a5c48e6fc3abd59ecdf3e07e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_AECR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 12)</td></tr>
<tr class="separator:a24cd247a5c48e6fc3abd59ecdf3e07e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ac041983be44b06165b65180cd6efb"><td class="memItemLeft" align="right" valign="top"><a id="a08ac041983be44b06165b65180cd6efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_AESR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 13)</td></tr>
<tr class="separator:a08ac041983be44b06165b65180cd6efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9903fd6b71d7a298500884bcc14f2224"><td class="memItemLeft" align="right" valign="top"><a id="a9903fd6b71d7a298500884bcc14f2224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_NPC</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 16)</td></tr>
<tr class="separator:a9903fd6b71d7a298500884bcc14f2224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4189ef59c2f899e3bd069978282869a6"><td class="memItemLeft" align="right" valign="top"><a id="a4189ef59c2f899e3bd069978282869a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 17)</td></tr>
<tr class="separator:a4189ef59c2f899e3bd069978282869a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9bd6b55799fac39bcb86e71e63c387"><td class="memItemLeft" align="right" valign="top"><a id="afc9bd6b55799fac39bcb86e71e63c387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PPC</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 18)</td></tr>
<tr class="separator:afc9bd6b55799fac39bcb86e71e63c387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbe5d9a5d54d3be0b6ae5ab23d2adf1"><td class="memItemLeft" align="right" valign="top"><a id="a3fbe5d9a5d54d3be0b6ae5ab23d2adf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_FPCSR</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 20)</td></tr>
<tr class="separator:a3fbe5d9a5d54d3be0b6ae5ab23d2adf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94d372821c7ebcf95d8713f27a676a7"><td class="memItemLeft" align="right" valign="top"><a id="ad94d372821c7ebcf95d8713f27a676a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR0</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 32)</td></tr>
<tr class="separator:ad94d372821c7ebcf95d8713f27a676a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef27242ac09b62d1ebdc9026c09a8db"><td class="memItemLeft" align="right" valign="top"><a id="abef27242ac09b62d1ebdc9026c09a8db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR1</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 33)</td></tr>
<tr class="separator:abef27242ac09b62d1ebdc9026c09a8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f59b9bb47822947316e9f937f3f2302"><td class="memItemLeft" align="right" valign="top"><a id="a1f59b9bb47822947316e9f937f3f2302"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR2</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 34)</td></tr>
<tr class="separator:a1f59b9bb47822947316e9f937f3f2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d21a6856c41ac5f76943429b84c09aa"><td class="memItemLeft" align="right" valign="top"><a id="a7d21a6856c41ac5f76943429b84c09aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR3</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 35)</td></tr>
<tr class="separator:a7d21a6856c41ac5f76943429b84c09aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0105adc31fe44ed94c3afc55630f49fe"><td class="memItemLeft" align="right" valign="top"><a id="a0105adc31fe44ed94c3afc55630f49fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR4</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 36)</td></tr>
<tr class="separator:a0105adc31fe44ed94c3afc55630f49fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78b84fd13ac124efa7a91b77b7fbb8f"><td class="memItemLeft" align="right" valign="top"><a id="ab78b84fd13ac124efa7a91b77b7fbb8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR5</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 37)</td></tr>
<tr class="separator:ab78b84fd13ac124efa7a91b77b7fbb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86d3b0befde86cd72ef577960722d6d"><td class="memItemLeft" align="right" valign="top"><a id="aa86d3b0befde86cd72ef577960722d6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR6</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 38)</td></tr>
<tr class="separator:aa86d3b0befde86cd72ef577960722d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c8ef2ca25403c57a6c43fdf7faf25e"><td class="memItemLeft" align="right" valign="top"><a id="a28c8ef2ca25403c57a6c43fdf7faf25e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR7</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 39)</td></tr>
<tr class="separator:a28c8ef2ca25403c57a6c43fdf7faf25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2953d0dc27347bf062ecf5fa590abe29"><td class="memItemLeft" align="right" valign="top"><a id="a2953d0dc27347bf062ecf5fa590abe29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR8</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 40)</td></tr>
<tr class="separator:a2953d0dc27347bf062ecf5fa590abe29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cee236c08e339f27fb4d3d49e4fb6f3"><td class="memItemLeft" align="right" valign="top"><a id="a7cee236c08e339f27fb4d3d49e4fb6f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR9</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 41)</td></tr>
<tr class="separator:a7cee236c08e339f27fb4d3d49e4fb6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5318d74f52a023e66731c557f0cd2350"><td class="memItemLeft" align="right" valign="top"><a id="a5318d74f52a023e66731c557f0cd2350"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR10</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 42)</td></tr>
<tr class="separator:a5318d74f52a023e66731c557f0cd2350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bbb8fa6f8fd6bccd7161a5d8da2ffd"><td class="memItemLeft" align="right" valign="top"><a id="ad1bbb8fa6f8fd6bccd7161a5d8da2ffd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR11</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 43)</td></tr>
<tr class="separator:ad1bbb8fa6f8fd6bccd7161a5d8da2ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d76d4d9e99657f1257d08c890b8811"><td class="memItemLeft" align="right" valign="top"><a id="a77d76d4d9e99657f1257d08c890b8811"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR12</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 44)</td></tr>
<tr class="separator:a77d76d4d9e99657f1257d08c890b8811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9508fd5701d30f75d0fca681833ce6d5"><td class="memItemLeft" align="right" valign="top"><a id="a9508fd5701d30f75d0fca681833ce6d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR13</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 45)</td></tr>
<tr class="separator:a9508fd5701d30f75d0fca681833ce6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c55d76d79fd6a4126385b54726c8ac"><td class="memItemLeft" align="right" valign="top"><a id="ab3c55d76d79fd6a4126385b54726c8ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR14</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 46)</td></tr>
<tr class="separator:ab3c55d76d79fd6a4126385b54726c8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5ece965378d156e76f690f92124bb7"><td class="memItemLeft" align="right" valign="top"><a id="a3d5ece965378d156e76f690f92124bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EPCR15</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 47)</td></tr>
<tr class="separator:a3d5ece965378d156e76f690f92124bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49676b5dc223a1c797c6b6b267b42a9"><td class="memItemLeft" align="right" valign="top"><a id="ae49676b5dc223a1c797c6b6b267b42a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR0</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 48)</td></tr>
<tr class="separator:ae49676b5dc223a1c797c6b6b267b42a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bda7523f3b3a8621e06499452947539"><td class="memItemLeft" align="right" valign="top"><a id="a2bda7523f3b3a8621e06499452947539"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR1</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 49)</td></tr>
<tr class="separator:a2bda7523f3b3a8621e06499452947539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6093217a7b630f121fc722d31b45dea2"><td class="memItemLeft" align="right" valign="top"><a id="a6093217a7b630f121fc722d31b45dea2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR2</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 50)</td></tr>
<tr class="separator:a6093217a7b630f121fc722d31b45dea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ff4164d0280e518c53f97a93c5e121"><td class="memItemLeft" align="right" valign="top"><a id="a65ff4164d0280e518c53f97a93c5e121"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR3</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 51)</td></tr>
<tr class="separator:a65ff4164d0280e518c53f97a93c5e121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad774c757b96e0db37ee239b97b6dc308"><td class="memItemLeft" align="right" valign="top"><a id="ad774c757b96e0db37ee239b97b6dc308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR4</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 52)</td></tr>
<tr class="separator:ad774c757b96e0db37ee239b97b6dc308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6def2e7b28c624552abcc8be5f10e93e"><td class="memItemLeft" align="right" valign="top"><a id="a6def2e7b28c624552abcc8be5f10e93e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR5</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 53)</td></tr>
<tr class="separator:a6def2e7b28c624552abcc8be5f10e93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79dc0af2ded9b219d3958c5970573b2a"><td class="memItemLeft" align="right" valign="top"><a id="a79dc0af2ded9b219d3958c5970573b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR6</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 54)</td></tr>
<tr class="separator:a79dc0af2ded9b219d3958c5970573b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d2d272b993fd09245ae3239ee6f570"><td class="memItemLeft" align="right" valign="top"><a id="aa2d2d272b993fd09245ae3239ee6f570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR7</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 55)</td></tr>
<tr class="separator:aa2d2d272b993fd09245ae3239ee6f570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2c688365680e838f36186ee3ff9602"><td class="memItemLeft" align="right" valign="top"><a id="a7c2c688365680e838f36186ee3ff9602"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR8</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 56)</td></tr>
<tr class="separator:a7c2c688365680e838f36186ee3ff9602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74e9e1015c97730f7e4c0a873a340f1"><td class="memItemLeft" align="right" valign="top"><a id="ab74e9e1015c97730f7e4c0a873a340f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR9</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 57)</td></tr>
<tr class="separator:ab74e9e1015c97730f7e4c0a873a340f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4e15a6efc368bc7c478b7d288657ba"><td class="memItemLeft" align="right" valign="top"><a id="ade4e15a6efc368bc7c478b7d288657ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR10</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 58)</td></tr>
<tr class="separator:ade4e15a6efc368bc7c478b7d288657ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50b470a0d8ec9cdc4a108ae4fe1e05a"><td class="memItemLeft" align="right" valign="top"><a id="af50b470a0d8ec9cdc4a108ae4fe1e05a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR11</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 59)</td></tr>
<tr class="separator:af50b470a0d8ec9cdc4a108ae4fe1e05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2eadd50543abca62918c3f493cdf92"><td class="memItemLeft" align="right" valign="top"><a id="a8f2eadd50543abca62918c3f493cdf92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR12</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 60)</td></tr>
<tr class="separator:a8f2eadd50543abca62918c3f493cdf92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15810f40160a17a1ad497a64ff1a4bbb"><td class="memItemLeft" align="right" valign="top"><a id="a15810f40160a17a1ad497a64ff1a4bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR13</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 61)</td></tr>
<tr class="separator:a15810f40160a17a1ad497a64ff1a4bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8231129f7411050f36d17ddd475795fc"><td class="memItemLeft" align="right" valign="top"><a id="a8231129f7411050f36d17ddd475795fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR14</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 62)</td></tr>
<tr class="separator:a8231129f7411050f36d17ddd475795fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629b01bae8474867b9666e51f551aaf2"><td class="memItemLeft" align="right" valign="top"><a id="a629b01bae8474867b9666e51f551aaf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_EEAR15</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 63)</td></tr>
<tr class="separator:a629b01bae8474867b9666e51f551aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae136864e02dfe8bdcf95f87b22828ab1"><td class="memItemLeft" align="right" valign="top"><a id="ae136864e02dfe8bdcf95f87b22828ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR0</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 64)</td></tr>
<tr class="separator:ae136864e02dfe8bdcf95f87b22828ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4464801b79ed7e869f894983e7913dc0"><td class="memItemLeft" align="right" valign="top"><a id="a4464801b79ed7e869f894983e7913dc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR1</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 65)</td></tr>
<tr class="separator:a4464801b79ed7e869f894983e7913dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569455c3358a1d09f96535086ef9dac7"><td class="memItemLeft" align="right" valign="top"><a id="a569455c3358a1d09f96535086ef9dac7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR2</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 66)</td></tr>
<tr class="separator:a569455c3358a1d09f96535086ef9dac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e8766e868fd25cd847cb998045c40f"><td class="memItemLeft" align="right" valign="top"><a id="a05e8766e868fd25cd847cb998045c40f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR3</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 67)</td></tr>
<tr class="separator:a05e8766e868fd25cd847cb998045c40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598ee0ad600ce3fe9f4f17d412f0961c"><td class="memItemLeft" align="right" valign="top"><a id="a598ee0ad600ce3fe9f4f17d412f0961c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR4</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 68)</td></tr>
<tr class="separator:a598ee0ad600ce3fe9f4f17d412f0961c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671b8bc71a6254c284e1b56103dcaa1"><td class="memItemLeft" align="right" valign="top"><a id="a9671b8bc71a6254c284e1b56103dcaa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR5</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 69)</td></tr>
<tr class="separator:a9671b8bc71a6254c284e1b56103dcaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3756c38cfac733ed77b18b5032eef0"><td class="memItemLeft" align="right" valign="top"><a id="a7a3756c38cfac733ed77b18b5032eef0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR6</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 70)</td></tr>
<tr class="separator:a7a3756c38cfac733ed77b18b5032eef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771f62b343689997bc7315f8c1d6061c"><td class="memItemLeft" align="right" valign="top"><a id="a771f62b343689997bc7315f8c1d6061c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR7</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 71)</td></tr>
<tr class="separator:a771f62b343689997bc7315f8c1d6061c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d87c7d0934a72a19b5df1948af3d86"><td class="memItemLeft" align="right" valign="top"><a id="a58d87c7d0934a72a19b5df1948af3d86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR8</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 72)</td></tr>
<tr class="separator:a58d87c7d0934a72a19b5df1948af3d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a47a5452b59cde33794f47286d18dd"><td class="memItemLeft" align="right" valign="top"><a id="af4a47a5452b59cde33794f47286d18dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR9</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 73)</td></tr>
<tr class="separator:af4a47a5452b59cde33794f47286d18dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa48eb313eda72058442118d83aec583"><td class="memItemLeft" align="right" valign="top"><a id="afa48eb313eda72058442118d83aec583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR10</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 74)</td></tr>
<tr class="separator:afa48eb313eda72058442118d83aec583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9994eb30080198ccd7e10acde6287e"><td class="memItemLeft" align="right" valign="top"><a id="aff9994eb30080198ccd7e10acde6287e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR11</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 75)</td></tr>
<tr class="separator:aff9994eb30080198ccd7e10acde6287e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5517da4c3ec5c498be175c09baf9f5f"><td class="memItemLeft" align="right" valign="top"><a id="ad5517da4c3ec5c498be175c09baf9f5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR12</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 76)</td></tr>
<tr class="separator:ad5517da4c3ec5c498be175c09baf9f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba17942614c5f4d1df11548b3fc21d3"><td class="memItemLeft" align="right" valign="top"><a id="a2ba17942614c5f4d1df11548b3fc21d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR13</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 77)</td></tr>
<tr class="separator:a2ba17942614c5f4d1df11548b3fc21d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad200a1bd430130a1178215266e691ea8"><td class="memItemLeft" align="right" valign="top"><a id="ad200a1bd430130a1178215266e691ea8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR14</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 78)</td></tr>
<tr class="separator:ad200a1bd430130a1178215266e691ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae305c736cae02eecc98ce655c6412f7"><td class="memItemLeft" align="right" valign="top"><a id="aae305c736cae02eecc98ce655c6412f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ESR15</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 79)</td></tr>
<tr class="separator:aae305c736cae02eecc98ce655c6412f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2ec7ea44f2972554cf9e69989b4008"><td class="memItemLeft" align="right" valign="top"><a id="a8c2ec7ea44f2972554cf9e69989b4008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_GPR32</b>&#160;&#160;&#160;(SPR_GRP0_SYS_CTRL + 1024)</td></tr>
<tr class="separator:a8c2ec7ea44f2972554cf9e69989b4008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d565f91b162e3b892d55a55a859e96"><td class="memItemLeft" align="right" valign="top"><a id="a68d565f91b162e3b892d55a55a859e96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DMMUCR</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 0)</td></tr>
<tr class="separator:a68d565f91b162e3b892d55a55a859e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54928d2e3520c25bb92141f6c966e5f5"><td class="memItemLeft" align="right" valign="top"><a id="a54928d2e3520c25bb92141f6c966e5f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DMMUPR</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 1)</td></tr>
<tr class="separator:a54928d2e3520c25bb92141f6c966e5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2166adfedafac9ec15799b6dc9978e9"><td class="memItemLeft" align="right" valign="top"><a id="af2166adfedafac9ec15799b6dc9978e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DTLBEIR</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 2)</td></tr>
<tr class="separator:af2166adfedafac9ec15799b6dc9978e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2dbd93afc35f4a6ccd83ec38405a8a"><td class="memItemLeft" align="right" valign="top"><a id="a3c2dbd93afc35f4a6ccd83ec38405a8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBMR0</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 4)</td></tr>
<tr class="separator:a3c2dbd93afc35f4a6ccd83ec38405a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77de4e217a9487eeec65414f4e014c43"><td class="memItemLeft" align="right" valign="top"><a id="a77de4e217a9487eeec65414f4e014c43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBMR1</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 5)</td></tr>
<tr class="separator:a77de4e217a9487eeec65414f4e014c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fea98e9a608a0d0a5c192a1486f26c8"><td class="memItemLeft" align="right" valign="top"><a id="a3fea98e9a608a0d0a5c192a1486f26c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBMR2</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 6)</td></tr>
<tr class="separator:a3fea98e9a608a0d0a5c192a1486f26c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f4fa3a77eb9e612ed2571b333946b5"><td class="memItemLeft" align="right" valign="top"><a id="ac8f4fa3a77eb9e612ed2571b333946b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBMR3</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 7)</td></tr>
<tr class="separator:ac8f4fa3a77eb9e612ed2571b333946b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e8880a694685be39b3eed94c87dfb9"><td class="memItemLeft" align="right" valign="top"><a id="a88e8880a694685be39b3eed94c87dfb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBTR0</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 8)</td></tr>
<tr class="separator:a88e8880a694685be39b3eed94c87dfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a89aff5f08c8907955d6c3d9df43f5"><td class="memItemLeft" align="right" valign="top"><a id="ac5a89aff5f08c8907955d6c3d9df43f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBTR1</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 9)</td></tr>
<tr class="separator:ac5a89aff5f08c8907955d6c3d9df43f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae26bbd7c5410486fb96df97d2d32180"><td class="memItemLeft" align="right" valign="top"><a id="aae26bbd7c5410486fb96df97d2d32180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBTR2</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 10)</td></tr>
<tr class="separator:aae26bbd7c5410486fb96df97d2d32180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b5398ebbaccacd93d34700f17801dd"><td class="memItemLeft" align="right" valign="top"><a id="ae0b5398ebbaccacd93d34700f17801dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DATBTR3</b>&#160;&#160;&#160;(SPR_GRP1_DMMU + 11)</td></tr>
<tr class="separator:ae0b5398ebbaccacd93d34700f17801dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07bfd696c056a2ac929364963047eb3"><td class="memItemLeft" align="right" valign="top"><a id="ac07bfd696c056a2ac929364963047eb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IMMUCR</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 0)</td></tr>
<tr class="separator:ac07bfd696c056a2ac929364963047eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c74f6efba1cf9e6858a49730850397f"><td class="memItemLeft" align="right" valign="top"><a id="a2c74f6efba1cf9e6858a49730850397f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IMMUPR</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 1)</td></tr>
<tr class="separator:a2c74f6efba1cf9e6858a49730850397f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab1c1b73572c7487ed8d936822e95ae"><td class="memItemLeft" align="right" valign="top"><a id="aaab1c1b73572c7487ed8d936822e95ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ITLBEIR</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 2)</td></tr>
<tr class="separator:aaab1c1b73572c7487ed8d936822e95ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9f0f9c0342a057b65165898ecc256c"><td class="memItemLeft" align="right" valign="top"><a id="adc9f0f9c0342a057b65165898ecc256c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBMR0</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 4)</td></tr>
<tr class="separator:adc9f0f9c0342a057b65165898ecc256c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3de1079f18ce658006561049447b18"><td class="memItemLeft" align="right" valign="top"><a id="a2c3de1079f18ce658006561049447b18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBMR1</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 5)</td></tr>
<tr class="separator:a2c3de1079f18ce658006561049447b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba36d8ef52474d2520f1badf33872bc"><td class="memItemLeft" align="right" valign="top"><a id="aeba36d8ef52474d2520f1badf33872bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBMR2</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 6)</td></tr>
<tr class="separator:aeba36d8ef52474d2520f1badf33872bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84a46d63ebdc509ca2700e4531f9a73"><td class="memItemLeft" align="right" valign="top"><a id="ab84a46d63ebdc509ca2700e4531f9a73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBMR3</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 7)</td></tr>
<tr class="separator:ab84a46d63ebdc509ca2700e4531f9a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2635512a8f9dada04dc05ad48993f772"><td class="memItemLeft" align="right" valign="top"><a id="a2635512a8f9dada04dc05ad48993f772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBTR0</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 8)</td></tr>
<tr class="separator:a2635512a8f9dada04dc05ad48993f772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6082e987ca5064193e12aa516377429"><td class="memItemLeft" align="right" valign="top"><a id="aa6082e987ca5064193e12aa516377429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBTR1</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 9)</td></tr>
<tr class="separator:aa6082e987ca5064193e12aa516377429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f89152c17868ac22b06b14c78b0c6a"><td class="memItemLeft" align="right" valign="top"><a id="a92f89152c17868ac22b06b14c78b0c6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBTR2</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 10)</td></tr>
<tr class="separator:a92f89152c17868ac22b06b14c78b0c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fcd056ccc5844427925ae98784ede6"><td class="memItemLeft" align="right" valign="top"><a id="a32fcd056ccc5844427925ae98784ede6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_IATBTR3</b>&#160;&#160;&#160;(SPR_GRP2_IMMU + 11)</td></tr>
<tr class="separator:a32fcd056ccc5844427925ae98784ede6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac889b259a13d966186984fb7e0fb3e42"><td class="memItemLeft" align="right" valign="top"><a id="ac889b259a13d966186984fb7e0fb3e42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCCR</b>&#160;&#160;&#160;(SPR_GRP3_DC + 0)</td></tr>
<tr class="separator:ac889b259a13d966186984fb7e0fb3e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca41b1b6a8735336d56458e799a07da6"><td class="memItemLeft" align="right" valign="top"><a id="aca41b1b6a8735336d56458e799a07da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCBPR</b>&#160;&#160;&#160;(SPR_GRP3_DC + 1)</td></tr>
<tr class="separator:aca41b1b6a8735336d56458e799a07da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed130733d7a170e265101e5c46c6609f"><td class="memItemLeft" align="right" valign="top"><a id="aed130733d7a170e265101e5c46c6609f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCBFR</b>&#160;&#160;&#160;(SPR_GRP3_DC + 2)</td></tr>
<tr class="separator:aed130733d7a170e265101e5c46c6609f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f37c37a3877307765eb1a69877e432"><td class="memItemLeft" align="right" valign="top"><a id="a40f37c37a3877307765eb1a69877e432"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCBIR</b>&#160;&#160;&#160;(SPR_GRP3_DC + 3)</td></tr>
<tr class="separator:a40f37c37a3877307765eb1a69877e432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34b14fc697872af4177ab4b78b708e6"><td class="memItemLeft" align="right" valign="top"><a id="aa34b14fc697872af4177ab4b78b708e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCBWR</b>&#160;&#160;&#160;(SPR_GRP3_DC + 4)</td></tr>
<tr class="separator:aa34b14fc697872af4177ab4b78b708e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b258b303e900bd09fcd2c076066117"><td class="memItemLeft" align="right" valign="top"><a id="ae5b258b303e900bd09fcd2c076066117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCBLR</b>&#160;&#160;&#160;(SPR_GRP3_DC + 5)</td></tr>
<tr class="separator:ae5b258b303e900bd09fcd2c076066117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fdb22c05b176ca17127a88d67abd31"><td class="memItemLeft" align="right" valign="top"><a id="a56fdb22c05b176ca17127a88d67abd31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ICCR</b>&#160;&#160;&#160;(SPR_GRP4_IC + 0)</td></tr>
<tr class="separator:a56fdb22c05b176ca17127a88d67abd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e63e4a0f6375f24559571a60f969d8"><td class="memItemLeft" align="right" valign="top"><a id="a48e63e4a0f6375f24559571a60f969d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ICBPR</b>&#160;&#160;&#160;(SPR_GRP4_IC + 1)</td></tr>
<tr class="separator:a48e63e4a0f6375f24559571a60f969d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69b891d2d7d47d77ea31ab23c66c6e2"><td class="memItemLeft" align="right" valign="top"><a id="aa69b891d2d7d47d77ea31ab23c66c6e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ICBIR</b>&#160;&#160;&#160;(SPR_GRP4_IC + 2)</td></tr>
<tr class="separator:aa69b891d2d7d47d77ea31ab23c66c6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777f602280ffaf00189467183e0b6ca2"><td class="memItemLeft" align="right" valign="top"><a id="a777f602280ffaf00189467183e0b6ca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_ICBLR</b>&#160;&#160;&#160;(SPR_GRP4_IC + 3)</td></tr>
<tr class="separator:a777f602280ffaf00189467183e0b6ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1187f7da9d55d947e7c30bd61c1613"><td class="memItemLeft" align="right" valign="top"><a id="a3e1187f7da9d55d947e7c30bd61c1613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_MACLO</b>&#160;&#160;&#160;(SPR_GRP5_MAC + 1)</td></tr>
<tr class="separator:a3e1187f7da9d55d947e7c30bd61c1613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4727abfb07dc72a4d754afb625197c72"><td class="memItemLeft" align="right" valign="top"><a id="a4727abfb07dc72a4d754afb625197c72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_MACHI</b>&#160;&#160;&#160;(SPR_GRP5_MAC + 2)</td></tr>
<tr class="separator:a4727abfb07dc72a4d754afb625197c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0db16687a36727cd39a388f3dc30589"><td class="memItemLeft" align="right" valign="top"><a id="ac0db16687a36727cd39a388f3dc30589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR0</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 0)</td></tr>
<tr class="separator:ac0db16687a36727cd39a388f3dc30589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f1a5b0f0faabed8a872f1fa75d436e"><td class="memItemLeft" align="right" valign="top"><a id="a50f1a5b0f0faabed8a872f1fa75d436e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR1</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 1)</td></tr>
<tr class="separator:a50f1a5b0f0faabed8a872f1fa75d436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47486f9e046f7a50ee0b8913c3e55ca3"><td class="memItemLeft" align="right" valign="top"><a id="a47486f9e046f7a50ee0b8913c3e55ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR2</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 2)</td></tr>
<tr class="separator:a47486f9e046f7a50ee0b8913c3e55ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a8a0742d2af176b48dc6376c98c7b4"><td class="memItemLeft" align="right" valign="top"><a id="a35a8a0742d2af176b48dc6376c98c7b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR3</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 3)</td></tr>
<tr class="separator:a35a8a0742d2af176b48dc6376c98c7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7450b4cb4b0a3191196cc657d6e55fde"><td class="memItemLeft" align="right" valign="top"><a id="a7450b4cb4b0a3191196cc657d6e55fde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR4</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 4)</td></tr>
<tr class="separator:a7450b4cb4b0a3191196cc657d6e55fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8292480a7e1d65e3376868fb6309d5df"><td class="memItemLeft" align="right" valign="top"><a id="a8292480a7e1d65e3376868fb6309d5df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR5</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 5)</td></tr>
<tr class="separator:a8292480a7e1d65e3376868fb6309d5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0077165a784670d6581b062223b2b00"><td class="memItemLeft" align="right" valign="top"><a id="af0077165a784670d6581b062223b2b00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR6</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 6)</td></tr>
<tr class="separator:af0077165a784670d6581b062223b2b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fa80d5ea8de3951fc3fb436774affe"><td class="memItemLeft" align="right" valign="top"><a id="a42fa80d5ea8de3951fc3fb436774affe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DVR7</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 7)</td></tr>
<tr class="separator:a42fa80d5ea8de3951fc3fb436774affe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade058fe16cf3def0064e32e2bcef8838"><td class="memItemLeft" align="right" valign="top"><a id="ade058fe16cf3def0064e32e2bcef8838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR0</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 8)</td></tr>
<tr class="separator:ade058fe16cf3def0064e32e2bcef8838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc52a4f2456773b98e510414130bef85"><td class="memItemLeft" align="right" valign="top"><a id="afc52a4f2456773b98e510414130bef85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR1</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 9)</td></tr>
<tr class="separator:afc52a4f2456773b98e510414130bef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98586810fc3dab2db0c0a829e83f9b0"><td class="memItemLeft" align="right" valign="top"><a id="aa98586810fc3dab2db0c0a829e83f9b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR2</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 10)</td></tr>
<tr class="separator:aa98586810fc3dab2db0c0a829e83f9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cd5ae7dea21b72d0dd173e82293add"><td class="memItemLeft" align="right" valign="top"><a id="a17cd5ae7dea21b72d0dd173e82293add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR3</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 11)</td></tr>
<tr class="separator:a17cd5ae7dea21b72d0dd173e82293add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0d3d73dde2745ea17cd5efbaa0f0b5"><td class="memItemLeft" align="right" valign="top"><a id="a3e0d3d73dde2745ea17cd5efbaa0f0b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR4</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 12)</td></tr>
<tr class="separator:a3e0d3d73dde2745ea17cd5efbaa0f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c4bf881dc876f48f6efa75181962e9"><td class="memItemLeft" align="right" valign="top"><a id="a28c4bf881dc876f48f6efa75181962e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR5</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 13)</td></tr>
<tr class="separator:a28c4bf881dc876f48f6efa75181962e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5931ad6c257b5a976c4d74d21200bc0"><td class="memItemLeft" align="right" valign="top"><a id="ae5931ad6c257b5a976c4d74d21200bc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR6</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 14)</td></tr>
<tr class="separator:ae5931ad6c257b5a976c4d74d21200bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec2c741b24d029c27332b03f8744418"><td class="memItemLeft" align="right" valign="top"><a id="aeec2c741b24d029c27332b03f8744418"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCR7</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 15)</td></tr>
<tr class="separator:aeec2c741b24d029c27332b03f8744418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71338b8a28dd3a3b2071efe1d2dd3f56"><td class="memItemLeft" align="right" valign="top"><a id="a71338b8a28dd3a3b2071efe1d2dd3f56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DMR1</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 16)</td></tr>
<tr class="separator:a71338b8a28dd3a3b2071efe1d2dd3f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dc5344a9206104447bca978183cc0b"><td class="memItemLeft" align="right" valign="top"><a id="ab0dc5344a9206104447bca978183cc0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DMR2</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 17)</td></tr>
<tr class="separator:ab0dc5344a9206104447bca978183cc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bc19e2bc34438f7b0fdf294f8a9300"><td class="memItemLeft" align="right" valign="top"><a id="a30bc19e2bc34438f7b0fdf294f8a9300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCWR0</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 18)</td></tr>
<tr class="separator:a30bc19e2bc34438f7b0fdf294f8a9300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c7b884625b489f19806f4a98bfe68d"><td class="memItemLeft" align="right" valign="top"><a id="a24c7b884625b489f19806f4a98bfe68d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DCWR1</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 19)</td></tr>
<tr class="separator:a24c7b884625b489f19806f4a98bfe68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a686499a2a60c99da49912331925c0"><td class="memItemLeft" align="right" valign="top"><a id="a81a686499a2a60c99da49912331925c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DSR</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 20)</td></tr>
<tr class="separator:a81a686499a2a60c99da49912331925c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda57dc1a2499f55bbc9a697b5546648"><td class="memItemLeft" align="right" valign="top"><a id="acda57dc1a2499f55bbc9a697b5546648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_DRR</b>&#160;&#160;&#160;(SPR_GRP6_DEBUG + 21)</td></tr>
<tr class="separator:acda57dc1a2499f55bbc9a697b5546648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6dee0c00e303898a184812761f166d"><td class="memItemLeft" align="right" valign="top"><a id="a2e6dee0c00e303898a184812761f166d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR0</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 0)</td></tr>
<tr class="separator:a2e6dee0c00e303898a184812761f166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08601bd9e81efc584326089124406a45"><td class="memItemLeft" align="right" valign="top"><a id="a08601bd9e81efc584326089124406a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR1</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 1)</td></tr>
<tr class="separator:a08601bd9e81efc584326089124406a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2e24923cc3afafc7589b427abb79a9"><td class="memItemLeft" align="right" valign="top"><a id="acf2e24923cc3afafc7589b427abb79a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR2</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 2)</td></tr>
<tr class="separator:acf2e24923cc3afafc7589b427abb79a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64710a0a3ff939044c1fc5ffccf9c985"><td class="memItemLeft" align="right" valign="top"><a id="a64710a0a3ff939044c1fc5ffccf9c985"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR3</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 3)</td></tr>
<tr class="separator:a64710a0a3ff939044c1fc5ffccf9c985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9babcae7dd44d4106569cd6a268727ad"><td class="memItemLeft" align="right" valign="top"><a id="a9babcae7dd44d4106569cd6a268727ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR4</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 4)</td></tr>
<tr class="separator:a9babcae7dd44d4106569cd6a268727ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7f5bbfb841c6492e8ceaf810fa1ab7"><td class="memItemLeft" align="right" valign="top"><a id="a1c7f5bbfb841c6492e8ceaf810fa1ab7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR5</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 5)</td></tr>
<tr class="separator:a1c7f5bbfb841c6492e8ceaf810fa1ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8c772f01ebd585e073118ca0781d3a"><td class="memItemLeft" align="right" valign="top"><a id="abf8c772f01ebd585e073118ca0781d3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR6</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 6)</td></tr>
<tr class="separator:abf8c772f01ebd585e073118ca0781d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc11e8aa5f7ad5fc0c3f5044c415e1cb"><td class="memItemLeft" align="right" valign="top"><a id="afc11e8aa5f7ad5fc0c3f5044c415e1cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCCR7</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 7)</td></tr>
<tr class="separator:afc11e8aa5f7ad5fc0c3f5044c415e1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e9b4172cff11e68e6cc8cf67ecbb86"><td class="memItemLeft" align="right" valign="top"><a id="af7e9b4172cff11e68e6cc8cf67ecbb86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR0</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 8)</td></tr>
<tr class="separator:af7e9b4172cff11e68e6cc8cf67ecbb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32862ffcbf7a10292598d6d5b8090f84"><td class="memItemLeft" align="right" valign="top"><a id="a32862ffcbf7a10292598d6d5b8090f84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR1</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 9)</td></tr>
<tr class="separator:a32862ffcbf7a10292598d6d5b8090f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ad742604667fb5af6b458d3de9e33e"><td class="memItemLeft" align="right" valign="top"><a id="a99ad742604667fb5af6b458d3de9e33e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR2</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 10)</td></tr>
<tr class="separator:a99ad742604667fb5af6b458d3de9e33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735357ccaf012e85eda1d50fc774f90d"><td class="memItemLeft" align="right" valign="top"><a id="a735357ccaf012e85eda1d50fc774f90d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR3</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 11)</td></tr>
<tr class="separator:a735357ccaf012e85eda1d50fc774f90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37fe3712332e479ab1827de55ff6d582"><td class="memItemLeft" align="right" valign="top"><a id="a37fe3712332e479ab1827de55ff6d582"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR4</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 12)</td></tr>
<tr class="separator:a37fe3712332e479ab1827de55ff6d582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a0062d6f10daa7a5aa8d21f2c4a8af"><td class="memItemLeft" align="right" valign="top"><a id="ab5a0062d6f10daa7a5aa8d21f2c4a8af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR5</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 13)</td></tr>
<tr class="separator:ab5a0062d6f10daa7a5aa8d21f2c4a8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67616ff99b028283500efd2f41a50a26"><td class="memItemLeft" align="right" valign="top"><a id="a67616ff99b028283500efd2f41a50a26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR6</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 14)</td></tr>
<tr class="separator:a67616ff99b028283500efd2f41a50a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843251e7cc7edebdb4df0a30673c1d46"><td class="memItemLeft" align="right" valign="top"><a id="a843251e7cc7edebdb4df0a30673c1d46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PCMR7</b>&#160;&#160;&#160;(SPR_GRP7_PERF_CTR + 15)</td></tr>
<tr class="separator:a843251e7cc7edebdb4df0a30673c1d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983c137e57d099a883a84fd892cbeb8e"><td class="memItemLeft" align="right" valign="top"><a id="a983c137e57d099a883a84fd892cbeb8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR</b>&#160;&#160;&#160;(SPR_GRP8_PWR_MNG + 0)</td></tr>
<tr class="separator:a983c137e57d099a883a84fd892cbeb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af574cc71bb05939aa35bf9b137271622"><td class="memItemLeft" align="right" valign="top"><a id="af574cc71bb05939aa35bf9b137271622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PICMR</b>&#160;&#160;&#160;(SPR_GRP9_PIC + 0)</td></tr>
<tr class="separator:af574cc71bb05939aa35bf9b137271622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf82c6732ad34a6c2986affb4bd17c6"><td class="memItemLeft" align="right" valign="top"><a id="a4bf82c6732ad34a6c2986affb4bd17c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PICSR</b>&#160;&#160;&#160;(SPR_GRP9_PIC + 2)</td></tr>
<tr class="separator:a4bf82c6732ad34a6c2986affb4bd17c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c3497526d0809162fd428065bce7c3"><td class="memItemLeft" align="right" valign="top"><a id="a14c3497526d0809162fd428065bce7c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR</b>&#160;&#160;&#160;(SPR_GPR10_TICK_TMR + 0)</td></tr>
<tr class="separator:a14c3497526d0809162fd428065bce7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156454263e6a9e59e0b99c6a44d8e19e"><td class="memItemLeft" align="right" valign="top"><a id="a156454263e6a9e59e0b99c6a44d8e19e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTCR</b>&#160;&#160;&#160;(SPR_GPR10_TICK_TMR + 1)</td></tr>
<tr class="separator:a156454263e6a9e59e0b99c6a44d8e19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a098ef70380c74d63d45ecacad178c6"><td class="memItemLeft" align="right" valign="top"><a id="a8a098ef70380c74d63d45ecacad178c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_SM</b>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a8a098ef70380c74d63d45ecacad178c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d89a8cb0e7342bc83086c65417b7909"><td class="memItemLeft" align="right" valign="top"><a id="a7d89a8cb0e7342bc83086c65417b7909"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_TEE</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a7d89a8cb0e7342bc83086c65417b7909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0478a3894f9f6d4c5c2aeb815111b253"><td class="memItemLeft" align="right" valign="top"><a id="a0478a3894f9f6d4c5c2aeb815111b253"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_IEE</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a0478a3894f9f6d4c5c2aeb815111b253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f3fba62451583ccdf518415b13676de"><td class="memItemLeft" align="right" valign="top"><a id="a7f3fba62451583ccdf518415b13676de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_DCE</b>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a7f3fba62451583ccdf518415b13676de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd264b297ff0f5ea3f0e0b46e9328eb"><td class="memItemLeft" align="right" valign="top"><a id="a2bd264b297ff0f5ea3f0e0b46e9328eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_ICE</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a2bd264b297ff0f5ea3f0e0b46e9328eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2127b55c2e1291d6e4300d08074a2fcc"><td class="memItemLeft" align="right" valign="top"><a id="a2127b55c2e1291d6e4300d08074a2fcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_DME</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a2127b55c2e1291d6e4300d08074a2fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539ff1c736c69a19e97af9373e5b0167"><td class="memItemLeft" align="right" valign="top"><a id="a539ff1c736c69a19e97af9373e5b0167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_IME</b>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a539ff1c736c69a19e97af9373e5b0167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc9ba5d123c3380e3c7756ef3e5aef4"><td class="memItemLeft" align="right" valign="top"><a id="a9dc9ba5d123c3380e3c7756ef3e5aef4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_LEE</b>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a9dc9ba5d123c3380e3c7756ef3e5aef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383cb70f5643a332be297b05dc34d041"><td class="memItemLeft" align="right" valign="top"><a id="a383cb70f5643a332be297b05dc34d041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_CE</b>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a383cb70f5643a332be297b05dc34d041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cde7c50237c9bd811ee879953b9759"><td class="memItemLeft" align="right" valign="top"><a id="af4cde7c50237c9bd811ee879953b9759"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_F</b>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:af4cde7c50237c9bd811ee879953b9759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9850dc198d217445889fd99e8f3266"><td class="memItemLeft" align="right" valign="top"><a id="a6c9850dc198d217445889fd99e8f3266"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_CY</b>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a6c9850dc198d217445889fd99e8f3266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f0df27c96330e518e2f1b2c12f44cf"><td class="memItemLeft" align="right" valign="top"><a id="a50f0df27c96330e518e2f1b2c12f44cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_OV</b>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a50f0df27c96330e518e2f1b2c12f44cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82d1f48d24ea4b52eaa2c2a3070f323"><td class="memItemLeft" align="right" valign="top"><a id="ac82d1f48d24ea4b52eaa2c2a3070f323"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_OVE</b>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:ac82d1f48d24ea4b52eaa2c2a3070f323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf1e62073d6e7a27c5bfdbada008488"><td class="memItemLeft" align="right" valign="top"><a id="aebf1e62073d6e7a27c5bfdbada008488"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_DSX</b>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:aebf1e62073d6e7a27c5bfdbada008488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab523fbcc519975e6f398da9c19e47de8"><td class="memItemLeft" align="right" valign="top"><a id="ab523fbcc519975e6f398da9c19e47de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_EPH</b>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:ab523fbcc519975e6f398da9c19e47de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115f06beb59a03448d8bb7b6a99ee531"><td class="memItemLeft" align="right" valign="top"><a id="a115f06beb59a03448d8bb7b6a99ee531"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_FO</b>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a115f06beb59a03448d8bb7b6a99ee531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0662e71ed0b051d7ca8bab70abe28094"><td class="memItemLeft" align="right" valign="top"><a id="a0662e71ed0b051d7ca8bab70abe28094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_SUMRA</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a0662e71ed0b051d7ca8bab70abe28094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2aa19f2fedaa89963fedc7a8ae2c707"><td class="memItemLeft" align="right" valign="top"><a id="af2aa19f2fedaa89963fedc7a8ae2c707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SHAMT_CID</b>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:af2aa19f2fedaa89963fedc7a8ae2c707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f79fed91499ee29bbd7f09bc8f72c2"><td class="memItemLeft" align="right" valign="top"><a id="ad3f79fed91499ee29bbd7f09bc8f72c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SM</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_SM)</td></tr>
<tr class="separator:ad3f79fed91499ee29bbd7f09bc8f72c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde7e6caf1eea9867d5dc3843d8bf2ef"><td class="memItemLeft" align="right" valign="top"><a id="acde7e6caf1eea9867d5dc3843d8bf2ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_TEE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_TEE)</td></tr>
<tr class="separator:acde7e6caf1eea9867d5dc3843d8bf2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286ca87390c66cfd986523ce8f8146a6"><td class="memItemLeft" align="right" valign="top"><a id="a286ca87390c66cfd986523ce8f8146a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_IEE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_IEE)</td></tr>
<tr class="separator:a286ca87390c66cfd986523ce8f8146a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc4ab89eb311bd9213d06f9ea183b0e"><td class="memItemLeft" align="right" valign="top"><a id="aedc4ab89eb311bd9213d06f9ea183b0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_DCE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_DCE)</td></tr>
<tr class="separator:aedc4ab89eb311bd9213d06f9ea183b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf74090715157bfbce4b3d4c00dc3e99"><td class="memItemLeft" align="right" valign="top"><a id="aaf74090715157bfbce4b3d4c00dc3e99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_ICE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_ICE)</td></tr>
<tr class="separator:aaf74090715157bfbce4b3d4c00dc3e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25923a78a40e92234fd82e79d4314d4"><td class="memItemLeft" align="right" valign="top"><a id="ad25923a78a40e92234fd82e79d4314d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_DME</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_DME)</td></tr>
<tr class="separator:ad25923a78a40e92234fd82e79d4314d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d311e155013952f22a8f04fc2bbf5a"><td class="memItemLeft" align="right" valign="top"><a id="a88d311e155013952f22a8f04fc2bbf5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_IME</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_IME)</td></tr>
<tr class="separator:a88d311e155013952f22a8f04fc2bbf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d392b3e60ed936ee755091b1cd5e65"><td class="memItemLeft" align="right" valign="top"><a id="a63d392b3e60ed936ee755091b1cd5e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_LEE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_LEE)</td></tr>
<tr class="separator:a63d392b3e60ed936ee755091b1cd5e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d44fbfc20ffdb12627ff2add0878f0e"><td class="memItemLeft" align="right" valign="top"><a id="a3d44fbfc20ffdb12627ff2add0878f0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_CE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_CE)</td></tr>
<tr class="separator:a3d44fbfc20ffdb12627ff2add0878f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe283bc694808cf2907badf18c557358"><td class="memItemLeft" align="right" valign="top"><a id="abe283bc694808cf2907badf18c557358"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_F</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_F)</td></tr>
<tr class="separator:abe283bc694808cf2907badf18c557358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997c0c228128d1523f98bb418e795cdf"><td class="memItemLeft" align="right" valign="top"><a id="a997c0c228128d1523f98bb418e795cdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_CY</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_CY)</td></tr>
<tr class="separator:a997c0c228128d1523f98bb418e795cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7648b84a7f3ccd876052d941bb1bd1d8"><td class="memItemLeft" align="right" valign="top"><a id="a7648b84a7f3ccd876052d941bb1bd1d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_OV</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_OV)</td></tr>
<tr class="separator:a7648b84a7f3ccd876052d941bb1bd1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce63a80aa1f015acf2494b74f370818"><td class="memItemLeft" align="right" valign="top"><a id="a2ce63a80aa1f015acf2494b74f370818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_OVE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_OVE)</td></tr>
<tr class="separator:a2ce63a80aa1f015acf2494b74f370818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3dd772dec84e28b6550cb7669de1e00"><td class="memItemLeft" align="right" valign="top"><a id="ad3dd772dec84e28b6550cb7669de1e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_DSX</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_DSX)</td></tr>
<tr class="separator:ad3dd772dec84e28b6550cb7669de1e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328f74ec006b2ba439cf497a7f22cd89"><td class="memItemLeft" align="right" valign="top"><a id="a328f74ec006b2ba439cf497a7f22cd89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_EPH</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_EPH)</td></tr>
<tr class="separator:a328f74ec006b2ba439cf497a7f22cd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e5c2f5d80a0240b9d07ef623dd27f2"><td class="memItemLeft" align="right" valign="top"><a id="a35e5c2f5d80a0240b9d07ef623dd27f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_FO</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_FO)</td></tr>
<tr class="separator:a35e5c2f5d80a0240b9d07ef623dd27f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e836dea084ec6a1516c479523f6367"><td class="memItemLeft" align="right" valign="top"><a id="ac7e836dea084ec6a1516c479523f6367"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_SUMRA</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_SUMRA)</td></tr>
<tr class="separator:ac7e836dea084ec6a1516c479523f6367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef9536a8816c1b2859a401a00c93a9e"><td class="memItemLeft" align="right" valign="top"><a id="afef9536a8816c1b2859a401a00c93a9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_SR_CID</b>&#160;&#160;&#160;(F &lt;&lt; CPU_OR1K_SPR_SR_SHAMT_CID)</td></tr>
<tr class="separator:afef9536a8816c1b2859a401a00c93a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5733942d5a30d04fcebd62b385456ee"><td class="memItemLeft" align="right" valign="top"><a id="ad5733942d5a30d04fcebd62b385456ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_SHAMT_IP</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ad5733942d5a30d04fcebd62b385456ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50bb6e8c73fd842432a2b95438932b25"><td class="memItemLeft" align="right" valign="top"><a id="a50bb6e8c73fd842432a2b95438932b25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_SHAMT_IE</b>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a50bb6e8c73fd842432a2b95438932b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569f339fafe41462133feb08ebafe17b"><td class="memItemLeft" align="right" valign="top"><a id="a569f339fafe41462133feb08ebafe17b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_SHAMT_MODE</b>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a569f339fafe41462133feb08ebafe17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a0b7555d1ebbf2c12926a2d575abcd"><td class="memItemLeft" align="right" valign="top"><a id="a03a0b7555d1ebbf2c12926a2d575abcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_TP_MASK</b>&#160;&#160;&#160;(0x0FFFFFFF)</td></tr>
<tr class="separator:a03a0b7555d1ebbf2c12926a2d575abcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cda64e0d0ee4591050b6da748af240d"><td class="memItemLeft" align="right" valign="top"><a id="a2cda64e0d0ee4591050b6da748af240d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_IP</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_TTMR_SHAMT_IP)</td></tr>
<tr class="separator:a2cda64e0d0ee4591050b6da748af240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2bf44d082224743e545d9ab026045b"><td class="memItemLeft" align="right" valign="top"><a id="aea2bf44d082224743e545d9ab026045b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_IE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_TTMR_SHAMT_IE)</td></tr>
<tr class="separator:aea2bf44d082224743e545d9ab026045b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8279d75f56478dd43ea95bf8496fe4a8"><td class="memItemLeft" align="right" valign="top"><a id="a8279d75f56478dd43ea95bf8496fe4a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_MODE_RESTART</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_TTMR_SHAMT_MODE)</td></tr>
<tr class="separator:a8279d75f56478dd43ea95bf8496fe4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37d16bd51994be0501b175f98167227"><td class="memItemLeft" align="right" valign="top"><a id="af37d16bd51994be0501b175f98167227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_MODE_ONE_SHOT</b>&#160;&#160;&#160;(2 &lt;&lt; CPU_OR1K_SPR_TTMR_SHAMT_MODE)</td></tr>
<tr class="separator:af37d16bd51994be0501b175f98167227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb41877378d8d2bec33b6632644c39b4"><td class="memItemLeft" align="right" valign="top"><a id="afb41877378d8d2bec33b6632644c39b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_TTMR_MODE_CONT</b>&#160;&#160;&#160;(3 &lt;&lt; CPU_OR1K_SPR_TTMR_SHAMT_MODE)</td></tr>
<tr class="separator:afb41877378d8d2bec33b6632644c39b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9983e35d82069a95e381e4a1ffa4b085"><td class="memItemLeft" align="right" valign="top"><a id="a9983e35d82069a95e381e4a1ffa4b085"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SHAMT_SDF</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9983e35d82069a95e381e4a1ffa4b085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324db8bb68f999932ccbf8ed77cbd89f"><td class="memItemLeft" align="right" valign="top"><a id="a324db8bb68f999932ccbf8ed77cbd89f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SHAMT_DME</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a324db8bb68f999932ccbf8ed77cbd89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28ad14c450660f66335f7bd9632e369"><td class="memItemLeft" align="right" valign="top"><a id="aa28ad14c450660f66335f7bd9632e369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SHAMT_SME</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aa28ad14c450660f66335f7bd9632e369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fc22e5ff5dc7b55bb0b1336a0e5e26"><td class="memItemLeft" align="right" valign="top"><a id="a83fc22e5ff5dc7b55bb0b1336a0e5e26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SHAMT_DCGE</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a83fc22e5ff5dc7b55bb0b1336a0e5e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef24c1f44ae455ef226677086719f0b8"><td class="memItemLeft" align="right" valign="top"><a id="aef24c1f44ae455ef226677086719f0b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SHAMT_SUME</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aef24c1f44ae455ef226677086719f0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05089898f478c96fbe60b753ef13783a"><td class="memItemLeft" align="right" valign="top"><a id="a05089898f478c96fbe60b753ef13783a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SDF</b>&#160;&#160;&#160;(0xF &lt;&lt; CPU_OR1K_SPR_PMR_SHAMT_SDF)</td></tr>
<tr class="separator:a05089898f478c96fbe60b753ef13783a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5356b74bd296f3192be512555d558583"><td class="memItemLeft" align="right" valign="top"><a id="a5356b74bd296f3192be512555d558583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_DME</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_PMR_SHAMT_DME)</td></tr>
<tr class="separator:a5356b74bd296f3192be512555d558583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c535ade5bb7123ca545850e9d3998db"><td class="memItemLeft" align="right" valign="top"><a id="a3c535ade5bb7123ca545850e9d3998db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SME</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_PMR_SHAMT_SME)</td></tr>
<tr class="separator:a3c535ade5bb7123ca545850e9d3998db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad931d6f3b7a15137afd19756fa76a3d0"><td class="memItemLeft" align="right" valign="top"><a id="ad931d6f3b7a15137afd19756fa76a3d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_DCGE</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_PMR_SHAMT_DCGE)</td></tr>
<tr class="separator:ad931d6f3b7a15137afd19756fa76a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc8545c361e83bb64b840bd4f7c595c"><td class="memItemLeft" align="right" valign="top"><a id="aadc8545c361e83bb64b840bd4f7c595c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OR1K_SPR_PMR_SUME</b>&#160;&#160;&#160;(1 &lt;&lt; CPU_OR1K_SPR_PMR_SHAMT_SUME)</td></tr>
<tr class="separator:aadc8545c361e83bb64b840bd4f7c595c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ba4a2a12f4b19ae1c1e9abe2d42f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="or1k-utility_8h.html#ab7ba4a2a12f4b19ae1c1e9abe2d42f7c">_OR1K_CPU_SlowDown</a>(value)&#160;&#160;&#160;_OR1K_mtspr(CPU_OR1K_SPR_PMR, (value &amp; CPU_OR1K_SPR_PMR_SDF))</td></tr>
<tr class="memdesc:ab7ba4a2a12f4b19ae1c1e9abe2d42f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The slow down feature takes advantage of the low-power dividers in external clock generation circuitry to enable full functionality, but at a lower frequency so that power consumption is reduced.  <a href="#ab7ba4a2a12f4b19ae1c1e9abe2d42f7c">More...</a><br /></td></tr>
<tr class="separator:ab7ba4a2a12f4b19ae1c1e9abe2d42f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2c562c084c77ed1f8affc5188accb1"><td class="memItemLeft" align="right" valign="top"><a id="acf2c562c084c77ed1f8affc5188accb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_OR1K_CPU_Doze</b>()&#160;&#160;&#160;_OR1K_mtspr(CPU_OR1K_SPR_PMR, CPU_OR1K_SPR_PMR_DME)</td></tr>
<tr class="separator:acf2c562c084c77ed1f8affc5188accb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb76ce011de399e25d05d0ab9f00814f"><td class="memItemLeft" align="right" valign="top"><a id="aeb76ce011de399e25d05d0ab9f00814f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_OR1K_CPU_Sleep</b>()&#160;&#160;&#160;_OR1K_mtspr(CPU_OR1K_SPR_PMR, CPU_OR1K_SPR_PMR_SME)</td></tr>
<tr class="separator:aeb76ce011de399e25d05d0ab9f00814f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a3da79c008d8153aae62d07ad2c9a3"><td class="memItemLeft" align="right" valign="top"><a id="ac3a3da79c008d8153aae62d07ad2c9a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_OR1K_CPU_Suspend</b>()&#160;&#160;&#160;_OR1K_mtspr(CPU_OR1K_SPR_PMR, CPU_OR1K_SPR_PMR_SME)</td></tr>
<tr class="separator:ac3a3da79c008d8153aae62d07ad2c9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b0b2071b54ae5c6d900674c7ab4016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="or1k-utility_8h.html#a48b0b2071b54ae5c6d900674c7ab4016">_OR1KSIM_CPU_Halt</a>()&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUExample.html#ga04cbac6d343a5c80b8e4547131c6bfcd">asm</a> volatile (&quot;l.nop 0xc&quot;)</td></tr>
<tr class="memdesc:a48b0b2071b54ae5c6d900674c7ab4016"><td class="mdescLeft">&#160;</td><td class="mdescRight">or1ksim simulator can be sent a halt signal from RTEMS to tell the running or1ksim process on the host machine to exit. The following implementation has no effect on QEMU or hardware implementation and will be treated as normal l.nop.  <a href="#a48b0b2071b54ae5c6d900674c7ab4016">More...</a><br /></td></tr>
<tr class="separator:a48b0b2071b54ae5c6d900674c7ab4016"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a1f2f3dd5f9aa087755d57e1b00f51553"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="or1k-utility_8h.html#a1f2f3dd5f9aa087755d57e1b00f51553">OR1K_Symbolic_exception_name</a> { <br />
&#160;&#160;<b>OR1K_EXCEPTION_RESET</b> = 1, 
<b>OR1K_EXCEPTION_BUS_ERR</b> = 2, 
<b>OR1K_EXCEPTION_D_PF</b> = 3, 
<b>OR1K_EXCEPTION_I_PF</b> = 4, 
<br />
&#160;&#160;<b>OR1K_EXCEPTION_TICK_TIMER</b> = 5, 
<b>OR1K_EXCEPTION_ALIGNMENT</b> = 6, 
<b>OR1K_EXCEPTION_I_UNDEF</b> = 7, 
<b>OR1K_EXCEPTION_IRQ</b> = 8, 
<br />
&#160;&#160;<b>OR1K_EXCPETION_D_TLB</b> = 9, 
<b>OR1K_EXCPETION_I_TLB</b> = 10, 
<b>OR1K_EXCPETION_RANGE</b> = 11, 
<b>OR1K_EXCPETION_SYS_CALL</b> = 12, 
<br />
&#160;&#160;<b>OR1K_EXCPETION_FP</b> = 13, 
<b>OR1K_EXCPETION_TRAP</b> = 14, 
<b>OR1K_EXCPETION_RESERVED1</b> = 15, 
<b>OR1K_EXCPETION_RESERVED2</b> = 16, 
<br />
&#160;&#160;<b>OR1K_EXCPETION_RESERVED3</b> = 17, 
<b>MAX_EXCEPTIONS</b> = 17, 
<b>OR1K_EXCEPTION_MAKE_ENUM_32_BIT</b> = 0xffffffff
<br />
 }</td></tr>
<tr class="memdesc:a1f2f3dd5f9aa087755d57e1b00f51553"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervision Mode registers definitions.  <a href="or1k-utility_8h.html#a1f2f3dd5f9aa087755d57e1b00f51553">More...</a><br /></td></tr>
<tr class="separator:a1f2f3dd5f9aa087755d57e1b00f51553"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>OR1K utility. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab7ba4a2a12f4b19ae1c1e9abe2d42f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ba4a2a12f4b19ae1c1e9abe2d42f7c">&#9670;&nbsp;</a></span>_OR1K_CPU_SlowDown</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OR1K_CPU_SlowDown</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;_OR1K_mtspr(CPU_OR1K_SPR_PMR, (value &amp; CPU_OR1K_SPR_PMR_SDF))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The slow down feature takes advantage of the low-power dividers in external clock generation circuitry to enable full functionality, but at a lower frequency so that power consumption is reduced. </p>
<dl class="section see"><dt>See also</dt><dd>OpenRISC architecture manual, power management section.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>is 4 bit value to be written in PMR[SDF]. A lower value specifies higher expected performance from the processor core. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a48b0b2071b54ae5c6d900674c7ab4016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b0b2071b54ae5c6d900674c7ab4016">&#9670;&nbsp;</a></span>_OR1KSIM_CPU_Halt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OR1KSIM_CPU_Halt</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUExample.html#ga04cbac6d343a5c80b8e4547131c6bfcd">asm</a> volatile (&quot;l.nop 0xc&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>or1ksim simulator can be sent a halt signal from RTEMS to tell the running or1ksim process on the host machine to exit. The following implementation has no effect on QEMU or hardware implementation and will be treated as normal l.nop. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a1f2f3dd5f9aa087755d57e1b00f51553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2f3dd5f9aa087755d57e1b00f51553">&#9670;&nbsp;</a></span>OR1K_Symbolic_exception_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="or1k-utility_8h.html#a1f2f3dd5f9aa087755d57e1b00f51553">OR1K_Symbolic_exception_name</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supervision Mode registers definitions. </p>
<dl class="section see"><dt>See also</dt><dd>OpenRISC architecture manual - revision 0. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
