# ğŸ¥¤ Vending Machine Controller (Verilog)

This project implements a simple Finite State Machine (FSM) based **Vending Machine Controller** in Verilog. It accepts â‚¹1 and â‚¹2 coins and dispenses a product costing â‚¹5. If the inserted amount exceeds â‚¹5, it returns the correct change.

---

## ğŸ“Œ Features

- âœ… Designed using FSM (7 states from â‚¹0 to â‚¹6)
- âœ… Inputs: `coin_1` (â‚¹1), `coin_2` (â‚¹2)
- âœ… Outputs: `product` signal and 2-bit `change`
- âœ… Verified with simulation waveform
- âœ… Written in Verilog HDL and tested in Vivado

---

## ğŸ§  How It Works

| Coin Input Sequence     | Total Value | Output          |
|-------------------------|-------------|------------------|
| â‚¹1 â†’ â‚¹2 â†’ â‚¹2            | â‚¹5          | Product = âœ…, Change = â‚¹0 |
| â‚¹2 â†’ â‚¹2 â†’ â‚¹2            | â‚¹6          | Product = âœ…, Change = â‚¹1 |
| â‚¹1 Ã— 5                  | â‚¹5          | Product = âœ…, Change = â‚¹0 |

The machine resets after dispensing and is ready for the next customer.

---

## ğŸ§ª Testbench Simulation

The project includes a complete testbench to verify functionality using coin insertion sequences.

```verilog
# Insert â‚¹2 + â‚¹2 + â‚¹2
# Expect: product = 1, change = 1
```

### âœ… Sample Waveform

![Waveform](waveform.png)

---

## ğŸ“‚ Project Structure

```
vending-machine-fsm/
â”œâ”€â”€ Vending_Machine_Controller.v        # FSM logic
â”œâ”€â”€ tb_Vending_Machine_Controller.v     # Testbench
â”œâ”€â”€ waveform.png                        # Simulation output
â””â”€â”€ README.md                           # This file
```

---

## ğŸš° Tools Used

- ğŸ’» Xilinx Vivado
- ğŸ§  Verilog HDL
- ğŸ§ª Testbench + Simulation (Behavioral)

---

## ğŸš€ Future Enhancements

- Add support for â‚¹5 or â‚¹10 coins
- Add product selection buttons
- Display balance and product codes on 7-segment
- Mealy vs Moore FSM comparison

---

## ğŸ‘¨â€ğŸ’» Author

Vinay Padiyar  
_Electronics & Communication Engineering Student | Digital Design Enthusiast_

---

## ğŸ“¬ Contact

If you'd like to discuss digital design, VLSI, or Verilog projects, feel free to connect!

---

