#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 22 11:02:52 2016
# Process ID: 10053
# Current directory: /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist
# Command line: vivado -mode batch -source ProjectGeneration.tcl -notrace
# Log file: /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/vivado.log
# Journal file: /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
******* Inferring the Board from the Device Name *******
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_c_addsub_v12_0_i0' to 'three_phase_pwm_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000000000' to '0' has been ignored for IP 'three_phase_pwm_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'three_phase_pwm_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'three_phase_pwm_c_addsub_v12_0_i0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_c_addsub_v12_0_i1' to 'three_phase_pwm_c_addsub_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000000000000000000000' to '0' has been ignored for IP 'three_phase_pwm_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'three_phase_pwm_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'three_phase_pwm_c_addsub_v12_0_i1'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_c_counter_binary_v12_0_i0' to 'three_phase_pwm_c_counter_binary_v12_0_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_div_gen_v5_1_i0' to 'three_phase_pwm_div_gen_v5_1_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_div_gen_v5_1_i1' to 'three_phase_pwm_div_gen_v5_1_i1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_mult_gen_v12_0_i0' to 'three_phase_pwm_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'three_phase_pwm_mult_gen_v12_0_i1' to 'three_phase_pwm_mult_gen_v12_0_i1' is not allowed and is ignored.
IP Repository Located at : /opt/Xilinx/Vivado/2015.4/data/ip
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 11:03:07 2016...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_c_addsub_v12_0_i0/three_phase_pwm_c_addsub_v12_0_i0.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_c_addsub_v12_0_i1/three_phase_pwm_c_addsub_v12_0_i1.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_c_counter_binary_v12_0_i0/three_phase_pwm_c_counter_binary_v12_0_i0.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_div_gen_v5_1_i0/three_phase_pwm_div_gen_v5_1_i0.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_div_gen_v5_1_i1/three_phase_pwm_div_gen_v5_1_i1.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_mult_gen_v12_0_i0/three_phase_pwm_mult_gen_v12_0_i0.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/ip/three_phase_pwm_mult_gen_v12_0_i1/three_phase_pwm_mult_gen_v12_0_i1.xci
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/sysgen/three_phase_pwm.xdc
Adding File /home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/sysgen/three_phase_pwm.htm
INFO: [IP_Flow 19-2228] Inferred bus interface "three_phase_pwm_s_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': One or more verilogSource files found added to the pure language VHDL file group: hdl/three_phase_pwm_axi_lite_interface_verilog.v,...
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': One or more verilogSource files found added to the pure language VHDL file group: hdl/three_phase_pwm_axi_lite_interface_verilog.v,...
WARNING: [IP_Flow 19-4629] File Group 'xilinx_softwaredriver (Software Driver)': Requires either a MLD or a MDD file for Vivado SDK.  Neither have been added to file group: "xilinx_softwaredriver"
Resolution: Add an MLD or MDD file for Vivado SDK support.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog'.)
0
Wrote  : </home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/bd/three_phase_pwm_bd/three_phase_pwm_bd.bd> 
WARNING: [Boardtcl 53-1] No current board_part set.
</three_phase_pwm_1/three_phase_pwm_s_axi/reg0> is being mapped into </processing_system_1/Data> at <0x43C00000 [ 64K ]>
Wrote  : </home/mikkeljaedicke/EMP/ip_cores/pwm/netlist/ip_catalog/three_phase_pwm.srcs/sources_1/bd/three_phase_pwm_bd/three_phase_pwm_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 11:03:16 2016...
