Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 10:51:00 2022
| Host         : PC-638 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.224        0.000                      0                  219        0.121        0.000                      0                  219        4.020        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.224        0.000                      0                  219        0.121        0.000                      0                  219        4.020        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.047%)  route 3.203ns (75.953%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.124     9.403    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[0]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.627    driver_seg_4/clk_en1/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.047%)  route 3.203ns (75.953%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.124     9.403    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.627    driver_seg_4/clk_en1/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.047%)  route 3.203ns (75.953%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.124     9.403    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[2]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.627    driver_seg_4/clk_en1/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.047%)  route 3.203ns (75.953%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.124     9.403    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[3]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.627    driver_seg_4/clk_en1/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.014ns (24.584%)  route 3.111ns (75.416%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.032     9.311    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    driver_seg_4/clk_en1/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.014ns (24.584%)  route 3.111ns (75.416%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.032     9.311    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    driver_seg_4/clk_en1/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.014ns (24.584%)  route 3.111ns (75.416%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.032     9.311    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    driver_seg_4/clk_en1/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.014ns (24.584%)  route 3.111ns (75.416%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.032     9.311    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.517    14.889    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[7]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    driver_seg_4/clk_en1/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.014ns (25.881%)  route 2.904ns (74.119%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.826     9.105    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y37          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.518    14.890    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[10]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_4/clk_en1/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en1/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.014ns (25.881%)  route 2.904ns (74.119%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.635     5.187    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_4/clk_en1/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.826     6.531    driver_seg_4/clk_en1/s_cnt_local_reg[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  driver_seg_4/clk_en1/ce_o_i_8/O
                         net (fo=1, routed)           0.303     6.958    driver_seg_4/clk_en1/ce_o_i_8_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.082 r  driver_seg_4/clk_en1/ce_o_i_5__0/O
                         net (fo=1, routed)           0.439     7.521    driver_seg_4/clk_en1/ce_o_i_5__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     7.645 f  driver_seg_4/clk_en1/ce_o_i_2__0/O
                         net (fo=2, routed)           0.510     8.155    driver_seg_4/clk_en1/ce_o_i_2__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     8.279 r  driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.826     9.105    driver_seg_4/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y37          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.518    14.890    driver_seg_4/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  driver_seg_4/clk_en1/s_cnt_local_reg[11]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_4/clk_en1/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.506    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  driver_seg_4/shift_array/msg_array_reg[0]/Q
                         net (fo=2, routed)           0.113     1.760    driver_seg_4/shift_array/data0[3]
    SLICE_X6Y39          SRL16E                                       r  driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.022    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y39          SRL16E                                       r  driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.639    driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.506    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  driver_seg_4/shift_array/msg_array_reg[1]/Q
                         net (fo=2, routed)           0.112     1.759    driver_seg_4/shift_array/data0[2]
    SLICE_X6Y39          SRL16E                                       r  driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.022    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y39          SRL16E                                       r  driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.637    driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.594     1.507    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.119     1.767    driver_seg_4/dig_o_reg[0]
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/dig_o_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.867     2.025    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/dig_o_reg[0]__0/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.070     1.616    driver_seg_4/dig_o_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.594     1.507    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  driver_seg_4/shift_array/msg_array_reg[31]/Q
                         net (fo=2, routed)           0.109     1.757    driver_seg_4/shift_array/data7[0]
    SLICE_X5Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.865     2.023    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[27]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.075     1.598    driver_seg_4/shift_array/msg_array_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[37]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.506    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y39          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  driver_seg_4/shift_array/msg_array_reg[37]/Q
                         net (fo=1, routed)           0.112     1.759    driver_seg_4/shift_array/msg_array_reg_n_0_[37]
    SLICE_X7Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.865     2.023    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[33]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.070     1.593    driver_seg_4/shift_array/msg_array_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[1]__0/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.508    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.121     1.771    driver_seg_4/dig_o_reg[1]
    SLICE_X0Y40          FDSE                                         r  driver_seg_4/dig_o_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.867     2.025    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDSE                                         r  driver_seg_4/dig_o_reg[1]__0/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y40          FDSE (Hold_fdse_C_D)         0.070     1.595    driver_seg_4/dig_o_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[51]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.566     1.479    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y39          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.148     1.627 r  driver_seg_4/shift_array/msg_array_reg[51]/Q
                         net (fo=1, routed)           0.059     1.686    driver_seg_4/shift_array/msg_array_reg_n_0_[51]
    SLICE_X9Y39          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.836     1.994    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[47]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.017     1.509    driver_seg_4/shift_array/msg_array_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg_p/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg_p_0/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.566     1.479    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y39          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg_p/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  driver_seg_4/shift_array/msg_array_reg_p/Q
                         net (fo=1, routed)           0.112     1.732    driver_seg_4/shift_array/msg_array_reg_p_n_0
    SLICE_X8Y39          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg_p_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.836     1.994    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y39          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg_p_0/C
                         clock pessimism             -0.502     1.492    
    SLICE_X8Y39          FDPE (Hold_fdpe_C_D)         0.052     1.544    driver_seg_4/shift_array/msg_array_reg_p_0
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.594     1.507    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164     1.671 r  driver_seg_4/shift_array/msg_array_reg[38]/Q
                         net (fo=1, routed)           0.110     1.781    driver_seg_4/shift_array/msg_array_reg_n_0_[38]
    SLICE_X7Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.865     2.023    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[34]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.072     1.592    driver_seg_4/shift_array/msg_array_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 driver_seg_4/shift_array/msg_array_reg[40]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/shift_array/msg_array_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.090%)  route 0.110ns (43.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.506    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y39          FDPE                                         r  driver_seg_4/shift_array/msg_array_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  driver_seg_4/shift_array/msg_array_reg[40]/Q
                         net (fo=1, routed)           0.110     1.758    driver_seg_4/shift_array/msg_array_reg_n_0_[40]
    SLICE_X7Y39          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.022    driver_seg_4/shift_array/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  driver_seg_4/shift_array/msg_array_reg[36]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.047     1.553    driver_seg_4/shift_array/msg_array_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y40     driver_seg_4/bin_cnt1/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y40     driver_seg_4/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y34     driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y37     driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y37     driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y37     driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y37     driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y38     driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y38     driver_seg_4/clk_en0/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[59]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    driver_seg_4/shift_array/msg_array_reg[58]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[59]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    driver_seg_4/shift_array/msg_array_reg[58]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    driver_seg_4/shift_array/msg_array_reg[58]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[59]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[56]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[57]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    driver_seg_4/shift_array/msg_array_reg[58]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     driver_seg_4/shift_array/msg_array_reg[59]_srl2__driver_seg_4_shift_array_msg_array_reg_p_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y40     driver_seg_4/clk_en0/ce_o_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y38     driver_seg_4/clk_en0/s_cnt_local_reg[16]/C



