vendor_name = ModelSim
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.cmp
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData_inst.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.cmp
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst_inst.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.mif
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.qip
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.mif
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.qip
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/MIPS.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_b5d1.tdf
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf
design_name = MIPS
instance = comp, \clk~I\, clk, MIPS, 1
instance = comp, \rst~I\, rst, MIPS, 1
