#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec 15 00:47:41 2025
# Process ID         : 17768
# Current directory  : D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : Unlucky
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 34033 MB
# Swap memory        : 7247 MB
# Total Virtual      : 41281 MB
# Available Virtual  : 13102 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 51217
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 499.898 ; gain = 212.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.668 ; gain = 491.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_1_12_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_12_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_1_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_2_12_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_12_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_2_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tiny_autoencoder_compute_encoder_p_ZL2W1_3_12_ROM_AUTO_1R.dat' is read successfully [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_12_ROM_AUTO_1R.v:28]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_12_ROM_AUTO_1R' (0#1) [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder_p_ZL2W1_3_12_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port addr[1] in module tiny_autoencoder_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module tiny_autoencoder_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_SIGMOID_TABLE_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_15_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_2_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_1_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_0_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_7_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_6_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_5_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_4_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tiny_autoencoder_compute_decoder_p_ZL2W2_3_5_ROM_AUTO_1R is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.473 ; gain = 680.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.473 ; gain = 680.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.473 ; gain = 680.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1429.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/tiny_autoencoder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/tiny_autoencoder_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1484.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1500.254 ; gain = 16.109
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1500.254 ; gain = 751.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1500.254 ; gain = 751.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1500.254 ; gain = 751.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'current_31_reg_9430_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4972]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_29_reg_9420_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4971]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_27_reg_9410_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4970]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_25_reg_9400_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4969]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_23_reg_9390_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4968]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_21_reg_9380_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4967]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_19_reg_9370_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4965]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_17_reg_9360_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4964]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_15_reg_9350_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4963]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_13_reg_9340_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4962]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_11_reg_9330_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4961]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_9_reg_9320_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4976]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_7_reg_9310_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4975]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_5_reg_9300_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4974]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_3_reg_9290_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4973]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_1_reg_9280_reg' and it is trimmed from '20' to '19' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4966]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_reg_8292_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4955]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_1_reg_8299_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4952]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_4_reg_8313_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4953]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_6_reg_8326_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4954]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_13_reg_8343_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4949]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_15_reg_8354_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4950]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln59_19_reg_8367_reg' and it is trimmed from '19' to '16' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_encoder.v:4951]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1500.254 ; gain = 751.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   20 Bit       Adders := 23    
	   6 Input   20 Bit       Adders := 4     
	   5 Input   20 Bit       Adders := 9     
	   2 Input   20 Bit       Adders := 8     
	   4 Input   20 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               26 Bit    Registers := 135   
	               25 Bit    Registers := 127   
	               24 Bit    Registers := 30    
	               20 Bit    Registers := 107   
	               19 Bit    Registers := 74    
	               18 Bit    Registers := 128   
	               16 Bit    Registers := 87    
	               10 Bit    Registers := 231   
	                9 Bit    Registers := 159   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 108   
+---Multipliers : 
	              10x16  Multipliers := 71    
	               9x16  Multipliers := 57    
+---ROMs : 
	                    ROMs := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 22    
	   2 Input   15 Bit        Muxes := 16    
	   9 Input   10 Bit        Muxes := 152   
	   2 Input   10 Bit        Muxes := 8     
	   9 Input    9 Bit        Muxes := 102   
	   9 Input    8 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_2_11_U/q0_reg[3]' (FDE) to 'p_ZL2W1_2_11_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_2_11_load_reg_8102_reg[3]' (FDE) to 'p_ZL2W1_2_11_load_reg_8102_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_6_11_U/q0_reg[4] )
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_7_15_U/q0_reg[0]' (FDE) to 'p_ZL2W1_7_15_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_7_15_load_reg_8287_reg[0]' (FDE) to 'p_ZL2W1_7_15_load_reg_8287_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[0]' (FDE) to 'current_3_reg_9290_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[1]' (FDE) to 'current_3_reg_9290_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[2]' (FDE) to 'current_3_reg_9290_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[3]' (FDE) to 'current_3_reg_9290_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[4]' (FDE) to 'current_3_reg_9290_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[5]' (FDE) to 'current_3_reg_9290_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[6]' (FDE) to 'current_3_reg_9290_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[7]' (FDE) to 'current_3_reg_9290_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[8]' (FDE) to 'current_3_reg_9290_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[9]' (FDE) to 'current_3_reg_9290_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[10]' (FDE) to 'current_3_reg_9290_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[11]' (FDE) to 'current_3_reg_9290_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[12]' (FDE) to 'current_3_reg_9290_reg[16]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[13]' (FDE) to 'current_3_reg_9290_reg[17]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_1_reg_9295_reg[14]' (FDE) to 'current_3_reg_9290_reg[18]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[0]' (FDE) to 'current_17_reg_9360_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[1]' (FDE) to 'current_17_reg_9360_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[2]' (FDE) to 'current_17_reg_9360_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[3]' (FDE) to 'current_17_reg_9360_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[4]' (FDE) to 'current_17_reg_9360_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[5]' (FDE) to 'current_17_reg_9360_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[6]' (FDE) to 'current_17_reg_9360_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[7]' (FDE) to 'current_17_reg_9360_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[8]' (FDE) to 'current_17_reg_9360_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[9]' (FDE) to 'current_17_reg_9360_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[10]' (FDE) to 'current_17_reg_9360_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[11]' (FDE) to 'current_17_reg_9360_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[12]' (FDE) to 'current_17_reg_9360_reg[16]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[13]' (FDE) to 'current_17_reg_9360_reg[17]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_8_reg_9365_reg[14]' (FDE) to 'current_17_reg_9360_reg[18]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[0]' (FDE) to 'current_27_reg_9410_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[1]' (FDE) to 'current_27_reg_9410_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[2]' (FDE) to 'current_27_reg_9410_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[3]' (FDE) to 'current_27_reg_9410_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[4]' (FDE) to 'current_27_reg_9410_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[5]' (FDE) to 'current_27_reg_9410_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_12_reg_9415_reg[6]' (FDE) to 'current_27_reg_9410_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_6_11_load_reg_8815_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_3_14_U/q0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_3_14_load_reg_8227_reg[1] )
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_4_5_U/q0_reg[4]' (FDE) to 'p_ZL2W1_4_5_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_4_5_load_reg_8565_reg[4]' (FD) to 'p_ZL2W1_4_5_load_reg_8565_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_4_11_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[0]' (FDE) to 'current_31_reg_9430_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[1]' (FDE) to 'current_31_reg_9430_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[2]' (FDE) to 'current_31_reg_9430_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[3]' (FDE) to 'current_31_reg_9430_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[4]' (FDE) to 'current_31_reg_9430_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[5]' (FDE) to 'current_31_reg_9430_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[6]' (FDE) to 'current_31_reg_9430_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[7]' (FDE) to 'current_31_reg_9430_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[8]' (FDE) to 'current_31_reg_9430_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[9]' (FDE) to 'current_31_reg_9430_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[10]' (FDE) to 'current_31_reg_9430_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[11]' (FDE) to 'current_31_reg_9430_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_14_reg_9435_reg[12]' (FDE) to 'current_31_reg_9430_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_4_11_load_reg_8805_reg[2] )
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_5_9_U/q0_reg[4]' (FDE) to 'p_ZL2W1_4_13_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_5_9_load_reg_8037_reg[4]' (FDE) to 'p_ZL2W1_4_13_load_reg_8192_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_4_13_U/q0_reg[1]' (FDE) to 'p_ZL2W1_5_13_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_4_13_load_reg_8192_reg[1]' (FDE) to 'p_ZL2W1_5_13_load_reg_8197_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_6_9_U/q0_reg[7]' (FDE) to 'p_ZL2W1_6_9_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_6_9_load_reg_8735_reg[7]' (FD) to 'p_ZL2W1_6_9_load_reg_8735_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_7_10_U/q0_reg[1]' (FDE) to 'p_ZL2W1_7_12_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_7_10_load_reg_8087_reg[1]' (FDE) to 'p_ZL2W1_7_12_load_reg_8167_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_2_10_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_7_12_U/q0_reg[3] )
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_7_12_U/q0_reg[9]' (FDE) to 'p_ZL2W1_7_12_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_7_12_load_reg_8167_reg[9]' (FDE) to 'p_ZL2W1_7_12_load_reg_8167_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_6_13_U/q0_reg[7] )
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[0]' (FDE) to 'current_19_reg_9370_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[1]' (FDE) to 'current_19_reg_9370_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[2]' (FDE) to 'current_19_reg_9370_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[3]' (FDE) to 'current_19_reg_9370_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[4]' (FDE) to 'current_19_reg_9370_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[5]' (FDE) to 'current_19_reg_9370_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[6]' (FDE) to 'current_19_reg_9370_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[7]' (FDE) to 'current_19_reg_9370_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[8]' (FDE) to 'current_19_reg_9370_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[9]' (FDE) to 'current_19_reg_9370_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[10]' (FDE) to 'current_19_reg_9370_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[11]' (FDE) to 'current_19_reg_9370_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[12]' (FDE) to 'current_19_reg_9370_reg[16]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[13]' (FDE) to 'current_19_reg_9370_reg[17]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_9_reg_9375_reg[14]' (FDE) to 'current_19_reg_9370_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_2_10_load_reg_8062_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_7_12_load_reg_8167_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_6_13_load_reg_8895_reg[7] )
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_1_10_U/q0_reg[5]' (FDE) to 'p_ZL2W1_1_10_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_1_10_load_reg_8057_reg[5]' (FDE) to 'p_ZL2W1_1_10_load_reg_8057_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_0_9_U/q0_reg[7]' (FDE) to 'p_ZL2W1_0_9_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_0_9_load_reg_8012_reg[7]' (FDE) to 'p_ZL2W1_0_9_load_reg_8012_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_0_4_U/q0_reg[5]' (FDE) to 'p_ZL2W1_0_4_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_0_4_load_reg_7812_reg[5]' (FDE) to 'p_ZL2W1_0_4_load_reg_7812_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_2_1_U/q0_reg[1] )
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_3_1_U/q0_reg[4]' (FDE) to 'p_ZL2W1_3_1_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_ZL2W1_3_1_load_reg_7707_reg[4]' (FDE) to 'p_ZL2W1_3_1_load_reg_7707_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[0]' (FDE) to 'current_25_reg_9400_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[1]' (FDE) to 'current_25_reg_9400_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[2]' (FDE) to 'current_25_reg_9400_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[3]' (FDE) to 'current_25_reg_9400_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[4]' (FDE) to 'current_25_reg_9400_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[5]' (FDE) to 'current_25_reg_9400_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[6]' (FDE) to 'current_25_reg_9400_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[7]' (FDE) to 'current_25_reg_9400_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[8]' (FDE) to 'current_25_reg_9400_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[9]' (FDE) to 'current_25_reg_9400_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln72_11_reg_9405_reg[10]' (FDE) to 'current_25_reg_9400_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_2_1_load_reg_7702_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_1_3_U/q0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_6_8_U/q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_1_3_load_reg_7777_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_6_8_load_reg_8002_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_2_7_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_7_3_U/q0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL2W1_2_7_load_reg_7942_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL2W1_7_3_load_reg_7807_reg[2] )
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' into 'mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1.v:37]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'sext_ln94_1_reg_7684_reg[15:0]' into 'sext_ln94_reg_7677_reg[15:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_decoder.v:6297]
INFO: [Synth 8-4471] merging register 'sext_ln94_1_reg_7684_pp0_iter1_reg_reg[15:0]' into 'sext_ln94_reg_7677_pp0_iter1_reg_reg[15:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_decoder.v:6298]
INFO: [Synth 8-4471] merging register 'sext_ln94_1_reg_7684_pp0_iter2_reg_reg[15:0]' into 'sext_ln94_reg_7677_pp0_iter2_reg_reg[15:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_decoder.v:6173]
INFO: [Synth 8-4471] merging register 'sext_ln94_1_reg_7684_pp0_iter3_reg_reg[15:0]' into 'sext_ln94_reg_7677_pp0_iter3_reg_reg[15:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_decoder.v:6174]
INFO: [Synth 8-4471] merging register 'sext_ln94_1_reg_7684_pp0_iter4_reg_reg[15:0]' into 'sext_ln94_reg_7677_pp0_iter4_reg_reg[15:0]' [d:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd06/hdl/verilog/tiny_autoencoder_compute_decoder.v:6175]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compute_decoder_U0/p_ZL2W2_2_1_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compute_decoder_U0/p_ZL2W2_2_4_U/q0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compute_decoder_U0/p_ZL2W2_0_10_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compute_decoder_U0/p_ZL2W2_7_12_U/q0_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compute_decoder_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute_decoder_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1531.699 ; gain = 782.562
---------------------------------------------------------------------------------
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_8ns_30s_30_4_1_U372/tiny_autoencoder_mac_muladd_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 2586 2586 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_25s_26_4_1_U278/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg_3f : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_25s_26_4_1_U280/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg_60 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_25s_26_4_1_U281/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg_71 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_25s_30_4_1_U284/tiny_autoencoder_mac_muladd_16s_10s_25s_30_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U298/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_83 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U299/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U302/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_42 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U317/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_33 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U319/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_55 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U331/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U333/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_35 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U334/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_46 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U336/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_67 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U337/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_78 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U339/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U341/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_36 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U351/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_59 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U352/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_69 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U356/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U361/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_7b : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U362/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_8b : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U364/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U369/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_7c : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U371/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U379/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U383/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_5d : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U387/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U391/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_5e : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U392/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_6f : 0 0 : 1506 1506 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 1505 1505 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_17s_25_4_1_U273/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg_70 : 0 0 : 1505 1505 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U291/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U292/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U294/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_41 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U295/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_52 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U297/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_73 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U300/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U301/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_31 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U304/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_63 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U305/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_74 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U306/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_84 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U307/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U312/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_64 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U314/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_85 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U315/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U318/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_44 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U320/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_65 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U322/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_86 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U326/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_45 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U329/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_77 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U330/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_87 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U332/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U335/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_57 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U338/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_88 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U340/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U344/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_68 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U345/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_79 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U347/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U353/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_7a : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U360/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_6a : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U363/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U366/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_4a : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U370/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_8c : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U373/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_3a : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U375/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_5c : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U377/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_7d : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U385/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_7e : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U386/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_8e : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U390/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_4d : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_30s_30_4_1_U393/tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0_U/p_reg_reg_7f : 0 0 : 1495 1495 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg_3d : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_17s_25_4_1_U271/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg_4e : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_17s_25_4_1_U272/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg_5f : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_26s_30_4_1_U283/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_26s_30_4_1_U286/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg_40 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_26s_30_4_1_U288/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg_61 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_26s_30_4_1_U290/tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0_U/p_reg_reg_82 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_24s_26_4_1_U275/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 1487 1487 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_24s_26_4_1_U282/tiny_autoencoder_mac_muladd_16s_10s_24s_26_4_1_DSP48_0_U/p_reg_reg_81 : 0 0 : 1487 1487 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_25s_26_4_1_U277/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 1475 1475 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_10s_25s_26_4_1_U279/tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0_U/p_reg_reg_4f : 0 0 : 1475 1475 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U293/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U308/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U309/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U311/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_54 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U316/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U321/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_76 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U323/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U324/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U325/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_34 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U327/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_56 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U342/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_47 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U343/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_58 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U348/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U349/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_37 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U350/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_48 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U354/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_8a : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U355/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U358/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_49 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U359/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_5a : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U365/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_39 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U367/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_5b : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U374/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_4b : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U376/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_6c : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U388/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U389/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U394/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_8f : 0 0 : 1315 1315 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_26s_30_4_1_U285/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 1312 1312 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_26s_30_4_1_U289/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg_72 : 0 0 : 1312 1312 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_17s_24_4_1_U267/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1308 1308 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_17s_24_4_1_U268/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 1308 1308 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_17s_24_4_1_U274/tiny_autoencoder_mac_muladd_16s_9s_17s_24_4_1_DSP48_0_U/p_reg_reg_80 : 0 0 : 1308 1308 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U296/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_62 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U303/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_53 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U310/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_43 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U313/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_75 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U328/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_66 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U346/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_89 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U357/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_38 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U368/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_6b : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U378/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_8d : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U380/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U381/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_3b : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_30s_30_4_1_U382/tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0_U/p_reg_reg_4c : 0 0 : 1305 1305 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_26s_30_4_1_U287/tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0_U/p_reg_reg_50 : 0 0 : 1302 1302 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_9s_24s_25_4_1_U276/tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 1280 1280 : Used 1 time 0
 Sort Area is tiny_autoencoder__GC0 mac_muladd_16s_8s_30s_30_4_1_U384/tiny_autoencoder_mac_muladd_16s_8s_30s_30_4_1_DSP48_0_U/p_reg_reg_6d : 0 0 : 1210 1210 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 17     | 10     | 17     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 24     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 26     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 17     | 10     | 17     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 24     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 25     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 18     | 17     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 17     | 11     | 17     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 25     | -      | 26     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 26     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 | (C'+(A''*B2)')'  | 17     | 11     | 17     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 26     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 | (C'+(A''*B2)')'  | 17     | 11     | 17     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 25     | -      | 26     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 26     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 | (C'+(A''*B2)')'  | 17     | 11     | 17     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 26     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 9      | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 17     | 11     | 17     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 26     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 17     | 10     | 17     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 24     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 26     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 11     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B2)')'   | 17     | 10     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B2)')'   | 17     | 11     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 17     | 10     | 30     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 1713.988 ; gain = 964.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:49 . Memory (MB): peak = 1771.293 ; gain = 1022.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:10 . Memory (MB): peak = 1799.965 ; gain = 1050.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:25 . Memory (MB): peak = 2006.352 ; gain = 1257.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:26 . Memory (MB): peak = 2006.352 ; gain = 1257.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:31 . Memory (MB): peak = 2015.527 ; gain = 1266.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:32 . Memory (MB): peak = 2015.527 ; gain = 1266.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:32 . Memory (MB): peak = 2039.410 ; gain = 1290.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:32 . Memory (MB): peak = 2039.410 ; gain = 1290.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_3_load_cast_reg_7487_pp0_iter2_reg_reg[14]     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_4_load_cast_reg_7502_pp0_iter3_reg_reg[14]     | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_5_load_cast_reg_7522_pp0_iter4_reg_reg[14]     | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_6_load_cast_reg_7535_pp0_iter5_reg_reg[14]     | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_7_load_cast9_reg_7545_pp0_iter6_reg_reg[14]    | 7      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_8_load_cast_reg_7561_pp0_iter7_reg_reg[14]     | 8      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_9_load_cast10_reg_7573_pp0_iter8_reg_reg[14]   | 9      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter9_reg_reg[14]  | 10     | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_11_load_cast12_reg_7605_pp0_iter10_reg_reg[14] | 11     | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_12_load_cast_reg_7628_pp0_iter11_reg_reg[14]   | 12     | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_13_load_cast15_reg_7637_pp0_iter12_reg_reg[14] | 13     | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/hidden_layer_buf_14_load_cast_reg_7669_pp0_iter13_reg_reg[14]   | 14     | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/sext_ln94_reg_7677_pp0_iter14_reg_reg[14]                       | 15     | 15    | NO           | NO                 | YES               | 15     | 0       | 
|tiny_autoencoder | compute_decoder_U0/zext_ln94_reg_7709_pp0_iter20_reg_reg[2]                        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|tiny_autoencoder | compute_decoder_U0/ap_loop_exit_ready_pp0_iter21_reg_reg                           | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+-----------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 15     | 18     | 48     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 | (C'+(A''*B')')'  | 15     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 | (C'+(A''*B'')')' | 15     | 18     | 48     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0 | (C'+(A''*B')')'  | 15     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 15     | 18     | 48     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 26     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_25s_26_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_26s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_10s_30s_30_4_1_DSP48_0 | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 8      | 15     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 15     | 18     | 48     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 15     | 18     | 48     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C'+(A''*B'')')' | 15     | 18     | 48     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_24s_25_4_1_DSP48_0  | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_26s_30_4_1_DSP48_0  | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B')')'   | 15     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_mac_muladd_16s_9s_30s_30_4_1_DSP48_0  | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|tiny_autoencoder_compute_decoder                       | (C+(A''*B'')')'  | 15     | 18     | 48     | -      | 30     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3444|
|2     |DSP48E1  |   128|
|6     |LUT1     |    24|
|7     |LUT2     |  7072|
|8     |LUT3     |  5151|
|9     |LUT4     |  4376|
|10    |LUT5     |  1826|
|11    |LUT6     | 12078|
|12    |RAMB18E1 |     4|
|13    |SRL16E   |   198|
|14    |SRLC32E  |     1|
|15    |FDRE     |  6564|
|16    |FDSE     |   232|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:32 . Memory (MB): peak = 2039.410 ; gain = 1290.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 583 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:02:24 . Memory (MB): peak = 2039.410 ; gain = 1219.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:33 . Memory (MB): peak = 2039.410 ; gain = 1290.273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 2050.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3576 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2060.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e1faace4
INFO: [Common 17-83] Releasing license: Synthesis
577 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:53 . Memory (MB): peak = 2060.441 ; gain = 1541.145
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2060.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.441 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4369dc014fcbdba5
INFO: [Coretcl 2-1174] Renamed 595 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2060.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 00:51:19 2025...
