{
    "code": "module TopModule (\n    input wire d,           // Data input for the D latch\n    input wire ena,         // Enable signal for the D latch\n    output reg q            // Output of the D latch\n);\n\n    always @(*) begin\n        if (ena) begin\n            q = d;  // Latch is transparent\n        end\n        // else q retains its previous state\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}