
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010b8 <.init>:
  4010b8:	stp	x29, x30, [sp, #-16]!
  4010bc:	mov	x29, sp
  4010c0:	bl	4012e0 <ferror@plt+0x60>
  4010c4:	ldp	x29, x30, [sp], #16
  4010c8:	ret

Disassembly of section .plt:

00000000004010d0 <_exit@plt-0x20>:
  4010d0:	stp	x16, x30, [sp, #-16]!
  4010d4:	adrp	x16, 41a000 <ferror@plt+0x18d80>
  4010d8:	ldr	x17, [x16, #4088]
  4010dc:	add	x16, x16, #0xff8
  4010e0:	br	x17
  4010e4:	nop
  4010e8:	nop
  4010ec:	nop

00000000004010f0 <_exit@plt>:
  4010f0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4010f4:	ldr	x17, [x16]
  4010f8:	add	x16, x16, #0x0
  4010fc:	br	x17

0000000000401100 <fputs@plt>:
  401100:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401104:	ldr	x17, [x16, #8]
  401108:	add	x16, x16, #0x8
  40110c:	br	x17

0000000000401110 <exit@plt>:
  401110:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401114:	ldr	x17, [x16, #16]
  401118:	add	x16, x16, #0x10
  40111c:	br	x17

0000000000401120 <error@plt>:
  401120:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401124:	ldr	x17, [x16, #24]
  401128:	add	x16, x16, #0x18
  40112c:	br	x17

0000000000401130 <strtod@plt>:
  401130:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401134:	ldr	x17, [x16, #32]
  401138:	add	x16, x16, #0x20
  40113c:	br	x17

0000000000401140 <meminfo@plt>:
  401140:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401144:	ldr	x17, [x16, #40]
  401148:	add	x16, x16, #0x28
  40114c:	br	x17

0000000000401150 <__cxa_atexit@plt>:
  401150:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401154:	ldr	x17, [x16, #48]
  401158:	add	x16, x16, #0x30
  40115c:	br	x17

0000000000401160 <__fpending@plt>:
  401160:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401164:	ldr	x17, [x16, #56]
  401168:	add	x16, x16, #0x38
  40116c:	br	x17

0000000000401170 <snprintf@plt>:
  401170:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401174:	ldr	x17, [x16, #64]
  401178:	add	x16, x16, #0x40
  40117c:	br	x17

0000000000401180 <fclose@plt>:
  401180:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401184:	ldr	x17, [x16, #72]
  401188:	add	x16, x16, #0x48
  40118c:	br	x17

0000000000401190 <bindtextdomain@plt>:
  401190:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401194:	ldr	x17, [x16, #80]
  401198:	add	x16, x16, #0x50
  40119c:	br	x17

00000000004011a0 <__libc_start_main@plt>:
  4011a0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4011a4:	ldr	x17, [x16, #88]
  4011a8:	add	x16, x16, #0x58
  4011ac:	br	x17

00000000004011b0 <__gmon_start__@plt>:
  4011b0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4011b4:	ldr	x17, [x16, #96]
  4011b8:	add	x16, x16, #0x60
  4011bc:	br	x17

00000000004011c0 <abort@plt>:
  4011c0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4011c4:	ldr	x17, [x16, #104]
  4011c8:	add	x16, x16, #0x68
  4011cc:	br	x17

00000000004011d0 <textdomain@plt>:
  4011d0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4011d4:	ldr	x17, [x16, #112]
  4011d8:	add	x16, x16, #0x70
  4011dc:	br	x17

00000000004011e0 <getopt_long@plt>:
  4011e0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4011e4:	ldr	x17, [x16, #120]
  4011e8:	add	x16, x16, #0x78
  4011ec:	br	x17

00000000004011f0 <__ctype_b_loc@plt>:
  4011f0:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  4011f4:	ldr	x17, [x16, #128]
  4011f8:	add	x16, x16, #0x80
  4011fc:	br	x17

0000000000401200 <strtol@plt>:
  401200:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401204:	ldr	x17, [x16, #136]
  401208:	add	x16, x16, #0x88
  40120c:	br	x17

0000000000401210 <fflush@plt>:
  401210:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401214:	ldr	x17, [x16, #144]
  401218:	add	x16, x16, #0x90
  40121c:	br	x17

0000000000401220 <usleep@plt>:
  401220:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401224:	ldr	x17, [x16, #152]
  401228:	add	x16, x16, #0x98
  40122c:	br	x17

0000000000401230 <printf@plt>:
  401230:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401234:	ldr	x17, [x16, #160]
  401238:	add	x16, x16, #0xa0
  40123c:	br	x17

0000000000401240 <__errno_location@plt>:
  401240:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401244:	ldr	x17, [x16, #168]
  401248:	add	x16, x16, #0xa8
  40124c:	br	x17

0000000000401250 <gettext@plt>:
  401250:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401254:	ldr	x17, [x16, #176]
  401258:	add	x16, x16, #0xb0
  40125c:	br	x17

0000000000401260 <fprintf@plt>:
  401260:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401264:	ldr	x17, [x16, #184]
  401268:	add	x16, x16, #0xb8
  40126c:	br	x17

0000000000401270 <setlocale@plt>:
  401270:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401274:	ldr	x17, [x16, #192]
  401278:	add	x16, x16, #0xc0
  40127c:	br	x17

0000000000401280 <ferror@plt>:
  401280:	adrp	x16, 41b000 <ferror@plt+0x19d80>
  401284:	ldr	x17, [x16, #200]
  401288:	add	x16, x16, #0xc8
  40128c:	br	x17

Disassembly of section .text:

0000000000401290 <.text>:
  401290:	mov	x29, #0x0                   	// #0
  401294:	mov	x30, #0x0                   	// #0
  401298:	mov	x5, x0
  40129c:	ldr	x1, [sp]
  4012a0:	add	x2, sp, #0x8
  4012a4:	mov	x6, sp
  4012a8:	movz	x0, #0x0, lsl #48
  4012ac:	movk	x0, #0x0, lsl #32
  4012b0:	movk	x0, #0x40, lsl #16
  4012b4:	movk	x0, #0x14bc
  4012b8:	movz	x3, #0x0, lsl #48
  4012bc:	movk	x3, #0x0, lsl #32
  4012c0:	movk	x3, #0x40, lsl #16
  4012c4:	movk	x3, #0x9bb8
  4012c8:	movz	x4, #0x0, lsl #48
  4012cc:	movk	x4, #0x0, lsl #32
  4012d0:	movk	x4, #0x40, lsl #16
  4012d4:	movk	x4, #0x9c38
  4012d8:	bl	4011a0 <__libc_start_main@plt>
  4012dc:	bl	4011c0 <abort@plt>
  4012e0:	adrp	x0, 41a000 <ferror@plt+0x18d80>
  4012e4:	ldr	x0, [x0, #4064]
  4012e8:	cbz	x0, 4012f0 <ferror@plt+0x70>
  4012ec:	b	4011b0 <__gmon_start__@plt>
  4012f0:	ret
  4012f4:	stp	x29, x30, [sp, #-32]!
  4012f8:	mov	x29, sp
  4012fc:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  401300:	add	x0, x0, #0xe8
  401304:	str	x0, [sp, #24]
  401308:	ldr	x0, [sp, #24]
  40130c:	str	x0, [sp, #24]
  401310:	ldr	x1, [sp, #24]
  401314:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  401318:	add	x0, x0, #0xe8
  40131c:	cmp	x1, x0
  401320:	b.eq	40135c <ferror@plt+0xdc>  // b.none
  401324:	adrp	x0, 409000 <ferror@plt+0x7d80>
  401328:	add	x0, x0, #0xc68
  40132c:	ldr	x0, [x0]
  401330:	str	x0, [sp, #16]
  401334:	ldr	x0, [sp, #16]
  401338:	str	x0, [sp, #16]
  40133c:	ldr	x0, [sp, #16]
  401340:	cmp	x0, #0x0
  401344:	b.eq	401360 <ferror@plt+0xe0>  // b.none
  401348:	ldr	x1, [sp, #16]
  40134c:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  401350:	add	x0, x0, #0xe8
  401354:	blr	x1
  401358:	b	401360 <ferror@plt+0xe0>
  40135c:	nop
  401360:	ldp	x29, x30, [sp], #32
  401364:	ret
  401368:	stp	x29, x30, [sp, #-48]!
  40136c:	mov	x29, sp
  401370:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  401374:	add	x0, x0, #0xe8
  401378:	str	x0, [sp, #40]
  40137c:	ldr	x0, [sp, #40]
  401380:	str	x0, [sp, #40]
  401384:	ldr	x1, [sp, #40]
  401388:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  40138c:	add	x0, x0, #0xe8
  401390:	sub	x0, x1, x0
  401394:	asr	x0, x0, #3
  401398:	lsr	x1, x0, #63
  40139c:	add	x0, x1, x0
  4013a0:	asr	x0, x0, #1
  4013a4:	str	x0, [sp, #32]
  4013a8:	ldr	x0, [sp, #32]
  4013ac:	cmp	x0, #0x0
  4013b0:	b.eq	4013f0 <ferror@plt+0x170>  // b.none
  4013b4:	adrp	x0, 409000 <ferror@plt+0x7d80>
  4013b8:	add	x0, x0, #0xc70
  4013bc:	ldr	x0, [x0]
  4013c0:	str	x0, [sp, #24]
  4013c4:	ldr	x0, [sp, #24]
  4013c8:	str	x0, [sp, #24]
  4013cc:	ldr	x0, [sp, #24]
  4013d0:	cmp	x0, #0x0
  4013d4:	b.eq	4013f4 <ferror@plt+0x174>  // b.none
  4013d8:	ldr	x2, [sp, #24]
  4013dc:	ldr	x1, [sp, #32]
  4013e0:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  4013e4:	add	x0, x0, #0xe8
  4013e8:	blr	x2
  4013ec:	b	4013f4 <ferror@plt+0x174>
  4013f0:	nop
  4013f4:	ldp	x29, x30, [sp], #48
  4013f8:	ret
  4013fc:	stp	x29, x30, [sp, #-16]!
  401400:	mov	x29, sp
  401404:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  401408:	add	x0, x0, #0x180
  40140c:	ldrb	w0, [x0]
  401410:	and	x0, x0, #0xff
  401414:	cmp	x0, #0x0
  401418:	b.ne	401434 <ferror@plt+0x1b4>  // b.any
  40141c:	bl	4012f4 <ferror@plt+0x74>
  401420:	adrp	x0, 41b000 <ferror@plt+0x19d80>
  401424:	add	x0, x0, #0x180
  401428:	mov	w1, #0x1                   	// #1
  40142c:	strb	w1, [x0]
  401430:	b	401438 <ferror@plt+0x1b8>
  401434:	nop
  401438:	ldp	x29, x30, [sp], #16
  40143c:	ret
  401440:	stp	x29, x30, [sp, #-16]!
  401444:	mov	x29, sp
  401448:	bl	401368 <ferror@plt+0xe8>
  40144c:	nop
  401450:	ldp	x29, x30, [sp], #16
  401454:	ret
  401458:	sub	sp, sp, #0x30
  40145c:	stp	x29, x30, [sp, #32]
  401460:	add	x29, sp, #0x20
  401464:	stur	w0, [x29, #-4]
  401468:	stur	w1, [x29, #-8]
  40146c:	ldur	w8, [x29, #-8]
  401470:	cbnz	w8, 401480 <ferror@plt+0x200>
  401474:	fmov	d0, #1.000000000000000000e+00
  401478:	str	d0, [sp, #16]
  40147c:	b	4014ac <ferror@plt+0x22c>
  401480:	ldur	s0, [x29, #-4]
  401484:	mov	v1.16b, v0.16b
  401488:	ucvtf	d1, d1
  40148c:	ldur	w0, [x29, #-4]
  401490:	ldur	w8, [x29, #-8]
  401494:	subs	w1, w8, #0x1
  401498:	str	d1, [sp, #8]
  40149c:	bl	401458 <ferror@plt+0x1d8>
  4014a0:	ldr	d1, [sp, #8]
  4014a4:	fmul	d0, d1, d0
  4014a8:	str	d0, [sp, #16]
  4014ac:	ldr	d0, [sp, #16]
  4014b0:	ldp	x29, x30, [sp, #32]
  4014b4:	add	sp, sp, #0x30
  4014b8:	ret
  4014bc:	stp	x29, x30, [sp, #-32]!
  4014c0:	str	x28, [sp, #16]
  4014c4:	mov	x29, sp
  4014c8:	sub	sp, sp, #0x2b0
  4014cc:	mov	w8, #0x2400                	// #9216
  4014d0:	movk	w8, #0x4974, lsl #16
  4014d4:	fmov	s0, w8
  4014d8:	adrp	x9, 41b000 <ferror@plt+0x19d80>
  4014dc:	add	x9, x9, #0x150
  4014e0:	adrp	x10, 41b000 <ferror@plt+0x19d80>
  4014e4:	add	x10, x10, #0xf0
  4014e8:	mov	w8, #0x6                   	// #6
  4014ec:	adrp	x11, 40a000 <ferror@plt+0x8d80>
  4014f0:	add	x11, x11, #0x828
  4014f4:	adrp	x12, 40a000 <ferror@plt+0x8d80>
  4014f8:	add	x12, x12, #0x254
  4014fc:	adrp	x13, 40a000 <ferror@plt+0x8d80>
  401500:	add	x13, x13, #0x25e
  401504:	adrp	x14, 402000 <ferror@plt+0xd80>
  401508:	add	x14, x14, #0xe00
  40150c:	adrp	x15, 40a000 <ferror@plt+0x8d80>
  401510:	add	x15, x15, #0x827
  401514:	adrp	x16, 40a000 <ferror@plt+0x8d80>
  401518:	add	x16, x16, #0x3d0
  40151c:	adrp	x17, 40a000 <ferror@plt+0x8d80>
  401520:	add	x17, x17, #0x3da
  401524:	adrp	x18, 41b000 <ferror@plt+0x19d80>
  401528:	add	x18, x18, #0x100
  40152c:	stur	wzr, [x29, #-4]
  401530:	stur	w0, [x29, #-8]
  401534:	stur	x1, [x29, #-16]
  401538:	stur	wzr, [x29, #-24]
  40153c:	stur	wzr, [x29, #-28]
  401540:	stur	wzr, [x29, #-40]
  401544:	stur	s0, [x29, #-36]
  401548:	stur	wzr, [x29, #-32]
  40154c:	ldr	x9, [x9]
  401550:	str	x9, [x10]
  401554:	mov	w0, w8
  401558:	mov	x1, x11
  40155c:	str	x12, [sp, #320]
  401560:	str	x13, [sp, #312]
  401564:	str	x14, [sp, #304]
  401568:	str	x15, [sp, #296]
  40156c:	str	x16, [sp, #288]
  401570:	str	x17, [sp, #280]
  401574:	str	x18, [sp, #272]
  401578:	bl	401270 <setlocale@plt>
  40157c:	ldr	x9, [sp, #320]
  401580:	mov	x0, x9
  401584:	ldr	x1, [sp, #312]
  401588:	bl	401190 <bindtextdomain@plt>
  40158c:	ldr	x9, [sp, #320]
  401590:	mov	x0, x9
  401594:	bl	4011d0 <textdomain@plt>
  401598:	ldr	x9, [sp, #304]
  40159c:	mov	x0, x9
  4015a0:	bl	409c40 <ferror@plt+0x89c0>
  4015a4:	ldur	w0, [x29, #-8]
  4015a8:	ldur	x1, [x29, #-16]
  4015ac:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  4015b0:	add	x2, x2, #0x270
  4015b4:	adrp	x3, 409000 <ferror@plt+0x7d80>
  4015b8:	add	x3, x3, #0xf48
  4015bc:	mov	x8, xzr
  4015c0:	mov	x4, x8
  4015c4:	bl	4011e0 <getopt_long@plt>
  4015c8:	stur	w0, [x29, #-20]
  4015cc:	mov	w9, #0xffffffff            	// #-1
  4015d0:	cmp	w0, w9
  4015d4:	b.eq	4018dc <ferror@plt+0x65c>  // b.none
  4015d8:	ldur	w8, [x29, #-20]
  4015dc:	subs	w8, w8, #0x56
  4015e0:	mov	w9, w8
  4015e4:	ubfx	x9, x9, #0, #32
  4015e8:	cmp	x9, #0xb2
  4015ec:	str	x9, [sp, #264]
  4015f0:	b.hi	4018c8 <ferror@plt+0x648>  // b.pmore
  4015f4:	adrp	x8, 409000 <ferror@plt+0x7d80>
  4015f8:	add	x8, x8, #0xc78
  4015fc:	ldr	x11, [sp, #264]
  401600:	ldrsw	x10, [x8, x11, lsl #2]
  401604:	add	x9, x8, x10
  401608:	br	x9
  40160c:	sub	x0, x29, #0x1c
  401610:	bl	402044 <ferror@plt+0xdc4>
  401614:	mov	w8, #0x1                   	// #1
  401618:	stur	w8, [x29, #-40]
  40161c:	b	4018d8 <ferror@plt+0x658>
  401620:	sub	x0, x29, #0x1c
  401624:	bl	402044 <ferror@plt+0xdc4>
  401628:	mov	w8, #0x2                   	// #2
  40162c:	stur	w8, [x29, #-40]
  401630:	b	4018d8 <ferror@plt+0x658>
  401634:	sub	x0, x29, #0x1c
  401638:	bl	402044 <ferror@plt+0xdc4>
  40163c:	mov	w8, #0x3                   	// #3
  401640:	stur	w8, [x29, #-40]
  401644:	b	4018d8 <ferror@plt+0x658>
  401648:	sub	x0, x29, #0x1c
  40164c:	bl	402044 <ferror@plt+0xdc4>
  401650:	mov	w8, #0x4                   	// #4
  401654:	stur	w8, [x29, #-40]
  401658:	b	4018d8 <ferror@plt+0x658>
  40165c:	sub	x0, x29, #0x1c
  401660:	bl	402044 <ferror@plt+0xdc4>
  401664:	mov	w8, #0x5                   	// #5
  401668:	stur	w8, [x29, #-40]
  40166c:	b	4018d8 <ferror@plt+0x658>
  401670:	sub	x0, x29, #0x1c
  401674:	bl	402044 <ferror@plt+0xdc4>
  401678:	mov	w8, #0x6                   	// #6
  40167c:	stur	w8, [x29, #-40]
  401680:	b	4018d8 <ferror@plt+0x658>
  401684:	sub	x0, x29, #0x1c
  401688:	bl	402044 <ferror@plt+0xdc4>
  40168c:	mov	w8, #0x2                   	// #2
  401690:	stur	w8, [x29, #-40]
  401694:	ldur	w8, [x29, #-24]
  401698:	orr	w8, w8, #0x20
  40169c:	stur	w8, [x29, #-24]
  4016a0:	b	4018d8 <ferror@plt+0x658>
  4016a4:	sub	x0, x29, #0x1c
  4016a8:	bl	402044 <ferror@plt+0xdc4>
  4016ac:	mov	w8, #0x3                   	// #3
  4016b0:	stur	w8, [x29, #-40]
  4016b4:	ldur	w8, [x29, #-24]
  4016b8:	orr	w8, w8, #0x20
  4016bc:	stur	w8, [x29, #-24]
  4016c0:	b	4018d8 <ferror@plt+0x658>
  4016c4:	sub	x0, x29, #0x1c
  4016c8:	bl	402044 <ferror@plt+0xdc4>
  4016cc:	mov	w8, #0x4                   	// #4
  4016d0:	stur	w8, [x29, #-40]
  4016d4:	ldur	w8, [x29, #-24]
  4016d8:	orr	w8, w8, #0x20
  4016dc:	stur	w8, [x29, #-24]
  4016e0:	b	4018d8 <ferror@plt+0x658>
  4016e4:	sub	x0, x29, #0x1c
  4016e8:	bl	402044 <ferror@plt+0xdc4>
  4016ec:	mov	w8, #0x5                   	// #5
  4016f0:	stur	w8, [x29, #-40]
  4016f4:	ldur	w8, [x29, #-24]
  4016f8:	orr	w8, w8, #0x20
  4016fc:	stur	w8, [x29, #-24]
  401700:	b	4018d8 <ferror@plt+0x658>
  401704:	sub	x0, x29, #0x1c
  401708:	bl	402044 <ferror@plt+0xdc4>
  40170c:	mov	w8, #0x6                   	// #6
  401710:	stur	w8, [x29, #-40]
  401714:	ldur	w8, [x29, #-24]
  401718:	orr	w8, w8, #0x20
  40171c:	stur	w8, [x29, #-24]
  401720:	b	4018d8 <ferror@plt+0x658>
  401724:	ldur	w8, [x29, #-24]
  401728:	orr	w8, w8, #0x2
  40172c:	stur	w8, [x29, #-24]
  401730:	b	4018d8 <ferror@plt+0x658>
  401734:	ldur	w8, [x29, #-24]
  401738:	orr	w8, w8, #0x20
  40173c:	stur	w8, [x29, #-24]
  401740:	b	4018d8 <ferror@plt+0x658>
  401744:	ldur	w8, [x29, #-24]
  401748:	orr	w8, w8, #0x4
  40174c:	stur	w8, [x29, #-24]
  401750:	b	4018d8 <ferror@plt+0x658>
  401754:	ldur	w8, [x29, #-24]
  401758:	orr	w8, w8, #0x10
  40175c:	stur	w8, [x29, #-24]
  401760:	b	4018d8 <ferror@plt+0x658>
  401764:	ldur	w8, [x29, #-24]
  401768:	orr	w8, w8, #0x40
  40176c:	stur	w8, [x29, #-24]
  401770:	bl	401240 <__errno_location@plt>
  401774:	str	wzr, [x0]
  401778:	ldr	x9, [sp, #272]
  40177c:	ldr	x0, [x9]
  401780:	adrp	x1, 40a000 <ferror@plt+0x8d80>
  401784:	add	x1, x1, #0x27e
  401788:	bl	4029e0 <ferror@plt+0x1760>
  40178c:	mov	x9, #0x848000000000        	// #145685290680320
  401790:	movk	x9, #0x412e, lsl #48
  401794:	fmov	d1, x9
  401798:	fmul	d0, d1, d0
  40179c:	fcvt	s2, d0
  4017a0:	stur	s2, [x29, #-36]
  4017a4:	ldur	s2, [x29, #-36]
  4017a8:	fmov	s3, #1.000000000000000000e+00
  4017ac:	fcmp	s2, s3
  4017b0:	cset	w8, mi  // mi = first
  4017b4:	tbnz	w8, #0, 4017bc <ferror@plt+0x53c>
  4017b8:	b	4017ec <ferror@plt+0x56c>
  4017bc:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  4017c0:	add	x0, x0, #0x296
  4017c4:	bl	401250 <gettext@plt>
  4017c8:	ldr	x8, [sp, #272]
  4017cc:	ldr	x3, [x8]
  4017d0:	mov	w9, #0x1                   	// #1
  4017d4:	str	x0, [sp, #256]
  4017d8:	mov	w0, w9
  4017dc:	mov	w9, wzr
  4017e0:	mov	w1, w9
  4017e4:	ldr	x2, [sp, #256]
  4017e8:	bl	401120 <error@plt>
  4017ec:	b	4018d8 <ferror@plt+0x658>
  4017f0:	ldur	w8, [x29, #-24]
  4017f4:	orr	w8, w8, #0x40
  4017f8:	stur	w8, [x29, #-24]
  4017fc:	ldur	w8, [x29, #-24]
  401800:	orr	w8, w8, #0x80
  401804:	stur	w8, [x29, #-24]
  401808:	ldr	x9, [sp, #272]
  40180c:	ldr	x0, [x9]
  401810:	adrp	x10, 40a000 <ferror@plt+0x8d80>
  401814:	add	x10, x10, #0x2c3
  401818:	str	x0, [sp, #248]
  40181c:	mov	x0, x10
  401820:	bl	401250 <gettext@plt>
  401824:	ldr	x9, [sp, #248]
  401828:	str	x0, [sp, #240]
  40182c:	mov	x0, x9
  401830:	ldr	x1, [sp, #240]
  401834:	bl	402868 <ferror@plt+0x15e8>
  401838:	stur	w0, [x29, #-32]
  40183c:	ldur	w8, [x29, #-32]
  401840:	cmp	w8, #0x1
  401844:	b.ge	401874 <ferror@plt+0x5f4>  // b.tcont
  401848:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  40184c:	add	x0, x0, #0x2e2
  401850:	bl	401250 <gettext@plt>
  401854:	ldr	x8, [sp, #272]
  401858:	ldr	x3, [x8]
  40185c:	mov	w9, #0x1                   	// #1
  401860:	str	x0, [sp, #232]
  401864:	mov	w0, w9
  401868:	mov	w1, #0x22                  	// #34
  40186c:	ldr	x2, [sp, #232]
  401870:	bl	401120 <error@plt>
  401874:	b	4018d8 <ferror@plt+0x658>
  401878:	ldur	w8, [x29, #-24]
  40187c:	orr	w8, w8, #0x8
  401880:	stur	w8, [x29, #-24]
  401884:	b	4018d8 <ferror@plt+0x658>
  401888:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  40188c:	add	x8, x8, #0x108
  401890:	ldr	x0, [x8]
  401894:	bl	4020a0 <ferror@plt+0xe20>
  401898:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  40189c:	add	x0, x0, #0x307
  4018a0:	bl	401250 <gettext@plt>
  4018a4:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  4018a8:	add	x8, x8, #0x150
  4018ac:	ldr	x1, [x8]
  4018b0:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  4018b4:	add	x2, x2, #0x313
  4018b8:	bl	401230 <printf@plt>
  4018bc:	mov	w9, wzr
  4018c0:	mov	w0, w9
  4018c4:	bl	401110 <exit@plt>
  4018c8:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  4018cc:	add	x8, x8, #0xf8
  4018d0:	ldr	x0, [x8]
  4018d4:	bl	4020a0 <ferror@plt+0xe20>
  4018d8:	b	4015a4 <ferror@plt+0x324>
  4018dc:	bl	401140 <meminfo@plt>
  4018e0:	ldur	w8, [x29, #-24]
  4018e4:	and	w8, w8, #0x8
  4018e8:	cbz	w8, 401900 <ferror@plt+0x680>
  4018ec:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  4018f0:	add	x0, x0, #0x324
  4018f4:	bl	401250 <gettext@plt>
  4018f8:	bl	401230 <printf@plt>
  4018fc:	b	401910 <ferror@plt+0x690>
  401900:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  401904:	add	x0, x0, #0x380
  401908:	bl	401250 <gettext@plt>
  40190c:	bl	401230 <printf@plt>
  401910:	ldr	x0, [sp, #296]
  401914:	bl	401230 <printf@plt>
  401918:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  40191c:	add	x8, x8, #0x3d5
  401920:	mov	x0, x8
  401924:	bl	401250 <gettext@plt>
  401928:	ldr	x8, [sp, #288]
  40192c:	str	x0, [sp, #224]
  401930:	mov	x0, x8
  401934:	ldr	x1, [sp, #224]
  401938:	bl	401230 <printf@plt>
  40193c:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401940:	add	x8, x8, #0x178
  401944:	ldr	x8, [x8]
  401948:	ldur	w1, [x29, #-24]
  40194c:	ldur	x9, [x29, #-40]
  401950:	stur	x9, [x29, #-56]
  401954:	ldur	w10, [x29, #-32]
  401958:	stur	w10, [x29, #-48]
  40195c:	ldur	x2, [x29, #-56]
  401960:	ldur	x3, [x29, #-48]
  401964:	mov	x0, x8
  401968:	bl	40246c <ferror@plt+0x11ec>
  40196c:	ldr	x8, [sp, #280]
  401970:	str	x0, [sp, #216]
  401974:	mov	x0, x8
  401978:	ldr	x1, [sp, #216]
  40197c:	bl	401230 <printf@plt>
  401980:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401984:	add	x8, x8, #0x148
  401988:	ldr	x8, [x8]
  40198c:	ldur	w1, [x29, #-24]
  401990:	ldur	x9, [x29, #-40]
  401994:	stur	x9, [x29, #-72]
  401998:	ldur	w10, [x29, #-32]
  40199c:	stur	w10, [x29, #-64]
  4019a0:	ldur	x2, [x29, #-72]
  4019a4:	ldur	x3, [x29, #-64]
  4019a8:	mov	x0, x8
  4019ac:	bl	40246c <ferror@plt+0x11ec>
  4019b0:	ldr	x8, [sp, #280]
  4019b4:	str	x0, [sp, #208]
  4019b8:	mov	x0, x8
  4019bc:	ldr	x1, [sp, #208]
  4019c0:	bl	401230 <printf@plt>
  4019c4:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  4019c8:	add	x8, x8, #0x160
  4019cc:	ldr	x8, [x8]
  4019d0:	ldur	w1, [x29, #-24]
  4019d4:	ldur	x9, [x29, #-40]
  4019d8:	stur	x9, [x29, #-88]
  4019dc:	ldur	w10, [x29, #-32]
  4019e0:	stur	w10, [x29, #-80]
  4019e4:	ldur	x2, [x29, #-88]
  4019e8:	ldur	x3, [x29, #-80]
  4019ec:	mov	x0, x8
  4019f0:	bl	40246c <ferror@plt+0x11ec>
  4019f4:	ldr	x8, [sp, #280]
  4019f8:	str	x0, [sp, #200]
  4019fc:	mov	x0, x8
  401a00:	ldr	x1, [sp, #200]
  401a04:	bl	401230 <printf@plt>
  401a08:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401a0c:	add	x8, x8, #0x130
  401a10:	ldr	x8, [x8]
  401a14:	ldur	w1, [x29, #-24]
  401a18:	ldur	x9, [x29, #-40]
  401a1c:	stur	x9, [x29, #-104]
  401a20:	ldur	w10, [x29, #-32]
  401a24:	stur	w10, [x29, #-96]
  401a28:	ldur	x2, [x29, #-104]
  401a2c:	ldur	x3, [x29, #-96]
  401a30:	mov	x0, x8
  401a34:	bl	40246c <ferror@plt+0x11ec>
  401a38:	ldr	x8, [sp, #280]
  401a3c:	str	x0, [sp, #192]
  401a40:	mov	x0, x8
  401a44:	ldr	x1, [sp, #192]
  401a48:	bl	401230 <printf@plt>
  401a4c:	ldur	w10, [x29, #-24]
  401a50:	and	w10, w10, #0x8
  401a54:	cbz	w10, 401ae0 <ferror@plt+0x860>
  401a58:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401a5c:	add	x8, x8, #0x110
  401a60:	ldr	x0, [x8]
  401a64:	ldur	w1, [x29, #-24]
  401a68:	ldur	x8, [x29, #-40]
  401a6c:	stur	x8, [x29, #-120]
  401a70:	ldur	w9, [x29, #-32]
  401a74:	stur	w9, [x29, #-112]
  401a78:	ldur	x2, [x29, #-120]
  401a7c:	ldur	x3, [x29, #-112]
  401a80:	bl	40246c <ferror@plt+0x11ec>
  401a84:	ldr	x8, [sp, #280]
  401a88:	str	x0, [sp, #184]
  401a8c:	mov	x0, x8
  401a90:	ldr	x1, [sp, #184]
  401a94:	bl	401230 <printf@plt>
  401a98:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401a9c:	add	x8, x8, #0x140
  401aa0:	ldr	x8, [x8]
  401aa4:	ldur	w1, [x29, #-24]
  401aa8:	ldur	x10, [x29, #-40]
  401aac:	stur	x10, [x29, #-136]
  401ab0:	ldur	w9, [x29, #-32]
  401ab4:	stur	w9, [x29, #-128]
  401ab8:	ldur	x2, [x29, #-136]
  401abc:	ldur	x3, [x29, #-128]
  401ac0:	mov	x0, x8
  401ac4:	bl	40246c <ferror@plt+0x11ec>
  401ac8:	ldr	x8, [sp, #280]
  401acc:	str	x0, [sp, #176]
  401ad0:	mov	x0, x8
  401ad4:	ldr	x1, [sp, #176]
  401ad8:	bl	401230 <printf@plt>
  401adc:	b	401b30 <ferror@plt+0x8b0>
  401ae0:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401ae4:	add	x8, x8, #0x110
  401ae8:	ldr	x8, [x8]
  401aec:	adrp	x9, 41b000 <ferror@plt+0x19d80>
  401af0:	add	x9, x9, #0x140
  401af4:	ldr	x9, [x9]
  401af8:	add	x0, x8, x9
  401afc:	ldur	w1, [x29, #-24]
  401b00:	ldur	x8, [x29, #-40]
  401b04:	stur	x8, [x29, #-152]
  401b08:	ldur	w10, [x29, #-32]
  401b0c:	stur	w10, [x29, #-144]
  401b10:	ldur	x2, [x29, #-152]
  401b14:	ldur	x3, [x29, #-144]
  401b18:	bl	40246c <ferror@plt+0x11ec>
  401b1c:	ldr	x8, [sp, #280]
  401b20:	str	x0, [sp, #168]
  401b24:	mov	x0, x8
  401b28:	ldr	x1, [sp, #168]
  401b2c:	bl	401230 <printf@plt>
  401b30:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401b34:	add	x8, x8, #0x120
  401b38:	ldr	x0, [x8]
  401b3c:	ldur	w1, [x29, #-24]
  401b40:	ldur	x8, [x29, #-40]
  401b44:	stur	x8, [x29, #-168]
  401b48:	ldur	w9, [x29, #-32]
  401b4c:	stur	w9, [x29, #-160]
  401b50:	ldur	x2, [x29, #-168]
  401b54:	ldur	x3, [x29, #-160]
  401b58:	bl	40246c <ferror@plt+0x11ec>
  401b5c:	ldr	x8, [sp, #280]
  401b60:	str	x0, [sp, #160]
  401b64:	mov	x0, x8
  401b68:	ldr	x1, [sp, #160]
  401b6c:	bl	401230 <printf@plt>
  401b70:	ldr	x8, [sp, #296]
  401b74:	mov	x0, x8
  401b78:	bl	401230 <printf@plt>
  401b7c:	ldur	w9, [x29, #-24]
  401b80:	and	w9, w9, #0x4
  401b84:	cbz	w9, 401d9c <ferror@plt+0xb1c>
  401b88:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  401b8c:	add	x0, x0, #0x3e0
  401b90:	bl	401250 <gettext@plt>
  401b94:	ldr	x8, [sp, #288]
  401b98:	str	x0, [sp, #152]
  401b9c:	mov	x0, x8
  401ba0:	ldr	x1, [sp, #152]
  401ba4:	bl	401230 <printf@plt>
  401ba8:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401bac:	add	x8, x8, #0x170
  401bb0:	ldr	x9, [x8]
  401bb4:	ldur	w1, [x29, #-24]
  401bb8:	ldur	x10, [x29, #-40]
  401bbc:	stur	x10, [x29, #-184]
  401bc0:	ldur	w11, [x29, #-32]
  401bc4:	stur	w11, [x29, #-176]
  401bc8:	ldur	x2, [x29, #-184]
  401bcc:	ldur	x3, [x29, #-176]
  401bd0:	mov	x0, x9
  401bd4:	str	x8, [sp, #144]
  401bd8:	bl	40246c <ferror@plt+0x11ec>
  401bdc:	ldr	x8, [sp, #280]
  401be0:	str	x0, [sp, #136]
  401be4:	mov	x0, x8
  401be8:	ldr	x1, [sp, #136]
  401bec:	bl	401230 <printf@plt>
  401bf0:	ldr	x8, [sp, #144]
  401bf4:	ldr	x9, [x8]
  401bf8:	adrp	x10, 41b000 <ferror@plt+0x19d80>
  401bfc:	add	x10, x10, #0xe8
  401c00:	ldr	x12, [x10]
  401c04:	subs	x9, x9, x12
  401c08:	ldur	w1, [x29, #-24]
  401c0c:	ldur	x12, [x29, #-40]
  401c10:	stur	x12, [x29, #-200]
  401c14:	ldur	w11, [x29, #-32]
  401c18:	stur	w11, [x29, #-192]
  401c1c:	ldur	x2, [x29, #-200]
  401c20:	ldur	x3, [x29, #-192]
  401c24:	mov	x0, x9
  401c28:	str	x10, [sp, #128]
  401c2c:	bl	40246c <ferror@plt+0x11ec>
  401c30:	ldr	x8, [sp, #280]
  401c34:	str	x0, [sp, #120]
  401c38:	mov	x0, x8
  401c3c:	ldr	x1, [sp, #120]
  401c40:	bl	401230 <printf@plt>
  401c44:	ldr	x8, [sp, #128]
  401c48:	ldr	x9, [x8]
  401c4c:	ldur	w1, [x29, #-24]
  401c50:	ldur	x10, [x29, #-40]
  401c54:	stur	x10, [x29, #-216]
  401c58:	ldur	w11, [x29, #-32]
  401c5c:	stur	w11, [x29, #-208]
  401c60:	ldur	x2, [x29, #-216]
  401c64:	ldur	x3, [x29, #-208]
  401c68:	mov	x0, x9
  401c6c:	bl	40246c <ferror@plt+0x11ec>
  401c70:	ldr	x8, [sp, #280]
  401c74:	str	x0, [sp, #112]
  401c78:	mov	x0, x8
  401c7c:	ldr	x1, [sp, #112]
  401c80:	bl	401230 <printf@plt>
  401c84:	ldr	x8, [sp, #296]
  401c88:	mov	x0, x8
  401c8c:	bl	401230 <printf@plt>
  401c90:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  401c94:	add	x8, x8, #0x3e5
  401c98:	mov	x0, x8
  401c9c:	bl	401250 <gettext@plt>
  401ca0:	ldr	x8, [sp, #288]
  401ca4:	str	x0, [sp, #104]
  401ca8:	mov	x0, x8
  401cac:	ldr	x1, [sp, #104]
  401cb0:	bl	401230 <printf@plt>
  401cb4:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401cb8:	add	x8, x8, #0x138
  401cbc:	ldr	x9, [x8]
  401cc0:	ldur	w1, [x29, #-24]
  401cc4:	ldur	x10, [x29, #-40]
  401cc8:	stur	x10, [x29, #-232]
  401ccc:	ldur	w11, [x29, #-32]
  401cd0:	stur	w11, [x29, #-224]
  401cd4:	ldur	x2, [x29, #-232]
  401cd8:	ldur	x3, [x29, #-224]
  401cdc:	mov	x0, x9
  401ce0:	str	x8, [sp, #96]
  401ce4:	bl	40246c <ferror@plt+0x11ec>
  401ce8:	ldr	x8, [sp, #280]
  401cec:	str	x0, [sp, #88]
  401cf0:	mov	x0, x8
  401cf4:	ldr	x1, [sp, #88]
  401cf8:	bl	401230 <printf@plt>
  401cfc:	ldr	x8, [sp, #96]
  401d00:	ldr	x9, [x8]
  401d04:	adrp	x10, 41b000 <ferror@plt+0x19d80>
  401d08:	add	x10, x10, #0x118
  401d0c:	ldr	x12, [x10]
  401d10:	subs	x9, x9, x12
  401d14:	ldur	w1, [x29, #-24]
  401d18:	ldur	x12, [x29, #-40]
  401d1c:	stur	x12, [x29, #-248]
  401d20:	ldur	w11, [x29, #-32]
  401d24:	stur	w11, [x29, #-240]
  401d28:	ldur	x2, [x29, #-248]
  401d2c:	ldur	x3, [x29, #-240]
  401d30:	mov	x0, x9
  401d34:	str	x10, [sp, #80]
  401d38:	bl	40246c <ferror@plt+0x11ec>
  401d3c:	ldr	x8, [sp, #280]
  401d40:	str	x0, [sp, #72]
  401d44:	mov	x0, x8
  401d48:	ldr	x1, [sp, #72]
  401d4c:	bl	401230 <printf@plt>
  401d50:	ldr	x8, [sp, #80]
  401d54:	ldr	x9, [x8]
  401d58:	ldur	w1, [x29, #-24]
  401d5c:	ldur	x10, [x29, #-40]
  401d60:	str	x10, [sp, #424]
  401d64:	ldur	w11, [x29, #-32]
  401d68:	str	w11, [sp, #432]
  401d6c:	ldr	x2, [sp, #424]
  401d70:	ldr	x3, [sp, #432]
  401d74:	mov	x0, x9
  401d78:	bl	40246c <ferror@plt+0x11ec>
  401d7c:	ldr	x8, [sp, #280]
  401d80:	str	x0, [sp, #64]
  401d84:	mov	x0, x8
  401d88:	ldr	x1, [sp, #64]
  401d8c:	bl	401230 <printf@plt>
  401d90:	ldr	x8, [sp, #296]
  401d94:	mov	x0, x8
  401d98:	bl	401230 <printf@plt>
  401d9c:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  401da0:	add	x0, x0, #0x3eb
  401da4:	bl	401250 <gettext@plt>
  401da8:	ldr	x8, [sp, #288]
  401dac:	str	x0, [sp, #56]
  401db0:	mov	x0, x8
  401db4:	ldr	x1, [sp, #56]
  401db8:	bl	401230 <printf@plt>
  401dbc:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401dc0:	add	x8, x8, #0x168
  401dc4:	ldr	x8, [x8]
  401dc8:	ldur	w1, [x29, #-24]
  401dcc:	ldur	x9, [x29, #-40]
  401dd0:	str	x9, [sp, #408]
  401dd4:	ldur	w10, [x29, #-32]
  401dd8:	str	w10, [sp, #416]
  401ddc:	ldr	x2, [sp, #408]
  401de0:	ldr	x3, [sp, #416]
  401de4:	mov	x0, x8
  401de8:	bl	40246c <ferror@plt+0x11ec>
  401dec:	ldr	x8, [sp, #280]
  401df0:	str	x0, [sp, #48]
  401df4:	mov	x0, x8
  401df8:	ldr	x1, [sp, #48]
  401dfc:	bl	401230 <printf@plt>
  401e00:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401e04:	add	x8, x8, #0x128
  401e08:	ldr	x8, [x8]
  401e0c:	ldur	w1, [x29, #-24]
  401e10:	ldur	x9, [x29, #-40]
  401e14:	str	x9, [sp, #392]
  401e18:	ldur	w10, [x29, #-32]
  401e1c:	str	w10, [sp, #400]
  401e20:	ldr	x2, [sp, #392]
  401e24:	ldr	x3, [sp, #400]
  401e28:	mov	x0, x8
  401e2c:	bl	40246c <ferror@plt+0x11ec>
  401e30:	ldr	x8, [sp, #280]
  401e34:	str	x0, [sp, #40]
  401e38:	mov	x0, x8
  401e3c:	ldr	x1, [sp, #40]
  401e40:	bl	401230 <printf@plt>
  401e44:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401e48:	add	x8, x8, #0x158
  401e4c:	ldr	x8, [x8]
  401e50:	ldur	w1, [x29, #-24]
  401e54:	ldur	x9, [x29, #-40]
  401e58:	str	x9, [sp, #376]
  401e5c:	ldur	w10, [x29, #-32]
  401e60:	str	w10, [sp, #384]
  401e64:	ldr	x2, [sp, #376]
  401e68:	ldr	x3, [sp, #384]
  401e6c:	mov	x0, x8
  401e70:	bl	40246c <ferror@plt+0x11ec>
  401e74:	ldr	x8, [sp, #280]
  401e78:	str	x0, [sp, #32]
  401e7c:	mov	x0, x8
  401e80:	ldr	x1, [sp, #32]
  401e84:	bl	401230 <printf@plt>
  401e88:	ldr	x8, [sp, #296]
  401e8c:	mov	x0, x8
  401e90:	bl	401230 <printf@plt>
  401e94:	ldur	w10, [x29, #-24]
  401e98:	and	w10, w10, #0x10
  401e9c:	cbz	w10, 401fc8 <ferror@plt+0xd48>
  401ea0:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  401ea4:	add	x0, x0, #0x3f1
  401ea8:	bl	401250 <gettext@plt>
  401eac:	ldr	x8, [sp, #288]
  401eb0:	str	x0, [sp, #24]
  401eb4:	mov	x0, x8
  401eb8:	ldr	x1, [sp, #24]
  401ebc:	bl	401230 <printf@plt>
  401ec0:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401ec4:	add	x8, x8, #0x178
  401ec8:	ldr	x8, [x8]
  401ecc:	adrp	x9, 41b000 <ferror@plt+0x19d80>
  401ed0:	add	x9, x9, #0x168
  401ed4:	ldr	x9, [x9]
  401ed8:	add	x8, x8, x9
  401edc:	ldur	w1, [x29, #-24]
  401ee0:	ldur	x9, [x29, #-40]
  401ee4:	str	x9, [sp, #360]
  401ee8:	ldur	w10, [x29, #-32]
  401eec:	str	w10, [sp, #368]
  401ef0:	ldr	x2, [sp, #360]
  401ef4:	ldr	x3, [sp, #368]
  401ef8:	mov	x0, x8
  401efc:	bl	40246c <ferror@plt+0x11ec>
  401f00:	ldr	x8, [sp, #280]
  401f04:	str	x0, [sp, #16]
  401f08:	mov	x0, x8
  401f0c:	ldr	x1, [sp, #16]
  401f10:	bl	401230 <printf@plt>
  401f14:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401f18:	add	x8, x8, #0x148
  401f1c:	ldr	x8, [x8]
  401f20:	adrp	x9, 41b000 <ferror@plt+0x19d80>
  401f24:	add	x9, x9, #0x128
  401f28:	ldr	x9, [x9]
  401f2c:	add	x8, x8, x9
  401f30:	ldur	w1, [x29, #-24]
  401f34:	ldur	x9, [x29, #-40]
  401f38:	str	x9, [sp, #344]
  401f3c:	ldur	w10, [x29, #-32]
  401f40:	str	w10, [sp, #352]
  401f44:	ldr	x2, [sp, #344]
  401f48:	ldr	x3, [sp, #352]
  401f4c:	mov	x0, x8
  401f50:	bl	40246c <ferror@plt+0x11ec>
  401f54:	ldr	x8, [sp, #280]
  401f58:	str	x0, [sp, #8]
  401f5c:	mov	x0, x8
  401f60:	ldr	x1, [sp, #8]
  401f64:	bl	401230 <printf@plt>
  401f68:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401f6c:	add	x8, x8, #0x160
  401f70:	ldr	x8, [x8]
  401f74:	adrp	x9, 41b000 <ferror@plt+0x19d80>
  401f78:	add	x9, x9, #0x158
  401f7c:	ldr	x9, [x9]
  401f80:	add	x8, x8, x9
  401f84:	ldur	w1, [x29, #-24]
  401f88:	ldur	x9, [x29, #-40]
  401f8c:	str	x9, [sp, #328]
  401f90:	ldur	w10, [x29, #-32]
  401f94:	str	w10, [sp, #336]
  401f98:	ldr	x2, [sp, #328]
  401f9c:	ldr	x3, [sp, #336]
  401fa0:	mov	x0, x8
  401fa4:	bl	40246c <ferror@plt+0x11ec>
  401fa8:	ldr	x8, [sp, #280]
  401fac:	str	x0, [sp]
  401fb0:	mov	x0, x8
  401fb4:	ldr	x1, [sp]
  401fb8:	bl	401230 <printf@plt>
  401fbc:	ldr	x8, [sp, #296]
  401fc0:	mov	x0, x8
  401fc4:	bl	401230 <printf@plt>
  401fc8:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  401fcc:	add	x8, x8, #0x108
  401fd0:	ldr	x0, [x8]
  401fd4:	bl	401210 <fflush@plt>
  401fd8:	ldur	w9, [x29, #-24]
  401fdc:	and	w9, w9, #0x80
  401fe0:	cbz	w9, 402008 <ferror@plt+0xd88>
  401fe4:	ldur	w8, [x29, #-32]
  401fe8:	subs	w8, w8, #0x1
  401fec:	stur	w8, [x29, #-32]
  401ff0:	ldur	w8, [x29, #-32]
  401ff4:	cmp	w8, #0x1
  401ff8:	b.ge	402008 <ferror@plt+0xd88>  // b.tcont
  401ffc:	mov	w8, wzr
  402000:	mov	w0, w8
  402004:	bl	401110 <exit@plt>
  402008:	ldur	w8, [x29, #-24]
  40200c:	and	w8, w8, #0x40
  402010:	cbz	w8, 40202c <ferror@plt+0xdac>
  402014:	ldr	x0, [sp, #296]
  402018:	bl	401230 <printf@plt>
  40201c:	ldur	s0, [x29, #-36]
  402020:	fcvtzu	w8, s0
  402024:	mov	w0, w8
  402028:	bl	401220 <usleep@plt>
  40202c:	ldur	w8, [x29, #-24]
  402030:	and	w8, w8, #0x40
  402034:	cbnz	w8, 4018dc <ferror@plt+0x65c>
  402038:	mov	w8, wzr
  40203c:	mov	w0, w8
  402040:	bl	401110 <exit@plt>
  402044:	sub	sp, sp, #0x20
  402048:	stp	x29, x30, [sp, #16]
  40204c:	add	x29, sp, #0x10
  402050:	str	x0, [sp, #8]
  402054:	ldr	x8, [sp, #8]
  402058:	ldr	w9, [x8]
  40205c:	cbz	w9, 402088 <ferror@plt+0xe08>
  402060:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  402064:	add	x0, x0, #0x3f8
  402068:	bl	401250 <gettext@plt>
  40206c:	mov	w8, #0x1                   	// #1
  402070:	str	x0, [sp]
  402074:	mov	w0, w8
  402078:	mov	w8, wzr
  40207c:	mov	w1, w8
  402080:	ldr	x2, [sp]
  402084:	bl	401120 <error@plt>
  402088:	ldr	x8, [sp, #8]
  40208c:	mov	w9, #0x1                   	// #1
  402090:	str	w9, [x8]
  402094:	ldp	x29, x30, [sp, #16]
  402098:	add	sp, sp, #0x20
  40209c:	ret
  4020a0:	sub	sp, sp, #0x180
  4020a4:	stp	x29, x30, [sp, #288]
  4020a8:	stp	x28, x27, [sp, #304]
  4020ac:	stp	x26, x25, [sp, #320]
  4020b0:	stp	x24, x23, [sp, #336]
  4020b4:	stp	x22, x21, [sp, #352]
  4020b8:	stp	x20, x19, [sp, #368]
  4020bc:	add	x29, sp, #0x120
  4020c0:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  4020c4:	add	x8, x8, #0x422
  4020c8:	adrp	x9, 40a000 <ferror@plt+0x8d80>
  4020cc:	add	x9, x9, #0x42b
  4020d0:	adrp	x10, 41b000 <ferror@plt+0x19d80>
  4020d4:	add	x10, x10, #0x150
  4020d8:	adrp	x11, 40a000 <ferror@plt+0x8d80>
  4020dc:	add	x11, x11, #0x43a
  4020e0:	adrp	x12, 40a000 <ferror@plt+0x8d80>
  4020e4:	add	x12, x12, #0x445
  4020e8:	adrp	x13, 40a000 <ferror@plt+0x8d80>
  4020ec:	add	x13, x13, #0x470
  4020f0:	adrp	x14, 40a000 <ferror@plt+0x8d80>
  4020f4:	add	x14, x14, #0x49f
  4020f8:	adrp	x15, 40a000 <ferror@plt+0x8d80>
  4020fc:	add	x15, x15, #0x4ce
  402100:	adrp	x16, 40a000 <ferror@plt+0x8d80>
  402104:	add	x16, x16, #0x4fd
  402108:	adrp	x17, 40a000 <ferror@plt+0x8d80>
  40210c:	add	x17, x17, #0x52c
  402110:	adrp	x18, 40a000 <ferror@plt+0x8d80>
  402114:	add	x18, x18, #0x55b
  402118:	adrp	x1, 40a000 <ferror@plt+0x8d80>
  40211c:	add	x1, x1, #0x58a
  402120:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402124:	add	x2, x2, #0x5b9
  402128:	adrp	x3, 40a000 <ferror@plt+0x8d80>
  40212c:	add	x3, x3, #0x5e8
  402130:	adrp	x4, 40a000 <ferror@plt+0x8d80>
  402134:	add	x4, x4, #0x617
  402138:	adrp	x5, 40a000 <ferror@plt+0x8d80>
  40213c:	add	x5, x5, #0x646
  402140:	adrp	x6, 40a000 <ferror@plt+0x8d80>
  402144:	add	x6, x6, #0x677
  402148:	adrp	x7, 40a000 <ferror@plt+0x8d80>
  40214c:	add	x7, x7, #0x6a9
  402150:	adrp	x19, 40a000 <ferror@plt+0x8d80>
  402154:	add	x19, x19, #0x6ec
  402158:	adrp	x20, 40a000 <ferror@plt+0x8d80>
  40215c:	add	x20, x20, #0x71c
  402160:	adrp	x21, 40a000 <ferror@plt+0x8d80>
  402164:	add	x21, x21, #0x752
  402168:	adrp	x22, 40a000 <ferror@plt+0x8d80>
  40216c:	add	x22, x22, #0x78b
  402170:	adrp	x23, 40a000 <ferror@plt+0x8d80>
  402174:	add	x23, x23, #0x827
  402178:	adrp	x24, 40a000 <ferror@plt+0x8d80>
  40217c:	add	x24, x24, #0x7ad
  402180:	adrp	x25, 40a000 <ferror@plt+0x8d80>
  402184:	add	x25, x25, #0x7d9
  402188:	adrp	x26, 40a000 <ferror@plt+0x8d80>
  40218c:	add	x26, x26, #0x80e
  402190:	adrp	x27, 40a000 <ferror@plt+0x8d80>
  402194:	add	x27, x27, #0x829
  402198:	adrp	x28, 41b000 <ferror@plt+0x19d80>
  40219c:	add	x28, x28, #0xf8
  4021a0:	mov	w30, #0x1                   	// #1
  4021a4:	stur	x8, [x29, #-24]
  4021a8:	mov	w8, wzr
  4021ac:	stur	x0, [x29, #-16]
  4021b0:	ldur	x0, [x29, #-24]
  4021b4:	stur	x9, [x29, #-32]
  4021b8:	stur	x10, [x29, #-40]
  4021bc:	stur	x11, [x29, #-48]
  4021c0:	stur	x12, [x29, #-56]
  4021c4:	stur	x13, [x29, #-64]
  4021c8:	stur	x14, [x29, #-72]
  4021cc:	stur	x15, [x29, #-80]
  4021d0:	stur	x16, [x29, #-88]
  4021d4:	stur	x17, [x29, #-96]
  4021d8:	stur	x18, [x29, #-104]
  4021dc:	stur	x1, [x29, #-112]
  4021e0:	stur	x2, [x29, #-120]
  4021e4:	stur	x3, [x29, #-128]
  4021e8:	stur	x4, [x29, #-136]
  4021ec:	str	x5, [sp, #144]
  4021f0:	str	x6, [sp, #136]
  4021f4:	str	x7, [sp, #128]
  4021f8:	str	x19, [sp, #120]
  4021fc:	str	x20, [sp, #112]
  402200:	str	x21, [sp, #104]
  402204:	str	x22, [sp, #96]
  402208:	str	x23, [sp, #88]
  40220c:	str	x24, [sp, #80]
  402210:	str	x25, [sp, #72]
  402214:	str	x26, [sp, #64]
  402218:	str	x27, [sp, #56]
  40221c:	str	x28, [sp, #48]
  402220:	str	w30, [sp, #44]
  402224:	str	w8, [sp, #40]
  402228:	bl	401250 <gettext@plt>
  40222c:	ldur	x1, [x29, #-16]
  402230:	bl	401100 <fputs@plt>
  402234:	ldur	x9, [x29, #-16]
  402238:	ldur	x10, [x29, #-32]
  40223c:	mov	x0, x10
  402240:	str	x9, [sp, #32]
  402244:	bl	401250 <gettext@plt>
  402248:	ldur	x9, [x29, #-40]
  40224c:	ldr	x2, [x9]
  402250:	ldr	x10, [sp, #32]
  402254:	str	x0, [sp, #24]
  402258:	mov	x0, x10
  40225c:	ldr	x1, [sp, #24]
  402260:	bl	401260 <fprintf@plt>
  402264:	ldur	x9, [x29, #-48]
  402268:	mov	x0, x9
  40226c:	bl	401250 <gettext@plt>
  402270:	ldur	x1, [x29, #-16]
  402274:	bl	401100 <fputs@plt>
  402278:	ldur	x9, [x29, #-56]
  40227c:	mov	x0, x9
  402280:	bl	401250 <gettext@plt>
  402284:	ldur	x1, [x29, #-16]
  402288:	bl	401100 <fputs@plt>
  40228c:	ldur	x9, [x29, #-64]
  402290:	mov	x0, x9
  402294:	bl	401250 <gettext@plt>
  402298:	ldur	x1, [x29, #-16]
  40229c:	bl	401100 <fputs@plt>
  4022a0:	ldur	x9, [x29, #-72]
  4022a4:	mov	x0, x9
  4022a8:	bl	401250 <gettext@plt>
  4022ac:	ldur	x1, [x29, #-16]
  4022b0:	bl	401100 <fputs@plt>
  4022b4:	ldur	x9, [x29, #-80]
  4022b8:	mov	x0, x9
  4022bc:	bl	401250 <gettext@plt>
  4022c0:	ldur	x1, [x29, #-16]
  4022c4:	bl	401100 <fputs@plt>
  4022c8:	ldur	x9, [x29, #-88]
  4022cc:	mov	x0, x9
  4022d0:	bl	401250 <gettext@plt>
  4022d4:	ldur	x1, [x29, #-16]
  4022d8:	bl	401100 <fputs@plt>
  4022dc:	ldur	x9, [x29, #-96]
  4022e0:	mov	x0, x9
  4022e4:	bl	401250 <gettext@plt>
  4022e8:	ldur	x1, [x29, #-16]
  4022ec:	bl	401100 <fputs@plt>
  4022f0:	ldur	x9, [x29, #-104]
  4022f4:	mov	x0, x9
  4022f8:	bl	401250 <gettext@plt>
  4022fc:	ldur	x1, [x29, #-16]
  402300:	bl	401100 <fputs@plt>
  402304:	ldur	x9, [x29, #-112]
  402308:	mov	x0, x9
  40230c:	bl	401250 <gettext@plt>
  402310:	ldur	x1, [x29, #-16]
  402314:	bl	401100 <fputs@plt>
  402318:	ldur	x9, [x29, #-120]
  40231c:	mov	x0, x9
  402320:	bl	401250 <gettext@plt>
  402324:	ldur	x1, [x29, #-16]
  402328:	bl	401100 <fputs@plt>
  40232c:	ldur	x9, [x29, #-128]
  402330:	mov	x0, x9
  402334:	bl	401250 <gettext@plt>
  402338:	ldur	x1, [x29, #-16]
  40233c:	bl	401100 <fputs@plt>
  402340:	ldur	x9, [x29, #-136]
  402344:	mov	x0, x9
  402348:	bl	401250 <gettext@plt>
  40234c:	ldur	x1, [x29, #-16]
  402350:	bl	401100 <fputs@plt>
  402354:	ldr	x9, [sp, #144]
  402358:	mov	x0, x9
  40235c:	bl	401250 <gettext@plt>
  402360:	ldur	x1, [x29, #-16]
  402364:	bl	401100 <fputs@plt>
  402368:	ldr	x9, [sp, #136]
  40236c:	mov	x0, x9
  402370:	bl	401250 <gettext@plt>
  402374:	ldur	x1, [x29, #-16]
  402378:	bl	401100 <fputs@plt>
  40237c:	ldr	x9, [sp, #128]
  402380:	mov	x0, x9
  402384:	bl	401250 <gettext@plt>
  402388:	ldur	x1, [x29, #-16]
  40238c:	bl	401100 <fputs@plt>
  402390:	ldr	x9, [sp, #120]
  402394:	mov	x0, x9
  402398:	bl	401250 <gettext@plt>
  40239c:	ldur	x1, [x29, #-16]
  4023a0:	bl	401100 <fputs@plt>
  4023a4:	ldr	x9, [sp, #112]
  4023a8:	mov	x0, x9
  4023ac:	bl	401250 <gettext@plt>
  4023b0:	ldur	x1, [x29, #-16]
  4023b4:	bl	401100 <fputs@plt>
  4023b8:	ldr	x9, [sp, #104]
  4023bc:	mov	x0, x9
  4023c0:	bl	401250 <gettext@plt>
  4023c4:	ldur	x1, [x29, #-16]
  4023c8:	bl	401100 <fputs@plt>
  4023cc:	ldr	x9, [sp, #96]
  4023d0:	mov	x0, x9
  4023d4:	bl	401250 <gettext@plt>
  4023d8:	ldur	x1, [x29, #-16]
  4023dc:	bl	401100 <fputs@plt>
  4023e0:	ldr	x9, [sp, #88]
  4023e4:	mov	x0, x9
  4023e8:	bl	401250 <gettext@plt>
  4023ec:	ldur	x1, [x29, #-16]
  4023f0:	bl	401100 <fputs@plt>
  4023f4:	ldr	x9, [sp, #80]
  4023f8:	mov	x0, x9
  4023fc:	bl	401250 <gettext@plt>
  402400:	ldur	x1, [x29, #-16]
  402404:	bl	401100 <fputs@plt>
  402408:	ldr	x9, [sp, #72]
  40240c:	mov	x0, x9
  402410:	bl	401250 <gettext@plt>
  402414:	ldur	x1, [x29, #-16]
  402418:	bl	401100 <fputs@plt>
  40241c:	ldur	x9, [x29, #-16]
  402420:	ldr	x10, [sp, #64]
  402424:	mov	x0, x10
  402428:	str	x9, [sp, #16]
  40242c:	bl	401250 <gettext@plt>
  402430:	ldr	x9, [sp, #16]
  402434:	str	x0, [sp, #8]
  402438:	mov	x0, x9
  40243c:	ldr	x1, [sp, #8]
  402440:	ldr	x2, [sp, #56]
  402444:	bl	401260 <fprintf@plt>
  402448:	ldur	x9, [x29, #-16]
  40244c:	ldr	x10, [sp, #48]
  402450:	ldr	x11, [x10]
  402454:	cmp	x9, x11
  402458:	ldr	w8, [sp, #44]
  40245c:	ldr	w9, [sp, #40]
  402460:	csel	w11, w8, w9, eq  // eq = none
  402464:	mov	w0, w11
  402468:	bl	401110 <exit@plt>
  40246c:	sub	sp, sp, #0x90
  402470:	stp	x29, x30, [sp, #128]
  402474:	add	x29, sp, #0x80
  402478:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  40247c:	add	x8, x8, #0x181
  402480:	stur	x2, [x29, #-40]
  402484:	stur	x3, [x29, #-32]
  402488:	ldur	x9, [x29, #-40]
  40248c:	stur	x9, [x29, #-24]
  402490:	ldur	w10, [x29, #-32]
  402494:	stur	w10, [x29, #-16]
  402498:	stur	x0, [x29, #-48]
  40249c:	stur	w1, [x29, #-52]
  4024a0:	ldur	w10, [x29, #-52]
  4024a4:	and	w10, w10, #0x20
  4024a8:	str	x8, [sp, #48]
  4024ac:	cbz	w10, 4024c0 <ferror@plt+0x1240>
  4024b0:	mov	w8, #0x447a0000            	// #1148846080
  4024b4:	fmov	s0, w8
  4024b8:	str	s0, [sp, #60]
  4024bc:	b	4024cc <ferror@plt+0x124c>
  4024c0:	mov	w8, #0x44800000            	// #1149239296
  4024c4:	fmov	s0, w8
  4024c8:	str	s0, [sp, #60]
  4024cc:	ldur	w8, [x29, #-24]
  4024d0:	cbnz	w8, 402504 <ferror@plt+0x1284>
  4024d4:	ldur	w8, [x29, #-52]
  4024d8:	and	w8, w8, #0x2
  4024dc:	cbnz	w8, 402504 <ferror@plt+0x1284>
  4024e0:	ldur	x3, [x29, #-48]
  4024e4:	ldr	x0, [sp, #48]
  4024e8:	mov	x1, #0x2000                	// #8192
  4024ec:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  4024f0:	add	x2, x2, #0x831
  4024f4:	bl	401170 <snprintf@plt>
  4024f8:	ldr	x8, [sp, #48]
  4024fc:	stur	x8, [x29, #-8]
  402500:	b	402858 <ferror@plt+0x15d8>
  402504:	ldur	w8, [x29, #-52]
  402508:	and	w8, w8, #0x2
  40250c:	cbnz	w8, 4025ac <ferror@plt+0x132c>
  402510:	ldur	w8, [x29, #-24]
  402514:	cmp	w8, #0x1
  402518:	b.ne	402548 <ferror@plt+0x12c8>  // b.any
  40251c:	ldur	x8, [x29, #-48]
  402520:	mov	x9, #0x400                 	// #1024
  402524:	mul	x3, x8, x9
  402528:	ldr	x0, [sp, #48]
  40252c:	mov	x1, #0x2000                	// #8192
  402530:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402534:	add	x2, x2, #0x835
  402538:	bl	401170 <snprintf@plt>
  40253c:	ldr	x8, [sp, #48]
  402540:	stur	x8, [x29, #-8]
  402544:	b	402858 <ferror@plt+0x15d8>
  402548:	ldur	w8, [x29, #-24]
  40254c:	cmp	w8, #0x1
  402550:	b.le	4025ac <ferror@plt+0x132c>
  402554:	ldur	x8, [x29, #-48]
  402558:	ucvtf	d0, x8
  40255c:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  402560:	fmov	d1, x8
  402564:	fmul	d0, d0, d1
  402568:	ldr	s2, [sp, #60]
  40256c:	fcvtzu	w0, s2
  402570:	ldur	w9, [x29, #-24]
  402574:	subs	w1, w9, #0x1
  402578:	str	d0, [sp, #40]
  40257c:	bl	401458 <ferror@plt+0x1d8>
  402580:	ldr	d1, [sp, #40]
  402584:	fdiv	d0, d1, d0
  402588:	fcvtzs	x3, d0
  40258c:	ldr	x0, [sp, #48]
  402590:	mov	x1, #0x2000                	// #8192
  402594:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402598:	add	x2, x2, #0x831
  40259c:	bl	401170 <snprintf@plt>
  4025a0:	ldr	x8, [sp, #48]
  4025a4:	stur	x8, [x29, #-8]
  4025a8:	b	402858 <ferror@plt+0x15d8>
  4025ac:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  4025b0:	add	x8, x8, #0xe0
  4025b4:	str	x8, [sp, #64]
  4025b8:	mov	w9, #0x1                   	// #1
  4025bc:	stur	w9, [x29, #-56]
  4025c0:	ldr	x8, [sp, #64]
  4025c4:	ldrb	w9, [x8]
  4025c8:	cbz	w9, 402850 <ferror@plt+0x15d0>
  4025cc:	ldur	w8, [x29, #-56]
  4025d0:	cmp	w8, #0x1
  4025d4:	str	w8, [sp, #36]
  4025d8:	b.eq	402604 <ferror@plt+0x1384>  // b.none
  4025dc:	b	4025e0 <ferror@plt+0x1360>
  4025e0:	ldr	w8, [sp, #36]
  4025e4:	subs	w9, w8, #0x2
  4025e8:	cmp	w9, #0x4
  4025ec:	b.ls	402648 <ferror@plt+0x13c8>  // b.plast
  4025f0:	b	4025f4 <ferror@plt+0x1374>
  4025f4:	ldr	w8, [sp, #36]
  4025f8:	cmp	w8, #0x7
  4025fc:	b.eq	402834 <ferror@plt+0x15b4>  // b.none
  402600:	b	402834 <ferror@plt+0x15b4>
  402604:	ldur	x8, [x29, #-48]
  402608:	mov	x9, #0x400                 	// #1024
  40260c:	mul	x3, x8, x9
  402610:	ldr	x8, [sp, #64]
  402614:	ldrb	w4, [x8]
  402618:	ldr	x0, [sp, #48]
  40261c:	mov	x1, #0x2000                	// #8192
  402620:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402624:	add	x2, x2, #0x83a
  402628:	bl	401170 <snprintf@plt>
  40262c:	mov	w10, #0x4                   	// #4
  402630:	cmp	w10, w0
  402634:	b.lt	402644 <ferror@plt+0x13c4>  // b.tstop
  402638:	ldr	x8, [sp, #48]
  40263c:	stur	x8, [x29, #-8]
  402640:	b	402858 <ferror@plt+0x15d8>
  402644:	b	402834 <ferror@plt+0x15b4>
  402648:	ldur	w8, [x29, #-52]
  40264c:	and	w8, w8, #0x20
  402650:	cbnz	w8, 402744 <ferror@plt+0x14c4>
  402654:	ldur	x8, [x29, #-48]
  402658:	mov	x9, #0x400                 	// #1024
  40265c:	udiv	x8, x8, x9
  402660:	ucvtf	s0, x8
  402664:	ldr	s1, [sp, #60]
  402668:	fmul	s0, s0, s1
  40266c:	fcvt	d2, s0
  402670:	ldr	s0, [sp, #60]
  402674:	fcvtzu	w0, s0
  402678:	ldur	w10, [x29, #-56]
  40267c:	subs	w1, w10, #0x2
  402680:	str	d2, [sp, #24]
  402684:	bl	401458 <ferror@plt+0x1d8>
  402688:	ldr	d2, [sp, #24]
  40268c:	fdiv	d0, d2, d0
  402690:	fcvt	s1, d0
  402694:	fcvt	d0, s1
  402698:	ldr	x8, [sp, #64]
  40269c:	ldrb	w3, [x8]
  4026a0:	ldr	x0, [sp, #48]
  4026a4:	mov	x1, #0x2000                	// #8192
  4026a8:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  4026ac:	add	x2, x2, #0x840
  4026b0:	bl	401170 <snprintf@plt>
  4026b4:	mov	w10, #0x5                   	// #5
  4026b8:	cmp	w10, w0
  4026bc:	b.lt	4026cc <ferror@plt+0x144c>  // b.tstop
  4026c0:	ldr	x8, [sp, #48]
  4026c4:	stur	x8, [x29, #-8]
  4026c8:	b	402858 <ferror@plt+0x15d8>
  4026cc:	ldur	x8, [x29, #-48]
  4026d0:	mov	x9, #0x400                 	// #1024
  4026d4:	udiv	x8, x8, x9
  4026d8:	ucvtf	s0, x8
  4026dc:	ldr	s1, [sp, #60]
  4026e0:	fmul	s0, s0, s1
  4026e4:	fcvt	d2, s0
  4026e8:	ldr	s0, [sp, #60]
  4026ec:	fcvtzu	w0, s0
  4026f0:	ldur	w10, [x29, #-56]
  4026f4:	subs	w1, w10, #0x2
  4026f8:	str	d2, [sp, #16]
  4026fc:	bl	401458 <ferror@plt+0x1d8>
  402700:	ldr	d2, [sp, #16]
  402704:	fdiv	d0, d2, d0
  402708:	fcvtzs	x3, d0
  40270c:	ldr	x8, [sp, #64]
  402710:	ldrb	w4, [x8]
  402714:	ldr	x0, [sp, #48]
  402718:	mov	x1, #0x2000                	// #8192
  40271c:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402720:	add	x2, x2, #0x848
  402724:	bl	401170 <snprintf@plt>
  402728:	mov	w10, #0x5                   	// #5
  40272c:	cmp	w10, w0
  402730:	b.lt	402740 <ferror@plt+0x14c0>  // b.tstop
  402734:	ldr	x8, [sp, #48]
  402738:	stur	x8, [x29, #-8]
  40273c:	b	402858 <ferror@plt+0x15d8>
  402740:	b	402830 <ferror@plt+0x15b0>
  402744:	ldur	x8, [x29, #-48]
  402748:	mov	x9, #0x400                 	// #1024
  40274c:	udiv	x8, x8, x9
  402750:	ucvtf	s0, x8
  402754:	ldr	s1, [sp, #60]
  402758:	fmul	s0, s0, s1
  40275c:	fcvt	d2, s0
  402760:	ldr	s0, [sp, #60]
  402764:	fcvtzu	w0, s0
  402768:	ldur	w10, [x29, #-56]
  40276c:	subs	w1, w10, #0x2
  402770:	str	d2, [sp, #8]
  402774:	bl	401458 <ferror@plt+0x1d8>
  402778:	ldr	d2, [sp, #8]
  40277c:	fdiv	d0, d2, d0
  402780:	fcvt	s1, d0
  402784:	fcvt	d0, s1
  402788:	ldr	x8, [sp, #64]
  40278c:	ldrb	w3, [x8]
  402790:	ldr	x0, [sp, #48]
  402794:	mov	x1, #0x2000                	// #8192
  402798:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  40279c:	add	x2, x2, #0x84f
  4027a0:	bl	401170 <snprintf@plt>
  4027a4:	mov	w10, #0x4                   	// #4
  4027a8:	cmp	w10, w0
  4027ac:	b.lt	4027bc <ferror@plt+0x153c>  // b.tstop
  4027b0:	ldr	x8, [sp, #48]
  4027b4:	stur	x8, [x29, #-8]
  4027b8:	b	402858 <ferror@plt+0x15d8>
  4027bc:	ldur	x8, [x29, #-48]
  4027c0:	mov	x9, #0x400                 	// #1024
  4027c4:	udiv	x8, x8, x9
  4027c8:	ucvtf	s0, x8
  4027cc:	ldr	s1, [sp, #60]
  4027d0:	fmul	s0, s0, s1
  4027d4:	fcvt	d2, s0
  4027d8:	ldr	s0, [sp, #60]
  4027dc:	fcvtzu	w0, s0
  4027e0:	ldur	w10, [x29, #-56]
  4027e4:	subs	w1, w10, #0x2
  4027e8:	str	d2, [sp]
  4027ec:	bl	401458 <ferror@plt+0x1d8>
  4027f0:	ldr	d2, [sp]
  4027f4:	fdiv	d0, d2, d0
  4027f8:	fcvtzs	x3, d0
  4027fc:	ldr	x8, [sp, #64]
  402800:	ldrb	w4, [x8]
  402804:	ldr	x0, [sp, #48]
  402808:	mov	x1, #0x2000                	// #8192
  40280c:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402810:	add	x2, x2, #0x83a
  402814:	bl	401170 <snprintf@plt>
  402818:	mov	w10, #0x4                   	// #4
  40281c:	cmp	w10, w0
  402820:	b.lt	402830 <ferror@plt+0x15b0>  // b.tstop
  402824:	ldr	x8, [sp, #48]
  402828:	stur	x8, [x29, #-8]
  40282c:	b	402858 <ferror@plt+0x15d8>
  402830:	b	402834 <ferror@plt+0x15b4>
  402834:	ldur	w8, [x29, #-56]
  402838:	add	w8, w8, #0x1
  40283c:	stur	w8, [x29, #-56]
  402840:	ldr	x9, [sp, #64]
  402844:	add	x9, x9, #0x1
  402848:	str	x9, [sp, #64]
  40284c:	b	4025c0 <ferror@plt+0x1340>
  402850:	ldr	x8, [sp, #48]
  402854:	stur	x8, [x29, #-8]
  402858:	ldur	x0, [x29, #-8]
  40285c:	ldp	x29, x30, [sp, #128]
  402860:	add	sp, sp, #0x90
  402864:	ret
  402868:	sub	sp, sp, #0x40
  40286c:	stp	x29, x30, [sp, #48]
  402870:	add	x29, sp, #0x30
  402874:	mov	x8, xzr
  402878:	stur	x0, [x29, #-16]
  40287c:	str	x1, [sp, #24]
  402880:	str	x8, [sp, #8]
  402884:	ldur	x8, [x29, #-16]
  402888:	cbz	x8, 4028f0 <ferror@plt+0x1670>
  40288c:	ldur	x8, [x29, #-16]
  402890:	ldrb	w9, [x8]
  402894:	cbz	w9, 4028f0 <ferror@plt+0x1670>
  402898:	bl	401240 <__errno_location@plt>
  40289c:	str	wzr, [x0]
  4028a0:	ldur	x0, [x29, #-16]
  4028a4:	add	x1, sp, #0x8
  4028a8:	mov	w2, #0xa                   	// #10
  4028ac:	bl	401200 <strtol@plt>
  4028b0:	str	x0, [sp, #16]
  4028b4:	bl	401240 <__errno_location@plt>
  4028b8:	ldr	w8, [x0]
  4028bc:	cbnz	w8, 4028f0 <ferror@plt+0x1670>
  4028c0:	ldur	x8, [x29, #-16]
  4028c4:	ldr	x9, [sp, #8]
  4028c8:	cmp	x8, x9
  4028cc:	b.eq	4028f0 <ferror@plt+0x1670>  // b.none
  4028d0:	ldr	x8, [sp, #8]
  4028d4:	cbz	x8, 4028f0 <ferror@plt+0x1670>
  4028d8:	ldr	x8, [sp, #8]
  4028dc:	ldrb	w9, [x8]
  4028e0:	cbnz	w9, 4028f0 <ferror@plt+0x1670>
  4028e4:	ldr	x8, [sp, #16]
  4028e8:	stur	x8, [x29, #-8]
  4028ec:	b	402914 <ferror@plt+0x1694>
  4028f0:	bl	401240 <__errno_location@plt>
  4028f4:	ldr	w1, [x0]
  4028f8:	ldr	x3, [sp, #24]
  4028fc:	ldur	x4, [x29, #-16]
  402900:	mov	w0, #0x1                   	// #1
  402904:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402908:	add	x2, x2, #0x8a0
  40290c:	bl	401120 <error@plt>
  402910:	stur	xzr, [x29, #-8]
  402914:	ldur	x0, [x29, #-8]
  402918:	ldp	x29, x30, [sp, #48]
  40291c:	add	sp, sp, #0x40
  402920:	ret
  402924:	sub	sp, sp, #0x40
  402928:	stp	x29, x30, [sp, #48]
  40292c:	add	x29, sp, #0x30
  402930:	mov	x8, xzr
  402934:	stur	x0, [x29, #-16]
  402938:	str	x1, [sp, #24]
  40293c:	str	x8, [sp, #8]
  402940:	ldur	x8, [x29, #-16]
  402944:	cbz	x8, 4029a8 <ferror@plt+0x1728>
  402948:	ldur	x8, [x29, #-16]
  40294c:	ldrb	w9, [x8]
  402950:	cbz	w9, 4029a8 <ferror@plt+0x1728>
  402954:	bl	401240 <__errno_location@plt>
  402958:	str	wzr, [x0]
  40295c:	ldur	x0, [x29, #-16]
  402960:	add	x1, sp, #0x8
  402964:	bl	401130 <strtod@plt>
  402968:	str	d0, [sp, #16]
  40296c:	bl	401240 <__errno_location@plt>
  402970:	ldr	w8, [x0]
  402974:	cbnz	w8, 4029a8 <ferror@plt+0x1728>
  402978:	ldur	x8, [x29, #-16]
  40297c:	ldr	x9, [sp, #8]
  402980:	cmp	x8, x9
  402984:	b.eq	4029a8 <ferror@plt+0x1728>  // b.none
  402988:	ldr	x8, [sp, #8]
  40298c:	cbz	x8, 4029a8 <ferror@plt+0x1728>
  402990:	ldr	x8, [sp, #8]
  402994:	ldrb	w9, [x8]
  402998:	cbnz	w9, 4029a8 <ferror@plt+0x1728>
  40299c:	ldr	x8, [sp, #16]
  4029a0:	stur	x8, [x29, #-8]
  4029a4:	b	4029d0 <ferror@plt+0x1750>
  4029a8:	bl	401240 <__errno_location@plt>
  4029ac:	ldr	w1, [x0]
  4029b0:	ldr	x3, [sp, #24]
  4029b4:	ldur	x4, [x29, #-16]
  4029b8:	mov	w0, #0x1                   	// #1
  4029bc:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  4029c0:	add	x2, x2, #0x8a0
  4029c4:	bl	401120 <error@plt>
  4029c8:	fmov	d0, xzr
  4029cc:	stur	d0, [x29, #-8]
  4029d0:	ldur	d0, [x29, #-8]
  4029d4:	ldp	x29, x30, [sp, #48]
  4029d8:	add	sp, sp, #0x40
  4029dc:	ret
  4029e0:	sub	sp, sp, #0xb0
  4029e4:	stp	x29, x30, [sp, #160]
  4029e8:	add	x29, sp, #0xa0
  4029ec:	stur	x0, [x29, #-16]
  4029f0:	stur	x1, [x29, #-24]
  4029f4:	mov	w8, wzr
  4029f8:	str	w8, [sp, #76]
  4029fc:	ldur	x9, [x29, #-16]
  402a00:	cbz	x9, 402d04 <ferror@plt+0x1a84>
  402a04:	b	402a08 <ferror@plt+0x1788>
  402a08:	ldur	x8, [x29, #-16]
  402a0c:	ldrb	w9, [x8]
  402a10:	cbz	w9, 402d04 <ferror@plt+0x1a84>
  402a14:	b	402a18 <ferror@plt+0x1798>
  402a18:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402a1c:	ldr	q0, [x8, #2144]
  402a20:	stur	q0, [x29, #-48]
  402a24:	ldur	x8, [x29, #-16]
  402a28:	stur	x8, [x29, #-56]
  402a2c:	b	402a30 <ferror@plt+0x17b0>
  402a30:	bl	4011f0 <__ctype_b_loc@plt>
  402a34:	ldr	x8, [x0]
  402a38:	ldur	x9, [x29, #-56]
  402a3c:	ldrb	w10, [x9]
  402a40:	mov	w9, w10
  402a44:	ldrh	w10, [x8, x9, lsl #1]
  402a48:	tbz	w10, #13, 402a60 <ferror@plt+0x17e0>
  402a4c:	b	402a50 <ferror@plt+0x17d0>
  402a50:	ldur	x8, [x29, #-56]
  402a54:	add	x8, x8, #0x1
  402a58:	stur	x8, [x29, #-56]
  402a5c:	b	402a30 <ferror@plt+0x17b0>
  402a60:	ldur	x8, [x29, #-56]
  402a64:	ldrb	w9, [x8]
  402a68:	subs	w9, w9, #0x2d
  402a6c:	b.ne	402a8c <ferror@plt+0x180c>  // b.any
  402a70:	b	402a74 <ferror@plt+0x17f4>
  402a74:	mov	w8, #0x1                   	// #1
  402a78:	str	w8, [sp, #76]
  402a7c:	ldur	x9, [x29, #-56]
  402a80:	add	x9, x9, #0x1
  402a84:	stur	x9, [x29, #-56]
  402a88:	b	402ab4 <ferror@plt+0x1834>
  402a8c:	ldur	x8, [x29, #-56]
  402a90:	ldrb	w9, [x8]
  402a94:	subs	w9, w9, #0x2b
  402a98:	b.ne	402ab0 <ferror@plt+0x1830>  // b.any
  402a9c:	b	402aa0 <ferror@plt+0x1820>
  402aa0:	ldur	x8, [x29, #-56]
  402aa4:	add	x8, x8, #0x1
  402aa8:	stur	x8, [x29, #-56]
  402aac:	b	402ab0 <ferror@plt+0x1830>
  402ab0:	b	402ab4 <ferror@plt+0x1834>
  402ab4:	ldur	x8, [x29, #-56]
  402ab8:	stur	x8, [x29, #-64]
  402abc:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402ac0:	ldr	q0, [x8, #2160]
  402ac4:	str	q0, [sp, #80]
  402ac8:	b	402acc <ferror@plt+0x184c>
  402acc:	bl	4011f0 <__ctype_b_loc@plt>
  402ad0:	ldr	x8, [x0]
  402ad4:	ldur	x9, [x29, #-64]
  402ad8:	ldrb	w10, [x9]
  402adc:	mov	w9, w10
  402ae0:	ldrh	w10, [x8, x9, lsl #1]
  402ae4:	tbz	w10, #11, 402b10 <ferror@plt+0x1890>
  402ae8:	b	402aec <ferror@plt+0x186c>
  402aec:	ldur	x8, [x29, #-64]
  402af0:	add	x8, x8, #0x1
  402af4:	stur	x8, [x29, #-64]
  402af8:	ldr	q0, [sp, #80]
  402afc:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402b00:	ldr	q1, [x8, #2192]
  402b04:	bl	40619c <ferror@plt+0x4f1c>
  402b08:	str	q0, [sp, #80]
  402b0c:	b	402acc <ferror@plt+0x184c>
  402b10:	b	402b14 <ferror@plt+0x1894>
  402b14:	bl	4011f0 <__ctype_b_loc@plt>
  402b18:	ldr	x8, [x0]
  402b1c:	ldur	x9, [x29, #-56]
  402b20:	ldrb	w10, [x9]
  402b24:	mov	w9, w10
  402b28:	ldrh	w10, [x8, x9, lsl #1]
  402b2c:	tbz	w10, #11, 402b88 <ferror@plt+0x1908>
  402b30:	b	402b34 <ferror@plt+0x18b4>
  402b34:	ldur	x8, [x29, #-56]
  402b38:	ldrb	w9, [x8]
  402b3c:	subs	w0, w9, #0x30
  402b40:	bl	40930c <ferror@plt+0x808c>
  402b44:	ldr	q1, [sp, #80]
  402b48:	bl	40619c <ferror@plt+0x4f1c>
  402b4c:	ldur	q1, [x29, #-48]
  402b50:	str	q0, [sp, #48]
  402b54:	mov	v0.16b, v1.16b
  402b58:	ldr	q1, [sp, #48]
  402b5c:	bl	402e90 <ferror@plt+0x1c10>
  402b60:	stur	q0, [x29, #-48]
  402b64:	ldr	q0, [sp, #80]
  402b68:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402b6c:	ldr	q1, [x8, #2192]
  402b70:	bl	404a9c <ferror@plt+0x381c>
  402b74:	str	q0, [sp, #80]
  402b78:	ldur	x8, [x29, #-56]
  402b7c:	add	x8, x8, #0x1
  402b80:	stur	x8, [x29, #-56]
  402b84:	b	402b14 <ferror@plt+0x1894>
  402b88:	ldur	x8, [x29, #-56]
  402b8c:	ldrb	w9, [x8]
  402b90:	cbnz	w9, 402bd8 <ferror@plt+0x1958>
  402b94:	b	402b98 <ferror@plt+0x1918>
  402b98:	ldr	w8, [sp, #76]
  402b9c:	cbz	w8, 402bbc <ferror@plt+0x193c>
  402ba0:	b	402ba4 <ferror@plt+0x1924>
  402ba4:	ldur	q1, [x29, #-48]
  402ba8:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402bac:	ldr	q0, [x8, #2176]
  402bb0:	bl	4076d0 <ferror@plt+0x6450>
  402bb4:	str	q0, [sp, #32]
  402bb8:	b	402bc8 <ferror@plt+0x1948>
  402bbc:	ldur	q0, [x29, #-48]
  402bc0:	str	q0, [sp, #32]
  402bc4:	b	402bc8 <ferror@plt+0x1948>
  402bc8:	ldr	q0, [sp, #32]
  402bcc:	bl	409494 <ferror@plt+0x8214>
  402bd0:	stur	d0, [x29, #-8]
  402bd4:	b	402d30 <ferror@plt+0x1ab0>
  402bd8:	ldur	x8, [x29, #-56]
  402bdc:	ldrb	w9, [x8]
  402be0:	subs	w9, w9, #0x2e
  402be4:	b.eq	402c20 <ferror@plt+0x19a0>  // b.none
  402be8:	b	402bec <ferror@plt+0x196c>
  402bec:	ldur	x8, [x29, #-56]
  402bf0:	ldrb	w9, [x8]
  402bf4:	subs	w9, w9, #0x2c
  402bf8:	b.eq	402c20 <ferror@plt+0x19a0>  // b.none
  402bfc:	b	402c00 <ferror@plt+0x1980>
  402c00:	ldur	x3, [x29, #-24]
  402c04:	ldur	x4, [x29, #-16]
  402c08:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402c0c:	add	x2, x2, #0x8a0
  402c10:	mov	w0, #0x1                   	// #1
  402c14:	mov	w1, #0x16                  	// #22
  402c18:	bl	401120 <error@plt>
  402c1c:	b	402c20 <ferror@plt+0x19a0>
  402c20:	ldur	x8, [x29, #-56]
  402c24:	add	x8, x8, #0x1
  402c28:	stur	x8, [x29, #-56]
  402c2c:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402c30:	ldr	q0, [x8, #2160]
  402c34:	str	q0, [sp, #80]
  402c38:	b	402c3c <ferror@plt+0x19bc>
  402c3c:	bl	4011f0 <__ctype_b_loc@plt>
  402c40:	ldr	x8, [x0]
  402c44:	ldur	x9, [x29, #-56]
  402c48:	ldrb	w10, [x9]
  402c4c:	mov	w9, w10
  402c50:	ldrh	w10, [x8, x9, lsl #1]
  402c54:	tbz	w10, #11, 402cb0 <ferror@plt+0x1a30>
  402c58:	b	402c5c <ferror@plt+0x19dc>
  402c5c:	ldur	x8, [x29, #-56]
  402c60:	ldrb	w9, [x8]
  402c64:	subs	w0, w9, #0x30
  402c68:	bl	40930c <ferror@plt+0x808c>
  402c6c:	ldr	q1, [sp, #80]
  402c70:	bl	40619c <ferror@plt+0x4f1c>
  402c74:	ldur	q1, [x29, #-48]
  402c78:	str	q0, [sp, #16]
  402c7c:	mov	v0.16b, v1.16b
  402c80:	ldr	q1, [sp, #16]
  402c84:	bl	402e90 <ferror@plt+0x1c10>
  402c88:	stur	q0, [x29, #-48]
  402c8c:	ldr	q0, [sp, #80]
  402c90:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402c94:	ldr	q1, [x8, #2192]
  402c98:	bl	404a9c <ferror@plt+0x381c>
  402c9c:	str	q0, [sp, #80]
  402ca0:	ldur	x8, [x29, #-56]
  402ca4:	add	x8, x8, #0x1
  402ca8:	stur	x8, [x29, #-56]
  402cac:	b	402c3c <ferror@plt+0x19bc>
  402cb0:	ldur	x8, [x29, #-56]
  402cb4:	ldrb	w9, [x8]
  402cb8:	cbnz	w9, 402d00 <ferror@plt+0x1a80>
  402cbc:	b	402cc0 <ferror@plt+0x1a40>
  402cc0:	ldr	w8, [sp, #76]
  402cc4:	cbz	w8, 402ce4 <ferror@plt+0x1a64>
  402cc8:	b	402ccc <ferror@plt+0x1a4c>
  402ccc:	ldur	q1, [x29, #-48]
  402cd0:	adrp	x8, 40a000 <ferror@plt+0x8d80>
  402cd4:	ldr	q0, [x8, #2176]
  402cd8:	bl	4076d0 <ferror@plt+0x6450>
  402cdc:	str	q0, [sp]
  402ce0:	b	402cf0 <ferror@plt+0x1a70>
  402ce4:	ldur	q0, [x29, #-48]
  402ce8:	str	q0, [sp]
  402cec:	b	402cf0 <ferror@plt+0x1a70>
  402cf0:	ldr	q0, [sp]
  402cf4:	bl	409494 <ferror@plt+0x8214>
  402cf8:	stur	d0, [x29, #-8]
  402cfc:	b	402d30 <ferror@plt+0x1ab0>
  402d00:	b	402d04 <ferror@plt+0x1a84>
  402d04:	bl	401240 <__errno_location@plt>
  402d08:	ldr	w1, [x0]
  402d0c:	ldur	x3, [x29, #-24]
  402d10:	ldur	x4, [x29, #-16]
  402d14:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402d18:	add	x2, x2, #0x8a0
  402d1c:	mov	w0, #0x1                   	// #1
  402d20:	bl	401120 <error@plt>
  402d24:	mov	x8, xzr
  402d28:	stur	x8, [x29, #-8]
  402d2c:	b	402d30 <ferror@plt+0x1ab0>
  402d30:	ldur	d0, [x29, #-8]
  402d34:	ldp	x29, x30, [sp, #160]
  402d38:	add	sp, sp, #0xb0
  402d3c:	ret
  402d40:	sub	sp, sp, #0x30
  402d44:	stp	x29, x30, [sp, #32]
  402d48:	add	x29, sp, #0x20
  402d4c:	str	x0, [sp, #16]
  402d50:	ldr	x0, [sp, #16]
  402d54:	bl	401160 <__fpending@plt>
  402d58:	cmp	x0, #0x0
  402d5c:	cset	w8, ne  // ne = any
  402d60:	and	w8, w8, #0x1
  402d64:	str	w8, [sp, #12]
  402d68:	ldr	x0, [sp, #16]
  402d6c:	bl	401280 <ferror@plt>
  402d70:	cmp	w0, #0x0
  402d74:	cset	w8, ne  // ne = any
  402d78:	and	w8, w8, #0x1
  402d7c:	str	w8, [sp, #8]
  402d80:	ldr	x0, [sp, #16]
  402d84:	bl	401180 <fclose@plt>
  402d88:	cmp	w0, #0x0
  402d8c:	cset	w8, ne  // ne = any
  402d90:	and	w8, w8, #0x1
  402d94:	str	w8, [sp, #4]
  402d98:	ldr	w8, [sp, #8]
  402d9c:	cbnz	w8, 402dc0 <ferror@plt+0x1b40>
  402da0:	ldr	w8, [sp, #4]
  402da4:	cbz	w8, 402dec <ferror@plt+0x1b6c>
  402da8:	ldr	w8, [sp, #12]
  402dac:	cbnz	w8, 402dc0 <ferror@plt+0x1b40>
  402db0:	bl	401240 <__errno_location@plt>
  402db4:	ldr	w8, [x0]
  402db8:	cmp	w8, #0x9
  402dbc:	b.eq	402dec <ferror@plt+0x1b6c>  // b.none
  402dc0:	ldr	w8, [sp, #4]
  402dc4:	cbnz	w8, 402de0 <ferror@plt+0x1b60>
  402dc8:	bl	401240 <__errno_location@plt>
  402dcc:	ldr	w8, [x0]
  402dd0:	cmp	w8, #0x20
  402dd4:	b.eq	402de0 <ferror@plt+0x1b60>  // b.none
  402dd8:	bl	401240 <__errno_location@plt>
  402ddc:	str	wzr, [x0]
  402de0:	mov	w8, #0xffffffff            	// #-1
  402de4:	stur	w8, [x29, #-4]
  402de8:	b	402df0 <ferror@plt+0x1b70>
  402dec:	stur	wzr, [x29, #-4]
  402df0:	ldur	w0, [x29, #-4]
  402df4:	ldp	x29, x30, [sp, #32]
  402df8:	add	sp, sp, #0x30
  402dfc:	ret
  402e00:	sub	sp, sp, #0x20
  402e04:	stp	x29, x30, [sp, #16]
  402e08:	add	x29, sp, #0x10
  402e0c:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  402e10:	add	x8, x8, #0x108
  402e14:	ldr	x0, [x8]
  402e18:	bl	402d40 <ferror@plt+0x1ac0>
  402e1c:	cbz	w0, 402e68 <ferror@plt+0x1be8>
  402e20:	bl	401240 <__errno_location@plt>
  402e24:	ldr	w8, [x0]
  402e28:	cmp	w8, #0x20
  402e2c:	b.eq	402e68 <ferror@plt+0x1be8>  // b.none
  402e30:	adrp	x0, 40a000 <ferror@plt+0x8d80>
  402e34:	add	x0, x0, #0x8a9
  402e38:	bl	401250 <gettext@plt>
  402e3c:	str	x0, [sp, #8]
  402e40:	bl	401240 <__errno_location@plt>
  402e44:	ldr	w1, [x0]
  402e48:	ldr	x3, [sp, #8]
  402e4c:	mov	w8, wzr
  402e50:	mov	w0, w8
  402e54:	adrp	x2, 40a000 <ferror@plt+0x8d80>
  402e58:	add	x2, x2, #0x8b5
  402e5c:	bl	401120 <error@plt>
  402e60:	mov	w0, #0x1                   	// #1
  402e64:	bl	4010f0 <_exit@plt>
  402e68:	adrp	x8, 41b000 <ferror@plt+0x19d80>
  402e6c:	add	x8, x8, #0xf8
  402e70:	ldr	x0, [x8]
  402e74:	bl	402d40 <ferror@plt+0x1ac0>
  402e78:	cbz	w0, 402e84 <ferror@plt+0x1c04>
  402e7c:	mov	w0, #0x1                   	// #1
  402e80:	bl	4010f0 <_exit@plt>
  402e84:	ldp	x29, x30, [sp, #16]
  402e88:	add	sp, sp, #0x20
  402e8c:	ret
  402e90:	stp	x29, x30, [sp, #-400]!
  402e94:	mov	x29, sp
  402e98:	str	q0, [sp, #32]
  402e9c:	str	q1, [sp, #16]
  402ea0:	str	wzr, [sp, #356]
  402ea4:	str	xzr, [sp, #304]
  402ea8:	mrs	x0, fpcr
  402eac:	str	x0, [sp, #304]
  402eb0:	ldr	q0, [sp, #32]
  402eb4:	str	q0, [sp, #80]
  402eb8:	ldr	x0, [sp, #80]
  402ebc:	str	x0, [sp, #360]
  402ec0:	ldr	x0, [sp, #88]
  402ec4:	ubfx	x0, x0, #0, #48
  402ec8:	str	x0, [sp, #376]
  402ecc:	ldrh	w0, [sp, #94]
  402ed0:	ubfx	x0, x0, #0, #15
  402ed4:	and	w0, w0, #0xffff
  402ed8:	and	x0, x0, #0xffff
  402edc:	str	x0, [sp, #296]
  402ee0:	ldrb	w0, [sp, #95]
  402ee4:	ubfx	x0, x0, #7, #1
  402ee8:	and	w0, w0, #0xff
  402eec:	and	x0, x0, #0xff
  402ef0:	str	x0, [sp, #288]
  402ef4:	ldr	x0, [sp, #376]
  402ef8:	lsl	x1, x0, #3
  402efc:	ldr	x0, [sp, #360]
  402f00:	lsr	x0, x0, #61
  402f04:	orr	x0, x1, x0
  402f08:	str	x0, [sp, #376]
  402f0c:	ldr	x0, [sp, #360]
  402f10:	lsl	x0, x0, #3
  402f14:	str	x0, [sp, #360]
  402f18:	ldr	q0, [sp, #16]
  402f1c:	str	q0, [sp, #64]
  402f20:	ldr	x0, [sp, #64]
  402f24:	str	x0, [sp, #368]
  402f28:	ldr	x0, [sp, #72]
  402f2c:	ubfx	x0, x0, #0, #48
  402f30:	str	x0, [sp, #392]
  402f34:	ldrh	w0, [sp, #78]
  402f38:	ubfx	x0, x0, #0, #15
  402f3c:	and	w0, w0, #0xffff
  402f40:	and	x0, x0, #0xffff
  402f44:	str	x0, [sp, #280]
  402f48:	ldrb	w0, [sp, #79]
  402f4c:	ubfx	x0, x0, #7, #1
  402f50:	and	w0, w0, #0xff
  402f54:	and	x0, x0, #0xff
  402f58:	str	x0, [sp, #272]
  402f5c:	ldr	x0, [sp, #392]
  402f60:	lsl	x1, x0, #3
  402f64:	ldr	x0, [sp, #368]
  402f68:	lsr	x0, x0, #61
  402f6c:	orr	x0, x1, x0
  402f70:	str	x0, [sp, #392]
  402f74:	ldr	x0, [sp, #368]
  402f78:	lsl	x0, x0, #3
  402f7c:	str	x0, [sp, #368]
  402f80:	ldr	x1, [sp, #288]
  402f84:	ldr	x0, [sp, #272]
  402f88:	cmp	x1, x0
  402f8c:	b.ne	403a74 <ferror@plt+0x27f4>  // b.any
  402f90:	ldr	x0, [sp, #288]
  402f94:	str	x0, [sp, #384]
  402f98:	ldr	x0, [sp, #296]
  402f9c:	mov	w1, w0
  402fa0:	ldr	x0, [sp, #280]
  402fa4:	sub	w0, w1, w0
  402fa8:	str	w0, [sp, #324]
  402fac:	ldr	w0, [sp, #324]
  402fb0:	cmp	w0, #0x0
  402fb4:	b.le	4032b4 <ferror@plt+0x2034>
  402fb8:	ldr	x0, [sp, #296]
  402fbc:	str	x0, [sp, #344]
  402fc0:	ldr	x0, [sp, #280]
  402fc4:	cmp	x0, #0x0
  402fc8:	b.ne	4030f8 <ferror@plt+0x1e78>  // b.any
  402fcc:	ldr	x1, [sp, #392]
  402fd0:	ldr	x0, [sp, #368]
  402fd4:	orr	x0, x1, x0
  402fd8:	cmp	x0, #0x0
  402fdc:	b.ne	403034 <ferror@plt+0x1db4>  // b.any
  402fe0:	ldr	x1, [sp, #296]
  402fe4:	mov	x0, #0x7fff                	// #32767
  402fe8:	cmp	x1, x0
  402fec:	b.ne	403020 <ferror@plt+0x1da0>  // b.any
  402ff0:	ldr	x1, [sp, #376]
  402ff4:	ldr	x0, [sp, #360]
  402ff8:	orr	x0, x1, x0
  402ffc:	cmp	x0, #0x0
  403000:	b.eq	403020 <ferror@plt+0x1da0>  // b.none
  403004:	ldr	x0, [sp, #376]
  403008:	and	x0, x0, #0x4000000000000
  40300c:	cmp	x0, #0x0
  403010:	b.ne	403020 <ferror@plt+0x1da0>  // b.any
  403014:	ldr	w0, [sp, #356]
  403018:	orr	w0, w0, #0x1
  40301c:	str	w0, [sp, #356]
  403020:	ldr	x0, [sp, #360]
  403024:	str	x0, [sp, #336]
  403028:	ldr	x0, [sp, #376]
  40302c:	str	x0, [sp, #328]
  403030:	b	404748 <ferror@plt+0x34c8>
  403034:	ldr	w0, [sp, #324]
  403038:	sub	w0, w0, #0x1
  40303c:	str	w0, [sp, #324]
  403040:	ldr	w0, [sp, #324]
  403044:	cmp	w0, #0x0
  403048:	b.ne	403094 <ferror@plt+0x1e14>  // b.any
  40304c:	ldr	x1, [sp, #360]
  403050:	ldr	x0, [sp, #368]
  403054:	add	x0, x1, x0
  403058:	str	x0, [sp, #160]
  40305c:	ldr	x1, [sp, #376]
  403060:	ldr	x0, [sp, #392]
  403064:	add	x1, x1, x0
  403068:	ldr	x2, [sp, #160]
  40306c:	ldr	x0, [sp, #360]
  403070:	cmp	x2, x0
  403074:	cset	w0, cc  // cc = lo, ul, last
  403078:	and	w0, w0, #0xff
  40307c:	and	x0, x0, #0xff
  403080:	add	x0, x1, x0
  403084:	str	x0, [sp, #328]
  403088:	ldr	x0, [sp, #160]
  40308c:	str	x0, [sp, #336]
  403090:	b	40397c <ferror@plt+0x26fc>
  403094:	ldr	x1, [sp, #296]
  403098:	mov	x0, #0x7fff                	// #32767
  40309c:	cmp	x1, x0
  4030a0:	b.ne	40316c <ferror@plt+0x1eec>  // b.any
  4030a4:	ldr	x1, [sp, #296]
  4030a8:	mov	x0, #0x7fff                	// #32767
  4030ac:	cmp	x1, x0
  4030b0:	b.ne	4030e4 <ferror@plt+0x1e64>  // b.any
  4030b4:	ldr	x1, [sp, #376]
  4030b8:	ldr	x0, [sp, #360]
  4030bc:	orr	x0, x1, x0
  4030c0:	cmp	x0, #0x0
  4030c4:	b.eq	4030e4 <ferror@plt+0x1e64>  // b.none
  4030c8:	ldr	x0, [sp, #376]
  4030cc:	and	x0, x0, #0x4000000000000
  4030d0:	cmp	x0, #0x0
  4030d4:	b.ne	4030e4 <ferror@plt+0x1e64>  // b.any
  4030d8:	ldr	w0, [sp, #356]
  4030dc:	orr	w0, w0, #0x1
  4030e0:	str	w0, [sp, #356]
  4030e4:	ldr	x0, [sp, #360]
  4030e8:	str	x0, [sp, #336]
  4030ec:	ldr	x0, [sp, #376]
  4030f0:	str	x0, [sp, #328]
  4030f4:	b	404748 <ferror@plt+0x34c8>
  4030f8:	ldr	x1, [sp, #296]
  4030fc:	mov	x0, #0x7fff                	// #32767
  403100:	cmp	x1, x0
  403104:	b.ne	40315c <ferror@plt+0x1edc>  // b.any
  403108:	ldr	x1, [sp, #296]
  40310c:	mov	x0, #0x7fff                	// #32767
  403110:	cmp	x1, x0
  403114:	b.ne	403148 <ferror@plt+0x1ec8>  // b.any
  403118:	ldr	x1, [sp, #376]
  40311c:	ldr	x0, [sp, #360]
  403120:	orr	x0, x1, x0
  403124:	cmp	x0, #0x0
  403128:	b.eq	403148 <ferror@plt+0x1ec8>  // b.none
  40312c:	ldr	x0, [sp, #376]
  403130:	and	x0, x0, #0x4000000000000
  403134:	cmp	x0, #0x0
  403138:	b.ne	403148 <ferror@plt+0x1ec8>  // b.any
  40313c:	ldr	w0, [sp, #356]
  403140:	orr	w0, w0, #0x1
  403144:	str	w0, [sp, #356]
  403148:	ldr	x0, [sp, #360]
  40314c:	str	x0, [sp, #336]
  403150:	ldr	x0, [sp, #376]
  403154:	str	x0, [sp, #328]
  403158:	b	404748 <ferror@plt+0x34c8>
  40315c:	ldr	x0, [sp, #392]
  403160:	orr	x0, x0, #0x8000000000000
  403164:	str	x0, [sp, #392]
  403168:	b	403170 <ferror@plt+0x1ef0>
  40316c:	nop
  403170:	ldr	w0, [sp, #324]
  403174:	cmp	w0, #0x74
  403178:	b.gt	40324c <ferror@plt+0x1fcc>
  40317c:	ldr	w0, [sp, #324]
  403180:	cmp	w0, #0x3f
  403184:	b.gt	4031ec <ferror@plt+0x1f6c>
  403188:	mov	w1, #0x40                  	// #64
  40318c:	ldr	w0, [sp, #324]
  403190:	sub	w0, w1, w0
  403194:	ldr	x1, [sp, #392]
  403198:	lsl	x1, x1, x0
  40319c:	ldr	w0, [sp, #324]
  4031a0:	ldr	x2, [sp, #368]
  4031a4:	lsr	x0, x2, x0
  4031a8:	orr	x1, x1, x0
  4031ac:	mov	w2, #0x40                  	// #64
  4031b0:	ldr	w0, [sp, #324]
  4031b4:	sub	w0, w2, w0
  4031b8:	ldr	x2, [sp, #368]
  4031bc:	lsl	x0, x2, x0
  4031c0:	cmp	x0, #0x0
  4031c4:	cset	w0, ne  // ne = any
  4031c8:	and	w0, w0, #0xff
  4031cc:	sxtw	x0, w0
  4031d0:	orr	x0, x1, x0
  4031d4:	str	x0, [sp, #368]
  4031d8:	ldr	w0, [sp, #324]
  4031dc:	ldr	x1, [sp, #392]
  4031e0:	lsr	x0, x1, x0
  4031e4:	str	x0, [sp, #392]
  4031e8:	b	40326c <ferror@plt+0x1fec>
  4031ec:	ldr	w0, [sp, #324]
  4031f0:	sub	w0, w0, #0x40
  4031f4:	ldr	x1, [sp, #392]
  4031f8:	lsr	x1, x1, x0
  4031fc:	ldr	w0, [sp, #324]
  403200:	cmp	w0, #0x40
  403204:	b.eq	403220 <ferror@plt+0x1fa0>  // b.none
  403208:	mov	w2, #0x80                  	// #128
  40320c:	ldr	w0, [sp, #324]
  403210:	sub	w0, w2, w0
  403214:	ldr	x2, [sp, #392]
  403218:	lsl	x0, x2, x0
  40321c:	b	403224 <ferror@plt+0x1fa4>
  403220:	mov	x0, #0x0                   	// #0
  403224:	ldr	x2, [sp, #368]
  403228:	orr	x0, x0, x2
  40322c:	cmp	x0, #0x0
  403230:	cset	w0, ne  // ne = any
  403234:	and	w0, w0, #0xff
  403238:	and	x0, x0, #0xff
  40323c:	orr	x0, x1, x0
  403240:	str	x0, [sp, #368]
  403244:	str	xzr, [sp, #392]
  403248:	b	40326c <ferror@plt+0x1fec>
  40324c:	ldr	x1, [sp, #392]
  403250:	ldr	x0, [sp, #368]
  403254:	orr	x0, x1, x0
  403258:	cmp	x0, #0x0
  40325c:	b.eq	40326c <ferror@plt+0x1fec>  // b.none
  403260:	mov	x0, #0x1                   	// #1
  403264:	str	x0, [sp, #368]
  403268:	str	xzr, [sp, #392]
  40326c:	ldr	x1, [sp, #360]
  403270:	ldr	x0, [sp, #368]
  403274:	add	x0, x1, x0
  403278:	str	x0, [sp, #152]
  40327c:	ldr	x1, [sp, #376]
  403280:	ldr	x0, [sp, #392]
  403284:	add	x1, x1, x0
  403288:	ldr	x2, [sp, #152]
  40328c:	ldr	x0, [sp, #360]
  403290:	cmp	x2, x0
  403294:	cset	w0, cc  // cc = lo, ul, last
  403298:	and	w0, w0, #0xff
  40329c:	and	x0, x0, #0xff
  4032a0:	add	x0, x1, x0
  4032a4:	str	x0, [sp, #328]
  4032a8:	ldr	x0, [sp, #152]
  4032ac:	str	x0, [sp, #336]
  4032b0:	b	40397c <ferror@plt+0x26fc>
  4032b4:	ldr	w0, [sp, #324]
  4032b8:	cmp	w0, #0x0
  4032bc:	b.ge	4035c8 <ferror@plt+0x2348>  // b.tcont
  4032c0:	ldr	w0, [sp, #324]
  4032c4:	neg	w0, w0
  4032c8:	str	w0, [sp, #324]
  4032cc:	ldr	x0, [sp, #280]
  4032d0:	str	x0, [sp, #344]
  4032d4:	ldr	x0, [sp, #296]
  4032d8:	cmp	x0, #0x0
  4032dc:	b.ne	40340c <ferror@plt+0x218c>  // b.any
  4032e0:	ldr	x1, [sp, #376]
  4032e4:	ldr	x0, [sp, #360]
  4032e8:	orr	x0, x1, x0
  4032ec:	cmp	x0, #0x0
  4032f0:	b.ne	403348 <ferror@plt+0x20c8>  // b.any
  4032f4:	ldr	x1, [sp, #280]
  4032f8:	mov	x0, #0x7fff                	// #32767
  4032fc:	cmp	x1, x0
  403300:	b.ne	403334 <ferror@plt+0x20b4>  // b.any
  403304:	ldr	x1, [sp, #392]
  403308:	ldr	x0, [sp, #368]
  40330c:	orr	x0, x1, x0
  403310:	cmp	x0, #0x0
  403314:	b.eq	403334 <ferror@plt+0x20b4>  // b.none
  403318:	ldr	x0, [sp, #392]
  40331c:	and	x0, x0, #0x4000000000000
  403320:	cmp	x0, #0x0
  403324:	b.ne	403334 <ferror@plt+0x20b4>  // b.any
  403328:	ldr	w0, [sp, #356]
  40332c:	orr	w0, w0, #0x1
  403330:	str	w0, [sp, #356]
  403334:	ldr	x0, [sp, #368]
  403338:	str	x0, [sp, #336]
  40333c:	ldr	x0, [sp, #392]
  403340:	str	x0, [sp, #328]
  403344:	b	404748 <ferror@plt+0x34c8>
  403348:	ldr	w0, [sp, #324]
  40334c:	sub	w0, w0, #0x1
  403350:	str	w0, [sp, #324]
  403354:	ldr	w0, [sp, #324]
  403358:	cmp	w0, #0x0
  40335c:	b.ne	4033a8 <ferror@plt+0x2128>  // b.any
  403360:	ldr	x1, [sp, #368]
  403364:	ldr	x0, [sp, #360]
  403368:	add	x0, x1, x0
  40336c:	str	x0, [sp, #176]
  403370:	ldr	x1, [sp, #392]
  403374:	ldr	x0, [sp, #376]
  403378:	add	x1, x1, x0
  40337c:	ldr	x2, [sp, #176]
  403380:	ldr	x0, [sp, #368]
  403384:	cmp	x2, x0
  403388:	cset	w0, cc  // cc = lo, ul, last
  40338c:	and	w0, w0, #0xff
  403390:	and	x0, x0, #0xff
  403394:	add	x0, x1, x0
  403398:	str	x0, [sp, #328]
  40339c:	ldr	x0, [sp, #176]
  4033a0:	str	x0, [sp, #336]
  4033a4:	b	40397c <ferror@plt+0x26fc>
  4033a8:	ldr	x1, [sp, #280]
  4033ac:	mov	x0, #0x7fff                	// #32767
  4033b0:	cmp	x1, x0
  4033b4:	b.ne	403480 <ferror@plt+0x2200>  // b.any
  4033b8:	ldr	x1, [sp, #280]
  4033bc:	mov	x0, #0x7fff                	// #32767
  4033c0:	cmp	x1, x0
  4033c4:	b.ne	4033f8 <ferror@plt+0x2178>  // b.any
  4033c8:	ldr	x1, [sp, #392]
  4033cc:	ldr	x0, [sp, #368]
  4033d0:	orr	x0, x1, x0
  4033d4:	cmp	x0, #0x0
  4033d8:	b.eq	4033f8 <ferror@plt+0x2178>  // b.none
  4033dc:	ldr	x0, [sp, #392]
  4033e0:	and	x0, x0, #0x4000000000000
  4033e4:	cmp	x0, #0x0
  4033e8:	b.ne	4033f8 <ferror@plt+0x2178>  // b.any
  4033ec:	ldr	w0, [sp, #356]
  4033f0:	orr	w0, w0, #0x1
  4033f4:	str	w0, [sp, #356]
  4033f8:	ldr	x0, [sp, #368]
  4033fc:	str	x0, [sp, #336]
  403400:	ldr	x0, [sp, #392]
  403404:	str	x0, [sp, #328]
  403408:	b	404748 <ferror@plt+0x34c8>
  40340c:	ldr	x1, [sp, #280]
  403410:	mov	x0, #0x7fff                	// #32767
  403414:	cmp	x1, x0
  403418:	b.ne	403470 <ferror@plt+0x21f0>  // b.any
  40341c:	ldr	x1, [sp, #280]
  403420:	mov	x0, #0x7fff                	// #32767
  403424:	cmp	x1, x0
  403428:	b.ne	40345c <ferror@plt+0x21dc>  // b.any
  40342c:	ldr	x1, [sp, #392]
  403430:	ldr	x0, [sp, #368]
  403434:	orr	x0, x1, x0
  403438:	cmp	x0, #0x0
  40343c:	b.eq	40345c <ferror@plt+0x21dc>  // b.none
  403440:	ldr	x0, [sp, #392]
  403444:	and	x0, x0, #0x4000000000000
  403448:	cmp	x0, #0x0
  40344c:	b.ne	40345c <ferror@plt+0x21dc>  // b.any
  403450:	ldr	w0, [sp, #356]
  403454:	orr	w0, w0, #0x1
  403458:	str	w0, [sp, #356]
  40345c:	ldr	x0, [sp, #368]
  403460:	str	x0, [sp, #336]
  403464:	ldr	x0, [sp, #392]
  403468:	str	x0, [sp, #328]
  40346c:	b	404748 <ferror@plt+0x34c8>
  403470:	ldr	x0, [sp, #376]
  403474:	orr	x0, x0, #0x8000000000000
  403478:	str	x0, [sp, #376]
  40347c:	b	403484 <ferror@plt+0x2204>
  403480:	nop
  403484:	ldr	w0, [sp, #324]
  403488:	cmp	w0, #0x74
  40348c:	b.gt	403560 <ferror@plt+0x22e0>
  403490:	ldr	w0, [sp, #324]
  403494:	cmp	w0, #0x3f
  403498:	b.gt	403500 <ferror@plt+0x2280>
  40349c:	mov	w1, #0x40                  	// #64
  4034a0:	ldr	w0, [sp, #324]
  4034a4:	sub	w0, w1, w0
  4034a8:	ldr	x1, [sp, #376]
  4034ac:	lsl	x1, x1, x0
  4034b0:	ldr	w0, [sp, #324]
  4034b4:	ldr	x2, [sp, #360]
  4034b8:	lsr	x0, x2, x0
  4034bc:	orr	x1, x1, x0
  4034c0:	mov	w2, #0x40                  	// #64
  4034c4:	ldr	w0, [sp, #324]
  4034c8:	sub	w0, w2, w0
  4034cc:	ldr	x2, [sp, #360]
  4034d0:	lsl	x0, x2, x0
  4034d4:	cmp	x0, #0x0
  4034d8:	cset	w0, ne  // ne = any
  4034dc:	and	w0, w0, #0xff
  4034e0:	sxtw	x0, w0
  4034e4:	orr	x0, x1, x0
  4034e8:	str	x0, [sp, #360]
  4034ec:	ldr	w0, [sp, #324]
  4034f0:	ldr	x1, [sp, #376]
  4034f4:	lsr	x0, x1, x0
  4034f8:	str	x0, [sp, #376]
  4034fc:	b	403580 <ferror@plt+0x2300>
  403500:	ldr	w0, [sp, #324]
  403504:	sub	w0, w0, #0x40
  403508:	ldr	x1, [sp, #376]
  40350c:	lsr	x1, x1, x0
  403510:	ldr	w0, [sp, #324]
  403514:	cmp	w0, #0x40
  403518:	b.eq	403534 <ferror@plt+0x22b4>  // b.none
  40351c:	mov	w2, #0x80                  	// #128
  403520:	ldr	w0, [sp, #324]
  403524:	sub	w0, w2, w0
  403528:	ldr	x2, [sp, #376]
  40352c:	lsl	x0, x2, x0
  403530:	b	403538 <ferror@plt+0x22b8>
  403534:	mov	x0, #0x0                   	// #0
  403538:	ldr	x2, [sp, #360]
  40353c:	orr	x0, x0, x2
  403540:	cmp	x0, #0x0
  403544:	cset	w0, ne  // ne = any
  403548:	and	w0, w0, #0xff
  40354c:	and	x0, x0, #0xff
  403550:	orr	x0, x1, x0
  403554:	str	x0, [sp, #360]
  403558:	str	xzr, [sp, #376]
  40355c:	b	403580 <ferror@plt+0x2300>
  403560:	ldr	x1, [sp, #376]
  403564:	ldr	x0, [sp, #360]
  403568:	orr	x0, x1, x0
  40356c:	cmp	x0, #0x0
  403570:	b.eq	403580 <ferror@plt+0x2300>  // b.none
  403574:	mov	x0, #0x1                   	// #1
  403578:	str	x0, [sp, #360]
  40357c:	str	xzr, [sp, #376]
  403580:	ldr	x1, [sp, #368]
  403584:	ldr	x0, [sp, #360]
  403588:	add	x0, x1, x0
  40358c:	str	x0, [sp, #168]
  403590:	ldr	x1, [sp, #392]
  403594:	ldr	x0, [sp, #376]
  403598:	add	x1, x1, x0
  40359c:	ldr	x2, [sp, #168]
  4035a0:	ldr	x0, [sp, #368]
  4035a4:	cmp	x2, x0
  4035a8:	cset	w0, cc  // cc = lo, ul, last
  4035ac:	and	w0, w0, #0xff
  4035b0:	and	x0, x0, #0xff
  4035b4:	add	x0, x1, x0
  4035b8:	str	x0, [sp, #328]
  4035bc:	ldr	x0, [sp, #168]
  4035c0:	str	x0, [sp, #336]
  4035c4:	b	40397c <ferror@plt+0x26fc>
  4035c8:	ldr	x0, [sp, #296]
  4035cc:	add	x0, x0, #0x1
  4035d0:	and	x0, x0, #0x7ffe
  4035d4:	cmp	x0, #0x0
  4035d8:	b.ne	40385c <ferror@plt+0x25dc>  // b.any
  4035dc:	ldr	x0, [sp, #296]
  4035e0:	cmp	x0, #0x0
  4035e4:	b.ne	4036b8 <ferror@plt+0x2438>  // b.any
  4035e8:	str	xzr, [sp, #344]
  4035ec:	ldr	x1, [sp, #376]
  4035f0:	ldr	x0, [sp, #360]
  4035f4:	orr	x0, x1, x0
  4035f8:	cmp	x0, #0x0
  4035fc:	b.ne	403624 <ferror@plt+0x23a4>  // b.any
  403600:	ldr	x1, [sp, #392]
  403604:	ldr	x0, [sp, #368]
  403608:	orr	x0, x1, x0
  40360c:	cmp	x0, #0x0
  403610:	ldr	x0, [sp, #368]
  403614:	str	x0, [sp, #336]
  403618:	ldr	x0, [sp, #392]
  40361c:	str	x0, [sp, #328]
  403620:	b	404748 <ferror@plt+0x34c8>
  403624:	ldr	x1, [sp, #392]
  403628:	ldr	x0, [sp, #368]
  40362c:	orr	x0, x1, x0
  403630:	cmp	x0, #0x0
  403634:	b.ne	40364c <ferror@plt+0x23cc>  // b.any
  403638:	ldr	x0, [sp, #360]
  40363c:	str	x0, [sp, #336]
  403640:	ldr	x0, [sp, #376]
  403644:	str	x0, [sp, #328]
  403648:	b	404748 <ferror@plt+0x34c8>
  40364c:	ldr	x1, [sp, #360]
  403650:	ldr	x0, [sp, #368]
  403654:	add	x0, x1, x0
  403658:	str	x0, [sp, #184]
  40365c:	ldr	x1, [sp, #376]
  403660:	ldr	x0, [sp, #392]
  403664:	add	x1, x1, x0
  403668:	ldr	x2, [sp, #184]
  40366c:	ldr	x0, [sp, #360]
  403670:	cmp	x2, x0
  403674:	cset	w0, cc  // cc = lo, ul, last
  403678:	and	w0, w0, #0xff
  40367c:	and	x0, x0, #0xff
  403680:	add	x0, x1, x0
  403684:	str	x0, [sp, #328]
  403688:	ldr	x0, [sp, #184]
  40368c:	str	x0, [sp, #336]
  403690:	ldr	x0, [sp, #328]
  403694:	and	x0, x0, #0x8000000000000
  403698:	cmp	x0, #0x0
  40369c:	b.eq	404724 <ferror@plt+0x34a4>  // b.none
  4036a0:	ldr	x0, [sp, #328]
  4036a4:	and	x0, x0, #0xfff7ffffffffffff
  4036a8:	str	x0, [sp, #328]
  4036ac:	mov	x0, #0x1                   	// #1
  4036b0:	str	x0, [sp, #344]
  4036b4:	b	404724 <ferror@plt+0x34a4>
  4036b8:	ldr	x1, [sp, #296]
  4036bc:	mov	x0, #0x7fff                	// #32767
  4036c0:	cmp	x1, x0
  4036c4:	b.ne	4036f8 <ferror@plt+0x2478>  // b.any
  4036c8:	ldr	x1, [sp, #376]
  4036cc:	ldr	x0, [sp, #360]
  4036d0:	orr	x0, x1, x0
  4036d4:	cmp	x0, #0x0
  4036d8:	b.eq	4036f8 <ferror@plt+0x2478>  // b.none
  4036dc:	ldr	x0, [sp, #376]
  4036e0:	and	x0, x0, #0x4000000000000
  4036e4:	cmp	x0, #0x0
  4036e8:	b.ne	4036f8 <ferror@plt+0x2478>  // b.any
  4036ec:	ldr	w0, [sp, #356]
  4036f0:	orr	w0, w0, #0x1
  4036f4:	str	w0, [sp, #356]
  4036f8:	ldr	x1, [sp, #280]
  4036fc:	mov	x0, #0x7fff                	// #32767
  403700:	cmp	x1, x0
  403704:	b.ne	403738 <ferror@plt+0x24b8>  // b.any
  403708:	ldr	x1, [sp, #392]
  40370c:	ldr	x0, [sp, #368]
  403710:	orr	x0, x1, x0
  403714:	cmp	x0, #0x0
  403718:	b.eq	403738 <ferror@plt+0x24b8>  // b.none
  40371c:	ldr	x0, [sp, #392]
  403720:	and	x0, x0, #0x4000000000000
  403724:	cmp	x0, #0x0
  403728:	b.ne	403738 <ferror@plt+0x24b8>  // b.any
  40372c:	ldr	w0, [sp, #356]
  403730:	orr	w0, w0, #0x1
  403734:	str	w0, [sp, #356]
  403738:	mov	x0, #0x7fff                	// #32767
  40373c:	str	x0, [sp, #344]
  403740:	ldr	x1, [sp, #376]
  403744:	ldr	x0, [sp, #360]
  403748:	orr	x0, x1, x0
  40374c:	cmp	x0, #0x0
  403750:	b.ne	403768 <ferror@plt+0x24e8>  // b.any
  403754:	ldr	x0, [sp, #368]
  403758:	str	x0, [sp, #336]
  40375c:	ldr	x0, [sp, #392]
  403760:	str	x0, [sp, #328]
  403764:	b	404748 <ferror@plt+0x34c8>
  403768:	ldr	x1, [sp, #392]
  40376c:	ldr	x0, [sp, #368]
  403770:	orr	x0, x1, x0
  403774:	cmp	x0, #0x0
  403778:	b.ne	403790 <ferror@plt+0x2510>  // b.any
  40377c:	ldr	x0, [sp, #360]
  403780:	str	x0, [sp, #336]
  403784:	ldr	x0, [sp, #376]
  403788:	str	x0, [sp, #328]
  40378c:	b	404748 <ferror@plt+0x34c8>
  403790:	ldr	x0, [sp, #360]
  403794:	lsr	x1, x0, #3
  403798:	ldr	x0, [sp, #376]
  40379c:	lsl	x0, x0, #61
  4037a0:	orr	x0, x1, x0
  4037a4:	str	x0, [sp, #360]
  4037a8:	ldr	x0, [sp, #376]
  4037ac:	lsr	x0, x0, #3
  4037b0:	str	x0, [sp, #376]
  4037b4:	ldr	x0, [sp, #368]
  4037b8:	lsr	x1, x0, #3
  4037bc:	ldr	x0, [sp, #392]
  4037c0:	lsl	x0, x0, #61
  4037c4:	orr	x0, x1, x0
  4037c8:	str	x0, [sp, #368]
  4037cc:	ldr	x0, [sp, #392]
  4037d0:	lsr	x0, x0, #3
  4037d4:	str	x0, [sp, #392]
  4037d8:	ldr	x0, [sp, #376]
  4037dc:	and	x0, x0, #0x800000000000
  4037e0:	cmp	x0, #0x0
  4037e4:	b.eq	403814 <ferror@plt+0x2594>  // b.none
  4037e8:	ldr	x0, [sp, #392]
  4037ec:	and	x0, x0, #0x800000000000
  4037f0:	cmp	x0, #0x0
  4037f4:	b.ne	403814 <ferror@plt+0x2594>  // b.any
  4037f8:	ldr	x0, [sp, #272]
  4037fc:	str	x0, [sp, #384]
  403800:	ldr	x0, [sp, #368]
  403804:	str	x0, [sp, #336]
  403808:	ldr	x0, [sp, #392]
  40380c:	str	x0, [sp, #328]
  403810:	b	40382c <ferror@plt+0x25ac>
  403814:	ldr	x0, [sp, #288]
  403818:	str	x0, [sp, #384]
  40381c:	ldr	x0, [sp, #360]
  403820:	str	x0, [sp, #336]
  403824:	ldr	x0, [sp, #376]
  403828:	str	x0, [sp, #328]
  40382c:	mov	x0, #0x3                   	// #3
  403830:	str	x0, [sp, #248]
  403834:	ldr	x0, [sp, #328]
  403838:	lsl	x1, x0, #3
  40383c:	ldr	x0, [sp, #336]
  403840:	lsr	x0, x0, #61
  403844:	orr	x0, x1, x0
  403848:	str	x0, [sp, #328]
  40384c:	ldr	x0, [sp, #336]
  403850:	lsl	x0, x0, #3
  403854:	str	x0, [sp, #336]
  403858:	b	404748 <ferror@plt+0x34c8>
  40385c:	ldr	x1, [sp, #360]
  403860:	ldr	x0, [sp, #368]
  403864:	add	x0, x1, x0
  403868:	str	x0, [sp, #192]
  40386c:	ldr	x1, [sp, #376]
  403870:	ldr	x0, [sp, #392]
  403874:	add	x1, x1, x0
  403878:	ldr	x2, [sp, #192]
  40387c:	ldr	x0, [sp, #360]
  403880:	cmp	x2, x0
  403884:	cset	w0, cc  // cc = lo, ul, last
  403888:	and	w0, w0, #0xff
  40388c:	and	x0, x0, #0xff
  403890:	add	x0, x1, x0
  403894:	str	x0, [sp, #328]
  403898:	ldr	x0, [sp, #192]
  40389c:	str	x0, [sp, #336]
  4038a0:	ldr	x0, [sp, #296]
  4038a4:	add	x0, x0, #0x1
  4038a8:	str	x0, [sp, #344]
  4038ac:	ldr	x0, [sp, #328]
  4038b0:	lsl	x1, x0, #63
  4038b4:	ldr	x0, [sp, #336]
  4038b8:	lsr	x0, x0, #1
  4038bc:	orr	x1, x1, x0
  4038c0:	ldr	x0, [sp, #336]
  4038c4:	and	x0, x0, #0x1
  4038c8:	orr	x0, x1, x0
  4038cc:	str	x0, [sp, #336]
  4038d0:	ldr	x0, [sp, #328]
  4038d4:	lsr	x0, x0, #1
  4038d8:	str	x0, [sp, #328]
  4038dc:	ldr	x1, [sp, #344]
  4038e0:	mov	x0, #0x7fff                	// #32767
  4038e4:	cmp	x1, x0
  4038e8:	b.ne	40472c <ferror@plt+0x34ac>  // b.any
  4038ec:	ldr	x0, [sp, #304]
  4038f0:	and	x0, x0, #0xc00000
  4038f4:	cmp	x0, #0x0
  4038f8:	b.eq	403934 <ferror@plt+0x26b4>  // b.none
  4038fc:	ldr	x0, [sp, #304]
  403900:	and	x0, x0, #0xc00000
  403904:	cmp	x0, #0x400, lsl #12
  403908:	b.ne	403918 <ferror@plt+0x2698>  // b.any
  40390c:	ldr	x0, [sp, #384]
  403910:	cmp	x0, #0x0
  403914:	b.eq	403934 <ferror@plt+0x26b4>  // b.none
  403918:	ldr	x0, [sp, #304]
  40391c:	and	x0, x0, #0xc00000
  403920:	cmp	x0, #0x800, lsl #12
  403924:	b.ne	403948 <ferror@plt+0x26c8>  // b.any
  403928:	ldr	x0, [sp, #384]
  40392c:	cmp	x0, #0x0
  403930:	b.eq	403948 <ferror@plt+0x26c8>  // b.none
  403934:	mov	x0, #0x7fff                	// #32767
  403938:	str	x0, [sp, #344]
  40393c:	str	xzr, [sp, #336]
  403940:	str	xzr, [sp, #328]
  403944:	b	403960 <ferror@plt+0x26e0>
  403948:	mov	x0, #0x7ffe                	// #32766
  40394c:	str	x0, [sp, #344]
  403950:	mov	x0, #0xffffffffffffffff    	// #-1
  403954:	str	x0, [sp, #336]
  403958:	mov	x0, #0xffffffffffffffff    	// #-1
  40395c:	str	x0, [sp, #328]
  403960:	ldr	w0, [sp, #356]
  403964:	orr	w0, w0, #0x10
  403968:	str	w0, [sp, #356]
  40396c:	ldr	w0, [sp, #356]
  403970:	orr	w0, w0, #0x4
  403974:	str	w0, [sp, #356]
  403978:	b	40472c <ferror@plt+0x34ac>
  40397c:	ldr	x0, [sp, #328]
  403980:	and	x0, x0, #0x8000000000000
  403984:	cmp	x0, #0x0
  403988:	b.eq	404734 <ferror@plt+0x34b4>  // b.none
  40398c:	ldr	x0, [sp, #328]
  403990:	and	x0, x0, #0xfff7ffffffffffff
  403994:	str	x0, [sp, #328]
  403998:	ldr	x0, [sp, #344]
  40399c:	add	x0, x0, #0x1
  4039a0:	str	x0, [sp, #344]
  4039a4:	ldr	x0, [sp, #328]
  4039a8:	lsl	x1, x0, #63
  4039ac:	ldr	x0, [sp, #336]
  4039b0:	lsr	x0, x0, #1
  4039b4:	orr	x1, x1, x0
  4039b8:	ldr	x0, [sp, #336]
  4039bc:	and	x0, x0, #0x1
  4039c0:	orr	x0, x1, x0
  4039c4:	str	x0, [sp, #336]
  4039c8:	ldr	x0, [sp, #328]
  4039cc:	lsr	x0, x0, #1
  4039d0:	str	x0, [sp, #328]
  4039d4:	ldr	x1, [sp, #344]
  4039d8:	mov	x0, #0x7fff                	// #32767
  4039dc:	cmp	x1, x0
  4039e0:	b.ne	404734 <ferror@plt+0x34b4>  // b.any
  4039e4:	ldr	x0, [sp, #304]
  4039e8:	and	x0, x0, #0xc00000
  4039ec:	cmp	x0, #0x0
  4039f0:	b.eq	403a2c <ferror@plt+0x27ac>  // b.none
  4039f4:	ldr	x0, [sp, #304]
  4039f8:	and	x0, x0, #0xc00000
  4039fc:	cmp	x0, #0x400, lsl #12
  403a00:	b.ne	403a10 <ferror@plt+0x2790>  // b.any
  403a04:	ldr	x0, [sp, #384]
  403a08:	cmp	x0, #0x0
  403a0c:	b.eq	403a2c <ferror@plt+0x27ac>  // b.none
  403a10:	ldr	x0, [sp, #304]
  403a14:	and	x0, x0, #0xc00000
  403a18:	cmp	x0, #0x800, lsl #12
  403a1c:	b.ne	403a40 <ferror@plt+0x27c0>  // b.any
  403a20:	ldr	x0, [sp, #384]
  403a24:	cmp	x0, #0x0
  403a28:	b.eq	403a40 <ferror@plt+0x27c0>  // b.none
  403a2c:	mov	x0, #0x7fff                	// #32767
  403a30:	str	x0, [sp, #344]
  403a34:	str	xzr, [sp, #336]
  403a38:	str	xzr, [sp, #328]
  403a3c:	b	403a58 <ferror@plt+0x27d8>
  403a40:	mov	x0, #0x7ffe                	// #32766
  403a44:	str	x0, [sp, #344]
  403a48:	mov	x0, #0xffffffffffffffff    	// #-1
  403a4c:	str	x0, [sp, #336]
  403a50:	mov	x0, #0xffffffffffffffff    	// #-1
  403a54:	str	x0, [sp, #328]
  403a58:	ldr	w0, [sp, #356]
  403a5c:	orr	w0, w0, #0x10
  403a60:	str	w0, [sp, #356]
  403a64:	ldr	w0, [sp, #356]
  403a68:	orr	w0, w0, #0x4
  403a6c:	str	w0, [sp, #356]
  403a70:	b	404748 <ferror@plt+0x34c8>
  403a74:	ldr	x0, [sp, #296]
  403a78:	mov	w1, w0
  403a7c:	ldr	x0, [sp, #280]
  403a80:	sub	w0, w1, w0
  403a84:	str	w0, [sp, #320]
  403a88:	ldr	w0, [sp, #320]
  403a8c:	cmp	w0, #0x0
  403a90:	b.le	403d98 <ferror@plt+0x2b18>
  403a94:	ldr	x0, [sp, #296]
  403a98:	str	x0, [sp, #344]
  403a9c:	ldr	x0, [sp, #288]
  403aa0:	str	x0, [sp, #384]
  403aa4:	ldr	x0, [sp, #280]
  403aa8:	cmp	x0, #0x0
  403aac:	b.ne	403bdc <ferror@plt+0x295c>  // b.any
  403ab0:	ldr	x1, [sp, #392]
  403ab4:	ldr	x0, [sp, #368]
  403ab8:	orr	x0, x1, x0
  403abc:	cmp	x0, #0x0
  403ac0:	b.ne	403b18 <ferror@plt+0x2898>  // b.any
  403ac4:	ldr	x1, [sp, #296]
  403ac8:	mov	x0, #0x7fff                	// #32767
  403acc:	cmp	x1, x0
  403ad0:	b.ne	403b04 <ferror@plt+0x2884>  // b.any
  403ad4:	ldr	x1, [sp, #376]
  403ad8:	ldr	x0, [sp, #360]
  403adc:	orr	x0, x1, x0
  403ae0:	cmp	x0, #0x0
  403ae4:	b.eq	403b04 <ferror@plt+0x2884>  // b.none
  403ae8:	ldr	x0, [sp, #376]
  403aec:	and	x0, x0, #0x4000000000000
  403af0:	cmp	x0, #0x0
  403af4:	b.ne	403b04 <ferror@plt+0x2884>  // b.any
  403af8:	ldr	w0, [sp, #356]
  403afc:	orr	w0, w0, #0x1
  403b00:	str	w0, [sp, #356]
  403b04:	ldr	x0, [sp, #360]
  403b08:	str	x0, [sp, #336]
  403b0c:	ldr	x0, [sp, #376]
  403b10:	str	x0, [sp, #328]
  403b14:	b	404748 <ferror@plt+0x34c8>
  403b18:	ldr	w0, [sp, #320]
  403b1c:	sub	w0, w0, #0x1
  403b20:	str	w0, [sp, #320]
  403b24:	ldr	w0, [sp, #320]
  403b28:	cmp	w0, #0x0
  403b2c:	b.ne	403b78 <ferror@plt+0x28f8>  // b.any
  403b30:	ldr	x1, [sp, #360]
  403b34:	ldr	x0, [sp, #368]
  403b38:	sub	x0, x1, x0
  403b3c:	str	x0, [sp, #208]
  403b40:	ldr	x1, [sp, #376]
  403b44:	ldr	x0, [sp, #392]
  403b48:	sub	x1, x1, x0
  403b4c:	ldr	x2, [sp, #208]
  403b50:	ldr	x0, [sp, #360]
  403b54:	cmp	x2, x0
  403b58:	cset	w0, hi  // hi = pmore
  403b5c:	and	w0, w0, #0xff
  403b60:	and	x0, x0, #0xff
  403b64:	sub	x0, x1, x0
  403b68:	str	x0, [sp, #328]
  403b6c:	ldr	x0, [sp, #208]
  403b70:	str	x0, [sp, #336]
  403b74:	b	404548 <ferror@plt+0x32c8>
  403b78:	ldr	x1, [sp, #296]
  403b7c:	mov	x0, #0x7fff                	// #32767
  403b80:	cmp	x1, x0
  403b84:	b.ne	403c50 <ferror@plt+0x29d0>  // b.any
  403b88:	ldr	x1, [sp, #296]
  403b8c:	mov	x0, #0x7fff                	// #32767
  403b90:	cmp	x1, x0
  403b94:	b.ne	403bc8 <ferror@plt+0x2948>  // b.any
  403b98:	ldr	x1, [sp, #376]
  403b9c:	ldr	x0, [sp, #360]
  403ba0:	orr	x0, x1, x0
  403ba4:	cmp	x0, #0x0
  403ba8:	b.eq	403bc8 <ferror@plt+0x2948>  // b.none
  403bac:	ldr	x0, [sp, #376]
  403bb0:	and	x0, x0, #0x4000000000000
  403bb4:	cmp	x0, #0x0
  403bb8:	b.ne	403bc8 <ferror@plt+0x2948>  // b.any
  403bbc:	ldr	w0, [sp, #356]
  403bc0:	orr	w0, w0, #0x1
  403bc4:	str	w0, [sp, #356]
  403bc8:	ldr	x0, [sp, #360]
  403bcc:	str	x0, [sp, #336]
  403bd0:	ldr	x0, [sp, #376]
  403bd4:	str	x0, [sp, #328]
  403bd8:	b	404748 <ferror@plt+0x34c8>
  403bdc:	ldr	x1, [sp, #296]
  403be0:	mov	x0, #0x7fff                	// #32767
  403be4:	cmp	x1, x0
  403be8:	b.ne	403c40 <ferror@plt+0x29c0>  // b.any
  403bec:	ldr	x1, [sp, #296]
  403bf0:	mov	x0, #0x7fff                	// #32767
  403bf4:	cmp	x1, x0
  403bf8:	b.ne	403c2c <ferror@plt+0x29ac>  // b.any
  403bfc:	ldr	x1, [sp, #376]
  403c00:	ldr	x0, [sp, #360]
  403c04:	orr	x0, x1, x0
  403c08:	cmp	x0, #0x0
  403c0c:	b.eq	403c2c <ferror@plt+0x29ac>  // b.none
  403c10:	ldr	x0, [sp, #376]
  403c14:	and	x0, x0, #0x4000000000000
  403c18:	cmp	x0, #0x0
  403c1c:	b.ne	403c2c <ferror@plt+0x29ac>  // b.any
  403c20:	ldr	w0, [sp, #356]
  403c24:	orr	w0, w0, #0x1
  403c28:	str	w0, [sp, #356]
  403c2c:	ldr	x0, [sp, #360]
  403c30:	str	x0, [sp, #336]
  403c34:	ldr	x0, [sp, #376]
  403c38:	str	x0, [sp, #328]
  403c3c:	b	404748 <ferror@plt+0x34c8>
  403c40:	ldr	x0, [sp, #392]
  403c44:	orr	x0, x0, #0x8000000000000
  403c48:	str	x0, [sp, #392]
  403c4c:	b	403c54 <ferror@plt+0x29d4>
  403c50:	nop
  403c54:	ldr	w0, [sp, #320]
  403c58:	cmp	w0, #0x74
  403c5c:	b.gt	403d30 <ferror@plt+0x2ab0>
  403c60:	ldr	w0, [sp, #320]
  403c64:	cmp	w0, #0x3f
  403c68:	b.gt	403cd0 <ferror@plt+0x2a50>
  403c6c:	mov	w1, #0x40                  	// #64
  403c70:	ldr	w0, [sp, #320]
  403c74:	sub	w0, w1, w0
  403c78:	ldr	x1, [sp, #392]
  403c7c:	lsl	x1, x1, x0
  403c80:	ldr	w0, [sp, #320]
  403c84:	ldr	x2, [sp, #368]
  403c88:	lsr	x0, x2, x0
  403c8c:	orr	x1, x1, x0
  403c90:	mov	w2, #0x40                  	// #64
  403c94:	ldr	w0, [sp, #320]
  403c98:	sub	w0, w2, w0
  403c9c:	ldr	x2, [sp, #368]
  403ca0:	lsl	x0, x2, x0
  403ca4:	cmp	x0, #0x0
  403ca8:	cset	w0, ne  // ne = any
  403cac:	and	w0, w0, #0xff
  403cb0:	sxtw	x0, w0
  403cb4:	orr	x0, x1, x0
  403cb8:	str	x0, [sp, #368]
  403cbc:	ldr	w0, [sp, #320]
  403cc0:	ldr	x1, [sp, #392]
  403cc4:	lsr	x0, x1, x0
  403cc8:	str	x0, [sp, #392]
  403ccc:	b	403d50 <ferror@plt+0x2ad0>
  403cd0:	ldr	w0, [sp, #320]
  403cd4:	sub	w0, w0, #0x40
  403cd8:	ldr	x1, [sp, #392]
  403cdc:	lsr	x1, x1, x0
  403ce0:	ldr	w0, [sp, #320]
  403ce4:	cmp	w0, #0x40
  403ce8:	b.eq	403d04 <ferror@plt+0x2a84>  // b.none
  403cec:	mov	w2, #0x80                  	// #128
  403cf0:	ldr	w0, [sp, #320]
  403cf4:	sub	w0, w2, w0
  403cf8:	ldr	x2, [sp, #392]
  403cfc:	lsl	x0, x2, x0
  403d00:	b	403d08 <ferror@plt+0x2a88>
  403d04:	mov	x0, #0x0                   	// #0
  403d08:	ldr	x2, [sp, #368]
  403d0c:	orr	x0, x0, x2
  403d10:	cmp	x0, #0x0
  403d14:	cset	w0, ne  // ne = any
  403d18:	and	w0, w0, #0xff
  403d1c:	and	x0, x0, #0xff
  403d20:	orr	x0, x1, x0
  403d24:	str	x0, [sp, #368]
  403d28:	str	xzr, [sp, #392]
  403d2c:	b	403d50 <ferror@plt+0x2ad0>
  403d30:	ldr	x1, [sp, #392]
  403d34:	ldr	x0, [sp, #368]
  403d38:	orr	x0, x1, x0
  403d3c:	cmp	x0, #0x0
  403d40:	b.eq	403d50 <ferror@plt+0x2ad0>  // b.none
  403d44:	mov	x0, #0x1                   	// #1
  403d48:	str	x0, [sp, #368]
  403d4c:	str	xzr, [sp, #392]
  403d50:	ldr	x1, [sp, #360]
  403d54:	ldr	x0, [sp, #368]
  403d58:	sub	x0, x1, x0
  403d5c:	str	x0, [sp, #200]
  403d60:	ldr	x1, [sp, #376]
  403d64:	ldr	x0, [sp, #392]
  403d68:	sub	x1, x1, x0
  403d6c:	ldr	x2, [sp, #200]
  403d70:	ldr	x0, [sp, #360]
  403d74:	cmp	x2, x0
  403d78:	cset	w0, hi  // hi = pmore
  403d7c:	and	w0, w0, #0xff
  403d80:	and	x0, x0, #0xff
  403d84:	sub	x0, x1, x0
  403d88:	str	x0, [sp, #328]
  403d8c:	ldr	x0, [sp, #200]
  403d90:	str	x0, [sp, #336]
  403d94:	b	404548 <ferror@plt+0x32c8>
  403d98:	ldr	w0, [sp, #320]
  403d9c:	cmp	w0, #0x0
  403da0:	b.ge	4040b4 <ferror@plt+0x2e34>  // b.tcont
  403da4:	ldr	w0, [sp, #320]
  403da8:	neg	w0, w0
  403dac:	str	w0, [sp, #320]
  403db0:	ldr	x0, [sp, #280]
  403db4:	str	x0, [sp, #344]
  403db8:	ldr	x0, [sp, #272]
  403dbc:	str	x0, [sp, #384]
  403dc0:	ldr	x0, [sp, #296]
  403dc4:	cmp	x0, #0x0
  403dc8:	b.ne	403ef8 <ferror@plt+0x2c78>  // b.any
  403dcc:	ldr	x1, [sp, #376]
  403dd0:	ldr	x0, [sp, #360]
  403dd4:	orr	x0, x1, x0
  403dd8:	cmp	x0, #0x0
  403ddc:	b.ne	403e34 <ferror@plt+0x2bb4>  // b.any
  403de0:	ldr	x1, [sp, #280]
  403de4:	mov	x0, #0x7fff                	// #32767
  403de8:	cmp	x1, x0
  403dec:	b.ne	403e20 <ferror@plt+0x2ba0>  // b.any
  403df0:	ldr	x1, [sp, #392]
  403df4:	ldr	x0, [sp, #368]
  403df8:	orr	x0, x1, x0
  403dfc:	cmp	x0, #0x0
  403e00:	b.eq	403e20 <ferror@plt+0x2ba0>  // b.none
  403e04:	ldr	x0, [sp, #392]
  403e08:	and	x0, x0, #0x4000000000000
  403e0c:	cmp	x0, #0x0
  403e10:	b.ne	403e20 <ferror@plt+0x2ba0>  // b.any
  403e14:	ldr	w0, [sp, #356]
  403e18:	orr	w0, w0, #0x1
  403e1c:	str	w0, [sp, #356]
  403e20:	ldr	x0, [sp, #368]
  403e24:	str	x0, [sp, #336]
  403e28:	ldr	x0, [sp, #392]
  403e2c:	str	x0, [sp, #328]
  403e30:	b	404748 <ferror@plt+0x34c8>
  403e34:	ldr	w0, [sp, #320]
  403e38:	sub	w0, w0, #0x1
  403e3c:	str	w0, [sp, #320]
  403e40:	ldr	w0, [sp, #320]
  403e44:	cmp	w0, #0x0
  403e48:	b.ne	403e94 <ferror@plt+0x2c14>  // b.any
  403e4c:	ldr	x1, [sp, #368]
  403e50:	ldr	x0, [sp, #360]
  403e54:	sub	x0, x1, x0
  403e58:	str	x0, [sp, #224]
  403e5c:	ldr	x1, [sp, #392]
  403e60:	ldr	x0, [sp, #376]
  403e64:	sub	x1, x1, x0
  403e68:	ldr	x2, [sp, #224]
  403e6c:	ldr	x0, [sp, #368]
  403e70:	cmp	x2, x0
  403e74:	cset	w0, hi  // hi = pmore
  403e78:	and	w0, w0, #0xff
  403e7c:	and	x0, x0, #0xff
  403e80:	sub	x0, x1, x0
  403e84:	str	x0, [sp, #328]
  403e88:	ldr	x0, [sp, #224]
  403e8c:	str	x0, [sp, #336]
  403e90:	b	404548 <ferror@plt+0x32c8>
  403e94:	ldr	x1, [sp, #280]
  403e98:	mov	x0, #0x7fff                	// #32767
  403e9c:	cmp	x1, x0
  403ea0:	b.ne	403f6c <ferror@plt+0x2cec>  // b.any
  403ea4:	ldr	x1, [sp, #280]
  403ea8:	mov	x0, #0x7fff                	// #32767
  403eac:	cmp	x1, x0
  403eb0:	b.ne	403ee4 <ferror@plt+0x2c64>  // b.any
  403eb4:	ldr	x1, [sp, #392]
  403eb8:	ldr	x0, [sp, #368]
  403ebc:	orr	x0, x1, x0
  403ec0:	cmp	x0, #0x0
  403ec4:	b.eq	403ee4 <ferror@plt+0x2c64>  // b.none
  403ec8:	ldr	x0, [sp, #392]
  403ecc:	and	x0, x0, #0x4000000000000
  403ed0:	cmp	x0, #0x0
  403ed4:	b.ne	403ee4 <ferror@plt+0x2c64>  // b.any
  403ed8:	ldr	w0, [sp, #356]
  403edc:	orr	w0, w0, #0x1
  403ee0:	str	w0, [sp, #356]
  403ee4:	ldr	x0, [sp, #368]
  403ee8:	str	x0, [sp, #336]
  403eec:	ldr	x0, [sp, #392]
  403ef0:	str	x0, [sp, #328]
  403ef4:	b	404748 <ferror@plt+0x34c8>
  403ef8:	ldr	x1, [sp, #280]
  403efc:	mov	x0, #0x7fff                	// #32767
  403f00:	cmp	x1, x0
  403f04:	b.ne	403f5c <ferror@plt+0x2cdc>  // b.any
  403f08:	ldr	x1, [sp, #280]
  403f0c:	mov	x0, #0x7fff                	// #32767
  403f10:	cmp	x1, x0
  403f14:	b.ne	403f48 <ferror@plt+0x2cc8>  // b.any
  403f18:	ldr	x1, [sp, #392]
  403f1c:	ldr	x0, [sp, #368]
  403f20:	orr	x0, x1, x0
  403f24:	cmp	x0, #0x0
  403f28:	b.eq	403f48 <ferror@plt+0x2cc8>  // b.none
  403f2c:	ldr	x0, [sp, #392]
  403f30:	and	x0, x0, #0x4000000000000
  403f34:	cmp	x0, #0x0
  403f38:	b.ne	403f48 <ferror@plt+0x2cc8>  // b.any
  403f3c:	ldr	w0, [sp, #356]
  403f40:	orr	w0, w0, #0x1
  403f44:	str	w0, [sp, #356]
  403f48:	ldr	x0, [sp, #368]
  403f4c:	str	x0, [sp, #336]
  403f50:	ldr	x0, [sp, #392]
  403f54:	str	x0, [sp, #328]
  403f58:	b	404748 <ferror@plt+0x34c8>
  403f5c:	ldr	x0, [sp, #376]
  403f60:	orr	x0, x0, #0x8000000000000
  403f64:	str	x0, [sp, #376]
  403f68:	b	403f70 <ferror@plt+0x2cf0>
  403f6c:	nop
  403f70:	ldr	w0, [sp, #320]
  403f74:	cmp	w0, #0x74
  403f78:	b.gt	40404c <ferror@plt+0x2dcc>
  403f7c:	ldr	w0, [sp, #320]
  403f80:	cmp	w0, #0x3f
  403f84:	b.gt	403fec <ferror@plt+0x2d6c>
  403f88:	mov	w1, #0x40                  	// #64
  403f8c:	ldr	w0, [sp, #320]
  403f90:	sub	w0, w1, w0
  403f94:	ldr	x1, [sp, #376]
  403f98:	lsl	x1, x1, x0
  403f9c:	ldr	w0, [sp, #320]
  403fa0:	ldr	x2, [sp, #360]
  403fa4:	lsr	x0, x2, x0
  403fa8:	orr	x1, x1, x0
  403fac:	mov	w2, #0x40                  	// #64
  403fb0:	ldr	w0, [sp, #320]
  403fb4:	sub	w0, w2, w0
  403fb8:	ldr	x2, [sp, #360]
  403fbc:	lsl	x0, x2, x0
  403fc0:	cmp	x0, #0x0
  403fc4:	cset	w0, ne  // ne = any
  403fc8:	and	w0, w0, #0xff
  403fcc:	sxtw	x0, w0
  403fd0:	orr	x0, x1, x0
  403fd4:	str	x0, [sp, #360]
  403fd8:	ldr	w0, [sp, #320]
  403fdc:	ldr	x1, [sp, #376]
  403fe0:	lsr	x0, x1, x0
  403fe4:	str	x0, [sp, #376]
  403fe8:	b	40406c <ferror@plt+0x2dec>
  403fec:	ldr	w0, [sp, #320]
  403ff0:	sub	w0, w0, #0x40
  403ff4:	ldr	x1, [sp, #376]
  403ff8:	lsr	x1, x1, x0
  403ffc:	ldr	w0, [sp, #320]
  404000:	cmp	w0, #0x40
  404004:	b.eq	404020 <ferror@plt+0x2da0>  // b.none
  404008:	mov	w2, #0x80                  	// #128
  40400c:	ldr	w0, [sp, #320]
  404010:	sub	w0, w2, w0
  404014:	ldr	x2, [sp, #376]
  404018:	lsl	x0, x2, x0
  40401c:	b	404024 <ferror@plt+0x2da4>
  404020:	mov	x0, #0x0                   	// #0
  404024:	ldr	x2, [sp, #360]
  404028:	orr	x0, x0, x2
  40402c:	cmp	x0, #0x0
  404030:	cset	w0, ne  // ne = any
  404034:	and	w0, w0, #0xff
  404038:	and	x0, x0, #0xff
  40403c:	orr	x0, x1, x0
  404040:	str	x0, [sp, #360]
  404044:	str	xzr, [sp, #376]
  404048:	b	40406c <ferror@plt+0x2dec>
  40404c:	ldr	x1, [sp, #376]
  404050:	ldr	x0, [sp, #360]
  404054:	orr	x0, x1, x0
  404058:	cmp	x0, #0x0
  40405c:	b.eq	40406c <ferror@plt+0x2dec>  // b.none
  404060:	mov	x0, #0x1                   	// #1
  404064:	str	x0, [sp, #360]
  404068:	str	xzr, [sp, #376]
  40406c:	ldr	x1, [sp, #368]
  404070:	ldr	x0, [sp, #360]
  404074:	sub	x0, x1, x0
  404078:	str	x0, [sp, #216]
  40407c:	ldr	x1, [sp, #392]
  404080:	ldr	x0, [sp, #376]
  404084:	sub	x1, x1, x0
  404088:	ldr	x2, [sp, #216]
  40408c:	ldr	x0, [sp, #368]
  404090:	cmp	x2, x0
  404094:	cset	w0, hi  // hi = pmore
  404098:	and	w0, w0, #0xff
  40409c:	and	x0, x0, #0xff
  4040a0:	sub	x0, x1, x0
  4040a4:	str	x0, [sp, #328]
  4040a8:	ldr	x0, [sp, #216]
  4040ac:	str	x0, [sp, #336]
  4040b0:	b	404548 <ferror@plt+0x32c8>
  4040b4:	ldr	x0, [sp, #296]
  4040b8:	add	x0, x0, #0x1
  4040bc:	and	x0, x0, #0x7ffe
  4040c0:	cmp	x0, #0x0
  4040c4:	b.ne	40445c <ferror@plt+0x31dc>  // b.any
  4040c8:	ldr	x0, [sp, #296]
  4040cc:	cmp	x0, #0x0
  4040d0:	b.ne	40424c <ferror@plt+0x2fcc>  // b.any
  4040d4:	str	xzr, [sp, #344]
  4040d8:	ldr	x1, [sp, #376]
  4040dc:	ldr	x0, [sp, #360]
  4040e0:	orr	x0, x1, x0
  4040e4:	cmp	x0, #0x0
  4040e8:	b.ne	40413c <ferror@plt+0x2ebc>  // b.any
  4040ec:	ldr	x0, [sp, #368]
  4040f0:	str	x0, [sp, #336]
  4040f4:	ldr	x0, [sp, #392]
  4040f8:	str	x0, [sp, #328]
  4040fc:	ldr	x1, [sp, #392]
  404100:	ldr	x0, [sp, #368]
  404104:	orr	x0, x1, x0
  404108:	cmp	x0, #0x0
  40410c:	b.ne	404130 <ferror@plt+0x2eb0>  // b.any
  404110:	ldr	x0, [sp, #304]
  404114:	and	x0, x0, #0xc00000
  404118:	cmp	x0, #0x800, lsl #12
  40411c:	cset	w0, eq  // eq = none
  404120:	and	w0, w0, #0xff
  404124:	and	x0, x0, #0xff
  404128:	str	x0, [sp, #384]
  40412c:	b	404748 <ferror@plt+0x34c8>
  404130:	ldr	x0, [sp, #272]
  404134:	str	x0, [sp, #384]
  404138:	b	404748 <ferror@plt+0x34c8>
  40413c:	ldr	x1, [sp, #392]
  404140:	ldr	x0, [sp, #368]
  404144:	orr	x0, x1, x0
  404148:	cmp	x0, #0x0
  40414c:	b.ne	40416c <ferror@plt+0x2eec>  // b.any
  404150:	ldr	x0, [sp, #360]
  404154:	str	x0, [sp, #336]
  404158:	ldr	x0, [sp, #376]
  40415c:	str	x0, [sp, #328]
  404160:	ldr	x0, [sp, #288]
  404164:	str	x0, [sp, #384]
  404168:	b	404748 <ferror@plt+0x34c8>
  40416c:	ldr	x1, [sp, #360]
  404170:	ldr	x0, [sp, #368]
  404174:	sub	x0, x1, x0
  404178:	str	x0, [sp, #240]
  40417c:	ldr	x1, [sp, #376]
  404180:	ldr	x0, [sp, #392]
  404184:	sub	x1, x1, x0
  404188:	ldr	x2, [sp, #240]
  40418c:	ldr	x0, [sp, #360]
  404190:	cmp	x2, x0
  404194:	cset	w0, hi  // hi = pmore
  404198:	and	w0, w0, #0xff
  40419c:	and	x0, x0, #0xff
  4041a0:	sub	x0, x1, x0
  4041a4:	str	x0, [sp, #328]
  4041a8:	ldr	x0, [sp, #240]
  4041ac:	str	x0, [sp, #336]
  4041b0:	ldr	x0, [sp, #288]
  4041b4:	str	x0, [sp, #384]
  4041b8:	ldr	x0, [sp, #328]
  4041bc:	and	x0, x0, #0x8000000000000
  4041c0:	cmp	x0, #0x0
  4041c4:	b.eq	404218 <ferror@plt+0x2f98>  // b.none
  4041c8:	ldr	x1, [sp, #368]
  4041cc:	ldr	x0, [sp, #360]
  4041d0:	sub	x0, x1, x0
  4041d4:	str	x0, [sp, #232]
  4041d8:	ldr	x1, [sp, #392]
  4041dc:	ldr	x0, [sp, #376]
  4041e0:	sub	x1, x1, x0
  4041e4:	ldr	x2, [sp, #232]
  4041e8:	ldr	x0, [sp, #368]
  4041ec:	cmp	x2, x0
  4041f0:	cset	w0, hi  // hi = pmore
  4041f4:	and	w0, w0, #0xff
  4041f8:	and	x0, x0, #0xff
  4041fc:	sub	x0, x1, x0
  404200:	str	x0, [sp, #328]
  404204:	ldr	x0, [sp, #232]
  404208:	str	x0, [sp, #336]
  40420c:	ldr	x0, [sp, #272]
  404210:	str	x0, [sp, #384]
  404214:	b	40473c <ferror@plt+0x34bc>
  404218:	ldr	x1, [sp, #328]
  40421c:	ldr	x0, [sp, #336]
  404220:	orr	x0, x1, x0
  404224:	cmp	x0, #0x0
  404228:	b.ne	40473c <ferror@plt+0x34bc>  // b.any
  40422c:	ldr	x0, [sp, #304]
  404230:	and	x0, x0, #0xc00000
  404234:	cmp	x0, #0x800, lsl #12
  404238:	cset	w0, eq  // eq = none
  40423c:	and	w0, w0, #0xff
  404240:	and	x0, x0, #0xff
  404244:	str	x0, [sp, #384]
  404248:	b	40473c <ferror@plt+0x34bc>
  40424c:	ldr	x1, [sp, #296]
  404250:	mov	x0, #0x7fff                	// #32767
  404254:	cmp	x1, x0
  404258:	b.ne	40428c <ferror@plt+0x300c>  // b.any
  40425c:	ldr	x1, [sp, #376]
  404260:	ldr	x0, [sp, #360]
  404264:	orr	x0, x1, x0
  404268:	cmp	x0, #0x0
  40426c:	b.eq	40428c <ferror@plt+0x300c>  // b.none
  404270:	ldr	x0, [sp, #376]
  404274:	and	x0, x0, #0x4000000000000
  404278:	cmp	x0, #0x0
  40427c:	b.ne	40428c <ferror@plt+0x300c>  // b.any
  404280:	ldr	w0, [sp, #356]
  404284:	orr	w0, w0, #0x1
  404288:	str	w0, [sp, #356]
  40428c:	ldr	x1, [sp, #280]
  404290:	mov	x0, #0x7fff                	// #32767
  404294:	cmp	x1, x0
  404298:	b.ne	4042cc <ferror@plt+0x304c>  // b.any
  40429c:	ldr	x1, [sp, #392]
  4042a0:	ldr	x0, [sp, #368]
  4042a4:	orr	x0, x1, x0
  4042a8:	cmp	x0, #0x0
  4042ac:	b.eq	4042cc <ferror@plt+0x304c>  // b.none
  4042b0:	ldr	x0, [sp, #392]
  4042b4:	and	x0, x0, #0x4000000000000
  4042b8:	cmp	x0, #0x0
  4042bc:	b.ne	4042cc <ferror@plt+0x304c>  // b.any
  4042c0:	ldr	w0, [sp, #356]
  4042c4:	orr	w0, w0, #0x1
  4042c8:	str	w0, [sp, #356]
  4042cc:	mov	x0, #0x7fff                	// #32767
  4042d0:	str	x0, [sp, #344]
  4042d4:	ldr	x1, [sp, #376]
  4042d8:	ldr	x0, [sp, #360]
  4042dc:	orr	x0, x1, x0
  4042e0:	cmp	x0, #0x0
  4042e4:	b.ne	404360 <ferror@plt+0x30e0>  // b.any
  4042e8:	ldr	x1, [sp, #392]
  4042ec:	ldr	x0, [sp, #368]
  4042f0:	orr	x0, x1, x0
  4042f4:	cmp	x0, #0x0
  4042f8:	b.ne	404344 <ferror@plt+0x30c4>  // b.any
  4042fc:	str	xzr, [sp, #384]
  404300:	mov	x0, #0xffffffffffffffff    	// #-1
  404304:	str	x0, [sp, #336]
  404308:	mov	x0, #0xffffffffffff        	// #281474976710655
  40430c:	str	x0, [sp, #328]
  404310:	ldr	x0, [sp, #328]
  404314:	lsl	x1, x0, #3
  404318:	ldr	x0, [sp, #336]
  40431c:	lsr	x0, x0, #61
  404320:	orr	x0, x1, x0
  404324:	str	x0, [sp, #328]
  404328:	ldr	x0, [sp, #336]
  40432c:	lsl	x0, x0, #3
  404330:	str	x0, [sp, #336]
  404334:	ldr	w0, [sp, #356]
  404338:	orr	w0, w0, #0x1
  40433c:	str	w0, [sp, #356]
  404340:	b	404748 <ferror@plt+0x34c8>
  404344:	ldr	x0, [sp, #272]
  404348:	str	x0, [sp, #384]
  40434c:	ldr	x0, [sp, #368]
  404350:	str	x0, [sp, #336]
  404354:	ldr	x0, [sp, #392]
  404358:	str	x0, [sp, #328]
  40435c:	b	404748 <ferror@plt+0x34c8>
  404360:	ldr	x1, [sp, #392]
  404364:	ldr	x0, [sp, #368]
  404368:	orr	x0, x1, x0
  40436c:	cmp	x0, #0x0
  404370:	b.ne	404390 <ferror@plt+0x3110>  // b.any
  404374:	ldr	x0, [sp, #288]
  404378:	str	x0, [sp, #384]
  40437c:	ldr	x0, [sp, #360]
  404380:	str	x0, [sp, #336]
  404384:	ldr	x0, [sp, #376]
  404388:	str	x0, [sp, #328]
  40438c:	b	404748 <ferror@plt+0x34c8>
  404390:	ldr	x0, [sp, #360]
  404394:	lsr	x1, x0, #3
  404398:	ldr	x0, [sp, #376]
  40439c:	lsl	x0, x0, #61
  4043a0:	orr	x0, x1, x0
  4043a4:	str	x0, [sp, #360]
  4043a8:	ldr	x0, [sp, #376]
  4043ac:	lsr	x0, x0, #3
  4043b0:	str	x0, [sp, #376]
  4043b4:	ldr	x0, [sp, #368]
  4043b8:	lsr	x1, x0, #3
  4043bc:	ldr	x0, [sp, #392]
  4043c0:	lsl	x0, x0, #61
  4043c4:	orr	x0, x1, x0
  4043c8:	str	x0, [sp, #368]
  4043cc:	ldr	x0, [sp, #392]
  4043d0:	lsr	x0, x0, #3
  4043d4:	str	x0, [sp, #392]
  4043d8:	ldr	x0, [sp, #376]
  4043dc:	and	x0, x0, #0x800000000000
  4043e0:	cmp	x0, #0x0
  4043e4:	b.eq	404414 <ferror@plt+0x3194>  // b.none
  4043e8:	ldr	x0, [sp, #392]
  4043ec:	and	x0, x0, #0x800000000000
  4043f0:	cmp	x0, #0x0
  4043f4:	b.ne	404414 <ferror@plt+0x3194>  // b.any
  4043f8:	ldr	x0, [sp, #272]
  4043fc:	str	x0, [sp, #384]
  404400:	ldr	x0, [sp, #368]
  404404:	str	x0, [sp, #336]
  404408:	ldr	x0, [sp, #392]
  40440c:	str	x0, [sp, #328]
  404410:	b	40442c <ferror@plt+0x31ac>
  404414:	ldr	x0, [sp, #288]
  404418:	str	x0, [sp, #384]
  40441c:	ldr	x0, [sp, #360]
  404420:	str	x0, [sp, #336]
  404424:	ldr	x0, [sp, #376]
  404428:	str	x0, [sp, #328]
  40442c:	mov	x0, #0x3                   	// #3
  404430:	str	x0, [sp, #248]
  404434:	ldr	x0, [sp, #328]
  404438:	lsl	x1, x0, #3
  40443c:	ldr	x0, [sp, #336]
  404440:	lsr	x0, x0, #61
  404444:	orr	x0, x1, x0
  404448:	str	x0, [sp, #328]
  40444c:	ldr	x0, [sp, #336]
  404450:	lsl	x0, x0, #3
  404454:	str	x0, [sp, #336]
  404458:	b	404748 <ferror@plt+0x34c8>
  40445c:	ldr	x0, [sp, #296]
  404460:	str	x0, [sp, #344]
  404464:	ldr	x1, [sp, #360]
  404468:	ldr	x0, [sp, #368]
  40446c:	sub	x0, x1, x0
  404470:	str	x0, [sp, #264]
  404474:	ldr	x1, [sp, #376]
  404478:	ldr	x0, [sp, #392]
  40447c:	sub	x1, x1, x0
  404480:	ldr	x2, [sp, #264]
  404484:	ldr	x0, [sp, #360]
  404488:	cmp	x2, x0
  40448c:	cset	w0, hi  // hi = pmore
  404490:	and	w0, w0, #0xff
  404494:	and	x0, x0, #0xff
  404498:	sub	x0, x1, x0
  40449c:	str	x0, [sp, #328]
  4044a0:	ldr	x0, [sp, #264]
  4044a4:	str	x0, [sp, #336]
  4044a8:	ldr	x0, [sp, #288]
  4044ac:	str	x0, [sp, #384]
  4044b0:	ldr	x0, [sp, #328]
  4044b4:	and	x0, x0, #0x8000000000000
  4044b8:	cmp	x0, #0x0
  4044bc:	b.eq	404510 <ferror@plt+0x3290>  // b.none
  4044c0:	ldr	x1, [sp, #368]
  4044c4:	ldr	x0, [sp, #360]
  4044c8:	sub	x0, x1, x0
  4044cc:	str	x0, [sp, #256]
  4044d0:	ldr	x1, [sp, #392]
  4044d4:	ldr	x0, [sp, #376]
  4044d8:	sub	x1, x1, x0
  4044dc:	ldr	x2, [sp, #256]
  4044e0:	ldr	x0, [sp, #368]
  4044e4:	cmp	x2, x0
  4044e8:	cset	w0, hi  // hi = pmore
  4044ec:	and	w0, w0, #0xff
  4044f0:	and	x0, x0, #0xff
  4044f4:	sub	x0, x1, x0
  4044f8:	str	x0, [sp, #328]
  4044fc:	ldr	x0, [sp, #256]
  404500:	str	x0, [sp, #336]
  404504:	ldr	x0, [sp, #272]
  404508:	str	x0, [sp, #384]
  40450c:	b	404568 <ferror@plt+0x32e8>
  404510:	ldr	x1, [sp, #328]
  404514:	ldr	x0, [sp, #336]
  404518:	orr	x0, x1, x0
  40451c:	cmp	x0, #0x0
  404520:	b.ne	404568 <ferror@plt+0x32e8>  // b.any
  404524:	str	xzr, [sp, #344]
  404528:	ldr	x0, [sp, #304]
  40452c:	and	x0, x0, #0xc00000
  404530:	cmp	x0, #0x800, lsl #12
  404534:	cset	w0, eq  // eq = none
  404538:	and	w0, w0, #0xff
  40453c:	and	x0, x0, #0xff
  404540:	str	x0, [sp, #384]
  404544:	b	404748 <ferror@plt+0x34c8>
  404548:	ldr	x0, [sp, #328]
  40454c:	and	x0, x0, #0x8000000000000
  404550:	cmp	x0, #0x0
  404554:	b.eq	404744 <ferror@plt+0x34c4>  // b.none
  404558:	ldr	x0, [sp, #328]
  40455c:	and	x0, x0, #0x7ffffffffffff
  404560:	str	x0, [sp, #328]
  404564:	b	40456c <ferror@plt+0x32ec>
  404568:	nop
  40456c:	ldr	x0, [sp, #328]
  404570:	cmp	x0, #0x0
  404574:	b.eq	404588 <ferror@plt+0x3308>  // b.none
  404578:	ldr	x0, [sp, #328]
  40457c:	clz	x0, x0
  404580:	str	w0, [sp, #316]
  404584:	b	4045a0 <ferror@plt+0x3320>
  404588:	ldr	x0, [sp, #336]
  40458c:	clz	x0, x0
  404590:	str	w0, [sp, #316]
  404594:	ldr	w0, [sp, #316]
  404598:	add	w0, w0, #0x40
  40459c:	str	w0, [sp, #316]
  4045a0:	ldr	w0, [sp, #316]
  4045a4:	sub	w0, w0, #0xc
  4045a8:	str	w0, [sp, #316]
  4045ac:	ldr	w0, [sp, #316]
  4045b0:	cmp	w0, #0x3f
  4045b4:	b.gt	4045f4 <ferror@plt+0x3374>
  4045b8:	ldr	w0, [sp, #316]
  4045bc:	ldr	x1, [sp, #328]
  4045c0:	lsl	x1, x1, x0
  4045c4:	mov	w2, #0x40                  	// #64
  4045c8:	ldr	w0, [sp, #316]
  4045cc:	sub	w0, w2, w0
  4045d0:	ldr	x2, [sp, #336]
  4045d4:	lsr	x0, x2, x0
  4045d8:	orr	x0, x1, x0
  4045dc:	str	x0, [sp, #328]
  4045e0:	ldr	w0, [sp, #316]
  4045e4:	ldr	x1, [sp, #336]
  4045e8:	lsl	x0, x1, x0
  4045ec:	str	x0, [sp, #336]
  4045f0:	b	40460c <ferror@plt+0x338c>
  4045f4:	ldr	w0, [sp, #316]
  4045f8:	sub	w0, w0, #0x40
  4045fc:	ldr	x1, [sp, #336]
  404600:	lsl	x0, x1, x0
  404604:	str	x0, [sp, #328]
  404608:	str	xzr, [sp, #336]
  40460c:	ldrsw	x0, [sp, #316]
  404610:	ldr	x1, [sp, #344]
  404614:	cmp	x1, x0
  404618:	b.gt	404704 <ferror@plt+0x3484>
  40461c:	ldr	w0, [sp, #316]
  404620:	ldr	x1, [sp, #344]
  404624:	sub	w0, w0, w1
  404628:	add	w0, w0, #0x1
  40462c:	str	w0, [sp, #316]
  404630:	ldr	w0, [sp, #316]
  404634:	cmp	w0, #0x3f
  404638:	b.gt	4046a0 <ferror@plt+0x3420>
  40463c:	mov	w1, #0x40                  	// #64
  404640:	ldr	w0, [sp, #316]
  404644:	sub	w0, w1, w0
  404648:	ldr	x1, [sp, #328]
  40464c:	lsl	x1, x1, x0
  404650:	ldr	w0, [sp, #316]
  404654:	ldr	x2, [sp, #336]
  404658:	lsr	x0, x2, x0
  40465c:	orr	x1, x1, x0
  404660:	mov	w2, #0x40                  	// #64
  404664:	ldr	w0, [sp, #316]
  404668:	sub	w0, w2, w0
  40466c:	ldr	x2, [sp, #336]
  404670:	lsl	x0, x2, x0
  404674:	cmp	x0, #0x0
  404678:	cset	w0, ne  // ne = any
  40467c:	and	w0, w0, #0xff
  404680:	sxtw	x0, w0
  404684:	orr	x0, x1, x0
  404688:	str	x0, [sp, #336]
  40468c:	ldr	w0, [sp, #316]
  404690:	ldr	x1, [sp, #328]
  404694:	lsr	x0, x1, x0
  404698:	str	x0, [sp, #328]
  40469c:	b	4046fc <ferror@plt+0x347c>
  4046a0:	ldr	w0, [sp, #316]
  4046a4:	sub	w0, w0, #0x40
  4046a8:	ldr	x1, [sp, #328]
  4046ac:	lsr	x1, x1, x0
  4046b0:	ldr	w0, [sp, #316]
  4046b4:	cmp	w0, #0x40
  4046b8:	b.eq	4046d4 <ferror@plt+0x3454>  // b.none
  4046bc:	mov	w2, #0x80                  	// #128
  4046c0:	ldr	w0, [sp, #316]
  4046c4:	sub	w0, w2, w0
  4046c8:	ldr	x2, [sp, #328]
  4046cc:	lsl	x0, x2, x0
  4046d0:	b	4046d8 <ferror@plt+0x3458>
  4046d4:	mov	x0, #0x0                   	// #0
  4046d8:	ldr	x2, [sp, #336]
  4046dc:	orr	x0, x0, x2
  4046e0:	cmp	x0, #0x0
  4046e4:	cset	w0, ne  // ne = any
  4046e8:	and	w0, w0, #0xff
  4046ec:	and	x0, x0, #0xff
  4046f0:	orr	x0, x1, x0
  4046f4:	str	x0, [sp, #336]
  4046f8:	str	xzr, [sp, #328]
  4046fc:	str	xzr, [sp, #344]
  404700:	b	404748 <ferror@plt+0x34c8>
  404704:	ldrsw	x0, [sp, #316]
  404708:	ldr	x1, [sp, #344]
  40470c:	sub	x0, x1, x0
  404710:	str	x0, [sp, #344]
  404714:	ldr	x0, [sp, #328]
  404718:	and	x0, x0, #0xfff7ffffffffffff
  40471c:	str	x0, [sp, #328]
  404720:	b	404748 <ferror@plt+0x34c8>
  404724:	nop
  404728:	b	404748 <ferror@plt+0x34c8>
  40472c:	nop
  404730:	b	404748 <ferror@plt+0x34c8>
  404734:	nop
  404738:	b	404748 <ferror@plt+0x34c8>
  40473c:	nop
  404740:	b	404748 <ferror@plt+0x34c8>
  404744:	nop
  404748:	ldr	x0, [sp, #344]
  40474c:	cmp	x0, #0x0
  404750:	b.ne	404770 <ferror@plt+0x34f0>  // b.any
  404754:	ldr	x1, [sp, #328]
  404758:	ldr	x0, [sp, #336]
  40475c:	orr	x0, x1, x0
  404760:	cmp	x0, #0x0
  404764:	b.eq	404770 <ferror@plt+0x34f0>  // b.none
  404768:	mov	w0, #0x1                   	// #1
  40476c:	b	404774 <ferror@plt+0x34f4>
  404770:	mov	w0, #0x0                   	// #0
  404774:	str	w0, [sp, #148]
  404778:	ldr	x0, [sp, #336]
  40477c:	and	x0, x0, #0x7
  404780:	cmp	x0, #0x0
  404784:	b.eq	4048cc <ferror@plt+0x364c>  // b.none
  404788:	ldr	w0, [sp, #356]
  40478c:	orr	w0, w0, #0x10
  404790:	str	w0, [sp, #356]
  404794:	ldr	x0, [sp, #304]
  404798:	and	x0, x0, #0xc00000
  40479c:	cmp	x0, #0xc00, lsl #12
  4047a0:	b.eq	4048d4 <ferror@plt+0x3654>  // b.none
  4047a4:	cmp	x0, #0xc00, lsl #12
  4047a8:	b.hi	4048d8 <ferror@plt+0x3658>  // b.pmore
  4047ac:	cmp	x0, #0x800, lsl #12
  4047b0:	b.eq	404874 <ferror@plt+0x35f4>  // b.none
  4047b4:	cmp	x0, #0x800, lsl #12
  4047b8:	b.hi	4048d8 <ferror@plt+0x3658>  // b.pmore
  4047bc:	cmp	x0, #0x0
  4047c0:	b.eq	4047d0 <ferror@plt+0x3550>  // b.none
  4047c4:	cmp	x0, #0x400, lsl #12
  4047c8:	b.eq	40481c <ferror@plt+0x359c>  // b.none
  4047cc:	b	4048d8 <ferror@plt+0x3658>
  4047d0:	ldr	x0, [sp, #336]
  4047d4:	and	x0, x0, #0xf
  4047d8:	cmp	x0, #0x4
  4047dc:	b.eq	4048d4 <ferror@plt+0x3654>  // b.none
  4047e0:	ldr	x0, [sp, #336]
  4047e4:	add	x0, x0, #0x4
  4047e8:	str	x0, [sp, #120]
  4047ec:	ldr	x1, [sp, #120]
  4047f0:	ldr	x0, [sp, #336]
  4047f4:	cmp	x1, x0
  4047f8:	cset	w0, cc  // cc = lo, ul, last
  4047fc:	and	w0, w0, #0xff
  404800:	and	x0, x0, #0xff
  404804:	ldr	x1, [sp, #328]
  404808:	add	x0, x1, x0
  40480c:	str	x0, [sp, #328]
  404810:	ldr	x0, [sp, #120]
  404814:	str	x0, [sp, #336]
  404818:	b	4048d4 <ferror@plt+0x3654>
  40481c:	ldr	x0, [sp, #384]
  404820:	cmp	x0, #0x0
  404824:	b.ne	4048d4 <ferror@plt+0x3654>  // b.any
  404828:	ldr	x0, [sp, #336]
  40482c:	and	x0, x0, #0x7
  404830:	cmp	x0, #0x0
  404834:	b.eq	4048d4 <ferror@plt+0x3654>  // b.none
  404838:	ldr	x0, [sp, #336]
  40483c:	add	x0, x0, #0x8
  404840:	str	x0, [sp, #128]
  404844:	ldr	x1, [sp, #128]
  404848:	ldr	x0, [sp, #336]
  40484c:	cmp	x1, x0
  404850:	cset	w0, cc  // cc = lo, ul, last
  404854:	and	w0, w0, #0xff
  404858:	and	x0, x0, #0xff
  40485c:	ldr	x1, [sp, #328]
  404860:	add	x0, x1, x0
  404864:	str	x0, [sp, #328]
  404868:	ldr	x0, [sp, #128]
  40486c:	str	x0, [sp, #336]
  404870:	b	4048d4 <ferror@plt+0x3654>
  404874:	ldr	x0, [sp, #384]
  404878:	cmp	x0, #0x0
  40487c:	b.eq	4048d4 <ferror@plt+0x3654>  // b.none
  404880:	ldr	x0, [sp, #336]
  404884:	and	x0, x0, #0x7
  404888:	cmp	x0, #0x0
  40488c:	b.eq	4048d4 <ferror@plt+0x3654>  // b.none
  404890:	ldr	x0, [sp, #336]
  404894:	add	x0, x0, #0x8
  404898:	str	x0, [sp, #136]
  40489c:	ldr	x1, [sp, #136]
  4048a0:	ldr	x0, [sp, #336]
  4048a4:	cmp	x1, x0
  4048a8:	cset	w0, cc  // cc = lo, ul, last
  4048ac:	and	w0, w0, #0xff
  4048b0:	and	x0, x0, #0xff
  4048b4:	ldr	x1, [sp, #328]
  4048b8:	add	x0, x1, x0
  4048bc:	str	x0, [sp, #328]
  4048c0:	ldr	x0, [sp, #136]
  4048c4:	str	x0, [sp, #336]
  4048c8:	b	4048d4 <ferror@plt+0x3654>
  4048cc:	nop
  4048d0:	b	4048d8 <ferror@plt+0x3658>
  4048d4:	nop
  4048d8:	ldr	w0, [sp, #148]
  4048dc:	cmp	w0, #0x0
  4048e0:	b.eq	404910 <ferror@plt+0x3690>  // b.none
  4048e4:	ldr	w0, [sp, #356]
  4048e8:	and	w0, w0, #0x10
  4048ec:	cmp	w0, #0x0
  4048f0:	b.ne	404904 <ferror@plt+0x3684>  // b.any
  4048f4:	ldr	x0, [sp, #304]
  4048f8:	and	x0, x0, #0x800
  4048fc:	cmp	x0, #0x0
  404900:	b.eq	404910 <ferror@plt+0x3690>  // b.none
  404904:	ldr	w0, [sp, #356]
  404908:	orr	w0, w0, #0x8
  40490c:	str	w0, [sp, #356]
  404910:	ldr	x0, [sp, #328]
  404914:	and	x0, x0, #0x8000000000000
  404918:	cmp	x0, #0x0
  40491c:	b.eq	4049d4 <ferror@plt+0x3754>  // b.none
  404920:	ldr	x0, [sp, #328]
  404924:	and	x0, x0, #0xfff7ffffffffffff
  404928:	str	x0, [sp, #328]
  40492c:	ldr	x0, [sp, #344]
  404930:	add	x0, x0, #0x1
  404934:	str	x0, [sp, #344]
  404938:	ldr	x1, [sp, #344]
  40493c:	mov	x0, #0x7fff                	// #32767
  404940:	cmp	x1, x0
  404944:	b.ne	4049d4 <ferror@plt+0x3754>  // b.any
  404948:	ldr	x0, [sp, #304]
  40494c:	and	x0, x0, #0xc00000
  404950:	cmp	x0, #0x0
  404954:	b.eq	404990 <ferror@plt+0x3710>  // b.none
  404958:	ldr	x0, [sp, #304]
  40495c:	and	x0, x0, #0xc00000
  404960:	cmp	x0, #0x400, lsl #12
  404964:	b.ne	404974 <ferror@plt+0x36f4>  // b.any
  404968:	ldr	x0, [sp, #384]
  40496c:	cmp	x0, #0x0
  404970:	b.eq	404990 <ferror@plt+0x3710>  // b.none
  404974:	ldr	x0, [sp, #304]
  404978:	and	x0, x0, #0xc00000
  40497c:	cmp	x0, #0x800, lsl #12
  404980:	b.ne	4049a4 <ferror@plt+0x3724>  // b.any
  404984:	ldr	x0, [sp, #384]
  404988:	cmp	x0, #0x0
  40498c:	b.eq	4049a4 <ferror@plt+0x3724>  // b.none
  404990:	mov	x0, #0x7fff                	// #32767
  404994:	str	x0, [sp, #344]
  404998:	str	xzr, [sp, #336]
  40499c:	str	xzr, [sp, #328]
  4049a0:	b	4049bc <ferror@plt+0x373c>
  4049a4:	mov	x0, #0x7ffe                	// #32766
  4049a8:	str	x0, [sp, #344]
  4049ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4049b0:	str	x0, [sp, #336]
  4049b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4049b8:	str	x0, [sp, #328]
  4049bc:	ldr	w0, [sp, #356]
  4049c0:	orr	w0, w0, #0x10
  4049c4:	str	w0, [sp, #356]
  4049c8:	ldr	w0, [sp, #356]
  4049cc:	orr	w0, w0, #0x4
  4049d0:	str	w0, [sp, #356]
  4049d4:	ldr	x0, [sp, #336]
  4049d8:	lsr	x1, x0, #3
  4049dc:	ldr	x0, [sp, #328]
  4049e0:	lsl	x0, x0, #61
  4049e4:	orr	x0, x1, x0
  4049e8:	str	x0, [sp, #336]
  4049ec:	ldr	x0, [sp, #328]
  4049f0:	lsr	x0, x0, #3
  4049f4:	str	x0, [sp, #328]
  4049f8:	ldr	x1, [sp, #344]
  4049fc:	mov	x0, #0x7fff                	// #32767
  404a00:	cmp	x1, x0
  404a04:	b.ne	404a28 <ferror@plt+0x37a8>  // b.any
  404a08:	ldr	x1, [sp, #328]
  404a0c:	ldr	x0, [sp, #336]
  404a10:	orr	x0, x1, x0
  404a14:	cmp	x0, #0x0
  404a18:	b.eq	404a28 <ferror@plt+0x37a8>  // b.none
  404a1c:	ldr	x0, [sp, #328]
  404a20:	orr	x0, x0, #0x800000000000
  404a24:	str	x0, [sp, #328]
  404a28:	ldr	x0, [sp, #336]
  404a2c:	str	x0, [sp, #48]
  404a30:	ldr	x0, [sp, #328]
  404a34:	and	x1, x0, #0xffffffffffff
  404a38:	ldr	x0, [sp, #56]
  404a3c:	bfxil	x0, x1, #0, #48
  404a40:	str	x0, [sp, #56]
  404a44:	ldr	x0, [sp, #344]
  404a48:	and	w0, w0, #0x7fff
  404a4c:	and	w1, w0, #0xffff
  404a50:	ldrh	w0, [sp, #62]
  404a54:	bfxil	w0, w1, #0, #15
  404a58:	strh	w0, [sp, #62]
  404a5c:	ldr	x0, [sp, #384]
  404a60:	and	w0, w0, #0x1
  404a64:	and	w1, w0, #0xff
  404a68:	ldrb	w0, [sp, #63]
  404a6c:	bfi	w0, w1, #7, #1
  404a70:	strb	w0, [sp, #63]
  404a74:	ldr	q0, [sp, #48]
  404a78:	str	q0, [sp, #96]
  404a7c:	ldrsw	x0, [sp, #356]
  404a80:	cmp	x0, #0x0
  404a84:	b.eq	404a90 <ferror@plt+0x3810>  // b.none
  404a88:	ldr	w0, [sp, #356]
  404a8c:	bl	409ac8 <ferror@plt+0x8848>
  404a90:	ldr	q0, [sp, #96]
  404a94:	ldp	x29, x30, [sp], #400
  404a98:	ret
  404a9c:	sub	sp, sp, #0x290
  404aa0:	stp	x29, x30, [sp]
  404aa4:	mov	x29, sp
  404aa8:	str	q0, [sp, #32]
  404aac:	str	q1, [sp, #16]
  404ab0:	str	wzr, [sp, #564]
  404ab4:	str	xzr, [sp, #400]
  404ab8:	mrs	x0, fpcr
  404abc:	str	x0, [sp, #400]
  404ac0:	ldr	q0, [sp, #32]
  404ac4:	str	q0, [sp, #80]
  404ac8:	ldr	x0, [sp, #80]
  404acc:	str	x0, [sp, #584]
  404ad0:	ldr	x0, [sp, #88]
  404ad4:	ubfx	x0, x0, #0, #48
  404ad8:	str	x0, [sp, #592]
  404adc:	ldrh	w0, [sp, #94]
  404ae0:	ubfx	x0, x0, #0, #15
  404ae4:	and	w0, w0, #0xffff
  404ae8:	and	x0, x0, #0xffff
  404aec:	str	x0, [sp, #568]
  404af0:	ldrb	w0, [sp, #95]
  404af4:	ubfx	x0, x0, #7, #1
  404af8:	and	w0, w0, #0xff
  404afc:	and	x0, x0, #0xff
  404b00:	str	x0, [sp, #392]
  404b04:	ldr	x0, [sp, #568]
  404b08:	cmp	x0, #0x0
  404b0c:	b.eq	404b68 <ferror@plt+0x38e8>  // b.none
  404b10:	ldr	x1, [sp, #568]
  404b14:	mov	x0, #0x7fff                	// #32767
  404b18:	cmp	x1, x0
  404b1c:	b.eq	404c5c <ferror@plt+0x39dc>  // b.none
  404b20:	ldr	x0, [sp, #592]
  404b24:	orr	x0, x0, #0x1000000000000
  404b28:	str	x0, [sp, #592]
  404b2c:	ldr	x0, [sp, #592]
  404b30:	lsl	x1, x0, #3
  404b34:	ldr	x0, [sp, #584]
  404b38:	lsr	x0, x0, #61
  404b3c:	orr	x0, x1, x0
  404b40:	str	x0, [sp, #592]
  404b44:	ldr	x0, [sp, #584]
  404b48:	lsl	x0, x0, #3
  404b4c:	str	x0, [sp, #584]
  404b50:	ldr	x1, [sp, #568]
  404b54:	mov	x0, #0xffffffffffffc001    	// #-16383
  404b58:	add	x0, x1, x0
  404b5c:	str	x0, [sp, #568]
  404b60:	str	xzr, [sp, #576]
  404b64:	b	404ca0 <ferror@plt+0x3a20>
  404b68:	ldr	x1, [sp, #592]
  404b6c:	ldr	x0, [sp, #584]
  404b70:	orr	x0, x1, x0
  404b74:	cmp	x0, #0x0
  404b78:	b.ne	404b88 <ferror@plt+0x3908>  // b.any
  404b7c:	mov	x0, #0x1                   	// #1
  404b80:	str	x0, [sp, #576]
  404b84:	b	404ca0 <ferror@plt+0x3a20>
  404b88:	ldr	x0, [sp, #592]
  404b8c:	cmp	x0, #0x0
  404b90:	b.eq	404ba8 <ferror@plt+0x3928>  // b.none
  404b94:	ldr	x0, [sp, #592]
  404b98:	clz	x0, x0
  404b9c:	sxtw	x0, w0
  404ba0:	str	x0, [sp, #536]
  404ba4:	b	404bc4 <ferror@plt+0x3944>
  404ba8:	ldr	x0, [sp, #584]
  404bac:	clz	x0, x0
  404bb0:	sxtw	x0, w0
  404bb4:	str	x0, [sp, #536]
  404bb8:	ldr	x0, [sp, #536]
  404bbc:	add	x0, x0, #0x40
  404bc0:	str	x0, [sp, #536]
  404bc4:	ldr	x0, [sp, #536]
  404bc8:	sub	x0, x0, #0xf
  404bcc:	str	x0, [sp, #536]
  404bd0:	ldr	x0, [sp, #536]
  404bd4:	cmp	x0, #0x3c
  404bd8:	b.gt	404c24 <ferror@plt+0x39a4>
  404bdc:	ldr	x0, [sp, #536]
  404be0:	add	w0, w0, #0x3
  404be4:	ldr	x1, [sp, #592]
  404be8:	lsl	x1, x1, x0
  404bec:	ldr	x0, [sp, #536]
  404bf0:	mov	w2, w0
  404bf4:	mov	w0, #0x3d                  	// #61
  404bf8:	sub	w0, w0, w2
  404bfc:	ldr	x2, [sp, #584]
  404c00:	lsr	x0, x2, x0
  404c04:	orr	x0, x1, x0
  404c08:	str	x0, [sp, #592]
  404c0c:	ldr	x0, [sp, #536]
  404c10:	add	w0, w0, #0x3
  404c14:	ldr	x1, [sp, #584]
  404c18:	lsl	x0, x1, x0
  404c1c:	str	x0, [sp, #584]
  404c20:	b	404c3c <ferror@plt+0x39bc>
  404c24:	ldr	x0, [sp, #536]
  404c28:	sub	w0, w0, #0x3d
  404c2c:	ldr	x1, [sp, #584]
  404c30:	lsl	x0, x1, x0
  404c34:	str	x0, [sp, #592]
  404c38:	str	xzr, [sp, #584]
  404c3c:	ldr	x1, [sp, #536]
  404c40:	mov	x0, #0x3ffe                	// #16382
  404c44:	add	x0, x1, x0
  404c48:	ldr	x1, [sp, #568]
  404c4c:	sub	x0, x1, x0
  404c50:	str	x0, [sp, #568]
  404c54:	str	xzr, [sp, #576]
  404c58:	b	404ca0 <ferror@plt+0x3a20>
  404c5c:	ldr	x1, [sp, #592]
  404c60:	ldr	x0, [sp, #584]
  404c64:	orr	x0, x1, x0
  404c68:	cmp	x0, #0x0
  404c6c:	b.ne	404c7c <ferror@plt+0x39fc>  // b.any
  404c70:	mov	x0, #0x2                   	// #2
  404c74:	str	x0, [sp, #576]
  404c78:	b	404ca0 <ferror@plt+0x3a20>
  404c7c:	mov	x0, #0x3                   	// #3
  404c80:	str	x0, [sp, #576]
  404c84:	ldr	x0, [sp, #592]
  404c88:	and	x0, x0, #0x800000000000
  404c8c:	cmp	x0, #0x0
  404c90:	b.ne	404ca0 <ferror@plt+0x3a20>  // b.any
  404c94:	ldr	w0, [sp, #564]
  404c98:	orr	w0, w0, #0x1
  404c9c:	str	w0, [sp, #564]
  404ca0:	nop
  404ca4:	ldr	q0, [sp, #16]
  404ca8:	str	q0, [sp, #64]
  404cac:	ldr	x0, [sp, #64]
  404cb0:	str	x0, [sp, #616]
  404cb4:	ldr	x0, [sp, #72]
  404cb8:	ubfx	x0, x0, #0, #48
  404cbc:	str	x0, [sp, #624]
  404cc0:	ldrh	w0, [sp, #78]
  404cc4:	ubfx	x0, x0, #0, #15
  404cc8:	and	w0, w0, #0xffff
  404ccc:	and	x0, x0, #0xffff
  404cd0:	str	x0, [sp, #600]
  404cd4:	ldrb	w0, [sp, #79]
  404cd8:	ubfx	x0, x0, #7, #1
  404cdc:	and	w0, w0, #0xff
  404ce0:	and	x0, x0, #0xff
  404ce4:	str	x0, [sp, #384]
  404ce8:	ldr	x0, [sp, #600]
  404cec:	cmp	x0, #0x0
  404cf0:	b.eq	404d4c <ferror@plt+0x3acc>  // b.none
  404cf4:	ldr	x1, [sp, #600]
  404cf8:	mov	x0, #0x7fff                	// #32767
  404cfc:	cmp	x1, x0
  404d00:	b.eq	404e40 <ferror@plt+0x3bc0>  // b.none
  404d04:	ldr	x0, [sp, #624]
  404d08:	orr	x0, x0, #0x1000000000000
  404d0c:	str	x0, [sp, #624]
  404d10:	ldr	x0, [sp, #624]
  404d14:	lsl	x1, x0, #3
  404d18:	ldr	x0, [sp, #616]
  404d1c:	lsr	x0, x0, #61
  404d20:	orr	x0, x1, x0
  404d24:	str	x0, [sp, #624]
  404d28:	ldr	x0, [sp, #616]
  404d2c:	lsl	x0, x0, #3
  404d30:	str	x0, [sp, #616]
  404d34:	ldr	x1, [sp, #600]
  404d38:	mov	x0, #0xffffffffffffc001    	// #-16383
  404d3c:	add	x0, x1, x0
  404d40:	str	x0, [sp, #600]
  404d44:	str	xzr, [sp, #608]
  404d48:	b	404e84 <ferror@plt+0x3c04>
  404d4c:	ldr	x1, [sp, #624]
  404d50:	ldr	x0, [sp, #616]
  404d54:	orr	x0, x1, x0
  404d58:	cmp	x0, #0x0
  404d5c:	b.ne	404d6c <ferror@plt+0x3aec>  // b.any
  404d60:	mov	x0, #0x1                   	// #1
  404d64:	str	x0, [sp, #608]
  404d68:	b	404e84 <ferror@plt+0x3c04>
  404d6c:	ldr	x0, [sp, #624]
  404d70:	cmp	x0, #0x0
  404d74:	b.eq	404d8c <ferror@plt+0x3b0c>  // b.none
  404d78:	ldr	x0, [sp, #624]
  404d7c:	clz	x0, x0
  404d80:	sxtw	x0, w0
  404d84:	str	x0, [sp, #528]
  404d88:	b	404da8 <ferror@plt+0x3b28>
  404d8c:	ldr	x0, [sp, #616]
  404d90:	clz	x0, x0
  404d94:	sxtw	x0, w0
  404d98:	str	x0, [sp, #528]
  404d9c:	ldr	x0, [sp, #528]
  404da0:	add	x0, x0, #0x40
  404da4:	str	x0, [sp, #528]
  404da8:	ldr	x0, [sp, #528]
  404dac:	sub	x0, x0, #0xf
  404db0:	str	x0, [sp, #528]
  404db4:	ldr	x0, [sp, #528]
  404db8:	cmp	x0, #0x3c
  404dbc:	b.gt	404e08 <ferror@plt+0x3b88>
  404dc0:	ldr	x0, [sp, #528]
  404dc4:	add	w0, w0, #0x3
  404dc8:	ldr	x1, [sp, #624]
  404dcc:	lsl	x1, x1, x0
  404dd0:	ldr	x0, [sp, #528]
  404dd4:	mov	w2, w0
  404dd8:	mov	w0, #0x3d                  	// #61
  404ddc:	sub	w0, w0, w2
  404de0:	ldr	x2, [sp, #616]
  404de4:	lsr	x0, x2, x0
  404de8:	orr	x0, x1, x0
  404dec:	str	x0, [sp, #624]
  404df0:	ldr	x0, [sp, #528]
  404df4:	add	w0, w0, #0x3
  404df8:	ldr	x1, [sp, #616]
  404dfc:	lsl	x0, x1, x0
  404e00:	str	x0, [sp, #616]
  404e04:	b	404e20 <ferror@plt+0x3ba0>
  404e08:	ldr	x0, [sp, #528]
  404e0c:	sub	w0, w0, #0x3d
  404e10:	ldr	x1, [sp, #616]
  404e14:	lsl	x0, x1, x0
  404e18:	str	x0, [sp, #624]
  404e1c:	str	xzr, [sp, #616]
  404e20:	ldr	x1, [sp, #528]
  404e24:	mov	x0, #0x3ffe                	// #16382
  404e28:	add	x0, x1, x0
  404e2c:	ldr	x1, [sp, #600]
  404e30:	sub	x0, x1, x0
  404e34:	str	x0, [sp, #600]
  404e38:	str	xzr, [sp, #608]
  404e3c:	b	404e84 <ferror@plt+0x3c04>
  404e40:	ldr	x1, [sp, #624]
  404e44:	ldr	x0, [sp, #616]
  404e48:	orr	x0, x1, x0
  404e4c:	cmp	x0, #0x0
  404e50:	b.ne	404e60 <ferror@plt+0x3be0>  // b.any
  404e54:	mov	x0, #0x2                   	// #2
  404e58:	str	x0, [sp, #608]
  404e5c:	b	404e84 <ferror@plt+0x3c04>
  404e60:	mov	x0, #0x3                   	// #3
  404e64:	str	x0, [sp, #608]
  404e68:	ldr	x0, [sp, #624]
  404e6c:	and	x0, x0, #0x800000000000
  404e70:	cmp	x0, #0x0
  404e74:	b.ne	404e84 <ferror@plt+0x3c04>  // b.any
  404e78:	ldr	w0, [sp, #564]
  404e7c:	orr	w0, w0, #0x1
  404e80:	str	w0, [sp, #564]
  404e84:	nop
  404e88:	ldr	x1, [sp, #392]
  404e8c:	ldr	x0, [sp, #384]
  404e90:	eor	x0, x1, x0
  404e94:	str	x0, [sp, #648]
  404e98:	ldr	x1, [sp, #568]
  404e9c:	ldr	x0, [sp, #600]
  404ea0:	sub	x0, x1, x0
  404ea4:	str	x0, [sp, #640]
  404ea8:	ldr	x0, [sp, #576]
  404eac:	lsl	x1, x0, #2
  404eb0:	ldr	x0, [sp, #608]
  404eb4:	orr	x0, x1, x0
  404eb8:	cmp	x0, #0xf
  404ebc:	b.eq	405874 <ferror@plt+0x45f4>  // b.none
  404ec0:	cmp	x0, #0xf
  404ec4:	b.gt	40596c <ferror@plt+0x46ec>
  404ec8:	cmp	x0, #0xe
  404ecc:	b.gt	40596c <ferror@plt+0x46ec>
  404ed0:	cmp	x0, #0xc
  404ed4:	b.ge	4058d4 <ferror@plt+0x4654>  // b.tcont
  404ed8:	cmp	x0, #0xb
  404edc:	b.eq	4058f8 <ferror@plt+0x4678>  // b.none
  404ee0:	cmp	x0, #0xb
  404ee4:	b.gt	40596c <ferror@plt+0x46ec>
  404ee8:	cmp	x0, #0xa
  404eec:	b.eq	405940 <ferror@plt+0x46c0>  // b.none
  404ef0:	cmp	x0, #0xa
  404ef4:	b.gt	40596c <ferror@plt+0x46ec>
  404ef8:	cmp	x0, #0x9
  404efc:	b.gt	40596c <ferror@plt+0x46ec>
  404f00:	cmp	x0, #0x8
  404f04:	b.ge	405934 <ferror@plt+0x46b4>  // b.tcont
  404f08:	cmp	x0, #0x7
  404f0c:	b.eq	4058f8 <ferror@plt+0x4678>  // b.none
  404f10:	cmp	x0, #0x7
  404f14:	b.gt	40596c <ferror@plt+0x46ec>
  404f18:	cmp	x0, #0x6
  404f1c:	b.eq	40591c <ferror@plt+0x469c>  // b.none
  404f20:	cmp	x0, #0x6
  404f24:	b.gt	40596c <ferror@plt+0x46ec>
  404f28:	cmp	x0, #0x5
  404f2c:	b.eq	405940 <ferror@plt+0x46c0>  // b.none
  404f30:	cmp	x0, #0x5
  404f34:	b.gt	40596c <ferror@plt+0x46ec>
  404f38:	cmp	x0, #0x4
  404f3c:	b.eq	40591c <ferror@plt+0x469c>  // b.none
  404f40:	cmp	x0, #0x4
  404f44:	b.gt	40596c <ferror@plt+0x46ec>
  404f48:	cmp	x0, #0x3
  404f4c:	b.eq	4058f8 <ferror@plt+0x4678>  // b.none
  404f50:	cmp	x0, #0x3
  404f54:	b.gt	40596c <ferror@plt+0x46ec>
  404f58:	cmp	x0, #0x2
  404f5c:	b.eq	40591c <ferror@plt+0x469c>  // b.none
  404f60:	cmp	x0, #0x2
  404f64:	b.gt	40596c <ferror@plt+0x46ec>
  404f68:	cmp	x0, #0x0
  404f6c:	b.eq	404f7c <ferror@plt+0x3cfc>  // b.none
  404f70:	cmp	x0, #0x1
  404f74:	b.eq	405928 <ferror@plt+0x46a8>  // b.none
  404f78:	b	40596c <ferror@plt+0x46ec>
  404f7c:	str	xzr, [sp, #632]
  404f80:	ldr	x1, [sp, #592]
  404f84:	ldr	x0, [sp, #624]
  404f88:	cmp	x1, x0
  404f8c:	b.hi	404fb0 <ferror@plt+0x3d30>  // b.pmore
  404f90:	ldr	x1, [sp, #592]
  404f94:	ldr	x0, [sp, #624]
  404f98:	cmp	x1, x0
  404f9c:	b.ne	404fe4 <ferror@plt+0x3d64>  // b.any
  404fa0:	ldr	x1, [sp, #584]
  404fa4:	ldr	x0, [sp, #616]
  404fa8:	cmp	x1, x0
  404fac:	b.cc	404fe4 <ferror@plt+0x3d64>  // b.lo, b.ul, b.last
  404fb0:	ldr	x0, [sp, #592]
  404fb4:	lsr	x0, x0, #1
  404fb8:	str	x0, [sp, #520]
  404fbc:	ldr	x0, [sp, #592]
  404fc0:	lsl	x1, x0, #63
  404fc4:	ldr	x0, [sp, #584]
  404fc8:	lsr	x0, x0, #1
  404fcc:	orr	x0, x1, x0
  404fd0:	str	x0, [sp, #512]
  404fd4:	ldr	x0, [sp, #584]
  404fd8:	lsl	x0, x0, #63
  404fdc:	str	x0, [sp, #504]
  404fe0:	b	405004 <ferror@plt+0x3d84>
  404fe4:	ldr	x0, [sp, #640]
  404fe8:	sub	x0, x0, #0x1
  404fec:	str	x0, [sp, #640]
  404ff0:	ldr	x0, [sp, #592]
  404ff4:	str	x0, [sp, #520]
  404ff8:	ldr	x0, [sp, #584]
  404ffc:	str	x0, [sp, #512]
  405000:	str	xzr, [sp, #504]
  405004:	ldr	x0, [sp, #624]
  405008:	lsl	x1, x0, #12
  40500c:	ldr	x0, [sp, #616]
  405010:	lsr	x0, x0, #52
  405014:	orr	x0, x1, x0
  405018:	str	x0, [sp, #624]
  40501c:	ldr	x0, [sp, #616]
  405020:	lsl	x0, x0, #12
  405024:	str	x0, [sp, #616]
  405028:	ldr	x0, [sp, #624]
  40502c:	lsr	x0, x0, #32
  405030:	str	x0, [sp, #376]
  405034:	ldr	x0, [sp, #624]
  405038:	and	x0, x0, #0xffffffff
  40503c:	str	x0, [sp, #368]
  405040:	ldr	x0, [sp, #520]
  405044:	ldr	x1, [sp, #376]
  405048:	udiv	x2, x0, x1
  40504c:	ldr	x1, [sp, #376]
  405050:	mul	x1, x2, x1
  405054:	sub	x0, x0, x1
  405058:	str	x0, [sp, #464]
  40505c:	ldr	x1, [sp, #520]
  405060:	ldr	x0, [sp, #376]
  405064:	udiv	x0, x1, x0
  405068:	str	x0, [sp, #480]
  40506c:	ldr	x1, [sp, #480]
  405070:	ldr	x0, [sp, #368]
  405074:	mul	x0, x1, x0
  405078:	str	x0, [sp, #360]
  40507c:	ldr	x0, [sp, #464]
  405080:	lsl	x1, x0, #32
  405084:	ldr	x0, [sp, #512]
  405088:	lsr	x0, x0, #32
  40508c:	orr	x0, x1, x0
  405090:	str	x0, [sp, #464]
  405094:	ldr	x1, [sp, #464]
  405098:	ldr	x0, [sp, #360]
  40509c:	cmp	x1, x0
  4050a0:	b.cs	4050fc <ferror@plt+0x3e7c>  // b.hs, b.nlast
  4050a4:	ldr	x0, [sp, #480]
  4050a8:	sub	x0, x0, #0x1
  4050ac:	str	x0, [sp, #480]
  4050b0:	ldr	x1, [sp, #464]
  4050b4:	ldr	x0, [sp, #624]
  4050b8:	add	x0, x1, x0
  4050bc:	str	x0, [sp, #464]
  4050c0:	ldr	x1, [sp, #464]
  4050c4:	ldr	x0, [sp, #624]
  4050c8:	cmp	x1, x0
  4050cc:	b.cc	4050fc <ferror@plt+0x3e7c>  // b.lo, b.ul, b.last
  4050d0:	ldr	x1, [sp, #464]
  4050d4:	ldr	x0, [sp, #360]
  4050d8:	cmp	x1, x0
  4050dc:	b.cs	4050fc <ferror@plt+0x3e7c>  // b.hs, b.nlast
  4050e0:	ldr	x0, [sp, #480]
  4050e4:	sub	x0, x0, #0x1
  4050e8:	str	x0, [sp, #480]
  4050ec:	ldr	x1, [sp, #464]
  4050f0:	ldr	x0, [sp, #624]
  4050f4:	add	x0, x1, x0
  4050f8:	str	x0, [sp, #464]
  4050fc:	ldr	x1, [sp, #464]
  405100:	ldr	x0, [sp, #360]
  405104:	sub	x0, x1, x0
  405108:	str	x0, [sp, #464]
  40510c:	ldr	x0, [sp, #464]
  405110:	ldr	x1, [sp, #376]
  405114:	udiv	x2, x0, x1
  405118:	ldr	x1, [sp, #376]
  40511c:	mul	x1, x2, x1
  405120:	sub	x0, x0, x1
  405124:	str	x0, [sp, #456]
  405128:	ldr	x1, [sp, #464]
  40512c:	ldr	x0, [sp, #376]
  405130:	udiv	x0, x1, x0
  405134:	str	x0, [sp, #472]
  405138:	ldr	x1, [sp, #472]
  40513c:	ldr	x0, [sp, #368]
  405140:	mul	x0, x1, x0
  405144:	str	x0, [sp, #360]
  405148:	ldr	x0, [sp, #456]
  40514c:	lsl	x1, x0, #32
  405150:	ldr	x0, [sp, #512]
  405154:	and	x0, x0, #0xffffffff
  405158:	orr	x0, x1, x0
  40515c:	str	x0, [sp, #456]
  405160:	ldr	x1, [sp, #456]
  405164:	ldr	x0, [sp, #360]
  405168:	cmp	x1, x0
  40516c:	b.cs	4051c8 <ferror@plt+0x3f48>  // b.hs, b.nlast
  405170:	ldr	x0, [sp, #472]
  405174:	sub	x0, x0, #0x1
  405178:	str	x0, [sp, #472]
  40517c:	ldr	x1, [sp, #456]
  405180:	ldr	x0, [sp, #624]
  405184:	add	x0, x1, x0
  405188:	str	x0, [sp, #456]
  40518c:	ldr	x1, [sp, #456]
  405190:	ldr	x0, [sp, #624]
  405194:	cmp	x1, x0
  405198:	b.cc	4051c8 <ferror@plt+0x3f48>  // b.lo, b.ul, b.last
  40519c:	ldr	x1, [sp, #456]
  4051a0:	ldr	x0, [sp, #360]
  4051a4:	cmp	x1, x0
  4051a8:	b.cs	4051c8 <ferror@plt+0x3f48>  // b.hs, b.nlast
  4051ac:	ldr	x0, [sp, #472]
  4051b0:	sub	x0, x0, #0x1
  4051b4:	str	x0, [sp, #472]
  4051b8:	ldr	x1, [sp, #456]
  4051bc:	ldr	x0, [sp, #624]
  4051c0:	add	x0, x1, x0
  4051c4:	str	x0, [sp, #456]
  4051c8:	ldr	x1, [sp, #456]
  4051cc:	ldr	x0, [sp, #360]
  4051d0:	sub	x0, x1, x0
  4051d4:	str	x0, [sp, #456]
  4051d8:	ldr	x0, [sp, #480]
  4051dc:	lsl	x0, x0, #32
  4051e0:	ldr	x1, [sp, #472]
  4051e4:	orr	x0, x1, x0
  4051e8:	str	x0, [sp, #544]
  4051ec:	ldr	x0, [sp, #456]
  4051f0:	str	x0, [sp, #496]
  4051f4:	ldr	x0, [sp, #544]
  4051f8:	str	w0, [sp, #356]
  4051fc:	ldr	x0, [sp, #544]
  405200:	lsr	x0, x0, #32
  405204:	str	w0, [sp, #352]
  405208:	ldr	x0, [sp, #616]
  40520c:	str	w0, [sp, #348]
  405210:	ldr	x0, [sp, #616]
  405214:	lsr	x0, x0, #32
  405218:	str	w0, [sp, #344]
  40521c:	ldr	w1, [sp, #356]
  405220:	ldr	w0, [sp, #348]
  405224:	mul	x0, x1, x0
  405228:	str	x0, [sp, #336]
  40522c:	ldr	w1, [sp, #356]
  405230:	ldr	w0, [sp, #344]
  405234:	mul	x0, x1, x0
  405238:	str	x0, [sp, #328]
  40523c:	ldr	w1, [sp, #352]
  405240:	ldr	w0, [sp, #348]
  405244:	mul	x0, x1, x0
  405248:	str	x0, [sp, #320]
  40524c:	ldr	w1, [sp, #352]
  405250:	ldr	w0, [sp, #344]
  405254:	mul	x0, x1, x0
  405258:	str	x0, [sp, #448]
  40525c:	ldr	x0, [sp, #336]
  405260:	lsr	x0, x0, #32
  405264:	ldr	x1, [sp, #328]
  405268:	add	x0, x1, x0
  40526c:	str	x0, [sp, #328]
  405270:	ldr	x1, [sp, #328]
  405274:	ldr	x0, [sp, #320]
  405278:	add	x0, x1, x0
  40527c:	str	x0, [sp, #328]
  405280:	ldr	x1, [sp, #328]
  405284:	ldr	x0, [sp, #320]
  405288:	cmp	x1, x0
  40528c:	b.cs	4052a0 <ferror@plt+0x4020>  // b.hs, b.nlast
  405290:	ldr	x1, [sp, #448]
  405294:	mov	x0, #0x100000000           	// #4294967296
  405298:	add	x0, x1, x0
  40529c:	str	x0, [sp, #448]
  4052a0:	ldr	x0, [sp, #328]
  4052a4:	lsr	x0, x0, #32
  4052a8:	ldr	x1, [sp, #448]
  4052ac:	add	x0, x1, x0
  4052b0:	str	x0, [sp, #312]
  4052b4:	ldr	x0, [sp, #328]
  4052b8:	and	x0, x0, #0xffffffff
  4052bc:	lsl	x1, x0, #32
  4052c0:	ldr	x0, [sp, #336]
  4052c4:	and	x0, x0, #0xffffffff
  4052c8:	add	x0, x1, x0
  4052cc:	str	x0, [sp, #304]
  4052d0:	ldr	x0, [sp, #504]
  4052d4:	str	x0, [sp, #488]
  4052d8:	ldr	x1, [sp, #312]
  4052dc:	ldr	x0, [sp, #496]
  4052e0:	cmp	x1, x0
  4052e4:	b.hi	405308 <ferror@plt+0x4088>  // b.pmore
  4052e8:	ldr	x1, [sp, #312]
  4052ec:	ldr	x0, [sp, #496]
  4052f0:	cmp	x1, x0
  4052f4:	b.ne	405408 <ferror@plt+0x4188>  // b.any
  4052f8:	ldr	x1, [sp, #304]
  4052fc:	ldr	x0, [sp, #488]
  405300:	cmp	x1, x0
  405304:	b.ls	405408 <ferror@plt+0x4188>  // b.plast
  405308:	ldr	x0, [sp, #544]
  40530c:	sub	x0, x0, #0x1
  405310:	str	x0, [sp, #544]
  405314:	ldr	x1, [sp, #616]
  405318:	ldr	x0, [sp, #488]
  40531c:	add	x0, x1, x0
  405320:	str	x0, [sp, #296]
  405324:	ldr	x1, [sp, #624]
  405328:	ldr	x0, [sp, #496]
  40532c:	add	x1, x1, x0
  405330:	ldr	x2, [sp, #296]
  405334:	ldr	x0, [sp, #616]
  405338:	cmp	x2, x0
  40533c:	cset	w0, cc  // cc = lo, ul, last
  405340:	and	w0, w0, #0xff
  405344:	and	x0, x0, #0xff
  405348:	add	x0, x1, x0
  40534c:	str	x0, [sp, #496]
  405350:	ldr	x0, [sp, #296]
  405354:	str	x0, [sp, #488]
  405358:	ldr	x1, [sp, #496]
  40535c:	ldr	x0, [sp, #624]
  405360:	cmp	x1, x0
  405364:	b.hi	405388 <ferror@plt+0x4108>  // b.pmore
  405368:	ldr	x1, [sp, #496]
  40536c:	ldr	x0, [sp, #624]
  405370:	cmp	x1, x0
  405374:	b.ne	405408 <ferror@plt+0x4188>  // b.any
  405378:	ldr	x1, [sp, #488]
  40537c:	ldr	x0, [sp, #616]
  405380:	cmp	x1, x0
  405384:	b.cc	405408 <ferror@plt+0x4188>  // b.lo, b.ul, b.last
  405388:	ldr	x1, [sp, #312]
  40538c:	ldr	x0, [sp, #496]
  405390:	cmp	x1, x0
  405394:	b.hi	4053b8 <ferror@plt+0x4138>  // b.pmore
  405398:	ldr	x1, [sp, #312]
  40539c:	ldr	x0, [sp, #496]
  4053a0:	cmp	x1, x0
  4053a4:	b.ne	405408 <ferror@plt+0x4188>  // b.any
  4053a8:	ldr	x1, [sp, #304]
  4053ac:	ldr	x0, [sp, #488]
  4053b0:	cmp	x1, x0
  4053b4:	b.ls	405408 <ferror@plt+0x4188>  // b.plast
  4053b8:	ldr	x0, [sp, #544]
  4053bc:	sub	x0, x0, #0x1
  4053c0:	str	x0, [sp, #544]
  4053c4:	ldr	x1, [sp, #616]
  4053c8:	ldr	x0, [sp, #488]
  4053cc:	add	x0, x1, x0
  4053d0:	str	x0, [sp, #288]
  4053d4:	ldr	x1, [sp, #624]
  4053d8:	ldr	x0, [sp, #496]
  4053dc:	add	x1, x1, x0
  4053e0:	ldr	x2, [sp, #288]
  4053e4:	ldr	x0, [sp, #616]
  4053e8:	cmp	x2, x0
  4053ec:	cset	w0, cc  // cc = lo, ul, last
  4053f0:	and	w0, w0, #0xff
  4053f4:	and	x0, x0, #0xff
  4053f8:	add	x0, x1, x0
  4053fc:	str	x0, [sp, #496]
  405400:	ldr	x0, [sp, #288]
  405404:	str	x0, [sp, #488]
  405408:	ldr	x1, [sp, #488]
  40540c:	ldr	x0, [sp, #304]
  405410:	sub	x0, x1, x0
  405414:	str	x0, [sp, #280]
  405418:	ldr	x1, [sp, #496]
  40541c:	ldr	x0, [sp, #312]
  405420:	sub	x1, x1, x0
  405424:	ldr	x2, [sp, #280]
  405428:	ldr	x0, [sp, #488]
  40542c:	cmp	x2, x0
  405430:	cset	w0, hi  // hi = pmore
  405434:	and	w0, w0, #0xff
  405438:	and	x0, x0, #0xff
  40543c:	sub	x0, x1, x0
  405440:	str	x0, [sp, #496]
  405444:	ldr	x0, [sp, #280]
  405448:	str	x0, [sp, #488]
  40544c:	ldr	x1, [sp, #496]
  405450:	ldr	x0, [sp, #624]
  405454:	cmp	x1, x0
  405458:	b.ne	405468 <ferror@plt+0x41e8>  // b.any
  40545c:	mov	x0, #0xffffffffffffffff    	// #-1
  405460:	str	x0, [sp, #552]
  405464:	b	40596c <ferror@plt+0x46ec>
  405468:	ldr	x0, [sp, #624]
  40546c:	lsr	x0, x0, #32
  405470:	str	x0, [sp, #272]
  405474:	ldr	x0, [sp, #624]
  405478:	and	x0, x0, #0xffffffff
  40547c:	str	x0, [sp, #264]
  405480:	ldr	x0, [sp, #496]
  405484:	ldr	x1, [sp, #272]
  405488:	udiv	x2, x0, x1
  40548c:	ldr	x1, [sp, #272]
  405490:	mul	x1, x2, x1
  405494:	sub	x0, x0, x1
  405498:	str	x0, [sp, #424]
  40549c:	ldr	x1, [sp, #496]
  4054a0:	ldr	x0, [sp, #272]
  4054a4:	udiv	x0, x1, x0
  4054a8:	str	x0, [sp, #440]
  4054ac:	ldr	x1, [sp, #440]
  4054b0:	ldr	x0, [sp, #264]
  4054b4:	mul	x0, x1, x0
  4054b8:	str	x0, [sp, #256]
  4054bc:	ldr	x0, [sp, #424]
  4054c0:	lsl	x1, x0, #32
  4054c4:	ldr	x0, [sp, #488]
  4054c8:	lsr	x0, x0, #32
  4054cc:	orr	x0, x1, x0
  4054d0:	str	x0, [sp, #424]
  4054d4:	ldr	x1, [sp, #424]
  4054d8:	ldr	x0, [sp, #256]
  4054dc:	cmp	x1, x0
  4054e0:	b.cs	40553c <ferror@plt+0x42bc>  // b.hs, b.nlast
  4054e4:	ldr	x0, [sp, #440]
  4054e8:	sub	x0, x0, #0x1
  4054ec:	str	x0, [sp, #440]
  4054f0:	ldr	x1, [sp, #424]
  4054f4:	ldr	x0, [sp, #624]
  4054f8:	add	x0, x1, x0
  4054fc:	str	x0, [sp, #424]
  405500:	ldr	x1, [sp, #424]
  405504:	ldr	x0, [sp, #624]
  405508:	cmp	x1, x0
  40550c:	b.cc	40553c <ferror@plt+0x42bc>  // b.lo, b.ul, b.last
  405510:	ldr	x1, [sp, #424]
  405514:	ldr	x0, [sp, #256]
  405518:	cmp	x1, x0
  40551c:	b.cs	40553c <ferror@plt+0x42bc>  // b.hs, b.nlast
  405520:	ldr	x0, [sp, #440]
  405524:	sub	x0, x0, #0x1
  405528:	str	x0, [sp, #440]
  40552c:	ldr	x1, [sp, #424]
  405530:	ldr	x0, [sp, #624]
  405534:	add	x0, x1, x0
  405538:	str	x0, [sp, #424]
  40553c:	ldr	x1, [sp, #424]
  405540:	ldr	x0, [sp, #256]
  405544:	sub	x0, x1, x0
  405548:	str	x0, [sp, #424]
  40554c:	ldr	x0, [sp, #424]
  405550:	ldr	x1, [sp, #272]
  405554:	udiv	x2, x0, x1
  405558:	ldr	x1, [sp, #272]
  40555c:	mul	x1, x2, x1
  405560:	sub	x0, x0, x1
  405564:	str	x0, [sp, #416]
  405568:	ldr	x1, [sp, #424]
  40556c:	ldr	x0, [sp, #272]
  405570:	udiv	x0, x1, x0
  405574:	str	x0, [sp, #432]
  405578:	ldr	x1, [sp, #432]
  40557c:	ldr	x0, [sp, #264]
  405580:	mul	x0, x1, x0
  405584:	str	x0, [sp, #256]
  405588:	ldr	x0, [sp, #416]
  40558c:	lsl	x1, x0, #32
  405590:	ldr	x0, [sp, #488]
  405594:	and	x0, x0, #0xffffffff
  405598:	orr	x0, x1, x0
  40559c:	str	x0, [sp, #416]
  4055a0:	ldr	x1, [sp, #416]
  4055a4:	ldr	x0, [sp, #256]
  4055a8:	cmp	x1, x0
  4055ac:	b.cs	405608 <ferror@plt+0x4388>  // b.hs, b.nlast
  4055b0:	ldr	x0, [sp, #432]
  4055b4:	sub	x0, x0, #0x1
  4055b8:	str	x0, [sp, #432]
  4055bc:	ldr	x1, [sp, #416]
  4055c0:	ldr	x0, [sp, #624]
  4055c4:	add	x0, x1, x0
  4055c8:	str	x0, [sp, #416]
  4055cc:	ldr	x1, [sp, #416]
  4055d0:	ldr	x0, [sp, #624]
  4055d4:	cmp	x1, x0
  4055d8:	b.cc	405608 <ferror@plt+0x4388>  // b.lo, b.ul, b.last
  4055dc:	ldr	x1, [sp, #416]
  4055e0:	ldr	x0, [sp, #256]
  4055e4:	cmp	x1, x0
  4055e8:	b.cs	405608 <ferror@plt+0x4388>  // b.hs, b.nlast
  4055ec:	ldr	x0, [sp, #432]
  4055f0:	sub	x0, x0, #0x1
  4055f4:	str	x0, [sp, #432]
  4055f8:	ldr	x1, [sp, #416]
  4055fc:	ldr	x0, [sp, #624]
  405600:	add	x0, x1, x0
  405604:	str	x0, [sp, #416]
  405608:	ldr	x1, [sp, #416]
  40560c:	ldr	x0, [sp, #256]
  405610:	sub	x0, x1, x0
  405614:	str	x0, [sp, #416]
  405618:	ldr	x0, [sp, #440]
  40561c:	lsl	x0, x0, #32
  405620:	ldr	x1, [sp, #432]
  405624:	orr	x0, x1, x0
  405628:	str	x0, [sp, #552]
  40562c:	ldr	x0, [sp, #416]
  405630:	str	x0, [sp, #496]
  405634:	ldr	x0, [sp, #552]
  405638:	str	w0, [sp, #252]
  40563c:	ldr	x0, [sp, #552]
  405640:	lsr	x0, x0, #32
  405644:	str	w0, [sp, #248]
  405648:	ldr	x0, [sp, #616]
  40564c:	str	w0, [sp, #244]
  405650:	ldr	x0, [sp, #616]
  405654:	lsr	x0, x0, #32
  405658:	str	w0, [sp, #240]
  40565c:	ldr	w1, [sp, #252]
  405660:	ldr	w0, [sp, #244]
  405664:	mul	x0, x1, x0
  405668:	str	x0, [sp, #232]
  40566c:	ldr	w1, [sp, #252]
  405670:	ldr	w0, [sp, #240]
  405674:	mul	x0, x1, x0
  405678:	str	x0, [sp, #224]
  40567c:	ldr	w1, [sp, #248]
  405680:	ldr	w0, [sp, #244]
  405684:	mul	x0, x1, x0
  405688:	str	x0, [sp, #216]
  40568c:	ldr	w1, [sp, #248]
  405690:	ldr	w0, [sp, #240]
  405694:	mul	x0, x1, x0
  405698:	str	x0, [sp, #408]
  40569c:	ldr	x0, [sp, #232]
  4056a0:	lsr	x0, x0, #32
  4056a4:	ldr	x1, [sp, #224]
  4056a8:	add	x0, x1, x0
  4056ac:	str	x0, [sp, #224]
  4056b0:	ldr	x1, [sp, #224]
  4056b4:	ldr	x0, [sp, #216]
  4056b8:	add	x0, x1, x0
  4056bc:	str	x0, [sp, #224]
  4056c0:	ldr	x1, [sp, #224]
  4056c4:	ldr	x0, [sp, #216]
  4056c8:	cmp	x1, x0
  4056cc:	b.cs	4056e0 <ferror@plt+0x4460>  // b.hs, b.nlast
  4056d0:	ldr	x1, [sp, #408]
  4056d4:	mov	x0, #0x100000000           	// #4294967296
  4056d8:	add	x0, x1, x0
  4056dc:	str	x0, [sp, #408]
  4056e0:	ldr	x0, [sp, #224]
  4056e4:	lsr	x0, x0, #32
  4056e8:	ldr	x1, [sp, #408]
  4056ec:	add	x0, x1, x0
  4056f0:	str	x0, [sp, #312]
  4056f4:	ldr	x0, [sp, #224]
  4056f8:	and	x0, x0, #0xffffffff
  4056fc:	lsl	x1, x0, #32
  405700:	ldr	x0, [sp, #232]
  405704:	and	x0, x0, #0xffffffff
  405708:	add	x0, x1, x0
  40570c:	str	x0, [sp, #304]
  405710:	str	xzr, [sp, #488]
  405714:	ldr	x1, [sp, #312]
  405718:	ldr	x0, [sp, #496]
  40571c:	cmp	x1, x0
  405720:	b.hi	405744 <ferror@plt+0x44c4>  // b.pmore
  405724:	ldr	x1, [sp, #312]
  405728:	ldr	x0, [sp, #496]
  40572c:	cmp	x1, x0
  405730:	b.ne	405844 <ferror@plt+0x45c4>  // b.any
  405734:	ldr	x1, [sp, #304]
  405738:	ldr	x0, [sp, #488]
  40573c:	cmp	x1, x0
  405740:	b.ls	405844 <ferror@plt+0x45c4>  // b.plast
  405744:	ldr	x0, [sp, #552]
  405748:	sub	x0, x0, #0x1
  40574c:	str	x0, [sp, #552]
  405750:	ldr	x1, [sp, #616]
  405754:	ldr	x0, [sp, #488]
  405758:	add	x0, x1, x0
  40575c:	str	x0, [sp, #208]
  405760:	ldr	x1, [sp, #624]
  405764:	ldr	x0, [sp, #496]
  405768:	add	x1, x1, x0
  40576c:	ldr	x2, [sp, #208]
  405770:	ldr	x0, [sp, #616]
  405774:	cmp	x2, x0
  405778:	cset	w0, cc  // cc = lo, ul, last
  40577c:	and	w0, w0, #0xff
  405780:	and	x0, x0, #0xff
  405784:	add	x0, x1, x0
  405788:	str	x0, [sp, #496]
  40578c:	ldr	x0, [sp, #208]
  405790:	str	x0, [sp, #488]
  405794:	ldr	x1, [sp, #496]
  405798:	ldr	x0, [sp, #624]
  40579c:	cmp	x1, x0
  4057a0:	b.hi	4057c4 <ferror@plt+0x4544>  // b.pmore
  4057a4:	ldr	x1, [sp, #496]
  4057a8:	ldr	x0, [sp, #624]
  4057ac:	cmp	x1, x0
  4057b0:	b.ne	405844 <ferror@plt+0x45c4>  // b.any
  4057b4:	ldr	x1, [sp, #488]
  4057b8:	ldr	x0, [sp, #616]
  4057bc:	cmp	x1, x0
  4057c0:	b.cc	405844 <ferror@plt+0x45c4>  // b.lo, b.ul, b.last
  4057c4:	ldr	x1, [sp, #312]
  4057c8:	ldr	x0, [sp, #496]
  4057cc:	cmp	x1, x0
  4057d0:	b.hi	4057f4 <ferror@plt+0x4574>  // b.pmore
  4057d4:	ldr	x1, [sp, #312]
  4057d8:	ldr	x0, [sp, #496]
  4057dc:	cmp	x1, x0
  4057e0:	b.ne	405844 <ferror@plt+0x45c4>  // b.any
  4057e4:	ldr	x1, [sp, #304]
  4057e8:	ldr	x0, [sp, #488]
  4057ec:	cmp	x1, x0
  4057f0:	b.ls	405844 <ferror@plt+0x45c4>  // b.plast
  4057f4:	ldr	x0, [sp, #552]
  4057f8:	sub	x0, x0, #0x1
  4057fc:	str	x0, [sp, #552]
  405800:	ldr	x1, [sp, #616]
  405804:	ldr	x0, [sp, #488]
  405808:	add	x0, x1, x0
  40580c:	str	x0, [sp, #200]
  405810:	ldr	x1, [sp, #624]
  405814:	ldr	x0, [sp, #496]
  405818:	add	x1, x1, x0
  40581c:	ldr	x2, [sp, #200]
  405820:	ldr	x0, [sp, #616]
  405824:	cmp	x2, x0
  405828:	cset	w0, cc  // cc = lo, ul, last
  40582c:	and	w0, w0, #0xff
  405830:	and	x0, x0, #0xff
  405834:	add	x0, x1, x0
  405838:	str	x0, [sp, #496]
  40583c:	ldr	x0, [sp, #200]
  405840:	str	x0, [sp, #488]
  405844:	ldr	x1, [sp, #496]
  405848:	ldr	x0, [sp, #312]
  40584c:	cmp	x1, x0
  405850:	b.ne	405864 <ferror@plt+0x45e4>  // b.any
  405854:	ldr	x1, [sp, #488]
  405858:	ldr	x0, [sp, #304]
  40585c:	cmp	x1, x0
  405860:	b.eq	40596c <ferror@plt+0x46ec>  // b.none
  405864:	ldr	x0, [sp, #552]
  405868:	orr	x0, x0, #0x1
  40586c:	str	x0, [sp, #552]
  405870:	b	40596c <ferror@plt+0x46ec>
  405874:	ldr	x0, [sp, #592]
  405878:	and	x0, x0, #0x800000000000
  40587c:	cmp	x0, #0x0
  405880:	b.eq	4058b0 <ferror@plt+0x4630>  // b.none
  405884:	ldr	x0, [sp, #624]
  405888:	and	x0, x0, #0x800000000000
  40588c:	cmp	x0, #0x0
  405890:	b.ne	4058b0 <ferror@plt+0x4630>  // b.any
  405894:	ldr	x0, [sp, #384]
  405898:	str	x0, [sp, #648]
  40589c:	ldr	x0, [sp, #616]
  4058a0:	str	x0, [sp, #552]
  4058a4:	ldr	x0, [sp, #624]
  4058a8:	str	x0, [sp, #544]
  4058ac:	b	4058c8 <ferror@plt+0x4648>
  4058b0:	ldr	x0, [sp, #392]
  4058b4:	str	x0, [sp, #648]
  4058b8:	ldr	x0, [sp, #584]
  4058bc:	str	x0, [sp, #552]
  4058c0:	ldr	x0, [sp, #592]
  4058c4:	str	x0, [sp, #544]
  4058c8:	mov	x0, #0x3                   	// #3
  4058cc:	str	x0, [sp, #632]
  4058d0:	b	40596c <ferror@plt+0x46ec>
  4058d4:	ldr	x0, [sp, #392]
  4058d8:	str	x0, [sp, #648]
  4058dc:	ldr	x0, [sp, #584]
  4058e0:	str	x0, [sp, #552]
  4058e4:	ldr	x0, [sp, #592]
  4058e8:	str	x0, [sp, #544]
  4058ec:	ldr	x0, [sp, #576]
  4058f0:	str	x0, [sp, #632]
  4058f4:	b	40596c <ferror@plt+0x46ec>
  4058f8:	ldr	x0, [sp, #384]
  4058fc:	str	x0, [sp, #648]
  405900:	ldr	x0, [sp, #616]
  405904:	str	x0, [sp, #552]
  405908:	ldr	x0, [sp, #624]
  40590c:	str	x0, [sp, #544]
  405910:	ldr	x0, [sp, #608]
  405914:	str	x0, [sp, #632]
  405918:	b	40596c <ferror@plt+0x46ec>
  40591c:	mov	x0, #0x1                   	// #1
  405920:	str	x0, [sp, #632]
  405924:	b	40596c <ferror@plt+0x46ec>
  405928:	ldr	w0, [sp, #564]
  40592c:	orr	w0, w0, #0x2
  405930:	str	w0, [sp, #564]
  405934:	mov	x0, #0x2                   	// #2
  405938:	str	x0, [sp, #632]
  40593c:	b	40596c <ferror@plt+0x46ec>
  405940:	str	xzr, [sp, #648]
  405944:	mov	x0, #0x3                   	// #3
  405948:	str	x0, [sp, #632]
  40594c:	mov	x0, #0xffffffffffffffff    	// #-1
  405950:	str	x0, [sp, #552]
  405954:	mov	x0, #0xffffffffffff        	// #281474976710655
  405958:	str	x0, [sp, #544]
  40595c:	ldr	w0, [sp, #564]
  405960:	orr	w0, w0, #0x1
  405964:	str	w0, [sp, #564]
  405968:	b	40596c <ferror@plt+0x46ec>
  40596c:	nop
  405970:	ldr	x0, [sp, #632]
  405974:	cmp	x0, #0x3
  405978:	b.eq	40610c <ferror@plt+0x4e8c>  // b.none
  40597c:	ldr	x0, [sp, #632]
  405980:	cmp	x0, #0x3
  405984:	b.gt	406124 <ferror@plt+0x4ea4>
  405988:	ldr	x0, [sp, #632]
  40598c:	cmp	x0, #0x2
  405990:	b.eq	4060f8 <ferror@plt+0x4e78>  // b.none
  405994:	ldr	x0, [sp, #632]
  405998:	cmp	x0, #0x2
  40599c:	b.gt	406124 <ferror@plt+0x4ea4>
  4059a0:	ldr	x0, [sp, #632]
  4059a4:	cmp	x0, #0x0
  4059a8:	b.eq	4059bc <ferror@plt+0x473c>  // b.none
  4059ac:	ldr	x0, [sp, #632]
  4059b0:	cmp	x0, #0x1
  4059b4:	b.eq	4060e8 <ferror@plt+0x4e68>  // b.none
  4059b8:	b	406124 <ferror@plt+0x4ea4>
  4059bc:	ldr	x1, [sp, #640]
  4059c0:	mov	x0, #0x3fff                	// #16383
  4059c4:	add	x0, x1, x0
  4059c8:	str	x0, [sp, #640]
  4059cc:	ldr	x0, [sp, #640]
  4059d0:	cmp	x0, #0x0
  4059d4:	b.le	405c50 <ferror@plt+0x49d0>
  4059d8:	ldr	x0, [sp, #552]
  4059dc:	and	x0, x0, #0x7
  4059e0:	cmp	x0, #0x0
  4059e4:	b.eq	405b2c <ferror@plt+0x48ac>  // b.none
  4059e8:	ldr	w0, [sp, #564]
  4059ec:	orr	w0, w0, #0x10
  4059f0:	str	w0, [sp, #564]
  4059f4:	ldr	x0, [sp, #400]
  4059f8:	and	x0, x0, #0xc00000
  4059fc:	cmp	x0, #0xc00, lsl #12
  405a00:	b.eq	405b34 <ferror@plt+0x48b4>  // b.none
  405a04:	cmp	x0, #0xc00, lsl #12
  405a08:	b.hi	405b38 <ferror@plt+0x48b8>  // b.pmore
  405a0c:	cmp	x0, #0x800, lsl #12
  405a10:	b.eq	405ad4 <ferror@plt+0x4854>  // b.none
  405a14:	cmp	x0, #0x800, lsl #12
  405a18:	b.hi	405b38 <ferror@plt+0x48b8>  // b.pmore
  405a1c:	cmp	x0, #0x0
  405a20:	b.eq	405a30 <ferror@plt+0x47b0>  // b.none
  405a24:	cmp	x0, #0x400, lsl #12
  405a28:	b.eq	405a7c <ferror@plt+0x47fc>  // b.none
  405a2c:	b	405b38 <ferror@plt+0x48b8>
  405a30:	ldr	x0, [sp, #552]
  405a34:	and	x0, x0, #0xf
  405a38:	cmp	x0, #0x4
  405a3c:	b.eq	405b34 <ferror@plt+0x48b4>  // b.none
  405a40:	ldr	x0, [sp, #552]
  405a44:	add	x0, x0, #0x4
  405a48:	str	x0, [sp, #120]
  405a4c:	ldr	x1, [sp, #120]
  405a50:	ldr	x0, [sp, #552]
  405a54:	cmp	x1, x0
  405a58:	cset	w0, cc  // cc = lo, ul, last
  405a5c:	and	w0, w0, #0xff
  405a60:	and	x0, x0, #0xff
  405a64:	ldr	x1, [sp, #544]
  405a68:	add	x0, x1, x0
  405a6c:	str	x0, [sp, #544]
  405a70:	ldr	x0, [sp, #120]
  405a74:	str	x0, [sp, #552]
  405a78:	b	405b34 <ferror@plt+0x48b4>
  405a7c:	ldr	x0, [sp, #648]
  405a80:	cmp	x0, #0x0
  405a84:	b.ne	405b34 <ferror@plt+0x48b4>  // b.any
  405a88:	ldr	x0, [sp, #552]
  405a8c:	and	x0, x0, #0x7
  405a90:	cmp	x0, #0x0
  405a94:	b.eq	405b34 <ferror@plt+0x48b4>  // b.none
  405a98:	ldr	x0, [sp, #552]
  405a9c:	add	x0, x0, #0x8
  405aa0:	str	x0, [sp, #128]
  405aa4:	ldr	x1, [sp, #128]
  405aa8:	ldr	x0, [sp, #552]
  405aac:	cmp	x1, x0
  405ab0:	cset	w0, cc  // cc = lo, ul, last
  405ab4:	and	w0, w0, #0xff
  405ab8:	and	x0, x0, #0xff
  405abc:	ldr	x1, [sp, #544]
  405ac0:	add	x0, x1, x0
  405ac4:	str	x0, [sp, #544]
  405ac8:	ldr	x0, [sp, #128]
  405acc:	str	x0, [sp, #552]
  405ad0:	b	405b34 <ferror@plt+0x48b4>
  405ad4:	ldr	x0, [sp, #648]
  405ad8:	cmp	x0, #0x0
  405adc:	b.eq	405b34 <ferror@plt+0x48b4>  // b.none
  405ae0:	ldr	x0, [sp, #552]
  405ae4:	and	x0, x0, #0x7
  405ae8:	cmp	x0, #0x0
  405aec:	b.eq	405b34 <ferror@plt+0x48b4>  // b.none
  405af0:	ldr	x0, [sp, #552]
  405af4:	add	x0, x0, #0x8
  405af8:	str	x0, [sp, #136]
  405afc:	ldr	x1, [sp, #136]
  405b00:	ldr	x0, [sp, #552]
  405b04:	cmp	x1, x0
  405b08:	cset	w0, cc  // cc = lo, ul, last
  405b0c:	and	w0, w0, #0xff
  405b10:	and	x0, x0, #0xff
  405b14:	ldr	x1, [sp, #544]
  405b18:	add	x0, x1, x0
  405b1c:	str	x0, [sp, #544]
  405b20:	ldr	x0, [sp, #136]
  405b24:	str	x0, [sp, #552]
  405b28:	b	405b34 <ferror@plt+0x48b4>
  405b2c:	nop
  405b30:	b	405b38 <ferror@plt+0x48b8>
  405b34:	nop
  405b38:	ldr	x0, [sp, #544]
  405b3c:	and	x0, x0, #0x10000000000000
  405b40:	cmp	x0, #0x0
  405b44:	b.eq	405b60 <ferror@plt+0x48e0>  // b.none
  405b48:	ldr	x0, [sp, #544]
  405b4c:	and	x0, x0, #0xffefffffffffffff
  405b50:	str	x0, [sp, #544]
  405b54:	ldr	x0, [sp, #640]
  405b58:	add	x0, x0, #0x1
  405b5c:	str	x0, [sp, #640]
  405b60:	ldr	x0, [sp, #552]
  405b64:	lsr	x1, x0, #3
  405b68:	ldr	x0, [sp, #544]
  405b6c:	lsl	x0, x0, #61
  405b70:	orr	x0, x1, x0
  405b74:	str	x0, [sp, #552]
  405b78:	ldr	x0, [sp, #544]
  405b7c:	lsr	x0, x0, #3
  405b80:	str	x0, [sp, #544]
  405b84:	ldr	x1, [sp, #640]
  405b88:	mov	x0, #0x7ffe                	// #32766
  405b8c:	cmp	x1, x0
  405b90:	b.le	406120 <ferror@plt+0x4ea0>
  405b94:	ldr	x0, [sp, #400]
  405b98:	and	x0, x0, #0xc00000
  405b9c:	cmp	x0, #0x800, lsl #12
  405ba0:	b.eq	405be4 <ferror@plt+0x4964>  // b.none
  405ba4:	cmp	x0, #0x800, lsl #12
  405ba8:	b.hi	405bfc <ferror@plt+0x497c>  // b.pmore
  405bac:	cmp	x0, #0x0
  405bb0:	b.eq	405bc0 <ferror@plt+0x4940>  // b.none
  405bb4:	cmp	x0, #0x400, lsl #12
  405bb8:	b.eq	405bcc <ferror@plt+0x494c>  // b.none
  405bbc:	b	405bfc <ferror@plt+0x497c>
  405bc0:	mov	x0, #0x2                   	// #2
  405bc4:	str	x0, [sp, #632]
  405bc8:	b	405bf8 <ferror@plt+0x4978>
  405bcc:	ldr	x0, [sp, #648]
  405bd0:	cmp	x0, #0x0
  405bd4:	b.ne	405bf8 <ferror@plt+0x4978>  // b.any
  405bd8:	mov	x0, #0x2                   	// #2
  405bdc:	str	x0, [sp, #632]
  405be0:	b	405bf8 <ferror@plt+0x4978>
  405be4:	ldr	x0, [sp, #648]
  405be8:	cmp	x0, #0x0
  405bec:	b.eq	405bf8 <ferror@plt+0x4978>  // b.none
  405bf0:	mov	x0, #0x2                   	// #2
  405bf4:	str	x0, [sp, #632]
  405bf8:	nop
  405bfc:	ldr	x0, [sp, #632]
  405c00:	cmp	x0, #0x2
  405c04:	b.ne	405c1c <ferror@plt+0x499c>  // b.any
  405c08:	mov	x0, #0x7fff                	// #32767
  405c0c:	str	x0, [sp, #640]
  405c10:	str	xzr, [sp, #552]
  405c14:	str	xzr, [sp, #544]
  405c18:	b	405c34 <ferror@plt+0x49b4>
  405c1c:	mov	x0, #0x7ffe                	// #32766
  405c20:	str	x0, [sp, #640]
  405c24:	mov	x0, #0xffffffffffffffff    	// #-1
  405c28:	str	x0, [sp, #552]
  405c2c:	mov	x0, #0xffffffffffffffff    	// #-1
  405c30:	str	x0, [sp, #544]
  405c34:	ldr	w0, [sp, #564]
  405c38:	orr	w0, w0, #0x4
  405c3c:	str	w0, [sp, #564]
  405c40:	ldr	w0, [sp, #564]
  405c44:	orr	w0, w0, #0x10
  405c48:	str	w0, [sp, #564]
  405c4c:	b	406120 <ferror@plt+0x4ea0>
  405c50:	mov	w0, #0x1                   	// #1
  405c54:	str	w0, [sp, #196]
  405c58:	mov	x1, #0x1                   	// #1
  405c5c:	ldr	x0, [sp, #640]
  405c60:	sub	x0, x1, x0
  405c64:	str	x0, [sp, #640]
  405c68:	ldr	x0, [sp, #640]
  405c6c:	cmp	x0, #0x74
  405c70:	b.gt	405f48 <ferror@plt+0x4cc8>
  405c74:	ldr	x0, [sp, #640]
  405c78:	cmp	x0, #0x3f
  405c7c:	b.gt	405cf4 <ferror@plt+0x4a74>
  405c80:	ldr	x0, [sp, #640]
  405c84:	mov	w1, w0
  405c88:	mov	w0, #0x40                  	// #64
  405c8c:	sub	w0, w0, w1
  405c90:	ldr	x1, [sp, #544]
  405c94:	lsl	x1, x1, x0
  405c98:	ldr	x0, [sp, #640]
  405c9c:	mov	w2, w0
  405ca0:	ldr	x0, [sp, #552]
  405ca4:	lsr	x0, x0, x2
  405ca8:	orr	x1, x1, x0
  405cac:	ldr	x0, [sp, #640]
  405cb0:	mov	w2, w0
  405cb4:	mov	w0, #0x40                  	// #64
  405cb8:	sub	w0, w0, w2
  405cbc:	ldr	x2, [sp, #552]
  405cc0:	lsl	x0, x2, x0
  405cc4:	cmp	x0, #0x0
  405cc8:	cset	w0, ne  // ne = any
  405ccc:	and	w0, w0, #0xff
  405cd0:	sxtw	x0, w0
  405cd4:	orr	x0, x1, x0
  405cd8:	str	x0, [sp, #552]
  405cdc:	ldr	x0, [sp, #640]
  405ce0:	mov	w1, w0
  405ce4:	ldr	x0, [sp, #544]
  405ce8:	lsr	x0, x0, x1
  405cec:	str	x0, [sp, #544]
  405cf0:	b	405d54 <ferror@plt+0x4ad4>
  405cf4:	ldr	x0, [sp, #640]
  405cf8:	sub	w0, w0, #0x40
  405cfc:	ldr	x1, [sp, #544]
  405d00:	lsr	x1, x1, x0
  405d04:	ldr	x0, [sp, #640]
  405d08:	cmp	x0, #0x40
  405d0c:	b.eq	405d2c <ferror@plt+0x4aac>  // b.none
  405d10:	ldr	x0, [sp, #640]
  405d14:	mov	w2, w0
  405d18:	mov	w0, #0x80                  	// #128
  405d1c:	sub	w0, w0, w2
  405d20:	ldr	x2, [sp, #544]
  405d24:	lsl	x0, x2, x0
  405d28:	b	405d30 <ferror@plt+0x4ab0>
  405d2c:	mov	x0, #0x0                   	// #0
  405d30:	ldr	x2, [sp, #552]
  405d34:	orr	x0, x0, x2
  405d38:	cmp	x0, #0x0
  405d3c:	cset	w0, ne  // ne = any
  405d40:	and	w0, w0, #0xff
  405d44:	and	x0, x0, #0xff
  405d48:	orr	x0, x1, x0
  405d4c:	str	x0, [sp, #552]
  405d50:	str	xzr, [sp, #544]
  405d54:	ldr	x0, [sp, #552]
  405d58:	and	x0, x0, #0x7
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405ea8 <ferror@plt+0x4c28>  // b.none
  405d64:	ldr	w0, [sp, #564]
  405d68:	orr	w0, w0, #0x10
  405d6c:	str	w0, [sp, #564]
  405d70:	ldr	x0, [sp, #400]
  405d74:	and	x0, x0, #0xc00000
  405d78:	cmp	x0, #0xc00, lsl #12
  405d7c:	b.eq	405eb0 <ferror@plt+0x4c30>  // b.none
  405d80:	cmp	x0, #0xc00, lsl #12
  405d84:	b.hi	405eb4 <ferror@plt+0x4c34>  // b.pmore
  405d88:	cmp	x0, #0x800, lsl #12
  405d8c:	b.eq	405e50 <ferror@plt+0x4bd0>  // b.none
  405d90:	cmp	x0, #0x800, lsl #12
  405d94:	b.hi	405eb4 <ferror@plt+0x4c34>  // b.pmore
  405d98:	cmp	x0, #0x0
  405d9c:	b.eq	405dac <ferror@plt+0x4b2c>  // b.none
  405da0:	cmp	x0, #0x400, lsl #12
  405da4:	b.eq	405df8 <ferror@plt+0x4b78>  // b.none
  405da8:	b	405eb4 <ferror@plt+0x4c34>
  405dac:	ldr	x0, [sp, #552]
  405db0:	and	x0, x0, #0xf
  405db4:	cmp	x0, #0x4
  405db8:	b.eq	405eb0 <ferror@plt+0x4c30>  // b.none
  405dbc:	ldr	x0, [sp, #552]
  405dc0:	add	x0, x0, #0x4
  405dc4:	str	x0, [sp, #144]
  405dc8:	ldr	x1, [sp, #144]
  405dcc:	ldr	x0, [sp, #552]
  405dd0:	cmp	x1, x0
  405dd4:	cset	w0, cc  // cc = lo, ul, last
  405dd8:	and	w0, w0, #0xff
  405ddc:	and	x0, x0, #0xff
  405de0:	ldr	x1, [sp, #544]
  405de4:	add	x0, x1, x0
  405de8:	str	x0, [sp, #544]
  405dec:	ldr	x0, [sp, #144]
  405df0:	str	x0, [sp, #552]
  405df4:	b	405eb0 <ferror@plt+0x4c30>
  405df8:	ldr	x0, [sp, #648]
  405dfc:	cmp	x0, #0x0
  405e00:	b.ne	405eb0 <ferror@plt+0x4c30>  // b.any
  405e04:	ldr	x0, [sp, #552]
  405e08:	and	x0, x0, #0x7
  405e0c:	cmp	x0, #0x0
  405e10:	b.eq	405eb0 <ferror@plt+0x4c30>  // b.none
  405e14:	ldr	x0, [sp, #552]
  405e18:	add	x0, x0, #0x8
  405e1c:	str	x0, [sp, #152]
  405e20:	ldr	x1, [sp, #152]
  405e24:	ldr	x0, [sp, #552]
  405e28:	cmp	x1, x0
  405e2c:	cset	w0, cc  // cc = lo, ul, last
  405e30:	and	w0, w0, #0xff
  405e34:	and	x0, x0, #0xff
  405e38:	ldr	x1, [sp, #544]
  405e3c:	add	x0, x1, x0
  405e40:	str	x0, [sp, #544]
  405e44:	ldr	x0, [sp, #152]
  405e48:	str	x0, [sp, #552]
  405e4c:	b	405eb0 <ferror@plt+0x4c30>
  405e50:	ldr	x0, [sp, #648]
  405e54:	cmp	x0, #0x0
  405e58:	b.eq	405eb0 <ferror@plt+0x4c30>  // b.none
  405e5c:	ldr	x0, [sp, #552]
  405e60:	and	x0, x0, #0x7
  405e64:	cmp	x0, #0x0
  405e68:	b.eq	405eb0 <ferror@plt+0x4c30>  // b.none
  405e6c:	ldr	x0, [sp, #552]
  405e70:	add	x0, x0, #0x8
  405e74:	str	x0, [sp, #160]
  405e78:	ldr	x1, [sp, #160]
  405e7c:	ldr	x0, [sp, #552]
  405e80:	cmp	x1, x0
  405e84:	cset	w0, cc  // cc = lo, ul, last
  405e88:	and	w0, w0, #0xff
  405e8c:	and	x0, x0, #0xff
  405e90:	ldr	x1, [sp, #544]
  405e94:	add	x0, x1, x0
  405e98:	str	x0, [sp, #544]
  405e9c:	ldr	x0, [sp, #160]
  405ea0:	str	x0, [sp, #552]
  405ea4:	b	405eb0 <ferror@plt+0x4c30>
  405ea8:	nop
  405eac:	b	405eb4 <ferror@plt+0x4c34>
  405eb0:	nop
  405eb4:	ldr	x0, [sp, #544]
  405eb8:	and	x0, x0, #0x8000000000000
  405ebc:	cmp	x0, #0x0
  405ec0:	b.eq	405ee4 <ferror@plt+0x4c64>  // b.none
  405ec4:	mov	x0, #0x1                   	// #1
  405ec8:	str	x0, [sp, #640]
  405ecc:	str	xzr, [sp, #552]
  405ed0:	str	xzr, [sp, #544]
  405ed4:	ldr	w0, [sp, #564]
  405ed8:	orr	w0, w0, #0x10
  405edc:	str	w0, [sp, #564]
  405ee0:	b	405f0c <ferror@plt+0x4c8c>
  405ee4:	str	xzr, [sp, #640]
  405ee8:	ldr	x0, [sp, #552]
  405eec:	lsr	x1, x0, #3
  405ef0:	ldr	x0, [sp, #544]
  405ef4:	lsl	x0, x0, #61
  405ef8:	orr	x0, x1, x0
  405efc:	str	x0, [sp, #552]
  405f00:	ldr	x0, [sp, #544]
  405f04:	lsr	x0, x0, #3
  405f08:	str	x0, [sp, #544]
  405f0c:	ldr	w0, [sp, #196]
  405f10:	cmp	w0, #0x0
  405f14:	b.eq	406120 <ferror@plt+0x4ea0>  // b.none
  405f18:	ldr	w0, [sp, #564]
  405f1c:	and	w0, w0, #0x10
  405f20:	cmp	w0, #0x0
  405f24:	b.ne	405f38 <ferror@plt+0x4cb8>  // b.any
  405f28:	ldr	x0, [sp, #400]
  405f2c:	and	x0, x0, #0x800
  405f30:	cmp	x0, #0x0
  405f34:	b.eq	406120 <ferror@plt+0x4ea0>  // b.none
  405f38:	ldr	w0, [sp, #564]
  405f3c:	orr	w0, w0, #0x8
  405f40:	str	w0, [sp, #564]
  405f44:	b	406120 <ferror@plt+0x4ea0>
  405f48:	str	xzr, [sp, #640]
  405f4c:	ldr	x1, [sp, #544]
  405f50:	ldr	x0, [sp, #552]
  405f54:	orr	x0, x1, x0
  405f58:	cmp	x0, #0x0
  405f5c:	b.eq	4060d8 <ferror@plt+0x4e58>  // b.none
  405f60:	mov	x0, #0x1                   	// #1
  405f64:	str	x0, [sp, #552]
  405f68:	str	xzr, [sp, #544]
  405f6c:	ldr	x0, [sp, #552]
  405f70:	and	x0, x0, #0x7
  405f74:	cmp	x0, #0x0
  405f78:	b.eq	4060c0 <ferror@plt+0x4e40>  // b.none
  405f7c:	ldr	w0, [sp, #564]
  405f80:	orr	w0, w0, #0x10
  405f84:	str	w0, [sp, #564]
  405f88:	ldr	x0, [sp, #400]
  405f8c:	and	x0, x0, #0xc00000
  405f90:	cmp	x0, #0xc00, lsl #12
  405f94:	b.eq	4060c8 <ferror@plt+0x4e48>  // b.none
  405f98:	cmp	x0, #0xc00, lsl #12
  405f9c:	b.hi	4060cc <ferror@plt+0x4e4c>  // b.pmore
  405fa0:	cmp	x0, #0x800, lsl #12
  405fa4:	b.eq	406068 <ferror@plt+0x4de8>  // b.none
  405fa8:	cmp	x0, #0x800, lsl #12
  405fac:	b.hi	4060cc <ferror@plt+0x4e4c>  // b.pmore
  405fb0:	cmp	x0, #0x0
  405fb4:	b.eq	405fc4 <ferror@plt+0x4d44>  // b.none
  405fb8:	cmp	x0, #0x400, lsl #12
  405fbc:	b.eq	406010 <ferror@plt+0x4d90>  // b.none
  405fc0:	b	4060cc <ferror@plt+0x4e4c>
  405fc4:	ldr	x0, [sp, #552]
  405fc8:	and	x0, x0, #0xf
  405fcc:	cmp	x0, #0x4
  405fd0:	b.eq	4060c8 <ferror@plt+0x4e48>  // b.none
  405fd4:	ldr	x0, [sp, #552]
  405fd8:	add	x0, x0, #0x4
  405fdc:	str	x0, [sp, #168]
  405fe0:	ldr	x1, [sp, #168]
  405fe4:	ldr	x0, [sp, #552]
  405fe8:	cmp	x1, x0
  405fec:	cset	w0, cc  // cc = lo, ul, last
  405ff0:	and	w0, w0, #0xff
  405ff4:	and	x0, x0, #0xff
  405ff8:	ldr	x1, [sp, #544]
  405ffc:	add	x0, x1, x0
  406000:	str	x0, [sp, #544]
  406004:	ldr	x0, [sp, #168]
  406008:	str	x0, [sp, #552]
  40600c:	b	4060c8 <ferror@plt+0x4e48>
  406010:	ldr	x0, [sp, #648]
  406014:	cmp	x0, #0x0
  406018:	b.ne	4060c8 <ferror@plt+0x4e48>  // b.any
  40601c:	ldr	x0, [sp, #552]
  406020:	and	x0, x0, #0x7
  406024:	cmp	x0, #0x0
  406028:	b.eq	4060c8 <ferror@plt+0x4e48>  // b.none
  40602c:	ldr	x0, [sp, #552]
  406030:	add	x0, x0, #0x8
  406034:	str	x0, [sp, #176]
  406038:	ldr	x1, [sp, #176]
  40603c:	ldr	x0, [sp, #552]
  406040:	cmp	x1, x0
  406044:	cset	w0, cc  // cc = lo, ul, last
  406048:	and	w0, w0, #0xff
  40604c:	and	x0, x0, #0xff
  406050:	ldr	x1, [sp, #544]
  406054:	add	x0, x1, x0
  406058:	str	x0, [sp, #544]
  40605c:	ldr	x0, [sp, #176]
  406060:	str	x0, [sp, #552]
  406064:	b	4060c8 <ferror@plt+0x4e48>
  406068:	ldr	x0, [sp, #648]
  40606c:	cmp	x0, #0x0
  406070:	b.eq	4060c8 <ferror@plt+0x4e48>  // b.none
  406074:	ldr	x0, [sp, #552]
  406078:	and	x0, x0, #0x7
  40607c:	cmp	x0, #0x0
  406080:	b.eq	4060c8 <ferror@plt+0x4e48>  // b.none
  406084:	ldr	x0, [sp, #552]
  406088:	add	x0, x0, #0x8
  40608c:	str	x0, [sp, #184]
  406090:	ldr	x1, [sp, #184]
  406094:	ldr	x0, [sp, #552]
  406098:	cmp	x1, x0
  40609c:	cset	w0, cc  // cc = lo, ul, last
  4060a0:	and	w0, w0, #0xff
  4060a4:	and	x0, x0, #0xff
  4060a8:	ldr	x1, [sp, #544]
  4060ac:	add	x0, x1, x0
  4060b0:	str	x0, [sp, #544]
  4060b4:	ldr	x0, [sp, #184]
  4060b8:	str	x0, [sp, #552]
  4060bc:	b	4060c8 <ferror@plt+0x4e48>
  4060c0:	nop
  4060c4:	b	4060cc <ferror@plt+0x4e4c>
  4060c8:	nop
  4060cc:	ldr	x0, [sp, #552]
  4060d0:	lsr	x0, x0, #3
  4060d4:	str	x0, [sp, #552]
  4060d8:	ldr	w0, [sp, #564]
  4060dc:	orr	w0, w0, #0x8
  4060e0:	str	w0, [sp, #564]
  4060e4:	b	406120 <ferror@plt+0x4ea0>
  4060e8:	str	xzr, [sp, #640]
  4060ec:	str	xzr, [sp, #552]
  4060f0:	str	xzr, [sp, #544]
  4060f4:	b	406120 <ferror@plt+0x4ea0>
  4060f8:	mov	x0, #0x7fff                	// #32767
  4060fc:	str	x0, [sp, #640]
  406100:	str	xzr, [sp, #552]
  406104:	str	xzr, [sp, #544]
  406108:	b	406120 <ferror@plt+0x4ea0>
  40610c:	mov	x0, #0x7fff                	// #32767
  406110:	str	x0, [sp, #640]
  406114:	ldr	x0, [sp, #544]
  406118:	orr	x0, x0, #0x800000000000
  40611c:	str	x0, [sp, #544]
  406120:	nop
  406124:	ldr	x0, [sp, #552]
  406128:	str	x0, [sp, #48]
  40612c:	ldr	x0, [sp, #544]
  406130:	and	x1, x0, #0xffffffffffff
  406134:	ldr	x0, [sp, #56]
  406138:	bfxil	x0, x1, #0, #48
  40613c:	str	x0, [sp, #56]
  406140:	ldr	x0, [sp, #640]
  406144:	and	w0, w0, #0x7fff
  406148:	and	w1, w0, #0xffff
  40614c:	ldrh	w0, [sp, #62]
  406150:	bfxil	w0, w1, #0, #15
  406154:	strh	w0, [sp, #62]
  406158:	ldr	x0, [sp, #648]
  40615c:	and	w0, w0, #0x1
  406160:	and	w1, w0, #0xff
  406164:	ldrb	w0, [sp, #63]
  406168:	bfi	w0, w1, #7, #1
  40616c:	strb	w0, [sp, #63]
  406170:	ldr	q0, [sp, #48]
  406174:	str	q0, [sp, #96]
  406178:	ldrsw	x0, [sp, #564]
  40617c:	cmp	x0, #0x0
  406180:	b.eq	40618c <ferror@plt+0x4f0c>  // b.none
  406184:	ldr	w0, [sp, #564]
  406188:	bl	409ac8 <ferror@plt+0x8848>
  40618c:	ldr	q0, [sp, #96]
  406190:	ldp	x29, x30, [sp]
  406194:	add	sp, sp, #0x290
  406198:	ret
  40619c:	sub	sp, sp, #0x2a0
  4061a0:	stp	x29, x30, [sp]
  4061a4:	mov	x29, sp
  4061a8:	str	q0, [sp, #32]
  4061ac:	str	q1, [sp, #16]
  4061b0:	str	wzr, [sp, #596]
  4061b4:	str	xzr, [sp, #488]
  4061b8:	mrs	x0, fpcr
  4061bc:	str	x0, [sp, #488]
  4061c0:	ldr	q0, [sp, #32]
  4061c4:	str	q0, [sp, #112]
  4061c8:	ldr	x0, [sp, #112]
  4061cc:	str	x0, [sp, #608]
  4061d0:	ldr	x0, [sp, #120]
  4061d4:	ubfx	x0, x0, #0, #48
  4061d8:	str	x0, [sp, #616]
  4061dc:	ldrh	w0, [sp, #126]
  4061e0:	ubfx	x0, x0, #0, #15
  4061e4:	and	w0, w0, #0xffff
  4061e8:	and	x0, x0, #0xffff
  4061ec:	str	x0, [sp, #600]
  4061f0:	ldrb	w0, [sp, #127]
  4061f4:	ubfx	x0, x0, #7, #1
  4061f8:	and	w0, w0, #0xff
  4061fc:	and	x0, x0, #0xff
  406200:	str	x0, [sp, #480]
  406204:	ldr	x0, [sp, #600]
  406208:	cmp	x0, #0x0
  40620c:	b.eq	406268 <ferror@plt+0x4fe8>  // b.none
  406210:	ldr	x1, [sp, #600]
  406214:	mov	x0, #0x7fff                	// #32767
  406218:	cmp	x1, x0
  40621c:	b.eq	40635c <ferror@plt+0x50dc>  // b.none
  406220:	ldr	x0, [sp, #616]
  406224:	orr	x0, x0, #0x1000000000000
  406228:	str	x0, [sp, #616]
  40622c:	ldr	x0, [sp, #616]
  406230:	lsl	x1, x0, #3
  406234:	ldr	x0, [sp, #608]
  406238:	lsr	x0, x0, #61
  40623c:	orr	x0, x1, x0
  406240:	str	x0, [sp, #616]
  406244:	ldr	x0, [sp, #608]
  406248:	lsl	x0, x0, #3
  40624c:	str	x0, [sp, #608]
  406250:	ldr	x1, [sp, #600]
  406254:	mov	x0, #0xffffffffffffc001    	// #-16383
  406258:	add	x0, x1, x0
  40625c:	str	x0, [sp, #600]
  406260:	str	xzr, [sp, #584]
  406264:	b	4063a0 <ferror@plt+0x5120>
  406268:	ldr	x1, [sp, #616]
  40626c:	ldr	x0, [sp, #608]
  406270:	orr	x0, x1, x0
  406274:	cmp	x0, #0x0
  406278:	b.ne	406288 <ferror@plt+0x5008>  // b.any
  40627c:	mov	x0, #0x1                   	// #1
  406280:	str	x0, [sp, #584]
  406284:	b	4063a0 <ferror@plt+0x5120>
  406288:	ldr	x0, [sp, #616]
  40628c:	cmp	x0, #0x0
  406290:	b.eq	4062a8 <ferror@plt+0x5028>  // b.none
  406294:	ldr	x0, [sp, #616]
  406298:	clz	x0, x0
  40629c:	sxtw	x0, w0
  4062a0:	str	x0, [sp, #552]
  4062a4:	b	4062c4 <ferror@plt+0x5044>
  4062a8:	ldr	x0, [sp, #608]
  4062ac:	clz	x0, x0
  4062b0:	sxtw	x0, w0
  4062b4:	str	x0, [sp, #552]
  4062b8:	ldr	x0, [sp, #552]
  4062bc:	add	x0, x0, #0x40
  4062c0:	str	x0, [sp, #552]
  4062c4:	ldr	x0, [sp, #552]
  4062c8:	sub	x0, x0, #0xf
  4062cc:	str	x0, [sp, #552]
  4062d0:	ldr	x0, [sp, #552]
  4062d4:	cmp	x0, #0x3c
  4062d8:	b.gt	406324 <ferror@plt+0x50a4>
  4062dc:	ldr	x0, [sp, #552]
  4062e0:	add	w0, w0, #0x3
  4062e4:	ldr	x1, [sp, #616]
  4062e8:	lsl	x1, x1, x0
  4062ec:	ldr	x0, [sp, #552]
  4062f0:	mov	w2, w0
  4062f4:	mov	w0, #0x3d                  	// #61
  4062f8:	sub	w0, w0, w2
  4062fc:	ldr	x2, [sp, #608]
  406300:	lsr	x0, x2, x0
  406304:	orr	x0, x1, x0
  406308:	str	x0, [sp, #616]
  40630c:	ldr	x0, [sp, #552]
  406310:	add	w0, w0, #0x3
  406314:	ldr	x1, [sp, #608]
  406318:	lsl	x0, x1, x0
  40631c:	str	x0, [sp, #608]
  406320:	b	40633c <ferror@plt+0x50bc>
  406324:	ldr	x0, [sp, #552]
  406328:	sub	w0, w0, #0x3d
  40632c:	ldr	x1, [sp, #608]
  406330:	lsl	x0, x1, x0
  406334:	str	x0, [sp, #616]
  406338:	str	xzr, [sp, #608]
  40633c:	ldr	x1, [sp, #552]
  406340:	mov	x0, #0x3ffe                	// #16382
  406344:	add	x0, x1, x0
  406348:	ldr	x1, [sp, #600]
  40634c:	sub	x0, x1, x0
  406350:	str	x0, [sp, #600]
  406354:	str	xzr, [sp, #584]
  406358:	b	4063a0 <ferror@plt+0x5120>
  40635c:	ldr	x1, [sp, #616]
  406360:	ldr	x0, [sp, #608]
  406364:	orr	x0, x1, x0
  406368:	cmp	x0, #0x0
  40636c:	b.ne	40637c <ferror@plt+0x50fc>  // b.any
  406370:	mov	x0, #0x2                   	// #2
  406374:	str	x0, [sp, #584]
  406378:	b	4063a0 <ferror@plt+0x5120>
  40637c:	mov	x0, #0x3                   	// #3
  406380:	str	x0, [sp, #584]
  406384:	ldr	x0, [sp, #616]
  406388:	and	x0, x0, #0x800000000000
  40638c:	cmp	x0, #0x0
  406390:	b.ne	4063a0 <ferror@plt+0x5120>  // b.any
  406394:	ldr	w0, [sp, #596]
  406398:	orr	w0, w0, #0x1
  40639c:	str	w0, [sp, #596]
  4063a0:	nop
  4063a4:	ldr	q0, [sp, #16]
  4063a8:	str	q0, [sp, #96]
  4063ac:	ldr	x0, [sp, #96]
  4063b0:	str	x0, [sp, #640]
  4063b4:	ldr	x0, [sp, #104]
  4063b8:	ubfx	x0, x0, #0, #48
  4063bc:	str	x0, [sp, #648]
  4063c0:	ldrh	w0, [sp, #110]
  4063c4:	ubfx	x0, x0, #0, #15
  4063c8:	and	w0, w0, #0xffff
  4063cc:	and	x0, x0, #0xffff
  4063d0:	str	x0, [sp, #624]
  4063d4:	ldrb	w0, [sp, #111]
  4063d8:	ubfx	x0, x0, #7, #1
  4063dc:	and	w0, w0, #0xff
  4063e0:	and	x0, x0, #0xff
  4063e4:	str	x0, [sp, #472]
  4063e8:	ldr	x0, [sp, #624]
  4063ec:	cmp	x0, #0x0
  4063f0:	b.eq	40644c <ferror@plt+0x51cc>  // b.none
  4063f4:	ldr	x1, [sp, #624]
  4063f8:	mov	x0, #0x7fff                	// #32767
  4063fc:	cmp	x1, x0
  406400:	b.eq	406540 <ferror@plt+0x52c0>  // b.none
  406404:	ldr	x0, [sp, #648]
  406408:	orr	x0, x0, #0x1000000000000
  40640c:	str	x0, [sp, #648]
  406410:	ldr	x0, [sp, #648]
  406414:	lsl	x1, x0, #3
  406418:	ldr	x0, [sp, #640]
  40641c:	lsr	x0, x0, #61
  406420:	orr	x0, x1, x0
  406424:	str	x0, [sp, #648]
  406428:	ldr	x0, [sp, #640]
  40642c:	lsl	x0, x0, #3
  406430:	str	x0, [sp, #640]
  406434:	ldr	x1, [sp, #624]
  406438:	mov	x0, #0xffffffffffffc001    	// #-16383
  40643c:	add	x0, x1, x0
  406440:	str	x0, [sp, #624]
  406444:	str	xzr, [sp, #632]
  406448:	b	406584 <ferror@plt+0x5304>
  40644c:	ldr	x1, [sp, #648]
  406450:	ldr	x0, [sp, #640]
  406454:	orr	x0, x1, x0
  406458:	cmp	x0, #0x0
  40645c:	b.ne	40646c <ferror@plt+0x51ec>  // b.any
  406460:	mov	x0, #0x1                   	// #1
  406464:	str	x0, [sp, #632]
  406468:	b	406584 <ferror@plt+0x5304>
  40646c:	ldr	x0, [sp, #648]
  406470:	cmp	x0, #0x0
  406474:	b.eq	40648c <ferror@plt+0x520c>  // b.none
  406478:	ldr	x0, [sp, #648]
  40647c:	clz	x0, x0
  406480:	sxtw	x0, w0
  406484:	str	x0, [sp, #544]
  406488:	b	4064a8 <ferror@plt+0x5228>
  40648c:	ldr	x0, [sp, #640]
  406490:	clz	x0, x0
  406494:	sxtw	x0, w0
  406498:	str	x0, [sp, #544]
  40649c:	ldr	x0, [sp, #544]
  4064a0:	add	x0, x0, #0x40
  4064a4:	str	x0, [sp, #544]
  4064a8:	ldr	x0, [sp, #544]
  4064ac:	sub	x0, x0, #0xf
  4064b0:	str	x0, [sp, #544]
  4064b4:	ldr	x0, [sp, #544]
  4064b8:	cmp	x0, #0x3c
  4064bc:	b.gt	406508 <ferror@plt+0x5288>
  4064c0:	ldr	x0, [sp, #544]
  4064c4:	add	w0, w0, #0x3
  4064c8:	ldr	x1, [sp, #648]
  4064cc:	lsl	x1, x1, x0
  4064d0:	ldr	x0, [sp, #544]
  4064d4:	mov	w2, w0
  4064d8:	mov	w0, #0x3d                  	// #61
  4064dc:	sub	w0, w0, w2
  4064e0:	ldr	x2, [sp, #640]
  4064e4:	lsr	x0, x2, x0
  4064e8:	orr	x0, x1, x0
  4064ec:	str	x0, [sp, #648]
  4064f0:	ldr	x0, [sp, #544]
  4064f4:	add	w0, w0, #0x3
  4064f8:	ldr	x1, [sp, #640]
  4064fc:	lsl	x0, x1, x0
  406500:	str	x0, [sp, #640]
  406504:	b	406520 <ferror@plt+0x52a0>
  406508:	ldr	x0, [sp, #544]
  40650c:	sub	w0, w0, #0x3d
  406510:	ldr	x1, [sp, #640]
  406514:	lsl	x0, x1, x0
  406518:	str	x0, [sp, #648]
  40651c:	str	xzr, [sp, #640]
  406520:	ldr	x1, [sp, #544]
  406524:	mov	x0, #0x3ffe                	// #16382
  406528:	add	x0, x1, x0
  40652c:	ldr	x1, [sp, #624]
  406530:	sub	x0, x1, x0
  406534:	str	x0, [sp, #624]
  406538:	str	xzr, [sp, #632]
  40653c:	b	406584 <ferror@plt+0x5304>
  406540:	ldr	x1, [sp, #648]
  406544:	ldr	x0, [sp, #640]
  406548:	orr	x0, x1, x0
  40654c:	cmp	x0, #0x0
  406550:	b.ne	406560 <ferror@plt+0x52e0>  // b.any
  406554:	mov	x0, #0x2                   	// #2
  406558:	str	x0, [sp, #632]
  40655c:	b	406584 <ferror@plt+0x5304>
  406560:	mov	x0, #0x3                   	// #3
  406564:	str	x0, [sp, #632]
  406568:	ldr	x0, [sp, #648]
  40656c:	and	x0, x0, #0x800000000000
  406570:	cmp	x0, #0x0
  406574:	b.ne	406584 <ferror@plt+0x5304>  // b.any
  406578:	ldr	w0, [sp, #596]
  40657c:	orr	w0, w0, #0x1
  406580:	str	w0, [sp, #596]
  406584:	nop
  406588:	ldr	x1, [sp, #480]
  40658c:	ldr	x0, [sp, #472]
  406590:	eor	x0, x1, x0
  406594:	str	x0, [sp, #656]
  406598:	ldr	x1, [sp, #600]
  40659c:	ldr	x0, [sp, #624]
  4065a0:	add	x0, x1, x0
  4065a4:	add	x0, x0, #0x1
  4065a8:	str	x0, [sp, #576]
  4065ac:	ldr	x0, [sp, #584]
  4065b0:	lsl	x1, x0, #2
  4065b4:	ldr	x0, [sp, #632]
  4065b8:	orr	x0, x1, x0
  4065bc:	cmp	x0, #0xf
  4065c0:	b.eq	406dd0 <ferror@plt+0x5b50>  // b.none
  4065c4:	cmp	x0, #0xf
  4065c8:	b.gt	406ea4 <ferror@plt+0x5c24>
  4065cc:	cmp	x0, #0xe
  4065d0:	b.gt	406ea4 <ferror@plt+0x5c24>
  4065d4:	cmp	x0, #0xc
  4065d8:	b.ge	406e30 <ferror@plt+0x5bb0>  // b.tcont
  4065dc:	cmp	x0, #0xb
  4065e0:	b.eq	406e54 <ferror@plt+0x5bd4>  // b.none
  4065e4:	cmp	x0, #0xb
  4065e8:	b.gt	406ea4 <ferror@plt+0x5c24>
  4065ec:	cmp	x0, #0xa
  4065f0:	b.gt	406ea4 <ferror@plt+0x5c24>
  4065f4:	cmp	x0, #0x3
  4065f8:	b.ge	40661c <ferror@plt+0x539c>  // b.tcont
  4065fc:	cmp	x0, #0x0
  406600:	b.eq	406680 <ferror@plt+0x5400>  // b.none
  406604:	cmp	x0, #0x0
  406608:	b.lt	406ea4 <ferror@plt+0x5c24>  // b.tstop
  40660c:	sub	x0, x0, #0x1
  406610:	cmp	x0, #0x1
  406614:	b.hi	406ea4 <ferror@plt+0x5c24>  // b.pmore
  406618:	b	406e5c <ferror@plt+0x5bdc>
  40661c:	mov	w1, w0
  406620:	mov	x0, #0x1                   	// #1
  406624:	lsl	x0, x0, x1
  406628:	mov	x1, #0x530                 	// #1328
  40662c:	and	x1, x0, x1
  406630:	cmp	x1, #0x0
  406634:	cset	w1, ne  // ne = any
  406638:	and	w1, w1, #0xff
  40663c:	cmp	w1, #0x0
  406640:	b.ne	406e38 <ferror@plt+0x5bb8>  // b.any
  406644:	mov	x1, #0x240                 	// #576
  406648:	and	x1, x0, x1
  40664c:	cmp	x1, #0x0
  406650:	cset	w1, ne  // ne = any
  406654:	and	w1, w1, #0xff
  406658:	cmp	w1, #0x0
  40665c:	b.ne	406e78 <ferror@plt+0x5bf8>  // b.any
  406660:	mov	x1, #0x88                  	// #136
  406664:	and	x0, x0, x1
  406668:	cmp	x0, #0x0
  40666c:	cset	w0, ne  // ne = any
  406670:	and	w0, w0, #0xff
  406674:	cmp	w0, #0x0
  406678:	b.ne	406e54 <ferror@plt+0x5bd4>  // b.any
  40667c:	b	406ea4 <ferror@plt+0x5c24>
  406680:	str	xzr, [sp, #664]
  406684:	ldr	x0, [sp, #608]
  406688:	str	w0, [sp, #468]
  40668c:	ldr	x0, [sp, #608]
  406690:	lsr	x0, x0, #32
  406694:	str	w0, [sp, #464]
  406698:	ldr	x0, [sp, #640]
  40669c:	str	w0, [sp, #460]
  4066a0:	ldr	x0, [sp, #640]
  4066a4:	lsr	x0, x0, #32
  4066a8:	str	w0, [sp, #456]
  4066ac:	ldr	w1, [sp, #468]
  4066b0:	ldr	w0, [sp, #460]
  4066b4:	mul	x0, x1, x0
  4066b8:	str	x0, [sp, #448]
  4066bc:	ldr	w1, [sp, #468]
  4066c0:	ldr	w0, [sp, #456]
  4066c4:	mul	x0, x1, x0
  4066c8:	str	x0, [sp, #440]
  4066cc:	ldr	w1, [sp, #464]
  4066d0:	ldr	w0, [sp, #460]
  4066d4:	mul	x0, x1, x0
  4066d8:	str	x0, [sp, #432]
  4066dc:	ldr	w1, [sp, #464]
  4066e0:	ldr	w0, [sp, #456]
  4066e4:	mul	x0, x1, x0
  4066e8:	str	x0, [sp, #536]
  4066ec:	ldr	x0, [sp, #448]
  4066f0:	lsr	x0, x0, #32
  4066f4:	ldr	x1, [sp, #440]
  4066f8:	add	x0, x1, x0
  4066fc:	str	x0, [sp, #440]
  406700:	ldr	x1, [sp, #440]
  406704:	ldr	x0, [sp, #432]
  406708:	add	x0, x1, x0
  40670c:	str	x0, [sp, #440]
  406710:	ldr	x1, [sp, #440]
  406714:	ldr	x0, [sp, #432]
  406718:	cmp	x1, x0
  40671c:	b.cs	406730 <ferror@plt+0x54b0>  // b.hs, b.nlast
  406720:	ldr	x1, [sp, #536]
  406724:	mov	x0, #0x100000000           	// #4294967296
  406728:	add	x0, x1, x0
  40672c:	str	x0, [sp, #536]
  406730:	ldr	x0, [sp, #440]
  406734:	lsr	x1, x0, #32
  406738:	ldr	x0, [sp, #536]
  40673c:	add	x1, x1, x0
  406740:	add	x0, sp, #0x30
  406744:	str	x1, [x0, #8]
  406748:	ldr	x0, [sp, #440]
  40674c:	and	x0, x0, #0xffffffff
  406750:	lsl	x1, x0, #32
  406754:	ldr	x0, [sp, #448]
  406758:	and	x0, x0, #0xffffffff
  40675c:	add	x1, x1, x0
  406760:	add	x0, sp, #0x30
  406764:	str	x1, [x0]
  406768:	ldr	x0, [sp, #608]
  40676c:	str	w0, [sp, #428]
  406770:	ldr	x0, [sp, #608]
  406774:	lsr	x0, x0, #32
  406778:	str	w0, [sp, #424]
  40677c:	ldr	x0, [sp, #648]
  406780:	str	w0, [sp, #420]
  406784:	ldr	x0, [sp, #648]
  406788:	lsr	x0, x0, #32
  40678c:	str	w0, [sp, #416]
  406790:	ldr	w1, [sp, #428]
  406794:	ldr	w0, [sp, #420]
  406798:	mul	x0, x1, x0
  40679c:	str	x0, [sp, #408]
  4067a0:	ldr	w1, [sp, #428]
  4067a4:	ldr	w0, [sp, #416]
  4067a8:	mul	x0, x1, x0
  4067ac:	str	x0, [sp, #400]
  4067b0:	ldr	w1, [sp, #424]
  4067b4:	ldr	w0, [sp, #420]
  4067b8:	mul	x0, x1, x0
  4067bc:	str	x0, [sp, #392]
  4067c0:	ldr	w1, [sp, #424]
  4067c4:	ldr	w0, [sp, #416]
  4067c8:	mul	x0, x1, x0
  4067cc:	str	x0, [sp, #528]
  4067d0:	ldr	x0, [sp, #408]
  4067d4:	lsr	x0, x0, #32
  4067d8:	ldr	x1, [sp, #400]
  4067dc:	add	x0, x1, x0
  4067e0:	str	x0, [sp, #400]
  4067e4:	ldr	x1, [sp, #400]
  4067e8:	ldr	x0, [sp, #392]
  4067ec:	add	x0, x1, x0
  4067f0:	str	x0, [sp, #400]
  4067f4:	ldr	x1, [sp, #400]
  4067f8:	ldr	x0, [sp, #392]
  4067fc:	cmp	x1, x0
  406800:	b.cs	406814 <ferror@plt+0x5594>  // b.hs, b.nlast
  406804:	ldr	x1, [sp, #528]
  406808:	mov	x0, #0x100000000           	// #4294967296
  40680c:	add	x0, x1, x0
  406810:	str	x0, [sp, #528]
  406814:	ldr	x0, [sp, #400]
  406818:	lsr	x0, x0, #32
  40681c:	ldr	x1, [sp, #528]
  406820:	add	x0, x1, x0
  406824:	str	x0, [sp, #384]
  406828:	ldr	x0, [sp, #400]
  40682c:	and	x0, x0, #0xffffffff
  406830:	lsl	x1, x0, #32
  406834:	ldr	x0, [sp, #408]
  406838:	and	x0, x0, #0xffffffff
  40683c:	add	x0, x1, x0
  406840:	str	x0, [sp, #376]
  406844:	ldr	x0, [sp, #616]
  406848:	str	w0, [sp, #372]
  40684c:	ldr	x0, [sp, #616]
  406850:	lsr	x0, x0, #32
  406854:	str	w0, [sp, #368]
  406858:	ldr	x0, [sp, #640]
  40685c:	str	w0, [sp, #364]
  406860:	ldr	x0, [sp, #640]
  406864:	lsr	x0, x0, #32
  406868:	str	w0, [sp, #360]
  40686c:	ldr	w1, [sp, #372]
  406870:	ldr	w0, [sp, #364]
  406874:	mul	x0, x1, x0
  406878:	str	x0, [sp, #352]
  40687c:	ldr	w1, [sp, #372]
  406880:	ldr	w0, [sp, #360]
  406884:	mul	x0, x1, x0
  406888:	str	x0, [sp, #344]
  40688c:	ldr	w1, [sp, #368]
  406890:	ldr	w0, [sp, #364]
  406894:	mul	x0, x1, x0
  406898:	str	x0, [sp, #336]
  40689c:	ldr	w1, [sp, #368]
  4068a0:	ldr	w0, [sp, #360]
  4068a4:	mul	x0, x1, x0
  4068a8:	str	x0, [sp, #520]
  4068ac:	ldr	x0, [sp, #352]
  4068b0:	lsr	x0, x0, #32
  4068b4:	ldr	x1, [sp, #344]
  4068b8:	add	x0, x1, x0
  4068bc:	str	x0, [sp, #344]
  4068c0:	ldr	x1, [sp, #344]
  4068c4:	ldr	x0, [sp, #336]
  4068c8:	add	x0, x1, x0
  4068cc:	str	x0, [sp, #344]
  4068d0:	ldr	x1, [sp, #344]
  4068d4:	ldr	x0, [sp, #336]
  4068d8:	cmp	x1, x0
  4068dc:	b.cs	4068f0 <ferror@plt+0x5670>  // b.hs, b.nlast
  4068e0:	ldr	x1, [sp, #520]
  4068e4:	mov	x0, #0x100000000           	// #4294967296
  4068e8:	add	x0, x1, x0
  4068ec:	str	x0, [sp, #520]
  4068f0:	ldr	x0, [sp, #344]
  4068f4:	lsr	x0, x0, #32
  4068f8:	ldr	x1, [sp, #520]
  4068fc:	add	x0, x1, x0
  406900:	str	x0, [sp, #328]
  406904:	ldr	x0, [sp, #344]
  406908:	and	x0, x0, #0xffffffff
  40690c:	lsl	x1, x0, #32
  406910:	ldr	x0, [sp, #352]
  406914:	and	x0, x0, #0xffffffff
  406918:	add	x0, x1, x0
  40691c:	str	x0, [sp, #320]
  406920:	ldr	x0, [sp, #616]
  406924:	str	w0, [sp, #316]
  406928:	ldr	x0, [sp, #616]
  40692c:	lsr	x0, x0, #32
  406930:	str	w0, [sp, #312]
  406934:	ldr	x0, [sp, #648]
  406938:	str	w0, [sp, #308]
  40693c:	ldr	x0, [sp, #648]
  406940:	lsr	x0, x0, #32
  406944:	str	w0, [sp, #304]
  406948:	ldr	w1, [sp, #316]
  40694c:	ldr	w0, [sp, #308]
  406950:	mul	x0, x1, x0
  406954:	str	x0, [sp, #296]
  406958:	ldr	w1, [sp, #316]
  40695c:	ldr	w0, [sp, #304]
  406960:	mul	x0, x1, x0
  406964:	str	x0, [sp, #288]
  406968:	ldr	w1, [sp, #312]
  40696c:	ldr	w0, [sp, #308]
  406970:	mul	x0, x1, x0
  406974:	str	x0, [sp, #280]
  406978:	ldr	w1, [sp, #312]
  40697c:	ldr	w0, [sp, #304]
  406980:	mul	x0, x1, x0
  406984:	str	x0, [sp, #512]
  406988:	ldr	x0, [sp, #296]
  40698c:	lsr	x0, x0, #32
  406990:	ldr	x1, [sp, #288]
  406994:	add	x0, x1, x0
  406998:	str	x0, [sp, #288]
  40699c:	ldr	x1, [sp, #288]
  4069a0:	ldr	x0, [sp, #280]
  4069a4:	add	x0, x1, x0
  4069a8:	str	x0, [sp, #288]
  4069ac:	ldr	x1, [sp, #288]
  4069b0:	ldr	x0, [sp, #280]
  4069b4:	cmp	x1, x0
  4069b8:	b.cs	4069cc <ferror@plt+0x574c>  // b.hs, b.nlast
  4069bc:	ldr	x1, [sp, #512]
  4069c0:	mov	x0, #0x100000000           	// #4294967296
  4069c4:	add	x0, x1, x0
  4069c8:	str	x0, [sp, #512]
  4069cc:	ldr	x0, [sp, #288]
  4069d0:	lsr	x1, x0, #32
  4069d4:	ldr	x0, [sp, #512]
  4069d8:	add	x1, x1, x0
  4069dc:	add	x0, sp, #0x30
  4069e0:	str	x1, [x0, #24]
  4069e4:	ldr	x0, [sp, #288]
  4069e8:	and	x0, x0, #0xffffffff
  4069ec:	lsl	x1, x0, #32
  4069f0:	ldr	x0, [sp, #296]
  4069f4:	and	x0, x0, #0xffffffff
  4069f8:	add	x1, x1, x0
  4069fc:	add	x0, sp, #0x30
  406a00:	str	x1, [x0, #16]
  406a04:	add	x0, sp, #0x30
  406a08:	ldr	x1, [x0, #8]
  406a0c:	ldr	x0, [sp, #376]
  406a10:	add	x1, x1, x0
  406a14:	add	x0, sp, #0x30
  406a18:	str	x1, [x0, #8]
  406a1c:	add	x0, sp, #0x30
  406a20:	ldr	x0, [x0, #8]
  406a24:	ldr	x1, [sp, #376]
  406a28:	cmp	x1, x0
  406a2c:	cset	w0, hi  // hi = pmore
  406a30:	and	w0, w0, #0xff
  406a34:	and	x0, x0, #0xff
  406a38:	str	x0, [sp, #272]
  406a3c:	add	x0, sp, #0x30
  406a40:	ldr	x1, [x0, #16]
  406a44:	ldr	x0, [sp, #384]
  406a48:	add	x1, x1, x0
  406a4c:	add	x0, sp, #0x30
  406a50:	str	x1, [x0, #16]
  406a54:	add	x0, sp, #0x30
  406a58:	ldr	x0, [x0, #16]
  406a5c:	ldr	x1, [sp, #384]
  406a60:	cmp	x1, x0
  406a64:	cset	w0, hi  // hi = pmore
  406a68:	and	w0, w0, #0xff
  406a6c:	and	x0, x0, #0xff
  406a70:	str	x0, [sp, #264]
  406a74:	add	x0, sp, #0x30
  406a78:	ldr	x1, [x0, #16]
  406a7c:	ldr	x0, [sp, #272]
  406a80:	add	x1, x1, x0
  406a84:	add	x0, sp, #0x30
  406a88:	str	x1, [x0, #16]
  406a8c:	add	x0, sp, #0x30
  406a90:	ldr	x0, [x0, #16]
  406a94:	ldr	x1, [sp, #272]
  406a98:	cmp	x1, x0
  406a9c:	cset	w0, hi  // hi = pmore
  406aa0:	and	w0, w0, #0xff
  406aa4:	and	x0, x0, #0xff
  406aa8:	ldr	x1, [sp, #264]
  406aac:	orr	x0, x1, x0
  406ab0:	str	x0, [sp, #264]
  406ab4:	add	x0, sp, #0x30
  406ab8:	ldr	x1, [x0, #24]
  406abc:	ldr	x0, [sp, #264]
  406ac0:	add	x1, x1, x0
  406ac4:	add	x0, sp, #0x30
  406ac8:	str	x1, [x0, #24]
  406acc:	add	x0, sp, #0x30
  406ad0:	ldr	x1, [x0, #8]
  406ad4:	ldr	x0, [sp, #320]
  406ad8:	add	x1, x1, x0
  406adc:	add	x0, sp, #0x30
  406ae0:	str	x1, [x0, #8]
  406ae4:	add	x0, sp, #0x30
  406ae8:	ldr	x0, [x0, #8]
  406aec:	ldr	x1, [sp, #320]
  406af0:	cmp	x1, x0
  406af4:	cset	w0, hi  // hi = pmore
  406af8:	and	w0, w0, #0xff
  406afc:	and	x0, x0, #0xff
  406b00:	str	x0, [sp, #256]
  406b04:	add	x0, sp, #0x30
  406b08:	ldr	x1, [x0, #16]
  406b0c:	ldr	x0, [sp, #328]
  406b10:	add	x1, x1, x0
  406b14:	add	x0, sp, #0x30
  406b18:	str	x1, [x0, #16]
  406b1c:	add	x0, sp, #0x30
  406b20:	ldr	x0, [x0, #16]
  406b24:	ldr	x1, [sp, #328]
  406b28:	cmp	x1, x0
  406b2c:	cset	w0, hi  // hi = pmore
  406b30:	and	w0, w0, #0xff
  406b34:	and	x0, x0, #0xff
  406b38:	str	x0, [sp, #248]
  406b3c:	add	x0, sp, #0x30
  406b40:	ldr	x1, [x0, #16]
  406b44:	ldr	x0, [sp, #256]
  406b48:	add	x1, x1, x0
  406b4c:	add	x0, sp, #0x30
  406b50:	str	x1, [x0, #16]
  406b54:	add	x0, sp, #0x30
  406b58:	ldr	x0, [x0, #16]
  406b5c:	ldr	x1, [sp, #256]
  406b60:	cmp	x1, x0
  406b64:	cset	w0, hi  // hi = pmore
  406b68:	and	w0, w0, #0xff
  406b6c:	and	x0, x0, #0xff
  406b70:	ldr	x1, [sp, #248]
  406b74:	orr	x0, x1, x0
  406b78:	str	x0, [sp, #248]
  406b7c:	add	x0, sp, #0x30
  406b80:	ldr	x1, [x0, #24]
  406b84:	ldr	x0, [sp, #248]
  406b88:	add	x1, x1, x0
  406b8c:	add	x0, sp, #0x30
  406b90:	str	x1, [x0, #24]
  406b94:	mov	x0, #0x1                   	// #1
  406b98:	str	x0, [sp, #240]
  406b9c:	mov	x0, #0x33                  	// #51
  406ba0:	str	x0, [sp, #232]
  406ba4:	mov	x1, #0x40                  	// #64
  406ba8:	ldr	x0, [sp, #232]
  406bac:	sub	x0, x1, x0
  406bb0:	str	x0, [sp, #224]
  406bb4:	str	xzr, [sp, #504]
  406bb8:	str	xzr, [sp, #496]
  406bbc:	b	406be4 <ferror@plt+0x5964>
  406bc0:	add	x0, sp, #0x30
  406bc4:	ldr	x1, [sp, #504]
  406bc8:	ldr	x0, [x0, x1, lsl #3]
  406bcc:	ldr	x1, [sp, #496]
  406bd0:	orr	x0, x1, x0
  406bd4:	str	x0, [sp, #496]
  406bd8:	ldr	x0, [sp, #504]
  406bdc:	add	x0, x0, #0x1
  406be0:	str	x0, [sp, #504]
  406be4:	ldr	x1, [sp, #504]
  406be8:	ldr	x0, [sp, #240]
  406bec:	cmp	x1, x0
  406bf0:	b.lt	406bc0 <ferror@plt+0x5940>  // b.tstop
  406bf4:	ldr	x0, [sp, #232]
  406bf8:	cmp	x0, #0x0
  406bfc:	b.ne	406c50 <ferror@plt+0x59d0>  // b.any
  406c00:	str	xzr, [sp, #504]
  406c04:	b	406c34 <ferror@plt+0x59b4>
  406c08:	ldr	x1, [sp, #504]
  406c0c:	ldr	x0, [sp, #240]
  406c10:	add	x1, x1, x0
  406c14:	add	x0, sp, #0x30
  406c18:	ldr	x2, [x0, x1, lsl #3]
  406c1c:	add	x0, sp, #0x30
  406c20:	ldr	x1, [sp, #504]
  406c24:	str	x2, [x0, x1, lsl #3]
  406c28:	ldr	x0, [sp, #504]
  406c2c:	add	x0, x0, #0x1
  406c30:	str	x0, [sp, #504]
  406c34:	mov	x1, #0x3                   	// #3
  406c38:	ldr	x0, [sp, #240]
  406c3c:	sub	x0, x1, x0
  406c40:	ldr	x1, [sp, #504]
  406c44:	cmp	x1, x0
  406c48:	b.le	406c08 <ferror@plt+0x5988>
  406c4c:	b	406d2c <ferror@plt+0x5aac>
  406c50:	add	x0, sp, #0x30
  406c54:	ldr	x1, [sp, #504]
  406c58:	ldr	x0, [x0, x1, lsl #3]
  406c5c:	ldr	x1, [sp, #224]
  406c60:	lsl	x0, x0, x1
  406c64:	ldr	x1, [sp, #496]
  406c68:	orr	x0, x1, x0
  406c6c:	str	x0, [sp, #496]
  406c70:	str	xzr, [sp, #504]
  406c74:	b	406cd0 <ferror@plt+0x5a50>
  406c78:	ldr	x1, [sp, #504]
  406c7c:	ldr	x0, [sp, #240]
  406c80:	add	x1, x1, x0
  406c84:	add	x0, sp, #0x30
  406c88:	ldr	x0, [x0, x1, lsl #3]
  406c8c:	ldr	x1, [sp, #232]
  406c90:	lsr	x1, x0, x1
  406c94:	ldr	x2, [sp, #504]
  406c98:	ldr	x0, [sp, #240]
  406c9c:	add	x0, x2, x0
  406ca0:	add	x2, x0, #0x1
  406ca4:	add	x0, sp, #0x30
  406ca8:	ldr	x0, [x0, x2, lsl #3]
  406cac:	ldr	x2, [sp, #224]
  406cb0:	lsl	x0, x0, x2
  406cb4:	orr	x2, x1, x0
  406cb8:	add	x0, sp, #0x30
  406cbc:	ldr	x1, [sp, #504]
  406cc0:	str	x2, [x0, x1, lsl #3]
  406cc4:	ldr	x0, [sp, #504]
  406cc8:	add	x0, x0, #0x1
  406ccc:	str	x0, [sp, #504]
  406cd0:	mov	x1, #0x3                   	// #3
  406cd4:	ldr	x0, [sp, #240]
  406cd8:	sub	x0, x1, x0
  406cdc:	ldr	x1, [sp, #504]
  406ce0:	cmp	x1, x0
  406ce4:	b.lt	406c78 <ferror@plt+0x59f8>  // b.tstop
  406ce8:	add	x0, sp, #0x30
  406cec:	ldr	x1, [x0, #24]
  406cf0:	ldr	x0, [sp, #232]
  406cf4:	mov	w3, w0
  406cf8:	ldr	x0, [sp, #504]
  406cfc:	add	x2, x0, #0x1
  406d00:	str	x2, [sp, #504]
  406d04:	lsr	x2, x1, x3
  406d08:	add	x1, sp, #0x30
  406d0c:	str	x2, [x1, x0, lsl #3]
  406d10:	b	406d2c <ferror@plt+0x5aac>
  406d14:	add	x0, sp, #0x30
  406d18:	ldr	x1, [sp, #504]
  406d1c:	str	xzr, [x0, x1, lsl #3]
  406d20:	ldr	x0, [sp, #504]
  406d24:	add	x0, x0, #0x1
  406d28:	str	x0, [sp, #504]
  406d2c:	ldr	x0, [sp, #504]
  406d30:	cmp	x0, #0x3
  406d34:	b.le	406d14 <ferror@plt+0x5a94>
  406d38:	ldr	x0, [sp, #496]
  406d3c:	cmp	x0, #0x0
  406d40:	cset	w0, ne  // ne = any
  406d44:	and	w0, w0, #0xff
  406d48:	str	w0, [sp, #220]
  406d4c:	add	x0, sp, #0x30
  406d50:	ldr	x1, [x0]
  406d54:	ldrsw	x0, [sp, #220]
  406d58:	orr	x1, x1, x0
  406d5c:	add	x0, sp, #0x30
  406d60:	str	x1, [x0]
  406d64:	add	x0, sp, #0x30
  406d68:	ldr	x0, [x0]
  406d6c:	str	x0, [sp, #568]
  406d70:	add	x0, sp, #0x30
  406d74:	ldr	x0, [x0, #8]
  406d78:	str	x0, [sp, #560]
  406d7c:	ldr	x0, [sp, #560]
  406d80:	and	x0, x0, #0x10000000000000
  406d84:	cmp	x0, #0x0
  406d88:	b.eq	406dc0 <ferror@plt+0x5b40>  // b.none
  406d8c:	ldr	x0, [sp, #560]
  406d90:	lsl	x1, x0, #63
  406d94:	ldr	x0, [sp, #568]
  406d98:	lsr	x0, x0, #1
  406d9c:	orr	x1, x1, x0
  406da0:	ldr	x0, [sp, #568]
  406da4:	and	x0, x0, #0x1
  406da8:	orr	x0, x1, x0
  406dac:	str	x0, [sp, #568]
  406db0:	ldr	x0, [sp, #560]
  406db4:	lsr	x0, x0, #1
  406db8:	str	x0, [sp, #560]
  406dbc:	b	406ea4 <ferror@plt+0x5c24>
  406dc0:	ldr	x0, [sp, #576]
  406dc4:	sub	x0, x0, #0x1
  406dc8:	str	x0, [sp, #576]
  406dcc:	b	406ea4 <ferror@plt+0x5c24>
  406dd0:	ldr	x0, [sp, #616]
  406dd4:	and	x0, x0, #0x800000000000
  406dd8:	cmp	x0, #0x0
  406ddc:	b.eq	406e0c <ferror@plt+0x5b8c>  // b.none
  406de0:	ldr	x0, [sp, #648]
  406de4:	and	x0, x0, #0x800000000000
  406de8:	cmp	x0, #0x0
  406dec:	b.ne	406e0c <ferror@plt+0x5b8c>  // b.any
  406df0:	ldr	x0, [sp, #472]
  406df4:	str	x0, [sp, #656]
  406df8:	ldr	x0, [sp, #640]
  406dfc:	str	x0, [sp, #568]
  406e00:	ldr	x0, [sp, #648]
  406e04:	str	x0, [sp, #560]
  406e08:	b	406e24 <ferror@plt+0x5ba4>
  406e0c:	ldr	x0, [sp, #480]
  406e10:	str	x0, [sp, #656]
  406e14:	ldr	x0, [sp, #608]
  406e18:	str	x0, [sp, #568]
  406e1c:	ldr	x0, [sp, #616]
  406e20:	str	x0, [sp, #560]
  406e24:	mov	x0, #0x3                   	// #3
  406e28:	str	x0, [sp, #664]
  406e2c:	b	406ea4 <ferror@plt+0x5c24>
  406e30:	ldr	x0, [sp, #480]
  406e34:	str	x0, [sp, #656]
  406e38:	ldr	x0, [sp, #608]
  406e3c:	str	x0, [sp, #568]
  406e40:	ldr	x0, [sp, #616]
  406e44:	str	x0, [sp, #560]
  406e48:	ldr	x0, [sp, #584]
  406e4c:	str	x0, [sp, #664]
  406e50:	b	406ea4 <ferror@plt+0x5c24>
  406e54:	ldr	x0, [sp, #472]
  406e58:	str	x0, [sp, #656]
  406e5c:	ldr	x0, [sp, #640]
  406e60:	str	x0, [sp, #568]
  406e64:	ldr	x0, [sp, #648]
  406e68:	str	x0, [sp, #560]
  406e6c:	ldr	x0, [sp, #632]
  406e70:	str	x0, [sp, #664]
  406e74:	b	406ea4 <ferror@plt+0x5c24>
  406e78:	str	xzr, [sp, #656]
  406e7c:	mov	x0, #0x3                   	// #3
  406e80:	str	x0, [sp, #664]
  406e84:	mov	x0, #0xffffffffffffffff    	// #-1
  406e88:	str	x0, [sp, #568]
  406e8c:	mov	x0, #0xffffffffffff        	// #281474976710655
  406e90:	str	x0, [sp, #560]
  406e94:	ldr	w0, [sp, #596]
  406e98:	orr	w0, w0, #0x1
  406e9c:	str	w0, [sp, #596]
  406ea0:	b	406ea4 <ferror@plt+0x5c24>
  406ea4:	ldr	x0, [sp, #664]
  406ea8:	cmp	x0, #0x3
  406eac:	b.eq	407640 <ferror@plt+0x63c0>  // b.none
  406eb0:	ldr	x0, [sp, #664]
  406eb4:	cmp	x0, #0x3
  406eb8:	b.gt	407658 <ferror@plt+0x63d8>
  406ebc:	ldr	x0, [sp, #664]
  406ec0:	cmp	x0, #0x2
  406ec4:	b.eq	40762c <ferror@plt+0x63ac>  // b.none
  406ec8:	ldr	x0, [sp, #664]
  406ecc:	cmp	x0, #0x2
  406ed0:	b.gt	407658 <ferror@plt+0x63d8>
  406ed4:	ldr	x0, [sp, #664]
  406ed8:	cmp	x0, #0x0
  406edc:	b.eq	406ef0 <ferror@plt+0x5c70>  // b.none
  406ee0:	ldr	x0, [sp, #664]
  406ee4:	cmp	x0, #0x1
  406ee8:	b.eq	40761c <ferror@plt+0x639c>  // b.none
  406eec:	b	407658 <ferror@plt+0x63d8>
  406ef0:	ldr	x1, [sp, #576]
  406ef4:	mov	x0, #0x3fff                	// #16383
  406ef8:	add	x0, x1, x0
  406efc:	str	x0, [sp, #576]
  406f00:	ldr	x0, [sp, #576]
  406f04:	cmp	x0, #0x0
  406f08:	b.le	407184 <ferror@plt+0x5f04>
  406f0c:	ldr	x0, [sp, #568]
  406f10:	and	x0, x0, #0x7
  406f14:	cmp	x0, #0x0
  406f18:	b.eq	407060 <ferror@plt+0x5de0>  // b.none
  406f1c:	ldr	w0, [sp, #596]
  406f20:	orr	w0, w0, #0x10
  406f24:	str	w0, [sp, #596]
  406f28:	ldr	x0, [sp, #488]
  406f2c:	and	x0, x0, #0xc00000
  406f30:	cmp	x0, #0xc00, lsl #12
  406f34:	b.eq	407068 <ferror@plt+0x5de8>  // b.none
  406f38:	cmp	x0, #0xc00, lsl #12
  406f3c:	b.hi	40706c <ferror@plt+0x5dec>  // b.pmore
  406f40:	cmp	x0, #0x800, lsl #12
  406f44:	b.eq	407008 <ferror@plt+0x5d88>  // b.none
  406f48:	cmp	x0, #0x800, lsl #12
  406f4c:	b.hi	40706c <ferror@plt+0x5dec>  // b.pmore
  406f50:	cmp	x0, #0x0
  406f54:	b.eq	406f64 <ferror@plt+0x5ce4>  // b.none
  406f58:	cmp	x0, #0x400, lsl #12
  406f5c:	b.eq	406fb0 <ferror@plt+0x5d30>  // b.none
  406f60:	b	40706c <ferror@plt+0x5dec>
  406f64:	ldr	x0, [sp, #568]
  406f68:	and	x0, x0, #0xf
  406f6c:	cmp	x0, #0x4
  406f70:	b.eq	407068 <ferror@plt+0x5de8>  // b.none
  406f74:	ldr	x0, [sp, #568]
  406f78:	add	x0, x0, #0x4
  406f7c:	str	x0, [sp, #144]
  406f80:	ldr	x1, [sp, #144]
  406f84:	ldr	x0, [sp, #568]
  406f88:	cmp	x1, x0
  406f8c:	cset	w0, cc  // cc = lo, ul, last
  406f90:	and	w0, w0, #0xff
  406f94:	and	x0, x0, #0xff
  406f98:	ldr	x1, [sp, #560]
  406f9c:	add	x0, x1, x0
  406fa0:	str	x0, [sp, #560]
  406fa4:	ldr	x0, [sp, #144]
  406fa8:	str	x0, [sp, #568]
  406fac:	b	407068 <ferror@plt+0x5de8>
  406fb0:	ldr	x0, [sp, #656]
  406fb4:	cmp	x0, #0x0
  406fb8:	b.ne	407068 <ferror@plt+0x5de8>  // b.any
  406fbc:	ldr	x0, [sp, #568]
  406fc0:	and	x0, x0, #0x7
  406fc4:	cmp	x0, #0x0
  406fc8:	b.eq	407068 <ferror@plt+0x5de8>  // b.none
  406fcc:	ldr	x0, [sp, #568]
  406fd0:	add	x0, x0, #0x8
  406fd4:	str	x0, [sp, #152]
  406fd8:	ldr	x1, [sp, #152]
  406fdc:	ldr	x0, [sp, #568]
  406fe0:	cmp	x1, x0
  406fe4:	cset	w0, cc  // cc = lo, ul, last
  406fe8:	and	w0, w0, #0xff
  406fec:	and	x0, x0, #0xff
  406ff0:	ldr	x1, [sp, #560]
  406ff4:	add	x0, x1, x0
  406ff8:	str	x0, [sp, #560]
  406ffc:	ldr	x0, [sp, #152]
  407000:	str	x0, [sp, #568]
  407004:	b	407068 <ferror@plt+0x5de8>
  407008:	ldr	x0, [sp, #656]
  40700c:	cmp	x0, #0x0
  407010:	b.eq	407068 <ferror@plt+0x5de8>  // b.none
  407014:	ldr	x0, [sp, #568]
  407018:	and	x0, x0, #0x7
  40701c:	cmp	x0, #0x0
  407020:	b.eq	407068 <ferror@plt+0x5de8>  // b.none
  407024:	ldr	x0, [sp, #568]
  407028:	add	x0, x0, #0x8
  40702c:	str	x0, [sp, #160]
  407030:	ldr	x1, [sp, #160]
  407034:	ldr	x0, [sp, #568]
  407038:	cmp	x1, x0
  40703c:	cset	w0, cc  // cc = lo, ul, last
  407040:	and	w0, w0, #0xff
  407044:	and	x0, x0, #0xff
  407048:	ldr	x1, [sp, #560]
  40704c:	add	x0, x1, x0
  407050:	str	x0, [sp, #560]
  407054:	ldr	x0, [sp, #160]
  407058:	str	x0, [sp, #568]
  40705c:	b	407068 <ferror@plt+0x5de8>
  407060:	nop
  407064:	b	40706c <ferror@plt+0x5dec>
  407068:	nop
  40706c:	ldr	x0, [sp, #560]
  407070:	and	x0, x0, #0x10000000000000
  407074:	cmp	x0, #0x0
  407078:	b.eq	407094 <ferror@plt+0x5e14>  // b.none
  40707c:	ldr	x0, [sp, #560]
  407080:	and	x0, x0, #0xffefffffffffffff
  407084:	str	x0, [sp, #560]
  407088:	ldr	x0, [sp, #576]
  40708c:	add	x0, x0, #0x1
  407090:	str	x0, [sp, #576]
  407094:	ldr	x0, [sp, #568]
  407098:	lsr	x1, x0, #3
  40709c:	ldr	x0, [sp, #560]
  4070a0:	lsl	x0, x0, #61
  4070a4:	orr	x0, x1, x0
  4070a8:	str	x0, [sp, #568]
  4070ac:	ldr	x0, [sp, #560]
  4070b0:	lsr	x0, x0, #3
  4070b4:	str	x0, [sp, #560]
  4070b8:	ldr	x1, [sp, #576]
  4070bc:	mov	x0, #0x7ffe                	// #32766
  4070c0:	cmp	x1, x0
  4070c4:	b.le	407654 <ferror@plt+0x63d4>
  4070c8:	ldr	x0, [sp, #488]
  4070cc:	and	x0, x0, #0xc00000
  4070d0:	cmp	x0, #0x800, lsl #12
  4070d4:	b.eq	407118 <ferror@plt+0x5e98>  // b.none
  4070d8:	cmp	x0, #0x800, lsl #12
  4070dc:	b.hi	407130 <ferror@plt+0x5eb0>  // b.pmore
  4070e0:	cmp	x0, #0x0
  4070e4:	b.eq	4070f4 <ferror@plt+0x5e74>  // b.none
  4070e8:	cmp	x0, #0x400, lsl #12
  4070ec:	b.eq	407100 <ferror@plt+0x5e80>  // b.none
  4070f0:	b	407130 <ferror@plt+0x5eb0>
  4070f4:	mov	x0, #0x2                   	// #2
  4070f8:	str	x0, [sp, #664]
  4070fc:	b	40712c <ferror@plt+0x5eac>
  407100:	ldr	x0, [sp, #656]
  407104:	cmp	x0, #0x0
  407108:	b.ne	40712c <ferror@plt+0x5eac>  // b.any
  40710c:	mov	x0, #0x2                   	// #2
  407110:	str	x0, [sp, #664]
  407114:	b	40712c <ferror@plt+0x5eac>
  407118:	ldr	x0, [sp, #656]
  40711c:	cmp	x0, #0x0
  407120:	b.eq	40712c <ferror@plt+0x5eac>  // b.none
  407124:	mov	x0, #0x2                   	// #2
  407128:	str	x0, [sp, #664]
  40712c:	nop
  407130:	ldr	x0, [sp, #664]
  407134:	cmp	x0, #0x2
  407138:	b.ne	407150 <ferror@plt+0x5ed0>  // b.any
  40713c:	mov	x0, #0x7fff                	// #32767
  407140:	str	x0, [sp, #576]
  407144:	str	xzr, [sp, #568]
  407148:	str	xzr, [sp, #560]
  40714c:	b	407168 <ferror@plt+0x5ee8>
  407150:	mov	x0, #0x7ffe                	// #32766
  407154:	str	x0, [sp, #576]
  407158:	mov	x0, #0xffffffffffffffff    	// #-1
  40715c:	str	x0, [sp, #568]
  407160:	mov	x0, #0xffffffffffffffff    	// #-1
  407164:	str	x0, [sp, #560]
  407168:	ldr	w0, [sp, #596]
  40716c:	orr	w0, w0, #0x4
  407170:	str	w0, [sp, #596]
  407174:	ldr	w0, [sp, #596]
  407178:	orr	w0, w0, #0x10
  40717c:	str	w0, [sp, #596]
  407180:	b	407654 <ferror@plt+0x63d4>
  407184:	mov	w0, #0x1                   	// #1
  407188:	str	w0, [sp, #216]
  40718c:	mov	x1, #0x1                   	// #1
  407190:	ldr	x0, [sp, #576]
  407194:	sub	x0, x1, x0
  407198:	str	x0, [sp, #576]
  40719c:	ldr	x0, [sp, #576]
  4071a0:	cmp	x0, #0x74
  4071a4:	b.gt	40747c <ferror@plt+0x61fc>
  4071a8:	ldr	x0, [sp, #576]
  4071ac:	cmp	x0, #0x3f
  4071b0:	b.gt	407228 <ferror@plt+0x5fa8>
  4071b4:	ldr	x0, [sp, #576]
  4071b8:	mov	w1, w0
  4071bc:	mov	w0, #0x40                  	// #64
  4071c0:	sub	w0, w0, w1
  4071c4:	ldr	x1, [sp, #560]
  4071c8:	lsl	x1, x1, x0
  4071cc:	ldr	x0, [sp, #576]
  4071d0:	mov	w2, w0
  4071d4:	ldr	x0, [sp, #568]
  4071d8:	lsr	x0, x0, x2
  4071dc:	orr	x1, x1, x0
  4071e0:	ldr	x0, [sp, #576]
  4071e4:	mov	w2, w0
  4071e8:	mov	w0, #0x40                  	// #64
  4071ec:	sub	w0, w0, w2
  4071f0:	ldr	x2, [sp, #568]
  4071f4:	lsl	x0, x2, x0
  4071f8:	cmp	x0, #0x0
  4071fc:	cset	w0, ne  // ne = any
  407200:	and	w0, w0, #0xff
  407204:	sxtw	x0, w0
  407208:	orr	x0, x1, x0
  40720c:	str	x0, [sp, #568]
  407210:	ldr	x0, [sp, #576]
  407214:	mov	w1, w0
  407218:	ldr	x0, [sp, #560]
  40721c:	lsr	x0, x0, x1
  407220:	str	x0, [sp, #560]
  407224:	b	407288 <ferror@plt+0x6008>
  407228:	ldr	x0, [sp, #576]
  40722c:	sub	w0, w0, #0x40
  407230:	ldr	x1, [sp, #560]
  407234:	lsr	x1, x1, x0
  407238:	ldr	x0, [sp, #576]
  40723c:	cmp	x0, #0x40
  407240:	b.eq	407260 <ferror@plt+0x5fe0>  // b.none
  407244:	ldr	x0, [sp, #576]
  407248:	mov	w2, w0
  40724c:	mov	w0, #0x80                  	// #128
  407250:	sub	w0, w0, w2
  407254:	ldr	x2, [sp, #560]
  407258:	lsl	x0, x2, x0
  40725c:	b	407264 <ferror@plt+0x5fe4>
  407260:	mov	x0, #0x0                   	// #0
  407264:	ldr	x2, [sp, #568]
  407268:	orr	x0, x0, x2
  40726c:	cmp	x0, #0x0
  407270:	cset	w0, ne  // ne = any
  407274:	and	w0, w0, #0xff
  407278:	and	x0, x0, #0xff
  40727c:	orr	x0, x1, x0
  407280:	str	x0, [sp, #568]
  407284:	str	xzr, [sp, #560]
  407288:	ldr	x0, [sp, #568]
  40728c:	and	x0, x0, #0x7
  407290:	cmp	x0, #0x0
  407294:	b.eq	4073dc <ferror@plt+0x615c>  // b.none
  407298:	ldr	w0, [sp, #596]
  40729c:	orr	w0, w0, #0x10
  4072a0:	str	w0, [sp, #596]
  4072a4:	ldr	x0, [sp, #488]
  4072a8:	and	x0, x0, #0xc00000
  4072ac:	cmp	x0, #0xc00, lsl #12
  4072b0:	b.eq	4073e4 <ferror@plt+0x6164>  // b.none
  4072b4:	cmp	x0, #0xc00, lsl #12
  4072b8:	b.hi	4073e8 <ferror@plt+0x6168>  // b.pmore
  4072bc:	cmp	x0, #0x800, lsl #12
  4072c0:	b.eq	407384 <ferror@plt+0x6104>  // b.none
  4072c4:	cmp	x0, #0x800, lsl #12
  4072c8:	b.hi	4073e8 <ferror@plt+0x6168>  // b.pmore
  4072cc:	cmp	x0, #0x0
  4072d0:	b.eq	4072e0 <ferror@plt+0x6060>  // b.none
  4072d4:	cmp	x0, #0x400, lsl #12
  4072d8:	b.eq	40732c <ferror@plt+0x60ac>  // b.none
  4072dc:	b	4073e8 <ferror@plt+0x6168>
  4072e0:	ldr	x0, [sp, #568]
  4072e4:	and	x0, x0, #0xf
  4072e8:	cmp	x0, #0x4
  4072ec:	b.eq	4073e4 <ferror@plt+0x6164>  // b.none
  4072f0:	ldr	x0, [sp, #568]
  4072f4:	add	x0, x0, #0x4
  4072f8:	str	x0, [sp, #168]
  4072fc:	ldr	x1, [sp, #168]
  407300:	ldr	x0, [sp, #568]
  407304:	cmp	x1, x0
  407308:	cset	w0, cc  // cc = lo, ul, last
  40730c:	and	w0, w0, #0xff
  407310:	and	x0, x0, #0xff
  407314:	ldr	x1, [sp, #560]
  407318:	add	x0, x1, x0
  40731c:	str	x0, [sp, #560]
  407320:	ldr	x0, [sp, #168]
  407324:	str	x0, [sp, #568]
  407328:	b	4073e4 <ferror@plt+0x6164>
  40732c:	ldr	x0, [sp, #656]
  407330:	cmp	x0, #0x0
  407334:	b.ne	4073e4 <ferror@plt+0x6164>  // b.any
  407338:	ldr	x0, [sp, #568]
  40733c:	and	x0, x0, #0x7
  407340:	cmp	x0, #0x0
  407344:	b.eq	4073e4 <ferror@plt+0x6164>  // b.none
  407348:	ldr	x0, [sp, #568]
  40734c:	add	x0, x0, #0x8
  407350:	str	x0, [sp, #176]
  407354:	ldr	x1, [sp, #176]
  407358:	ldr	x0, [sp, #568]
  40735c:	cmp	x1, x0
  407360:	cset	w0, cc  // cc = lo, ul, last
  407364:	and	w0, w0, #0xff
  407368:	and	x0, x0, #0xff
  40736c:	ldr	x1, [sp, #560]
  407370:	add	x0, x1, x0
  407374:	str	x0, [sp, #560]
  407378:	ldr	x0, [sp, #176]
  40737c:	str	x0, [sp, #568]
  407380:	b	4073e4 <ferror@plt+0x6164>
  407384:	ldr	x0, [sp, #656]
  407388:	cmp	x0, #0x0
  40738c:	b.eq	4073e4 <ferror@plt+0x6164>  // b.none
  407390:	ldr	x0, [sp, #568]
  407394:	and	x0, x0, #0x7
  407398:	cmp	x0, #0x0
  40739c:	b.eq	4073e4 <ferror@plt+0x6164>  // b.none
  4073a0:	ldr	x0, [sp, #568]
  4073a4:	add	x0, x0, #0x8
  4073a8:	str	x0, [sp, #184]
  4073ac:	ldr	x1, [sp, #184]
  4073b0:	ldr	x0, [sp, #568]
  4073b4:	cmp	x1, x0
  4073b8:	cset	w0, cc  // cc = lo, ul, last
  4073bc:	and	w0, w0, #0xff
  4073c0:	and	x0, x0, #0xff
  4073c4:	ldr	x1, [sp, #560]
  4073c8:	add	x0, x1, x0
  4073cc:	str	x0, [sp, #560]
  4073d0:	ldr	x0, [sp, #184]
  4073d4:	str	x0, [sp, #568]
  4073d8:	b	4073e4 <ferror@plt+0x6164>
  4073dc:	nop
  4073e0:	b	4073e8 <ferror@plt+0x6168>
  4073e4:	nop
  4073e8:	ldr	x0, [sp, #560]
  4073ec:	and	x0, x0, #0x8000000000000
  4073f0:	cmp	x0, #0x0
  4073f4:	b.eq	407418 <ferror@plt+0x6198>  // b.none
  4073f8:	mov	x0, #0x1                   	// #1
  4073fc:	str	x0, [sp, #576]
  407400:	str	xzr, [sp, #568]
  407404:	str	xzr, [sp, #560]
  407408:	ldr	w0, [sp, #596]
  40740c:	orr	w0, w0, #0x10
  407410:	str	w0, [sp, #596]
  407414:	b	407440 <ferror@plt+0x61c0>
  407418:	str	xzr, [sp, #576]
  40741c:	ldr	x0, [sp, #568]
  407420:	lsr	x1, x0, #3
  407424:	ldr	x0, [sp, #560]
  407428:	lsl	x0, x0, #61
  40742c:	orr	x0, x1, x0
  407430:	str	x0, [sp, #568]
  407434:	ldr	x0, [sp, #560]
  407438:	lsr	x0, x0, #3
  40743c:	str	x0, [sp, #560]
  407440:	ldr	w0, [sp, #216]
  407444:	cmp	w0, #0x0
  407448:	b.eq	407654 <ferror@plt+0x63d4>  // b.none
  40744c:	ldr	w0, [sp, #596]
  407450:	and	w0, w0, #0x10
  407454:	cmp	w0, #0x0
  407458:	b.ne	40746c <ferror@plt+0x61ec>  // b.any
  40745c:	ldr	x0, [sp, #488]
  407460:	and	x0, x0, #0x800
  407464:	cmp	x0, #0x0
  407468:	b.eq	407654 <ferror@plt+0x63d4>  // b.none
  40746c:	ldr	w0, [sp, #596]
  407470:	orr	w0, w0, #0x8
  407474:	str	w0, [sp, #596]
  407478:	b	407654 <ferror@plt+0x63d4>
  40747c:	str	xzr, [sp, #576]
  407480:	ldr	x1, [sp, #560]
  407484:	ldr	x0, [sp, #568]
  407488:	orr	x0, x1, x0
  40748c:	cmp	x0, #0x0
  407490:	b.eq	40760c <ferror@plt+0x638c>  // b.none
  407494:	mov	x0, #0x1                   	// #1
  407498:	str	x0, [sp, #568]
  40749c:	str	xzr, [sp, #560]
  4074a0:	ldr	x0, [sp, #568]
  4074a4:	and	x0, x0, #0x7
  4074a8:	cmp	x0, #0x0
  4074ac:	b.eq	4075f4 <ferror@plt+0x6374>  // b.none
  4074b0:	ldr	w0, [sp, #596]
  4074b4:	orr	w0, w0, #0x10
  4074b8:	str	w0, [sp, #596]
  4074bc:	ldr	x0, [sp, #488]
  4074c0:	and	x0, x0, #0xc00000
  4074c4:	cmp	x0, #0xc00, lsl #12
  4074c8:	b.eq	4075fc <ferror@plt+0x637c>  // b.none
  4074cc:	cmp	x0, #0xc00, lsl #12
  4074d0:	b.hi	407600 <ferror@plt+0x6380>  // b.pmore
  4074d4:	cmp	x0, #0x800, lsl #12
  4074d8:	b.eq	40759c <ferror@plt+0x631c>  // b.none
  4074dc:	cmp	x0, #0x800, lsl #12
  4074e0:	b.hi	407600 <ferror@plt+0x6380>  // b.pmore
  4074e4:	cmp	x0, #0x0
  4074e8:	b.eq	4074f8 <ferror@plt+0x6278>  // b.none
  4074ec:	cmp	x0, #0x400, lsl #12
  4074f0:	b.eq	407544 <ferror@plt+0x62c4>  // b.none
  4074f4:	b	407600 <ferror@plt+0x6380>
  4074f8:	ldr	x0, [sp, #568]
  4074fc:	and	x0, x0, #0xf
  407500:	cmp	x0, #0x4
  407504:	b.eq	4075fc <ferror@plt+0x637c>  // b.none
  407508:	ldr	x0, [sp, #568]
  40750c:	add	x0, x0, #0x4
  407510:	str	x0, [sp, #192]
  407514:	ldr	x1, [sp, #192]
  407518:	ldr	x0, [sp, #568]
  40751c:	cmp	x1, x0
  407520:	cset	w0, cc  // cc = lo, ul, last
  407524:	and	w0, w0, #0xff
  407528:	and	x0, x0, #0xff
  40752c:	ldr	x1, [sp, #560]
  407530:	add	x0, x1, x0
  407534:	str	x0, [sp, #560]
  407538:	ldr	x0, [sp, #192]
  40753c:	str	x0, [sp, #568]
  407540:	b	4075fc <ferror@plt+0x637c>
  407544:	ldr	x0, [sp, #656]
  407548:	cmp	x0, #0x0
  40754c:	b.ne	4075fc <ferror@plt+0x637c>  // b.any
  407550:	ldr	x0, [sp, #568]
  407554:	and	x0, x0, #0x7
  407558:	cmp	x0, #0x0
  40755c:	b.eq	4075fc <ferror@plt+0x637c>  // b.none
  407560:	ldr	x0, [sp, #568]
  407564:	add	x0, x0, #0x8
  407568:	str	x0, [sp, #200]
  40756c:	ldr	x1, [sp, #200]
  407570:	ldr	x0, [sp, #568]
  407574:	cmp	x1, x0
  407578:	cset	w0, cc  // cc = lo, ul, last
  40757c:	and	w0, w0, #0xff
  407580:	and	x0, x0, #0xff
  407584:	ldr	x1, [sp, #560]
  407588:	add	x0, x1, x0
  40758c:	str	x0, [sp, #560]
  407590:	ldr	x0, [sp, #200]
  407594:	str	x0, [sp, #568]
  407598:	b	4075fc <ferror@plt+0x637c>
  40759c:	ldr	x0, [sp, #656]
  4075a0:	cmp	x0, #0x0
  4075a4:	b.eq	4075fc <ferror@plt+0x637c>  // b.none
  4075a8:	ldr	x0, [sp, #568]
  4075ac:	and	x0, x0, #0x7
  4075b0:	cmp	x0, #0x0
  4075b4:	b.eq	4075fc <ferror@plt+0x637c>  // b.none
  4075b8:	ldr	x0, [sp, #568]
  4075bc:	add	x0, x0, #0x8
  4075c0:	str	x0, [sp, #208]
  4075c4:	ldr	x1, [sp, #208]
  4075c8:	ldr	x0, [sp, #568]
  4075cc:	cmp	x1, x0
  4075d0:	cset	w0, cc  // cc = lo, ul, last
  4075d4:	and	w0, w0, #0xff
  4075d8:	and	x0, x0, #0xff
  4075dc:	ldr	x1, [sp, #560]
  4075e0:	add	x0, x1, x0
  4075e4:	str	x0, [sp, #560]
  4075e8:	ldr	x0, [sp, #208]
  4075ec:	str	x0, [sp, #568]
  4075f0:	b	4075fc <ferror@plt+0x637c>
  4075f4:	nop
  4075f8:	b	407600 <ferror@plt+0x6380>
  4075fc:	nop
  407600:	ldr	x0, [sp, #568]
  407604:	lsr	x0, x0, #3
  407608:	str	x0, [sp, #568]
  40760c:	ldr	w0, [sp, #596]
  407610:	orr	w0, w0, #0x8
  407614:	str	w0, [sp, #596]
  407618:	b	407654 <ferror@plt+0x63d4>
  40761c:	str	xzr, [sp, #576]
  407620:	str	xzr, [sp, #568]
  407624:	str	xzr, [sp, #560]
  407628:	b	407654 <ferror@plt+0x63d4>
  40762c:	mov	x0, #0x7fff                	// #32767
  407630:	str	x0, [sp, #576]
  407634:	str	xzr, [sp, #568]
  407638:	str	xzr, [sp, #560]
  40763c:	b	407654 <ferror@plt+0x63d4>
  407640:	mov	x0, #0x7fff                	// #32767
  407644:	str	x0, [sp, #576]
  407648:	ldr	x0, [sp, #560]
  40764c:	orr	x0, x0, #0x800000000000
  407650:	str	x0, [sp, #560]
  407654:	nop
  407658:	ldr	x0, [sp, #568]
  40765c:	str	x0, [sp, #80]
  407660:	ldr	x0, [sp, #560]
  407664:	and	x1, x0, #0xffffffffffff
  407668:	ldr	x0, [sp, #88]
  40766c:	bfxil	x0, x1, #0, #48
  407670:	str	x0, [sp, #88]
  407674:	ldr	x0, [sp, #576]
  407678:	and	w0, w0, #0x7fff
  40767c:	and	w1, w0, #0xffff
  407680:	ldrh	w0, [sp, #94]
  407684:	bfxil	w0, w1, #0, #15
  407688:	strh	w0, [sp, #94]
  40768c:	ldr	x0, [sp, #656]
  407690:	and	w0, w0, #0x1
  407694:	and	w1, w0, #0xff
  407698:	ldrb	w0, [sp, #95]
  40769c:	bfi	w0, w1, #7, #1
  4076a0:	strb	w0, [sp, #95]
  4076a4:	ldr	q0, [sp, #80]
  4076a8:	str	q0, [sp, #128]
  4076ac:	ldrsw	x0, [sp, #596]
  4076b0:	cmp	x0, #0x0
  4076b4:	b.eq	4076c0 <ferror@plt+0x6440>  // b.none
  4076b8:	ldr	w0, [sp, #596]
  4076bc:	bl	409ac8 <ferror@plt+0x8848>
  4076c0:	ldr	q0, [sp, #128]
  4076c4:	ldp	x29, x30, [sp]
  4076c8:	add	sp, sp, #0x2a0
  4076cc:	ret
  4076d0:	stp	x29, x30, [sp, #-400]!
  4076d4:	mov	x29, sp
  4076d8:	str	q0, [sp, #32]
  4076dc:	str	q1, [sp, #16]
  4076e0:	str	wzr, [sp, #356]
  4076e4:	str	xzr, [sp, #296]
  4076e8:	mrs	x0, fpcr
  4076ec:	str	x0, [sp, #296]
  4076f0:	ldr	q0, [sp, #32]
  4076f4:	str	q0, [sp, #80]
  4076f8:	ldr	x0, [sp, #80]
  4076fc:	str	x0, [sp, #360]
  407700:	ldr	x0, [sp, #88]
  407704:	ubfx	x0, x0, #0, #48
  407708:	str	x0, [sp, #384]
  40770c:	ldrh	w0, [sp, #94]
  407710:	ubfx	x0, x0, #0, #15
  407714:	and	w0, w0, #0xffff
  407718:	and	x0, x0, #0xffff
  40771c:	str	x0, [sp, #288]
  407720:	ldrb	w0, [sp, #95]
  407724:	ubfx	x0, x0, #7, #1
  407728:	and	w0, w0, #0xff
  40772c:	and	x0, x0, #0xff
  407730:	str	x0, [sp, #280]
  407734:	ldr	x0, [sp, #384]
  407738:	lsl	x1, x0, #3
  40773c:	ldr	x0, [sp, #360]
  407740:	lsr	x0, x0, #61
  407744:	orr	x0, x1, x0
  407748:	str	x0, [sp, #384]
  40774c:	ldr	x0, [sp, #360]
  407750:	lsl	x0, x0, #3
  407754:	str	x0, [sp, #360]
  407758:	ldr	q0, [sp, #16]
  40775c:	str	q0, [sp, #64]
  407760:	ldr	x0, [sp, #64]
  407764:	str	x0, [sp, #368]
  407768:	ldr	x0, [sp, #72]
  40776c:	ubfx	x0, x0, #0, #48
  407770:	str	x0, [sp, #392]
  407774:	ldrh	w0, [sp, #78]
  407778:	ubfx	x0, x0, #0, #15
  40777c:	and	w0, w0, #0xffff
  407780:	and	x0, x0, #0xffff
  407784:	str	x0, [sp, #272]
  407788:	ldrb	w0, [sp, #79]
  40778c:	ubfx	x0, x0, #7, #1
  407790:	and	w0, w0, #0xff
  407794:	and	x0, x0, #0xff
  407798:	str	x0, [sp, #376]
  40779c:	ldr	x0, [sp, #392]
  4077a0:	lsl	x1, x0, #3
  4077a4:	ldr	x0, [sp, #368]
  4077a8:	lsr	x0, x0, #61
  4077ac:	orr	x0, x1, x0
  4077b0:	str	x0, [sp, #392]
  4077b4:	ldr	x0, [sp, #368]
  4077b8:	lsl	x0, x0, #3
  4077bc:	str	x0, [sp, #368]
  4077c0:	ldr	x1, [sp, #272]
  4077c4:	mov	x0, #0x7fff                	// #32767
  4077c8:	cmp	x1, x0
  4077cc:	b.ne	4077e4 <ferror@plt+0x6564>  // b.any
  4077d0:	ldr	x1, [sp, #392]
  4077d4:	ldr	x0, [sp, #368]
  4077d8:	orr	x0, x1, x0
  4077dc:	cmp	x0, #0x0
  4077e0:	b.ne	4077f0 <ferror@plt+0x6570>  // b.any
  4077e4:	ldr	x0, [sp, #376]
  4077e8:	eor	x0, x0, #0x1
  4077ec:	str	x0, [sp, #376]
  4077f0:	ldr	x1, [sp, #280]
  4077f4:	ldr	x0, [sp, #376]
  4077f8:	cmp	x1, x0
  4077fc:	b.ne	4082e4 <ferror@plt+0x7064>  // b.any
  407800:	ldr	x0, [sp, #280]
  407804:	str	x0, [sp, #344]
  407808:	ldr	x0, [sp, #288]
  40780c:	mov	w1, w0
  407810:	ldr	x0, [sp, #272]
  407814:	sub	w0, w1, w0
  407818:	str	w0, [sp, #316]
  40781c:	ldr	w0, [sp, #316]
  407820:	cmp	w0, #0x0
  407824:	b.le	407b24 <ferror@plt+0x68a4>
  407828:	ldr	x0, [sp, #288]
  40782c:	str	x0, [sp, #336]
  407830:	ldr	x0, [sp, #272]
  407834:	cmp	x0, #0x0
  407838:	b.ne	407968 <ferror@plt+0x66e8>  // b.any
  40783c:	ldr	x1, [sp, #392]
  407840:	ldr	x0, [sp, #368]
  407844:	orr	x0, x1, x0
  407848:	cmp	x0, #0x0
  40784c:	b.ne	4078a4 <ferror@plt+0x6624>  // b.any
  407850:	ldr	x1, [sp, #288]
  407854:	mov	x0, #0x7fff                	// #32767
  407858:	cmp	x1, x0
  40785c:	b.ne	407890 <ferror@plt+0x6610>  // b.any
  407860:	ldr	x1, [sp, #384]
  407864:	ldr	x0, [sp, #360]
  407868:	orr	x0, x1, x0
  40786c:	cmp	x0, #0x0
  407870:	b.eq	407890 <ferror@plt+0x6610>  // b.none
  407874:	ldr	x0, [sp, #384]
  407878:	and	x0, x0, #0x4000000000000
  40787c:	cmp	x0, #0x0
  407880:	b.ne	407890 <ferror@plt+0x6610>  // b.any
  407884:	ldr	w0, [sp, #356]
  407888:	orr	w0, w0, #0x1
  40788c:	str	w0, [sp, #356]
  407890:	ldr	x0, [sp, #360]
  407894:	str	x0, [sp, #328]
  407898:	ldr	x0, [sp, #384]
  40789c:	str	x0, [sp, #320]
  4078a0:	b	408fb8 <ferror@plt+0x7d38>
  4078a4:	ldr	w0, [sp, #316]
  4078a8:	sub	w0, w0, #0x1
  4078ac:	str	w0, [sp, #316]
  4078b0:	ldr	w0, [sp, #316]
  4078b4:	cmp	w0, #0x0
  4078b8:	b.ne	407904 <ferror@plt+0x6684>  // b.any
  4078bc:	ldr	x1, [sp, #360]
  4078c0:	ldr	x0, [sp, #368]
  4078c4:	add	x0, x1, x0
  4078c8:	str	x0, [sp, #160]
  4078cc:	ldr	x1, [sp, #384]
  4078d0:	ldr	x0, [sp, #392]
  4078d4:	add	x1, x1, x0
  4078d8:	ldr	x2, [sp, #160]
  4078dc:	ldr	x0, [sp, #360]
  4078e0:	cmp	x2, x0
  4078e4:	cset	w0, cc  // cc = lo, ul, last
  4078e8:	and	w0, w0, #0xff
  4078ec:	and	x0, x0, #0xff
  4078f0:	add	x0, x1, x0
  4078f4:	str	x0, [sp, #320]
  4078f8:	ldr	x0, [sp, #160]
  4078fc:	str	x0, [sp, #328]
  407900:	b	4081ec <ferror@plt+0x6f6c>
  407904:	ldr	x1, [sp, #288]
  407908:	mov	x0, #0x7fff                	// #32767
  40790c:	cmp	x1, x0
  407910:	b.ne	4079dc <ferror@plt+0x675c>  // b.any
  407914:	ldr	x1, [sp, #288]
  407918:	mov	x0, #0x7fff                	// #32767
  40791c:	cmp	x1, x0
  407920:	b.ne	407954 <ferror@plt+0x66d4>  // b.any
  407924:	ldr	x1, [sp, #384]
  407928:	ldr	x0, [sp, #360]
  40792c:	orr	x0, x1, x0
  407930:	cmp	x0, #0x0
  407934:	b.eq	407954 <ferror@plt+0x66d4>  // b.none
  407938:	ldr	x0, [sp, #384]
  40793c:	and	x0, x0, #0x4000000000000
  407940:	cmp	x0, #0x0
  407944:	b.ne	407954 <ferror@plt+0x66d4>  // b.any
  407948:	ldr	w0, [sp, #356]
  40794c:	orr	w0, w0, #0x1
  407950:	str	w0, [sp, #356]
  407954:	ldr	x0, [sp, #360]
  407958:	str	x0, [sp, #328]
  40795c:	ldr	x0, [sp, #384]
  407960:	str	x0, [sp, #320]
  407964:	b	408fb8 <ferror@plt+0x7d38>
  407968:	ldr	x1, [sp, #288]
  40796c:	mov	x0, #0x7fff                	// #32767
  407970:	cmp	x1, x0
  407974:	b.ne	4079cc <ferror@plt+0x674c>  // b.any
  407978:	ldr	x1, [sp, #288]
  40797c:	mov	x0, #0x7fff                	// #32767
  407980:	cmp	x1, x0
  407984:	b.ne	4079b8 <ferror@plt+0x6738>  // b.any
  407988:	ldr	x1, [sp, #384]
  40798c:	ldr	x0, [sp, #360]
  407990:	orr	x0, x1, x0
  407994:	cmp	x0, #0x0
  407998:	b.eq	4079b8 <ferror@plt+0x6738>  // b.none
  40799c:	ldr	x0, [sp, #384]
  4079a0:	and	x0, x0, #0x4000000000000
  4079a4:	cmp	x0, #0x0
  4079a8:	b.ne	4079b8 <ferror@plt+0x6738>  // b.any
  4079ac:	ldr	w0, [sp, #356]
  4079b0:	orr	w0, w0, #0x1
  4079b4:	str	w0, [sp, #356]
  4079b8:	ldr	x0, [sp, #360]
  4079bc:	str	x0, [sp, #328]
  4079c0:	ldr	x0, [sp, #384]
  4079c4:	str	x0, [sp, #320]
  4079c8:	b	408fb8 <ferror@plt+0x7d38>
  4079cc:	ldr	x0, [sp, #392]
  4079d0:	orr	x0, x0, #0x8000000000000
  4079d4:	str	x0, [sp, #392]
  4079d8:	b	4079e0 <ferror@plt+0x6760>
  4079dc:	nop
  4079e0:	ldr	w0, [sp, #316]
  4079e4:	cmp	w0, #0x74
  4079e8:	b.gt	407abc <ferror@plt+0x683c>
  4079ec:	ldr	w0, [sp, #316]
  4079f0:	cmp	w0, #0x3f
  4079f4:	b.gt	407a5c <ferror@plt+0x67dc>
  4079f8:	mov	w1, #0x40                  	// #64
  4079fc:	ldr	w0, [sp, #316]
  407a00:	sub	w0, w1, w0
  407a04:	ldr	x1, [sp, #392]
  407a08:	lsl	x1, x1, x0
  407a0c:	ldr	w0, [sp, #316]
  407a10:	ldr	x2, [sp, #368]
  407a14:	lsr	x0, x2, x0
  407a18:	orr	x1, x1, x0
  407a1c:	mov	w2, #0x40                  	// #64
  407a20:	ldr	w0, [sp, #316]
  407a24:	sub	w0, w2, w0
  407a28:	ldr	x2, [sp, #368]
  407a2c:	lsl	x0, x2, x0
  407a30:	cmp	x0, #0x0
  407a34:	cset	w0, ne  // ne = any
  407a38:	and	w0, w0, #0xff
  407a3c:	sxtw	x0, w0
  407a40:	orr	x0, x1, x0
  407a44:	str	x0, [sp, #368]
  407a48:	ldr	w0, [sp, #316]
  407a4c:	ldr	x1, [sp, #392]
  407a50:	lsr	x0, x1, x0
  407a54:	str	x0, [sp, #392]
  407a58:	b	407adc <ferror@plt+0x685c>
  407a5c:	ldr	w0, [sp, #316]
  407a60:	sub	w0, w0, #0x40
  407a64:	ldr	x1, [sp, #392]
  407a68:	lsr	x1, x1, x0
  407a6c:	ldr	w0, [sp, #316]
  407a70:	cmp	w0, #0x40
  407a74:	b.eq	407a90 <ferror@plt+0x6810>  // b.none
  407a78:	mov	w2, #0x80                  	// #128
  407a7c:	ldr	w0, [sp, #316]
  407a80:	sub	w0, w2, w0
  407a84:	ldr	x2, [sp, #392]
  407a88:	lsl	x0, x2, x0
  407a8c:	b	407a94 <ferror@plt+0x6814>
  407a90:	mov	x0, #0x0                   	// #0
  407a94:	ldr	x2, [sp, #368]
  407a98:	orr	x0, x0, x2
  407a9c:	cmp	x0, #0x0
  407aa0:	cset	w0, ne  // ne = any
  407aa4:	and	w0, w0, #0xff
  407aa8:	and	x0, x0, #0xff
  407aac:	orr	x0, x1, x0
  407ab0:	str	x0, [sp, #368]
  407ab4:	str	xzr, [sp, #392]
  407ab8:	b	407adc <ferror@plt+0x685c>
  407abc:	ldr	x1, [sp, #392]
  407ac0:	ldr	x0, [sp, #368]
  407ac4:	orr	x0, x1, x0
  407ac8:	cmp	x0, #0x0
  407acc:	b.eq	407adc <ferror@plt+0x685c>  // b.none
  407ad0:	mov	x0, #0x1                   	// #1
  407ad4:	str	x0, [sp, #368]
  407ad8:	str	xzr, [sp, #392]
  407adc:	ldr	x1, [sp, #360]
  407ae0:	ldr	x0, [sp, #368]
  407ae4:	add	x0, x1, x0
  407ae8:	str	x0, [sp, #152]
  407aec:	ldr	x1, [sp, #384]
  407af0:	ldr	x0, [sp, #392]
  407af4:	add	x1, x1, x0
  407af8:	ldr	x2, [sp, #152]
  407afc:	ldr	x0, [sp, #360]
  407b00:	cmp	x2, x0
  407b04:	cset	w0, cc  // cc = lo, ul, last
  407b08:	and	w0, w0, #0xff
  407b0c:	and	x0, x0, #0xff
  407b10:	add	x0, x1, x0
  407b14:	str	x0, [sp, #320]
  407b18:	ldr	x0, [sp, #152]
  407b1c:	str	x0, [sp, #328]
  407b20:	b	4081ec <ferror@plt+0x6f6c>
  407b24:	ldr	w0, [sp, #316]
  407b28:	cmp	w0, #0x0
  407b2c:	b.ge	407e38 <ferror@plt+0x6bb8>  // b.tcont
  407b30:	ldr	w0, [sp, #316]
  407b34:	neg	w0, w0
  407b38:	str	w0, [sp, #316]
  407b3c:	ldr	x0, [sp, #272]
  407b40:	str	x0, [sp, #336]
  407b44:	ldr	x0, [sp, #288]
  407b48:	cmp	x0, #0x0
  407b4c:	b.ne	407c7c <ferror@plt+0x69fc>  // b.any
  407b50:	ldr	x1, [sp, #384]
  407b54:	ldr	x0, [sp, #360]
  407b58:	orr	x0, x1, x0
  407b5c:	cmp	x0, #0x0
  407b60:	b.ne	407bb8 <ferror@plt+0x6938>  // b.any
  407b64:	ldr	x1, [sp, #272]
  407b68:	mov	x0, #0x7fff                	// #32767
  407b6c:	cmp	x1, x0
  407b70:	b.ne	407ba4 <ferror@plt+0x6924>  // b.any
  407b74:	ldr	x1, [sp, #392]
  407b78:	ldr	x0, [sp, #368]
  407b7c:	orr	x0, x1, x0
  407b80:	cmp	x0, #0x0
  407b84:	b.eq	407ba4 <ferror@plt+0x6924>  // b.none
  407b88:	ldr	x0, [sp, #392]
  407b8c:	and	x0, x0, #0x4000000000000
  407b90:	cmp	x0, #0x0
  407b94:	b.ne	407ba4 <ferror@plt+0x6924>  // b.any
  407b98:	ldr	w0, [sp, #356]
  407b9c:	orr	w0, w0, #0x1
  407ba0:	str	w0, [sp, #356]
  407ba4:	ldr	x0, [sp, #368]
  407ba8:	str	x0, [sp, #328]
  407bac:	ldr	x0, [sp, #392]
  407bb0:	str	x0, [sp, #320]
  407bb4:	b	408fb8 <ferror@plt+0x7d38>
  407bb8:	ldr	w0, [sp, #316]
  407bbc:	sub	w0, w0, #0x1
  407bc0:	str	w0, [sp, #316]
  407bc4:	ldr	w0, [sp, #316]
  407bc8:	cmp	w0, #0x0
  407bcc:	b.ne	407c18 <ferror@plt+0x6998>  // b.any
  407bd0:	ldr	x1, [sp, #368]
  407bd4:	ldr	x0, [sp, #360]
  407bd8:	add	x0, x1, x0
  407bdc:	str	x0, [sp, #176]
  407be0:	ldr	x1, [sp, #392]
  407be4:	ldr	x0, [sp, #384]
  407be8:	add	x1, x1, x0
  407bec:	ldr	x2, [sp, #176]
  407bf0:	ldr	x0, [sp, #368]
  407bf4:	cmp	x2, x0
  407bf8:	cset	w0, cc  // cc = lo, ul, last
  407bfc:	and	w0, w0, #0xff
  407c00:	and	x0, x0, #0xff
  407c04:	add	x0, x1, x0
  407c08:	str	x0, [sp, #320]
  407c0c:	ldr	x0, [sp, #176]
  407c10:	str	x0, [sp, #328]
  407c14:	b	4081ec <ferror@plt+0x6f6c>
  407c18:	ldr	x1, [sp, #272]
  407c1c:	mov	x0, #0x7fff                	// #32767
  407c20:	cmp	x1, x0
  407c24:	b.ne	407cf0 <ferror@plt+0x6a70>  // b.any
  407c28:	ldr	x1, [sp, #272]
  407c2c:	mov	x0, #0x7fff                	// #32767
  407c30:	cmp	x1, x0
  407c34:	b.ne	407c68 <ferror@plt+0x69e8>  // b.any
  407c38:	ldr	x1, [sp, #392]
  407c3c:	ldr	x0, [sp, #368]
  407c40:	orr	x0, x1, x0
  407c44:	cmp	x0, #0x0
  407c48:	b.eq	407c68 <ferror@plt+0x69e8>  // b.none
  407c4c:	ldr	x0, [sp, #392]
  407c50:	and	x0, x0, #0x4000000000000
  407c54:	cmp	x0, #0x0
  407c58:	b.ne	407c68 <ferror@plt+0x69e8>  // b.any
  407c5c:	ldr	w0, [sp, #356]
  407c60:	orr	w0, w0, #0x1
  407c64:	str	w0, [sp, #356]
  407c68:	ldr	x0, [sp, #368]
  407c6c:	str	x0, [sp, #328]
  407c70:	ldr	x0, [sp, #392]
  407c74:	str	x0, [sp, #320]
  407c78:	b	408fb8 <ferror@plt+0x7d38>
  407c7c:	ldr	x1, [sp, #272]
  407c80:	mov	x0, #0x7fff                	// #32767
  407c84:	cmp	x1, x0
  407c88:	b.ne	407ce0 <ferror@plt+0x6a60>  // b.any
  407c8c:	ldr	x1, [sp, #272]
  407c90:	mov	x0, #0x7fff                	// #32767
  407c94:	cmp	x1, x0
  407c98:	b.ne	407ccc <ferror@plt+0x6a4c>  // b.any
  407c9c:	ldr	x1, [sp, #392]
  407ca0:	ldr	x0, [sp, #368]
  407ca4:	orr	x0, x1, x0
  407ca8:	cmp	x0, #0x0
  407cac:	b.eq	407ccc <ferror@plt+0x6a4c>  // b.none
  407cb0:	ldr	x0, [sp, #392]
  407cb4:	and	x0, x0, #0x4000000000000
  407cb8:	cmp	x0, #0x0
  407cbc:	b.ne	407ccc <ferror@plt+0x6a4c>  // b.any
  407cc0:	ldr	w0, [sp, #356]
  407cc4:	orr	w0, w0, #0x1
  407cc8:	str	w0, [sp, #356]
  407ccc:	ldr	x0, [sp, #368]
  407cd0:	str	x0, [sp, #328]
  407cd4:	ldr	x0, [sp, #392]
  407cd8:	str	x0, [sp, #320]
  407cdc:	b	408fb8 <ferror@plt+0x7d38>
  407ce0:	ldr	x0, [sp, #384]
  407ce4:	orr	x0, x0, #0x8000000000000
  407ce8:	str	x0, [sp, #384]
  407cec:	b	407cf4 <ferror@plt+0x6a74>
  407cf0:	nop
  407cf4:	ldr	w0, [sp, #316]
  407cf8:	cmp	w0, #0x74
  407cfc:	b.gt	407dd0 <ferror@plt+0x6b50>
  407d00:	ldr	w0, [sp, #316]
  407d04:	cmp	w0, #0x3f
  407d08:	b.gt	407d70 <ferror@plt+0x6af0>
  407d0c:	mov	w1, #0x40                  	// #64
  407d10:	ldr	w0, [sp, #316]
  407d14:	sub	w0, w1, w0
  407d18:	ldr	x1, [sp, #384]
  407d1c:	lsl	x1, x1, x0
  407d20:	ldr	w0, [sp, #316]
  407d24:	ldr	x2, [sp, #360]
  407d28:	lsr	x0, x2, x0
  407d2c:	orr	x1, x1, x0
  407d30:	mov	w2, #0x40                  	// #64
  407d34:	ldr	w0, [sp, #316]
  407d38:	sub	w0, w2, w0
  407d3c:	ldr	x2, [sp, #360]
  407d40:	lsl	x0, x2, x0
  407d44:	cmp	x0, #0x0
  407d48:	cset	w0, ne  // ne = any
  407d4c:	and	w0, w0, #0xff
  407d50:	sxtw	x0, w0
  407d54:	orr	x0, x1, x0
  407d58:	str	x0, [sp, #360]
  407d5c:	ldr	w0, [sp, #316]
  407d60:	ldr	x1, [sp, #384]
  407d64:	lsr	x0, x1, x0
  407d68:	str	x0, [sp, #384]
  407d6c:	b	407df0 <ferror@plt+0x6b70>
  407d70:	ldr	w0, [sp, #316]
  407d74:	sub	w0, w0, #0x40
  407d78:	ldr	x1, [sp, #384]
  407d7c:	lsr	x1, x1, x0
  407d80:	ldr	w0, [sp, #316]
  407d84:	cmp	w0, #0x40
  407d88:	b.eq	407da4 <ferror@plt+0x6b24>  // b.none
  407d8c:	mov	w2, #0x80                  	// #128
  407d90:	ldr	w0, [sp, #316]
  407d94:	sub	w0, w2, w0
  407d98:	ldr	x2, [sp, #384]
  407d9c:	lsl	x0, x2, x0
  407da0:	b	407da8 <ferror@plt+0x6b28>
  407da4:	mov	x0, #0x0                   	// #0
  407da8:	ldr	x2, [sp, #360]
  407dac:	orr	x0, x0, x2
  407db0:	cmp	x0, #0x0
  407db4:	cset	w0, ne  // ne = any
  407db8:	and	w0, w0, #0xff
  407dbc:	and	x0, x0, #0xff
  407dc0:	orr	x0, x1, x0
  407dc4:	str	x0, [sp, #360]
  407dc8:	str	xzr, [sp, #384]
  407dcc:	b	407df0 <ferror@plt+0x6b70>
  407dd0:	ldr	x1, [sp, #384]
  407dd4:	ldr	x0, [sp, #360]
  407dd8:	orr	x0, x1, x0
  407ddc:	cmp	x0, #0x0
  407de0:	b.eq	407df0 <ferror@plt+0x6b70>  // b.none
  407de4:	mov	x0, #0x1                   	// #1
  407de8:	str	x0, [sp, #360]
  407dec:	str	xzr, [sp, #384]
  407df0:	ldr	x1, [sp, #368]
  407df4:	ldr	x0, [sp, #360]
  407df8:	add	x0, x1, x0
  407dfc:	str	x0, [sp, #168]
  407e00:	ldr	x1, [sp, #392]
  407e04:	ldr	x0, [sp, #384]
  407e08:	add	x1, x1, x0
  407e0c:	ldr	x2, [sp, #168]
  407e10:	ldr	x0, [sp, #368]
  407e14:	cmp	x2, x0
  407e18:	cset	w0, cc  // cc = lo, ul, last
  407e1c:	and	w0, w0, #0xff
  407e20:	and	x0, x0, #0xff
  407e24:	add	x0, x1, x0
  407e28:	str	x0, [sp, #320]
  407e2c:	ldr	x0, [sp, #168]
  407e30:	str	x0, [sp, #328]
  407e34:	b	4081ec <ferror@plt+0x6f6c>
  407e38:	ldr	x0, [sp, #288]
  407e3c:	add	x0, x0, #0x1
  407e40:	and	x0, x0, #0x7ffe
  407e44:	cmp	x0, #0x0
  407e48:	b.ne	4080cc <ferror@plt+0x6e4c>  // b.any
  407e4c:	ldr	x0, [sp, #288]
  407e50:	cmp	x0, #0x0
  407e54:	b.ne	407f28 <ferror@plt+0x6ca8>  // b.any
  407e58:	str	xzr, [sp, #336]
  407e5c:	ldr	x1, [sp, #384]
  407e60:	ldr	x0, [sp, #360]
  407e64:	orr	x0, x1, x0
  407e68:	cmp	x0, #0x0
  407e6c:	b.ne	407e94 <ferror@plt+0x6c14>  // b.any
  407e70:	ldr	x1, [sp, #392]
  407e74:	ldr	x0, [sp, #368]
  407e78:	orr	x0, x1, x0
  407e7c:	cmp	x0, #0x0
  407e80:	ldr	x0, [sp, #368]
  407e84:	str	x0, [sp, #328]
  407e88:	ldr	x0, [sp, #392]
  407e8c:	str	x0, [sp, #320]
  407e90:	b	408fb8 <ferror@plt+0x7d38>
  407e94:	ldr	x1, [sp, #392]
  407e98:	ldr	x0, [sp, #368]
  407e9c:	orr	x0, x1, x0
  407ea0:	cmp	x0, #0x0
  407ea4:	b.ne	407ebc <ferror@plt+0x6c3c>  // b.any
  407ea8:	ldr	x0, [sp, #360]
  407eac:	str	x0, [sp, #328]
  407eb0:	ldr	x0, [sp, #384]
  407eb4:	str	x0, [sp, #320]
  407eb8:	b	408fb8 <ferror@plt+0x7d38>
  407ebc:	ldr	x1, [sp, #360]
  407ec0:	ldr	x0, [sp, #368]
  407ec4:	add	x0, x1, x0
  407ec8:	str	x0, [sp, #184]
  407ecc:	ldr	x1, [sp, #384]
  407ed0:	ldr	x0, [sp, #392]
  407ed4:	add	x1, x1, x0
  407ed8:	ldr	x2, [sp, #184]
  407edc:	ldr	x0, [sp, #360]
  407ee0:	cmp	x2, x0
  407ee4:	cset	w0, cc  // cc = lo, ul, last
  407ee8:	and	w0, w0, #0xff
  407eec:	and	x0, x0, #0xff
  407ef0:	add	x0, x1, x0
  407ef4:	str	x0, [sp, #320]
  407ef8:	ldr	x0, [sp, #184]
  407efc:	str	x0, [sp, #328]
  407f00:	ldr	x0, [sp, #320]
  407f04:	and	x0, x0, #0x8000000000000
  407f08:	cmp	x0, #0x0
  407f0c:	b.eq	408f94 <ferror@plt+0x7d14>  // b.none
  407f10:	ldr	x0, [sp, #320]
  407f14:	and	x0, x0, #0xfff7ffffffffffff
  407f18:	str	x0, [sp, #320]
  407f1c:	mov	x0, #0x1                   	// #1
  407f20:	str	x0, [sp, #336]
  407f24:	b	408f94 <ferror@plt+0x7d14>
  407f28:	ldr	x1, [sp, #288]
  407f2c:	mov	x0, #0x7fff                	// #32767
  407f30:	cmp	x1, x0
  407f34:	b.ne	407f68 <ferror@plt+0x6ce8>  // b.any
  407f38:	ldr	x1, [sp, #384]
  407f3c:	ldr	x0, [sp, #360]
  407f40:	orr	x0, x1, x0
  407f44:	cmp	x0, #0x0
  407f48:	b.eq	407f68 <ferror@plt+0x6ce8>  // b.none
  407f4c:	ldr	x0, [sp, #384]
  407f50:	and	x0, x0, #0x4000000000000
  407f54:	cmp	x0, #0x0
  407f58:	b.ne	407f68 <ferror@plt+0x6ce8>  // b.any
  407f5c:	ldr	w0, [sp, #356]
  407f60:	orr	w0, w0, #0x1
  407f64:	str	w0, [sp, #356]
  407f68:	ldr	x1, [sp, #272]
  407f6c:	mov	x0, #0x7fff                	// #32767
  407f70:	cmp	x1, x0
  407f74:	b.ne	407fa8 <ferror@plt+0x6d28>  // b.any
  407f78:	ldr	x1, [sp, #392]
  407f7c:	ldr	x0, [sp, #368]
  407f80:	orr	x0, x1, x0
  407f84:	cmp	x0, #0x0
  407f88:	b.eq	407fa8 <ferror@plt+0x6d28>  // b.none
  407f8c:	ldr	x0, [sp, #392]
  407f90:	and	x0, x0, #0x4000000000000
  407f94:	cmp	x0, #0x0
  407f98:	b.ne	407fa8 <ferror@plt+0x6d28>  // b.any
  407f9c:	ldr	w0, [sp, #356]
  407fa0:	orr	w0, w0, #0x1
  407fa4:	str	w0, [sp, #356]
  407fa8:	mov	x0, #0x7fff                	// #32767
  407fac:	str	x0, [sp, #336]
  407fb0:	ldr	x1, [sp, #384]
  407fb4:	ldr	x0, [sp, #360]
  407fb8:	orr	x0, x1, x0
  407fbc:	cmp	x0, #0x0
  407fc0:	b.ne	407fd8 <ferror@plt+0x6d58>  // b.any
  407fc4:	ldr	x0, [sp, #368]
  407fc8:	str	x0, [sp, #328]
  407fcc:	ldr	x0, [sp, #392]
  407fd0:	str	x0, [sp, #320]
  407fd4:	b	408fb8 <ferror@plt+0x7d38>
  407fd8:	ldr	x1, [sp, #392]
  407fdc:	ldr	x0, [sp, #368]
  407fe0:	orr	x0, x1, x0
  407fe4:	cmp	x0, #0x0
  407fe8:	b.ne	408000 <ferror@plt+0x6d80>  // b.any
  407fec:	ldr	x0, [sp, #360]
  407ff0:	str	x0, [sp, #328]
  407ff4:	ldr	x0, [sp, #384]
  407ff8:	str	x0, [sp, #320]
  407ffc:	b	408fb8 <ferror@plt+0x7d38>
  408000:	ldr	x0, [sp, #360]
  408004:	lsr	x1, x0, #3
  408008:	ldr	x0, [sp, #384]
  40800c:	lsl	x0, x0, #61
  408010:	orr	x0, x1, x0
  408014:	str	x0, [sp, #360]
  408018:	ldr	x0, [sp, #384]
  40801c:	lsr	x0, x0, #3
  408020:	str	x0, [sp, #384]
  408024:	ldr	x0, [sp, #368]
  408028:	lsr	x1, x0, #3
  40802c:	ldr	x0, [sp, #392]
  408030:	lsl	x0, x0, #61
  408034:	orr	x0, x1, x0
  408038:	str	x0, [sp, #368]
  40803c:	ldr	x0, [sp, #392]
  408040:	lsr	x0, x0, #3
  408044:	str	x0, [sp, #392]
  408048:	ldr	x0, [sp, #384]
  40804c:	and	x0, x0, #0x800000000000
  408050:	cmp	x0, #0x0
  408054:	b.eq	408084 <ferror@plt+0x6e04>  // b.none
  408058:	ldr	x0, [sp, #392]
  40805c:	and	x0, x0, #0x800000000000
  408060:	cmp	x0, #0x0
  408064:	b.ne	408084 <ferror@plt+0x6e04>  // b.any
  408068:	ldr	x0, [sp, #376]
  40806c:	str	x0, [sp, #344]
  408070:	ldr	x0, [sp, #368]
  408074:	str	x0, [sp, #328]
  408078:	ldr	x0, [sp, #392]
  40807c:	str	x0, [sp, #320]
  408080:	b	40809c <ferror@plt+0x6e1c>
  408084:	ldr	x0, [sp, #280]
  408088:	str	x0, [sp, #344]
  40808c:	ldr	x0, [sp, #360]
  408090:	str	x0, [sp, #328]
  408094:	ldr	x0, [sp, #384]
  408098:	str	x0, [sp, #320]
  40809c:	mov	x0, #0x3                   	// #3
  4080a0:	str	x0, [sp, #248]
  4080a4:	ldr	x0, [sp, #320]
  4080a8:	lsl	x1, x0, #3
  4080ac:	ldr	x0, [sp, #328]
  4080b0:	lsr	x0, x0, #61
  4080b4:	orr	x0, x1, x0
  4080b8:	str	x0, [sp, #320]
  4080bc:	ldr	x0, [sp, #328]
  4080c0:	lsl	x0, x0, #3
  4080c4:	str	x0, [sp, #328]
  4080c8:	b	408fb8 <ferror@plt+0x7d38>
  4080cc:	ldr	x1, [sp, #360]
  4080d0:	ldr	x0, [sp, #368]
  4080d4:	add	x0, x1, x0
  4080d8:	str	x0, [sp, #192]
  4080dc:	ldr	x1, [sp, #384]
  4080e0:	ldr	x0, [sp, #392]
  4080e4:	add	x1, x1, x0
  4080e8:	ldr	x2, [sp, #192]
  4080ec:	ldr	x0, [sp, #360]
  4080f0:	cmp	x2, x0
  4080f4:	cset	w0, cc  // cc = lo, ul, last
  4080f8:	and	w0, w0, #0xff
  4080fc:	and	x0, x0, #0xff
  408100:	add	x0, x1, x0
  408104:	str	x0, [sp, #320]
  408108:	ldr	x0, [sp, #192]
  40810c:	str	x0, [sp, #328]
  408110:	ldr	x0, [sp, #288]
  408114:	add	x0, x0, #0x1
  408118:	str	x0, [sp, #336]
  40811c:	ldr	x0, [sp, #320]
  408120:	lsl	x1, x0, #63
  408124:	ldr	x0, [sp, #328]
  408128:	lsr	x0, x0, #1
  40812c:	orr	x1, x1, x0
  408130:	ldr	x0, [sp, #328]
  408134:	and	x0, x0, #0x1
  408138:	orr	x0, x1, x0
  40813c:	str	x0, [sp, #328]
  408140:	ldr	x0, [sp, #320]
  408144:	lsr	x0, x0, #1
  408148:	str	x0, [sp, #320]
  40814c:	ldr	x1, [sp, #336]
  408150:	mov	x0, #0x7fff                	// #32767
  408154:	cmp	x1, x0
  408158:	b.ne	408f9c <ferror@plt+0x7d1c>  // b.any
  40815c:	ldr	x0, [sp, #296]
  408160:	and	x0, x0, #0xc00000
  408164:	cmp	x0, #0x0
  408168:	b.eq	4081a4 <ferror@plt+0x6f24>  // b.none
  40816c:	ldr	x0, [sp, #296]
  408170:	and	x0, x0, #0xc00000
  408174:	cmp	x0, #0x400, lsl #12
  408178:	b.ne	408188 <ferror@plt+0x6f08>  // b.any
  40817c:	ldr	x0, [sp, #344]
  408180:	cmp	x0, #0x0
  408184:	b.eq	4081a4 <ferror@plt+0x6f24>  // b.none
  408188:	ldr	x0, [sp, #296]
  40818c:	and	x0, x0, #0xc00000
  408190:	cmp	x0, #0x800, lsl #12
  408194:	b.ne	4081b8 <ferror@plt+0x6f38>  // b.any
  408198:	ldr	x0, [sp, #344]
  40819c:	cmp	x0, #0x0
  4081a0:	b.eq	4081b8 <ferror@plt+0x6f38>  // b.none
  4081a4:	mov	x0, #0x7fff                	// #32767
  4081a8:	str	x0, [sp, #336]
  4081ac:	str	xzr, [sp, #328]
  4081b0:	str	xzr, [sp, #320]
  4081b4:	b	4081d0 <ferror@plt+0x6f50>
  4081b8:	mov	x0, #0x7ffe                	// #32766
  4081bc:	str	x0, [sp, #336]
  4081c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4081c4:	str	x0, [sp, #328]
  4081c8:	mov	x0, #0xffffffffffffffff    	// #-1
  4081cc:	str	x0, [sp, #320]
  4081d0:	ldr	w0, [sp, #356]
  4081d4:	orr	w0, w0, #0x10
  4081d8:	str	w0, [sp, #356]
  4081dc:	ldr	w0, [sp, #356]
  4081e0:	orr	w0, w0, #0x4
  4081e4:	str	w0, [sp, #356]
  4081e8:	b	408f9c <ferror@plt+0x7d1c>
  4081ec:	ldr	x0, [sp, #320]
  4081f0:	and	x0, x0, #0x8000000000000
  4081f4:	cmp	x0, #0x0
  4081f8:	b.eq	408fa4 <ferror@plt+0x7d24>  // b.none
  4081fc:	ldr	x0, [sp, #320]
  408200:	and	x0, x0, #0xfff7ffffffffffff
  408204:	str	x0, [sp, #320]
  408208:	ldr	x0, [sp, #336]
  40820c:	add	x0, x0, #0x1
  408210:	str	x0, [sp, #336]
  408214:	ldr	x0, [sp, #320]
  408218:	lsl	x1, x0, #63
  40821c:	ldr	x0, [sp, #328]
  408220:	lsr	x0, x0, #1
  408224:	orr	x1, x1, x0
  408228:	ldr	x0, [sp, #328]
  40822c:	and	x0, x0, #0x1
  408230:	orr	x0, x1, x0
  408234:	str	x0, [sp, #328]
  408238:	ldr	x0, [sp, #320]
  40823c:	lsr	x0, x0, #1
  408240:	str	x0, [sp, #320]
  408244:	ldr	x1, [sp, #336]
  408248:	mov	x0, #0x7fff                	// #32767
  40824c:	cmp	x1, x0
  408250:	b.ne	408fa4 <ferror@plt+0x7d24>  // b.any
  408254:	ldr	x0, [sp, #296]
  408258:	and	x0, x0, #0xc00000
  40825c:	cmp	x0, #0x0
  408260:	b.eq	40829c <ferror@plt+0x701c>  // b.none
  408264:	ldr	x0, [sp, #296]
  408268:	and	x0, x0, #0xc00000
  40826c:	cmp	x0, #0x400, lsl #12
  408270:	b.ne	408280 <ferror@plt+0x7000>  // b.any
  408274:	ldr	x0, [sp, #344]
  408278:	cmp	x0, #0x0
  40827c:	b.eq	40829c <ferror@plt+0x701c>  // b.none
  408280:	ldr	x0, [sp, #296]
  408284:	and	x0, x0, #0xc00000
  408288:	cmp	x0, #0x800, lsl #12
  40828c:	b.ne	4082b0 <ferror@plt+0x7030>  // b.any
  408290:	ldr	x0, [sp, #344]
  408294:	cmp	x0, #0x0
  408298:	b.eq	4082b0 <ferror@plt+0x7030>  // b.none
  40829c:	mov	x0, #0x7fff                	// #32767
  4082a0:	str	x0, [sp, #336]
  4082a4:	str	xzr, [sp, #328]
  4082a8:	str	xzr, [sp, #320]
  4082ac:	b	4082c8 <ferror@plt+0x7048>
  4082b0:	mov	x0, #0x7ffe                	// #32766
  4082b4:	str	x0, [sp, #336]
  4082b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4082bc:	str	x0, [sp, #328]
  4082c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4082c4:	str	x0, [sp, #320]
  4082c8:	ldr	w0, [sp, #356]
  4082cc:	orr	w0, w0, #0x10
  4082d0:	str	w0, [sp, #356]
  4082d4:	ldr	w0, [sp, #356]
  4082d8:	orr	w0, w0, #0x4
  4082dc:	str	w0, [sp, #356]
  4082e0:	b	408fb8 <ferror@plt+0x7d38>
  4082e4:	ldr	x0, [sp, #288]
  4082e8:	mov	w1, w0
  4082ec:	ldr	x0, [sp, #272]
  4082f0:	sub	w0, w1, w0
  4082f4:	str	w0, [sp, #312]
  4082f8:	ldr	w0, [sp, #312]
  4082fc:	cmp	w0, #0x0
  408300:	b.le	408608 <ferror@plt+0x7388>
  408304:	ldr	x0, [sp, #288]
  408308:	str	x0, [sp, #336]
  40830c:	ldr	x0, [sp, #280]
  408310:	str	x0, [sp, #344]
  408314:	ldr	x0, [sp, #272]
  408318:	cmp	x0, #0x0
  40831c:	b.ne	40844c <ferror@plt+0x71cc>  // b.any
  408320:	ldr	x1, [sp, #392]
  408324:	ldr	x0, [sp, #368]
  408328:	orr	x0, x1, x0
  40832c:	cmp	x0, #0x0
  408330:	b.ne	408388 <ferror@plt+0x7108>  // b.any
  408334:	ldr	x1, [sp, #288]
  408338:	mov	x0, #0x7fff                	// #32767
  40833c:	cmp	x1, x0
  408340:	b.ne	408374 <ferror@plt+0x70f4>  // b.any
  408344:	ldr	x1, [sp, #384]
  408348:	ldr	x0, [sp, #360]
  40834c:	orr	x0, x1, x0
  408350:	cmp	x0, #0x0
  408354:	b.eq	408374 <ferror@plt+0x70f4>  // b.none
  408358:	ldr	x0, [sp, #384]
  40835c:	and	x0, x0, #0x4000000000000
  408360:	cmp	x0, #0x0
  408364:	b.ne	408374 <ferror@plt+0x70f4>  // b.any
  408368:	ldr	w0, [sp, #356]
  40836c:	orr	w0, w0, #0x1
  408370:	str	w0, [sp, #356]
  408374:	ldr	x0, [sp, #360]
  408378:	str	x0, [sp, #328]
  40837c:	ldr	x0, [sp, #384]
  408380:	str	x0, [sp, #320]
  408384:	b	408fb8 <ferror@plt+0x7d38>
  408388:	ldr	w0, [sp, #312]
  40838c:	sub	w0, w0, #0x1
  408390:	str	w0, [sp, #312]
  408394:	ldr	w0, [sp, #312]
  408398:	cmp	w0, #0x0
  40839c:	b.ne	4083e8 <ferror@plt+0x7168>  // b.any
  4083a0:	ldr	x1, [sp, #360]
  4083a4:	ldr	x0, [sp, #368]
  4083a8:	sub	x0, x1, x0
  4083ac:	str	x0, [sp, #208]
  4083b0:	ldr	x1, [sp, #384]
  4083b4:	ldr	x0, [sp, #392]
  4083b8:	sub	x1, x1, x0
  4083bc:	ldr	x2, [sp, #208]
  4083c0:	ldr	x0, [sp, #360]
  4083c4:	cmp	x2, x0
  4083c8:	cset	w0, hi  // hi = pmore
  4083cc:	and	w0, w0, #0xff
  4083d0:	and	x0, x0, #0xff
  4083d4:	sub	x0, x1, x0
  4083d8:	str	x0, [sp, #320]
  4083dc:	ldr	x0, [sp, #208]
  4083e0:	str	x0, [sp, #328]
  4083e4:	b	408db8 <ferror@plt+0x7b38>
  4083e8:	ldr	x1, [sp, #288]
  4083ec:	mov	x0, #0x7fff                	// #32767
  4083f0:	cmp	x1, x0
  4083f4:	b.ne	4084c0 <ferror@plt+0x7240>  // b.any
  4083f8:	ldr	x1, [sp, #288]
  4083fc:	mov	x0, #0x7fff                	// #32767
  408400:	cmp	x1, x0
  408404:	b.ne	408438 <ferror@plt+0x71b8>  // b.any
  408408:	ldr	x1, [sp, #384]
  40840c:	ldr	x0, [sp, #360]
  408410:	orr	x0, x1, x0
  408414:	cmp	x0, #0x0
  408418:	b.eq	408438 <ferror@plt+0x71b8>  // b.none
  40841c:	ldr	x0, [sp, #384]
  408420:	and	x0, x0, #0x4000000000000
  408424:	cmp	x0, #0x0
  408428:	b.ne	408438 <ferror@plt+0x71b8>  // b.any
  40842c:	ldr	w0, [sp, #356]
  408430:	orr	w0, w0, #0x1
  408434:	str	w0, [sp, #356]
  408438:	ldr	x0, [sp, #360]
  40843c:	str	x0, [sp, #328]
  408440:	ldr	x0, [sp, #384]
  408444:	str	x0, [sp, #320]
  408448:	b	408fb8 <ferror@plt+0x7d38>
  40844c:	ldr	x1, [sp, #288]
  408450:	mov	x0, #0x7fff                	// #32767
  408454:	cmp	x1, x0
  408458:	b.ne	4084b0 <ferror@plt+0x7230>  // b.any
  40845c:	ldr	x1, [sp, #288]
  408460:	mov	x0, #0x7fff                	// #32767
  408464:	cmp	x1, x0
  408468:	b.ne	40849c <ferror@plt+0x721c>  // b.any
  40846c:	ldr	x1, [sp, #384]
  408470:	ldr	x0, [sp, #360]
  408474:	orr	x0, x1, x0
  408478:	cmp	x0, #0x0
  40847c:	b.eq	40849c <ferror@plt+0x721c>  // b.none
  408480:	ldr	x0, [sp, #384]
  408484:	and	x0, x0, #0x4000000000000
  408488:	cmp	x0, #0x0
  40848c:	b.ne	40849c <ferror@plt+0x721c>  // b.any
  408490:	ldr	w0, [sp, #356]
  408494:	orr	w0, w0, #0x1
  408498:	str	w0, [sp, #356]
  40849c:	ldr	x0, [sp, #360]
  4084a0:	str	x0, [sp, #328]
  4084a4:	ldr	x0, [sp, #384]
  4084a8:	str	x0, [sp, #320]
  4084ac:	b	408fb8 <ferror@plt+0x7d38>
  4084b0:	ldr	x0, [sp, #392]
  4084b4:	orr	x0, x0, #0x8000000000000
  4084b8:	str	x0, [sp, #392]
  4084bc:	b	4084c4 <ferror@plt+0x7244>
  4084c0:	nop
  4084c4:	ldr	w0, [sp, #312]
  4084c8:	cmp	w0, #0x74
  4084cc:	b.gt	4085a0 <ferror@plt+0x7320>
  4084d0:	ldr	w0, [sp, #312]
  4084d4:	cmp	w0, #0x3f
  4084d8:	b.gt	408540 <ferror@plt+0x72c0>
  4084dc:	mov	w1, #0x40                  	// #64
  4084e0:	ldr	w0, [sp, #312]
  4084e4:	sub	w0, w1, w0
  4084e8:	ldr	x1, [sp, #392]
  4084ec:	lsl	x1, x1, x0
  4084f0:	ldr	w0, [sp, #312]
  4084f4:	ldr	x2, [sp, #368]
  4084f8:	lsr	x0, x2, x0
  4084fc:	orr	x1, x1, x0
  408500:	mov	w2, #0x40                  	// #64
  408504:	ldr	w0, [sp, #312]
  408508:	sub	w0, w2, w0
  40850c:	ldr	x2, [sp, #368]
  408510:	lsl	x0, x2, x0
  408514:	cmp	x0, #0x0
  408518:	cset	w0, ne  // ne = any
  40851c:	and	w0, w0, #0xff
  408520:	sxtw	x0, w0
  408524:	orr	x0, x1, x0
  408528:	str	x0, [sp, #368]
  40852c:	ldr	w0, [sp, #312]
  408530:	ldr	x1, [sp, #392]
  408534:	lsr	x0, x1, x0
  408538:	str	x0, [sp, #392]
  40853c:	b	4085c0 <ferror@plt+0x7340>
  408540:	ldr	w0, [sp, #312]
  408544:	sub	w0, w0, #0x40
  408548:	ldr	x1, [sp, #392]
  40854c:	lsr	x1, x1, x0
  408550:	ldr	w0, [sp, #312]
  408554:	cmp	w0, #0x40
  408558:	b.eq	408574 <ferror@plt+0x72f4>  // b.none
  40855c:	mov	w2, #0x80                  	// #128
  408560:	ldr	w0, [sp, #312]
  408564:	sub	w0, w2, w0
  408568:	ldr	x2, [sp, #392]
  40856c:	lsl	x0, x2, x0
  408570:	b	408578 <ferror@plt+0x72f8>
  408574:	mov	x0, #0x0                   	// #0
  408578:	ldr	x2, [sp, #368]
  40857c:	orr	x0, x0, x2
  408580:	cmp	x0, #0x0
  408584:	cset	w0, ne  // ne = any
  408588:	and	w0, w0, #0xff
  40858c:	and	x0, x0, #0xff
  408590:	orr	x0, x1, x0
  408594:	str	x0, [sp, #368]
  408598:	str	xzr, [sp, #392]
  40859c:	b	4085c0 <ferror@plt+0x7340>
  4085a0:	ldr	x1, [sp, #392]
  4085a4:	ldr	x0, [sp, #368]
  4085a8:	orr	x0, x1, x0
  4085ac:	cmp	x0, #0x0
  4085b0:	b.eq	4085c0 <ferror@plt+0x7340>  // b.none
  4085b4:	mov	x0, #0x1                   	// #1
  4085b8:	str	x0, [sp, #368]
  4085bc:	str	xzr, [sp, #392]
  4085c0:	ldr	x1, [sp, #360]
  4085c4:	ldr	x0, [sp, #368]
  4085c8:	sub	x0, x1, x0
  4085cc:	str	x0, [sp, #200]
  4085d0:	ldr	x1, [sp, #384]
  4085d4:	ldr	x0, [sp, #392]
  4085d8:	sub	x1, x1, x0
  4085dc:	ldr	x2, [sp, #200]
  4085e0:	ldr	x0, [sp, #360]
  4085e4:	cmp	x2, x0
  4085e8:	cset	w0, hi  // hi = pmore
  4085ec:	and	w0, w0, #0xff
  4085f0:	and	x0, x0, #0xff
  4085f4:	sub	x0, x1, x0
  4085f8:	str	x0, [sp, #320]
  4085fc:	ldr	x0, [sp, #200]
  408600:	str	x0, [sp, #328]
  408604:	b	408db8 <ferror@plt+0x7b38>
  408608:	ldr	w0, [sp, #312]
  40860c:	cmp	w0, #0x0
  408610:	b.ge	408924 <ferror@plt+0x76a4>  // b.tcont
  408614:	ldr	w0, [sp, #312]
  408618:	neg	w0, w0
  40861c:	str	w0, [sp, #312]
  408620:	ldr	x0, [sp, #272]
  408624:	str	x0, [sp, #336]
  408628:	ldr	x0, [sp, #376]
  40862c:	str	x0, [sp, #344]
  408630:	ldr	x0, [sp, #288]
  408634:	cmp	x0, #0x0
  408638:	b.ne	408768 <ferror@plt+0x74e8>  // b.any
  40863c:	ldr	x1, [sp, #384]
  408640:	ldr	x0, [sp, #360]
  408644:	orr	x0, x1, x0
  408648:	cmp	x0, #0x0
  40864c:	b.ne	4086a4 <ferror@plt+0x7424>  // b.any
  408650:	ldr	x1, [sp, #272]
  408654:	mov	x0, #0x7fff                	// #32767
  408658:	cmp	x1, x0
  40865c:	b.ne	408690 <ferror@plt+0x7410>  // b.any
  408660:	ldr	x1, [sp, #392]
  408664:	ldr	x0, [sp, #368]
  408668:	orr	x0, x1, x0
  40866c:	cmp	x0, #0x0
  408670:	b.eq	408690 <ferror@plt+0x7410>  // b.none
  408674:	ldr	x0, [sp, #392]
  408678:	and	x0, x0, #0x4000000000000
  40867c:	cmp	x0, #0x0
  408680:	b.ne	408690 <ferror@plt+0x7410>  // b.any
  408684:	ldr	w0, [sp, #356]
  408688:	orr	w0, w0, #0x1
  40868c:	str	w0, [sp, #356]
  408690:	ldr	x0, [sp, #368]
  408694:	str	x0, [sp, #328]
  408698:	ldr	x0, [sp, #392]
  40869c:	str	x0, [sp, #320]
  4086a0:	b	408fb8 <ferror@plt+0x7d38>
  4086a4:	ldr	w0, [sp, #312]
  4086a8:	sub	w0, w0, #0x1
  4086ac:	str	w0, [sp, #312]
  4086b0:	ldr	w0, [sp, #312]
  4086b4:	cmp	w0, #0x0
  4086b8:	b.ne	408704 <ferror@plt+0x7484>  // b.any
  4086bc:	ldr	x1, [sp, #368]
  4086c0:	ldr	x0, [sp, #360]
  4086c4:	sub	x0, x1, x0
  4086c8:	str	x0, [sp, #224]
  4086cc:	ldr	x1, [sp, #392]
  4086d0:	ldr	x0, [sp, #384]
  4086d4:	sub	x1, x1, x0
  4086d8:	ldr	x2, [sp, #224]
  4086dc:	ldr	x0, [sp, #368]
  4086e0:	cmp	x2, x0
  4086e4:	cset	w0, hi  // hi = pmore
  4086e8:	and	w0, w0, #0xff
  4086ec:	and	x0, x0, #0xff
  4086f0:	sub	x0, x1, x0
  4086f4:	str	x0, [sp, #320]
  4086f8:	ldr	x0, [sp, #224]
  4086fc:	str	x0, [sp, #328]
  408700:	b	408db8 <ferror@plt+0x7b38>
  408704:	ldr	x1, [sp, #272]
  408708:	mov	x0, #0x7fff                	// #32767
  40870c:	cmp	x1, x0
  408710:	b.ne	4087dc <ferror@plt+0x755c>  // b.any
  408714:	ldr	x1, [sp, #272]
  408718:	mov	x0, #0x7fff                	// #32767
  40871c:	cmp	x1, x0
  408720:	b.ne	408754 <ferror@plt+0x74d4>  // b.any
  408724:	ldr	x1, [sp, #392]
  408728:	ldr	x0, [sp, #368]
  40872c:	orr	x0, x1, x0
  408730:	cmp	x0, #0x0
  408734:	b.eq	408754 <ferror@plt+0x74d4>  // b.none
  408738:	ldr	x0, [sp, #392]
  40873c:	and	x0, x0, #0x4000000000000
  408740:	cmp	x0, #0x0
  408744:	b.ne	408754 <ferror@plt+0x74d4>  // b.any
  408748:	ldr	w0, [sp, #356]
  40874c:	orr	w0, w0, #0x1
  408750:	str	w0, [sp, #356]
  408754:	ldr	x0, [sp, #368]
  408758:	str	x0, [sp, #328]
  40875c:	ldr	x0, [sp, #392]
  408760:	str	x0, [sp, #320]
  408764:	b	408fb8 <ferror@plt+0x7d38>
  408768:	ldr	x1, [sp, #272]
  40876c:	mov	x0, #0x7fff                	// #32767
  408770:	cmp	x1, x0
  408774:	b.ne	4087cc <ferror@plt+0x754c>  // b.any
  408778:	ldr	x1, [sp, #272]
  40877c:	mov	x0, #0x7fff                	// #32767
  408780:	cmp	x1, x0
  408784:	b.ne	4087b8 <ferror@plt+0x7538>  // b.any
  408788:	ldr	x1, [sp, #392]
  40878c:	ldr	x0, [sp, #368]
  408790:	orr	x0, x1, x0
  408794:	cmp	x0, #0x0
  408798:	b.eq	4087b8 <ferror@plt+0x7538>  // b.none
  40879c:	ldr	x0, [sp, #392]
  4087a0:	and	x0, x0, #0x4000000000000
  4087a4:	cmp	x0, #0x0
  4087a8:	b.ne	4087b8 <ferror@plt+0x7538>  // b.any
  4087ac:	ldr	w0, [sp, #356]
  4087b0:	orr	w0, w0, #0x1
  4087b4:	str	w0, [sp, #356]
  4087b8:	ldr	x0, [sp, #368]
  4087bc:	str	x0, [sp, #328]
  4087c0:	ldr	x0, [sp, #392]
  4087c4:	str	x0, [sp, #320]
  4087c8:	b	408fb8 <ferror@plt+0x7d38>
  4087cc:	ldr	x0, [sp, #384]
  4087d0:	orr	x0, x0, #0x8000000000000
  4087d4:	str	x0, [sp, #384]
  4087d8:	b	4087e0 <ferror@plt+0x7560>
  4087dc:	nop
  4087e0:	ldr	w0, [sp, #312]
  4087e4:	cmp	w0, #0x74
  4087e8:	b.gt	4088bc <ferror@plt+0x763c>
  4087ec:	ldr	w0, [sp, #312]
  4087f0:	cmp	w0, #0x3f
  4087f4:	b.gt	40885c <ferror@plt+0x75dc>
  4087f8:	mov	w1, #0x40                  	// #64
  4087fc:	ldr	w0, [sp, #312]
  408800:	sub	w0, w1, w0
  408804:	ldr	x1, [sp, #384]
  408808:	lsl	x1, x1, x0
  40880c:	ldr	w0, [sp, #312]
  408810:	ldr	x2, [sp, #360]
  408814:	lsr	x0, x2, x0
  408818:	orr	x1, x1, x0
  40881c:	mov	w2, #0x40                  	// #64
  408820:	ldr	w0, [sp, #312]
  408824:	sub	w0, w2, w0
  408828:	ldr	x2, [sp, #360]
  40882c:	lsl	x0, x2, x0
  408830:	cmp	x0, #0x0
  408834:	cset	w0, ne  // ne = any
  408838:	and	w0, w0, #0xff
  40883c:	sxtw	x0, w0
  408840:	orr	x0, x1, x0
  408844:	str	x0, [sp, #360]
  408848:	ldr	w0, [sp, #312]
  40884c:	ldr	x1, [sp, #384]
  408850:	lsr	x0, x1, x0
  408854:	str	x0, [sp, #384]
  408858:	b	4088dc <ferror@plt+0x765c>
  40885c:	ldr	w0, [sp, #312]
  408860:	sub	w0, w0, #0x40
  408864:	ldr	x1, [sp, #384]
  408868:	lsr	x1, x1, x0
  40886c:	ldr	w0, [sp, #312]
  408870:	cmp	w0, #0x40
  408874:	b.eq	408890 <ferror@plt+0x7610>  // b.none
  408878:	mov	w2, #0x80                  	// #128
  40887c:	ldr	w0, [sp, #312]
  408880:	sub	w0, w2, w0
  408884:	ldr	x2, [sp, #384]
  408888:	lsl	x0, x2, x0
  40888c:	b	408894 <ferror@plt+0x7614>
  408890:	mov	x0, #0x0                   	// #0
  408894:	ldr	x2, [sp, #360]
  408898:	orr	x0, x0, x2
  40889c:	cmp	x0, #0x0
  4088a0:	cset	w0, ne  // ne = any
  4088a4:	and	w0, w0, #0xff
  4088a8:	and	x0, x0, #0xff
  4088ac:	orr	x0, x1, x0
  4088b0:	str	x0, [sp, #360]
  4088b4:	str	xzr, [sp, #384]
  4088b8:	b	4088dc <ferror@plt+0x765c>
  4088bc:	ldr	x1, [sp, #384]
  4088c0:	ldr	x0, [sp, #360]
  4088c4:	orr	x0, x1, x0
  4088c8:	cmp	x0, #0x0
  4088cc:	b.eq	4088dc <ferror@plt+0x765c>  // b.none
  4088d0:	mov	x0, #0x1                   	// #1
  4088d4:	str	x0, [sp, #360]
  4088d8:	str	xzr, [sp, #384]
  4088dc:	ldr	x1, [sp, #368]
  4088e0:	ldr	x0, [sp, #360]
  4088e4:	sub	x0, x1, x0
  4088e8:	str	x0, [sp, #216]
  4088ec:	ldr	x1, [sp, #392]
  4088f0:	ldr	x0, [sp, #384]
  4088f4:	sub	x1, x1, x0
  4088f8:	ldr	x2, [sp, #216]
  4088fc:	ldr	x0, [sp, #368]
  408900:	cmp	x2, x0
  408904:	cset	w0, hi  // hi = pmore
  408908:	and	w0, w0, #0xff
  40890c:	and	x0, x0, #0xff
  408910:	sub	x0, x1, x0
  408914:	str	x0, [sp, #320]
  408918:	ldr	x0, [sp, #216]
  40891c:	str	x0, [sp, #328]
  408920:	b	408db8 <ferror@plt+0x7b38>
  408924:	ldr	x0, [sp, #288]
  408928:	add	x0, x0, #0x1
  40892c:	and	x0, x0, #0x7ffe
  408930:	cmp	x0, #0x0
  408934:	b.ne	408ccc <ferror@plt+0x7a4c>  // b.any
  408938:	ldr	x0, [sp, #288]
  40893c:	cmp	x0, #0x0
  408940:	b.ne	408abc <ferror@plt+0x783c>  // b.any
  408944:	str	xzr, [sp, #336]
  408948:	ldr	x1, [sp, #384]
  40894c:	ldr	x0, [sp, #360]
  408950:	orr	x0, x1, x0
  408954:	cmp	x0, #0x0
  408958:	b.ne	4089ac <ferror@plt+0x772c>  // b.any
  40895c:	ldr	x0, [sp, #368]
  408960:	str	x0, [sp, #328]
  408964:	ldr	x0, [sp, #392]
  408968:	str	x0, [sp, #320]
  40896c:	ldr	x1, [sp, #392]
  408970:	ldr	x0, [sp, #368]
  408974:	orr	x0, x1, x0
  408978:	cmp	x0, #0x0
  40897c:	b.ne	4089a0 <ferror@plt+0x7720>  // b.any
  408980:	ldr	x0, [sp, #296]
  408984:	and	x0, x0, #0xc00000
  408988:	cmp	x0, #0x800, lsl #12
  40898c:	cset	w0, eq  // eq = none
  408990:	and	w0, w0, #0xff
  408994:	and	x0, x0, #0xff
  408998:	str	x0, [sp, #344]
  40899c:	b	408fb8 <ferror@plt+0x7d38>
  4089a0:	ldr	x0, [sp, #376]
  4089a4:	str	x0, [sp, #344]
  4089a8:	b	408fb8 <ferror@plt+0x7d38>
  4089ac:	ldr	x1, [sp, #392]
  4089b0:	ldr	x0, [sp, #368]
  4089b4:	orr	x0, x1, x0
  4089b8:	cmp	x0, #0x0
  4089bc:	b.ne	4089dc <ferror@plt+0x775c>  // b.any
  4089c0:	ldr	x0, [sp, #360]
  4089c4:	str	x0, [sp, #328]
  4089c8:	ldr	x0, [sp, #384]
  4089cc:	str	x0, [sp, #320]
  4089d0:	ldr	x0, [sp, #280]
  4089d4:	str	x0, [sp, #344]
  4089d8:	b	408fb8 <ferror@plt+0x7d38>
  4089dc:	ldr	x1, [sp, #360]
  4089e0:	ldr	x0, [sp, #368]
  4089e4:	sub	x0, x1, x0
  4089e8:	str	x0, [sp, #240]
  4089ec:	ldr	x1, [sp, #384]
  4089f0:	ldr	x0, [sp, #392]
  4089f4:	sub	x1, x1, x0
  4089f8:	ldr	x2, [sp, #240]
  4089fc:	ldr	x0, [sp, #360]
  408a00:	cmp	x2, x0
  408a04:	cset	w0, hi  // hi = pmore
  408a08:	and	w0, w0, #0xff
  408a0c:	and	x0, x0, #0xff
  408a10:	sub	x0, x1, x0
  408a14:	str	x0, [sp, #320]
  408a18:	ldr	x0, [sp, #240]
  408a1c:	str	x0, [sp, #328]
  408a20:	ldr	x0, [sp, #280]
  408a24:	str	x0, [sp, #344]
  408a28:	ldr	x0, [sp, #320]
  408a2c:	and	x0, x0, #0x8000000000000
  408a30:	cmp	x0, #0x0
  408a34:	b.eq	408a88 <ferror@plt+0x7808>  // b.none
  408a38:	ldr	x1, [sp, #368]
  408a3c:	ldr	x0, [sp, #360]
  408a40:	sub	x0, x1, x0
  408a44:	str	x0, [sp, #232]
  408a48:	ldr	x1, [sp, #392]
  408a4c:	ldr	x0, [sp, #384]
  408a50:	sub	x1, x1, x0
  408a54:	ldr	x2, [sp, #232]
  408a58:	ldr	x0, [sp, #368]
  408a5c:	cmp	x2, x0
  408a60:	cset	w0, hi  // hi = pmore
  408a64:	and	w0, w0, #0xff
  408a68:	and	x0, x0, #0xff
  408a6c:	sub	x0, x1, x0
  408a70:	str	x0, [sp, #320]
  408a74:	ldr	x0, [sp, #232]
  408a78:	str	x0, [sp, #328]
  408a7c:	ldr	x0, [sp, #376]
  408a80:	str	x0, [sp, #344]
  408a84:	b	408fac <ferror@plt+0x7d2c>
  408a88:	ldr	x1, [sp, #320]
  408a8c:	ldr	x0, [sp, #328]
  408a90:	orr	x0, x1, x0
  408a94:	cmp	x0, #0x0
  408a98:	b.ne	408fac <ferror@plt+0x7d2c>  // b.any
  408a9c:	ldr	x0, [sp, #296]
  408aa0:	and	x0, x0, #0xc00000
  408aa4:	cmp	x0, #0x800, lsl #12
  408aa8:	cset	w0, eq  // eq = none
  408aac:	and	w0, w0, #0xff
  408ab0:	and	x0, x0, #0xff
  408ab4:	str	x0, [sp, #344]
  408ab8:	b	408fac <ferror@plt+0x7d2c>
  408abc:	ldr	x1, [sp, #288]
  408ac0:	mov	x0, #0x7fff                	// #32767
  408ac4:	cmp	x1, x0
  408ac8:	b.ne	408afc <ferror@plt+0x787c>  // b.any
  408acc:	ldr	x1, [sp, #384]
  408ad0:	ldr	x0, [sp, #360]
  408ad4:	orr	x0, x1, x0
  408ad8:	cmp	x0, #0x0
  408adc:	b.eq	408afc <ferror@plt+0x787c>  // b.none
  408ae0:	ldr	x0, [sp, #384]
  408ae4:	and	x0, x0, #0x4000000000000
  408ae8:	cmp	x0, #0x0
  408aec:	b.ne	408afc <ferror@plt+0x787c>  // b.any
  408af0:	ldr	w0, [sp, #356]
  408af4:	orr	w0, w0, #0x1
  408af8:	str	w0, [sp, #356]
  408afc:	ldr	x1, [sp, #272]
  408b00:	mov	x0, #0x7fff                	// #32767
  408b04:	cmp	x1, x0
  408b08:	b.ne	408b3c <ferror@plt+0x78bc>  // b.any
  408b0c:	ldr	x1, [sp, #392]
  408b10:	ldr	x0, [sp, #368]
  408b14:	orr	x0, x1, x0
  408b18:	cmp	x0, #0x0
  408b1c:	b.eq	408b3c <ferror@plt+0x78bc>  // b.none
  408b20:	ldr	x0, [sp, #392]
  408b24:	and	x0, x0, #0x4000000000000
  408b28:	cmp	x0, #0x0
  408b2c:	b.ne	408b3c <ferror@plt+0x78bc>  // b.any
  408b30:	ldr	w0, [sp, #356]
  408b34:	orr	w0, w0, #0x1
  408b38:	str	w0, [sp, #356]
  408b3c:	mov	x0, #0x7fff                	// #32767
  408b40:	str	x0, [sp, #336]
  408b44:	ldr	x1, [sp, #384]
  408b48:	ldr	x0, [sp, #360]
  408b4c:	orr	x0, x1, x0
  408b50:	cmp	x0, #0x0
  408b54:	b.ne	408bd0 <ferror@plt+0x7950>  // b.any
  408b58:	ldr	x1, [sp, #392]
  408b5c:	ldr	x0, [sp, #368]
  408b60:	orr	x0, x1, x0
  408b64:	cmp	x0, #0x0
  408b68:	b.ne	408bb4 <ferror@plt+0x7934>  // b.any
  408b6c:	str	xzr, [sp, #344]
  408b70:	mov	x0, #0xffffffffffffffff    	// #-1
  408b74:	str	x0, [sp, #328]
  408b78:	mov	x0, #0xffffffffffff        	// #281474976710655
  408b7c:	str	x0, [sp, #320]
  408b80:	ldr	x0, [sp, #320]
  408b84:	lsl	x1, x0, #3
  408b88:	ldr	x0, [sp, #328]
  408b8c:	lsr	x0, x0, #61
  408b90:	orr	x0, x1, x0
  408b94:	str	x0, [sp, #320]
  408b98:	ldr	x0, [sp, #328]
  408b9c:	lsl	x0, x0, #3
  408ba0:	str	x0, [sp, #328]
  408ba4:	ldr	w0, [sp, #356]
  408ba8:	orr	w0, w0, #0x1
  408bac:	str	w0, [sp, #356]
  408bb0:	b	408fb8 <ferror@plt+0x7d38>
  408bb4:	ldr	x0, [sp, #376]
  408bb8:	str	x0, [sp, #344]
  408bbc:	ldr	x0, [sp, #368]
  408bc0:	str	x0, [sp, #328]
  408bc4:	ldr	x0, [sp, #392]
  408bc8:	str	x0, [sp, #320]
  408bcc:	b	408fb8 <ferror@plt+0x7d38>
  408bd0:	ldr	x1, [sp, #392]
  408bd4:	ldr	x0, [sp, #368]
  408bd8:	orr	x0, x1, x0
  408bdc:	cmp	x0, #0x0
  408be0:	b.ne	408c00 <ferror@plt+0x7980>  // b.any
  408be4:	ldr	x0, [sp, #280]
  408be8:	str	x0, [sp, #344]
  408bec:	ldr	x0, [sp, #360]
  408bf0:	str	x0, [sp, #328]
  408bf4:	ldr	x0, [sp, #384]
  408bf8:	str	x0, [sp, #320]
  408bfc:	b	408fb8 <ferror@plt+0x7d38>
  408c00:	ldr	x0, [sp, #360]
  408c04:	lsr	x1, x0, #3
  408c08:	ldr	x0, [sp, #384]
  408c0c:	lsl	x0, x0, #61
  408c10:	orr	x0, x1, x0
  408c14:	str	x0, [sp, #360]
  408c18:	ldr	x0, [sp, #384]
  408c1c:	lsr	x0, x0, #3
  408c20:	str	x0, [sp, #384]
  408c24:	ldr	x0, [sp, #368]
  408c28:	lsr	x1, x0, #3
  408c2c:	ldr	x0, [sp, #392]
  408c30:	lsl	x0, x0, #61
  408c34:	orr	x0, x1, x0
  408c38:	str	x0, [sp, #368]
  408c3c:	ldr	x0, [sp, #392]
  408c40:	lsr	x0, x0, #3
  408c44:	str	x0, [sp, #392]
  408c48:	ldr	x0, [sp, #384]
  408c4c:	and	x0, x0, #0x800000000000
  408c50:	cmp	x0, #0x0
  408c54:	b.eq	408c84 <ferror@plt+0x7a04>  // b.none
  408c58:	ldr	x0, [sp, #392]
  408c5c:	and	x0, x0, #0x800000000000
  408c60:	cmp	x0, #0x0
  408c64:	b.ne	408c84 <ferror@plt+0x7a04>  // b.any
  408c68:	ldr	x0, [sp, #376]
  408c6c:	str	x0, [sp, #344]
  408c70:	ldr	x0, [sp, #368]
  408c74:	str	x0, [sp, #328]
  408c78:	ldr	x0, [sp, #392]
  408c7c:	str	x0, [sp, #320]
  408c80:	b	408c9c <ferror@plt+0x7a1c>
  408c84:	ldr	x0, [sp, #280]
  408c88:	str	x0, [sp, #344]
  408c8c:	ldr	x0, [sp, #360]
  408c90:	str	x0, [sp, #328]
  408c94:	ldr	x0, [sp, #384]
  408c98:	str	x0, [sp, #320]
  408c9c:	mov	x0, #0x3                   	// #3
  408ca0:	str	x0, [sp, #248]
  408ca4:	ldr	x0, [sp, #320]
  408ca8:	lsl	x1, x0, #3
  408cac:	ldr	x0, [sp, #328]
  408cb0:	lsr	x0, x0, #61
  408cb4:	orr	x0, x1, x0
  408cb8:	str	x0, [sp, #320]
  408cbc:	ldr	x0, [sp, #328]
  408cc0:	lsl	x0, x0, #3
  408cc4:	str	x0, [sp, #328]
  408cc8:	b	408fb8 <ferror@plt+0x7d38>
  408ccc:	ldr	x0, [sp, #288]
  408cd0:	str	x0, [sp, #336]
  408cd4:	ldr	x1, [sp, #360]
  408cd8:	ldr	x0, [sp, #368]
  408cdc:	sub	x0, x1, x0
  408ce0:	str	x0, [sp, #264]
  408ce4:	ldr	x1, [sp, #384]
  408ce8:	ldr	x0, [sp, #392]
  408cec:	sub	x1, x1, x0
  408cf0:	ldr	x2, [sp, #264]
  408cf4:	ldr	x0, [sp, #360]
  408cf8:	cmp	x2, x0
  408cfc:	cset	w0, hi  // hi = pmore
  408d00:	and	w0, w0, #0xff
  408d04:	and	x0, x0, #0xff
  408d08:	sub	x0, x1, x0
  408d0c:	str	x0, [sp, #320]
  408d10:	ldr	x0, [sp, #264]
  408d14:	str	x0, [sp, #328]
  408d18:	ldr	x0, [sp, #280]
  408d1c:	str	x0, [sp, #344]
  408d20:	ldr	x0, [sp, #320]
  408d24:	and	x0, x0, #0x8000000000000
  408d28:	cmp	x0, #0x0
  408d2c:	b.eq	408d80 <ferror@plt+0x7b00>  // b.none
  408d30:	ldr	x1, [sp, #368]
  408d34:	ldr	x0, [sp, #360]
  408d38:	sub	x0, x1, x0
  408d3c:	str	x0, [sp, #256]
  408d40:	ldr	x1, [sp, #392]
  408d44:	ldr	x0, [sp, #384]
  408d48:	sub	x1, x1, x0
  408d4c:	ldr	x2, [sp, #256]
  408d50:	ldr	x0, [sp, #368]
  408d54:	cmp	x2, x0
  408d58:	cset	w0, hi  // hi = pmore
  408d5c:	and	w0, w0, #0xff
  408d60:	and	x0, x0, #0xff
  408d64:	sub	x0, x1, x0
  408d68:	str	x0, [sp, #320]
  408d6c:	ldr	x0, [sp, #256]
  408d70:	str	x0, [sp, #328]
  408d74:	ldr	x0, [sp, #376]
  408d78:	str	x0, [sp, #344]
  408d7c:	b	408dd8 <ferror@plt+0x7b58>
  408d80:	ldr	x1, [sp, #320]
  408d84:	ldr	x0, [sp, #328]
  408d88:	orr	x0, x1, x0
  408d8c:	cmp	x0, #0x0
  408d90:	b.ne	408dd8 <ferror@plt+0x7b58>  // b.any
  408d94:	str	xzr, [sp, #336]
  408d98:	ldr	x0, [sp, #296]
  408d9c:	and	x0, x0, #0xc00000
  408da0:	cmp	x0, #0x800, lsl #12
  408da4:	cset	w0, eq  // eq = none
  408da8:	and	w0, w0, #0xff
  408dac:	and	x0, x0, #0xff
  408db0:	str	x0, [sp, #344]
  408db4:	b	408fb8 <ferror@plt+0x7d38>
  408db8:	ldr	x0, [sp, #320]
  408dbc:	and	x0, x0, #0x8000000000000
  408dc0:	cmp	x0, #0x0
  408dc4:	b.eq	408fb4 <ferror@plt+0x7d34>  // b.none
  408dc8:	ldr	x0, [sp, #320]
  408dcc:	and	x0, x0, #0x7ffffffffffff
  408dd0:	str	x0, [sp, #320]
  408dd4:	b	408ddc <ferror@plt+0x7b5c>
  408dd8:	nop
  408ddc:	ldr	x0, [sp, #320]
  408de0:	cmp	x0, #0x0
  408de4:	b.eq	408df8 <ferror@plt+0x7b78>  // b.none
  408de8:	ldr	x0, [sp, #320]
  408dec:	clz	x0, x0
  408df0:	str	w0, [sp, #308]
  408df4:	b	408e10 <ferror@plt+0x7b90>
  408df8:	ldr	x0, [sp, #328]
  408dfc:	clz	x0, x0
  408e00:	str	w0, [sp, #308]
  408e04:	ldr	w0, [sp, #308]
  408e08:	add	w0, w0, #0x40
  408e0c:	str	w0, [sp, #308]
  408e10:	ldr	w0, [sp, #308]
  408e14:	sub	w0, w0, #0xc
  408e18:	str	w0, [sp, #308]
  408e1c:	ldr	w0, [sp, #308]
  408e20:	cmp	w0, #0x3f
  408e24:	b.gt	408e64 <ferror@plt+0x7be4>
  408e28:	ldr	w0, [sp, #308]
  408e2c:	ldr	x1, [sp, #320]
  408e30:	lsl	x1, x1, x0
  408e34:	mov	w2, #0x40                  	// #64
  408e38:	ldr	w0, [sp, #308]
  408e3c:	sub	w0, w2, w0
  408e40:	ldr	x2, [sp, #328]
  408e44:	lsr	x0, x2, x0
  408e48:	orr	x0, x1, x0
  408e4c:	str	x0, [sp, #320]
  408e50:	ldr	w0, [sp, #308]
  408e54:	ldr	x1, [sp, #328]
  408e58:	lsl	x0, x1, x0
  408e5c:	str	x0, [sp, #328]
  408e60:	b	408e7c <ferror@plt+0x7bfc>
  408e64:	ldr	w0, [sp, #308]
  408e68:	sub	w0, w0, #0x40
  408e6c:	ldr	x1, [sp, #328]
  408e70:	lsl	x0, x1, x0
  408e74:	str	x0, [sp, #320]
  408e78:	str	xzr, [sp, #328]
  408e7c:	ldrsw	x0, [sp, #308]
  408e80:	ldr	x1, [sp, #336]
  408e84:	cmp	x1, x0
  408e88:	b.gt	408f74 <ferror@plt+0x7cf4>
  408e8c:	ldr	w0, [sp, #308]
  408e90:	ldr	x1, [sp, #336]
  408e94:	sub	w0, w0, w1
  408e98:	add	w0, w0, #0x1
  408e9c:	str	w0, [sp, #308]
  408ea0:	ldr	w0, [sp, #308]
  408ea4:	cmp	w0, #0x3f
  408ea8:	b.gt	408f10 <ferror@plt+0x7c90>
  408eac:	mov	w1, #0x40                  	// #64
  408eb0:	ldr	w0, [sp, #308]
  408eb4:	sub	w0, w1, w0
  408eb8:	ldr	x1, [sp, #320]
  408ebc:	lsl	x1, x1, x0
  408ec0:	ldr	w0, [sp, #308]
  408ec4:	ldr	x2, [sp, #328]
  408ec8:	lsr	x0, x2, x0
  408ecc:	orr	x1, x1, x0
  408ed0:	mov	w2, #0x40                  	// #64
  408ed4:	ldr	w0, [sp, #308]
  408ed8:	sub	w0, w2, w0
  408edc:	ldr	x2, [sp, #328]
  408ee0:	lsl	x0, x2, x0
  408ee4:	cmp	x0, #0x0
  408ee8:	cset	w0, ne  // ne = any
  408eec:	and	w0, w0, #0xff
  408ef0:	sxtw	x0, w0
  408ef4:	orr	x0, x1, x0
  408ef8:	str	x0, [sp, #328]
  408efc:	ldr	w0, [sp, #308]
  408f00:	ldr	x1, [sp, #320]
  408f04:	lsr	x0, x1, x0
  408f08:	str	x0, [sp, #320]
  408f0c:	b	408f6c <ferror@plt+0x7cec>
  408f10:	ldr	w0, [sp, #308]
  408f14:	sub	w0, w0, #0x40
  408f18:	ldr	x1, [sp, #320]
  408f1c:	lsr	x1, x1, x0
  408f20:	ldr	w0, [sp, #308]
  408f24:	cmp	w0, #0x40
  408f28:	b.eq	408f44 <ferror@plt+0x7cc4>  // b.none
  408f2c:	mov	w2, #0x80                  	// #128
  408f30:	ldr	w0, [sp, #308]
  408f34:	sub	w0, w2, w0
  408f38:	ldr	x2, [sp, #320]
  408f3c:	lsl	x0, x2, x0
  408f40:	b	408f48 <ferror@plt+0x7cc8>
  408f44:	mov	x0, #0x0                   	// #0
  408f48:	ldr	x2, [sp, #328]
  408f4c:	orr	x0, x0, x2
  408f50:	cmp	x0, #0x0
  408f54:	cset	w0, ne  // ne = any
  408f58:	and	w0, w0, #0xff
  408f5c:	and	x0, x0, #0xff
  408f60:	orr	x0, x1, x0
  408f64:	str	x0, [sp, #328]
  408f68:	str	xzr, [sp, #320]
  408f6c:	str	xzr, [sp, #336]
  408f70:	b	408fb8 <ferror@plt+0x7d38>
  408f74:	ldrsw	x0, [sp, #308]
  408f78:	ldr	x1, [sp, #336]
  408f7c:	sub	x0, x1, x0
  408f80:	str	x0, [sp, #336]
  408f84:	ldr	x0, [sp, #320]
  408f88:	and	x0, x0, #0xfff7ffffffffffff
  408f8c:	str	x0, [sp, #320]
  408f90:	b	408fb8 <ferror@plt+0x7d38>
  408f94:	nop
  408f98:	b	408fb8 <ferror@plt+0x7d38>
  408f9c:	nop
  408fa0:	b	408fb8 <ferror@plt+0x7d38>
  408fa4:	nop
  408fa8:	b	408fb8 <ferror@plt+0x7d38>
  408fac:	nop
  408fb0:	b	408fb8 <ferror@plt+0x7d38>
  408fb4:	nop
  408fb8:	ldr	x0, [sp, #336]
  408fbc:	cmp	x0, #0x0
  408fc0:	b.ne	408fe0 <ferror@plt+0x7d60>  // b.any
  408fc4:	ldr	x1, [sp, #320]
  408fc8:	ldr	x0, [sp, #328]
  408fcc:	orr	x0, x1, x0
  408fd0:	cmp	x0, #0x0
  408fd4:	b.eq	408fe0 <ferror@plt+0x7d60>  // b.none
  408fd8:	mov	w0, #0x1                   	// #1
  408fdc:	b	408fe4 <ferror@plt+0x7d64>
  408fe0:	mov	w0, #0x0                   	// #0
  408fe4:	str	w0, [sp, #148]
  408fe8:	ldr	x0, [sp, #328]
  408fec:	and	x0, x0, #0x7
  408ff0:	cmp	x0, #0x0
  408ff4:	b.eq	40913c <ferror@plt+0x7ebc>  // b.none
  408ff8:	ldr	w0, [sp, #356]
  408ffc:	orr	w0, w0, #0x10
  409000:	str	w0, [sp, #356]
  409004:	ldr	x0, [sp, #296]
  409008:	and	x0, x0, #0xc00000
  40900c:	cmp	x0, #0xc00, lsl #12
  409010:	b.eq	409144 <ferror@plt+0x7ec4>  // b.none
  409014:	cmp	x0, #0xc00, lsl #12
  409018:	b.hi	409148 <ferror@plt+0x7ec8>  // b.pmore
  40901c:	cmp	x0, #0x800, lsl #12
  409020:	b.eq	4090e4 <ferror@plt+0x7e64>  // b.none
  409024:	cmp	x0, #0x800, lsl #12
  409028:	b.hi	409148 <ferror@plt+0x7ec8>  // b.pmore
  40902c:	cmp	x0, #0x0
  409030:	b.eq	409040 <ferror@plt+0x7dc0>  // b.none
  409034:	cmp	x0, #0x400, lsl #12
  409038:	b.eq	40908c <ferror@plt+0x7e0c>  // b.none
  40903c:	b	409148 <ferror@plt+0x7ec8>
  409040:	ldr	x0, [sp, #328]
  409044:	and	x0, x0, #0xf
  409048:	cmp	x0, #0x4
  40904c:	b.eq	409144 <ferror@plt+0x7ec4>  // b.none
  409050:	ldr	x0, [sp, #328]
  409054:	add	x0, x0, #0x4
  409058:	str	x0, [sp, #120]
  40905c:	ldr	x1, [sp, #120]
  409060:	ldr	x0, [sp, #328]
  409064:	cmp	x1, x0
  409068:	cset	w0, cc  // cc = lo, ul, last
  40906c:	and	w0, w0, #0xff
  409070:	and	x0, x0, #0xff
  409074:	ldr	x1, [sp, #320]
  409078:	add	x0, x1, x0
  40907c:	str	x0, [sp, #320]
  409080:	ldr	x0, [sp, #120]
  409084:	str	x0, [sp, #328]
  409088:	b	409144 <ferror@plt+0x7ec4>
  40908c:	ldr	x0, [sp, #344]
  409090:	cmp	x0, #0x0
  409094:	b.ne	409144 <ferror@plt+0x7ec4>  // b.any
  409098:	ldr	x0, [sp, #328]
  40909c:	and	x0, x0, #0x7
  4090a0:	cmp	x0, #0x0
  4090a4:	b.eq	409144 <ferror@plt+0x7ec4>  // b.none
  4090a8:	ldr	x0, [sp, #328]
  4090ac:	add	x0, x0, #0x8
  4090b0:	str	x0, [sp, #128]
  4090b4:	ldr	x1, [sp, #128]
  4090b8:	ldr	x0, [sp, #328]
  4090bc:	cmp	x1, x0
  4090c0:	cset	w0, cc  // cc = lo, ul, last
  4090c4:	and	w0, w0, #0xff
  4090c8:	and	x0, x0, #0xff
  4090cc:	ldr	x1, [sp, #320]
  4090d0:	add	x0, x1, x0
  4090d4:	str	x0, [sp, #320]
  4090d8:	ldr	x0, [sp, #128]
  4090dc:	str	x0, [sp, #328]
  4090e0:	b	409144 <ferror@plt+0x7ec4>
  4090e4:	ldr	x0, [sp, #344]
  4090e8:	cmp	x0, #0x0
  4090ec:	b.eq	409144 <ferror@plt+0x7ec4>  // b.none
  4090f0:	ldr	x0, [sp, #328]
  4090f4:	and	x0, x0, #0x7
  4090f8:	cmp	x0, #0x0
  4090fc:	b.eq	409144 <ferror@plt+0x7ec4>  // b.none
  409100:	ldr	x0, [sp, #328]
  409104:	add	x0, x0, #0x8
  409108:	str	x0, [sp, #136]
  40910c:	ldr	x1, [sp, #136]
  409110:	ldr	x0, [sp, #328]
  409114:	cmp	x1, x0
  409118:	cset	w0, cc  // cc = lo, ul, last
  40911c:	and	w0, w0, #0xff
  409120:	and	x0, x0, #0xff
  409124:	ldr	x1, [sp, #320]
  409128:	add	x0, x1, x0
  40912c:	str	x0, [sp, #320]
  409130:	ldr	x0, [sp, #136]
  409134:	str	x0, [sp, #328]
  409138:	b	409144 <ferror@plt+0x7ec4>
  40913c:	nop
  409140:	b	409148 <ferror@plt+0x7ec8>
  409144:	nop
  409148:	ldr	w0, [sp, #148]
  40914c:	cmp	w0, #0x0
  409150:	b.eq	409180 <ferror@plt+0x7f00>  // b.none
  409154:	ldr	w0, [sp, #356]
  409158:	and	w0, w0, #0x10
  40915c:	cmp	w0, #0x0
  409160:	b.ne	409174 <ferror@plt+0x7ef4>  // b.any
  409164:	ldr	x0, [sp, #296]
  409168:	and	x0, x0, #0x800
  40916c:	cmp	x0, #0x0
  409170:	b.eq	409180 <ferror@plt+0x7f00>  // b.none
  409174:	ldr	w0, [sp, #356]
  409178:	orr	w0, w0, #0x8
  40917c:	str	w0, [sp, #356]
  409180:	ldr	x0, [sp, #320]
  409184:	and	x0, x0, #0x8000000000000
  409188:	cmp	x0, #0x0
  40918c:	b.eq	409244 <ferror@plt+0x7fc4>  // b.none
  409190:	ldr	x0, [sp, #320]
  409194:	and	x0, x0, #0xfff7ffffffffffff
  409198:	str	x0, [sp, #320]
  40919c:	ldr	x0, [sp, #336]
  4091a0:	add	x0, x0, #0x1
  4091a4:	str	x0, [sp, #336]
  4091a8:	ldr	x1, [sp, #336]
  4091ac:	mov	x0, #0x7fff                	// #32767
  4091b0:	cmp	x1, x0
  4091b4:	b.ne	409244 <ferror@plt+0x7fc4>  // b.any
  4091b8:	ldr	x0, [sp, #296]
  4091bc:	and	x0, x0, #0xc00000
  4091c0:	cmp	x0, #0x0
  4091c4:	b.eq	409200 <ferror@plt+0x7f80>  // b.none
  4091c8:	ldr	x0, [sp, #296]
  4091cc:	and	x0, x0, #0xc00000
  4091d0:	cmp	x0, #0x400, lsl #12
  4091d4:	b.ne	4091e4 <ferror@plt+0x7f64>  // b.any
  4091d8:	ldr	x0, [sp, #344]
  4091dc:	cmp	x0, #0x0
  4091e0:	b.eq	409200 <ferror@plt+0x7f80>  // b.none
  4091e4:	ldr	x0, [sp, #296]
  4091e8:	and	x0, x0, #0xc00000
  4091ec:	cmp	x0, #0x800, lsl #12
  4091f0:	b.ne	409214 <ferror@plt+0x7f94>  // b.any
  4091f4:	ldr	x0, [sp, #344]
  4091f8:	cmp	x0, #0x0
  4091fc:	b.eq	409214 <ferror@plt+0x7f94>  // b.none
  409200:	mov	x0, #0x7fff                	// #32767
  409204:	str	x0, [sp, #336]
  409208:	str	xzr, [sp, #328]
  40920c:	str	xzr, [sp, #320]
  409210:	b	40922c <ferror@plt+0x7fac>
  409214:	mov	x0, #0x7ffe                	// #32766
  409218:	str	x0, [sp, #336]
  40921c:	mov	x0, #0xffffffffffffffff    	// #-1
  409220:	str	x0, [sp, #328]
  409224:	mov	x0, #0xffffffffffffffff    	// #-1
  409228:	str	x0, [sp, #320]
  40922c:	ldr	w0, [sp, #356]
  409230:	orr	w0, w0, #0x10
  409234:	str	w0, [sp, #356]
  409238:	ldr	w0, [sp, #356]
  40923c:	orr	w0, w0, #0x4
  409240:	str	w0, [sp, #356]
  409244:	ldr	x0, [sp, #328]
  409248:	lsr	x1, x0, #3
  40924c:	ldr	x0, [sp, #320]
  409250:	lsl	x0, x0, #61
  409254:	orr	x0, x1, x0
  409258:	str	x0, [sp, #328]
  40925c:	ldr	x0, [sp, #320]
  409260:	lsr	x0, x0, #3
  409264:	str	x0, [sp, #320]
  409268:	ldr	x1, [sp, #336]
  40926c:	mov	x0, #0x7fff                	// #32767
  409270:	cmp	x1, x0
  409274:	b.ne	409298 <ferror@plt+0x8018>  // b.any
  409278:	ldr	x1, [sp, #320]
  40927c:	ldr	x0, [sp, #328]
  409280:	orr	x0, x1, x0
  409284:	cmp	x0, #0x0
  409288:	b.eq	409298 <ferror@plt+0x8018>  // b.none
  40928c:	ldr	x0, [sp, #320]
  409290:	orr	x0, x0, #0x800000000000
  409294:	str	x0, [sp, #320]
  409298:	ldr	x0, [sp, #328]
  40929c:	str	x0, [sp, #48]
  4092a0:	ldr	x0, [sp, #320]
  4092a4:	and	x1, x0, #0xffffffffffff
  4092a8:	ldr	x0, [sp, #56]
  4092ac:	bfxil	x0, x1, #0, #48
  4092b0:	str	x0, [sp, #56]
  4092b4:	ldr	x0, [sp, #336]
  4092b8:	and	w0, w0, #0x7fff
  4092bc:	and	w1, w0, #0xffff
  4092c0:	ldrh	w0, [sp, #62]
  4092c4:	bfxil	w0, w1, #0, #15
  4092c8:	strh	w0, [sp, #62]
  4092cc:	ldr	x0, [sp, #344]
  4092d0:	and	w0, w0, #0x1
  4092d4:	and	w1, w0, #0xff
  4092d8:	ldrb	w0, [sp, #63]
  4092dc:	bfi	w0, w1, #7, #1
  4092e0:	strb	w0, [sp, #63]
  4092e4:	ldr	q0, [sp, #48]
  4092e8:	str	q0, [sp, #96]
  4092ec:	ldrsw	x0, [sp, #356]
  4092f0:	cmp	x0, #0x0
  4092f4:	b.eq	409300 <ferror@plt+0x8080>  // b.none
  4092f8:	ldr	w0, [sp, #356]
  4092fc:	bl	409ac8 <ferror@plt+0x8848>
  409300:	ldr	q0, [sp, #96]
  409304:	ldp	x29, x30, [sp], #400
  409308:	ret
  40930c:	sub	sp, sp, #0x60
  409310:	str	w0, [sp, #12]
  409314:	ldr	w0, [sp, #12]
  409318:	cmp	w0, #0x0
  40931c:	b.eq	409424 <ferror@plt+0x81a4>  // b.none
  409320:	ldr	w0, [sp, #12]
  409324:	str	w0, [sp, #36]
  409328:	ldr	w0, [sp, #12]
  40932c:	lsr	w0, w0, #31
  409330:	and	w0, w0, #0xff
  409334:	and	x0, x0, #0xff
  409338:	str	x0, [sp, #40]
  40933c:	ldr	x0, [sp, #40]
  409340:	cmp	x0, #0x0
  409344:	b.eq	409354 <ferror@plt+0x80d4>  // b.none
  409348:	ldr	w0, [sp, #36]
  40934c:	neg	w0, w0
  409350:	str	w0, [sp, #36]
  409354:	ldr	w0, [sp, #36]
  409358:	clz	x0, x0
  40935c:	str	w0, [sp, #52]
  409360:	mov	w1, #0x403e                	// #16446
  409364:	ldr	w0, [sp, #52]
  409368:	sub	w0, w1, w0
  40936c:	sxtw	x0, w0
  409370:	str	x0, [sp, #56]
  409374:	ldr	w0, [sp, #36]
  409378:	str	x0, [sp, #64]
  40937c:	str	xzr, [sp, #72]
  409380:	mov	x1, #0x406f                	// #16495
  409384:	ldr	x0, [sp, #56]
  409388:	sub	x0, x1, x0
  40938c:	cmp	x0, #0x0
  409390:	b.le	409434 <ferror@plt+0x81b4>
  409394:	mov	x1, #0x406f                	// #16495
  409398:	ldr	x0, [sp, #56]
  40939c:	sub	x0, x1, x0
  4093a0:	cmp	x0, #0x3f
  4093a4:	b.gt	409400 <ferror@plt+0x8180>
  4093a8:	ldr	x0, [sp, #56]
  4093ac:	mov	w1, w0
  4093b0:	mov	w0, #0x406f                	// #16495
  4093b4:	sub	w0, w0, w1
  4093b8:	ldr	x1, [sp, #72]
  4093bc:	lsl	x1, x1, x0
  4093c0:	ldr	x0, [sp, #56]
  4093c4:	mov	w2, w0
  4093c8:	mov	w0, #0xffffbfd1            	// #-16431
  4093cc:	add	w0, w2, w0
  4093d0:	ldr	x2, [sp, #64]
  4093d4:	lsr	x0, x2, x0
  4093d8:	orr	x0, x1, x0
  4093dc:	str	x0, [sp, #72]
  4093e0:	ldr	x0, [sp, #56]
  4093e4:	mov	w1, w0
  4093e8:	mov	w0, #0x406f                	// #16495
  4093ec:	sub	w0, w0, w1
  4093f0:	ldr	x1, [sp, #64]
  4093f4:	lsl	x0, x1, x0
  4093f8:	str	x0, [sp, #64]
  4093fc:	b	409434 <ferror@plt+0x81b4>
  409400:	ldr	x0, [sp, #56]
  409404:	mov	w1, w0
  409408:	mov	w0, #0x402f                	// #16431
  40940c:	sub	w0, w0, w1
  409410:	ldr	x1, [sp, #64]
  409414:	lsl	x0, x1, x0
  409418:	str	x0, [sp, #72]
  40941c:	str	xzr, [sp, #64]
  409420:	b	409434 <ferror@plt+0x81b4>
  409424:	str	xzr, [sp, #40]
  409428:	str	xzr, [sp, #56]
  40942c:	str	xzr, [sp, #64]
  409430:	str	xzr, [sp, #72]
  409434:	ldr	x0, [sp, #64]
  409438:	str	x0, [sp, #16]
  40943c:	ldr	x0, [sp, #72]
  409440:	and	x1, x0, #0xffffffffffff
  409444:	ldr	x0, [sp, #24]
  409448:	bfxil	x0, x1, #0, #48
  40944c:	str	x0, [sp, #24]
  409450:	ldr	x0, [sp, #56]
  409454:	and	w0, w0, #0x7fff
  409458:	and	w1, w0, #0xffff
  40945c:	ldrh	w0, [sp, #30]
  409460:	bfxil	w0, w1, #0, #15
  409464:	strh	w0, [sp, #30]
  409468:	ldr	x0, [sp, #40]
  40946c:	and	w0, w0, #0x1
  409470:	and	w1, w0, #0xff
  409474:	ldrb	w0, [sp, #31]
  409478:	bfi	w0, w1, #7, #1
  40947c:	strb	w0, [sp, #31]
  409480:	ldr	q0, [sp, #16]
  409484:	str	q0, [sp, #80]
  409488:	ldr	q0, [sp, #80]
  40948c:	add	sp, sp, #0x60
  409490:	ret
  409494:	stp	x29, x30, [sp, #-160]!
  409498:	mov	x29, sp
  40949c:	str	q0, [sp, #16]
  4094a0:	str	wzr, [sp, #132]
  4094a4:	str	xzr, [sp, #120]
  4094a8:	mrs	x0, fpcr
  4094ac:	str	x0, [sp, #120]
  4094b0:	ldr	q0, [sp, #16]
  4094b4:	str	q0, [sp, #48]
  4094b8:	ldr	x0, [sp, #48]
  4094bc:	str	x0, [sp, #144]
  4094c0:	ldr	x0, [sp, #56]
  4094c4:	ubfx	x0, x0, #0, #48
  4094c8:	str	x0, [sp, #112]
  4094cc:	ldrh	w0, [sp, #62]
  4094d0:	ubfx	x0, x0, #0, #15
  4094d4:	and	w0, w0, #0xffff
  4094d8:	and	x0, x0, #0xffff
  4094dc:	str	x0, [sp, #104]
  4094e0:	ldrb	w0, [sp, #63]
  4094e4:	ubfx	x0, x0, #7, #1
  4094e8:	and	w0, w0, #0xff
  4094ec:	and	x0, x0, #0xff
  4094f0:	str	x0, [sp, #96]
  4094f4:	ldr	x0, [sp, #112]
  4094f8:	lsl	x1, x0, #3
  4094fc:	ldr	x0, [sp, #144]
  409500:	lsr	x0, x0, #61
  409504:	orr	x0, x1, x0
  409508:	str	x0, [sp, #112]
  40950c:	ldr	x0, [sp, #144]
  409510:	lsl	x0, x0, #3
  409514:	str	x0, [sp, #144]
  409518:	ldr	x0, [sp, #96]
  40951c:	str	x0, [sp, #88]
  409520:	ldr	x0, [sp, #104]
  409524:	add	x0, x0, #0x1
  409528:	and	x0, x0, #0x7ffe
  40952c:	cmp	x0, #0x0
  409530:	b.eq	409754 <ferror@plt+0x84d4>  // b.none
  409534:	ldr	x1, [sp, #104]
  409538:	mov	x0, #0xffffffffffffc400    	// #-15360
  40953c:	add	x0, x1, x0
  409540:	str	x0, [sp, #136]
  409544:	ldr	x0, [sp, #136]
  409548:	cmp	x0, #0x7fe
  40954c:	b.le	4095d4 <ferror@plt+0x8354>
  409550:	ldr	x0, [sp, #120]
  409554:	and	x0, x0, #0xc00000
  409558:	cmp	x0, #0x0
  40955c:	b.eq	409598 <ferror@plt+0x8318>  // b.none
  409560:	ldr	x0, [sp, #120]
  409564:	and	x0, x0, #0xc00000
  409568:	cmp	x0, #0x400, lsl #12
  40956c:	b.ne	40957c <ferror@plt+0x82fc>  // b.any
  409570:	ldr	x0, [sp, #88]
  409574:	cmp	x0, #0x0
  409578:	b.eq	409598 <ferror@plt+0x8318>  // b.none
  40957c:	ldr	x0, [sp, #120]
  409580:	and	x0, x0, #0xc00000
  409584:	cmp	x0, #0x800, lsl #12
  409588:	b.ne	4095a8 <ferror@plt+0x8328>  // b.any
  40958c:	ldr	x0, [sp, #88]
  409590:	cmp	x0, #0x0
  409594:	b.eq	4095a8 <ferror@plt+0x8328>  // b.none
  409598:	mov	x0, #0x7ff                 	// #2047
  40959c:	str	x0, [sp, #136]
  4095a0:	str	xzr, [sp, #152]
  4095a4:	b	4095b8 <ferror@plt+0x8338>
  4095a8:	mov	x0, #0x7fe                 	// #2046
  4095ac:	str	x0, [sp, #136]
  4095b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4095b4:	str	x0, [sp, #152]
  4095b8:	ldr	w0, [sp, #132]
  4095bc:	orr	w0, w0, #0x10
  4095c0:	str	w0, [sp, #132]
  4095c4:	ldr	w0, [sp, #132]
  4095c8:	orr	w0, w0, #0x4
  4095cc:	str	w0, [sp, #132]
  4095d0:	b	40983c <ferror@plt+0x85bc>
  4095d4:	ldr	x0, [sp, #136]
  4095d8:	cmp	x0, #0x0
  4095dc:	b.gt	409708 <ferror@plt+0x8488>
  4095e0:	ldr	x0, [sp, #136]
  4095e4:	cmn	x0, #0x34
  4095e8:	b.ge	409604 <ferror@plt+0x8384>  // b.tcont
  4095ec:	str	xzr, [sp, #144]
  4095f0:	str	xzr, [sp, #112]
  4095f4:	ldr	x0, [sp, #144]
  4095f8:	orr	x0, x0, #0x1
  4095fc:	str	x0, [sp, #144]
  409600:	b	409700 <ferror@plt+0x8480>
  409604:	ldr	x0, [sp, #112]
  409608:	orr	x0, x0, #0x8000000000000
  40960c:	str	x0, [sp, #112]
  409610:	mov	x1, #0x3d                  	// #61
  409614:	ldr	x0, [sp, #136]
  409618:	sub	x0, x1, x0
  40961c:	cmp	x0, #0x3f
  409620:	b.gt	409698 <ferror@plt+0x8418>
  409624:	ldr	x0, [sp, #136]
  409628:	add	w0, w0, #0x3
  40962c:	ldr	x1, [sp, #112]
  409630:	lsl	x1, x1, x0
  409634:	ldr	x0, [sp, #136]
  409638:	mov	w2, w0
  40963c:	mov	w0, #0x3d                  	// #61
  409640:	sub	w0, w0, w2
  409644:	ldr	x2, [sp, #144]
  409648:	lsr	x0, x2, x0
  40964c:	orr	x1, x1, x0
  409650:	ldr	x0, [sp, #136]
  409654:	add	w0, w0, #0x3
  409658:	ldr	x2, [sp, #144]
  40965c:	lsl	x0, x2, x0
  409660:	cmp	x0, #0x0
  409664:	cset	w0, ne  // ne = any
  409668:	and	w0, w0, #0xff
  40966c:	sxtw	x0, w0
  409670:	orr	x0, x1, x0
  409674:	str	x0, [sp, #144]
  409678:	ldr	x0, [sp, #136]
  40967c:	mov	w1, w0
  409680:	mov	w0, #0x3d                  	// #61
  409684:	sub	w0, w0, w1
  409688:	ldr	x1, [sp, #112]
  40968c:	lsr	x0, x1, x0
  409690:	str	x0, [sp, #112]
  409694:	b	409700 <ferror@plt+0x8480>
  409698:	ldr	x0, [sp, #136]
  40969c:	mov	w1, w0
  4096a0:	mov	w0, #0xfffffffd            	// #-3
  4096a4:	sub	w0, w0, w1
  4096a8:	ldr	x1, [sp, #112]
  4096ac:	lsr	x1, x1, x0
  4096b0:	mov	x2, #0x3d                  	// #61
  4096b4:	ldr	x0, [sp, #136]
  4096b8:	sub	x0, x2, x0
  4096bc:	cmp	x0, #0x40
  4096c0:	b.eq	4096d8 <ferror@plt+0x8458>  // b.none
  4096c4:	ldr	x0, [sp, #136]
  4096c8:	add	w0, w0, #0x43
  4096cc:	ldr	x2, [sp, #112]
  4096d0:	lsl	x0, x2, x0
  4096d4:	b	4096dc <ferror@plt+0x845c>
  4096d8:	mov	x0, #0x0                   	// #0
  4096dc:	ldr	x2, [sp, #144]
  4096e0:	orr	x0, x0, x2
  4096e4:	cmp	x0, #0x0
  4096e8:	cset	w0, ne  // ne = any
  4096ec:	and	w0, w0, #0xff
  4096f0:	and	x0, x0, #0xff
  4096f4:	orr	x0, x1, x0
  4096f8:	str	x0, [sp, #144]
  4096fc:	str	xzr, [sp, #112]
  409700:	str	xzr, [sp, #136]
  409704:	b	409748 <ferror@plt+0x84c8>
  409708:	ldr	x0, [sp, #112]
  40970c:	lsl	x1, x0, #4
  409710:	ldr	x0, [sp, #144]
  409714:	lsr	x0, x0, #60
  409718:	orr	x1, x1, x0
  40971c:	ldr	x0, [sp, #144]
  409720:	lsl	x0, x0, #4
  409724:	cmp	x0, #0x0
  409728:	cset	w0, ne  // ne = any
  40972c:	and	w0, w0, #0xff
  409730:	sxtw	x0, w0
  409734:	orr	x0, x1, x0
  409738:	str	x0, [sp, #144]
  40973c:	ldr	x0, [sp, #112]
  409740:	lsr	x0, x0, #60
  409744:	str	x0, [sp, #112]
  409748:	ldr	x0, [sp, #144]
  40974c:	str	x0, [sp, #152]
  409750:	b	40983c <ferror@plt+0x85bc>
  409754:	ldr	x0, [sp, #104]
  409758:	cmp	x0, #0x0
  40975c:	b.ne	409794 <ferror@plt+0x8514>  // b.any
  409760:	str	xzr, [sp, #136]
  409764:	ldr	x1, [sp, #112]
  409768:	ldr	x0, [sp, #144]
  40976c:	orr	x0, x1, x0
  409770:	cmp	x0, #0x0
  409774:	b.ne	409780 <ferror@plt+0x8500>  // b.any
  409778:	str	xzr, [sp, #152]
  40977c:	b	40983c <ferror@plt+0x85bc>
  409780:	str	xzr, [sp, #152]
  409784:	ldr	x0, [sp, #152]
  409788:	orr	x0, x0, #0x1
  40978c:	str	x0, [sp, #152]
  409790:	b	40983c <ferror@plt+0x85bc>
  409794:	mov	x0, #0x7ff                 	// #2047
  409798:	str	x0, [sp, #136]
  40979c:	ldr	x1, [sp, #112]
  4097a0:	ldr	x0, [sp, #144]
  4097a4:	orr	x0, x1, x0
  4097a8:	cmp	x0, #0x0
  4097ac:	b.ne	4097b8 <ferror@plt+0x8538>  // b.any
  4097b0:	str	xzr, [sp, #152]
  4097b4:	b	40983c <ferror@plt+0x85bc>
  4097b8:	ldr	x1, [sp, #104]
  4097bc:	mov	x0, #0x7fff                	// #32767
  4097c0:	cmp	x1, x0
  4097c4:	b.ne	4097f8 <ferror@plt+0x8578>  // b.any
  4097c8:	ldr	x1, [sp, #112]
  4097cc:	ldr	x0, [sp, #144]
  4097d0:	orr	x0, x1, x0
  4097d4:	cmp	x0, #0x0
  4097d8:	b.eq	4097f8 <ferror@plt+0x8578>  // b.none
  4097dc:	ldr	x0, [sp, #112]
  4097e0:	and	x0, x0, #0x4000000000000
  4097e4:	cmp	x0, #0x0
  4097e8:	b.ne	4097f8 <ferror@plt+0x8578>  // b.any
  4097ec:	ldr	w0, [sp, #132]
  4097f0:	orr	w0, w0, #0x1
  4097f4:	str	w0, [sp, #132]
  4097f8:	ldr	x0, [sp, #144]
  4097fc:	lsr	x1, x0, #60
  409800:	ldr	x0, [sp, #112]
  409804:	lsl	x0, x0, #4
  409808:	orr	x0, x1, x0
  40980c:	str	x0, [sp, #144]
  409810:	ldr	x0, [sp, #112]
  409814:	lsr	x0, x0, #60
  409818:	str	x0, [sp, #112]
  40981c:	ldr	x0, [sp, #144]
  409820:	str	x0, [sp, #152]
  409824:	ldr	x0, [sp, #152]
  409828:	and	x0, x0, #0xfffffffffffffff8
  40982c:	str	x0, [sp, #152]
  409830:	ldr	x0, [sp, #152]
  409834:	orr	x0, x0, #0x40000000000000
  409838:	str	x0, [sp, #152]
  40983c:	ldr	x0, [sp, #136]
  409840:	cmp	x0, #0x0
  409844:	b.ne	40985c <ferror@plt+0x85dc>  // b.any
  409848:	ldr	x0, [sp, #152]
  40984c:	cmp	x0, #0x0
  409850:	b.eq	40985c <ferror@plt+0x85dc>  // b.none
  409854:	mov	w0, #0x1                   	// #1
  409858:	b	409860 <ferror@plt+0x85e0>
  40985c:	mov	w0, #0x0                   	// #0
  409860:	str	w0, [sp, #84]
  409864:	ldr	x0, [sp, #152]
  409868:	and	x0, x0, #0x7
  40986c:	cmp	x0, #0x0
  409870:	b.eq	409934 <ferror@plt+0x86b4>  // b.none
  409874:	ldr	w0, [sp, #132]
  409878:	orr	w0, w0, #0x10
  40987c:	str	w0, [sp, #132]
  409880:	ldr	x0, [sp, #120]
  409884:	and	x0, x0, #0xc00000
  409888:	cmp	x0, #0xc00, lsl #12
  40988c:	b.eq	40993c <ferror@plt+0x86bc>  // b.none
  409890:	cmp	x0, #0xc00, lsl #12
  409894:	b.hi	409940 <ferror@plt+0x86c0>  // b.pmore
  409898:	cmp	x0, #0x800, lsl #12
  40989c:	b.eq	409908 <ferror@plt+0x8688>  // b.none
  4098a0:	cmp	x0, #0x800, lsl #12
  4098a4:	b.hi	409940 <ferror@plt+0x86c0>  // b.pmore
  4098a8:	cmp	x0, #0x0
  4098ac:	b.eq	4098bc <ferror@plt+0x863c>  // b.none
  4098b0:	cmp	x0, #0x400, lsl #12
  4098b4:	b.eq	4098dc <ferror@plt+0x865c>  // b.none
  4098b8:	b	409940 <ferror@plt+0x86c0>
  4098bc:	ldr	x0, [sp, #152]
  4098c0:	and	x0, x0, #0xf
  4098c4:	cmp	x0, #0x4
  4098c8:	b.eq	40993c <ferror@plt+0x86bc>  // b.none
  4098cc:	ldr	x0, [sp, #152]
  4098d0:	add	x0, x0, #0x4
  4098d4:	str	x0, [sp, #152]
  4098d8:	b	40993c <ferror@plt+0x86bc>
  4098dc:	ldr	x0, [sp, #88]
  4098e0:	cmp	x0, #0x0
  4098e4:	b.ne	40993c <ferror@plt+0x86bc>  // b.any
  4098e8:	ldr	x0, [sp, #152]
  4098ec:	and	x0, x0, #0x7
  4098f0:	cmp	x0, #0x0
  4098f4:	b.eq	40993c <ferror@plt+0x86bc>  // b.none
  4098f8:	ldr	x0, [sp, #152]
  4098fc:	add	x0, x0, #0x8
  409900:	str	x0, [sp, #152]
  409904:	b	40993c <ferror@plt+0x86bc>
  409908:	ldr	x0, [sp, #88]
  40990c:	cmp	x0, #0x0
  409910:	b.eq	40993c <ferror@plt+0x86bc>  // b.none
  409914:	ldr	x0, [sp, #152]
  409918:	and	x0, x0, #0x7
  40991c:	cmp	x0, #0x0
  409920:	b.eq	40993c <ferror@plt+0x86bc>  // b.none
  409924:	ldr	x0, [sp, #152]
  409928:	add	x0, x0, #0x8
  40992c:	str	x0, [sp, #152]
  409930:	b	40993c <ferror@plt+0x86bc>
  409934:	nop
  409938:	b	409940 <ferror@plt+0x86c0>
  40993c:	nop
  409940:	ldr	w0, [sp, #84]
  409944:	cmp	w0, #0x0
  409948:	b.eq	409978 <ferror@plt+0x86f8>  // b.none
  40994c:	ldr	w0, [sp, #132]
  409950:	and	w0, w0, #0x10
  409954:	cmp	w0, #0x0
  409958:	b.ne	40996c <ferror@plt+0x86ec>  // b.any
  40995c:	ldr	x0, [sp, #120]
  409960:	and	x0, x0, #0x800
  409964:	cmp	x0, #0x0
  409968:	b.eq	409978 <ferror@plt+0x86f8>  // b.none
  40996c:	ldr	w0, [sp, #132]
  409970:	orr	w0, w0, #0x8
  409974:	str	w0, [sp, #132]
  409978:	ldr	x0, [sp, #152]
  40997c:	and	x0, x0, #0x80000000000000
  409980:	cmp	x0, #0x0
  409984:	b.eq	409a2c <ferror@plt+0x87ac>  // b.none
  409988:	ldr	x0, [sp, #152]
  40998c:	and	x0, x0, #0xff7fffffffffffff
  409990:	str	x0, [sp, #152]
  409994:	ldr	x0, [sp, #136]
  409998:	add	x0, x0, #0x1
  40999c:	str	x0, [sp, #136]
  4099a0:	ldr	x0, [sp, #136]
  4099a4:	cmp	x0, #0x7ff
  4099a8:	b.ne	409a2c <ferror@plt+0x87ac>  // b.any
  4099ac:	ldr	x0, [sp, #120]
  4099b0:	and	x0, x0, #0xc00000
  4099b4:	cmp	x0, #0x0
  4099b8:	b.eq	4099f4 <ferror@plt+0x8774>  // b.none
  4099bc:	ldr	x0, [sp, #120]
  4099c0:	and	x0, x0, #0xc00000
  4099c4:	cmp	x0, #0x400, lsl #12
  4099c8:	b.ne	4099d8 <ferror@plt+0x8758>  // b.any
  4099cc:	ldr	x0, [sp, #88]
  4099d0:	cmp	x0, #0x0
  4099d4:	b.eq	4099f4 <ferror@plt+0x8774>  // b.none
  4099d8:	ldr	x0, [sp, #120]
  4099dc:	and	x0, x0, #0xc00000
  4099e0:	cmp	x0, #0x800, lsl #12
  4099e4:	b.ne	409a04 <ferror@plt+0x8784>  // b.any
  4099e8:	ldr	x0, [sp, #88]
  4099ec:	cmp	x0, #0x0
  4099f0:	b.eq	409a04 <ferror@plt+0x8784>  // b.none
  4099f4:	mov	x0, #0x7ff                 	// #2047
  4099f8:	str	x0, [sp, #136]
  4099fc:	str	xzr, [sp, #152]
  409a00:	b	409a14 <ferror@plt+0x8794>
  409a04:	mov	x0, #0x7fe                 	// #2046
  409a08:	str	x0, [sp, #136]
  409a0c:	mov	x0, #0xffffffffffffffff    	// #-1
  409a10:	str	x0, [sp, #152]
  409a14:	ldr	w0, [sp, #132]
  409a18:	orr	w0, w0, #0x10
  409a1c:	str	w0, [sp, #132]
  409a20:	ldr	w0, [sp, #132]
  409a24:	orr	w0, w0, #0x4
  409a28:	str	w0, [sp, #132]
  409a2c:	ldr	x0, [sp, #152]
  409a30:	lsr	x0, x0, #3
  409a34:	str	x0, [sp, #152]
  409a38:	ldr	x0, [sp, #136]
  409a3c:	cmp	x0, #0x7ff
  409a40:	b.ne	409a5c <ferror@plt+0x87dc>  // b.any
  409a44:	ldr	x0, [sp, #152]
  409a48:	cmp	x0, #0x0
  409a4c:	b.eq	409a5c <ferror@plt+0x87dc>  // b.none
  409a50:	ldr	x0, [sp, #152]
  409a54:	orr	x0, x0, #0x8000000000000
  409a58:	str	x0, [sp, #152]
  409a5c:	ldr	x0, [sp, #152]
  409a60:	and	x1, x0, #0xfffffffffffff
  409a64:	ldr	x0, [sp, #40]
  409a68:	bfxil	x0, x1, #0, #52
  409a6c:	str	x0, [sp, #40]
  409a70:	ldr	x0, [sp, #136]
  409a74:	and	w0, w0, #0x7ff
  409a78:	and	w1, w0, #0xffff
  409a7c:	ldrh	w0, [sp, #46]
  409a80:	bfi	w0, w1, #4, #11
  409a84:	strh	w0, [sp, #46]
  409a88:	ldr	x0, [sp, #88]
  409a8c:	and	w0, w0, #0x1
  409a90:	and	w1, w0, #0xff
  409a94:	ldrb	w0, [sp, #47]
  409a98:	bfi	w0, w1, #7, #1
  409a9c:	strb	w0, [sp, #47]
  409aa0:	ldr	d0, [sp, #40]
  409aa4:	str	d0, [sp, #72]
  409aa8:	ldrsw	x0, [sp, #132]
  409aac:	cmp	x0, #0x0
  409ab0:	b.eq	409abc <ferror@plt+0x883c>  // b.none
  409ab4:	ldr	w0, [sp, #132]
  409ab8:	bl	409ac8 <ferror@plt+0x8848>
  409abc:	ldr	d0, [sp, #72]
  409ac0:	ldp	x29, x30, [sp], #160
  409ac4:	ret
  409ac8:	sub	sp, sp, #0x30
  409acc:	str	w0, [sp, #12]
  409ad0:	mov	w0, #0x7f7fffff            	// #2139095039
  409ad4:	fmov	s0, w0
  409ad8:	str	s0, [sp, #44]
  409adc:	movi	v0.2s, #0x80, lsl #16
  409ae0:	str	s0, [sp, #40]
  409ae4:	mov	w0, #0xc5ae                	// #50606
  409ae8:	movk	w0, #0x749d, lsl #16
  409aec:	fmov	s0, w0
  409af0:	str	s0, [sp, #36]
  409af4:	str	wzr, [sp, #32]
  409af8:	fmov	s0, #1.000000000000000000e+00
  409afc:	str	s0, [sp, #28]
  409b00:	ldr	w0, [sp, #12]
  409b04:	and	w0, w0, #0x1
  409b08:	cmp	w0, #0x0
  409b0c:	b.eq	409b20 <ferror@plt+0x88a0>  // b.none
  409b10:	ldr	s1, [sp, #32]
  409b14:	fdiv	s0, s1, s1
  409b18:	mrs	x0, fpsr
  409b1c:	str	w0, [sp, #24]
  409b20:	ldr	w0, [sp, #12]
  409b24:	and	w0, w0, #0x2
  409b28:	cmp	w0, #0x0
  409b2c:	b.eq	409b44 <ferror@plt+0x88c4>  // b.none
  409b30:	ldr	s1, [sp, #28]
  409b34:	ldr	s2, [sp, #32]
  409b38:	fdiv	s0, s1, s2
  409b3c:	mrs	x0, fpsr
  409b40:	str	w0, [sp, #24]
  409b44:	ldr	w0, [sp, #12]
  409b48:	and	w0, w0, #0x4
  409b4c:	cmp	w0, #0x0
  409b50:	b.eq	409b68 <ferror@plt+0x88e8>  // b.none
  409b54:	ldr	s1, [sp, #44]
  409b58:	ldr	s2, [sp, #36]
  409b5c:	fadd	s0, s1, s2
  409b60:	mrs	x0, fpsr
  409b64:	str	w0, [sp, #24]
  409b68:	ldr	w0, [sp, #12]
  409b6c:	and	w0, w0, #0x8
  409b70:	cmp	w0, #0x0
  409b74:	b.eq	409b88 <ferror@plt+0x8908>  // b.none
  409b78:	ldr	s1, [sp, #40]
  409b7c:	fmul	s0, s1, s1
  409b80:	mrs	x0, fpsr
  409b84:	str	w0, [sp, #24]
  409b88:	ldr	w0, [sp, #12]
  409b8c:	and	w0, w0, #0x10
  409b90:	cmp	w0, #0x0
  409b94:	b.eq	409bac <ferror@plt+0x892c>  // b.none
  409b98:	ldr	s1, [sp, #44]
  409b9c:	ldr	s2, [sp, #28]
  409ba0:	fsub	s0, s1, s2
  409ba4:	mrs	x0, fpsr
  409ba8:	str	w0, [sp, #24]
  409bac:	nop
  409bb0:	add	sp, sp, #0x30
  409bb4:	ret
  409bb8:	stp	x29, x30, [sp, #-64]!
  409bbc:	mov	x29, sp
  409bc0:	stp	x19, x20, [sp, #16]
  409bc4:	adrp	x20, 41a000 <ferror@plt+0x18d80>
  409bc8:	add	x20, x20, #0xdd0
  409bcc:	stp	x21, x22, [sp, #32]
  409bd0:	adrp	x21, 41a000 <ferror@plt+0x18d80>
  409bd4:	add	x21, x21, #0xdc8
  409bd8:	sub	x20, x20, x21
  409bdc:	mov	w22, w0
  409be0:	stp	x23, x24, [sp, #48]
  409be4:	mov	x23, x1
  409be8:	mov	x24, x2
  409bec:	bl	4010b8 <_exit@plt-0x38>
  409bf0:	cmp	xzr, x20, asr #3
  409bf4:	b.eq	409c20 <ferror@plt+0x89a0>  // b.none
  409bf8:	asr	x20, x20, #3
  409bfc:	mov	x19, #0x0                   	// #0
  409c00:	ldr	x3, [x21, x19, lsl #3]
  409c04:	mov	x2, x24
  409c08:	add	x19, x19, #0x1
  409c0c:	mov	x1, x23
  409c10:	mov	w0, w22
  409c14:	blr	x3
  409c18:	cmp	x20, x19
  409c1c:	b.ne	409c00 <ferror@plt+0x8980>  // b.any
  409c20:	ldp	x19, x20, [sp, #16]
  409c24:	ldp	x21, x22, [sp, #32]
  409c28:	ldp	x23, x24, [sp, #48]
  409c2c:	ldp	x29, x30, [sp], #64
  409c30:	ret
  409c34:	nop
  409c38:	ret
  409c3c:	nop
  409c40:	adrp	x2, 41b000 <ferror@plt+0x19d80>
  409c44:	mov	x1, #0x0                   	// #0
  409c48:	ldr	x2, [x2, #216]
  409c4c:	b	401150 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409c50 <.fini>:
  409c50:	stp	x29, x30, [sp, #-16]!
  409c54:	mov	x29, sp
  409c58:	ldp	x29, x30, [sp], #16
  409c5c:	ret
