$date
	Thu Oct 27 10:13:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 3 # W [2:0] $end
$scope module s1 $end
$var wire 1 " En $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 3 & w [2:0] $end
$var wire 4 ' y2 [0:3] $end
$var wire 4 ( y1 [0:3] $end
$scope module stage0 $end
$var wire 1 $ En $end
$var wire 2 ) w [1:0] $end
$var reg 4 * y [0:3] $end
$upscope $end
$scope module stage1 $end
$var wire 1 % En $end
$var wire 2 + w [1:0] $end
$var reg 4 , y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b1000 *
b0 )
b1000 (
b0 '
b0 &
0%
1$
b0 #
1"
0!
$end
#20
b0 (
b0 *
0$
b1000 '
b1000 ,
1%
b1 #
b1 &
#40
0!
b100 (
b100 *
1$
0%
b0 '
b0 ,
b1 )
b1 +
b10 #
b10 &
#60
1!
b0 (
b0 *
0$
b100 '
b100 ,
1%
b11 #
b11 &
#80
