cmpy_1.vhd,vhdl,xil_defaultlib,../../../../Equalizer_design.gen/sources_1/ip/cmpy_1/sim/cmpy_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
