write_c0_perfcntr1	,	F_19
write_c0_perfcntr0	,	F_18
read_unlock	,	F_112
write_c0_perfcntr3	,	F_21
write_c0_perfcntr2	,	F_20
PERF_EF_UPDATE	,	V_51
delta	,	V_37
exclude_hv	,	V_114
write_c0_perfcntr1_64	,	F_24
local_irq_save	,	F_45
local64_cmpxchg	,	F_53
mipspmu_read	,	F_65
validate_group	,	F_94
IRQF_PERCPU	,	V_55
dev	,	V_123
"Performance counters: "	,	L_7
pmu	,	V_47
__n_counters	,	F_98
write_c0_perfctrl0	,	F_33
write_c0_perfctrl1	,	F_34
state	,	V_43
mipspmu_free_irq	,	F_76
mipspmu_perf_event_encode	,	F_90
write_c0_perfctrl2	,	F_35
write_c0_perfctrl3	,	F_36
MSC01E_INT_BASE	,	F_127
events	,	V_49
write_unlock	,	F_68
ctr	,	V_117
unlikely	,	F_49
write_counter	,	V_34
exclude_user	,	V_109
counters	,	V_1
octeon_event_map	,	V_150
valid_count	,	V_153
CNTR_EVEN	,	V_128
request_irq	,	F_74
"performance counters!\n"	,	L_4
save_perf_irq	,	V_58
left	,	V_25
CPU_R14000	,	V_100
mipsxx_pmu_enable_event	,	F_40
M_PERFCTL_VPEID	,	F_103
perf_sample_data_init	,	F_109
sample_period	,	V_28
""	,	L_19
M_PERFCTL_COUNT_EVENT_WHENEVER	,	V_22
IRQ_NONE	,	V_120
hw_perf_event	,	V_7
free_irq	,	F_77
CPU_74K	,	V_133
mipsxx_pmu_read_counter_64	,	F_12
test_bit	,	F_38
exclude_kernel	,	V_111
P	,	V_130
mutex_unlock	,	F_81
T	,	V_132
general_event_map	,	V_77
V	,	V_102
MSC01E_INT_PERFCTR	,	V_140
M_PERFCTL_EVENT	,	F_43
prev_count	,	V_32
arg	,	V_101
octeon_cache_map	,	V_151
cpu_has_veic	,	V_139
read_c0_perfcntr3_64	,	F_16
clear_bit	,	F_64
atomic_read	,	F_87
CPU_CAVIUM_OCTEON	,	V_148
pr_info	,	F_124
mipsxx74Kcore_event_map	,	V_146
cpu_hw_events	,	V_5
i	,	V_9
irq	,	V_53
regs	,	V_95
ENOENT	,	V_61
EOPNOTSUPP	,	V_65
cache_type	,	V_80
M_PERFCTL_USER	,	V_110
n	,	T_2
pr_warning	,	F_75
n_counters	,	F_100
init_hw_perf_events	,	F_123
raw_event	,	V_126
CNTR_ALL	,	V_135
"mips_perf_pmu"	,	L_2
event_id	,	V_76
write_c0_perfcntr2_64	,	F_25
mutex_lock	,	F_86
handled	,	V_119
"interrupt controller.\n"	,	L_6
"Invalid performance counter number (%d)\n"	,	L_1
used_mask	,	V_14
IS_BOTH_COUNTERS_34K_EVENT	,	F_115
config	,	V_79
num_possible_cpus	,	F_2
mipsxx74Kcore_cache_map	,	V_147
ERR_PTR	,	F_92
active_events	,	V_62
M_TC_EN_VPE	,	V_104
mipsxx_pmu_write_counter	,	F_17
raw_id	,	V_124
local64_read	,	F_48
mipspmu_disable	,	F_70
PERF_HES_UPTODATE	,	V_44
CPU_24K	,	V_127
mipspmu	,	V_12
IS_RANGE_P_1004K_EVENT	,	F_120
"cpu"	,	L_20
__hw_perf_event_init	,	F_89
mipspmu_add	,	F_60
M_PERFCTL_CONFIG_MASK	,	V_19
mipsxx_pmu_read_control	,	F_27
cp0_perfcount_irq	,	V_57
ret	,	V_29
cache_event_map	,	V_87
check_and_calc_range	,	F_102
__get_cpu_var	,	F_41
count	,	V_40
perf_sample_data	,	V_92
mipspmu_map_general_event	,	F_91
write_c0_perfcntr0_64	,	F_23
config_base	,	V_18
perf_event_attr	,	V_105
M_PERFCTL_EXL	,	V_113
read_c0_perfcntr0_64	,	F_13
mipspmu_map_cache_event	,	F_93
IRQF_NOBALANCING	,	V_56
name	,	V_143
saved_ctrl	,	V_17
idx	,	V_2
IS_RANGE_V_1004K_EVENT	,	F_121
perf_event	,	V_23
cntr_mask	,	V_10
pmu_reserve_mutex	,	V_63
atomic_dec_and_mutex_lock	,	F_79
on_each_cpu	,	F_80
current_cpu_type	,	F_101
has_branch_stack	,	F_83
handle_associated_event	,	F_96
perf_event_overflow	,	F_97
new_raw_count	,	V_36
mipspmu_start	,	F_56
PERF_TYPE_RAW	,	V_67
last_period	,	V_30
cp0_compare_irq	,	V_141
cpu_has_mipsmt_pertccounters	,	V_138
again	,	V_38
counter	,	V_118
sibling	,	V_88
pause_local_counters	,	F_71
PERF_COUNT_HW_CACHE_RESULT_MAX	,	V_86
perf_pmu_register	,	F_128
mipsxxcore_event_map	,	V_144
leader	,	V_89
"mips/34K"	,	L_10
local64_sub	,	F_55
period_left	,	V_26
mipspmu_del	,	F_63
mips_perf_event	,	V_73
raw_event_mutex	,	V_107
hw	,	V_41
perf_pmu_enable	,	F_62
mipspmu_event_set_period	,	F_47
reset_counters	,	V_64
get_irq_regs	,	F_108
"The platform hasn't properly defined its "	,	L_5
PERF_TYPE_HARDWARE	,	V_68
read_c0_perfcntr1_64	,	F_14
val	,	V_4
pev	,	V_74
read_c0_perfctrl0	,	F_28
period	,	V_27
"CPU, irq %d%s\n"	,	L_17
read_c0_perfctrl2	,	F_30
"mips/1004K"	,	L_12
read_c0_perfctrl1	,	F_29
read_c0_perfctrl3	,	F_31
destroy	,	V_116
IRQ_HANDLED	,	V_122
mipsxx_pmu_swizzle_perf_idx	,	F_4
hwc	,	V_8
perf_event_update_userpage	,	F_51
read_c0_perfcntr3	,	F_10
read_c0_perfcntr2	,	F_9
read_c0_perfcntr1	,	F_8
read_c0_perfcntr0	,	F_7
WARN_ONCE	,	F_11
IS_BOTH_COUNTERS_24K_EVENT	,	F_114
ENODEV	,	V_72
mipsxx_pmu_write_counter_64	,	F_22
IS_BOTH_COUNTERS_74K_EVENT	,	F_118
flags	,	V_21
range	,	V_75
read_c0_cause	,	F_106
mipsxxcore_cache_map	,	V_145
CPU_34K	,	V_131
hw_perf_event_destroy	,	F_78
out	,	V_48
CPU_1004K	,	V_134
local_irq_restore	,	F_46
cache_result	,	V_82
vpe_id	,	F_5
M_TC_EN_ALL	,	V_103
event	,	V_24
"octeon"	,	L_13
"mips/24K"	,	L_9
err	,	V_46
perf_pmu_disable	,	F_61
base_id	,	V_125
EAGAIN	,	V_15
mipsxx_pmu_map_raw_event	,	F_113
"counters, or not yet implemented.\n"	,	L_15
EINVAL	,	V_84
octeon_pmu_map_raw_event	,	F_122
CPU_R12000	,	V_99
PERF_COUNT_HW_CACHE_MAX	,	V_83
M_PERFCTL_WIDE	,	V_152
test_and_set_bit	,	F_39
__init	,	T_4
PERF_EF_RELOAD	,	V_42
data	,	V_93
M_PERFCTL_INTERRUPT_ENABLE	,	V_20
"mips/74K"	,	L_11
atomic_inc	,	F_88
mipsxx_pmu_alloc_counter	,	F_37
CONFIG_MIPS_MT_SMP	,	F_67
PERF_TYPE_HW_CACHE	,	V_69
cpu_online	,	F_84
overflow	,	V_33
barrier	,	F_59
u32	,	V_3
cpuc	,	V_6
"%s PMU enabled, %d %d-bit counters available to each "	,	L_16
cache_op	,	V_81
write_lock	,	F_72
mipspmu_stop	,	F_58
prev_raw_count	,	V_35
pmuint_rwlock	,	V_52
PERF_COUNT_HW_MAX	,	V_106
M_PERFCTL_KERNEL	,	V_112
mipsxx_pmu_disable_event	,	F_44
group_leader	,	V_90
pt_regs	,	V_94
local64_add	,	F_54
cpu	,	V_70
cpu_has_mips_r2	,	V_121
read_lock	,	F_107
vpe_shift	,	F_1
PTR_ERR	,	F_105
mipsxx_pmu_handle_shared_irq	,	V_60
nr_cpumask_bits	,	V_71
PERF_EF_START	,	V_50
CPU_R10000	,	V_98
counters_total_to_per_cpu	,	F_3
perf_irq	,	V_59
map_raw_event	,	V_108
mipspmu_enable	,	F_66
list_for_each_entry	,	F_95
mipsxx_pmu_write_control	,	F_32
CPU_CAVIUM_OCTEON_PLUS	,	V_149
num_counters	,	V_13
mipspmu_event_init	,	F_82
irq_work_run	,	F_111
" (share with timer interrupt)"	,	L_18
counter_bits	,	V_137
WARN_ON_ONCE	,	F_57
"Either hardware does not support performance "	,	L_14
PERF_HES_STOPPED	,	V_45
MIPS_CPU_IRQ_BASE	,	V_142
write_c0_perfcntr3_64	,	F_26
PERF_COUNT_HW_CACHE_OP_MAX	,	V_85
attr	,	V_66
atomic_inc_not_zero	,	F_85
mipsxx_pmu_read_counter	,	F_6
read_counter	,	V_39
local64_set	,	F_50
"Unable to request IRQ%d for MIPS "	,	L_3
mipspmu_get_irq	,	F_73
evt	,	V_16
CNTR_ODD	,	V_129
M_PERFCTL_SUPERVISOR	,	V_115
pr_cont	,	F_125
mipsxx_pmu_handle_irq	,	V_54
irqreturn_t	,	T_3
WARN_ON	,	F_42
IS_RANGE_V_34K_EVENT	,	F_117
max_period	,	V_31
M_CONFIG1_PC	,	V_96
IS_RANGE_P_34K_EVENT	,	F_116
u64	,	T_1
HANDLE_COUNTER	,	F_110
CPU_CAVIUM_OCTEON2	,	V_136
mipspmu_event_update	,	F_52
resume_local_counters	,	F_69
event_base	,	V_11
UNSUPPORTED_PERF_EVENT_ID	,	V_78
fake_cpuc	,	V_91
M_PERFCTL_MORE	,	V_97
"No available PMU.\n"	,	L_8
read_c0_config7	,	F_126
IS_BOTH_COUNTERS_1004K_EVENT	,	F_119
read_c0_perfcntr2_64	,	F_15
read_c0_config1	,	F_99
IS_ERR	,	F_104
