Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/3120101980/pipelinecpu/test_isim_beh.exe -prj E:/3120101980/pipelinecpu/test_beh.prj work.test work.glbl 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/3120101980/pipelinecpu/ipcore_dir/mem_ins.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/add_32bits.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/sign_extend.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/regfile.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/ipcore_dir/data_mem.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/control_unit.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/alu.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipepc.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipemwreg.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipeir.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipeif.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipeid.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipeexe.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipeemreg.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/pipedereg.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/mux2x32.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/mem_stage.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/cpu_top.v\" into library work
Analyzing Verilog file \"E:/3120101980/pipelinecpu/test.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95196 KB
Fuse CPU Usage: 264 ms
Compiling module pipepc
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module mem_ins
Compiling module pipeif
Compiling module pipeir
Compiling module regfile
Compiling module sign_extend
Compiling module control_unit
Compiling module pipeid
Compiling module pipedereg
Compiling module adder_1bit
Compiling module adder_32bits
Compiling module alu
Compiling module pipeexe
Compiling module pipeemreg
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module data_mem
Compiling module pipemem
Compiling module pipemwreg
Compiling module mux2x32
Compiling module CPU_top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable E:/3120101980/pipelinecpu/test_isim_beh.exe
Fuse Memory Usage: 102088 KB
Fuse CPU Usage: 420 ms
