{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:38:45 2019 " "Info: Processing started: Fri Mar 29 12:38:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jiepai -c jiepai " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jiepai -c jiepai" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../yibumo8jia1/yibumo8jia1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../yibumo8jia1/yibumo8jia1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yibumo8jia1 " "Info: Found entity 1: yibumo8jia1" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../yibumo8jia1/jiepai.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../yibumo8jia1/jiepai.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jiepai " "Info: Found entity 1: jiepai" {  } { { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "jiepai " "Info: Elaborating entity \"jiepai\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst1 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst1\"" {  } { { "../yibumo8jia1/jiepai.bdf" "inst1" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 104 368 488 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst1 " "Info: Elaborated megafunction instantiation \"74138:inst1\"" {  } { { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 104 368 488 264 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yibumo8jia1 yibumo8jia1:inst " "Info: Elaborating entity \"yibumo8jia1\" for hierarchy \"yibumo8jia1:inst\"" {  } { { "../yibumo8jia1/jiepai.bdf" "inst" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 112 208 304 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Info: Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4441 " "Info: Peak virtual memory: 4441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:39:00 2019 " "Info: Processing ended: Fri Mar 29 12:39:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:39:01 2019 " "Info: Processing started: Fri Mar 29 12:39:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jiepai -c jiepai " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off jiepai -c jiepai" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "jiepai EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"jiepai\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/80/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/80/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/80/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.698 ns register register " "Info: Estimated most critical path is register to register delay of 0.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst 1 REG LAB_X1_Y6 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y6; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.053 ns) + CELL(0.537 ns) 0.590 ns yibumo8jia1:inst\|inst~2 2 COMB LAB_X1_Y6 1 " "Info: 2: + IC(0.053 ns) + CELL(0.537 ns) = 0.590 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = 'yibumo8jia1:inst\|inst~2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.590 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.698 ns yibumo8jia1:inst\|inst 3 REG LAB_X1_Y6 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.698 ns; Loc. = LAB_X1_Y6; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.645 ns ( 92.41 % ) " "Info: Total cell delay = 0.645 ns ( 92.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.053 ns ( 7.59 % ) " "Info: Total interconnect delay = 0.053 ns ( 7.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Info: Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Info: Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Info: Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Info: Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Info: Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name8 0 " "Info: Pin \"pin_name8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name9 0 " "Info: Pin \"pin_name9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name10 0 " "Info: Pin \"pin_name10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/80/quartus/project/Computer/jiepai/jiepai.fit.smsg " "Info: Generated suppressed messages file C:/altera/80/quartus/project/Computer/jiepai/jiepai.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4506 " "Info: Peak virtual memory: 4506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:39:16 2019 " "Info: Processing ended: Fri Mar 29 12:39:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:39:17 2019 " "Info: Processing started: Fri Mar 29 12:39:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jiepai -c jiepai " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off jiepai -c jiepai" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4392 " "Info: Peak virtual memory: 4392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:39:31 2019 " "Info: Processing ended: Fri Mar 29 12:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:39:32 2019 " "Info: Processing started: Fri Mar 29 12:39:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } } { "c:/altera/80/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "yibumo8jia1:inst\|inst1 " "Info: Detected ripple clock \"yibumo8jia1:inst\|inst1\" as buffer" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 544 608 200 "inst1" "" } } } } { "c:/altera/80/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin64/Assignment Editor.qase" 1 { { 0 "yibumo8jia1:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "yibumo8jia1:inst\|inst " "Info: Detected ripple clock \"yibumo8jia1:inst\|inst\" as buffer" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } } { "c:/altera/80/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin64/Assignment Editor.qase" 1 { { 0 "yibumo8jia1:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name register register yibumo8jia1:inst\|inst yibumo8jia1:inst\|inst 360.1 MHz Internal " "Info: Clock \"pin_name\" Internal fmax is restricted to 360.1 MHz between source register \"yibumo8jia1:inst\|inst\" and destination register \"yibumo8jia1:inst\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst 1 REG LCFF_X1_Y6_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns yibumo8jia1:inst\|inst~2 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'yibumo8jia1:inst\|inst~2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns yibumo8jia1:inst\|inst 3 REG LCFF_X1_Y6_N1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst~2 {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 4.059 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns pin_name 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.666 ns) 4.059 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y6_N1 10 " "Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "3.085 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 40.40 % ) " "Info: Total cell delay = 1.640 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.419 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 4.059 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns pin_name 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.666 ns) 4.059 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y6_N1 10 " "Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "3.085 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 40.40 % ) " "Info: Total cell delay = 1.640 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.419 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst~2 {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { yibumo8jia1:inst|inst {} } {  } {  } "" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name pin_name10 yibumo8jia1:inst\|inst2 13.076 ns register " "Info: tco from clock \"pin_name\" to destination pin \"pin_name10\" through register \"yibumo8jia1:inst\|inst2\" is 13.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 7.130 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 7.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns pin_name 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.970 ns) 4.363 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y6_N1 10 " "Info: 2: + IC(2.419 ns) + CELL(0.970 ns) = 4.363 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "3.389 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 5.773 ns yibumo8jia1:inst\|inst1 3 REG LCFF_X1_Y6_N3 10 " "Info: 3: + IC(0.440 ns) + CELL(0.970 ns) = 5.773 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst1'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "1.410 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 544 608 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.666 ns) 7.130 ns yibumo8jia1:inst\|inst2 4 REG LCFF_X2_Y6_N25 9 " "Info: 4: + IC(0.691 ns) + CELL(0.666 ns) = 7.130 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "1.357 ns" { yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.580 ns ( 50.21 % ) " "Info: Total cell delay = 3.580 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.550 ns ( 49.79 % ) " "Info: Total interconnect delay = 3.550 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "7.130 ns" { pin_name yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "7.130 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst1 {} yibumo8jia1:inst|inst2 {} } { 0.000ns 0.000ns 2.419ns 0.440ns 0.691ns } { 0.000ns 0.974ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.642 ns + Longest register pin " "Info: + Longest register to pin delay is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst2 1 REG LCFF_X2_Y6_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.370 ns) 1.459 ns 74138:inst1\|15~91 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(1.089 ns) + CELL(0.370 ns) = 1.459 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = '74138:inst1\|15~91'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "1.459 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~91 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(3.106 ns) 5.642 ns pin_name10 3 PIN PIN_44 0 " "Info: 3: + IC(1.077 ns) + CELL(3.106 ns) = 5.642 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'pin_name10'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.183 ns" { 74138:inst1|15~91 pin_name10 } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 232 520 696 248 "pin_name10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 61.61 % ) " "Info: Total cell delay = 3.476 ns ( 61.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 38.39 % ) " "Info: Total interconnect delay = 2.166 ns ( 38.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "5.642 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~91 pin_name10 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "5.642 ns" { yibumo8jia1:inst|inst2 {} 74138:inst1|15~91 {} pin_name10 {} } { 0.000ns 1.089ns 1.077ns } { 0.000ns 0.370ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "7.130 ns" { pin_name yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "7.130 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst1 {} yibumo8jia1:inst|inst2 {} } { 0.000ns 0.000ns 2.419ns 0.440ns 0.691ns } { 0.000ns 0.974ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "5.642 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~91 pin_name10 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "5.642 ns" { yibumo8jia1:inst|inst2 {} 74138:inst1|15~91 {} pin_name10 {} } { 0.000ns 1.089ns 1.077ns } { 0.000ns 0.370ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4396 " "Info: Peak virtual memory: 4396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:39:46 2019 " "Info: Processing ended: Fri Mar 29 12:39:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
