
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000200  08040200  08040200  00000200  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013c50  08040400  08040400  00000400  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b8  08054050  08054050  00014050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08055608  08055608  00025a10  2**0
                  CONTENTS
  4 .ARM          00000008  08055608  08055608  00015608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08055610  08055610  00025a10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08055610  08055610  00015610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08055618  08055618  00015618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e0  20001000  08055620  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align16      00000010  08055a00  08055a00  00025a00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00004ffc  200013e0  200013e0  000313e0  2**3
                  ALLOC
 11 ._user_heap_stack 00001204  200063dc  200063dc  000313e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00025a10  2**0
                  CONTENTS, READONLY
 13 .debug_info   0007bd90  00000000  00000000  00025a40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000e972  00000000  00000000  000a17d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00024494  00000000  00000000  000b0142  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00002a68  00000000  00000000  000d45d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00004140  00000000  00000000  000d7040  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00037c5e  00000000  00000000  000db180  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00042a8e  00000000  00000000  00112dde  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    001012b6  00000000  00000000  0015586c  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  00256b22  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00009164  00000000  00000000  00256ba0  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stab         0000009c  00000000  00000000  0025fd04  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .stabstr      0000014d  00000000  00000000  0025fda0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08040400 <__do_global_dtors_aux>:
 8040400:	b510      	push	{r4, lr}
 8040402:	4c05      	ldr	r4, [pc, #20]	; (8040418 <APPLI_region_ROM_start+0x18>)
 8040404:	7823      	ldrb	r3, [r4, #0]
 8040406:	b933      	cbnz	r3, 8040416 <__do_global_dtors_aux+0x16>
 8040408:	4b04      	ldr	r3, [pc, #16]	; (804041c <APPLI_region_ROM_start+0x1c>)
 804040a:	b113      	cbz	r3, 8040412 <__do_global_dtors_aux+0x12>
 804040c:	4804      	ldr	r0, [pc, #16]	; (8040420 <APPLI_region_ROM_start+0x20>)
 804040e:	f3af 8000 	nop.w
 8040412:	2301      	movs	r3, #1
 8040414:	7023      	strb	r3, [r4, #0]
 8040416:	bd10      	pop	{r4, pc}
 8040418:	200013e0 	.word	0x200013e0
 804041c:	00000000 	.word	0x00000000
 8040420:	08054038 	.word	0x08054038

08040424 <frame_dummy>:
 8040424:	b508      	push	{r3, lr}
 8040426:	4b03      	ldr	r3, [pc, #12]	; (8040434 <frame_dummy+0x10>)
 8040428:	b11b      	cbz	r3, 8040432 <frame_dummy+0xe>
 804042a:	4903      	ldr	r1, [pc, #12]	; (8040438 <frame_dummy+0x14>)
 804042c:	4803      	ldr	r0, [pc, #12]	; (804043c <frame_dummy+0x18>)
 804042e:	f3af 8000 	nop.w
 8040432:	bd08      	pop	{r3, pc}
 8040434:	00000000 	.word	0x00000000
 8040438:	200013e4 	.word	0x200013e4
 804043c:	08054038 	.word	0x08054038

08040440 <strlen>:
 8040440:	4603      	mov	r3, r0
 8040442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8040446:	2a00      	cmp	r2, #0
 8040448:	d1fb      	bne.n	8040442 <strlen+0x2>
 804044a:	1a18      	subs	r0, r3, r0
 804044c:	3801      	subs	r0, #1
 804044e:	4770      	bx	lr

08040450 <memchr>:
 8040450:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040454:	2a10      	cmp	r2, #16
 8040456:	db2b      	blt.n	80404b0 <memchr+0x60>
 8040458:	f010 0f07 	tst.w	r0, #7
 804045c:	d008      	beq.n	8040470 <memchr+0x20>
 804045e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040462:	3a01      	subs	r2, #1
 8040464:	428b      	cmp	r3, r1
 8040466:	d02d      	beq.n	80404c4 <memchr+0x74>
 8040468:	f010 0f07 	tst.w	r0, #7
 804046c:	b342      	cbz	r2, 80404c0 <memchr+0x70>
 804046e:	d1f6      	bne.n	804045e <memchr+0xe>
 8040470:	b4f0      	push	{r4, r5, r6, r7}
 8040472:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040476:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804047a:	f022 0407 	bic.w	r4, r2, #7
 804047e:	f07f 0700 	mvns.w	r7, #0
 8040482:	2300      	movs	r3, #0
 8040484:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040488:	3c08      	subs	r4, #8
 804048a:	ea85 0501 	eor.w	r5, r5, r1
 804048e:	ea86 0601 	eor.w	r6, r6, r1
 8040492:	fa85 f547 	uadd8	r5, r5, r7
 8040496:	faa3 f587 	sel	r5, r3, r7
 804049a:	fa86 f647 	uadd8	r6, r6, r7
 804049e:	faa5 f687 	sel	r6, r5, r7
 80404a2:	b98e      	cbnz	r6, 80404c8 <memchr+0x78>
 80404a4:	d1ee      	bne.n	8040484 <memchr+0x34>
 80404a6:	bcf0      	pop	{r4, r5, r6, r7}
 80404a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80404ac:	f002 0207 	and.w	r2, r2, #7
 80404b0:	b132      	cbz	r2, 80404c0 <memchr+0x70>
 80404b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80404b6:	3a01      	subs	r2, #1
 80404b8:	ea83 0301 	eor.w	r3, r3, r1
 80404bc:	b113      	cbz	r3, 80404c4 <memchr+0x74>
 80404be:	d1f8      	bne.n	80404b2 <memchr+0x62>
 80404c0:	2000      	movs	r0, #0
 80404c2:	4770      	bx	lr
 80404c4:	3801      	subs	r0, #1
 80404c6:	4770      	bx	lr
 80404c8:	2d00      	cmp	r5, #0
 80404ca:	bf06      	itte	eq
 80404cc:	4635      	moveq	r5, r6
 80404ce:	3803      	subeq	r0, #3
 80404d0:	3807      	subne	r0, #7
 80404d2:	f015 0f01 	tst.w	r5, #1
 80404d6:	d107      	bne.n	80404e8 <memchr+0x98>
 80404d8:	3001      	adds	r0, #1
 80404da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80404de:	bf02      	ittt	eq
 80404e0:	3001      	addeq	r0, #1
 80404e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80404e6:	3001      	addeq	r0, #1
 80404e8:	bcf0      	pop	{r4, r5, r6, r7}
 80404ea:	3801      	subs	r0, #1
 80404ec:	4770      	bx	lr
 80404ee:	bf00      	nop

080404f0 <__aeabi_drsub>:
 80404f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80404f4:	e002      	b.n	80404fc <__adddf3>
 80404f6:	bf00      	nop

080404f8 <__aeabi_dsub>:
 80404f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080404fc <__adddf3>:
 80404fc:	b530      	push	{r4, r5, lr}
 80404fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8040502:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8040506:	ea94 0f05 	teq	r4, r5
 804050a:	bf08      	it	eq
 804050c:	ea90 0f02 	teqeq	r0, r2
 8040510:	bf1f      	itttt	ne
 8040512:	ea54 0c00 	orrsne.w	ip, r4, r0
 8040516:	ea55 0c02 	orrsne.w	ip, r5, r2
 804051a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 804051e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8040522:	f000 80e2 	beq.w	80406ea <__adddf3+0x1ee>
 8040526:	ea4f 5454 	mov.w	r4, r4, lsr #21
 804052a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 804052e:	bfb8      	it	lt
 8040530:	426d      	neglt	r5, r5
 8040532:	dd0c      	ble.n	804054e <__adddf3+0x52>
 8040534:	442c      	add	r4, r5
 8040536:	ea80 0202 	eor.w	r2, r0, r2
 804053a:	ea81 0303 	eor.w	r3, r1, r3
 804053e:	ea82 0000 	eor.w	r0, r2, r0
 8040542:	ea83 0101 	eor.w	r1, r3, r1
 8040546:	ea80 0202 	eor.w	r2, r0, r2
 804054a:	ea81 0303 	eor.w	r3, r1, r3
 804054e:	2d36      	cmp	r5, #54	; 0x36
 8040550:	bf88      	it	hi
 8040552:	bd30      	pophi	{r4, r5, pc}
 8040554:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040558:	ea4f 3101 	mov.w	r1, r1, lsl #12
 804055c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8040560:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8040564:	d002      	beq.n	804056c <__adddf3+0x70>
 8040566:	4240      	negs	r0, r0
 8040568:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 804056c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8040570:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040574:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8040578:	d002      	beq.n	8040580 <__adddf3+0x84>
 804057a:	4252      	negs	r2, r2
 804057c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040580:	ea94 0f05 	teq	r4, r5
 8040584:	f000 80a7 	beq.w	80406d6 <__adddf3+0x1da>
 8040588:	f1a4 0401 	sub.w	r4, r4, #1
 804058c:	f1d5 0e20 	rsbs	lr, r5, #32
 8040590:	db0d      	blt.n	80405ae <__adddf3+0xb2>
 8040592:	fa02 fc0e 	lsl.w	ip, r2, lr
 8040596:	fa22 f205 	lsr.w	r2, r2, r5
 804059a:	1880      	adds	r0, r0, r2
 804059c:	f141 0100 	adc.w	r1, r1, #0
 80405a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80405a4:	1880      	adds	r0, r0, r2
 80405a6:	fa43 f305 	asr.w	r3, r3, r5
 80405aa:	4159      	adcs	r1, r3
 80405ac:	e00e      	b.n	80405cc <__adddf3+0xd0>
 80405ae:	f1a5 0520 	sub.w	r5, r5, #32
 80405b2:	f10e 0e20 	add.w	lr, lr, #32
 80405b6:	2a01      	cmp	r2, #1
 80405b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80405bc:	bf28      	it	cs
 80405be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80405c2:	fa43 f305 	asr.w	r3, r3, r5
 80405c6:	18c0      	adds	r0, r0, r3
 80405c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80405cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80405d0:	d507      	bpl.n	80405e2 <__adddf3+0xe6>
 80405d2:	f04f 0e00 	mov.w	lr, #0
 80405d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80405da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80405de:	eb6e 0101 	sbc.w	r1, lr, r1
 80405e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80405e6:	d31b      	bcc.n	8040620 <__adddf3+0x124>
 80405e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80405ec:	d30c      	bcc.n	8040608 <__adddf3+0x10c>
 80405ee:	0849      	lsrs	r1, r1, #1
 80405f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80405f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80405f8:	f104 0401 	add.w	r4, r4, #1
 80405fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8040600:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8040604:	f080 809a 	bcs.w	804073c <__adddf3+0x240>
 8040608:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 804060c:	bf08      	it	eq
 804060e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040612:	f150 0000 	adcs.w	r0, r0, #0
 8040616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804061a:	ea41 0105 	orr.w	r1, r1, r5
 804061e:	bd30      	pop	{r4, r5, pc}
 8040620:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8040624:	4140      	adcs	r0, r0
 8040626:	eb41 0101 	adc.w	r1, r1, r1
 804062a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 804062e:	f1a4 0401 	sub.w	r4, r4, #1
 8040632:	d1e9      	bne.n	8040608 <__adddf3+0x10c>
 8040634:	f091 0f00 	teq	r1, #0
 8040638:	bf04      	itt	eq
 804063a:	4601      	moveq	r1, r0
 804063c:	2000      	moveq	r0, #0
 804063e:	fab1 f381 	clz	r3, r1
 8040642:	bf08      	it	eq
 8040644:	3320      	addeq	r3, #32
 8040646:	f1a3 030b 	sub.w	r3, r3, #11
 804064a:	f1b3 0220 	subs.w	r2, r3, #32
 804064e:	da0c      	bge.n	804066a <__adddf3+0x16e>
 8040650:	320c      	adds	r2, #12
 8040652:	dd08      	ble.n	8040666 <__adddf3+0x16a>
 8040654:	f102 0c14 	add.w	ip, r2, #20
 8040658:	f1c2 020c 	rsb	r2, r2, #12
 804065c:	fa01 f00c 	lsl.w	r0, r1, ip
 8040660:	fa21 f102 	lsr.w	r1, r1, r2
 8040664:	e00c      	b.n	8040680 <__adddf3+0x184>
 8040666:	f102 0214 	add.w	r2, r2, #20
 804066a:	bfd8      	it	le
 804066c:	f1c2 0c20 	rsble	ip, r2, #32
 8040670:	fa01 f102 	lsl.w	r1, r1, r2
 8040674:	fa20 fc0c 	lsr.w	ip, r0, ip
 8040678:	bfdc      	itt	le
 804067a:	ea41 010c 	orrle.w	r1, r1, ip
 804067e:	4090      	lslle	r0, r2
 8040680:	1ae4      	subs	r4, r4, r3
 8040682:	bfa2      	ittt	ge
 8040684:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8040688:	4329      	orrge	r1, r5
 804068a:	bd30      	popge	{r4, r5, pc}
 804068c:	ea6f 0404 	mvn.w	r4, r4
 8040690:	3c1f      	subs	r4, #31
 8040692:	da1c      	bge.n	80406ce <__adddf3+0x1d2>
 8040694:	340c      	adds	r4, #12
 8040696:	dc0e      	bgt.n	80406b6 <__adddf3+0x1ba>
 8040698:	f104 0414 	add.w	r4, r4, #20
 804069c:	f1c4 0220 	rsb	r2, r4, #32
 80406a0:	fa20 f004 	lsr.w	r0, r0, r4
 80406a4:	fa01 f302 	lsl.w	r3, r1, r2
 80406a8:	ea40 0003 	orr.w	r0, r0, r3
 80406ac:	fa21 f304 	lsr.w	r3, r1, r4
 80406b0:	ea45 0103 	orr.w	r1, r5, r3
 80406b4:	bd30      	pop	{r4, r5, pc}
 80406b6:	f1c4 040c 	rsb	r4, r4, #12
 80406ba:	f1c4 0220 	rsb	r2, r4, #32
 80406be:	fa20 f002 	lsr.w	r0, r0, r2
 80406c2:	fa01 f304 	lsl.w	r3, r1, r4
 80406c6:	ea40 0003 	orr.w	r0, r0, r3
 80406ca:	4629      	mov	r1, r5
 80406cc:	bd30      	pop	{r4, r5, pc}
 80406ce:	fa21 f004 	lsr.w	r0, r1, r4
 80406d2:	4629      	mov	r1, r5
 80406d4:	bd30      	pop	{r4, r5, pc}
 80406d6:	f094 0f00 	teq	r4, #0
 80406da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80406de:	bf06      	itte	eq
 80406e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80406e4:	3401      	addeq	r4, #1
 80406e6:	3d01      	subne	r5, #1
 80406e8:	e74e      	b.n	8040588 <__adddf3+0x8c>
 80406ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80406ee:	bf18      	it	ne
 80406f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80406f4:	d029      	beq.n	804074a <__adddf3+0x24e>
 80406f6:	ea94 0f05 	teq	r4, r5
 80406fa:	bf08      	it	eq
 80406fc:	ea90 0f02 	teqeq	r0, r2
 8040700:	d005      	beq.n	804070e <__adddf3+0x212>
 8040702:	ea54 0c00 	orrs.w	ip, r4, r0
 8040706:	bf04      	itt	eq
 8040708:	4619      	moveq	r1, r3
 804070a:	4610      	moveq	r0, r2
 804070c:	bd30      	pop	{r4, r5, pc}
 804070e:	ea91 0f03 	teq	r1, r3
 8040712:	bf1e      	ittt	ne
 8040714:	2100      	movne	r1, #0
 8040716:	2000      	movne	r0, #0
 8040718:	bd30      	popne	{r4, r5, pc}
 804071a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 804071e:	d105      	bne.n	804072c <__adddf3+0x230>
 8040720:	0040      	lsls	r0, r0, #1
 8040722:	4149      	adcs	r1, r1
 8040724:	bf28      	it	cs
 8040726:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 804072a:	bd30      	pop	{r4, r5, pc}
 804072c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8040730:	bf3c      	itt	cc
 8040732:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8040736:	bd30      	popcc	{r4, r5, pc}
 8040738:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 804073c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8040740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040744:	f04f 0000 	mov.w	r0, #0
 8040748:	bd30      	pop	{r4, r5, pc}
 804074a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 804074e:	bf1a      	itte	ne
 8040750:	4619      	movne	r1, r3
 8040752:	4610      	movne	r0, r2
 8040754:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8040758:	bf1c      	itt	ne
 804075a:	460b      	movne	r3, r1
 804075c:	4602      	movne	r2, r0
 804075e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040762:	bf06      	itte	eq
 8040764:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8040768:	ea91 0f03 	teqeq	r1, r3
 804076c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8040770:	bd30      	pop	{r4, r5, pc}
 8040772:	bf00      	nop

08040774 <__aeabi_ui2d>:
 8040774:	f090 0f00 	teq	r0, #0
 8040778:	bf04      	itt	eq
 804077a:	2100      	moveq	r1, #0
 804077c:	4770      	bxeq	lr
 804077e:	b530      	push	{r4, r5, lr}
 8040780:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040784:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040788:	f04f 0500 	mov.w	r5, #0
 804078c:	f04f 0100 	mov.w	r1, #0
 8040790:	e750      	b.n	8040634 <__adddf3+0x138>
 8040792:	bf00      	nop

08040794 <__aeabi_i2d>:
 8040794:	f090 0f00 	teq	r0, #0
 8040798:	bf04      	itt	eq
 804079a:	2100      	moveq	r1, #0
 804079c:	4770      	bxeq	lr
 804079e:	b530      	push	{r4, r5, lr}
 80407a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80407a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80407a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80407ac:	bf48      	it	mi
 80407ae:	4240      	negmi	r0, r0
 80407b0:	f04f 0100 	mov.w	r1, #0
 80407b4:	e73e      	b.n	8040634 <__adddf3+0x138>
 80407b6:	bf00      	nop

080407b8 <__aeabi_f2d>:
 80407b8:	0042      	lsls	r2, r0, #1
 80407ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80407be:	ea4f 0131 	mov.w	r1, r1, rrx
 80407c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80407c6:	bf1f      	itttt	ne
 80407c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80407cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80407d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80407d4:	4770      	bxne	lr
 80407d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80407da:	bf08      	it	eq
 80407dc:	4770      	bxeq	lr
 80407de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80407e2:	bf04      	itt	eq
 80407e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80407e8:	4770      	bxeq	lr
 80407ea:	b530      	push	{r4, r5, lr}
 80407ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80407f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80407f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80407f8:	e71c      	b.n	8040634 <__adddf3+0x138>
 80407fa:	bf00      	nop

080407fc <__aeabi_ul2d>:
 80407fc:	ea50 0201 	orrs.w	r2, r0, r1
 8040800:	bf08      	it	eq
 8040802:	4770      	bxeq	lr
 8040804:	b530      	push	{r4, r5, lr}
 8040806:	f04f 0500 	mov.w	r5, #0
 804080a:	e00a      	b.n	8040822 <__aeabi_l2d+0x16>

0804080c <__aeabi_l2d>:
 804080c:	ea50 0201 	orrs.w	r2, r0, r1
 8040810:	bf08      	it	eq
 8040812:	4770      	bxeq	lr
 8040814:	b530      	push	{r4, r5, lr}
 8040816:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 804081a:	d502      	bpl.n	8040822 <__aeabi_l2d+0x16>
 804081c:	4240      	negs	r0, r0
 804081e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040822:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040826:	f104 0432 	add.w	r4, r4, #50	; 0x32
 804082a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 804082e:	f43f aed8 	beq.w	80405e2 <__adddf3+0xe6>
 8040832:	f04f 0203 	mov.w	r2, #3
 8040836:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 804083a:	bf18      	it	ne
 804083c:	3203      	addne	r2, #3
 804083e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8040842:	bf18      	it	ne
 8040844:	3203      	addne	r2, #3
 8040846:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 804084a:	f1c2 0320 	rsb	r3, r2, #32
 804084e:	fa00 fc03 	lsl.w	ip, r0, r3
 8040852:	fa20 f002 	lsr.w	r0, r0, r2
 8040856:	fa01 fe03 	lsl.w	lr, r1, r3
 804085a:	ea40 000e 	orr.w	r0, r0, lr
 804085e:	fa21 f102 	lsr.w	r1, r1, r2
 8040862:	4414      	add	r4, r2
 8040864:	e6bd      	b.n	80405e2 <__adddf3+0xe6>
 8040866:	bf00      	nop

08040868 <__aeabi_dmul>:
 8040868:	b570      	push	{r4, r5, r6, lr}
 804086a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 804086e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040872:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040876:	bf1d      	ittte	ne
 8040878:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 804087c:	ea94 0f0c 	teqne	r4, ip
 8040880:	ea95 0f0c 	teqne	r5, ip
 8040884:	f000 f8de 	bleq	8040a44 <__aeabi_dmul+0x1dc>
 8040888:	442c      	add	r4, r5
 804088a:	ea81 0603 	eor.w	r6, r1, r3
 804088e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8040892:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8040896:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 804089a:	bf18      	it	ne
 804089c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80408a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80408a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80408a8:	d038      	beq.n	804091c <__aeabi_dmul+0xb4>
 80408aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80408ae:	f04f 0500 	mov.w	r5, #0
 80408b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80408b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80408ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80408be:	f04f 0600 	mov.w	r6, #0
 80408c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80408c6:	f09c 0f00 	teq	ip, #0
 80408ca:	bf18      	it	ne
 80408cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80408d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80408d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80408d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80408dc:	d204      	bcs.n	80408e8 <__aeabi_dmul+0x80>
 80408de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80408e2:	416d      	adcs	r5, r5
 80408e4:	eb46 0606 	adc.w	r6, r6, r6
 80408e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80408ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80408f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80408f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80408f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80408fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8040900:	bf88      	it	hi
 8040902:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040906:	d81e      	bhi.n	8040946 <__aeabi_dmul+0xde>
 8040908:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 804090c:	bf08      	it	eq
 804090e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8040912:	f150 0000 	adcs.w	r0, r0, #0
 8040916:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804091a:	bd70      	pop	{r4, r5, r6, pc}
 804091c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8040920:	ea46 0101 	orr.w	r1, r6, r1
 8040924:	ea40 0002 	orr.w	r0, r0, r2
 8040928:	ea81 0103 	eor.w	r1, r1, r3
 804092c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8040930:	bfc2      	ittt	gt
 8040932:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040936:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 804093a:	bd70      	popgt	{r4, r5, r6, pc}
 804093c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040940:	f04f 0e00 	mov.w	lr, #0
 8040944:	3c01      	subs	r4, #1
 8040946:	f300 80ab 	bgt.w	8040aa0 <__aeabi_dmul+0x238>
 804094a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 804094e:	bfde      	ittt	le
 8040950:	2000      	movle	r0, #0
 8040952:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8040956:	bd70      	pople	{r4, r5, r6, pc}
 8040958:	f1c4 0400 	rsb	r4, r4, #0
 804095c:	3c20      	subs	r4, #32
 804095e:	da35      	bge.n	80409cc <__aeabi_dmul+0x164>
 8040960:	340c      	adds	r4, #12
 8040962:	dc1b      	bgt.n	804099c <__aeabi_dmul+0x134>
 8040964:	f104 0414 	add.w	r4, r4, #20
 8040968:	f1c4 0520 	rsb	r5, r4, #32
 804096c:	fa00 f305 	lsl.w	r3, r0, r5
 8040970:	fa20 f004 	lsr.w	r0, r0, r4
 8040974:	fa01 f205 	lsl.w	r2, r1, r5
 8040978:	ea40 0002 	orr.w	r0, r0, r2
 804097c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8040980:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040984:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8040988:	fa21 f604 	lsr.w	r6, r1, r4
 804098c:	eb42 0106 	adc.w	r1, r2, r6
 8040990:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040994:	bf08      	it	eq
 8040996:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804099a:	bd70      	pop	{r4, r5, r6, pc}
 804099c:	f1c4 040c 	rsb	r4, r4, #12
 80409a0:	f1c4 0520 	rsb	r5, r4, #32
 80409a4:	fa00 f304 	lsl.w	r3, r0, r4
 80409a8:	fa20 f005 	lsr.w	r0, r0, r5
 80409ac:	fa01 f204 	lsl.w	r2, r1, r4
 80409b0:	ea40 0002 	orr.w	r0, r0, r2
 80409b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80409bc:	f141 0100 	adc.w	r1, r1, #0
 80409c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409c4:	bf08      	it	eq
 80409c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409ca:	bd70      	pop	{r4, r5, r6, pc}
 80409cc:	f1c4 0520 	rsb	r5, r4, #32
 80409d0:	fa00 f205 	lsl.w	r2, r0, r5
 80409d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80409d8:	fa20 f304 	lsr.w	r3, r0, r4
 80409dc:	fa01 f205 	lsl.w	r2, r1, r5
 80409e0:	ea43 0302 	orr.w	r3, r3, r2
 80409e4:	fa21 f004 	lsr.w	r0, r1, r4
 80409e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409ec:	fa21 f204 	lsr.w	r2, r1, r4
 80409f0:	ea20 0002 	bic.w	r0, r0, r2
 80409f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80409f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409fc:	bf08      	it	eq
 80409fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8040a02:	bd70      	pop	{r4, r5, r6, pc}
 8040a04:	f094 0f00 	teq	r4, #0
 8040a08:	d10f      	bne.n	8040a2a <__aeabi_dmul+0x1c2>
 8040a0a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8040a0e:	0040      	lsls	r0, r0, #1
 8040a10:	eb41 0101 	adc.w	r1, r1, r1
 8040a14:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040a18:	bf08      	it	eq
 8040a1a:	3c01      	subeq	r4, #1
 8040a1c:	d0f7      	beq.n	8040a0e <__aeabi_dmul+0x1a6>
 8040a1e:	ea41 0106 	orr.w	r1, r1, r6
 8040a22:	f095 0f00 	teq	r5, #0
 8040a26:	bf18      	it	ne
 8040a28:	4770      	bxne	lr
 8040a2a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8040a2e:	0052      	lsls	r2, r2, #1
 8040a30:	eb43 0303 	adc.w	r3, r3, r3
 8040a34:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8040a38:	bf08      	it	eq
 8040a3a:	3d01      	subeq	r5, #1
 8040a3c:	d0f7      	beq.n	8040a2e <__aeabi_dmul+0x1c6>
 8040a3e:	ea43 0306 	orr.w	r3, r3, r6
 8040a42:	4770      	bx	lr
 8040a44:	ea94 0f0c 	teq	r4, ip
 8040a48:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040a4c:	bf18      	it	ne
 8040a4e:	ea95 0f0c 	teqne	r5, ip
 8040a52:	d00c      	beq.n	8040a6e <__aeabi_dmul+0x206>
 8040a54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a58:	bf18      	it	ne
 8040a5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a5e:	d1d1      	bne.n	8040a04 <__aeabi_dmul+0x19c>
 8040a60:	ea81 0103 	eor.w	r1, r1, r3
 8040a64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a68:	f04f 0000 	mov.w	r0, #0
 8040a6c:	bd70      	pop	{r4, r5, r6, pc}
 8040a6e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a72:	bf06      	itte	eq
 8040a74:	4610      	moveq	r0, r2
 8040a76:	4619      	moveq	r1, r3
 8040a78:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a7c:	d019      	beq.n	8040ab2 <__aeabi_dmul+0x24a>
 8040a7e:	ea94 0f0c 	teq	r4, ip
 8040a82:	d102      	bne.n	8040a8a <__aeabi_dmul+0x222>
 8040a84:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8040a88:	d113      	bne.n	8040ab2 <__aeabi_dmul+0x24a>
 8040a8a:	ea95 0f0c 	teq	r5, ip
 8040a8e:	d105      	bne.n	8040a9c <__aeabi_dmul+0x234>
 8040a90:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8040a94:	bf1c      	itt	ne
 8040a96:	4610      	movne	r0, r2
 8040a98:	4619      	movne	r1, r3
 8040a9a:	d10a      	bne.n	8040ab2 <__aeabi_dmul+0x24a>
 8040a9c:	ea81 0103 	eor.w	r1, r1, r3
 8040aa0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040aa4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040aa8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040aac:	f04f 0000 	mov.w	r0, #0
 8040ab0:	bd70      	pop	{r4, r5, r6, pc}
 8040ab2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040ab6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8040aba:	bd70      	pop	{r4, r5, r6, pc}

08040abc <__aeabi_ddiv>:
 8040abc:	b570      	push	{r4, r5, r6, lr}
 8040abe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8040ac2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040ac6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040aca:	bf1d      	ittte	ne
 8040acc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8040ad0:	ea94 0f0c 	teqne	r4, ip
 8040ad4:	ea95 0f0c 	teqne	r5, ip
 8040ad8:	f000 f8a7 	bleq	8040c2a <__aeabi_ddiv+0x16e>
 8040adc:	eba4 0405 	sub.w	r4, r4, r5
 8040ae0:	ea81 0e03 	eor.w	lr, r1, r3
 8040ae4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040ae8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8040aec:	f000 8088 	beq.w	8040c00 <__aeabi_ddiv+0x144>
 8040af0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040af4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8040af8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8040afc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8040b00:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8040b04:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8040b08:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8040b0c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8040b10:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8040b14:	429d      	cmp	r5, r3
 8040b16:	bf08      	it	eq
 8040b18:	4296      	cmpeq	r6, r2
 8040b1a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8040b1e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8040b22:	d202      	bcs.n	8040b2a <__aeabi_ddiv+0x6e>
 8040b24:	085b      	lsrs	r3, r3, #1
 8040b26:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b2a:	1ab6      	subs	r6, r6, r2
 8040b2c:	eb65 0503 	sbc.w	r5, r5, r3
 8040b30:	085b      	lsrs	r3, r3, #1
 8040b32:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b36:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8040b3a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8040b3e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b42:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b46:	bf22      	ittt	cs
 8040b48:	1ab6      	subcs	r6, r6, r2
 8040b4a:	4675      	movcs	r5, lr
 8040b4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8040b50:	085b      	lsrs	r3, r3, #1
 8040b52:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b56:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b5a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b5e:	bf22      	ittt	cs
 8040b60:	1ab6      	subcs	r6, r6, r2
 8040b62:	4675      	movcs	r5, lr
 8040b64:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8040b68:	085b      	lsrs	r3, r3, #1
 8040b6a:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b6e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b72:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b76:	bf22      	ittt	cs
 8040b78:	1ab6      	subcs	r6, r6, r2
 8040b7a:	4675      	movcs	r5, lr
 8040b7c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8040b80:	085b      	lsrs	r3, r3, #1
 8040b82:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b86:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b8a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b8e:	bf22      	ittt	cs
 8040b90:	1ab6      	subcs	r6, r6, r2
 8040b92:	4675      	movcs	r5, lr
 8040b94:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8040b98:	ea55 0e06 	orrs.w	lr, r5, r6
 8040b9c:	d018      	beq.n	8040bd0 <__aeabi_ddiv+0x114>
 8040b9e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8040ba2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8040ba6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8040baa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8040bae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8040bb2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8040bb6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8040bba:	d1c0      	bne.n	8040b3e <__aeabi_ddiv+0x82>
 8040bbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bc0:	d10b      	bne.n	8040bda <__aeabi_ddiv+0x11e>
 8040bc2:	ea41 0100 	orr.w	r1, r1, r0
 8040bc6:	f04f 0000 	mov.w	r0, #0
 8040bca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8040bce:	e7b6      	b.n	8040b3e <__aeabi_ddiv+0x82>
 8040bd0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bd4:	bf04      	itt	eq
 8040bd6:	4301      	orreq	r1, r0
 8040bd8:	2000      	moveq	r0, #0
 8040bda:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8040bde:	bf88      	it	hi
 8040be0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040be4:	f63f aeaf 	bhi.w	8040946 <__aeabi_dmul+0xde>
 8040be8:	ebb5 0c03 	subs.w	ip, r5, r3
 8040bec:	bf04      	itt	eq
 8040bee:	ebb6 0c02 	subseq.w	ip, r6, r2
 8040bf2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040bf6:	f150 0000 	adcs.w	r0, r0, #0
 8040bfa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8040bfe:	bd70      	pop	{r4, r5, r6, pc}
 8040c00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8040c04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8040c08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8040c0c:	bfc2      	ittt	gt
 8040c0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040c12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8040c16:	bd70      	popgt	{r4, r5, r6, pc}
 8040c18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040c1c:	f04f 0e00 	mov.w	lr, #0
 8040c20:	3c01      	subs	r4, #1
 8040c22:	e690      	b.n	8040946 <__aeabi_dmul+0xde>
 8040c24:	ea45 0e06 	orr.w	lr, r5, r6
 8040c28:	e68d      	b.n	8040946 <__aeabi_dmul+0xde>
 8040c2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040c2e:	ea94 0f0c 	teq	r4, ip
 8040c32:	bf08      	it	eq
 8040c34:	ea95 0f0c 	teqeq	r5, ip
 8040c38:	f43f af3b 	beq.w	8040ab2 <__aeabi_dmul+0x24a>
 8040c3c:	ea94 0f0c 	teq	r4, ip
 8040c40:	d10a      	bne.n	8040c58 <__aeabi_ddiv+0x19c>
 8040c42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040c46:	f47f af34 	bne.w	8040ab2 <__aeabi_dmul+0x24a>
 8040c4a:	ea95 0f0c 	teq	r5, ip
 8040c4e:	f47f af25 	bne.w	8040a9c <__aeabi_dmul+0x234>
 8040c52:	4610      	mov	r0, r2
 8040c54:	4619      	mov	r1, r3
 8040c56:	e72c      	b.n	8040ab2 <__aeabi_dmul+0x24a>
 8040c58:	ea95 0f0c 	teq	r5, ip
 8040c5c:	d106      	bne.n	8040c6c <__aeabi_ddiv+0x1b0>
 8040c5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040c62:	f43f aefd 	beq.w	8040a60 <__aeabi_dmul+0x1f8>
 8040c66:	4610      	mov	r0, r2
 8040c68:	4619      	mov	r1, r3
 8040c6a:	e722      	b.n	8040ab2 <__aeabi_dmul+0x24a>
 8040c6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040c70:	bf18      	it	ne
 8040c72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040c76:	f47f aec5 	bne.w	8040a04 <__aeabi_dmul+0x19c>
 8040c7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8040c7e:	f47f af0d 	bne.w	8040a9c <__aeabi_dmul+0x234>
 8040c82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8040c86:	f47f aeeb 	bne.w	8040a60 <__aeabi_dmul+0x1f8>
 8040c8a:	e712      	b.n	8040ab2 <__aeabi_dmul+0x24a>

08040c8c <__gedf2>:
 8040c8c:	f04f 3cff 	mov.w	ip, #4294967295
 8040c90:	e006      	b.n	8040ca0 <__cmpdf2+0x4>
 8040c92:	bf00      	nop

08040c94 <__ledf2>:
 8040c94:	f04f 0c01 	mov.w	ip, #1
 8040c98:	e002      	b.n	8040ca0 <__cmpdf2+0x4>
 8040c9a:	bf00      	nop

08040c9c <__cmpdf2>:
 8040c9c:	f04f 0c01 	mov.w	ip, #1
 8040ca0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8040ca4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040ca8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040cac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040cb0:	bf18      	it	ne
 8040cb2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8040cb6:	d01b      	beq.n	8040cf0 <__cmpdf2+0x54>
 8040cb8:	b001      	add	sp, #4
 8040cba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8040cbe:	bf0c      	ite	eq
 8040cc0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8040cc4:	ea91 0f03 	teqne	r1, r3
 8040cc8:	bf02      	ittt	eq
 8040cca:	ea90 0f02 	teqeq	r0, r2
 8040cce:	2000      	moveq	r0, #0
 8040cd0:	4770      	bxeq	lr
 8040cd2:	f110 0f00 	cmn.w	r0, #0
 8040cd6:	ea91 0f03 	teq	r1, r3
 8040cda:	bf58      	it	pl
 8040cdc:	4299      	cmppl	r1, r3
 8040cde:	bf08      	it	eq
 8040ce0:	4290      	cmpeq	r0, r2
 8040ce2:	bf2c      	ite	cs
 8040ce4:	17d8      	asrcs	r0, r3, #31
 8040ce6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8040cea:	f040 0001 	orr.w	r0, r0, #1
 8040cee:	4770      	bx	lr
 8040cf0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040cf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040cf8:	d102      	bne.n	8040d00 <__cmpdf2+0x64>
 8040cfa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040cfe:	d107      	bne.n	8040d10 <__cmpdf2+0x74>
 8040d00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040d04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040d08:	d1d6      	bne.n	8040cb8 <__cmpdf2+0x1c>
 8040d0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040d0e:	d0d3      	beq.n	8040cb8 <__cmpdf2+0x1c>
 8040d10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8040d14:	4770      	bx	lr
 8040d16:	bf00      	nop

08040d18 <__aeabi_cdrcmple>:
 8040d18:	4684      	mov	ip, r0
 8040d1a:	4610      	mov	r0, r2
 8040d1c:	4662      	mov	r2, ip
 8040d1e:	468c      	mov	ip, r1
 8040d20:	4619      	mov	r1, r3
 8040d22:	4663      	mov	r3, ip
 8040d24:	e000      	b.n	8040d28 <__aeabi_cdcmpeq>
 8040d26:	bf00      	nop

08040d28 <__aeabi_cdcmpeq>:
 8040d28:	b501      	push	{r0, lr}
 8040d2a:	f7ff ffb7 	bl	8040c9c <__cmpdf2>
 8040d2e:	2800      	cmp	r0, #0
 8040d30:	bf48      	it	mi
 8040d32:	f110 0f00 	cmnmi.w	r0, #0
 8040d36:	bd01      	pop	{r0, pc}

08040d38 <__aeabi_dcmpeq>:
 8040d38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d3c:	f7ff fff4 	bl	8040d28 <__aeabi_cdcmpeq>
 8040d40:	bf0c      	ite	eq
 8040d42:	2001      	moveq	r0, #1
 8040d44:	2000      	movne	r0, #0
 8040d46:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d4a:	bf00      	nop

08040d4c <__aeabi_dcmplt>:
 8040d4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d50:	f7ff ffea 	bl	8040d28 <__aeabi_cdcmpeq>
 8040d54:	bf34      	ite	cc
 8040d56:	2001      	movcc	r0, #1
 8040d58:	2000      	movcs	r0, #0
 8040d5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d5e:	bf00      	nop

08040d60 <__aeabi_dcmple>:
 8040d60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d64:	f7ff ffe0 	bl	8040d28 <__aeabi_cdcmpeq>
 8040d68:	bf94      	ite	ls
 8040d6a:	2001      	movls	r0, #1
 8040d6c:	2000      	movhi	r0, #0
 8040d6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d72:	bf00      	nop

08040d74 <__aeabi_dcmpge>:
 8040d74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d78:	f7ff ffce 	bl	8040d18 <__aeabi_cdrcmple>
 8040d7c:	bf94      	ite	ls
 8040d7e:	2001      	movls	r0, #1
 8040d80:	2000      	movhi	r0, #0
 8040d82:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d86:	bf00      	nop

08040d88 <__aeabi_dcmpgt>:
 8040d88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d8c:	f7ff ffc4 	bl	8040d18 <__aeabi_cdrcmple>
 8040d90:	bf34      	ite	cc
 8040d92:	2001      	movcc	r0, #1
 8040d94:	2000      	movcs	r0, #0
 8040d96:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d9a:	bf00      	nop

08040d9c <__aeabi_dcmpun>:
 8040d9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040da0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040da4:	d102      	bne.n	8040dac <__aeabi_dcmpun+0x10>
 8040da6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040daa:	d10a      	bne.n	8040dc2 <__aeabi_dcmpun+0x26>
 8040dac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040db0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040db4:	d102      	bne.n	8040dbc <__aeabi_dcmpun+0x20>
 8040db6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040dba:	d102      	bne.n	8040dc2 <__aeabi_dcmpun+0x26>
 8040dbc:	f04f 0000 	mov.w	r0, #0
 8040dc0:	4770      	bx	lr
 8040dc2:	f04f 0001 	mov.w	r0, #1
 8040dc6:	4770      	bx	lr

08040dc8 <__aeabi_d2iz>:
 8040dc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8040dcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040dd0:	d215      	bcs.n	8040dfe <__aeabi_d2iz+0x36>
 8040dd2:	d511      	bpl.n	8040df8 <__aeabi_d2iz+0x30>
 8040dd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040dd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040ddc:	d912      	bls.n	8040e04 <__aeabi_d2iz+0x3c>
 8040dde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040de2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040de6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040dee:	fa23 f002 	lsr.w	r0, r3, r2
 8040df2:	bf18      	it	ne
 8040df4:	4240      	negne	r0, r0
 8040df6:	4770      	bx	lr
 8040df8:	f04f 0000 	mov.w	r0, #0
 8040dfc:	4770      	bx	lr
 8040dfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040e02:	d105      	bne.n	8040e10 <__aeabi_d2iz+0x48>
 8040e04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8040e08:	bf08      	it	eq
 8040e0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8040e0e:	4770      	bx	lr
 8040e10:	f04f 0000 	mov.w	r0, #0
 8040e14:	4770      	bx	lr
 8040e16:	bf00      	nop

08040e18 <__aeabi_d2uiz>:
 8040e18:	004a      	lsls	r2, r1, #1
 8040e1a:	d211      	bcs.n	8040e40 <__aeabi_d2uiz+0x28>
 8040e1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040e20:	d211      	bcs.n	8040e46 <__aeabi_d2uiz+0x2e>
 8040e22:	d50d      	bpl.n	8040e40 <__aeabi_d2uiz+0x28>
 8040e24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040e28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040e2c:	d40e      	bmi.n	8040e4c <__aeabi_d2uiz+0x34>
 8040e2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040e32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040e36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040e3a:	fa23 f002 	lsr.w	r0, r3, r2
 8040e3e:	4770      	bx	lr
 8040e40:	f04f 0000 	mov.w	r0, #0
 8040e44:	4770      	bx	lr
 8040e46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040e4a:	d102      	bne.n	8040e52 <__aeabi_d2uiz+0x3a>
 8040e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8040e50:	4770      	bx	lr
 8040e52:	f04f 0000 	mov.w	r0, #0
 8040e56:	4770      	bx	lr

08040e58 <__aeabi_ldivmod>:
 8040e58:	b97b      	cbnz	r3, 8040e7a <__aeabi_ldivmod+0x22>
 8040e5a:	b972      	cbnz	r2, 8040e7a <__aeabi_ldivmod+0x22>
 8040e5c:	2900      	cmp	r1, #0
 8040e5e:	bfbe      	ittt	lt
 8040e60:	2000      	movlt	r0, #0
 8040e62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8040e66:	e006      	blt.n	8040e76 <__aeabi_ldivmod+0x1e>
 8040e68:	bf08      	it	eq
 8040e6a:	2800      	cmpeq	r0, #0
 8040e6c:	bf1c      	itt	ne
 8040e6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8040e72:	f04f 30ff 	movne.w	r0, #4294967295
 8040e76:	f000 b9bd 	b.w	80411f4 <__aeabi_idiv0>
 8040e7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8040e7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040e82:	2900      	cmp	r1, #0
 8040e84:	db09      	blt.n	8040e9a <__aeabi_ldivmod+0x42>
 8040e86:	2b00      	cmp	r3, #0
 8040e88:	db1a      	blt.n	8040ec0 <__aeabi_ldivmod+0x68>
 8040e8a:	f000 f84d 	bl	8040f28 <__udivmoddi4>
 8040e8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e96:	b004      	add	sp, #16
 8040e98:	4770      	bx	lr
 8040e9a:	4240      	negs	r0, r0
 8040e9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040ea0:	2b00      	cmp	r3, #0
 8040ea2:	db1b      	blt.n	8040edc <__aeabi_ldivmod+0x84>
 8040ea4:	f000 f840 	bl	8040f28 <__udivmoddi4>
 8040ea8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040eb0:	b004      	add	sp, #16
 8040eb2:	4240      	negs	r0, r0
 8040eb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040eb8:	4252      	negs	r2, r2
 8040eba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040ebe:	4770      	bx	lr
 8040ec0:	4252      	negs	r2, r2
 8040ec2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040ec6:	f000 f82f 	bl	8040f28 <__udivmoddi4>
 8040eca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040ece:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040ed2:	b004      	add	sp, #16
 8040ed4:	4240      	negs	r0, r0
 8040ed6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040eda:	4770      	bx	lr
 8040edc:	4252      	negs	r2, r2
 8040ede:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040ee2:	f000 f821 	bl	8040f28 <__udivmoddi4>
 8040ee6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040eea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040eee:	b004      	add	sp, #16
 8040ef0:	4252      	negs	r2, r2
 8040ef2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040ef6:	4770      	bx	lr

08040ef8 <__aeabi_uldivmod>:
 8040ef8:	b953      	cbnz	r3, 8040f10 <__aeabi_uldivmod+0x18>
 8040efa:	b94a      	cbnz	r2, 8040f10 <__aeabi_uldivmod+0x18>
 8040efc:	2900      	cmp	r1, #0
 8040efe:	bf08      	it	eq
 8040f00:	2800      	cmpeq	r0, #0
 8040f02:	bf1c      	itt	ne
 8040f04:	f04f 31ff 	movne.w	r1, #4294967295
 8040f08:	f04f 30ff 	movne.w	r0, #4294967295
 8040f0c:	f000 b972 	b.w	80411f4 <__aeabi_idiv0>
 8040f10:	f1ad 0c08 	sub.w	ip, sp, #8
 8040f14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040f18:	f000 f806 	bl	8040f28 <__udivmoddi4>
 8040f1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040f20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040f24:	b004      	add	sp, #16
 8040f26:	4770      	bx	lr

08040f28 <__udivmoddi4>:
 8040f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040f2c:	9e08      	ldr	r6, [sp, #32]
 8040f2e:	4604      	mov	r4, r0
 8040f30:	4688      	mov	r8, r1
 8040f32:	2b00      	cmp	r3, #0
 8040f34:	d14b      	bne.n	8040fce <__udivmoddi4+0xa6>
 8040f36:	428a      	cmp	r2, r1
 8040f38:	4615      	mov	r5, r2
 8040f3a:	d967      	bls.n	804100c <__udivmoddi4+0xe4>
 8040f3c:	fab2 f282 	clz	r2, r2
 8040f40:	b14a      	cbz	r2, 8040f56 <__udivmoddi4+0x2e>
 8040f42:	f1c2 0720 	rsb	r7, r2, #32
 8040f46:	fa01 f302 	lsl.w	r3, r1, r2
 8040f4a:	fa20 f707 	lsr.w	r7, r0, r7
 8040f4e:	4095      	lsls	r5, r2
 8040f50:	ea47 0803 	orr.w	r8, r7, r3
 8040f54:	4094      	lsls	r4, r2
 8040f56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040f5a:	0c23      	lsrs	r3, r4, #16
 8040f5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8040f60:	fa1f fc85 	uxth.w	ip, r5
 8040f64:	fb0e 8817 	mls	r8, lr, r7, r8
 8040f68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8040f6c:	fb07 f10c 	mul.w	r1, r7, ip
 8040f70:	4299      	cmp	r1, r3
 8040f72:	d909      	bls.n	8040f88 <__udivmoddi4+0x60>
 8040f74:	18eb      	adds	r3, r5, r3
 8040f76:	f107 30ff 	add.w	r0, r7, #4294967295
 8040f7a:	f080 811b 	bcs.w	80411b4 <__udivmoddi4+0x28c>
 8040f7e:	4299      	cmp	r1, r3
 8040f80:	f240 8118 	bls.w	80411b4 <__udivmoddi4+0x28c>
 8040f84:	3f02      	subs	r7, #2
 8040f86:	442b      	add	r3, r5
 8040f88:	1a5b      	subs	r3, r3, r1
 8040f8a:	b2a4      	uxth	r4, r4
 8040f8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8040f90:	fb0e 3310 	mls	r3, lr, r0, r3
 8040f94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040f98:	fb00 fc0c 	mul.w	ip, r0, ip
 8040f9c:	45a4      	cmp	ip, r4
 8040f9e:	d909      	bls.n	8040fb4 <__udivmoddi4+0x8c>
 8040fa0:	192c      	adds	r4, r5, r4
 8040fa2:	f100 33ff 	add.w	r3, r0, #4294967295
 8040fa6:	f080 8107 	bcs.w	80411b8 <__udivmoddi4+0x290>
 8040faa:	45a4      	cmp	ip, r4
 8040fac:	f240 8104 	bls.w	80411b8 <__udivmoddi4+0x290>
 8040fb0:	3802      	subs	r0, #2
 8040fb2:	442c      	add	r4, r5
 8040fb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8040fb8:	eba4 040c 	sub.w	r4, r4, ip
 8040fbc:	2700      	movs	r7, #0
 8040fbe:	b11e      	cbz	r6, 8040fc8 <__udivmoddi4+0xa0>
 8040fc0:	40d4      	lsrs	r4, r2
 8040fc2:	2300      	movs	r3, #0
 8040fc4:	e9c6 4300 	strd	r4, r3, [r6]
 8040fc8:	4639      	mov	r1, r7
 8040fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040fce:	428b      	cmp	r3, r1
 8040fd0:	d909      	bls.n	8040fe6 <__udivmoddi4+0xbe>
 8040fd2:	2e00      	cmp	r6, #0
 8040fd4:	f000 80eb 	beq.w	80411ae <__udivmoddi4+0x286>
 8040fd8:	2700      	movs	r7, #0
 8040fda:	e9c6 0100 	strd	r0, r1, [r6]
 8040fde:	4638      	mov	r0, r7
 8040fe0:	4639      	mov	r1, r7
 8040fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040fe6:	fab3 f783 	clz	r7, r3
 8040fea:	2f00      	cmp	r7, #0
 8040fec:	d147      	bne.n	804107e <__udivmoddi4+0x156>
 8040fee:	428b      	cmp	r3, r1
 8040ff0:	d302      	bcc.n	8040ff8 <__udivmoddi4+0xd0>
 8040ff2:	4282      	cmp	r2, r0
 8040ff4:	f200 80fa 	bhi.w	80411ec <__udivmoddi4+0x2c4>
 8040ff8:	1a84      	subs	r4, r0, r2
 8040ffa:	eb61 0303 	sbc.w	r3, r1, r3
 8040ffe:	2001      	movs	r0, #1
 8041000:	4698      	mov	r8, r3
 8041002:	2e00      	cmp	r6, #0
 8041004:	d0e0      	beq.n	8040fc8 <__udivmoddi4+0xa0>
 8041006:	e9c6 4800 	strd	r4, r8, [r6]
 804100a:	e7dd      	b.n	8040fc8 <__udivmoddi4+0xa0>
 804100c:	b902      	cbnz	r2, 8041010 <__udivmoddi4+0xe8>
 804100e:	deff      	udf	#255	; 0xff
 8041010:	fab2 f282 	clz	r2, r2
 8041014:	2a00      	cmp	r2, #0
 8041016:	f040 808f 	bne.w	8041138 <__udivmoddi4+0x210>
 804101a:	1b49      	subs	r1, r1, r5
 804101c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8041020:	fa1f f885 	uxth.w	r8, r5
 8041024:	2701      	movs	r7, #1
 8041026:	fbb1 fcfe 	udiv	ip, r1, lr
 804102a:	0c23      	lsrs	r3, r4, #16
 804102c:	fb0e 111c 	mls	r1, lr, ip, r1
 8041030:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8041034:	fb08 f10c 	mul.w	r1, r8, ip
 8041038:	4299      	cmp	r1, r3
 804103a:	d907      	bls.n	804104c <__udivmoddi4+0x124>
 804103c:	18eb      	adds	r3, r5, r3
 804103e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8041042:	d202      	bcs.n	804104a <__udivmoddi4+0x122>
 8041044:	4299      	cmp	r1, r3
 8041046:	f200 80cd 	bhi.w	80411e4 <__udivmoddi4+0x2bc>
 804104a:	4684      	mov	ip, r0
 804104c:	1a59      	subs	r1, r3, r1
 804104e:	b2a3      	uxth	r3, r4
 8041050:	fbb1 f0fe 	udiv	r0, r1, lr
 8041054:	fb0e 1410 	mls	r4, lr, r0, r1
 8041058:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 804105c:	fb08 f800 	mul.w	r8, r8, r0
 8041060:	45a0      	cmp	r8, r4
 8041062:	d907      	bls.n	8041074 <__udivmoddi4+0x14c>
 8041064:	192c      	adds	r4, r5, r4
 8041066:	f100 33ff 	add.w	r3, r0, #4294967295
 804106a:	d202      	bcs.n	8041072 <__udivmoddi4+0x14a>
 804106c:	45a0      	cmp	r8, r4
 804106e:	f200 80b6 	bhi.w	80411de <__udivmoddi4+0x2b6>
 8041072:	4618      	mov	r0, r3
 8041074:	eba4 0408 	sub.w	r4, r4, r8
 8041078:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 804107c:	e79f      	b.n	8040fbe <__udivmoddi4+0x96>
 804107e:	f1c7 0c20 	rsb	ip, r7, #32
 8041082:	40bb      	lsls	r3, r7
 8041084:	fa22 fe0c 	lsr.w	lr, r2, ip
 8041088:	ea4e 0e03 	orr.w	lr, lr, r3
 804108c:	fa01 f407 	lsl.w	r4, r1, r7
 8041090:	fa20 f50c 	lsr.w	r5, r0, ip
 8041094:	fa21 f30c 	lsr.w	r3, r1, ip
 8041098:	ea4f 481e 	mov.w	r8, lr, lsr #16
 804109c:	4325      	orrs	r5, r4
 804109e:	fbb3 f9f8 	udiv	r9, r3, r8
 80410a2:	0c2c      	lsrs	r4, r5, #16
 80410a4:	fb08 3319 	mls	r3, r8, r9, r3
 80410a8:	fa1f fa8e 	uxth.w	sl, lr
 80410ac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80410b0:	fb09 f40a 	mul.w	r4, r9, sl
 80410b4:	429c      	cmp	r4, r3
 80410b6:	fa02 f207 	lsl.w	r2, r2, r7
 80410ba:	fa00 f107 	lsl.w	r1, r0, r7
 80410be:	d90b      	bls.n	80410d8 <__udivmoddi4+0x1b0>
 80410c0:	eb1e 0303 	adds.w	r3, lr, r3
 80410c4:	f109 30ff 	add.w	r0, r9, #4294967295
 80410c8:	f080 8087 	bcs.w	80411da <__udivmoddi4+0x2b2>
 80410cc:	429c      	cmp	r4, r3
 80410ce:	f240 8084 	bls.w	80411da <__udivmoddi4+0x2b2>
 80410d2:	f1a9 0902 	sub.w	r9, r9, #2
 80410d6:	4473      	add	r3, lr
 80410d8:	1b1b      	subs	r3, r3, r4
 80410da:	b2ad      	uxth	r5, r5
 80410dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80410e0:	fb08 3310 	mls	r3, r8, r0, r3
 80410e4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80410e8:	fb00 fa0a 	mul.w	sl, r0, sl
 80410ec:	45a2      	cmp	sl, r4
 80410ee:	d908      	bls.n	8041102 <__udivmoddi4+0x1da>
 80410f0:	eb1e 0404 	adds.w	r4, lr, r4
 80410f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80410f8:	d26b      	bcs.n	80411d2 <__udivmoddi4+0x2aa>
 80410fa:	45a2      	cmp	sl, r4
 80410fc:	d969      	bls.n	80411d2 <__udivmoddi4+0x2aa>
 80410fe:	3802      	subs	r0, #2
 8041100:	4474      	add	r4, lr
 8041102:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8041106:	fba0 8902 	umull	r8, r9, r0, r2
 804110a:	eba4 040a 	sub.w	r4, r4, sl
 804110e:	454c      	cmp	r4, r9
 8041110:	46c2      	mov	sl, r8
 8041112:	464b      	mov	r3, r9
 8041114:	d354      	bcc.n	80411c0 <__udivmoddi4+0x298>
 8041116:	d051      	beq.n	80411bc <__udivmoddi4+0x294>
 8041118:	2e00      	cmp	r6, #0
 804111a:	d069      	beq.n	80411f0 <__udivmoddi4+0x2c8>
 804111c:	ebb1 050a 	subs.w	r5, r1, sl
 8041120:	eb64 0403 	sbc.w	r4, r4, r3
 8041124:	fa04 fc0c 	lsl.w	ip, r4, ip
 8041128:	40fd      	lsrs	r5, r7
 804112a:	40fc      	lsrs	r4, r7
 804112c:	ea4c 0505 	orr.w	r5, ip, r5
 8041130:	e9c6 5400 	strd	r5, r4, [r6]
 8041134:	2700      	movs	r7, #0
 8041136:	e747      	b.n	8040fc8 <__udivmoddi4+0xa0>
 8041138:	f1c2 0320 	rsb	r3, r2, #32
 804113c:	fa20 f703 	lsr.w	r7, r0, r3
 8041140:	4095      	lsls	r5, r2
 8041142:	fa01 f002 	lsl.w	r0, r1, r2
 8041146:	fa21 f303 	lsr.w	r3, r1, r3
 804114a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 804114e:	4338      	orrs	r0, r7
 8041150:	0c01      	lsrs	r1, r0, #16
 8041152:	fbb3 f7fe 	udiv	r7, r3, lr
 8041156:	fa1f f885 	uxth.w	r8, r5
 804115a:	fb0e 3317 	mls	r3, lr, r7, r3
 804115e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8041162:	fb07 f308 	mul.w	r3, r7, r8
 8041166:	428b      	cmp	r3, r1
 8041168:	fa04 f402 	lsl.w	r4, r4, r2
 804116c:	d907      	bls.n	804117e <__udivmoddi4+0x256>
 804116e:	1869      	adds	r1, r5, r1
 8041170:	f107 3cff 	add.w	ip, r7, #4294967295
 8041174:	d22f      	bcs.n	80411d6 <__udivmoddi4+0x2ae>
 8041176:	428b      	cmp	r3, r1
 8041178:	d92d      	bls.n	80411d6 <__udivmoddi4+0x2ae>
 804117a:	3f02      	subs	r7, #2
 804117c:	4429      	add	r1, r5
 804117e:	1acb      	subs	r3, r1, r3
 8041180:	b281      	uxth	r1, r0
 8041182:	fbb3 f0fe 	udiv	r0, r3, lr
 8041186:	fb0e 3310 	mls	r3, lr, r0, r3
 804118a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 804118e:	fb00 f308 	mul.w	r3, r0, r8
 8041192:	428b      	cmp	r3, r1
 8041194:	d907      	bls.n	80411a6 <__udivmoddi4+0x27e>
 8041196:	1869      	adds	r1, r5, r1
 8041198:	f100 3cff 	add.w	ip, r0, #4294967295
 804119c:	d217      	bcs.n	80411ce <__udivmoddi4+0x2a6>
 804119e:	428b      	cmp	r3, r1
 80411a0:	d915      	bls.n	80411ce <__udivmoddi4+0x2a6>
 80411a2:	3802      	subs	r0, #2
 80411a4:	4429      	add	r1, r5
 80411a6:	1ac9      	subs	r1, r1, r3
 80411a8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80411ac:	e73b      	b.n	8041026 <__udivmoddi4+0xfe>
 80411ae:	4637      	mov	r7, r6
 80411b0:	4630      	mov	r0, r6
 80411b2:	e709      	b.n	8040fc8 <__udivmoddi4+0xa0>
 80411b4:	4607      	mov	r7, r0
 80411b6:	e6e7      	b.n	8040f88 <__udivmoddi4+0x60>
 80411b8:	4618      	mov	r0, r3
 80411ba:	e6fb      	b.n	8040fb4 <__udivmoddi4+0x8c>
 80411bc:	4541      	cmp	r1, r8
 80411be:	d2ab      	bcs.n	8041118 <__udivmoddi4+0x1f0>
 80411c0:	ebb8 0a02 	subs.w	sl, r8, r2
 80411c4:	eb69 020e 	sbc.w	r2, r9, lr
 80411c8:	3801      	subs	r0, #1
 80411ca:	4613      	mov	r3, r2
 80411cc:	e7a4      	b.n	8041118 <__udivmoddi4+0x1f0>
 80411ce:	4660      	mov	r0, ip
 80411d0:	e7e9      	b.n	80411a6 <__udivmoddi4+0x27e>
 80411d2:	4618      	mov	r0, r3
 80411d4:	e795      	b.n	8041102 <__udivmoddi4+0x1da>
 80411d6:	4667      	mov	r7, ip
 80411d8:	e7d1      	b.n	804117e <__udivmoddi4+0x256>
 80411da:	4681      	mov	r9, r0
 80411dc:	e77c      	b.n	80410d8 <__udivmoddi4+0x1b0>
 80411de:	3802      	subs	r0, #2
 80411e0:	442c      	add	r4, r5
 80411e2:	e747      	b.n	8041074 <__udivmoddi4+0x14c>
 80411e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80411e8:	442b      	add	r3, r5
 80411ea:	e72f      	b.n	804104c <__udivmoddi4+0x124>
 80411ec:	4638      	mov	r0, r7
 80411ee:	e708      	b.n	8041002 <__udivmoddi4+0xda>
 80411f0:	4637      	mov	r7, r6
 80411f2:	e6e9      	b.n	8040fc8 <__udivmoddi4+0xa0>

080411f4 <__aeabi_idiv0>:
 80411f4:	4770      	bx	lr
 80411f6:	bf00      	nop

080411f8 <init_battery_monitor>:

static ADC_HandleTypeDef hadc_bat_monitor;

// starts and configures the peripherals that are to be used
void init_battery_monitor(ADC_HandleTypeDef *hadc_batt)
{
 80411f8:	b530      	push	{r4, r5, lr}
	hadc_bat_monitor = *hadc_batt;
 80411fa:	4c18      	ldr	r4, [pc, #96]	; (804125c <init_battery_monitor+0x64>)
{
 80411fc:	b085      	sub	sp, #20
	hadc_bat_monitor = *hadc_batt;
 80411fe:	4601      	mov	r1, r0
 8041200:	2248      	movs	r2, #72	; 0x48
 8041202:	4620      	mov	r0, r4
 8041204:	f00f feaa 	bl	8050f5c <memcpy>
  VBAT (PC14) peripheral initialization
  */
static void config_vbat_reader(void)
{

  ADC_ChannelConfTypeDef sConfig = {0};
 8041208:	2210      	movs	r2, #16
 804120a:	2100      	movs	r1, #0
 804120c:	4668      	mov	r0, sp
 804120e:	f00f feb0 	bl	8050f72 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc_bat_monitor.Instance = ADC1;
  hadc_bat_monitor.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8041212:	4a13      	ldr	r2, [pc, #76]	; (8041260 <init_battery_monitor+0x68>)
 8041214:	2300      	movs	r3, #0
  hadc_bat_monitor.Init.Resolution = ADC_RESOLUTION_12B;
  hadc_bat_monitor.Init.ScanConvMode = DISABLE;
  hadc_bat_monitor.Init.ContinuousConvMode = ENABLE;
 8041216:	2501      	movs	r5, #1
  hadc_bat_monitor.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8041218:	e9c4 2300 	strd	r2, r3, [r4]
  hadc_bat_monitor.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc_bat_monitor.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc_bat_monitor.Init.NbrOfConversion = 1;
  hadc_bat_monitor.Init.DMAContinuousRequests = DISABLE;
  hadc_bat_monitor.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  if (HAL_ADC_Init(&hadc_bat_monitor) != HAL_OK)
 804121c:	4620      	mov	r0, r4
  hadc_bat_monitor.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 804121e:	4a11      	ldr	r2, [pc, #68]	; (8041264 <init_battery_monitor+0x6c>)
  hadc_bat_monitor.Init.Resolution = ADC_RESOLUTION_12B;
 8041220:	60a3      	str	r3, [r4, #8]
  hadc_bat_monitor.Init.ScanConvMode = DISABLE;
 8041222:	6123      	str	r3, [r4, #16]
  hadc_bat_monitor.Init.ContinuousConvMode = ENABLE;
 8041224:	7625      	strb	r5, [r4, #24]
  hadc_bat_monitor.Init.DiscontinuousConvMode = DISABLE;
 8041226:	f884 3020 	strb.w	r3, [r4, #32]
  hadc_bat_monitor.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 804122a:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc_bat_monitor.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 804122c:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc_bat_monitor.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 804122e:	60e3      	str	r3, [r4, #12]
  hadc_bat_monitor.Init.NbrOfConversion = 1;
 8041230:	61e5      	str	r5, [r4, #28]
  hadc_bat_monitor.Init.DMAContinuousRequests = DISABLE;
 8041232:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc_bat_monitor.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8041236:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_Init(&hadc_bat_monitor) != HAL_OK)
 8041238:	f002 fc24 	bl	8043a84 <HAL_ADC_Init>
 804123c:	b100      	cbz	r0, 8041240 <init_battery_monitor+0x48>
 804123e:	e7fe      	b.n	804123e <init_battery_monitor+0x46>
  {
    while(1);
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8041240:	230e      	movs	r3, #14
  sConfig.Rank = 1;
 8041242:	e9cd 3500 	strd	r3, r5, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc_bat_monitor, &sConfig) != HAL_OK)
 8041246:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8041248:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc_bat_monitor, &sConfig) != HAL_OK)
 804124a:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 804124c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc_bat_monitor, &sConfig) != HAL_OK)
 804124e:	f002 fda7 	bl	8043da0 <HAL_ADC_ConfigChannel>
 8041252:	b100      	cbz	r0, 8041256 <init_battery_monitor+0x5e>
 8041254:	e7fe      	b.n	8041254 <init_battery_monitor+0x5c>
}
 8041256:	b005      	add	sp, #20
 8041258:	bd30      	pop	{r4, r5, pc}
 804125a:	bf00      	nop
 804125c:	200013fc 	.word	0x200013fc
 8041260:	40012000 	.word	0x40012000
 8041264:	0f000001 	.word	0x0f000001

08041268 <get_battery_voltage>:
{
 8041268:	b510      	push	{r4, lr}
	HAL_ADC_Start(&hadc_bat_monitor);
 804126a:	4c1b      	ldr	r4, [pc, #108]	; (80412d8 <get_battery_voltage+0x70>)
 804126c:	4620      	mov	r0, r4
 804126e:	f002 fcaf 	bl	8043bd0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc_bat_monitor, HAL_MAX_DELAY);
 8041272:	f04f 31ff 	mov.w	r1, #4294967295
 8041276:	4620      	mov	r0, r4
 8041278:	f002 fd3e 	bl	8043cf8 <HAL_ADC_PollForConversion>
	uint16_t adc_return_value = HAL_ADC_GetValue(&hadc_bat_monitor);
 804127c:	4620      	mov	r0, r4
 804127e:	f002 fd8b 	bl	8043d98 <HAL_ADC_GetValue>
	double voltage_on_adc_pin = adc_return_value *  MAX_INPUT_VOLTAGE_ON_ADC / MAX_RESOLUTION_ADC;
 8041282:	b280      	uxth	r0, r0
 8041284:	f7ff fa86 	bl	8040794 <__aeabi_i2d>
 8041288:	a30b      	add	r3, pc, #44	; (adr r3, 80412b8 <get_battery_voltage+0x50>)
 804128a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804128e:	f7ff faeb 	bl	8040868 <__aeabi_dmul>
 8041292:	a30b      	add	r3, pc, #44	; (adr r3, 80412c0 <get_battery_voltage+0x58>)
 8041294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8041298:	f7ff fc10 	bl	8040abc <__aeabi_ddiv>
	double battery_voltage = (VOLTAGE_DIVIDER_RATIO * voltage_on_adc_pin) - OFFSET;
 804129c:	a30a      	add	r3, pc, #40	; (adr r3, 80412c8 <get_battery_voltage+0x60>)
 804129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80412a2:	f7ff fae1 	bl	8040868 <__aeabi_dmul>
 80412a6:	a30a      	add	r3, pc, #40	; (adr r3, 80412d0 <get_battery_voltage+0x68>)
 80412a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80412ac:	f7ff f924 	bl	80404f8 <__aeabi_dsub>
}
 80412b0:	ec41 0b10 	vmov	d0, r0, r1
 80412b4:	bd10      	pop	{r4, pc}
 80412b6:	bf00      	nop
 80412b8:	66666666 	.word	0x66666666
 80412bc:	400a6666 	.word	0x400a6666
 80412c0:	00000000 	.word	0x00000000
 80412c4:	40affe00 	.word	0x40affe00
 80412c8:	b851eb85 	.word	0xb851eb85
 80412cc:	3ff7851e 	.word	0x3ff7851e
 80412d0:	9999999a 	.word	0x9999999a
 80412d4:	3fb99999 	.word	0x3fb99999
 80412d8:	200013fc 	.word	0x200013fc

080412dc <assert_version>:
		return true;
	return false;
}

bool assert_version(uint8_t major_version, uint8_t minor_version, uint8_t patch_version){
	if(MAJOR_FIRMWARE_VERSION == major_version){ // Criar define para posições da versão
 80412dc:	2801      	cmp	r0, #1
 80412de:	d106      	bne.n	80412ee <assert_version+0x12>
		if (MINOR_FIRMWARE_VERSION == minor_version){
 80412e0:	2901      	cmp	r1, #1
 80412e2:	d104      	bne.n	80412ee <assert_version+0x12>
			if (PATCH_FIRMWARE_VERSION < patch_version){
 80412e4:	2a01      	cmp	r2, #1
 80412e6:	bf94      	ite	ls
 80412e8:	2000      	movls	r0, #0
 80412ea:	2001      	movhi	r0, #1
 80412ec:	4770      	bx	lr
		}
		else if(MINOR_FIRMWARE_VERSION < minor_version){
			return true;
		}
	}
	else if (MAJOR_FIRMWARE_VERSION < major_version){
 80412ee:	bf8c      	ite	hi
 80412f0:	2001      	movhi	r0, #1
 80412f2:	2000      	movls	r0, #0
		return true;
	}
	return false;
}
 80412f4:	4770      	bx	lr
	...

080412f8 <ble_handler>:


int ble_handler(uint8_t *message)
{
 80412f8:	b508      	push	{r3, lr}
	switch (message[1]) {
 80412fa:	7842      	ldrb	r2, [r0, #1]
 80412fc:	2a21      	cmp	r2, #33	; 0x21
{
 80412fe:	4603      	mov	r3, r0
	switch (message[1]) {
 8041300:	d007      	beq.n	8041312 <ble_handler+0x1a>
 8041302:	2a22      	cmp	r2, #34	; 0x22
 8041304:	d00d      	beq.n	8041322 <ble_handler+0x2a>
 8041306:	2a20      	cmp	r2, #32
 8041308:	d109      	bne.n	804131e <ble_handler+0x26>
		case REQUEST_DEVICE_TYPE:
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
			break;

		case REQUEST_FIRMWARE_VERSION:
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_firmware_version_buffer, sizeof(answer_firmware_version_buffer), 100);
 804130a:	2364      	movs	r3, #100	; 0x64
 804130c:	2206      	movs	r2, #6
 804130e:	4912      	ldr	r1, [pc, #72]	; (8041358 <ble_handler+0x60>)
 8041310:	e002      	b.n	8041318 <ble_handler+0x20>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
 8041312:	4912      	ldr	r1, [pc, #72]	; (804135c <ble_handler+0x64>)
 8041314:	2364      	movs	r3, #100	; 0x64
 8041316:	2204      	movs	r2, #4
				{
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
				}
			}
			else{
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041318:	4811      	ldr	r0, [pc, #68]	; (8041360 <ble_handler+0x68>)
 804131a:	f006 f835 	bl	8047388 <HAL_UART_Transmit>
			break;
/*********************************************************************************************************************************/
	}

	return 0;
}
 804131e:	2000      	movs	r0, #0
 8041320:	bd08      	pop	{r3, pc}
			if(assert_version(message[2], message[3], message[4])){
 8041322:	7902      	ldrb	r2, [r0, #4]
 8041324:	78c1      	ldrb	r1, [r0, #3]
 8041326:	7880      	ldrb	r0, [r0, #2]
 8041328:	f7ff ffd8 	bl	80412dc <assert_version>
 804132c:	b178      	cbz	r0, 804134e <ble_handler+0x56>
	if (DEVICE_TYPE == device_type)
 804132e:	795b      	ldrb	r3, [r3, #5]
 8041330:	2b01      	cmp	r3, #1
 8041332:	d108      	bne.n	8041346 <ble_handler+0x4e>
					flags_ble.update_mode = SET;
 8041334:	4a0b      	ldr	r2, [pc, #44]	; (8041364 <ble_handler+0x6c>)
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 8041336:	490c      	ldr	r1, [pc, #48]	; (8041368 <ble_handler+0x70>)
					flags_ble.update_mode = SET;
 8041338:	7813      	ldrb	r3, [r2, #0]
 804133a:	f043 0310 	orr.w	r3, r3, #16
 804133e:	7013      	strb	r3, [r2, #0]
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 8041340:	2364      	movs	r3, #100	; 0x64
 8041342:	2203      	movs	r2, #3
 8041344:	e7e8      	b.n	8041318 <ble_handler+0x20>
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
 8041346:	2364      	movs	r3, #100	; 0x64
 8041348:	2203      	movs	r2, #3
 804134a:	4908      	ldr	r1, [pc, #32]	; (804136c <ble_handler+0x74>)
 804134c:	e7e4      	b.n	8041318 <ble_handler+0x20>
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 804134e:	2364      	movs	r3, #100	; 0x64
 8041350:	2203      	movs	r2, #3
 8041352:	4907      	ldr	r1, [pc, #28]	; (8041370 <ble_handler+0x78>)
 8041354:	e7e0      	b.n	8041318 <ble_handler+0x20>
 8041356:	bf00      	nop
 8041358:	20001004 	.word	0x20001004
 804135c:	20001000 	.word	0x20001000
 8041360:	20003dd4 	.word	0x20003dd4
 8041364:	20003dd0 	.word	0x20003dd0
 8041368:	2000100a 	.word	0x2000100a
 804136c:	2000100d 	.word	0x2000100d
 8041370:	20001010 	.word	0x20001010

08041374 <ble_config>:

void ble_config(void) {
 8041374:	b510      	push	{r4, lr}
 8041376:	b08a      	sub	sp, #40	; 0x28
	uint8_t setName[26] = {0};
	uint8_t name_Id[4] = {0};
	uint16_t dev_addr = LORAWAN_DEVICE_ADDRESS;//0x0002
	uint8_t hex[4] = {0};
 8041378:	ac0a      	add	r4, sp, #40	; 0x28
	uint8_t setName[26] = {0};
 804137a:	221a      	movs	r2, #26
 804137c:	2100      	movs	r1, #0
 804137e:	a803      	add	r0, sp, #12
 8041380:	f00f fdf7 	bl	8050f72 <memset>
	uint8_t name_Id[4] = {0};
 8041384:	2300      	movs	r3, #0
	uint8_t hex[4] = {0};
 8041386:	f844 3d20 	str.w	r3, [r4, #-32]!
	sprintf((char*)hex, "%x", dev_addr);//2
 804138a:	2202      	movs	r2, #2
 804138c:	4921      	ldr	r1, [pc, #132]	; (8041414 <ble_config+0xa0>)
	uint8_t name_Id[4] = {0};
 804138e:	9301      	str	r3, [sp, #4]
	sprintf((char*)hex, "%x", dev_addr);//2
 8041390:	4620      	mov	r0, r4
 8041392:	f010 fb7d 	bl	8051a90 <siprintf>
	uint8_t lenght = strlen((char*)hex);
 8041396:	4620      	mov	r0, r4
 8041398:	f7ff f852 	bl	8040440 <strlen>

	switch(lenght) {
 804139c:	b2c0      	uxtb	r0, r0
 804139e:	3801      	subs	r0, #1
 80413a0:	2803      	cmp	r0, #3
 80413a2:	d808      	bhi.n	80413b6 <ble_config+0x42>
 80413a4:	e8df f000 	tbb	[pc, r0]
 80413a8:	302d2a02 	.word	0x302d2a02
	case 1:
		sprintf((char*)name_Id, "000%s", hex);
 80413ac:	491a      	ldr	r1, [pc, #104]	; (8041418 <ble_config+0xa4>)
 80413ae:	4622      	mov	r2, r4
		break;
	case 2:
		sprintf((char*)name_Id, "00%s", hex);
 80413b0:	a801      	add	r0, sp, #4
 80413b2:	f010 fb6d 	bl	8051a90 <siprintf>
	default:
		break;
	}

	/* Set Baudrate	*/
	HAL_UART_Transmit(&huart1, (uint8_t *)BAUD_9600, sizeof(BAUD_9600)-1, 100);
 80413b6:	2364      	movs	r3, #100	; 0x64
 80413b8:	2208      	movs	r2, #8
 80413ba:	4918      	ldr	r1, [pc, #96]	; (804141c <ble_config+0xa8>)
 80413bc:	4818      	ldr	r0, [pc, #96]	; (8041420 <ble_config+0xac>)
 80413be:	f005 ffe3 	bl	8047388 <HAL_UART_Transmit>
	HAL_Delay(400);
 80413c2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80413c6:	f00e fe91 	bl	80500ec <HAL_Delay>

	/* Set Ble name	*/
	switch(DEVICE_TYPE) {
	case WEATHERSTATION:
		strcat(strcpy((char*)setName, WEATHERSTATION_NAME), (char*)name_Id);
 80413ca:	4916      	ldr	r1, [pc, #88]	; (8041424 <ble_config+0xb0>)
 80413cc:	a803      	add	r0, sp, #12
 80413ce:	f010 fb8e 	bl	8051aee <strcpy>
 80413d2:	a901      	add	r1, sp, #4
 80413d4:	f010 fb7c 	bl	8051ad0 <strcat>
		HAL_UART_Transmit(&huart1, (uint8_t *)setName, sizeof(setName)-8, 200);
 80413d8:	a903      	add	r1, sp, #12
 80413da:	23c8      	movs	r3, #200	; 0xc8
 80413dc:	2212      	movs	r2, #18
 80413de:	4810      	ldr	r0, [pc, #64]	; (8041420 <ble_config+0xac>)
 80413e0:	f005 ffd2 	bl	8047388 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)setName, sizeof(setName)-2, 200);
		break;
	default:
		break;
	}
	HAL_Delay(400);
 80413e4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80413e8:	f00e fe80 	bl	80500ec <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t *)"AT+ROLE0", sizeof("AT+ROLE0")-1, 200);
 80413ec:	23c8      	movs	r3, #200	; 0xc8
 80413ee:	2208      	movs	r2, #8
 80413f0:	490d      	ldr	r1, [pc, #52]	; (8041428 <ble_config+0xb4>)
 80413f2:	480b      	ldr	r0, [pc, #44]	; (8041420 <ble_config+0xac>)
 80413f4:	f005 ffc8 	bl	8047388 <HAL_UART_Transmit>

}
 80413f8:	b00a      	add	sp, #40	; 0x28
 80413fa:	bd10      	pop	{r4, pc}
		sprintf((char*)name_Id, "00%s", hex);
 80413fc:	4622      	mov	r2, r4
 80413fe:	490b      	ldr	r1, [pc, #44]	; (804142c <ble_config+0xb8>)
 8041400:	e7d6      	b.n	80413b0 <ble_config+0x3c>
		sprintf((char*)name_Id, "0%s", hex);
 8041402:	4622      	mov	r2, r4
 8041404:	490a      	ldr	r1, [pc, #40]	; (8041430 <ble_config+0xbc>)
 8041406:	e7d3      	b.n	80413b0 <ble_config+0x3c>
		sprintf((char*)name_Id, "%s", hex);
 8041408:	4621      	mov	r1, r4
 804140a:	a801      	add	r0, sp, #4
 804140c:	f010 fb6f 	bl	8051aee <strcpy>
		break;
 8041410:	e7d1      	b.n	80413b6 <ble_config+0x42>
 8041412:	bf00      	nop
 8041414:	08054670 	.word	0x08054670
 8041418:	08054673 	.word	0x08054673
 804141c:	08054679 	.word	0x08054679
 8041420:	20003dd4 	.word	0x20003dd4
 8041424:	08054682 	.word	0x08054682
 8041428:	08054691 	.word	0x08054691
 804142c:	08054674 	.word	0x08054674
 8041430:	08054675 	.word	0x08054675

08041434 <MX_USART1_UART_Init>:
  * @retval None
  */
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8041434:	480b      	ldr	r0, [pc, #44]	; (8041464 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 8041436:	4a0c      	ldr	r2, [pc, #48]	; (8041468 <MX_USART1_UART_Init+0x34>)
{
 8041438:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 804143a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 804143e:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8041442:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8041444:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8041446:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 804144a:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 804144c:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8041450:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8041452:	f005 ff53 	bl	80472fc <HAL_UART_Init>
 8041456:	b118      	cbz	r0, 8041460 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8041458:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 804145c:	f00d bafe 	b.w	804ea5c <Error_Handler>
}
 8041460:	bd08      	pop	{r3, pc}
 8041462:	bf00      	nop
 8041464:	20003dd4 	.word	0x20003dd4
 8041468:	40011000 	.word	0x40011000

0804146c <Ble_Init_GPIO>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void Ble_Init_GPIO(void)
{
 804146c:	b530      	push	{r4, r5, lr}
 804146e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041470:	2214      	movs	r2, #20
 8041472:	2100      	movs	r1, #0
 8041474:	a803      	add	r0, sp, #12
 8041476:	f00f fd7c 	bl	8050f72 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 804147a:	2400      	movs	r4, #0
 804147c:	4b18      	ldr	r3, [pc, #96]	; (80414e0 <Ble_Init_GPIO+0x74>)
 804147e:	9401      	str	r4, [sp, #4]
 8041480:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 8041482:	4d18      	ldr	r5, [pc, #96]	; (80414e4 <Ble_Init_GPIO+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8041484:	f042 0201 	orr.w	r2, r2, #1
 8041488:	631a      	str	r2, [r3, #48]	; 0x30
 804148a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804148c:	f002 0201 	and.w	r2, r2, #1
 8041490:	9201      	str	r2, [sp, #4]
 8041492:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8041494:	9402      	str	r4, [sp, #8]
 8041496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041498:	f042 0202 	orr.w	r2, r2, #2
 804149c:	631a      	str	r2, [r3, #48]	; 0x30
 804149e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80414a0:	f003 0302 	and.w	r3, r3, #2
 80414a4:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 80414a6:	4628      	mov	r0, r5
 80414a8:	2201      	movs	r2, #1
 80414aa:	f44f 7180 	mov.w	r1, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80414ae:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 80414b0:	f003 fa86 	bl	80449c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_BRK_Pin */
  GPIO_InitStruct.Pin = BLE_BRK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80414b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80414b8:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 80414ba:	a903      	add	r1, sp, #12
 80414bc:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80414be:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80414c2:	e9cd 3405 	strd	r3, r4, [sp, #20]
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 80414c6:	f003 f907 	bl	80446d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STATE_Pin */
  GPIO_InitStruct.Pin = BLE_STATE_Pin;
 80414ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 80414ce:	a903      	add	r1, sp, #12
 80414d0:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80414d2:	e9cd 3403 	strd	r3, r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80414d6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 80414d8:	f003 f8fe 	bl	80446d8 <HAL_GPIO_Init>

}
 80414dc:	b009      	add	sp, #36	; 0x24
 80414de:	bd30      	pop	{r4, r5, pc}
 80414e0:	40023800 	.word	0x40023800
 80414e4:	40020000 	.word	0x40020000

080414e8 <read_data>:
		return false;

}

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 80414e8:	b530      	push	{r4, r5, lr}
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80414ea:	8c84      	ldrh	r4, [r0, #36]	; 0x24
		uint8_t len) {
 80414ec:	b085      	sub	sp, #20
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80414ee:	f241 3588 	movw	r5, #5000	; 0x1388
 80414f2:	e9cd 3501 	strd	r3, r5, [sp, #4]
	tx_buff = (dev->addr << 1);
 80414f6:	0064      	lsls	r4, r4, #1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80414f8:	9200      	str	r2, [sp, #0]
 80414fa:	b2a4      	uxth	r4, r4
 80414fc:	460a      	mov	r2, r1
 80414fe:	2301      	movs	r3, #1
 8041500:	4621      	mov	r1, r4
 8041502:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8041504:	f003 fd7e 	bl	8045004 <HAL_I2C_Mem_Read>
		return 0;
	else
		return 1;

}
 8041508:	3000      	adds	r0, #0
 804150a:	bf18      	it	ne
 804150c:	2001      	movne	r0, #1
 804150e:	b005      	add	sp, #20
 8041510:	bd30      	pop	{r4, r5, pc}

08041512 <read_register16>:
static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8041512:	b530      	push	{r4, r5, lr}
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8041514:	2302      	movs	r3, #2
static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8041516:	b087      	sub	sp, #28
	tx_buff = (dev->addr << 1);
 8041518:	8c84      	ldrh	r4, [r0, #36]	; 0x24
static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 804151a:	4615      	mov	r5, r2
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 804151c:	f241 3288 	movw	r2, #5000	; 0x1388
 8041520:	e9cd 3201 	strd	r3, r2, [sp, #4]
	tx_buff = (dev->addr << 1);
 8041524:	0064      	lsls	r4, r4, #1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8041526:	ab05      	add	r3, sp, #20
 8041528:	9300      	str	r3, [sp, #0]
 804152a:	b2a4      	uxth	r4, r4
 804152c:	460a      	mov	r2, r1
 804152e:	2301      	movs	r3, #1
 8041530:	4621      	mov	r1, r4
 8041532:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8041534:	f003 fd66 	bl	8045004 <HAL_I2C_Mem_Read>
 8041538:	b948      	cbnz	r0, 804154e <read_register16+0x3c>
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 804153a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 804153e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8041542:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8041546:	802b      	strh	r3, [r5, #0]
		return true;
 8041548:	2001      	movs	r0, #1
}
 804154a:	b007      	add	sp, #28
 804154c:	bd30      	pop	{r4, r5, pc}
		return false;
 804154e:	2000      	movs	r0, #0
 8041550:	e7fb      	b.n	804154a <read_register16+0x38>

08041552 <write_register8>:
	}

	return false;
}

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8041552:	b530      	push	{r4, r5, lr}
 8041554:	b087      	sub	sp, #28
 8041556:	ad06      	add	r5, sp, #24
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 8041558:	8c84      	ldrh	r4, [r0, #36]	; 0x24
static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 804155a:	f805 2d01 	strb.w	r2, [r5, #-1]!

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 804155e:	2301      	movs	r3, #1
 8041560:	f242 7210 	movw	r2, #10000	; 0x2710
 8041564:	e9cd 3201 	strd	r3, r2, [sp, #4]
	tx_buff = (dev->addr << 1);
 8041568:	0064      	lsls	r4, r4, #1
	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 804156a:	9500      	str	r5, [sp, #0]
 804156c:	b2a4      	uxth	r4, r4
 804156e:	460a      	mov	r2, r1
 8041570:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8041572:	4621      	mov	r1, r4
 8041574:	f003 fcb6 	bl	8044ee4 <HAL_I2C_Mem_Write>
		return false;
	else
		return true;
}
 8041578:	3000      	adds	r0, #0
 804157a:	bf18      	it	ne
 804157c:	2001      	movne	r0, #1
 804157e:	b007      	add	sp, #28
 8041580:	bd30      	pop	{r4, r5, pc}

08041582 <bmp280_init_default_params>:
	params->mode = BMP280_MODE_NORMAL;
 8041582:	2303      	movs	r3, #3
	params->filter = BMP280_FILTER_OFF;
 8041584:	2200      	movs	r2, #0
	params->mode = BMP280_MODE_NORMAL;
 8041586:	7003      	strb	r3, [r0, #0]
	params->filter = BMP280_FILTER_OFF;
 8041588:	7042      	strb	r2, [r0, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 804158a:	7083      	strb	r3, [r0, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 804158c:	70c3      	strb	r3, [r0, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 804158e:	7103      	strb	r3, [r0, #4]
	params->standby = BMP280_STANDBY_250;
 8041590:	7143      	strb	r3, [r0, #5]
}
 8041592:	4770      	bx	lr

08041594 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {

	if (dev->addr != BMP280_I2C_ADDRESS_0
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8041594:	8c83      	ldrh	r3, [r0, #36]	; 0x24
	if (dev->addr != BMP280_I2C_ADDRESS_0
 8041596:	3b76      	subs	r3, #118	; 0x76
 8041598:	2b01      	cmp	r3, #1
bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 804159a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 804159c:	4604      	mov	r4, r0
 804159e:	460e      	mov	r6, r1
	if (dev->addr != BMP280_I2C_ADDRESS_0
 80415a0:	d902      	bls.n	80415a8 <bmp280_init+0x14>
	if (!read_calibration_data(dev)) {
		return false;
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
		return false;
 80415a2:	2000      	movs	r0, #0
	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
		return false;
	}

	return true;
}
 80415a4:	b002      	add	sp, #8
 80415a6:	bd70      	pop	{r4, r5, r6, pc}
	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 80415a8:	2301      	movs	r3, #1
 80415aa:	f100 0232 	add.w	r2, r0, #50	; 0x32
 80415ae:	21d0      	movs	r1, #208	; 0xd0
 80415b0:	f7ff ff9a 	bl	80414e8 <read_data>
 80415b4:	2800      	cmp	r0, #0
 80415b6:	d1f4      	bne.n	80415a2 <bmp280_init+0xe>
	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 80415b8:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80415bc:	2b58      	cmp	r3, #88	; 0x58
 80415be:	d001      	beq.n	80415c4 <bmp280_init+0x30>
 80415c0:	2b60      	cmp	r3, #96	; 0x60
 80415c2:	d1ee      	bne.n	80415a2 <bmp280_init+0xe>
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 80415c4:	22b6      	movs	r2, #182	; 0xb6
 80415c6:	21e0      	movs	r1, #224	; 0xe0
 80415c8:	4620      	mov	r0, r4
 80415ca:	f7ff ffc2 	bl	8041552 <write_register8>
 80415ce:	2800      	cmp	r0, #0
 80415d0:	d1e7      	bne.n	80415a2 <bmp280_init+0xe>
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 80415d2:	2301      	movs	r3, #1
 80415d4:	f10d 0206 	add.w	r2, sp, #6
 80415d8:	21f3      	movs	r1, #243	; 0xf3
 80415da:	4620      	mov	r0, r4
 80415dc:	f7ff ff84 	bl	80414e8 <read_data>
 80415e0:	2800      	cmp	r0, #0
 80415e2:	d1f6      	bne.n	80415d2 <bmp280_init+0x3e>
				&& (status & 1) == 0)
 80415e4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80415e8:	07db      	lsls	r3, r3, #31
 80415ea:	d4f2      	bmi.n	80415d2 <bmp280_init+0x3e>
	if (read_register16(dev, 0x88, &dev->dig_T1)
 80415ec:	4622      	mov	r2, r4
 80415ee:	2188      	movs	r1, #136	; 0x88
 80415f0:	4620      	mov	r0, r4
 80415f2:	f7ff ff8e 	bl	8041512 <read_register16>
 80415f6:	2800      	cmp	r0, #0
 80415f8:	d0d3      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80415fa:	1ca2      	adds	r2, r4, #2
 80415fc:	218a      	movs	r1, #138	; 0x8a
 80415fe:	4620      	mov	r0, r4
 8041600:	f7ff ff87 	bl	8041512 <read_register16>
 8041604:	2800      	cmp	r0, #0
 8041606:	d0cc      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8041608:	1d22      	adds	r2, r4, #4
 804160a:	218c      	movs	r1, #140	; 0x8c
 804160c:	4620      	mov	r0, r4
 804160e:	f7ff ff80 	bl	8041512 <read_register16>
 8041612:	2800      	cmp	r0, #0
 8041614:	d0c5      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8041616:	1da2      	adds	r2, r4, #6
 8041618:	218e      	movs	r1, #142	; 0x8e
 804161a:	4620      	mov	r0, r4
 804161c:	f7ff ff79 	bl	8041512 <read_register16>
 8041620:	2800      	cmp	r0, #0
 8041622:	d0be      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8041624:	f104 0208 	add.w	r2, r4, #8
 8041628:	2190      	movs	r1, #144	; 0x90
 804162a:	4620      	mov	r0, r4
 804162c:	f7ff ff71 	bl	8041512 <read_register16>
 8041630:	2800      	cmp	r0, #0
 8041632:	d0b6      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8041634:	f104 020a 	add.w	r2, r4, #10
 8041638:	2192      	movs	r1, #146	; 0x92
 804163a:	4620      	mov	r0, r4
 804163c:	f7ff ff69 	bl	8041512 <read_register16>
 8041640:	2800      	cmp	r0, #0
 8041642:	d0ae      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8041644:	f104 020c 	add.w	r2, r4, #12
 8041648:	2194      	movs	r1, #148	; 0x94
 804164a:	4620      	mov	r0, r4
 804164c:	f7ff ff61 	bl	8041512 <read_register16>
 8041650:	2800      	cmp	r0, #0
 8041652:	d0a6      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8041654:	f104 020e 	add.w	r2, r4, #14
 8041658:	2196      	movs	r1, #150	; 0x96
 804165a:	4620      	mov	r0, r4
 804165c:	f7ff ff59 	bl	8041512 <read_register16>
 8041660:	2800      	cmp	r0, #0
 8041662:	d09e      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8041664:	f104 0210 	add.w	r2, r4, #16
 8041668:	2198      	movs	r1, #152	; 0x98
 804166a:	4620      	mov	r0, r4
 804166c:	f7ff ff51 	bl	8041512 <read_register16>
 8041670:	2800      	cmp	r0, #0
 8041672:	d096      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8041674:	f104 0212 	add.w	r2, r4, #18
 8041678:	219a      	movs	r1, #154	; 0x9a
 804167a:	4620      	mov	r0, r4
 804167c:	f7ff ff49 	bl	8041512 <read_register16>
 8041680:	2800      	cmp	r0, #0
 8041682:	d08e      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8041684:	f104 0214 	add.w	r2, r4, #20
 8041688:	219c      	movs	r1, #156	; 0x9c
 804168a:	4620      	mov	r0, r4
 804168c:	f7ff ff41 	bl	8041512 <read_register16>
 8041690:	2800      	cmp	r0, #0
 8041692:	d086      	beq.n	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0x9e,
 8041694:	f104 0216 	add.w	r2, r4, #22
 8041698:	219e      	movs	r1, #158	; 0x9e
 804169a:	4620      	mov	r0, r4
 804169c:	f7ff ff39 	bl	8041512 <read_register16>
 80416a0:	2800      	cmp	r0, #0
 80416a2:	f43f af7e 	beq.w	80415a2 <bmp280_init+0xe>
	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 80416a6:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80416aa:	2b60      	cmp	r3, #96	; 0x60
 80416ac:	d144      	bne.n	8041738 <bmp280_init+0x1a4>
	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80416ae:	2301      	movs	r3, #1
 80416b0:	f104 0218 	add.w	r2, r4, #24
 80416b4:	21a1      	movs	r1, #161	; 0xa1
 80416b6:	4620      	mov	r0, r4
 80416b8:	f7ff ff16 	bl	80414e8 <read_data>
 80416bc:	2800      	cmp	r0, #0
 80416be:	f47f af70 	bne.w	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80416c2:	f104 021a 	add.w	r2, r4, #26
 80416c6:	21e1      	movs	r1, #225	; 0xe1
 80416c8:	4620      	mov	r0, r4
 80416ca:	f7ff ff22 	bl	8041512 <read_register16>
 80416ce:	2800      	cmp	r0, #0
 80416d0:	f43f af67 	beq.w	80415a2 <bmp280_init+0xe>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 80416d4:	2301      	movs	r3, #1
 80416d6:	f104 021c 	add.w	r2, r4, #28
 80416da:	21e3      	movs	r1, #227	; 0xe3
 80416dc:	4620      	mov	r0, r4
 80416de:	f7ff ff03 	bl	80414e8 <read_data>
 80416e2:	2800      	cmp	r0, #0
 80416e4:	f47f af5d 	bne.w	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0xe4, &h4)
 80416e8:	aa01      	add	r2, sp, #4
 80416ea:	21e4      	movs	r1, #228	; 0xe4
 80416ec:	4620      	mov	r0, r4
 80416ee:	f7ff ff10 	bl	8041512 <read_register16>
 80416f2:	2800      	cmp	r0, #0
 80416f4:	f43f af55 	beq.w	80415a2 <bmp280_init+0xe>
			&& read_register16(dev, 0xe5, &h5)
 80416f8:	f10d 0206 	add.w	r2, sp, #6
 80416fc:	21e5      	movs	r1, #229	; 0xe5
 80416fe:	4620      	mov	r0, r4
 8041700:	f7ff ff07 	bl	8041512 <read_register16>
 8041704:	2800      	cmp	r0, #0
 8041706:	f43f af4c 	beq.w	80415a2 <bmp280_init+0xe>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 804170a:	2301      	movs	r3, #1
 804170c:	f104 0222 	add.w	r2, r4, #34	; 0x22
 8041710:	21e7      	movs	r1, #231	; 0xe7
 8041712:	4620      	mov	r0, r4
 8041714:	f7ff fee8 	bl	80414e8 <read_data>
 8041718:	2800      	cmp	r0, #0
 804171a:	f47f af42 	bne.w	80415a2 <bmp280_init+0xe>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 804171e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8041722:	0113      	lsls	r3, r2, #4
 8041724:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8041728:	f3c2 2203 	ubfx	r2, r2, #8, #4
 804172c:	4313      	orrs	r3, r2
 804172e:	83e3      	strh	r3, [r4, #30]
		dev->dig_H5 = h5 >> 4;
 8041730:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8041734:	091b      	lsrs	r3, r3, #4
 8041736:	8423      	strh	r3, [r4, #32]
	uint8_t config = (params->standby << 5) | (params->filter << 2);
 8041738:	7872      	ldrb	r2, [r6, #1]
 804173a:	7973      	ldrb	r3, [r6, #5]
 804173c:	0092      	lsls	r2, r2, #2
 804173e:	ea42 1243 	orr.w	r2, r2, r3, lsl #5
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8041742:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 8041746:	21f5      	movs	r1, #245	; 0xf5
 8041748:	4620      	mov	r0, r4
 804174a:	f7ff ff02 	bl	8041552 <write_register8>
 804174e:	2800      	cmp	r0, #0
 8041750:	f47f af27 	bne.w	80415a2 <bmp280_init+0xe>
	if (params->mode == BMP280_MODE_FORCED) {
 8041754:	7833      	ldrb	r3, [r6, #0]
			| (params->oversampling_pressure << 2) | (params->mode);
 8041756:	78b5      	ldrb	r5, [r6, #2]
	if (params->mode == BMP280_MODE_FORCED) {
 8041758:	2b01      	cmp	r3, #1
	uint8_t ctrl = (params->oversampling_temperature << 5)
 804175a:	78f3      	ldrb	r3, [r6, #3]
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 804175c:	bf08      	it	eq
 804175e:	7030      	strbeq	r0, [r6, #0]
			| (params->oversampling_pressure << 2) | (params->mode);
 8041760:	00ad      	lsls	r5, r5, #2
 8041762:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
 8041766:	7833      	ldrb	r3, [r6, #0]
 8041768:	431d      	orrs	r5, r3
	if (dev->id == BME280_CHIP_ID) {
 804176a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 804176e:	2b60      	cmp	r3, #96	; 0x60
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8041770:	b2ed      	uxtb	r5, r5
	if (dev->id == BME280_CHIP_ID) {
 8041772:	d008      	beq.n	8041786 <bmp280_init+0x1f2>
	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8041774:	462a      	mov	r2, r5
 8041776:	21f4      	movs	r1, #244	; 0xf4
 8041778:	4620      	mov	r0, r4
 804177a:	f7ff feea 	bl	8041552 <write_register8>
 804177e:	fab0 f080 	clz	r0, r0
 8041782:	0940      	lsrs	r0, r0, #5
 8041784:	e70e      	b.n	80415a4 <bmp280_init+0x10>
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8041786:	7932      	ldrb	r2, [r6, #4]
 8041788:	21f2      	movs	r1, #242	; 0xf2
 804178a:	4620      	mov	r0, r4
 804178c:	f7ff fee1 	bl	8041552 <write_register8>
 8041790:	2800      	cmp	r0, #0
 8041792:	d0ef      	beq.n	8041774 <bmp280_init+0x1e0>
 8041794:	e705      	b.n	80415a2 <bmp280_init+0xe>

08041796 <bmp280_read_fixed>:
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
	return v_x1_u32r >> 12;
}

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8041796:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804179a:	461d      	mov	r5, r3
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 804179c:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
		uint32_t *humidity) {
 80417a0:	b08b      	sub	sp, #44	; 0x2c
	if (dev->id != BME280_CHIP_ID) {
 80417a2:	2b60      	cmp	r3, #96	; 0x60
		uint32_t *humidity) {
 80417a4:	4604      	mov	r4, r0
 80417a6:	460e      	mov	r6, r1
 80417a8:	9207      	str	r2, [sp, #28]
	if (dev->id != BME280_CHIP_ID) {
 80417aa:	d005      	beq.n	80417b8 <bmp280_read_fixed+0x22>
		if (humidity)
 80417ac:	b115      	cbz	r5, 80417b4 <bmp280_read_fixed+0x1e>
			*humidity = 0;
 80417ae:	2300      	movs	r3, #0
 80417b0:	602b      	str	r3, [r5, #0]
		humidity = NULL;
 80417b2:	461d      	mov	r5, r3
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 80417b4:	2306      	movs	r3, #6
 80417b6:	e003      	b.n	80417c0 <bmp280_read_fixed+0x2a>
 80417b8:	2d00      	cmp	r5, #0
 80417ba:	bf0c      	ite	eq
 80417bc:	2306      	moveq	r3, #6
 80417be:	2308      	movne	r3, #8
	if (read_data(dev, 0xf7, data, size)) {
 80417c0:	aa08      	add	r2, sp, #32
 80417c2:	21f7      	movs	r1, #247	; 0xf7
 80417c4:	4620      	mov	r0, r4
 80417c6:	f7ff fe8f 	bl	80414e8 <read_data>
 80417ca:	4684      	mov	ip, r0
 80417cc:	2800      	cmp	r0, #0
 80417ce:	f040 812f 	bne.w	8041a30 <bmp280_read_fixed+0x29a>
		return false;
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 80417d2:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80417d6:	9305      	str	r3, [sp, #20]
 80417d8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80417dc:	9306      	str	r3, [sp, #24]
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 80417de:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80417e2:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80417e6:	8821      	ldrh	r1, [r4, #0]
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 80417e8:	f89d e022 	ldrb.w	lr, [sp, #34]	; 0x22
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 80417ec:	011b      	lsls	r3, r3, #4
 80417ee:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80417f2:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 80417f6:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80417fa:	ebc1 1213 	rsb	r2, r1, r3, lsr #4
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80417fe:	0049      	lsls	r1, r1, #1
 8041800:	ebc1 03d3 	rsb	r3, r1, r3, lsr #3
			* (int32_t) dev->dig_T2) >> 11;
 8041804:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8041808:	4352      	muls	r2, r2
			* (int32_t) dev->dig_T2) >> 11;
 804180a:	434b      	muls	r3, r1
			* (int32_t) dev->dig_T3) >> 14;
 804180c:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8041810:	1312      	asrs	r2, r2, #12
			* (int32_t) dev->dig_T3) >> 14;
 8041812:	434a      	muls	r2, r1
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8041814:	1392      	asrs	r2, r2, #14
	*fine_temp = var1 + var2;
 8041816:	eb02 23e3 	add.w	r3, r2, r3, asr #11
 804181a:	9304      	str	r3, [sp, #16]
	return (*fine_temp * 5 + 128) >> 8;
 804181c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8041820:	3380      	adds	r3, #128	; 0x80
 8041822:	121b      	asrs	r3, r3, #8

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8041824:	6033      	str	r3, [r6, #0]
	var1 = (int64_t) fine_temp - 128000;
 8041826:	9b04      	ldr	r3, [sp, #16]
 8041828:	f5b3 32fa 	subs.w	r2, r3, #128000	; 0x1f400
 804182c:	ea4f 7be3 	mov.w	fp, r3, asr #31
 8041830:	f14b 33ff 	adc.w	r3, fp, #4294967295
 8041834:	e9cd 2300 	strd	r2, r3, [sp]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8041838:	e9dd 3200 	ldrd	r3, r2, [sp]
 804183c:	4353      	muls	r3, r2
 804183e:	9a00      	ldr	r2, [sp, #0]
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041840:	9901      	ldr	r1, [sp, #4]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8041842:	fba2 ab02 	umull	sl, fp, r2, r2
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041846:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
 804184a:	fb02 f601 	mul.w	r6, r2, r1
 804184e:	9900      	ldr	r1, [sp, #0]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8041850:	eb0b 0b43 	add.w	fp, fp, r3, lsl #1
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041854:	17d3      	asrs	r3, r2, #31
 8041856:	fb01 6603 	mla	r6, r1, r3, r6
 804185a:	fba2 2301 	umull	r2, r3, r2, r1
 804185e:	4433      	add	r3, r6
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041860:	f9b4 600a 	ldrsh.w	r6, [r4, #10]
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041864:	ea4f 3903 	mov.w	r9, r3, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041868:	17f7      	asrs	r7, r6, #31
 804186a:	fb06 f30b 	mul.w	r3, r6, fp
 804186e:	fb0a 3307 	mla	r3, sl, r7, r3
 8041872:	fba6 670a 	umull	r6, r7, r6, sl
 8041876:	441f      	add	r7, r3
 8041878:	0a30      	lsrs	r0, r6, #8
 804187a:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 804187e:	ea4f 3802 	mov.w	r8, r2, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041882:	1239      	asrs	r1, r7, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041884:	ea49 5912 	orr.w	r9, r9, r2, lsr #20
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041888:	eb10 0208 	adds.w	r2, r0, r8
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 804188c:	f8b4 8006 	ldrh.w	r8, [r4, #6]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041890:	eb41 0309 	adc.w	r3, r1, r9
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8041894:	1c10      	adds	r0, r2, #0
 8041896:	f543 4100 	adc.w	r1, r3, #32768	; 0x8000
 804189a:	fba0 6708 	umull	r6, r7, r0, r8
 804189e:	fb08 7701 	mla	r7, r8, r1, r7
 80418a2:	107b      	asrs	r3, r7, #1
 80418a4:	9302      	str	r3, [sp, #8]
 80418a6:	17fb      	asrs	r3, r7, #31
 80418a8:	9303      	str	r3, [sp, #12]
	if (var1 == 0) {
 80418aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80418ae:	4313      	orrs	r3, r2
 80418b0:	f000 80bc 	beq.w	8041a2c <bmp280_read_fixed+0x296>
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80418b4:	f9b4 2010 	ldrsh.w	r2, [r4, #16]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80418b8:	f9b4 800e 	ldrsh.w	r8, [r4, #14]
 80418bc:	9800      	ldr	r0, [sp, #0]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80418be:	fb02 f10b 	mul.w	r1, r2, fp
 80418c2:	17d3      	asrs	r3, r2, #31
 80418c4:	fb0a 1103 	mla	r1, sl, r3, r1
 80418c8:	fba2 230a 	umull	r2, r3, r2, sl
 80418cc:	440b      	add	r3, r1
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80418ce:	9901      	ldr	r1, [sp, #4]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80418d0:	f9b4 a00c 	ldrsh.w	sl, [r4, #12]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80418d4:	ea4f 79e8 	mov.w	r9, r8, asr #31
 80418d8:	fb08 f101 	mul.w	r1, r8, r1
 80418dc:	fb00 1109 	mla	r1, r0, r9, r1
 80418e0:	fba8 8900 	umull	r8, r9, r8, r0
 80418e4:	4489      	add	r9, r1
 80418e6:	ea4f 4648 	mov.w	r6, r8, lsl #17
 80418ea:	ea4f 4749 	mov.w	r7, r9, lsl #17
 80418ee:	18b0      	adds	r0, r6, r2
 80418f0:	ea47 37d8 	orr.w	r7, r7, r8, lsr #15
 80418f4:	eb47 0103 	adc.w	r1, r7, r3
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 80418f8:	9b06      	ldr	r3, [sp, #24]
 80418fa:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 80418fe:	ea4e 1e03 	orr.w	lr, lr, r3, lsl #4
 8041902:	9b05      	ldr	r3, [sp, #20]
 8041904:	ea4e 3e03 	orr.w	lr, lr, r3, lsl #12
	p = 1048576 - adc_press;
 8041908:	f5ce 1e80 	rsb	lr, lr, #1048576	; 0x100000
 804190c:	ea4f 79ee 	mov.w	r9, lr, asr #31
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8041910:	eb10 060c 	adds.w	r6, r0, ip
	p = (((p << 31) - var2) * 3125) / var1;
 8041914:	ea4f 73c9 	mov.w	r3, r9, lsl #31
 8041918:	ea4f 72ce 	mov.w	r2, lr, lsl #31
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 804191c:	ea4f 09ca 	mov.w	r9, sl, lsl #3
 8041920:	eb41 0709 	adc.w	r7, r1, r9
	p = (((p << 31) - var2) * 3125) / var1;
 8041924:	ea43 035e 	orr.w	r3, r3, lr, lsr #1
 8041928:	1b92      	subs	r2, r2, r6
 804192a:	eb63 0307 	sbc.w	r3, r3, r7
 804192e:	4699      	mov	r9, r3
 8041930:	f640 4335 	movw	r3, #3125	; 0xc35
 8041934:	fba2 0103 	umull	r0, r1, r2, r3
 8041938:	fb03 1109 	mla	r1, r3, r9, r1
 804193c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8041940:	f7ff fa8a 	bl	8040e58 <__aeabi_ldivmod>
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8041944:	f9b4 2016 	ldrsh.w	r2, [r4, #22]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8041948:	f9b4 a014 	ldrsh.w	sl, [r4, #20]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 804194c:	134e      	asrs	r6, r1, #13
 804194e:	0b47      	lsrs	r7, r0, #13
 8041950:	ea47 47c1 	orr.w	r7, r7, r1, lsl #19
 8041954:	fb02 fc06 	mul.w	ip, r2, r6
 8041958:	17d3      	asrs	r3, r2, #31
 804195a:	fb07 cc03 	mla	ip, r7, r3, ip
 804195e:	fba2 2307 	umull	r2, r3, r2, r7
 8041962:	4463      	add	r3, ip
 8041964:	4356      	muls	r6, r2
 8041966:	fb07 6603 	mla	r6, r7, r3, r6
 804196a:	fba2 2307 	umull	r2, r3, r2, r7
 804196e:	4433      	add	r3, r6
 8041970:	0e56      	lsrs	r6, r2, #25
 8041972:	ea46 16c3 	orr.w	r6, r6, r3, lsl #7
	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8041976:	1832      	adds	r2, r6, r0
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8041978:	ea4f 6763 	mov.w	r7, r3, asr #25
	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 804197c:	eb47 0301 	adc.w	r3, r7, r1
	p = (((p << 31) - var2) * 3125) / var1;
 8041980:	4680      	mov	r8, r0
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8041982:	fb0a f101 	mul.w	r1, sl, r1
 8041986:	ea4f 7bea 	mov.w	fp, sl, asr #31
 804198a:	fb08 170b 	mla	r7, r8, fp, r1
 804198e:	fbaa 0108 	umull	r0, r1, sl, r8
 8041992:	4439      	add	r1, r7
 8041994:	0cc6      	lsrs	r6, r0, #19
 8041996:	ea46 3641 	orr.w	r6, r6, r1, lsl #13
	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 804199a:	1990      	adds	r0, r2, r6
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 804199c:	ea4f 47e1 	mov.w	r7, r1, asr #19
	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80419a0:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
 80419a4:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 80419a8:	eb43 0107 	adc.w	r1, r3, r7
 80419ac:	ea4c 6c01 	orr.w	ip, ip, r1, lsl #24
 80419b0:	0110      	lsls	r0, r2, #4
	return p;
 80419b2:	4460      	add	r0, ip
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 80419b4:	9b07      	ldr	r3, [sp, #28]
 80419b6:	6018      	str	r0, [r3, #0]

	if (humidity) {
 80419b8:	b3b5      	cbz	r5, 8041a28 <bmp280_read_fixed+0x292>
	v_x1_u32r = fine_temp - (int32_t) 76800;
 80419ba:	9b04      	ldr	r3, [sp, #16]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80419bc:	f8bd 1026 	ldrh.w	r1, [sp, #38]	; 0x26
	v_x1_u32r = fine_temp - (int32_t) 76800;
 80419c0:	f5a3 3296 	sub.w	r2, r3, #76800	; 0x12c00
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80419c4:	f9b4 301e 	ldrsh.w	r3, [r4, #30]
 80419c8:	ba49      	rev16	r1, r1
 80419ca:	051b      	lsls	r3, r3, #20
 80419cc:	b289      	uxth	r1, r1
 80419ce:	ebc3 3181 	rsb	r1, r3, r1, lsl #14
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 80419d2:	f9b4 3020 	ldrsh.w	r3, [r4, #32]
 80419d6:	fb02 1313 	mls	r3, r2, r3, r1
 80419da:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80419de:	13d9      	asrs	r1, r3, #15
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 80419e0:	7f23      	ldrb	r3, [r4, #28]
 80419e2:	4353      	muls	r3, r2
 80419e4:	12db      	asrs	r3, r3, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80419e6:	f503 4000 	add.w	r0, r3, #32768	; 0x8000
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 80419ea:	f994 3022 	ldrsb.w	r3, [r4, #34]	; 0x22
 80419ee:	4353      	muls	r3, r2
 80419f0:	129b      	asrs	r3, r3, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 80419f2:	4343      	muls	r3, r0
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80419f4:	129b      	asrs	r3, r3, #10
 80419f6:	f503 1200 	add.w	r2, r3, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 80419fa:	f9b4 301a 	ldrsh.w	r3, [r4, #26]
 80419fe:	4353      	muls	r3, r2
 8041a00:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8041a04:	139b      	asrs	r3, r3, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8041a06:	434b      	muls	r3, r1
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8041a08:	13da      	asrs	r2, r3, #15
					* (int32_t) dev->dig_H1) >> 4);
 8041a0a:	7e21      	ldrb	r1, [r4, #24]
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8041a0c:	4352      	muls	r2, r2
 8041a0e:	11d2      	asrs	r2, r2, #7
					* (int32_t) dev->dig_H1) >> 4);
 8041a10:	434a      	muls	r2, r1
	v_x1_u32r = v_x1_u32r
 8041a12:	eba3 1322 	sub.w	r3, r3, r2, asr #4
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8041a16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8041a1a:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8041a1e:	bfa8      	it	ge
 8041a20:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
	return v_x1_u32r >> 12;
 8041a24:	131b      	asrs	r3, r3, #12
		int32_t adc_humidity = data[6] << 8 | data[7];
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8041a26:	602b      	str	r3, [r5, #0]
	}

	return true;
 8041a28:	2001      	movs	r0, #1
 8041a2a:	e002      	b.n	8041a32 <bmp280_read_fixed+0x29c>
		return 0;  // avoid exception caused by division by zero
 8041a2c:	4660      	mov	r0, ip
 8041a2e:	e7c1      	b.n	80419b4 <bmp280_read_fixed+0x21e>
		return false;
 8041a30:	2000      	movs	r0, #0
}
 8041a32:	b00b      	add	sp, #44	; 0x2c
 8041a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08041a38 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure, float *humidity)
{
 8041a38:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8041a3a:	460e      	mov	r6, r1
 8041a3c:	4615      	mov	r5, r2
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure, humidity ? &fixed_humidity : NULL)) {
 8041a3e:	461c      	mov	r4, r3
 8041a40:	b9eb      	cbnz	r3, 8041a7e <bmp280_read_float+0x46>
 8041a42:	aa02      	add	r2, sp, #8
 8041a44:	a901      	add	r1, sp, #4
 8041a46:	f7ff fea6 	bl	8041796 <bmp280_read_fixed>
 8041a4a:	b1b0      	cbz	r0, 8041a7a <bmp280_read_float+0x42>
		*temperature = (float) fixed_temperature / 100;
 8041a4c:	eddd 7a01 	vldr	s15, [sp, #4]
 8041a50:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8041a84 <bmp280_read_float+0x4c>
 8041a54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8041a58:	ee87 7aa6 	vdiv.f32	s14, s15, s13
		*pressure = (float) fixed_pressure / 256;
 8041a5c:	eddd 7a02 	vldr	s15, [sp, #8]
		*temperature = (float) fixed_temperature / 100;
 8041a60:	ed86 7a00 	vstr	s14, [r6]
		*pressure = (float) fixed_pressure / 256;
 8041a64:	eefb 7acc 	vcvt.f32.u32	s15, s15, #8
 8041a68:	edc5 7a00 	vstr	s15, [r5]
		if (humidity)
 8041a6c:	b12c      	cbz	r4, 8041a7a <bmp280_read_float+0x42>
			*humidity = (float) fixed_humidity / 1024;
 8041a6e:	eddd 7a03 	vldr	s15, [sp, #12]
 8041a72:	eefb 7acb 	vcvt.f32.u32	s15, s15, #10
 8041a76:	edc4 7a00 	vstr	s15, [r4]
		return true;
	}

	return false;
}
 8041a7a:	b004      	add	sp, #16
 8041a7c:	bd70      	pop	{r4, r5, r6, pc}
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure, humidity ? &fixed_humidity : NULL)) {
 8041a7e:	ab03      	add	r3, sp, #12
 8041a80:	e7df      	b.n	8041a42 <bmp280_read_float+0xa>
 8041a82:	bf00      	nop
 8041a84:	42c80000 	.word	0x42c80000

08041a88 <init_irradiator>:
 * @param none
 * @retval none
 */
static void MX_USART2_UART_Init(void);

void init_irradiator(void) {
 8041a88:	b530      	push	{r4, r5, lr}
 8041a8a:	b089      	sub	sp, #36	; 0x24
}


static void Irradiator_Init_GPIO(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041a8c:	2400      	movs	r4, #0

  __HAL_RCC_USART2_CLK_ENABLE();
 8041a8e:	4b21      	ldr	r3, [pc, #132]	; (8041b14 <init_irradiator+0x8c>)
 8041a90:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041a92:	9405      	str	r4, [sp, #20]
  __HAL_RCC_USART2_CLK_ENABLE();
 8041a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  GPIO_InitStruct.Pin = IRRADIATOR_TX_Pin|IRRADIATOR_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8041a96:	4820      	ldr	r0, [pc, #128]	; (8041b18 <init_irradiator+0x90>)
  __HAL_RCC_USART2_CLK_ENABLE();
 8041a98:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8041a9c:	641a      	str	r2, [r3, #64]	; 0x40
 8041a9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8041aa0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8041aa4:	9201      	str	r2, [sp, #4]
 8041aa6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8041aa8:	9402      	str	r4, [sp, #8]
 8041aaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041aac:	f042 0201 	orr.w	r2, r2, #1
 8041ab0:	631a      	str	r2, [r3, #48]	; 0x30
 8041ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041ab4:	f003 0301 	and.w	r3, r3, #1
 8041ab8:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041aba:	250c      	movs	r5, #12
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8041abc:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041abe:	2302      	movs	r3, #2
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8041ac0:	2203      	movs	r2, #3
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041ac2:	e9cd 5303 	strd	r5, r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8041ac6:	eb0d 0105 	add.w	r1, sp, r5
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8041aca:	2307      	movs	r3, #7
 8041acc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8041ad0:	f002 fe02 	bl	80446d8 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8041ad4:	4621      	mov	r1, r4
 8041ad6:	4622      	mov	r2, r4
 8041ad8:	2026      	movs	r0, #38	; 0x26
 8041ada:	f002 fa03 	bl	8043ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8041ade:	2026      	movs	r0, #38	; 0x26
 8041ae0:	f002 fa34 	bl	8043f4c <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8041ae4:	480d      	ldr	r0, [pc, #52]	; (8041b1c <init_irradiator+0x94>)
  huart2.Init.BaudRate = 115200;
 8041ae6:	490e      	ldr	r1, [pc, #56]	; (8041b20 <init_irradiator+0x98>)
 8041ae8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8041aec:	e9c0 1300 	strd	r1, r3, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8041af0:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8041af4:	e9c0 4504 	strd	r4, r5, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8041af8:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8041afc:	f005 fbfe 	bl	80472fc <HAL_UART_Init>
 8041b00:	b108      	cbz	r0, 8041b06 <init_irradiator+0x7e>
    Error_Handler();
 8041b02:	f00c ffab 	bl	804ea5c <Error_Handler>
	HAL_UART_Receive_IT(&huart2, (uint8_t*)bit_Data, 1);
 8041b06:	2201      	movs	r2, #1
 8041b08:	4906      	ldr	r1, [pc, #24]	; (8041b24 <init_irradiator+0x9c>)
 8041b0a:	4804      	ldr	r0, [pc, #16]	; (8041b1c <init_irradiator+0x94>)
 8041b0c:	f005 fcfa 	bl	8047504 <HAL_UART_Receive_IT>
}
 8041b10:	b009      	add	sp, #36	; 0x24
 8041b12:	bd30      	pop	{r4, r5, pc}
 8041b14:	40023800 	.word	0x40023800
 8041b18:	40020000 	.word	0x40020000
 8041b1c:	20003e18 	.word	0x20003e18
 8041b20:	40004400 	.word	0x40004400
 8041b24:	20002480 	.word	0x20002480

08041b28 <getIntMeasure>:
uint32_t getIntMeasure(void){
 8041b28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		for(int i=0;i<10;i++){
 8041b2a:	2300      	movs	r3, #0
			if(bit_Data[i]==' ')
 8041b2c:	480b      	ldr	r0, [pc, #44]	; (8041b5c <getIntMeasure+0x34>)
    uint8_t pos=0;
 8041b2e:	461a      	mov	r2, r3
			if(bit_Data[i]==' ')
 8041b30:	5c19      	ldrb	r1, [r3, r0]
 8041b32:	2920      	cmp	r1, #32
 8041b34:	d00c      	beq.n	8041b50 <getIntMeasure+0x28>
			if(bit_Data[i] >= ZERO && bit_Data[i] <= NOVE) {
 8041b36:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
 8041b3a:	2c09      	cmp	r4, #9
 8041b3c:	d805      	bhi.n	8041b4a <getIntMeasure+0x22>
				bufferInt[pos] = bit_Data[i];
 8041b3e:	ac04      	add	r4, sp, #16
 8041b40:	4414      	add	r4, r2
				pos++;
 8041b42:	3201      	adds	r2, #1
				bufferInt[pos] = bit_Data[i];
 8041b44:	f804 1c0c 	strb.w	r1, [r4, #-12]
				pos++;
 8041b48:	b2d2      	uxtb	r2, r2
		for(int i=0;i<10;i++){
 8041b4a:	3301      	adds	r3, #1
 8041b4c:	2b0a      	cmp	r3, #10
 8041b4e:	d1ef      	bne.n	8041b30 <getIntMeasure+0x8>
    return atoi((const char*)&bufferInt);
 8041b50:	a801      	add	r0, sp, #4
 8041b52:	f00f f9db 	bl	8050f0c <atoi>
}
 8041b56:	b004      	add	sp, #16
 8041b58:	bd10      	pop	{r4, pc}
 8041b5a:	bf00      	nop
 8041b5c:	20002480 	.word	0x20002480

08041b60 <mediaCalculator>:
	media = (float)(measures/number);
 8041b60:	4a07      	ldr	r2, [pc, #28]	; (8041b80 <mediaCalculator+0x20>)
 8041b62:	6a13      	ldr	r3, [r2, #32]
 8041b64:	fbb3 f0f0 	udiv	r0, r3, r0
 8041b68:	ee07 0a90 	vmov	s15, r0
 8041b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
	measures = 0;
 8041b70:	2300      	movs	r3, #0
}
 8041b72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	measures = 0;
 8041b76:	6213      	str	r3, [r2, #32]
}
 8041b78:	ee17 0a90 	vmov	r0, s15
 8041b7c:	4770      	bx	lr
 8041b7e:	bf00      	nop
 8041b80:	20002480 	.word	0x20002480

08041b84 <HAL_UART_RxCpltCallback>:
	if (huart->Instance != USART2) {
 8041b84:	6802      	ldr	r2, [r0, #0]
 8041b86:	4b10      	ldr	r3, [pc, #64]	; (8041bc8 <HAL_UART_RxCpltCallback+0x44>)
 8041b88:	429a      	cmp	r2, r3
 8041b8a:	d11c      	bne.n	8041bc6 <HAL_UART_RxCpltCallback+0x42>
		count_byte_irradiator++;
 8041b8c:	490f      	ldr	r1, [pc, #60]	; (8041bcc <HAL_UART_RxCpltCallback+0x48>)
 8041b8e:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8041b92:	3301      	adds	r3, #1
 8041b94:	b2db      	uxtb	r3, r3
		if(count_byte_irradiator > 4) {
 8041b96:	2b04      	cmp	r3, #4
		count_byte_irradiator++;
 8041b98:	f881 3024 	strb.w	r3, [r1, #36]	; 0x24
		if(count_byte_irradiator > 4) {
 8041b9c:	d90c      	bls.n	8041bb8 <HAL_UART_RxCpltCallback+0x34>
		  if(bit_Data[count_byte_irradiator-1] == '\n') {
 8041b9e:	440b      	add	r3, r1
 8041ba0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8041ba4:	2b0a      	cmp	r3, #10
 8041ba6:	d107      	bne.n	8041bb8 <HAL_UART_RxCpltCallback+0x34>
			flagsStation.receive_measure_irrad = 1;
 8041ba8:	4a09      	ldr	r2, [pc, #36]	; (8041bd0 <HAL_UART_RxCpltCallback+0x4c>)
 8041baa:	7813      	ldrb	r3, [r2, #0]
 8041bac:	f043 0308 	orr.w	r3, r3, #8
 8041bb0:	7013      	strb	r3, [r2, #0]
			count_byte_irradiator = 0;
 8041bb2:	2300      	movs	r3, #0
 8041bb4:	f881 3024 	strb.w	r3, [r1, #36]	; 0x24
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&(bit_Data[count_byte_irradiator]), 1);
 8041bb8:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8041bbc:	4805      	ldr	r0, [pc, #20]	; (8041bd4 <HAL_UART_RxCpltCallback+0x50>)
 8041bbe:	2201      	movs	r2, #1
 8041bc0:	4419      	add	r1, r3
 8041bc2:	f005 bc9f 	b.w	8047504 <HAL_UART_Receive_IT>
}
 8041bc6:	4770      	bx	lr
 8041bc8:	40004400 	.word	0x40004400
 8041bcc:	20002480 	.word	0x20002480
 8041bd0:	20003e64 	.word	0x20003e64
 8041bd4:	20003e18 	.word	0x20003e18

08041bd8 <mede_velocidade_vento>:
	//PRINTF("pluviometer_count: %d", pluviometer_count);
	flagsStation.pluviometer=1;
}

void mede_velocidade_vento(){
	aux_count_velo++;
 8041bd8:	4a02      	ldr	r2, [pc, #8]	; (8041be4 <mede_velocidade_vento+0xc>)
 8041bda:	6813      	ldr	r3, [r2, #0]
 8041bdc:	3301      	adds	r3, #1
 8041bde:	6013      	str	r3, [r2, #0]
}
 8041be0:	4770      	bx	lr
 8041be2:	bf00      	nop
 8041be4:	200024a8 	.word	0x200024a8

08041be8 <mede_mm_chuva>:
void mede_mm_chuva(){
 8041be8:	b508      	push	{r3, lr}
	pluviometer_count++;
 8041bea:	4b07      	ldr	r3, [pc, #28]	; (8041c08 <mede_mm_chuva+0x20>)
	write_sram_bckp(pluviometer_count, BKPSRAM_BASE+20);
 8041bec:	4907      	ldr	r1, [pc, #28]	; (8041c0c <mede_mm_chuva+0x24>)
	pluviometer_count++;
 8041bee:	8898      	ldrh	r0, [r3, #4]
 8041bf0:	3001      	adds	r0, #1
 8041bf2:	b280      	uxth	r0, r0
 8041bf4:	8098      	strh	r0, [r3, #4]
	write_sram_bckp(pluviometer_count, BKPSRAM_BASE+20);
 8041bf6:	b2c0      	uxtb	r0, r0
 8041bf8:	f00d fc82 	bl	804f500 <write_sram_bckp>
	flagsStation.pluviometer=1;
 8041bfc:	4a04      	ldr	r2, [pc, #16]	; (8041c10 <mede_mm_chuva+0x28>)
 8041bfe:	7813      	ldrb	r3, [r2, #0]
 8041c00:	f043 0301 	orr.w	r3, r3, #1
 8041c04:	7013      	strb	r3, [r2, #0]
}
 8041c06:	bd08      	pop	{r3, pc}
 8041c08:	200024a8 	.word	0x200024a8
 8041c0c:	40024014 	.word	0x40024014
 8041c10:	20003e64 	.word	0x20003e64

08041c14 <init_station>:
{
 8041c14:	b510      	push	{r4, lr}
	bmp280_init_default_params(&bmp280.params);
 8041c16:	481d      	ldr	r0, [pc, #116]	; (8041c8c <init_station+0x78>)
{
 8041c18:	b086      	sub	sp, #24
	bmp280_init_default_params(&bmp280.params);
 8041c1a:	f7ff fcb2 	bl	8041582 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8041c1e:	481c      	ldr	r0, [pc, #112]	; (8041c90 <init_station+0x7c>)
 8041c20:	2376      	movs	r3, #118	; 0x76
 8041c22:	8483      	strh	r3, [r0, #36]	; 0x24
	if (!bmp280_init(&bmp280, &bmp280.params)) {
 8041c24:	f100 012c 	add.w	r1, r0, #44	; 0x2c
	bmp280.i2c = &hi2c1;
 8041c28:	4b1a      	ldr	r3, [pc, #104]	; (8041c94 <init_station+0x80>)
 8041c2a:	6283      	str	r3, [r0, #40]	; 0x28
	if (!bmp280_init(&bmp280, &bmp280.params)) {
 8041c2c:	f7ff fcb2 	bl	8041594 <bmp280_init>
 8041c30:	b920      	cbnz	r0, 8041c3c <init_station+0x28>
		flagsStation.bmp_failed=1;
 8041c32:	4a19      	ldr	r2, [pc, #100]	; (8041c98 <init_station+0x84>)
 8041c34:	7813      	ldrb	r3, [r2, #0]
 8041c36:	f043 0302 	orr.w	r3, r3, #2
 8041c3a:	7013      	strb	r3, [r2, #0]
	initStruct.Pull = GPIO_PULLUP;
 8041c3c:	4c17      	ldr	r4, [pc, #92]	; (8041c9c <init_station+0x88>)
	GPIO_InitTypeDef initStruct={0};
 8041c3e:	2214      	movs	r2, #20
 8041c40:	2100      	movs	r1, #0
 8041c42:	a801      	add	r0, sp, #4
 8041c44:	f00f f995 	bl	8050f72 <memset>
	initStruct.Pull = GPIO_PULLUP;
 8041c48:	2301      	movs	r3, #1
	HW_GPIO_Init(ANEMOMETRO_GPIO_Port, ANEMOMETRO_Pin, &initStruct);
 8041c4a:	aa01      	add	r2, sp, #4
 8041c4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8041c50:	4813      	ldr	r0, [pc, #76]	; (8041ca0 <init_station+0x8c>)
	initStruct.Pull = GPIO_PULLUP;
 8041c52:	e9cd 4302 	strd	r4, r3, [sp, #8]
	HW_GPIO_Init(ANEMOMETRO_GPIO_Port, ANEMOMETRO_Pin, &initStruct);
 8041c56:	f00d f8e9 	bl	804ee2c <HW_GPIO_Init>
	HW_GPIO_SetIrq(ANEMOMETRO_GPIO_Port, ANEMOMETRO_Pin, 0, mede_velocidade_vento);
 8041c5a:	4b12      	ldr	r3, [pc, #72]	; (8041ca4 <init_station+0x90>)
 8041c5c:	4810      	ldr	r0, [pc, #64]	; (8041ca0 <init_station+0x8c>)
 8041c5e:	2200      	movs	r2, #0
 8041c60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8041c64:	f00d f93c 	bl	804eee0 <HW_GPIO_SetIrq>
	initStruct.Pull = GPIO_PULLDOWN;
 8041c68:	2302      	movs	r3, #2
	HW_GPIO_Init(PLUVIOMETRO_GPIO_Port, PLUVIOMETRO_Pin, &initStruct);
 8041c6a:	aa01      	add	r2, sp, #4
 8041c6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8041c70:	480b      	ldr	r0, [pc, #44]	; (8041ca0 <init_station+0x8c>)
	initStruct.Pull = GPIO_PULLDOWN;
 8041c72:	9303      	str	r3, [sp, #12]
	initStruct.Mode = GPIO_MODE_IT_RISING;
 8041c74:	9402      	str	r4, [sp, #8]
	HW_GPIO_Init(PLUVIOMETRO_GPIO_Port, PLUVIOMETRO_Pin, &initStruct);
 8041c76:	f00d f8d9 	bl	804ee2c <HW_GPIO_Init>
	HW_GPIO_SetIrq(PLUVIOMETRO_GPIO_Port, PLUVIOMETRO_Pin, 0, mede_mm_chuva);
 8041c7a:	4b0b      	ldr	r3, [pc, #44]	; (8041ca8 <init_station+0x94>)
 8041c7c:	4808      	ldr	r0, [pc, #32]	; (8041ca0 <init_station+0x8c>)
 8041c7e:	2200      	movs	r2, #0
 8041c80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8041c84:	f00d f92c 	bl	804eee0 <HW_GPIO_SetIrq>
}
 8041c88:	b006      	add	sp, #24
 8041c8a:	bd10      	pop	{r4, pc}
 8041c8c:	20003ea0 	.word	0x20003ea0
 8041c90:	20003e74 	.word	0x20003e74
 8041c94:	20006058 	.word	0x20006058
 8041c98:	20003e64 	.word	0x20003e64
 8041c9c:	10110000 	.word	0x10110000
 8041ca0:	40021000 	.word	0x40021000
 8041ca4:	08041bd9 	.word	0x08041bd9
 8041ca8:	08041be9 	.word	0x08041be9
 8041cac:	00000000 	.word	0x00000000

08041cb0 <read_sensors>:
{
 8041cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(!flagsStation.bmp_failed){
 8041cb4:	4b78      	ldr	r3, [pc, #480]	; (8041e98 <read_sensors+0x1e8>)
{
 8041cb6:	ed2d 8b02 	vpush	{d8}
	if(!flagsStation.bmp_failed){
 8041cba:	781b      	ldrb	r3, [r3, #0]
 8041cbc:	ed9f 8a77 	vldr	s16, [pc, #476]	; 8041e9c <read_sensors+0x1ec>
 8041cc0:	f013 0f02 	tst.w	r3, #2
{
 8041cc4:	b084      	sub	sp, #16
 8041cc6:	4604      	mov	r4, r0
	if(!flagsStation.bmp_failed){
 8041cc8:	d115      	bne.n	8041cf6 <read_sensors+0x46>
		if (!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity))
 8041cca:	4d75      	ldr	r5, [pc, #468]	; (8041ea0 <read_sensors+0x1f0>)
 8041ccc:	4e75      	ldr	r6, [pc, #468]	; (8041ea4 <read_sensors+0x1f4>)
 8041cce:	4f76      	ldr	r7, [pc, #472]	; (8041ea8 <read_sensors+0x1f8>)
 8041cd0:	4876      	ldr	r0, [pc, #472]	; (8041eac <read_sensors+0x1fc>)
 8041cd2:	462b      	mov	r3, r5
 8041cd4:	4632      	mov	r2, r6
 8041cd6:	4639      	mov	r1, r7
 8041cd8:	f7ff feae 	bl	8041a38 <bmp280_read_float>
 8041cdc:	2800      	cmp	r0, #0
 8041cde:	f040 80b0 	bne.w	8041e42 <read_sensors+0x192>
			Parameters->temperatura = 0xFF;
 8041ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8041ce6:	7023      	strb	r3, [r4, #0]
 8041ce8:	7060      	strb	r0, [r4, #1]
			Parameters->pressao = 0xFF;
 8041cea:	70a3      	strb	r3, [r4, #2]
 8041cec:	70e0      	strb	r0, [r4, #3]
 8041cee:	7120      	strb	r0, [r4, #4]
 8041cf0:	7160      	strb	r0, [r4, #5]
			Parameters->humidade = 0xFF;
 8041cf2:	71a3      	strb	r3, [r4, #6]
 8041cf4:	71e0      	strb	r0, [r4, #7]
	Parameters->pluviometria = ((double)(pluviometer_count/4))*1000;
 8041cf6:	4d6e      	ldr	r5, [pc, #440]	; (8041eb0 <read_sensors+0x200>)
 8041cf8:	88a8      	ldrh	r0, [r5, #4]
 8041cfa:	0880      	lsrs	r0, r0, #2
 8041cfc:	f7fe fd4a 	bl	8040794 <__aeabi_i2d>
 8041d00:	2200      	movs	r2, #0
 8041d02:	4b6c      	ldr	r3, [pc, #432]	; (8041eb4 <read_sensors+0x204>)
 8041d04:	f7fe fdb0 	bl	8040868 <__aeabi_dmul>
 8041d08:	f7ff f886 	bl	8040e18 <__aeabi_d2uiz>
 8041d0c:	8120      	strh	r0, [r4, #8]
	pluviometer_count = read_sram_bckp(BKPSRAM_BASE+20);
 8041d0e:	486a      	ldr	r0, [pc, #424]	; (8041eb8 <read_sensors+0x208>)
 8041d10:	f00d fbf8 	bl	804f504 <read_sram_bckp>
 8041d14:	4601      	mov	r1, r0
 8041d16:	80a8      	strh	r0, [r5, #4]
	PRINTF("Pluvi %d\r\n", pluviometer_count);
 8041d18:	4868      	ldr	r0, [pc, #416]	; (8041ebc <read_sensors+0x20c>)
 8041d1a:	f00c fd9b 	bl	804e854 <TraceSend>
	get_time_now(tempo);
 8041d1e:	4668      	mov	r0, sp
 8041d20:	f00d fbf2 	bl	804f508 <get_time_now>
	PRINTF("%d:%d:%d\n", tempo[3], tempo[4], tempo[5]);
 8041d24:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8041d28:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8041d2c:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8041d30:	4863      	ldr	r0, [pc, #396]	; (8041ec0 <read_sensors+0x210>)
 8041d32:	f00c fd8f 	bl	804e854 <TraceSend>
	float RPM = (float)count_velo*60/PERIOD;		// Rotações por Minuto
 8041d36:	68a9      	ldr	r1, [r5, #8]
 8041d38:	eddf 6a62 	vldr	s13, [pc, #392]	; 8041ec4 <read_sensors+0x214>
	PRINTF("Contador Vento %d\r\n", count_velo);
 8041d3c:	4862      	ldr	r0, [pc, #392]	; (8041ec8 <read_sensors+0x218>)
		HAL_ADC_Start(&hadc2);
 8041d3e:	4d63      	ldr	r5, [pc, #396]	; (8041ecc <read_sensors+0x21c>)
	float RPM = (float)count_velo*60/PERIOD;		// Rotações por Minuto
 8041d40:	ee07 1a90 	vmov	s15, r1
 8041d44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8041d48:	eeb1 6a04 	vmov.f32	s12, #20	; 0x40a00000  5.0
 8041d4c:	ee27 7a26 	vmul.f32	s14, s14, s13
		raw2 = GET_RAW_VOLTAGE(raw);
 8041d50:	f20f 193c 	addw	r9, pc, #316	; 0x13c
 8041d54:	e9d9 8900 	ldrd	r8, r9, [r9]
	float RPM = (float)count_velo*60/PERIOD;		// Rotações por Minuto
 8041d58:	eec7 7a06 	vdiv.f32	s15, s14, s12
    HAL_ADC_ConfigChannel(&hadc2, &adcConf);
 8041d5c:	f04f 0a64 	mov.w	sl, #100	; 0x64
	double tensao_de_posicao = 0;
 8041d60:	2600      	movs	r6, #0
 8041d62:	2700      	movs	r7, #0
	float Velo_mps = ((float)4*PI_NUMBER*RADIUS_ANEMOMETER_MM*RPM/60)/1000.0;	// Comprimento da circunferência em milimetros.
 8041d64:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8041ed0 <read_sensors+0x220>
 8041d68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8041d6c:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8041ed4 <read_sensors+0x224>
 8041d70:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8041d74:	eec6 7a07 	vdiv.f32	s15, s12, s14
	Parameters->velocidade_vento = Velo_mps*100;
 8041d78:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041d7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041d80:	ee17 3a90 	vmov	r3, s15
 8041d84:	f8a4 300b 	strh.w	r3, [r4, #11]
	PRINTF("Contador Vento %d\r\n", count_velo);
 8041d88:	f00c fd64 	bl	804e854 <TraceSend>
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8041d8c:	2303      	movs	r3, #3
 8041d8e:	2200      	movs	r2, #0
 8041d90:	e9cd 3202 	strd	r3, r2, [sp, #8]
    adcConf.Rank = 1;
 8041d94:	2107      	movs	r1, #7
 8041d96:	2301      	movs	r3, #1
 8041d98:	e9cd 1300 	strd	r1, r3, [sp]
    HAL_ADC_ConfigChannel(&hadc2, &adcConf);
 8041d9c:	484b      	ldr	r0, [pc, #300]	; (8041ecc <read_sensors+0x21c>)
 8041d9e:	4669      	mov	r1, sp
 8041da0:	f001 fffe 	bl	8043da0 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc2);
 8041da4:	4628      	mov	r0, r5
 8041da6:	f001 ff13 	bl	8043bd0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8041daa:	f04f 31ff 	mov.w	r1, #4294967295
 8041dae:	4628      	mov	r0, r5
 8041db0:	f001 ffa2 	bl	8043cf8 <HAL_ADC_PollForConversion>
		raw = (double) HAL_ADC_GetValue(&hadc2);
 8041db4:	4628      	mov	r0, r5
 8041db6:	f001 ffef 	bl	8043d98 <HAL_ADC_GetValue>
 8041dba:	f7fe fcdb 	bl	8040774 <__aeabi_ui2d>
		raw2 = GET_RAW_VOLTAGE(raw);
 8041dbe:	4642      	mov	r2, r8
 8041dc0:	464b      	mov	r3, r9
 8041dc2:	f7fe fd51 	bl	8040868 <__aeabi_dmul>
		tensao_de_posicao += raw2/MAX_READINGS;
 8041dc6:	2200      	movs	r2, #0
 8041dc8:	4b43      	ldr	r3, [pc, #268]	; (8041ed8 <read_sensors+0x228>)
 8041dca:	f7fe fe77 	bl	8040abc <__aeabi_ddiv>
 8041dce:	4602      	mov	r2, r0
 8041dd0:	460b      	mov	r3, r1
 8041dd2:	4630      	mov	r0, r6
 8041dd4:	4639      	mov	r1, r7
 8041dd6:	f7fe fb91 	bl	80404fc <__adddf3>
 8041dda:	4606      	mov	r6, r0
		HAL_ADC_Stop(&hadc2);
 8041ddc:	4628      	mov	r0, r5
		tensao_de_posicao += raw2/MAX_READINGS;
 8041dde:	460f      	mov	r7, r1
		HAL_ADC_Stop(&hadc2);
 8041de0:	f001 ff6c 	bl	8043cbc <HAL_ADC_Stop>
	for(int i = 0;i<MAX_READINGS;i++)
 8041de4:	f1ba 0a01 	subs.w	sl, sl, #1
 8041de8:	d1dc      	bne.n	8041da4 <read_sensors+0xf4>
 8041dea:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8041ee4 <read_sensors+0x234>
	for(int i=TOTAL_WIND_POSITION-1; i>=0; i--){
 8041dee:	2507      	movs	r5, #7
		if (tensao_de_posicao <= MAX_VAL(tensao[i])){
 8041df0:	f858 0d04 	ldr.w	r0, [r8, #-4]!
 8041df4:	f7fe fce0 	bl	80407b8 <__aeabi_f2d>
 8041df8:	4602      	mov	r2, r0
 8041dfa:	460b      	mov	r3, r1
 8041dfc:	4630      	mov	r0, r6
 8041dfe:	4639      	mov	r1, r7
 8041e00:	f7fe ffae 	bl	8040d60 <__aeabi_dcmple>
 8041e04:	2800      	cmp	r0, #0
 8041e06:	d03f      	beq.n	8041e88 <read_sensors+0x1d8>
			Parameters->direcao_vento = i;
 8041e08:	72a5      	strb	r5, [r4, #10]
 8041e0a:	4b34      	ldr	r3, [pc, #208]	; (8041edc <read_sensors+0x22c>)
 8041e0c:	f103 020e 	add.w	r2, r3, #14
 8041e10:	1d99      	adds	r1, r3, #6
		char temp = Buffer_to_send[j];
 8041e12:	f813 0f01 	ldrb.w	r0, [r3, #1]!
		Buffer_to_send[j] = Buffer_to_send[i];
 8041e16:	f812 5d01 	ldrb.w	r5, [r2, #-1]!
 8041e1a:	701d      	strb	r5, [r3, #0]
	for(int k = i/2;k>0;k--)
 8041e1c:	4299      	cmp	r1, r3
		Buffer_to_send[i] = temp;
 8041e1e:	7010      	strb	r0, [r2, #0]
	for(int k = i/2;k>0;k--)
 8041e20:	d1f7      	bne.n	8041e12 <read_sensors+0x162>
	memcpy(Buffer_to_send,Parameters,sizeof(Estation_Parameters));
 8041e22:	4b2f      	ldr	r3, [pc, #188]	; (8041ee0 <read_sensors+0x230>)
 8041e24:	f104 020c 	add.w	r2, r4, #12
 8041e28:	f854 1b04 	ldr.w	r1, [r4], #4
 8041e2c:	f843 1b04 	str.w	r1, [r3], #4
 8041e30:	4294      	cmp	r4, r2
 8041e32:	d1f9      	bne.n	8041e28 <read_sensors+0x178>
 8041e34:	7822      	ldrb	r2, [r4, #0]
 8041e36:	701a      	strb	r2, [r3, #0]
}
 8041e38:	b004      	add	sp, #16
 8041e3a:	ecbd 8b02 	vpop	{d8}
 8041e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
 8041e42:	462b      	mov	r3, r5
 8041e44:	4632      	mov	r2, r6
 8041e46:	4639      	mov	r1, r7
 8041e48:	4818      	ldr	r0, [pc, #96]	; (8041eac <read_sensors+0x1fc>)
 8041e4a:	f7ff fdf5 	bl	8041a38 <bmp280_read_float>
		Parameters->temperatura = (float)temperature*100;
 8041e4e:	edd7 7a00 	vldr	s15, [r7]
 8041e52:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041e56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041e5a:	ee17 3a90 	vmov	r3, s15
		Parameters->pressao = (float)pressure*100;
 8041e5e:	edd6 7a00 	vldr	s15, [r6]
		Parameters->temperatura = (float)temperature*100;
 8041e62:	8023      	strh	r3, [r4, #0]
		Parameters->pressao = (float)pressure*100;
 8041e64:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041e68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041e6c:	ee17 3a90 	vmov	r3, s15
		Parameters->humidade = (float)humidity*100;
 8041e70:	edd5 7a00 	vldr	s15, [r5]
		Parameters->pressao = (float)pressure*100;
 8041e74:	f8c4 3002 	str.w	r3, [r4, #2]
		Parameters->humidade = (float)humidity*100;
 8041e78:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041e7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041e80:	ee17 3a90 	vmov	r3, s15
 8041e84:	80e3      	strh	r3, [r4, #6]
 8041e86:	e736      	b.n	8041cf6 <read_sensors+0x46>
	for(int i=TOTAL_WIND_POSITION-1; i>=0; i--){
 8041e88:	f115 35ff 	adds.w	r5, r5, #4294967295
 8041e8c:	d2b0      	bcs.n	8041df0 <read_sensors+0x140>
 8041e8e:	e7bc      	b.n	8041e0a <read_sensors+0x15a>
 8041e90:	70a3d70a 	.word	0x70a3d70a
 8041e94:	3f4a0a3d 	.word	0x3f4a0a3d
 8041e98:	20003e64 	.word	0x20003e64
 8041e9c:	42c80000 	.word	0x42c80000
 8041ea0:	20003e60 	.word	0x20003e60
 8041ea4:	20003e5c 	.word	0x20003e5c
 8041ea8:	20003e58 	.word	0x20003e58
 8041eac:	20003e74 	.word	0x20003e74
 8041eb0:	200024a8 	.word	0x200024a8
 8041eb4:	408f4000 	.word	0x408f4000
 8041eb8:	40024014 	.word	0x40024014
 8041ebc:	0805469a 	.word	0x0805469a
 8041ec0:	08055227 	.word	0x08055227
 8041ec4:	42700000 	.word	0x42700000
 8041ec8:	080546a5 	.word	0x080546a5
 8041ecc:	200062f8 	.word	0x200062f8
 8041ed0:	44e6e836 	.word	0x44e6e836
 8041ed4:	447a0000 	.word	0x447a0000
 8041ed8:	40590000 	.word	0x40590000
 8041edc:	200038f7 	.word	0x200038f7
 8041ee0:	200038f8 	.word	0x200038f8
 8041ee4:	08054070 	.word	0x08054070

08041ee8 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8041ee8:	b510      	push	{r4, lr}
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8041eea:	4909      	ldr	r1, [pc, #36]	; (8041f10 <GetFskBandwidthRegValue+0x28>)
{
 8041eec:	2300      	movs	r3, #0
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8041eee:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 8041ef2:	4284      	cmp	r4, r0
 8041ef4:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 8041ef8:	d803      	bhi.n	8041f02 <GetFskBandwidthRegValue+0x1a>
 8041efa:	440a      	add	r2, r1
 8041efc:	6894      	ldr	r4, [r2, #8]
 8041efe:	4284      	cmp	r4, r0
 8041f00:	d803      	bhi.n	8041f0a <GetFskBandwidthRegValue+0x22>
 8041f02:	3301      	adds	r3, #1
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8041f04:	2b15      	cmp	r3, #21
 8041f06:	d1f2      	bne.n	8041eee <GetFskBandwidthRegValue+0x6>
 8041f08:	e7fe      	b.n	8041f08 <GetFskBandwidthRegValue+0x20>
        {
            return FskBandwidths[i].RegValue;
 8041f0a:	7910      	ldrb	r0, [r2, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 8041f0c:	bd10      	pop	{r4, pc}
 8041f0e:	bf00      	nop
 8041f10:	08054070 	.word	0x08054070

08041f14 <SX1276OnDio4Irq>:
    }
}

void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 8041f14:	4b04      	ldr	r3, [pc, #16]	; (8041f28 <SX1276OnDio4Irq+0x14>)
 8041f16:	795a      	ldrb	r2, [r3, #5]
 8041f18:	b92a      	cbnz	r2, 8041f26 <SX1276OnDio4Irq+0x12>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8041f1a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8041f1e:	b912      	cbnz	r2, 8041f26 <SX1276OnDio4Irq+0x12>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8041f20:	2201      	movs	r2, #1
 8041f22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8041f26:	4770      	bx	lr
 8041f28:	20003ef8 	.word	0x20003ef8

08041f2c <SX1276BoardInit>:
    LoRaBoardCallbacks =callbacks;
 8041f2c:	4b01      	ldr	r3, [pc, #4]	; (8041f34 <SX1276BoardInit+0x8>)
 8041f2e:	6018      	str	r0, [r3, #0]
}
 8041f30:	4770      	bx	lr
 8041f32:	bf00      	nop
 8041f34:	200024b4 	.word	0x200024b4

08041f38 <SX1276GetStatus>:
}
 8041f38:	4b01      	ldr	r3, [pc, #4]	; (8041f40 <SX1276GetStatus+0x8>)
 8041f3a:	7918      	ldrb	r0, [r3, #4]
 8041f3c:	4770      	bx	lr
 8041f3e:	bf00      	nop
 8041f40:	20003ef8 	.word	0x20003ef8

08041f44 <SX1276Reset>:
{
 8041f44:	b530      	push	{r4, r5, lr}
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f46:	4d12      	ldr	r5, [pc, #72]	; (8041f90 <SX1276Reset+0x4c>)
{
 8041f48:	b087      	sub	sp, #28
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8041f4a:	2401      	movs	r4, #1
    GPIO_InitTypeDef initStruct = { 0 };
 8041f4c:	2214      	movs	r2, #20
 8041f4e:	2100      	movs	r1, #0
 8041f50:	a801      	add	r0, sp, #4
 8041f52:	f00f f80e 	bl	8050f72 <memset>
    initStruct.Speed = GPIO_SPEED_HIGH;
 8041f56:	2303      	movs	r3, #3
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f58:	aa01      	add	r2, sp, #4
 8041f5a:	4621      	mov	r1, r4
 8041f5c:	4628      	mov	r0, r5
    initStruct.Speed = GPIO_SPEED_HIGH;
 8041f5e:	9304      	str	r3, [sp, #16]
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8041f60:	9402      	str	r4, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f62:	f00c ff63 	bl	804ee2c <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 8041f66:	4621      	mov	r1, r4
 8041f68:	2200      	movs	r2, #0
 8041f6a:	4628      	mov	r0, r5
 8041f6c:	f00c ffe0 	bl	804ef30 <HW_GPIO_Write>
    DelayMs( 1 );
 8041f70:	4620      	mov	r0, r4
 8041f72:	f00e f8bb 	bl	80500ec <HAL_Delay>
    initStruct.Mode = GPIO_NOPULL;
 8041f76:	2300      	movs	r3, #0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f78:	aa01      	add	r2, sp, #4
 8041f7a:	4621      	mov	r1, r4
 8041f7c:	4628      	mov	r0, r5
    initStruct.Mode = GPIO_NOPULL;
 8041f7e:	9302      	str	r3, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f80:	f00c ff54 	bl	804ee2c <HW_GPIO_Init>
    DelayMs( 6 );
 8041f84:	2006      	movs	r0, #6
 8041f86:	f00e f8b1 	bl	80500ec <HAL_Delay>
}
 8041f8a:	b007      	add	sp, #28
 8041f8c:	bd30      	pop	{r4, r5, pc}
 8041f8e:	bf00      	nop
 8041f90:	40020400 	.word	0x40020400

08041f94 <SX1276WriteBuffer>:
{
 8041f94:	b570      	push	{r4, r5, r6, lr}
 8041f96:	4606      	mov	r6, r0
 8041f98:	460c      	mov	r4, r1
 8041f9a:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8041f9c:	2102      	movs	r1, #2
 8041f9e:	2200      	movs	r2, #0
 8041fa0:	480b      	ldr	r0, [pc, #44]	; (8041fd0 <SX1276WriteBuffer+0x3c>)
 8041fa2:	f00c ffc5 	bl	804ef30 <HW_GPIO_Write>
    HW_SPI_InOut( addr | 0x80 );
 8041fa6:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 8041faa:	f00d fb9d 	bl	804f6e8 <HW_SPI_InOut>
 8041fae:	3c01      	subs	r4, #1
 8041fb0:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 8041fb2:	42ac      	cmp	r4, r5
 8041fb4:	d106      	bne.n	8041fc4 <SX1276WriteBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041fb6:	2201      	movs	r2, #1
 8041fb8:	2102      	movs	r1, #2
 8041fba:	4805      	ldr	r0, [pc, #20]	; (8041fd0 <SX1276WriteBuffer+0x3c>)
}
 8041fbc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041fc0:	f00c bfb6 	b.w	804ef30 <HW_GPIO_Write>
        HW_SPI_InOut( buffer[i] );
 8041fc4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8041fc8:	f00d fb8e 	bl	804f6e8 <HW_SPI_InOut>
 8041fcc:	e7f1      	b.n	8041fb2 <SX1276WriteBuffer+0x1e>
 8041fce:	bf00      	nop
 8041fd0:	40020400 	.word	0x40020400

08041fd4 <SX1276Write>:
{
 8041fd4:	b507      	push	{r0, r1, r2, lr}
 8041fd6:	ab02      	add	r3, sp, #8
    SX1276WriteBuffer( addr, &data, 1 );
 8041fd8:	2201      	movs	r2, #1
{
 8041fda:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
 8041fde:	4619      	mov	r1, r3
 8041fe0:	f7ff ffd8 	bl	8041f94 <SX1276WriteBuffer>
}
 8041fe4:	b003      	add	sp, #12
 8041fe6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041fec <SX1276SetChannel>:
    SX1276.Settings.Channel = freq;
 8041fec:	4b10      	ldr	r3, [pc, #64]	; (8042030 <SX1276SetChannel+0x44>)
{
 8041fee:	b510      	push	{r4, lr}
    SX1276.Settings.Channel = freq;
 8041ff0:	6098      	str	r0, [r3, #8]
    SX_FREQ_TO_CHANNEL( channel, freq );
 8041ff2:	f643 5309 	movw	r3, #15625	; 0x3d09
 8041ff6:	f641 6484 	movw	r4, #7812	; 0x1e84
 8041ffa:	fbb0 f2f3 	udiv	r2, r0, r3
 8041ffe:	fb03 0012 	mls	r0, r3, r2, r0
 8042002:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 8042006:	fbb4 f4f3 	udiv	r4, r4, r3
 804200a:	eb04 2402 	add.w	r4, r4, r2, lsl #8
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 804200e:	f3c4 4107 	ubfx	r1, r4, #16, #8
 8042012:	2006      	movs	r0, #6
 8042014:	f7ff ffde 	bl	8041fd4 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 8042018:	f3c4 2107 	ubfx	r1, r4, #8, #8
 804201c:	2007      	movs	r0, #7
 804201e:	f7ff ffd9 	bl	8041fd4 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8042022:	b2e1      	uxtb	r1, r4
 8042024:	2008      	movs	r0, #8
}
 8042026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 804202a:	f7ff bfd3 	b.w	8041fd4 <SX1276Write>
 804202e:	bf00      	nop
 8042030:	20003ef8 	.word	0x20003ef8

08042034 <SX1276ReadBuffer>:
{
 8042034:	b570      	push	{r4, r5, r6, lr}
 8042036:	4606      	mov	r6, r0
 8042038:	460c      	mov	r4, r1
 804203a:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 804203c:	2102      	movs	r1, #2
 804203e:	2200      	movs	r2, #0
 8042040:	480b      	ldr	r0, [pc, #44]	; (8042070 <SX1276ReadBuffer+0x3c>)
 8042042:	f00c ff75 	bl	804ef30 <HW_GPIO_Write>
    HW_SPI_InOut( addr & 0x7F );
 8042046:	f006 007f 	and.w	r0, r6, #127	; 0x7f
 804204a:	f00d fb4d 	bl	804f6e8 <HW_SPI_InOut>
 804204e:	3c01      	subs	r4, #1
 8042050:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 8042052:	42ac      	cmp	r4, r5
 8042054:	d106      	bne.n	8042064 <SX1276ReadBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8042056:	2201      	movs	r2, #1
 8042058:	2102      	movs	r1, #2
 804205a:	4805      	ldr	r0, [pc, #20]	; (8042070 <SX1276ReadBuffer+0x3c>)
}
 804205c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8042060:	f00c bf66 	b.w	804ef30 <HW_GPIO_Write>
        buffer[i] = HW_SPI_InOut( 0 );
 8042064:	2000      	movs	r0, #0
 8042066:	f00d fb3f 	bl	804f6e8 <HW_SPI_InOut>
 804206a:	f804 0f01 	strb.w	r0, [r4, #1]!
 804206e:	e7f0      	b.n	8042052 <SX1276ReadBuffer+0x1e>
 8042070:	40020400 	.word	0x40020400

08042074 <SX1276Read>:
{
 8042074:	b507      	push	{r0, r1, r2, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 8042076:	2201      	movs	r2, #1
 8042078:	f10d 0107 	add.w	r1, sp, #7
 804207c:	f7ff ffda 	bl	8042034 <SX1276ReadBuffer>
}
 8042080:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8042084:	b003      	add	sp, #12
 8042086:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804208c <RxChainCalibration>:
{
 804208c:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 804208e:	2009      	movs	r0, #9
 8042090:	f7ff fff0 	bl	8042074 <SX1276Read>
 8042094:	4605      	mov	r5, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8042096:	2006      	movs	r0, #6
 8042098:	f7ff ffec 	bl	8042074 <SX1276Read>
 804209c:	4604      	mov	r4, r0
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 804209e:	2007      	movs	r0, #7
 80420a0:	f7ff ffe8 	bl	8042074 <SX1276Read>
 80420a4:	0200      	lsls	r0, r0, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80420a6:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 80420aa:	2008      	movs	r0, #8
 80420ac:	f7ff ffe2 	bl	8042074 <SX1276Read>
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80420b0:	4320      	orrs	r0, r4
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 80420b2:	f643 5309 	movw	r3, #15625	; 0x3d09
 80420b6:	b2c4      	uxtb	r4, r0
 80420b8:	435c      	muls	r4, r3
 80420ba:	0a00      	lsrs	r0, r0, #8
 80420bc:	4358      	muls	r0, r3
 80420be:	3480      	adds	r4, #128	; 0x80
    SX1276Write( REG_PACONFIG, 0x00 );
 80420c0:	2100      	movs	r1, #0
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 80420c2:	eb00 2414 	add.w	r4, r0, r4, lsr #8
    SX1276Write( REG_PACONFIG, 0x00 );
 80420c6:	2009      	movs	r0, #9
 80420c8:	f7ff ff84 	bl	8041fd4 <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80420cc:	203b      	movs	r0, #59	; 0x3b
 80420ce:	f7ff ffd1 	bl	8042074 <SX1276Read>
 80420d2:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80420d6:	b2c9      	uxtb	r1, r1
 80420d8:	203b      	movs	r0, #59	; 0x3b
 80420da:	f7ff ff7b 	bl	8041fd4 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80420de:	203b      	movs	r0, #59	; 0x3b
 80420e0:	f7ff ffc8 	bl	8042074 <SX1276Read>
 80420e4:	0682      	lsls	r2, r0, #26
 80420e6:	d4fa      	bmi.n	80420de <RxChainCalibration+0x52>
    SX1276SetChannel( 868000000 );
 80420e8:	480c      	ldr	r0, [pc, #48]	; (804211c <RxChainCalibration+0x90>)
 80420ea:	f7ff ff7f 	bl	8041fec <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80420ee:	203b      	movs	r0, #59	; 0x3b
 80420f0:	f7ff ffc0 	bl	8042074 <SX1276Read>
 80420f4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80420f8:	b2c9      	uxtb	r1, r1
 80420fa:	203b      	movs	r0, #59	; 0x3b
 80420fc:	f7ff ff6a 	bl	8041fd4 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8042100:	203b      	movs	r0, #59	; 0x3b
 8042102:	f7ff ffb7 	bl	8042074 <SX1276Read>
 8042106:	0683      	lsls	r3, r0, #26
 8042108:	d4fa      	bmi.n	8042100 <RxChainCalibration+0x74>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 804210a:	4629      	mov	r1, r5
 804210c:	2009      	movs	r0, #9
 804210e:	f7ff ff61 	bl	8041fd4 <SX1276Write>
    SX1276SetChannel( initialFreq );
 8042112:	4620      	mov	r0, r4
}
 8042114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SX1276SetChannel( initialFreq );
 8042118:	f7ff bf68 	b.w	8041fec <SX1276SetChannel>
 804211c:	33bca100 	.word	0x33bca100

08042120 <SX1276GetTimeOnAir>:
{
 8042120:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042124:	4688      	mov	r8, r1
    switch( modem )
 8042126:	b118      	cbz	r0, 8042130 <SX1276GetTimeOnAir+0x10>
 8042128:	2801      	cmp	r0, #1
 804212a:	d058      	beq.n	80421de <SX1276GetTimeOnAir+0xbe>
    uint32_t airTime = 0;
 804212c:	2000      	movs	r0, #0
    return airTime;
 804212e:	e04e      	b.n	80421ce <SX1276GetTimeOnAir+0xae>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8042130:	4c75      	ldr	r4, [pc, #468]	; (8042308 <SX1276GetTimeOnAir+0x1e8>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8042132:	2027      	movs	r0, #39	; 0x27
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8042134:	8c25      	ldrh	r5, [r4, #32]
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8042136:	f7ff ff9d 	bl	8042074 <SX1276Read>
 804213a:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 804213e:	3001      	adds	r0, #1
 8042140:	4428      	add	r0, r5
 8042142:	f7fe fb27 	bl	8040794 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8042146:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 804214a:	2200      	movs	r2, #0
 804214c:	2b00      	cmp	r3, #0
 804214e:	d141      	bne.n	80421d4 <SX1276GetTimeOnAir+0xb4>
 8042150:	4b6e      	ldr	r3, [pc, #440]	; (804230c <SX1276GetTimeOnAir+0x1ec>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8042152:	f7fe f9d3 	bl	80404fc <__adddf3>
 8042156:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8042158:	2030      	movs	r0, #48	; 0x30
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 804215a:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 804215c:	f7ff ff8a 	bl	8042074 <SX1276Read>
 8042160:	f030 03f9 	bics.w	r3, r0, #249	; 0xf9
 8042164:	bf0c      	ite	eq
 8042166:	2300      	moveq	r3, #0
 8042168:	4b68      	ldrne	r3, [pc, #416]	; (804230c <SX1276GetTimeOnAir+0x1ec>)
 804216a:	2200      	movs	r2, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 804216c:	4630      	mov	r0, r6
 804216e:	4639      	mov	r1, r7
 8042170:	f7fe f9c4 	bl	80404fc <__adddf3>
 8042174:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8042176:	4640      	mov	r0, r8
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8042178:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 804217a:	f7fe fb0b 	bl	8040794 <__aeabi_i2d>
 804217e:	4602      	mov	r2, r0
 8042180:	460b      	mov	r3, r1
 8042182:	4630      	mov	r0, r6
 8042184:	4639      	mov	r1, r7
 8042186:	f7fe f9b9 	bl	80404fc <__adddf3>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804218a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 804218e:	2200      	movs	r2, #0
 8042190:	bb13      	cbnz	r3, 80421d8 <SX1276GetTimeOnAir+0xb8>
 8042192:	2300      	movs	r3, #0
                                     pktLen +
 8042194:	f7fe f9b2 	bl	80404fc <__adddf3>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8042198:	2200      	movs	r2, #0
 804219a:	4b5d      	ldr	r3, [pc, #372]	; (8042310 <SX1276GetTimeOnAir+0x1f0>)
 804219c:	f7fe fb64 	bl	8040868 <__aeabi_dmul>
 80421a0:	4606      	mov	r6, r0
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 80421a2:	69e0      	ldr	r0, [r4, #28]
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80421a4:	460f      	mov	r7, r1
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 80421a6:	f7fe fae5 	bl	8040774 <__aeabi_ui2d>
 80421aa:	4602      	mov	r2, r0
 80421ac:	460b      	mov	r3, r1
 80421ae:	4630      	mov	r0, r6
 80421b0:	4639      	mov	r1, r7
 80421b2:	f7fe fc83 	bl	8040abc <__aeabi_ddiv>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80421b6:	2200      	movs	r2, #0
 80421b8:	4b56      	ldr	r3, [pc, #344]	; (8042314 <SX1276GetTimeOnAir+0x1f4>)
 80421ba:	f7fe fb55 	bl	8040868 <__aeabi_dmul>
 80421be:	ec41 0b10 	vmov	d0, r0, r1
 80421c2:	f011 feb1 	bl	8053f28 <round>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 80421c6:	ec51 0b10 	vmov	r0, r1, d0
 80421ca:	f7fe fe25 	bl	8040e18 <__aeabi_d2uiz>
}
 80421ce:	b003      	add	sp, #12
 80421d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80421d4:	2300      	movs	r3, #0
 80421d6:	e7bc      	b.n	8042152 <SX1276GetTimeOnAir+0x32>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 80421d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80421dc:	e7da      	b.n	8042194 <SX1276GetTimeOnAir+0x74>
            switch( SX1276.Settings.LoRa.Bandwidth )
 80421de:	4a4a      	ldr	r2, [pc, #296]	; (8042308 <SX1276GetTimeOnAir+0x1e8>)
 80421e0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80421e2:	3b07      	subs	r3, #7
 80421e4:	2b02      	cmp	r3, #2
 80421e6:	4692      	mov	sl, r2
 80421e8:	f200 8082 	bhi.w	80422f0 <SX1276GetTimeOnAir+0x1d0>
 80421ec:	4a4a      	ldr	r2, [pc, #296]	; (8042318 <SX1276GetTimeOnAir+0x1f8>)
 80421ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80421f2:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 80421f6:	f8da b048 	ldr.w	fp, [sl, #72]	; 0x48
 80421fa:	2001      	movs	r0, #1
 80421fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8042200:	f7fe fac8 	bl	8040794 <__aeabi_i2d>
 8042204:	4602      	mov	r2, r0
 8042206:	460b      	mov	r3, r1
 8042208:	4620      	mov	r0, r4
 804220a:	4629      	mov	r1, r5
 804220c:	f7fe fc56 	bl	8040abc <__aeabi_ddiv>
            double ts = 1 / rs;
 8042210:	4602      	mov	r2, r0
 8042212:	460b      	mov	r3, r1
 8042214:	2000      	movs	r0, #0
 8042216:	493d      	ldr	r1, [pc, #244]	; (804230c <SX1276GetTimeOnAir+0x1ec>)
 8042218:	f7fe fc50 	bl	8040abc <__aeabi_ddiv>
 804221c:	4604      	mov	r4, r0
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 804221e:	f8ba 004e 	ldrh.w	r0, [sl, #78]	; 0x4e
            double ts = 1 / rs;
 8042222:	460d      	mov	r5, r1
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8042224:	f7fe fab6 	bl	8040794 <__aeabi_i2d>
 8042228:	2200      	movs	r2, #0
 804222a:	4b3c      	ldr	r3, [pc, #240]	; (804231c <SX1276GetTimeOnAir+0x1fc>)
 804222c:	f7fe f966 	bl	80404fc <__adddf3>
 8042230:	4622      	mov	r2, r4
 8042232:	462b      	mov	r3, r5
 8042234:	f7fe fb18 	bl	8040868 <__aeabi_dmul>
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8042238:	f89a 3050 	ldrb.w	r3, [sl, #80]	; 0x50
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 804223c:	4606      	mov	r6, r0
 804223e:	460f      	mov	r7, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8042240:	f89a 0052 	ldrb.w	r0, [sl, #82]	; 0x52
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042244:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8042248:	f1c1 011c 	rsb	r1, r1, #28
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 804224c:	2b00      	cmp	r3, #0
 804224e:	eb01 1100 	add.w	r1, r1, r0, lsl #4
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8042252:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8042256:	bf14      	ite	ne
 8042258:	2014      	movne	r0, #20
 804225a:	2000      	moveq	r0, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804225c:	1a08      	subs	r0, r1, r0
 804225e:	f7fe fa89 	bl	8040774 <__aeabi_ui2d>
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8042262:	f89a 304c 	ldrb.w	r3, [sl, #76]	; 0x4c
 8042266:	2b00      	cmp	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042268:	4680      	mov	r8, r0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 804226a:	bf14      	ite	ne
 804226c:	2002      	movne	r0, #2
 804226e:	2000      	moveq	r0, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8042270:	ebab 0000 	sub.w	r0, fp, r0
 8042274:	0080      	lsls	r0, r0, #2
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042276:	4689      	mov	r9, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8042278:	f7fe fa7c 	bl	8040774 <__aeabi_ui2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804227c:	4602      	mov	r2, r0
 804227e:	460b      	mov	r3, r1
 8042280:	4640      	mov	r0, r8
 8042282:	4649      	mov	r1, r9
 8042284:	f7fe fc1a 	bl	8040abc <__aeabi_ddiv>
 8042288:	ec41 0b10 	vmov	d0, r0, r1
 804228c:	f011 fd48 	bl	8053d20 <ceil>
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 8042290:	f89a 004d 	ldrb.w	r0, [sl, #77]	; 0x4d
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042294:	ec53 2b10 	vmov	r2, r3, d0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8042298:	3004      	adds	r0, #4
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804229a:	e9cd 2300 	strd	r2, r3, [sp]
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 804229e:	f7fe fa79 	bl	8040794 <__aeabi_i2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80422a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80422a6:	f7fe fadf 	bl	8040868 <__aeabi_dmul>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80422aa:	2200      	movs	r2, #0
 80422ac:	2300      	movs	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80422ae:	4680      	mov	r8, r0
 80422b0:	4689      	mov	r9, r1
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80422b2:	f7fe fd69 	bl	8040d88 <__aeabi_dcmpgt>
 80422b6:	b1f0      	cbz	r0, 80422f6 <SX1276GetTimeOnAir+0x1d6>
 80422b8:	2200      	movs	r2, #0
 80422ba:	4b15      	ldr	r3, [pc, #84]	; (8042310 <SX1276GetTimeOnAir+0x1f0>)
 80422bc:	4640      	mov	r0, r8
 80422be:	4649      	mov	r1, r9
 80422c0:	f7fe f91c 	bl	80404fc <__adddf3>
            double tPayload = nPayload * ts;
 80422c4:	4622      	mov	r2, r4
 80422c6:	462b      	mov	r3, r5
 80422c8:	f7fe face 	bl	8040868 <__aeabi_dmul>
            double tOnAir = tPreamble + tPayload;
 80422cc:	4632      	mov	r2, r6
 80422ce:	463b      	mov	r3, r7
 80422d0:	f7fe f914 	bl	80404fc <__adddf3>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 80422d4:	2200      	movs	r2, #0
 80422d6:	4b0f      	ldr	r3, [pc, #60]	; (8042314 <SX1276GetTimeOnAir+0x1f4>)
 80422d8:	f7fe fac6 	bl	8040868 <__aeabi_dmul>
 80422dc:	a308      	add	r3, pc, #32	; (adr r3, 8042300 <SX1276GetTimeOnAir+0x1e0>)
 80422de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80422e2:	f7fe f90b 	bl	80404fc <__adddf3>
 80422e6:	ec41 0b10 	vmov	d0, r0, r1
 80422ea:	f011 fd99 	bl	8053e20 <floor>
 80422ee:	e76a      	b.n	80421c6 <SX1276GetTimeOnAir+0xa6>
            switch( SX1276.Settings.LoRa.Bandwidth )
 80422f0:	2400      	movs	r4, #0
 80422f2:	2500      	movs	r5, #0
 80422f4:	e77f      	b.n	80421f6 <SX1276GetTimeOnAir+0xd6>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80422f6:	2000      	movs	r0, #0
 80422f8:	4905      	ldr	r1, [pc, #20]	; (8042310 <SX1276GetTimeOnAir+0x1f0>)
 80422fa:	e7e3      	b.n	80422c4 <SX1276GetTimeOnAir+0x1a4>
 80422fc:	f3af 8000 	nop.w
 8042300:	d916872b 	.word	0xd916872b
 8042304:	3feff7ce 	.word	0x3feff7ce
 8042308:	20003ef8 	.word	0x20003ef8
 804230c:	3ff00000 	.word	0x3ff00000
 8042310:	40200000 	.word	0x40200000
 8042314:	408f4000 	.word	0x408f4000
 8042318:	08054070 	.word	0x08054070
 804231c:	40110000 	.word	0x40110000

08042320 <SX1276ReadRssi>:
{
 8042320:	b508      	push	{r3, lr}
    switch( modem )
 8042322:	b120      	cbz	r0, 804232e <SX1276ReadRssi+0xe>
 8042324:	2801      	cmp	r0, #1
 8042326:	d00a      	beq.n	804233e <SX1276ReadRssi+0x1e>
        rssi = -1;
 8042328:	f04f 30ff 	mov.w	r0, #4294967295
 804232c:	e006      	b.n	804233c <SX1276ReadRssi+0x1c>
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 804232e:	2011      	movs	r0, #17
 8042330:	f7ff fea0 	bl	8042074 <SX1276Read>
 8042334:	f3c0 0047 	ubfx	r0, r0, #1, #8
 8042338:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 804233a:	b200      	sxth	r0, r0
}
 804233c:	bd08      	pop	{r3, pc}
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 804233e:	4b07      	ldr	r3, [pc, #28]	; (804235c <SX1276ReadRssi+0x3c>)
 8042340:	689a      	ldr	r2, [r3, #8]
 8042342:	4b07      	ldr	r3, [pc, #28]	; (8042360 <SX1276ReadRssi+0x40>)
 8042344:	429a      	cmp	r2, r3
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8042346:	f04f 001b 	mov.w	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 804234a:	d903      	bls.n	8042354 <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 804234c:	f7ff fe92 	bl	8042074 <SX1276Read>
 8042350:	389d      	subs	r0, #157	; 0x9d
 8042352:	e7f2      	b.n	804233a <SX1276ReadRssi+0x1a>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8042354:	f7ff fe8e 	bl	8042074 <SX1276Read>
 8042358:	38a4      	subs	r0, #164	; 0xa4
 804235a:	e7ee      	b.n	804233a <SX1276ReadRssi+0x1a>
 804235c:	20003ef8 	.word	0x20003ef8
 8042360:	1f4add40 	.word	0x1f4add40

08042364 <SX1276SetOpMode.part.2>:
void SX1276SetOpMode( uint8_t opMode )
 8042364:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8042366:	2001      	movs	r0, #1
 8042368:	f7ff fe84 	bl	8042074 <SX1276Read>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 804236c:	4c07      	ldr	r4, [pc, #28]	; (804238c <SX1276SetOpMode.part.2+0x28>)
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 804236e:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 8042372:	2001      	movs	r0, #1
 8042374:	f7ff fe2e 	bl	8041fd4 <SX1276Write>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 8042378:	6823      	ldr	r3, [r4, #0]
 804237a:	2001      	movs	r0, #1
 804237c:	691b      	ldr	r3, [r3, #16]
 804237e:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8042380:	6823      	ldr	r3, [r4, #0]
 8042382:	2000      	movs	r0, #0
 8042384:	681b      	ldr	r3, [r3, #0]
}
 8042386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 804238a:	4718      	bx	r3
 804238c:	200024b4 	.word	0x200024b4

08042390 <SX1276SetSleep>:
{
 8042390:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8042392:	480a      	ldr	r0, [pc, #40]	; (80423bc <SX1276SetSleep+0x2c>)
 8042394:	f00c f9d4 	bl	804e740 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8042398:	4809      	ldr	r0, [pc, #36]	; (80423c0 <SX1276SetSleep+0x30>)
 804239a:	f00c f9d1 	bl	804e740 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 804239e:	4809      	ldr	r0, [pc, #36]	; (80423c4 <SX1276SetSleep+0x34>)
 80423a0:	f00c f9ce 	bl	804e740 <TimerStop>
 80423a4:	f7ff ffde 	bl	8042364 <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardSetXO( RESET );
 80423a8:	4b07      	ldr	r3, [pc, #28]	; (80423c8 <SX1276SetSleep+0x38>)
 80423aa:	681b      	ldr	r3, [r3, #0]
 80423ac:	2000      	movs	r0, #0
 80423ae:	681b      	ldr	r3, [r3, #0]
 80423b0:	4798      	blx	r3
    SX1276.Settings.State = RF_IDLE;
 80423b2:	4b06      	ldr	r3, [pc, #24]	; (80423cc <SX1276SetSleep+0x3c>)
 80423b4:	2200      	movs	r2, #0
 80423b6:	711a      	strb	r2, [r3, #4]
}
 80423b8:	bd08      	pop	{r3, pc}
 80423ba:	bf00      	nop
 80423bc:	20003f60 	.word	0x20003f60
 80423c0:	20003ec8 	.word	0x20003ec8
 80423c4:	20003ee0 	.word	0x20003ee0
 80423c8:	200024b4 	.word	0x200024b4
 80423cc:	20003ef8 	.word	0x20003ef8

080423d0 <SX1276SetOpMode>:
{
 80423d0:	b538      	push	{r3, r4, r5, lr}
    if( opMode == RF_OPMODE_SLEEP )
 80423d2:	4604      	mov	r4, r0
 80423d4:	b918      	cbnz	r0, 80423de <SX1276SetOpMode+0xe>
}
 80423d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80423da:	f7ff bfc3 	b.w	8042364 <SX1276SetOpMode.part.2>
      LoRaBoardCallbacks->SX1276BoardSetXO( SET ); 
 80423de:	4d0c      	ldr	r5, [pc, #48]	; (8042410 <SX1276SetOpMode+0x40>)
 80423e0:	682b      	ldr	r3, [r5, #0]
 80423e2:	2001      	movs	r0, #1
 80423e4:	681b      	ldr	r3, [r3, #0]
 80423e6:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( false );
 80423e8:	682b      	ldr	r3, [r5, #0]
 80423ea:	2000      	movs	r0, #0
 80423ec:	691b      	ldr	r3, [r3, #16]
 80423ee:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSw( opMode );
 80423f0:	682b      	ldr	r3, [r5, #0]
 80423f2:	4620      	mov	r0, r4
 80423f4:	695b      	ldr	r3, [r3, #20]
 80423f6:	4798      	blx	r3
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80423f8:	2001      	movs	r0, #1
 80423fa:	f7ff fe3b 	bl	8042074 <SX1276Read>
 80423fe:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 8042402:	4321      	orrs	r1, r4
 8042404:	2001      	movs	r0, #1
}
 8042406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 804240a:	f7ff bde3 	b.w	8041fd4 <SX1276Write>
 804240e:	bf00      	nop
 8042410:	200024b4 	.word	0x200024b4

08042414 <SX1276SetStby>:
{
 8042414:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8042416:	4808      	ldr	r0, [pc, #32]	; (8042438 <SX1276SetStby+0x24>)
 8042418:	f00c f992 	bl	804e740 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 804241c:	4807      	ldr	r0, [pc, #28]	; (804243c <SX1276SetStby+0x28>)
 804241e:	f00c f98f 	bl	804e740 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8042422:	4807      	ldr	r0, [pc, #28]	; (8042440 <SX1276SetStby+0x2c>)
 8042424:	f00c f98c 	bl	804e740 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8042428:	2001      	movs	r0, #1
 804242a:	f7ff ffd1 	bl	80423d0 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 804242e:	4b05      	ldr	r3, [pc, #20]	; (8042444 <SX1276SetStby+0x30>)
 8042430:	2200      	movs	r2, #0
 8042432:	711a      	strb	r2, [r3, #4]
}
 8042434:	bd08      	pop	{r3, pc}
 8042436:	bf00      	nop
 8042438:	20003f60 	.word	0x20003f60
 804243c:	20003ec8 	.word	0x20003ec8
 8042440:	20003ee0 	.word	0x20003ee0
 8042444:	20003ef8 	.word	0x20003ef8

08042448 <SX1276SetRx>:
{
 8042448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( SX1276.Settings.Modem )
 804244a:	4c79      	ldr	r4, [pc, #484]	; (8042630 <SX1276SetRx+0x1e8>)
{
 804244c:	4607      	mov	r7, r0
    TimerStop( &TxTimeoutTimer );
 804244e:	4879      	ldr	r0, [pc, #484]	; (8042634 <SX1276SetRx+0x1ec>)
 8042450:	f00c f976 	bl	804e740 <TimerStop>
    switch( SX1276.Settings.Modem )
 8042454:	7965      	ldrb	r5, [r4, #5]
 8042456:	b11d      	cbz	r5, 8042460 <SX1276SetRx+0x18>
 8042458:	2d01      	cmp	r5, #1
 804245a:	d044      	beq.n	80424e6 <SX1276SetRx+0x9e>
    bool rxContinuous = false;
 804245c:	2600      	movs	r6, #0
 804245e:	e022      	b.n	80424a6 <SX1276SetRx+0x5e>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8042460:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8042462:	f894 6026 	ldrb.w	r6, [r4, #38]	; 0x26
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8042466:	f7ff fe05 	bl	8042074 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 804246a:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 804246e:	f041 010c 	orr.w	r1, r1, #12
 8042472:	2040      	movs	r0, #64	; 0x40
 8042474:	f7ff fdae 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8042478:	2041      	movs	r0, #65	; 0x41
 804247a:	f7ff fdfb 	bl	8042074 <SX1276Read>
 804247e:	f060 013e 	orn	r1, r0, #62	; 0x3e
 8042482:	b2c9      	uxtb	r1, r1
 8042484:	2041      	movs	r0, #65	; 0x41
 8042486:	f7ff fda5 	bl	8041fd4 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 804248a:	2035      	movs	r0, #53	; 0x35
 804248c:	f7ff fdf2 	bl	8042074 <SX1276Read>
 8042490:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8042494:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8042498:	211e      	movs	r1, #30
 804249a:	200d      	movs	r0, #13
 804249c:	f7ff fd9a 	bl	8041fd4 <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80424a0:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80424a2:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 80424a4:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 80424a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80424aa:	2100      	movs	r1, #0
 80424ac:	4862      	ldr	r0, [pc, #392]	; (8042638 <SX1276SetRx+0x1f0>)
 80424ae:	f00e fd60 	bl	8050f72 <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 80424b2:	2301      	movs	r3, #1
 80424b4:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 80424b6:	b137      	cbz	r7, 80424c6 <SX1276SetRx+0x7e>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80424b8:	4860      	ldr	r0, [pc, #384]	; (804263c <SX1276SetRx+0x1f4>)
 80424ba:	4639      	mov	r1, r7
 80424bc:	f00c f968 	bl	804e790 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80424c0:	485e      	ldr	r0, [pc, #376]	; (804263c <SX1276SetRx+0x1f4>)
 80424c2:	f00c f8cb 	bl	804e65c <TimerStart>
    if( SX1276.Settings.Modem == MODEM_FSK )
 80424c6:	7963      	ldrb	r3, [r4, #5]
 80424c8:	2b00      	cmp	r3, #0
 80424ca:	f040 80a9 	bne.w	8042620 <SX1276SetRx+0x1d8>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80424ce:	2005      	movs	r0, #5
 80424d0:	f7ff ff7e 	bl	80423d0 <SX1276SetOpMode>
        TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 80424d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80424d6:	485a      	ldr	r0, [pc, #360]	; (8042640 <SX1276SetRx+0x1f8>)
 80424d8:	f00c f95a 	bl	804e790 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 80424dc:	4858      	ldr	r0, [pc, #352]	; (8042640 <SX1276SetRx+0x1f8>)
}
 80424de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        TimerStart( &RxTimeoutSyncWord );
 80424e2:	f00c b8bb 	b.w	804e65c <TimerStart>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80424e6:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80424ea:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 80424ec:	b32b      	cbz	r3, 804253a <SX1276SetRx+0xf2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80424ee:	f7ff fdc1 	bl	8042074 <SX1276Read>
 80424f2:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 80424f6:	b2c9      	uxtb	r1, r1
 80424f8:	2033      	movs	r0, #51	; 0x33
 80424fa:	f7ff fd6b 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80424fe:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8042500:	203b      	movs	r0, #59	; 0x3b
 8042502:	f7ff fd67 	bl	8041fd4 <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8042506:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8042508:	2b08      	cmp	r3, #8
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 804250a:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 804250e:	d876      	bhi.n	80425fe <SX1276SetRx+0x1b6>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8042510:	f7ff fdb0 	bl	8042074 <SX1276Read>
 8042514:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8042518:	2031      	movs	r0, #49	; 0x31
 804251a:	f7ff fd5b 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 804251e:	2100      	movs	r1, #0
 8042520:	2030      	movs	r0, #48	; 0x30
 8042522:	f7ff fd57 	bl	8041fd4 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8042526:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8042528:	2b08      	cmp	r3, #8
 804252a:	d81b      	bhi.n	8042564 <SX1276SetRx+0x11c>
 804252c:	e8df f003 	tbb	[pc, r3]
 8042530:	473e3510 	.word	0x473e3510
 8042534:	62625950 	.word	0x62625950
 8042538:	62          	.byte	0x62
 8042539:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 804253a:	f7ff fd9b 	bl	8042074 <SX1276Read>
 804253e:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8042542:	f041 0101 	orr.w	r1, r1, #1
 8042546:	2033      	movs	r0, #51	; 0x33
 8042548:	f7ff fd44 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 804254c:	211d      	movs	r1, #29
 804254e:	e7d7      	b.n	8042500 <SX1276SetRx+0xb8>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8042550:	202f      	movs	r0, #47	; 0x2f
 8042552:	2148      	movs	r1, #72	; 0x48
 8042554:	f7ff fd3e 	bl	8041fd4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8042558:	68a0      	ldr	r0, [r4, #8]
 804255a:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 804255e:	3002      	adds	r0, #2
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8042560:	f7ff fd44 	bl	8041fec <SX1276SetChannel>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042564:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8042568:	f894 6056 	ldrb.w	r6, [r4, #86]	; 0x56
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 804256c:	2b00      	cmp	r3, #0
 804256e:	d04d      	beq.n	804260c <SX1276SetRx+0x1c4>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8042570:	211d      	movs	r1, #29
 8042572:	2011      	movs	r0, #17
 8042574:	f7ff fd2e 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8042578:	2040      	movs	r0, #64	; 0x40
 804257a:	f7ff fd7b 	bl	8042074 <SX1276Read>
 804257e:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8042582:	2040      	movs	r0, #64	; 0x40
 8042584:	f7ff fd26 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8042588:	2100      	movs	r1, #0
 804258a:	200f      	movs	r0, #15
 804258c:	f7ff fd22 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8042590:	2100      	movs	r1, #0
 8042592:	200d      	movs	r0, #13
 8042594:	f7ff fd1e 	bl	8041fd4 <SX1276Write>
        break;
 8042598:	e785      	b.n	80424a6 <SX1276SetRx+0x5e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 804259a:	202f      	movs	r0, #47	; 0x2f
 804259c:	2144      	movs	r1, #68	; 0x44
 804259e:	f7ff fd19 	bl	8041fd4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 80425a2:	68a0      	ldr	r0, [r4, #8]
 80425a4:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 80425a8:	3034      	adds	r0, #52	; 0x34
 80425aa:	e7d9      	b.n	8042560 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80425ac:	202f      	movs	r0, #47	; 0x2f
 80425ae:	2144      	movs	r1, #68	; 0x44
 80425b0:	f7ff fd10 	bl	8041fd4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 80425b4:	68a0      	ldr	r0, [r4, #8]
 80425b6:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 80425ba:	3004      	adds	r0, #4
 80425bc:	e7d0      	b.n	8042560 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80425be:	202f      	movs	r0, #47	; 0x2f
 80425c0:	2144      	movs	r1, #68	; 0x44
 80425c2:	f7ff fd07 	bl	8041fd4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 80425c6:	68a0      	ldr	r0, [r4, #8]
 80425c8:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 80425cc:	305e      	adds	r0, #94	; 0x5e
 80425ce:	e7c7      	b.n	8042560 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80425d0:	202f      	movs	r0, #47	; 0x2f
 80425d2:	2144      	movs	r1, #68	; 0x44
 80425d4:	f7ff fcfe 	bl	8041fd4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 80425d8:	68a0      	ldr	r0, [r4, #8]
 80425da:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 80425de:	3012      	adds	r0, #18
 80425e0:	e7be      	b.n	8042560 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80425e2:	202f      	movs	r0, #47	; 0x2f
 80425e4:	2144      	movs	r1, #68	; 0x44
 80425e6:	f7ff fcf5 	bl	8041fd4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 80425ea:	68a0      	ldr	r0, [r4, #8]
 80425ec:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 80425f0:	30c6      	adds	r0, #198	; 0xc6
 80425f2:	e7b5      	b.n	8042560 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 80425f4:	2140      	movs	r1, #64	; 0x40
 80425f6:	202f      	movs	r0, #47	; 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 80425f8:	f7ff fcec 	bl	8041fd4 <SX1276Write>
 80425fc:	e7b2      	b.n	8042564 <SX1276SetRx+0x11c>
 80425fe:	f7ff fd39 	bl	8042074 <SX1276Read>
 8042602:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042606:	b2c9      	uxtb	r1, r1
 8042608:	2031      	movs	r0, #49	; 0x31
 804260a:	e7f5      	b.n	80425f8 <SX1276SetRx+0x1b0>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 804260c:	211f      	movs	r1, #31
 804260e:	2011      	movs	r0, #17
 8042610:	f7ff fce0 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8042614:	2040      	movs	r0, #64	; 0x40
 8042616:	f7ff fd2d 	bl	8042074 <SX1276Read>
 804261a:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 804261e:	e7b0      	b.n	8042582 <SX1276SetRx+0x13a>
        if( rxContinuous == true )
 8042620:	b126      	cbz	r6, 804262c <SX1276SetRx+0x1e4>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8042622:	2005      	movs	r0, #5
}
 8042624:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8042628:	f7ff bed2 	b.w	80423d0 <SX1276SetOpMode>
 804262c:	2006      	movs	r0, #6
 804262e:	e7f9      	b.n	8042624 <SX1276SetRx+0x1dc>
 8042630:	20003ef8 	.word	0x20003ef8
 8042634:	20003ec8 	.word	0x20003ec8
 8042638:	200024b8 	.word	0x200024b8
 804263c:	20003f60 	.word	0x20003f60
 8042640:	20003ee0 	.word	0x20003ee0

08042644 <SX1276SetTx>:
{
 8042644:	b510      	push	{r4, lr}
 8042646:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8042648:	4825      	ldr	r0, [pc, #148]	; (80426e0 <SX1276SetTx+0x9c>)
 804264a:	f00c f879 	bl	804e740 <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 804264e:	4621      	mov	r1, r4
    switch( SX1276.Settings.Modem )
 8042650:	4c24      	ldr	r4, [pc, #144]	; (80426e4 <SX1276SetTx+0xa0>)
    TimerSetValue( &TxTimeoutTimer, timeout );
 8042652:	4825      	ldr	r0, [pc, #148]	; (80426e8 <SX1276SetTx+0xa4>)
 8042654:	f00c f89c 	bl	804e790 <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8042658:	7963      	ldrb	r3, [r4, #5]
 804265a:	b15b      	cbz	r3, 8042674 <SX1276SetTx+0x30>
 804265c:	2b01      	cmp	r3, #1
 804265e:	d023      	beq.n	80426a8 <SX1276SetTx+0x64>
    SX1276.Settings.State = RF_TX_RUNNING;
 8042660:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 8042662:	4821      	ldr	r0, [pc, #132]	; (80426e8 <SX1276SetTx+0xa4>)
    SX1276.Settings.State = RF_TX_RUNNING;
 8042664:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 8042666:	f00b fff9 	bl	804e65c <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 804266a:	2003      	movs	r0, #3
}
 804266c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042670:	f7ff beae 	b.w	80423d0 <SX1276SetOpMode>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8042674:	2040      	movs	r0, #64	; 0x40
 8042676:	f7ff fcfd 	bl	8042074 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 804267a:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 804267e:	f041 0110 	orr.w	r1, r1, #16
 8042682:	2040      	movs	r0, #64	; 0x40
 8042684:	f7ff fca6 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8042688:	2041      	movs	r0, #65	; 0x41
 804268a:	f7ff fcf3 	bl	8042074 <SX1276Read>
 804268e:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 8042692:	2041      	movs	r0, #65	; 0x41
 8042694:	f7ff fc9e 	bl	8041fd4 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8042698:	2035      	movs	r0, #53	; 0x35
 804269a:	f7ff fceb 	bl	8042074 <SX1276Read>
 804269e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80426a2:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        break;
 80426a6:	e7db      	b.n	8042660 <SX1276SetTx+0x1c>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80426a8:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 80426ac:	b173      	cbz	r3, 80426cc <SX1276SetTx+0x88>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80426ae:	21f5      	movs	r1, #245	; 0xf5
 80426b0:	2011      	movs	r0, #17
 80426b2:	f7ff fc8f 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 80426b6:	2040      	movs	r0, #64	; 0x40
 80426b8:	f7ff fcdc 	bl	8042074 <SX1276Read>
 80426bc:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 80426c0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80426c4:	2040      	movs	r0, #64	; 0x40
 80426c6:	f7ff fc85 	bl	8041fd4 <SX1276Write>
 80426ca:	e7c9      	b.n	8042660 <SX1276SetTx+0x1c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80426cc:	21f7      	movs	r1, #247	; 0xf7
 80426ce:	2011      	movs	r0, #17
 80426d0:	f7ff fc80 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 80426d4:	2040      	movs	r0, #64	; 0x40
 80426d6:	f7ff fccd 	bl	8042074 <SX1276Read>
 80426da:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 80426de:	e7ef      	b.n	80426c0 <SX1276SetTx+0x7c>
 80426e0:	20003f60 	.word	0x20003f60
 80426e4:	20003ef8 	.word	0x20003ef8
 80426e8:	20003ec8 	.word	0x20003ec8

080426ec <SX1276StartCad>:
{
 80426ec:	b510      	push	{r4, lr}
    switch( SX1276.Settings.Modem )
 80426ee:	4c0c      	ldr	r4, [pc, #48]	; (8042720 <SX1276StartCad+0x34>)
 80426f0:	7963      	ldrb	r3, [r4, #5]
 80426f2:	2b01      	cmp	r3, #1
 80426f4:	d112      	bne.n	804271c <SX1276StartCad+0x30>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80426f6:	21fa      	movs	r1, #250	; 0xfa
 80426f8:	2011      	movs	r0, #17
 80426fa:	f7ff fc6b 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 80426fe:	2040      	movs	r0, #64	; 0x40
 8042700:	f7ff fcb8 	bl	8042074 <SX1276Read>
 8042704:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
 8042708:	2040      	movs	r0, #64	; 0x40
 804270a:	f7ff fc63 	bl	8041fd4 <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 804270e:	2303      	movs	r3, #3
 8042710:	7123      	strb	r3, [r4, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8042712:	2007      	movs	r0, #7
}
 8042714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8042718:	f7ff be5a 	b.w	80423d0 <SX1276SetOpMode>
}
 804271c:	bd10      	pop	{r4, pc}
 804271e:	bf00      	nop
 8042720:	20003ef8 	.word	0x20003ef8

08042724 <SX1276SetModem>:
{
 8042724:	b510      	push	{r4, lr}
 8042726:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8042728:	2001      	movs	r0, #1
 804272a:	f7ff fca3 	bl	8042074 <SX1276Read>
 804272e:	4b19      	ldr	r3, [pc, #100]	; (8042794 <SX1276SetModem+0x70>)
 8042730:	f010 0f80 	tst.w	r0, #128	; 0x80
        SX1276.Settings.Modem = MODEM_LORA;
 8042734:	bf14      	ite	ne
 8042736:	2201      	movne	r2, #1
        SX1276.Settings.Modem = MODEM_FSK;
 8042738:	2200      	moveq	r2, #0
 804273a:	715a      	strb	r2, [r3, #5]
    if( SX1276.Settings.Modem == modem )
 804273c:	795a      	ldrb	r2, [r3, #5]
 804273e:	42a2      	cmp	r2, r4
 8042740:	d027      	beq.n	8042792 <SX1276SetModem+0x6e>
    switch( SX1276.Settings.Modem )
 8042742:	2c01      	cmp	r4, #1
    SX1276.Settings.Modem = modem;
 8042744:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 8042746:	d013      	beq.n	8042770 <SX1276SetModem+0x4c>
 8042748:	f7ff fe0c 	bl	8042364 <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 804274c:	2001      	movs	r0, #1
 804274e:	f7ff fc91 	bl	8042074 <SX1276Read>
 8042752:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8042756:	2001      	movs	r0, #1
 8042758:	f7ff fc3c 	bl	8041fd4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 804275c:	2100      	movs	r1, #0
 804275e:	2040      	movs	r0, #64	; 0x40
 8042760:	f7ff fc38 	bl	8041fd4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8042764:	2130      	movs	r1, #48	; 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8042766:	2041      	movs	r0, #65	; 0x41
}
 8042768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 804276c:	f7ff bc32 	b.w	8041fd4 <SX1276Write>
 8042770:	f7ff fdf8 	bl	8042364 <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8042774:	4620      	mov	r0, r4
 8042776:	f7ff fc7d 	bl	8042074 <SX1276Read>
 804277a:	f060 017f 	orn	r1, r0, #127	; 0x7f
 804277e:	b2c9      	uxtb	r1, r1
 8042780:	4620      	mov	r0, r4
 8042782:	f7ff fc27 	bl	8041fd4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8042786:	2100      	movs	r1, #0
 8042788:	2040      	movs	r0, #64	; 0x40
 804278a:	f7ff fc23 	bl	8041fd4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 804278e:	2100      	movs	r1, #0
 8042790:	e7e9      	b.n	8042766 <SX1276SetModem+0x42>
}
 8042792:	bd10      	pop	{r4, pc}
 8042794:	20003ef8 	.word	0x20003ef8

08042798 <SX1276Init>:
{
 8042798:	b570      	push	{r4, r5, r6, lr}
    RadioEvents = events;
 804279a:	4d1b      	ldr	r5, [pc, #108]	; (8042808 <SX1276Init+0x70>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 804279c:	491b      	ldr	r1, [pc, #108]	; (804280c <SX1276Init+0x74>)
    RadioEvents = events;
 804279e:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 80427a2:	481b      	ldr	r0, [pc, #108]	; (8042810 <SX1276Init+0x78>)
 80427a4:	4c1b      	ldr	r4, [pc, #108]	; (8042814 <SX1276Init+0x7c>)
 80427a6:	f00b ff4f 	bl	804e648 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 80427aa:	4918      	ldr	r1, [pc, #96]	; (804280c <SX1276Init+0x74>)
 80427ac:	481a      	ldr	r0, [pc, #104]	; (8042818 <SX1276Init+0x80>)
 80427ae:	f00b ff4b 	bl	804e648 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 80427b2:	4916      	ldr	r1, [pc, #88]	; (804280c <SX1276Init+0x74>)
 80427b4:	4819      	ldr	r0, [pc, #100]	; (804281c <SX1276Init+0x84>)
 80427b6:	f00b ff47 	bl	804e648 <TimerInit>
    LoRaBoardCallbacks->SX1276BoardSetXO( SET );
 80427ba:	682b      	ldr	r3, [r5, #0]
 80427bc:	2001      	movs	r0, #1
 80427be:	681b      	ldr	r3, [r3, #0]
 80427c0:	4798      	blx	r3
    SX1276Reset( );
 80427c2:	f7ff fbbf 	bl	8041f44 <SX1276Reset>
    RxChainCalibration( );
 80427c6:	f7ff fc61 	bl	804208c <RxChainCalibration>
 80427ca:	f7ff fdcb 	bl	8042364 <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardIoIrqInit( DioIrq );
 80427ce:	682b      	ldr	r3, [r5, #0]
 80427d0:	4813      	ldr	r0, [pc, #76]	; (8042820 <SX1276Init+0x88>)
 80427d2:	689b      	ldr	r3, [r3, #8]
 80427d4:	4798      	blx	r3
 80427d6:	f104 0630 	add.w	r6, r4, #48	; 0x30
        SX1276SetModem( RadioRegsInit[i].Modem );
 80427da:	7820      	ldrb	r0, [r4, #0]
 80427dc:	f7ff ffa2 	bl	8042724 <SX1276SetModem>
 80427e0:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80427e2:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 80427e6:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 80427ea:	f7ff fbf3 	bl	8041fd4 <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80427ee:	42b4      	cmp	r4, r6
 80427f0:	d1f3      	bne.n	80427da <SX1276Init+0x42>
    SX1276SetModem( MODEM_FSK );
 80427f2:	2000      	movs	r0, #0
 80427f4:	f7ff ff96 	bl	8042724 <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 80427f8:	4b0a      	ldr	r3, [pc, #40]	; (8042824 <SX1276Init+0x8c>)
 80427fa:	2200      	movs	r2, #0
 80427fc:	711a      	strb	r2, [r3, #4]
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 80427fe:	682b      	ldr	r3, [r5, #0]
 8042800:	685b      	ldr	r3, [r3, #4]
 8042802:	4798      	blx	r3
}
 8042804:	3002      	adds	r0, #2
 8042806:	bd70      	pop	{r4, r5, r6, pc}
 8042808:	200024b4 	.word	0x200024b4
 804280c:	08043431 	.word	0x08043431
 8042810:	20003ec8 	.word	0x20003ec8
 8042814:	08054138 	.word	0x08054138
 8042818:	20003f60 	.word	0x20003f60
 804281c:	20003ee0 	.word	0x20003ee0
 8042820:	20001018 	.word	0x20001018
 8042824:	20003ef8 	.word	0x20003ef8

08042828 <SX1276IsChannelFree>:
{
 8042828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804282a:	461c      	mov	r4, r3
    return SX1276.Settings.State;
 804282c:	4b13      	ldr	r3, [pc, #76]	; (804287c <SX1276IsChannelFree+0x54>)
    if( SX1276GetStatus( ) != RF_IDLE )
 804282e:	791b      	ldrb	r3, [r3, #4]
{
 8042830:	4606      	mov	r6, r0
 8042832:	460d      	mov	r5, r1
 8042834:	4617      	mov	r7, r2
    if( SX1276GetStatus( ) != RF_IDLE )
 8042836:	b9f3      	cbnz	r3, 8042876 <SX1276IsChannelFree+0x4e>
    SX1276SetModem( modem );
 8042838:	f7ff ff74 	bl	8042724 <SX1276SetModem>
    SX1276SetChannel( freq );
 804283c:	4628      	mov	r0, r5
 804283e:	f7ff fbd5 	bl	8041fec <SX1276SetChannel>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8042842:	2005      	movs	r0, #5
 8042844:	f7ff fdc4 	bl	80423d0 <SX1276SetOpMode>
    DelayMs( 1 );
 8042848:	2001      	movs	r0, #1
 804284a:	f00d fc4f 	bl	80500ec <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 804284e:	f00b ffb0 	bl	804e7b2 <TimerGetCurrentTime>
 8042852:	4605      	mov	r5, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8042854:	4628      	mov	r0, r5
 8042856:	f00b ffb3 	bl	804e7c0 <TimerGetElapsedTime>
 804285a:	42a0      	cmp	r0, r4
 804285c:	d304      	bcc.n	8042868 <SX1276IsChannelFree+0x40>
    bool status = true;
 804285e:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8042860:	f7ff fd96 	bl	8042390 <SX1276SetSleep>
}
 8042864:	4620      	mov	r0, r4
 8042866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( modem );
 8042868:	4630      	mov	r0, r6
 804286a:	f7ff fd59 	bl	8042320 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 804286e:	42b8      	cmp	r0, r7
 8042870:	ddf0      	ble.n	8042854 <SX1276IsChannelFree+0x2c>
            status = false;
 8042872:	2400      	movs	r4, #0
 8042874:	e7f4      	b.n	8042860 <SX1276IsChannelFree+0x38>
        return false;
 8042876:	2400      	movs	r4, #0
 8042878:	e7f4      	b.n	8042864 <SX1276IsChannelFree+0x3c>
 804287a:	bf00      	nop
 804287c:	20003ef8 	.word	0x20003ef8

08042880 <SX1276Random>:
{
 8042880:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 8042882:	2001      	movs	r0, #1
 8042884:	f7ff ff4e 	bl	8042724 <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8042888:	21ff      	movs	r1, #255	; 0xff
 804288a:	2011      	movs	r0, #17
 804288c:	f7ff fba2 	bl	8041fd4 <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8042890:	2005      	movs	r0, #5
 8042892:	f7ff fd9d 	bl	80423d0 <SX1276SetOpMode>
 8042896:	2400      	movs	r4, #0
    uint32_t rnd = 0;
 8042898:	4625      	mov	r5, r4
        DelayMs( 1 );
 804289a:	2001      	movs	r0, #1
 804289c:	f00d fc26 	bl	80500ec <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80428a0:	202c      	movs	r0, #44	; 0x2c
 80428a2:	f7ff fbe7 	bl	8042074 <SX1276Read>
 80428a6:	f000 0001 	and.w	r0, r0, #1
 80428aa:	40a0      	lsls	r0, r4
 80428ac:	3401      	adds	r4, #1
    for( i = 0; i < 32; i++ )
 80428ae:	2c20      	cmp	r4, #32
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80428b0:	ea45 0500 	orr.w	r5, r5, r0
    for( i = 0; i < 32; i++ )
 80428b4:	d1f1      	bne.n	804289a <SX1276Random+0x1a>
    SX1276SetSleep( );
 80428b6:	f7ff fd6b 	bl	8042390 <SX1276SetSleep>
}
 80428ba:	4628      	mov	r0, r5
 80428bc:	bd38      	pop	{r3, r4, r5, pc}
	...

080428c0 <SX1276SetRxConfig>:
{
 80428c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80428c4:	b089      	sub	sp, #36	; 0x24
 80428c6:	4604      	mov	r4, r0
 80428c8:	9300      	str	r3, [sp, #0]
 80428ca:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 80428ce:	9304      	str	r3, [sp, #16]
 80428d0:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 80428d4:	9302      	str	r3, [sp, #8]
 80428d6:	468a      	mov	sl, r1
 80428d8:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 80428dc:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 80428e0:	9305      	str	r3, [sp, #20]
 80428e2:	4615      	mov	r5, r2
 80428e4:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 80428e8:	9206      	str	r2, [sp, #24]
 80428ea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 80428ee:	f8bd 704c 	ldrh.w	r7, [sp, #76]	; 0x4c
 80428f2:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
 80428f6:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 80428fa:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
 80428fe:	9107      	str	r1, [sp, #28]
    SX1276SetModem( modem );
 8042900:	f7ff ff10 	bl	8042724 <SX1276SetModem>
    switch( modem )
 8042904:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8042908:	b134      	cbz	r4, 8042918 <SX1276SetRxConfig+0x58>
 804290a:	2c01      	cmp	r4, #1
 804290c:	9907      	ldr	r1, [sp, #28]
 804290e:	f000 8083 	beq.w	8042a18 <SX1276SetRxConfig+0x158>
}
 8042912:	b009      	add	sp, #36	; 0x24
 8042914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8042918:	4ca1      	ldr	r4, [pc, #644]	; (8042ba0 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 804291a:	4628      	mov	r0, r5
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 804291c:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8042920:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8042924:	f8c4 a014 	str.w	sl, [r4, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8042928:	e9c4 9506 	strd	r9, r5, [r4, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 804292c:	f884 8022 	strb.w	r8, [r4, #34]	; 0x22
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8042930:	f884 b023 	strb.w	fp, [r4, #35]	; 0x23
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8042934:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8042938:	8427      	strh	r7, [r4, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 804293a:	f7fd ff1b 	bl	8040774 <__aeabi_ui2d>
 804293e:	e9cd 0100 	strd	r0, r1, [sp]
 8042942:	4602      	mov	r2, r0
 8042944:	460b      	mov	r3, r1
 8042946:	2000      	movs	r0, #0
 8042948:	4996      	ldr	r1, [pc, #600]	; (8042ba4 <SX1276SetRxConfig+0x2e4>)
 804294a:	f7fe f8b7 	bl	8040abc <__aeabi_ddiv>
 804294e:	2200      	movs	r2, #0
 8042950:	4b95      	ldr	r3, [pc, #596]	; (8042ba8 <SX1276SetRxConfig+0x2e8>)
 8042952:	f7fd ff89 	bl	8040868 <__aeabi_dmul>
 8042956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 804295a:	9804      	ldr	r0, [sp, #16]
 804295c:	f7fd ff1a 	bl	8040794 <__aeabi_i2d>
 8042960:	4602      	mov	r2, r0
 8042962:	460b      	mov	r3, r1
 8042964:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042968:	f7fd ff7e 	bl	8040868 <__aeabi_dmul>
 804296c:	2200      	movs	r2, #0
 804296e:	4b8f      	ldr	r3, [pc, #572]	; (8042bac <SX1276SetRxConfig+0x2ec>)
 8042970:	f7fd ff7a 	bl	8040868 <__aeabi_dmul>
 8042974:	f7fe fa50 	bl	8040e18 <__aeabi_d2uiz>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042978:	e9dd 2300 	ldrd	r2, r3, [sp]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 804297c:	62e0      	str	r0, [r4, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 804297e:	a186      	add	r1, pc, #536	; (adr r1, 8042b98 <SX1276SetRxConfig+0x2d8>)
 8042980:	e9d1 0100 	ldrd	r0, r1, [r1]
 8042984:	f7fe f89a 	bl	8040abc <__aeabi_ddiv>
 8042988:	f7fe fa46 	bl	8040e18 <__aeabi_d2uiz>
 804298c:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 804298e:	0a21      	lsrs	r1, r4, #8
 8042990:	2002      	movs	r0, #2
 8042992:	f7ff fb1f 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8042996:	b2e1      	uxtb	r1, r4
 8042998:	2003      	movs	r0, #3
 804299a:	f7ff fb1b 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 804299e:	4650      	mov	r0, sl
 80429a0:	f7ff faa2 	bl	8041ee8 <GetFskBandwidthRegValue>
 80429a4:	4601      	mov	r1, r0
 80429a6:	2012      	movs	r0, #18
 80429a8:	f7ff fb14 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 80429ac:	4648      	mov	r0, r9
 80429ae:	f7ff fa9b 	bl	8041ee8 <GetFskBandwidthRegValue>
 80429b2:	4601      	mov	r1, r0
 80429b4:	2013      	movs	r0, #19
 80429b6:	f7ff fb0d 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80429ba:	0a39      	lsrs	r1, r7, #8
 80429bc:	2025      	movs	r0, #37	; 0x25
 80429be:	f7ff fb09 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80429c2:	b2f9      	uxtb	r1, r7
 80429c4:	2026      	movs	r0, #38	; 0x26
 80429c6:	f7ff fb05 	bl	8041fd4 <SX1276Write>
            if( fixLen == 1 )
 80429ca:	f1b8 0f00 	cmp.w	r8, #0
 80429ce:	d021      	beq.n	8042a14 <SX1276SetRxConfig+0x154>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 80429d0:	4659      	mov	r1, fp
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80429d2:	2032      	movs	r0, #50	; 0x32
 80429d4:	f7ff fafe 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 80429d8:	2030      	movs	r0, #48	; 0x30
 80429da:	f7ff fb4b 	bl	8042074 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80429de:	f1b8 0f00 	cmp.w	r8, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 80429e2:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80429e6:	bf14      	ite	ne
 80429e8:	2100      	movne	r1, #0
 80429ea:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80429ee:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
 80429f2:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 80429f4:	b2c9      	uxtb	r1, r1
 80429f6:	2030      	movs	r0, #48	; 0x30
 80429f8:	f7ff faec 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80429fc:	2031      	movs	r0, #49	; 0x31
 80429fe:	f7ff fb39 	bl	8042074 <SX1276Read>
 8042a02:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042a06:	b2c9      	uxtb	r1, r1
 8042a08:	2031      	movs	r0, #49	; 0x31
}
 8042a0a:	b009      	add	sp, #36	; 0x24
 8042a0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042a10:	f7ff bae0 	b.w	8041fd4 <SX1276Write>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8042a14:	21ff      	movs	r1, #255	; 0xff
 8042a16:	e7dc      	b.n	80429d2 <SX1276SetRxConfig+0x112>
            if( bandwidth > 2 )
 8042a18:	f1ba 0f02 	cmp.w	sl, #2
 8042a1c:	d900      	bls.n	8042a20 <SX1276SetRxConfig+0x160>
 8042a1e:	e7fe      	b.n	8042a1e <SX1276SetRxConfig+0x15e>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8042a20:	4c5f      	ldr	r4, [pc, #380]	; (8042ba0 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.LoRa.Coderate = coderate;
 8042a22:	9800      	ldr	r0, [sp, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8042a24:	f884 1053 	strb.w	r1, [r4, #83]	; 0x53
            bandwidth += 7;
 8042a28:	f10a 0907 	add.w	r9, sl, #7
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042a2c:	9902      	ldr	r1, [sp, #8]
            SX1276.Settings.LoRa.Coderate = coderate;
 8042a2e:	f884 004d 	strb.w	r0, [r4, #77]	; 0x4d
            if( datarate > 12 )
 8042a32:	2d0c      	cmp	r5, #12
            SX1276.Settings.LoRa.Datarate = datarate;
 8042a34:	e9c4 9511 	strd	r9, r5, [r4, #68]	; 0x44
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8042a38:	f8a4 704e 	strh.w	r7, [r4, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8042a3c:	f884 8050 	strb.w	r8, [r4, #80]	; 0x50
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8042a40:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8042a44:	f884 6052 	strb.w	r6, [r4, #82]	; 0x52
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042a48:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8042a4c:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8042a50:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
            if( datarate > 12 )
 8042a54:	f200 8098 	bhi.w	8042b88 <SX1276SetRxConfig+0x2c8>
            else if( datarate < 6 )
 8042a58:	2d05      	cmp	r5, #5
 8042a5a:	f240 8081 	bls.w	8042b60 <SX1276SetRxConfig+0x2a0>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042a5e:	f1b9 0f07 	cmp.w	r9, #7
 8042a62:	d176      	bne.n	8042b52 <SX1276SetRxConfig+0x292>
 8042a64:	f1a5 030b 	sub.w	r3, r5, #11
 8042a68:	2b01      	cmp	r3, #1
 8042a6a:	d877      	bhi.n	8042b5c <SX1276SetRxConfig+0x29c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8042a6c:	2301      	movs	r3, #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042a6e:	201d      	movs	r0, #29
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042a70:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042a74:	f7ff fafe 	bl	8042074 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042a78:	9b00      	ldr	r3, [sp, #0]
 8042a7a:	ea48 0143 	orr.w	r1, r8, r3, lsl #1
 8042a7e:	ea41 1109 	orr.w	r1, r1, r9, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8042a82:	b2c9      	uxtb	r1, r1
 8042a84:	201d      	movs	r0, #29
 8042a86:	f7ff faa5 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042a8a:	201e      	movs	r0, #30
 8042a8c:	f7ff faf2 	bl	8042074 <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8042a90:	9b04      	ldr	r3, [sp, #16]
 8042a92:	f3c3 2101 	ubfx	r1, r3, #8, #2
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8042a96:	f000 0008 	and.w	r0, r0, #8
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042a9a:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 8042a9e:	4301      	orrs	r1, r0
 8042aa0:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 8042aa4:	b2c9      	uxtb	r1, r1
 8042aa6:	201e      	movs	r0, #30
 8042aa8:	f7ff fa94 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042aac:	2026      	movs	r0, #38	; 0x26
 8042aae:	f7ff fae1 	bl	8042074 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8042ab2:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042ab6:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042aba:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042abe:	b2c9      	uxtb	r1, r1
 8042ac0:	2026      	movs	r0, #38	; 0x26
 8042ac2:	f7ff fa87 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8042ac6:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8042aca:	201f      	movs	r0, #31
 8042acc:	f7ff fa82 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8042ad0:	0a39      	lsrs	r1, r7, #8
 8042ad2:	2020      	movs	r0, #32
 8042ad4:	f7ff fa7e 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8042ad8:	b2f9      	uxtb	r1, r7
 8042ada:	2021      	movs	r0, #33	; 0x21
 8042adc:	f7ff fa7a 	bl	8041fd4 <SX1276Write>
            if( fixLen == 1 )
 8042ae0:	f1b8 0f00 	cmp.w	r8, #0
 8042ae4:	d003      	beq.n	8042aee <SX1276SetRxConfig+0x22e>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8042ae6:	4659      	mov	r1, fp
 8042ae8:	2022      	movs	r0, #34	; 0x22
 8042aea:	f7ff fa73 	bl	8041fd4 <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042aee:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042af2:	b16b      	cbz	r3, 8042b10 <SX1276SetRxConfig+0x250>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8042af4:	2044      	movs	r0, #68	; 0x44
 8042af6:	f7ff fabd 	bl	8042074 <SX1276Read>
 8042afa:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042afe:	b2c9      	uxtb	r1, r1
 8042b00:	2044      	movs	r0, #68	; 0x44
 8042b02:	f7ff fa67 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8042b06:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
 8042b0a:	2024      	movs	r0, #36	; 0x24
 8042b0c:	f7ff fa62 	bl	8041fd4 <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8042b10:	f1b9 0f09 	cmp.w	r9, #9
 8042b14:	d12a      	bne.n	8042b6c <SX1276SetRxConfig+0x2ac>
 8042b16:	68a2      	ldr	r2, [r4, #8]
 8042b18:	4b25      	ldr	r3, [pc, #148]	; (8042bb0 <SX1276SetRxConfig+0x2f0>)
 8042b1a:	429a      	cmp	r2, r3
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042b1c:	f04f 0102 	mov.w	r1, #2
 8042b20:	f04f 0036 	mov.w	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8042b24:	d91e      	bls.n	8042b64 <SX1276SetRxConfig+0x2a4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042b26:	f7ff fa55 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8042b2a:	2164      	movs	r1, #100	; 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8042b2c:	203a      	movs	r0, #58	; 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8042b2e:	f7ff fa51 	bl	8041fd4 <SX1276Write>
            if( datarate == 6 )
 8042b32:	2d06      	cmp	r5, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042b34:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042b38:	d11b      	bne.n	8042b72 <SX1276SetRxConfig+0x2b2>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042b3a:	f7ff fa9b 	bl	8042074 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042b3e:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042b42:	f041 0105 	orr.w	r1, r1, #5
 8042b46:	2031      	movs	r0, #49	; 0x31
 8042b48:	f7ff fa44 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042b4c:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042b4e:	2037      	movs	r0, #55	; 0x37
 8042b50:	e75b      	b.n	8042a0a <SX1276SetRxConfig+0x14a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042b52:	f1b9 0f08 	cmp.w	r9, #8
 8042b56:	d101      	bne.n	8042b5c <SX1276SetRxConfig+0x29c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042b58:	2d0c      	cmp	r5, #12
 8042b5a:	d087      	beq.n	8042a6c <SX1276SetRxConfig+0x1ac>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042b5c:	2300      	movs	r3, #0
 8042b5e:	e786      	b.n	8042a6e <SX1276SetRxConfig+0x1ae>
                datarate = 6;
 8042b60:	2506      	movs	r5, #6
 8042b62:	e7fb      	b.n	8042b5c <SX1276SetRxConfig+0x29c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042b64:	f7ff fa36 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8042b68:	217f      	movs	r1, #127	; 0x7f
 8042b6a:	e7df      	b.n	8042b2c <SX1276SetRxConfig+0x26c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8042b6c:	2103      	movs	r1, #3
 8042b6e:	2036      	movs	r0, #54	; 0x36
 8042b70:	e7dd      	b.n	8042b2e <SX1276SetRxConfig+0x26e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042b72:	f7ff fa7f 	bl	8042074 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042b76:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042b7a:	f041 0103 	orr.w	r1, r1, #3
 8042b7e:	2031      	movs	r0, #49	; 0x31
 8042b80:	f7ff fa28 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042b84:	210a      	movs	r1, #10
 8042b86:	e7e2      	b.n	8042b4e <SX1276SetRxConfig+0x28e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042b88:	f1ba 0f02 	cmp.w	sl, #2
 8042b8c:	f04f 050c 	mov.w	r5, #12
 8042b90:	d0e4      	beq.n	8042b5c <SX1276SetRxConfig+0x29c>
 8042b92:	e76b      	b.n	8042a6c <SX1276SetRxConfig+0x1ac>
 8042b94:	f3af 8000 	nop.w
 8042b98:	00000000 	.word	0x00000000
 8042b9c:	417e8480 	.word	0x417e8480
 8042ba0:	20003ef8 	.word	0x20003ef8
 8042ba4:	3ff00000 	.word	0x3ff00000
 8042ba8:	40200000 	.word	0x40200000
 8042bac:	408f4000 	.word	0x408f4000
 8042bb0:	1f4add40 	.word	0x1f4add40
 8042bb4:	00000000 	.word	0x00000000

08042bb8 <SX1276SetTxConfig>:
{
 8042bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042bbc:	b087      	sub	sp, #28
 8042bbe:	4698      	mov	r8, r3
 8042bc0:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8042bc4:	9301      	str	r3, [sp, #4]
 8042bc6:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8042bca:	9303      	str	r3, [sp, #12]
 8042bcc:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8042bd0:	9304      	str	r3, [sp, #16]
 8042bd2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8042bd4:	9205      	str	r2, [sp, #20]
 8042bd6:	4689      	mov	r9, r1
 8042bd8:	9302      	str	r3, [sp, #8]
 8042bda:	4683      	mov	fp, r0
 8042bdc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8042bde:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
 8042be2:	f8bd 7048 	ldrh.w	r7, [sp, #72]	; 0x48
 8042be6:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 8042bea:	f89d 5050 	ldrb.w	r5, [sp, #80]	; 0x50
    SX1276SetModem( modem );
 8042bee:	f7ff fd99 	bl	8042724 <SX1276SetModem>
    LoRaBoardCallbacks->SX1276BoardSetRfTxPower( power );
 8042bf2:	4985      	ldr	r1, [pc, #532]	; (8042e08 <SX1276SetTxConfig+0x250>)
 8042bf4:	6809      	ldr	r1, [r1, #0]
 8042bf6:	4648      	mov	r0, r9
 8042bf8:	68c9      	ldr	r1, [r1, #12]
 8042bfa:	4788      	blx	r1
    switch( modem )
 8042bfc:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8042c00:	f1bb 0f00 	cmp.w	fp, #0
 8042c04:	d005      	beq.n	8042c12 <SX1276SetTxConfig+0x5a>
 8042c06:	f1bb 0f01 	cmp.w	fp, #1
 8042c0a:	d061      	beq.n	8042cd0 <SX1276SetTxConfig+0x118>
}
 8042c0c:	b007      	add	sp, #28
 8042c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 8042c12:	497e      	ldr	r1, [pc, #504]	; (8042e0c <SX1276SetTxConfig+0x254>)
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8042c14:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8042c18:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.Fsk.Datarate = datarate;
 8042c1a:	61cc      	str	r4, [r1, #28]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8042c1c:	e9c1 2804 	strd	r2, r8, [r1, #16]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8042c20:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8042c24:	628b      	str	r3, [r1, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8042c26:	4610      	mov	r0, r2
            SX1276.Settings.Fsk.Power = power;
 8042c28:	f881 900c 	strb.w	r9, [r1, #12]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8042c2c:	840f      	strh	r7, [r1, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8042c2e:	f881 6022 	strb.w	r6, [r1, #34]	; 0x22
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8042c32:	f7fd fd9f 	bl	8040774 <__aeabi_ui2d>
 8042c36:	a370      	add	r3, pc, #448	; (adr r3, 8042df8 <SX1276SetTxConfig+0x240>)
 8042c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c3c:	f7fd ff3e 	bl	8040abc <__aeabi_ddiv>
 8042c40:	f7fe f8ea 	bl	8040e18 <__aeabi_d2uiz>
 8042c44:	fa1f f880 	uxth.w	r8, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8042c48:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8042c4c:	2004      	movs	r0, #4
 8042c4e:	f7ff f9c1 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8042c52:	fa5f f188 	uxtb.w	r1, r8
 8042c56:	2005      	movs	r0, #5
 8042c58:	f7ff f9bc 	bl	8041fd4 <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042c5c:	4620      	mov	r0, r4
 8042c5e:	f7fd fd89 	bl	8040774 <__aeabi_ui2d>
 8042c62:	4602      	mov	r2, r0
 8042c64:	460b      	mov	r3, r1
 8042c66:	a166      	add	r1, pc, #408	; (adr r1, 8042e00 <SX1276SetTxConfig+0x248>)
 8042c68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8042c6c:	f7fd ff26 	bl	8040abc <__aeabi_ddiv>
 8042c70:	f7fe f8d2 	bl	8040e18 <__aeabi_d2uiz>
 8042c74:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8042c76:	0a21      	lsrs	r1, r4, #8
 8042c78:	2002      	movs	r0, #2
 8042c7a:	f7ff f9ab 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8042c7e:	b2e1      	uxtb	r1, r4
 8042c80:	2003      	movs	r0, #3
 8042c82:	f7ff f9a7 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8042c86:	0a39      	lsrs	r1, r7, #8
 8042c88:	2025      	movs	r0, #37	; 0x25
 8042c8a:	f7ff f9a3 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8042c8e:	b2f9      	uxtb	r1, r7
 8042c90:	2026      	movs	r0, #38	; 0x26
 8042c92:	f7ff f99f 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8042c96:	2030      	movs	r0, #48	; 0x30
 8042c98:	f7ff f9ec 	bl	8042074 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042c9c:	2e00      	cmp	r6, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 8042c9e:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042ca2:	bf14      	ite	ne
 8042ca4:	2100      	movne	r1, #0
 8042ca6:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8042caa:	ea40 1505 	orr.w	r5, r0, r5, lsl #4
 8042cae:	4329      	orrs	r1, r5
            SX1276Write( REG_PACKETCONFIG1,
 8042cb0:	b2c9      	uxtb	r1, r1
 8042cb2:	2030      	movs	r0, #48	; 0x30
 8042cb4:	f7ff f98e 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8042cb8:	2031      	movs	r0, #49	; 0x31
 8042cba:	f7ff f9db 	bl	8042074 <SX1276Read>
 8042cbe:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042cc2:	b2c9      	uxtb	r1, r1
 8042cc4:	2031      	movs	r0, #49	; 0x31
}
 8042cc6:	b007      	add	sp, #28
 8042cc8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042ccc:	f7ff b982 	b.w	8041fd4 <SX1276Write>
            SX1276.Settings.LoRa.Power = power;
 8042cd0:	4a4e      	ldr	r2, [pc, #312]	; (8042e0c <SX1276SetTxConfig+0x254>)
            if( bandwidth > 2 )
 8042cd2:	f1b8 0f02 	cmp.w	r8, #2
            SX1276.Settings.LoRa.Power = power;
 8042cd6:	f882 9040 	strb.w	r9, [r2, #64]	; 0x40
 8042cda:	4691      	mov	r9, r2
            if( bandwidth > 2 )
 8042cdc:	d900      	bls.n	8042ce0 <SX1276SetTxConfig+0x128>
 8042cde:	e7fe      	b.n	8042cde <SX1276SetTxConfig+0x126>
            bandwidth += 7;
 8042ce0:	f108 0b07 	add.w	fp, r8, #7
            SX1276.Settings.LoRa.Datarate = datarate;
 8042ce4:	e9c2 b411 	strd	fp, r4, [r2, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8042ce8:	f882 a04d 	strb.w	sl, [r2, #77]	; 0x4d
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8042cec:	f8a2 704e 	strh.w	r7, [r2, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8042cf0:	f882 6050 	strb.w	r6, [r2, #80]	; 0x50
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8042cf4:	9a01      	ldr	r2, [sp, #4]
 8042cf6:	f889 2053 	strb.w	r2, [r9, #83]	; 0x53
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8042cfa:	f889 3055 	strb.w	r3, [r9, #85]	; 0x55
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042cfe:	9a03      	ldr	r2, [sp, #12]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8042d00:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042d02:	f889 2054 	strb.w	r2, [r9, #84]	; 0x54
            if( datarate > 12 )
 8042d06:	2c0c      	cmp	r4, #12
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8042d08:	f889 5052 	strb.w	r5, [r9, #82]	; 0x52
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8042d0c:	f8c9 3058 	str.w	r3, [r9, #88]	; 0x58
            if( datarate > 12 )
 8042d10:	d86c      	bhi.n	8042dec <SX1276SetTxConfig+0x234>
            else if( datarate < 6 )
 8042d12:	2c05      	cmp	r4, #5
 8042d14:	d95d      	bls.n	8042dd2 <SX1276SetTxConfig+0x21a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042d16:	f1bb 0f07 	cmp.w	fp, #7
 8042d1a:	d153      	bne.n	8042dc4 <SX1276SetTxConfig+0x20c>
 8042d1c:	f1a4 030b 	sub.w	r3, r4, #11
 8042d20:	2b01      	cmp	r3, #1
 8042d22:	d854      	bhi.n	8042dce <SX1276SetTxConfig+0x216>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8042d24:	2301      	movs	r3, #1
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042d26:	f889 304c 	strb.w	r3, [r9, #76]	; 0x4c
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042d2a:	9b01      	ldr	r3, [sp, #4]
 8042d2c:	b16b      	cbz	r3, 8042d4a <SX1276SetTxConfig+0x192>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8042d2e:	2044      	movs	r0, #68	; 0x44
 8042d30:	f7ff f9a0 	bl	8042074 <SX1276Read>
 8042d34:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042d38:	b2c9      	uxtb	r1, r1
 8042d3a:	2044      	movs	r0, #68	; 0x44
 8042d3c:	f7ff f94a 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8042d40:	f899 1054 	ldrb.w	r1, [r9, #84]	; 0x54
 8042d44:	2024      	movs	r0, #36	; 0x24
 8042d46:	f7ff f945 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042d4a:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042d4c:	ea46 064a 	orr.w	r6, r6, sl, lsl #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042d50:	f7ff f990 	bl	8042074 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042d54:	ea46 110b 	orr.w	r1, r6, fp, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8042d58:	b2c9      	uxtb	r1, r1
 8042d5a:	201d      	movs	r0, #29
 8042d5c:	f7ff f93a 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042d60:	201e      	movs	r0, #30
 8042d62:	f7ff f987 	bl	8042074 <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8042d66:	00ad      	lsls	r5, r5, #2
                           RFLR_MODEMCONFIG2_SF_MASK &
 8042d68:	f000 000b 	and.w	r0, r0, #11
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042d6c:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8042d70:	4305      	orrs	r5, r0
 8042d72:	b2e9      	uxtb	r1, r5
 8042d74:	201e      	movs	r0, #30
 8042d76:	f7ff f92d 	bl	8041fd4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042d7a:	2026      	movs	r0, #38	; 0x26
 8042d7c:	f7ff f97a 	bl	8042074 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8042d80:	f899 104c 	ldrb.w	r1, [r9, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042d84:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042d88:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042d8c:	b2c9      	uxtb	r1, r1
 8042d8e:	2026      	movs	r0, #38	; 0x26
 8042d90:	f7ff f920 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8042d94:	0a39      	lsrs	r1, r7, #8
 8042d96:	2020      	movs	r0, #32
 8042d98:	f7ff f91c 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8042d9c:	2021      	movs	r0, #33	; 0x21
 8042d9e:	b2f9      	uxtb	r1, r7
 8042da0:	f7ff f918 	bl	8041fd4 <SX1276Write>
            if( datarate == 6 )
 8042da4:	2c06      	cmp	r4, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042da6:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042daa:	d114      	bne.n	8042dd6 <SX1276SetTxConfig+0x21e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042dac:	f7ff f962 	bl	8042074 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042db0:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042db4:	f041 0105 	orr.w	r1, r1, #5
 8042db8:	2031      	movs	r0, #49	; 0x31
 8042dba:	f7ff f90b 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042dbe:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042dc0:	2037      	movs	r0, #55	; 0x37
 8042dc2:	e780      	b.n	8042cc6 <SX1276SetTxConfig+0x10e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042dc4:	f1bb 0f08 	cmp.w	fp, #8
 8042dc8:	d101      	bne.n	8042dce <SX1276SetTxConfig+0x216>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042dca:	2c0c      	cmp	r4, #12
 8042dcc:	d0aa      	beq.n	8042d24 <SX1276SetTxConfig+0x16c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042dce:	2300      	movs	r3, #0
 8042dd0:	e7a9      	b.n	8042d26 <SX1276SetTxConfig+0x16e>
                datarate = 6;
 8042dd2:	2406      	movs	r4, #6
 8042dd4:	e7fb      	b.n	8042dce <SX1276SetTxConfig+0x216>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042dd6:	f7ff f94d 	bl	8042074 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042dda:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042dde:	f041 0103 	orr.w	r1, r1, #3
 8042de2:	2031      	movs	r0, #49	; 0x31
 8042de4:	f7ff f8f6 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042de8:	210a      	movs	r1, #10
 8042dea:	e7e9      	b.n	8042dc0 <SX1276SetTxConfig+0x208>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042dec:	f1b8 0f02 	cmp.w	r8, #2
 8042df0:	f04f 040c 	mov.w	r4, #12
 8042df4:	d0eb      	beq.n	8042dce <SX1276SetTxConfig+0x216>
 8042df6:	e795      	b.n	8042d24 <SX1276SetTxConfig+0x16c>
 8042df8:	00000000 	.word	0x00000000
 8042dfc:	404e8480 	.word	0x404e8480
 8042e00:	00000000 	.word	0x00000000
 8042e04:	417e8480 	.word	0x417e8480
 8042e08:	200024b4 	.word	0x200024b4
 8042e0c:	20003ef8 	.word	0x20003ef8

08042e10 <SX1276SetTxContinuousWave>:
{
 8042e10:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8042e12:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
{
 8042e16:	b08b      	sub	sp, #44	; 0x2c
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8042e18:	4354      	muls	r4, r2
{
 8042e1a:	460d      	mov	r5, r1
    SX1276SetChannel( freq );
 8042e1c:	f7ff f8e6 	bl	8041fec <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8042e20:	2300      	movs	r3, #0
 8042e22:	2205      	movs	r2, #5
 8042e24:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8042e28:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8042e2c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8042e30:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8042e34:	9303      	str	r3, [sp, #12]
 8042e36:	4618      	mov	r0, r3
 8042e38:	4629      	mov	r1, r5
 8042e3a:	9200      	str	r2, [sp, #0]
 8042e3c:	9408      	str	r4, [sp, #32]
 8042e3e:	461a      	mov	r2, r3
 8042e40:	f7ff feba 	bl	8042bb8 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8042e44:	2031      	movs	r0, #49	; 0x31
 8042e46:	f7ff f915 	bl	8042074 <SX1276Read>
 8042e4a:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 8042e4e:	2031      	movs	r0, #49	; 0x31
 8042e50:	f7ff f8c0 	bl	8041fd4 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8042e54:	4d0c      	ldr	r5, [pc, #48]	; (8042e88 <SX1276SetTxContinuousWave+0x78>)
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8042e56:	21f0      	movs	r1, #240	; 0xf0
 8042e58:	2040      	movs	r0, #64	; 0x40
 8042e5a:	f7ff f8bb 	bl	8041fd4 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8042e5e:	21a0      	movs	r1, #160	; 0xa0
 8042e60:	2041      	movs	r0, #65	; 0x41
 8042e62:	f7ff f8b7 	bl	8041fd4 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8042e66:	4621      	mov	r1, r4
 8042e68:	4628      	mov	r0, r5
 8042e6a:	f00b fc91 	bl	804e790 <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8042e6e:	4b07      	ldr	r3, [pc, #28]	; (8042e8c <SX1276SetTxContinuousWave+0x7c>)
 8042e70:	2202      	movs	r2, #2
    TimerStart( &TxTimeoutTimer );
 8042e72:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 8042e74:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8042e76:	f00b fbf1 	bl	804e65c <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042e7a:	2003      	movs	r0, #3
}
 8042e7c:	b00b      	add	sp, #44	; 0x2c
 8042e7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042e82:	f7ff baa5 	b.w	80423d0 <SX1276SetOpMode>
 8042e86:	bf00      	nop
 8042e88:	20003ec8 	.word	0x20003ec8
 8042e8c:	20003ef8 	.word	0x20003ef8

08042e90 <SX1276OnDio2Irq>:
{
 8042e90:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042e92:	4c2b      	ldr	r4, [pc, #172]	; (8042f40 <SX1276OnDio2Irq+0xb0>)
 8042e94:	7921      	ldrb	r1, [r4, #4]
 8042e96:	2901      	cmp	r1, #1
 8042e98:	d002      	beq.n	8042ea0 <SX1276OnDio2Irq+0x10>
 8042e9a:	2902      	cmp	r1, #2
 8042e9c:	d048      	beq.n	8042f30 <SX1276OnDio2Irq+0xa0>
}
 8042e9e:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8042ea0:	7963      	ldrb	r3, [r4, #5]
 8042ea2:	b1d3      	cbz	r3, 8042eda <SX1276OnDio2Irq+0x4a>
 8042ea4:	2b01      	cmp	r3, #1
 8042ea6:	d1fa      	bne.n	8042e9e <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042ea8:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042eac:	2b00      	cmp	r3, #0
 8042eae:	d0f6      	beq.n	8042e9e <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042eb0:	2102      	movs	r1, #2
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042eb2:	2012      	movs	r0, #18
 8042eb4:	f7ff f88e 	bl	8041fd4 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8042eb8:	4b22      	ldr	r3, [pc, #136]	; (8042f44 <SX1276OnDio2Irq+0xb4>)
 8042eba:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042ebe:	2b00      	cmp	r3, #0
 8042ec0:	d0ed      	beq.n	8042e9e <SX1276OnDio2Irq+0xe>
 8042ec2:	695c      	ldr	r4, [r3, #20]
 8042ec4:	2c00      	cmp	r4, #0
 8042ec6:	d0ea      	beq.n	8042e9e <SX1276OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042ec8:	201c      	movs	r0, #28
 8042eca:	f7ff f8d3 	bl	8042074 <SX1276Read>
 8042ece:	4623      	mov	r3, r4
 8042ed0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
 8042ed4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042ed8:	4718      	bx	r3
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8042eda:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8042ede:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8042ee0:	2d01      	cmp	r5, #1
 8042ee2:	d1dc      	bne.n	8042e9e <SX1276OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 8042ee4:	4818      	ldr	r0, [pc, #96]	; (8042f48 <SX1276OnDio2Irq+0xb8>)
 8042ee6:	f00b fc2b 	bl	804e740 <TimerStop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8042eea:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8042eec:	f884 5031 	strb.w	r5, [r4, #49]	; 0x31
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8042ef0:	f7ff f8c0 	bl	8042074 <SX1276Read>
 8042ef4:	0840      	lsrs	r0, r0, #1
 8042ef6:	4240      	negs	r0, r0
 8042ef8:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8042efc:	201b      	movs	r0, #27
 8042efe:	f7ff f8b9 	bl	8042074 <SX1276Read>
 8042f02:	4605      	mov	r5, r0
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8042f04:	201c      	movs	r0, #28
 8042f06:	f7ff f8b5 	bl	8042074 <SX1276Read>
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8042f0a:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 8042f0e:	b2c2      	uxtb	r2, r0
 8042f10:	f643 5309 	movw	r3, #15625	; 0x3d09
 8042f14:	435a      	muls	r2, r3
 8042f16:	0a00      	lsrs	r0, r0, #8
 8042f18:	3280      	adds	r2, #128	; 0x80
 8042f1a:	4343      	muls	r3, r0
 8042f1c:	eb03 2312 	add.w	r3, r3, r2, lsr #8
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8042f20:	200c      	movs	r0, #12
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 8042f22:	6363      	str	r3, [r4, #52]	; 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8042f24:	f7ff f8a6 	bl	8042074 <SX1276Read>
 8042f28:	0940      	lsrs	r0, r0, #5
 8042f2a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
 8042f2e:	e7b6      	b.n	8042e9e <SX1276OnDio2Irq+0xe>
            switch( SX1276.Settings.Modem )
 8042f30:	7963      	ldrb	r3, [r4, #5]
 8042f32:	2b01      	cmp	r3, #1
 8042f34:	d1b3      	bne.n	8042e9e <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042f36:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042f3a:	2b00      	cmp	r3, #0
 8042f3c:	d0af      	beq.n	8042e9e <SX1276OnDio2Irq+0xe>
 8042f3e:	e7b8      	b.n	8042eb2 <SX1276OnDio2Irq+0x22>
 8042f40:	20003ef8 	.word	0x20003ef8
 8042f44:	200024b4 	.word	0x200024b4
 8042f48:	20003ee0 	.word	0x20003ee0

08042f4c <SX1276OnDio3Irq>:
    switch( SX1276.Settings.Modem )
 8042f4c:	4b12      	ldr	r3, [pc, #72]	; (8042f98 <SX1276OnDio3Irq+0x4c>)
{
 8042f4e:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 8042f50:	795d      	ldrb	r5, [r3, #5]
 8042f52:	2d01      	cmp	r5, #1
 8042f54:	d11e      	bne.n	8042f94 <SX1276OnDio3Irq+0x48>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8042f56:	2012      	movs	r0, #18
 8042f58:	f7ff f88c 	bl	8042074 <SX1276Read>
 8042f5c:	f010 0601 	ands.w	r6, r0, #1
 8042f60:	4c0e      	ldr	r4, [pc, #56]	; (8042f9c <SX1276OnDio3Irq+0x50>)
 8042f62:	d00c      	beq.n	8042f7e <SX1276OnDio3Irq+0x32>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8042f64:	2105      	movs	r1, #5
 8042f66:	2012      	movs	r0, #18
 8042f68:	f7ff f834 	bl	8041fd4 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042f6c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042f70:	b183      	cbz	r3, 8042f94 <SX1276OnDio3Irq+0x48>
 8042f72:	699b      	ldr	r3, [r3, #24]
 8042f74:	b173      	cbz	r3, 8042f94 <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( true );
 8042f76:	4628      	mov	r0, r5
}
 8042f78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                RadioEvents->CadDone( false );
 8042f7c:	4718      	bx	r3
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8042f7e:	2104      	movs	r1, #4
 8042f80:	2012      	movs	r0, #18
 8042f82:	f7ff f827 	bl	8041fd4 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042f86:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042f8a:	b11b      	cbz	r3, 8042f94 <SX1276OnDio3Irq+0x48>
 8042f8c:	699b      	ldr	r3, [r3, #24]
 8042f8e:	b10b      	cbz	r3, 8042f94 <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( false );
 8042f90:	4630      	mov	r0, r6
 8042f92:	e7f1      	b.n	8042f78 <SX1276OnDio3Irq+0x2c>
}
 8042f94:	bd70      	pop	{r4, r5, r6, pc}
 8042f96:	bf00      	nop
 8042f98:	20003ef8 	.word	0x20003ef8
 8042f9c:	200024b4 	.word	0x200024b4

08042fa0 <SX1276WriteFifo>:
    SX1276WriteBuffer( 0, buffer, size );
 8042fa0:	460a      	mov	r2, r1
 8042fa2:	4601      	mov	r1, r0
 8042fa4:	2000      	movs	r0, #0
 8042fa6:	f7fe bff5 	b.w	8041f94 <SX1276WriteBuffer>
	...

08042fac <SX1276Send>:
{
 8042fac:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch( SX1276.Settings.Modem )
 8042fae:	4c39      	ldr	r4, [pc, #228]	; (8043094 <SX1276Send+0xe8>)
{
 8042fb0:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8042fb4:	7963      	ldrb	r3, [r4, #5]
{
 8042fb6:	4605      	mov	r5, r0
    switch( SX1276.Settings.Modem )
 8042fb8:	b11b      	cbz	r3, 8042fc2 <SX1276Send+0x16>
 8042fba:	2b01      	cmp	r3, #1
 8042fbc:	d02f      	beq.n	804301e <SX1276Send+0x72>
    uint32_t txTimeout = 0;
 8042fbe:	2000      	movs	r0, #0
 8042fc0:	e01d      	b.n	8042ffe <SX1276Send+0x52>
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8042fc2:	87a3      	strh	r3, [r4, #60]	; 0x3c
            if( SX1276.Settings.Fsk.FixLen == false )
 8042fc4:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
            SX1276.Settings.FskPacketHandler.Size = size;
 8042fc8:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042fcc:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 8042fce:	b9d3      	cbnz	r3, 8043006 <SX1276Send+0x5a>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8042fd0:	2101      	movs	r1, #1
 8042fd2:	f10d 0007 	add.w	r0, sp, #7
 8042fd6:	f7ff ffe3 	bl	8042fa0 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8042fda:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8042fde:	1e53      	subs	r3, r2, #1
 8042fe0:	2b3f      	cmp	r3, #63	; 0x3f
 8042fe2:	d814      	bhi.n	804300e <SX1276Send+0x62>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8042fe4:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8042fe8:	4628      	mov	r0, r5
 8042fea:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8042fee:	f7ff ffd7 	bl	8042fa0 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042ff2:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8042ff4:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8042ff8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042ffa:	4413      	add	r3, r2
 8042ffc:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SX1276SetTx( txTimeout );
 8042ffe:	f7ff fb21 	bl	8042644 <SX1276SetTx>
}
 8043002:	b003      	add	sp, #12
 8043004:	bd30      	pop	{r4, r5, pc}
                SX1276Write( REG_PAYLOADLENGTH, size );
 8043006:	2032      	movs	r0, #50	; 0x32
 8043008:	f7fe ffe4 	bl	8041fd4 <SX1276Write>
 804300c:	e7e5      	b.n	8042fda <SX1276Send+0x2e>
                memcpy1( RxTxBuffer, buffer, size );
 804300e:	4629      	mov	r1, r5
 8043010:	4821      	ldr	r0, [pc, #132]	; (8043098 <SX1276Send+0xec>)
 8043012:	f00b fc84 	bl	804e91e <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8043016:	2320      	movs	r3, #32
 8043018:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 804301c:	e7e4      	b.n	8042fe8 <SX1276Send+0x3c>
            if( SX1276.Settings.LoRa.IqInverted == true )
 804301e:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8043022:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8043024:	b35b      	cbz	r3, 804307e <SX1276Send+0xd2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8043026:	f7ff f825 	bl	8042074 <SX1276Read>
 804302a:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 804302e:	2033      	movs	r0, #51	; 0x33
 8043030:	f7fe ffd0 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8043034:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8043036:	203b      	movs	r0, #59	; 0x3b
 8043038:	f7fe ffcc 	bl	8041fd4 <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 804303c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8043040:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8043044:	2022      	movs	r0, #34	; 0x22
 8043046:	f7fe ffc5 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 804304a:	2100      	movs	r1, #0
 804304c:	200e      	movs	r0, #14
 804304e:	f7fe ffc1 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8043052:	2100      	movs	r1, #0
 8043054:	200d      	movs	r0, #13
 8043056:	f7fe ffbd 	bl	8041fd4 <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 804305a:	2001      	movs	r0, #1
 804305c:	f7ff f80a 	bl	8042074 <SX1276Read>
 8043060:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 8043064:	d104      	bne.n	8043070 <SX1276Send+0xc4>
                SX1276SetStby( );
 8043066:	f7ff f9d5 	bl	8042414 <SX1276SetStby>
                DelayMs( 1 );
 804306a:	2001      	movs	r0, #1
 804306c:	f00d f83e 	bl	80500ec <HAL_Delay>
            SX1276WriteFifo( buffer, size );
 8043070:	4628      	mov	r0, r5
 8043072:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8043076:	f7ff ff93 	bl	8042fa0 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 804307a:	6da0      	ldr	r0, [r4, #88]	; 0x58
        break;
 804307c:	e7bf      	b.n	8042ffe <SX1276Send+0x52>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 804307e:	f7fe fff9 	bl	8042074 <SX1276Read>
 8043082:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8043086:	f041 0101 	orr.w	r1, r1, #1
 804308a:	2033      	movs	r0, #51	; 0x33
 804308c:	f7fe ffa2 	bl	8041fd4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8043090:	211d      	movs	r1, #29
 8043092:	e7d0      	b.n	8043036 <SX1276Send+0x8a>
 8043094:	20003ef8 	.word	0x20003ef8
 8043098:	200024b8 	.word	0x200024b8

0804309c <SX1276ReadFifo>:
    SX1276ReadBuffer( 0, buffer, size );
 804309c:	460a      	mov	r2, r1
 804309e:	4601      	mov	r1, r0
 80430a0:	2000      	movs	r0, #0
 80430a2:	f7fe bfc7 	b.w	8042034 <SX1276ReadBuffer>
	...

080430a8 <SX1276OnDio0Irq>:
{
 80430a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80430aa:	4e89      	ldr	r6, [pc, #548]	; (80432d0 <SX1276OnDio0Irq+0x228>)
    volatile uint8_t irqFlags = 0;
 80430ac:	2300      	movs	r3, #0
 80430ae:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 80430b2:	7933      	ldrb	r3, [r6, #4]
 80430b4:	2b01      	cmp	r3, #1
 80430b6:	4634      	mov	r4, r6
 80430b8:	d004      	beq.n	80430c4 <SX1276OnDio0Irq+0x1c>
 80430ba:	2b02      	cmp	r3, #2
 80430bc:	f000 80f4 	beq.w	80432a8 <SX1276OnDio0Irq+0x200>
}
 80430c0:	b002      	add	sp, #8
 80430c2:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 80430c4:	7973      	ldrb	r3, [r6, #5]
 80430c6:	b33b      	cbz	r3, 8043118 <SX1276OnDio0Irq+0x70>
 80430c8:	2b01      	cmp	r3, #1
 80430ca:	d1f9      	bne.n	80430c0 <SX1276OnDio0Irq+0x18>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80430cc:	2140      	movs	r1, #64	; 0x40
 80430ce:	2012      	movs	r0, #18
 80430d0:	f7fe ff80 	bl	8041fd4 <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 80430d4:	2012      	movs	r0, #18
 80430d6:	f7fe ffcd 	bl	8042074 <SX1276Read>
 80430da:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 80430de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80430e2:	4d7c      	ldr	r5, [pc, #496]	; (80432d4 <SX1276OnDio0Irq+0x22c>)
 80430e4:	f013 0f20 	tst.w	r3, #32
 80430e8:	f000 808d 	beq.w	8043206 <SX1276OnDio0Irq+0x15e>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80430ec:	2120      	movs	r1, #32
 80430ee:	2012      	movs	r0, #18
 80430f0:	f7fe ff70 	bl	8041fd4 <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80430f4:	f896 3056 	ldrb.w	r3, [r6, #86]	; 0x56
 80430f8:	b903      	cbnz	r3, 80430fc <SX1276OnDio0Irq+0x54>
                            SX1276.Settings.State = RF_IDLE;
 80430fa:	7133      	strb	r3, [r6, #4]
                        TimerStop( &RxTimeoutTimer );
 80430fc:	4876      	ldr	r0, [pc, #472]	; (80432d8 <SX1276OnDio0Irq+0x230>)
 80430fe:	f00b fb1f 	bl	804e740 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8043102:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8043106:	2b00      	cmp	r3, #0
 8043108:	d0da      	beq.n	80430c0 <SX1276OnDio0Irq+0x18>
 804310a:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 804310c:	2b00      	cmp	r3, #0
 804310e:	d0d7      	beq.n	80430c0 <SX1276OnDio0Irq+0x18>
}
 8043110:	b002      	add	sp, #8
 8043112:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->TxDone( );
 8043116:	4718      	bx	r3
                if( SX1276.Settings.Fsk.CrcOn == true )
 8043118:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
 804311c:	4d6d      	ldr	r5, [pc, #436]	; (80432d4 <SX1276OnDio0Irq+0x22c>)
 804311e:	b393      	cbz	r3, 8043186 <SX1276OnDio0Irq+0xde>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8043120:	203f      	movs	r0, #63	; 0x3f
 8043122:	f7fe ffa7 	bl	8042074 <SX1276Read>
 8043126:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 804312a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 804312e:	079b      	lsls	r3, r3, #30
 8043130:	d429      	bmi.n	8043186 <SX1276OnDio0Irq+0xde>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8043132:	210b      	movs	r1, #11
 8043134:	203e      	movs	r0, #62	; 0x3e
 8043136:	f7fe ff4d 	bl	8041fd4 <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 804313a:	2110      	movs	r1, #16
 804313c:	203f      	movs	r0, #63	; 0x3f
 804313e:	f7fe ff49 	bl	8041fd4 <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8043142:	4865      	ldr	r0, [pc, #404]	; (80432d8 <SX1276OnDio0Irq+0x230>)
 8043144:	f00b fafc 	bl	804e740 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8043148:	f896 6026 	ldrb.w	r6, [r6, #38]	; 0x26
 804314c:	b976      	cbnz	r6, 804316c <SX1276OnDio0Irq+0xc4>
                            TimerStop( &RxTimeoutSyncWord );
 804314e:	4863      	ldr	r0, [pc, #396]	; (80432dc <SX1276OnDio0Irq+0x234>)
 8043150:	f00b faf6 	bl	804e740 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8043154:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8043156:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 804315a:	b113      	cbz	r3, 8043162 <SX1276OnDio0Irq+0xba>
 804315c:	691b      	ldr	r3, [r3, #16]
 804315e:	b103      	cbz	r3, 8043162 <SX1276OnDio0Irq+0xba>
                            RadioEvents->RxError( );
 8043160:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8043162:	2300      	movs	r3, #0
 8043164:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8043166:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8043168:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 804316a:	e7a9      	b.n	80430c0 <SX1276OnDio0Irq+0x18>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 804316c:	200d      	movs	r0, #13
 804316e:	f7fe ff81 	bl	8042074 <SX1276Read>
 8043172:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8043176:	b2c9      	uxtb	r1, r1
 8043178:	200d      	movs	r0, #13
 804317a:	f7fe ff2b 	bl	8041fd4 <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 804317e:	4857      	ldr	r0, [pc, #348]	; (80432dc <SX1276OnDio0Irq+0x234>)
 8043180:	f00b fa6c 	bl	804e65c <TimerStart>
 8043184:	e7e7      	b.n	8043156 <SX1276OnDio0Irq+0xae>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8043186:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8043188:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 804318a:	4e55      	ldr	r6, [pc, #340]	; (80432e0 <SX1276OnDio0Irq+0x238>)
 804318c:	b951      	cbnz	r1, 80431a4 <SX1276OnDio0Irq+0xfc>
 804318e:	b948      	cbnz	r0, 80431a4 <SX1276OnDio0Irq+0xfc>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8043190:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8043194:	bb2b      	cbnz	r3, 80431e2 <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8043196:	2101      	movs	r1, #1
 8043198:	4852      	ldr	r0, [pc, #328]	; (80432e4 <SX1276OnDio0Irq+0x23c>)
 804319a:	f7ff ff7f 	bl	804309c <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804319e:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 80431a0:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80431a4:	1a09      	subs	r1, r1, r0
 80431a6:	b2c9      	uxtb	r1, r1
 80431a8:	4430      	add	r0, r6
 80431aa:	f7ff ff77 	bl	804309c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80431ae:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 80431b0:	4849      	ldr	r0, [pc, #292]	; (80432d8 <SX1276OnDio0Irq+0x230>)
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80431b2:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 80431b4:	f00b fac4 	bl	804e740 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 80431b8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 80431bc:	b9b3      	cbnz	r3, 80431ec <SX1276OnDio0Irq+0x144>
                    TimerStop( &RxTimeoutSyncWord );
 80431be:	4847      	ldr	r0, [pc, #284]	; (80432dc <SX1276OnDio0Irq+0x234>)
                    SX1276.Settings.State = RF_IDLE;
 80431c0:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 80431c2:	f00b fabd 	bl	804e740 <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80431c6:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80431ca:	2b00      	cmp	r3, #0
 80431cc:	d0c9      	beq.n	8043162 <SX1276OnDio0Irq+0xba>
 80431ce:	689d      	ldr	r5, [r3, #8]
 80431d0:	2d00      	cmp	r5, #0
 80431d2:	d0c6      	beq.n	8043162 <SX1276OnDio0Irq+0xba>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 80431d4:	2300      	movs	r3, #0
 80431d6:	f994 2032 	ldrsb.w	r2, [r4, #50]	; 0x32
 80431da:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 80431dc:	4840      	ldr	r0, [pc, #256]	; (80432e0 <SX1276OnDio0Irq+0x238>)
 80431de:	47a8      	blx	r5
 80431e0:	e7bf      	b.n	8043162 <SX1276OnDio0Irq+0xba>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80431e2:	2032      	movs	r0, #50	; 0x32
 80431e4:	f7fe ff46 	bl	8042074 <SX1276Read>
 80431e8:	8760      	strh	r0, [r4, #58]	; 0x3a
 80431ea:	e7d8      	b.n	804319e <SX1276OnDio0Irq+0xf6>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80431ec:	200d      	movs	r0, #13
 80431ee:	f7fe ff41 	bl	8042074 <SX1276Read>
 80431f2:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80431f6:	b2c9      	uxtb	r1, r1
 80431f8:	200d      	movs	r0, #13
 80431fa:	f7fe feeb 	bl	8041fd4 <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 80431fe:	4837      	ldr	r0, [pc, #220]	; (80432dc <SX1276OnDio0Irq+0x234>)
 8043200:	f00b fa2c 	bl	804e65c <TimerStart>
 8043204:	e7df      	b.n	80431c6 <SX1276OnDio0Irq+0x11e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8043206:	2019      	movs	r0, #25
 8043208:	f7fe ff34 	bl	8042074 <SX1276Read>
 804320c:	b240      	sxtb	r0, r0
 804320e:	3002      	adds	r0, #2
 8043210:	1080      	asrs	r0, r0, #2
 8043212:	f886 0060 	strb.w	r0, [r6, #96]	; 0x60
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 8043216:	201a      	movs	r0, #26
 8043218:	f7fe ff2c 	bl	8042074 <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 804321c:	f996 3060 	ldrsb.w	r3, [r6, #96]	; 0x60
 8043220:	4931      	ldr	r1, [pc, #196]	; (80432e8 <SX1276OnDio0Irq+0x240>)
 8043222:	f340 120b 	sbfx	r2, r0, #4, #12
 8043226:	2b00      	cmp	r3, #0
 8043228:	b292      	uxth	r2, r2
 804322a:	b280      	uxth	r0, r0
 804322c:	da36      	bge.n	804329c <SX1276OnDio0Irq+0x1f4>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 804322e:	68b6      	ldr	r6, [r6, #8]
 8043230:	b29b      	uxth	r3, r3
 8043232:	428e      	cmp	r6, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8043234:	bf8c      	ite	hi
 8043236:	3b9d      	subhi	r3, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8043238:	3ba4      	subls	r3, #164	; 0xa4
 804323a:	4418      	add	r0, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 804323c:	4410      	add	r0, r2
 804323e:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8043242:	2013      	movs	r0, #19
 8043244:	f7fe ff16 	bl	8042074 <SX1276Read>
 8043248:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 804324c:	2010      	movs	r0, #16
 804324e:	f7fe ff11 	bl	8042074 <SX1276Read>
 8043252:	4601      	mov	r1, r0
 8043254:	200d      	movs	r0, #13
 8043256:	f7fe febd 	bl	8041fd4 <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 804325a:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 804325e:	4820      	ldr	r0, [pc, #128]	; (80432e0 <SX1276OnDio0Irq+0x238>)
 8043260:	f7ff ff1c 	bl	804309c <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8043264:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
 8043268:	b903      	cbnz	r3, 804326c <SX1276OnDio0Irq+0x1c4>
                        SX1276.Settings.State = RF_IDLE;
 804326a:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 804326c:	481a      	ldr	r0, [pc, #104]	; (80432d8 <SX1276OnDio0Irq+0x230>)
 804326e:	f00b fa67 	bl	804e740 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8043272:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8043276:	2b00      	cmp	r3, #0
 8043278:	f43f af22 	beq.w	80430c0 <SX1276OnDio0Irq+0x18>
 804327c:	689d      	ldr	r5, [r3, #8]
 804327e:	2d00      	cmp	r5, #0
 8043280:	f43f af1e 	beq.w	80430c0 <SX1276OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8043284:	f994 3060 	ldrsb.w	r3, [r4, #96]	; 0x60
 8043288:	f9b4 2062 	ldrsh.w	r2, [r4, #98]	; 0x62
 804328c:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8043290:	4813      	ldr	r0, [pc, #76]	; (80432e0 <SX1276OnDio0Irq+0x238>)
 8043292:	46ac      	mov	ip, r5
}
 8043294:	b002      	add	sp, #8
 8043296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 804329a:	4760      	bx	ip
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 804329c:	68b3      	ldr	r3, [r6, #8]
 804329e:	428b      	cmp	r3, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 80432a0:	bf8c      	ite	hi
 80432a2:	389d      	subhi	r0, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 80432a4:	38a4      	subls	r0, #164	; 0xa4
 80432a6:	e7c9      	b.n	804323c <SX1276OnDio0Irq+0x194>
            TimerStop( &TxTimeoutTimer );
 80432a8:	4810      	ldr	r0, [pc, #64]	; (80432ec <SX1276OnDio0Irq+0x244>)
 80432aa:	f00b fa49 	bl	804e740 <TimerStop>
            switch( SX1276.Settings.Modem )
 80432ae:	7973      	ldrb	r3, [r6, #5]
 80432b0:	2b01      	cmp	r3, #1
 80432b2:	d103      	bne.n	80432bc <SX1276OnDio0Irq+0x214>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 80432b4:	2108      	movs	r1, #8
 80432b6:	2012      	movs	r0, #18
 80432b8:	f7fe fe8c 	bl	8041fd4 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80432bc:	2300      	movs	r3, #0
 80432be:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80432c0:	4b04      	ldr	r3, [pc, #16]	; (80432d4 <SX1276OnDio0Irq+0x22c>)
 80432c2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80432c6:	2b00      	cmp	r3, #0
 80432c8:	f43f aefa 	beq.w	80430c0 <SX1276OnDio0Irq+0x18>
 80432cc:	681b      	ldr	r3, [r3, #0]
 80432ce:	e71d      	b.n	804310c <SX1276OnDio0Irq+0x64>
 80432d0:	20003ef8 	.word	0x20003ef8
 80432d4:	200024b4 	.word	0x200024b4
 80432d8:	20003f60 	.word	0x20003f60
 80432dc:	20003ee0 	.word	0x20003ee0
 80432e0:	200024b8 	.word	0x200024b8
 80432e4:	20003f32 	.word	0x20003f32
 80432e8:	1f4add40 	.word	0x1f4add40
 80432ec:	20003ec8 	.word	0x20003ec8

080432f0 <SX1276OnDio1Irq>:
{
 80432f0:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80432f2:	4c33      	ldr	r4, [pc, #204]	; (80433c0 <SX1276OnDio1Irq+0xd0>)
 80432f4:	7926      	ldrb	r6, [r4, #4]
 80432f6:	2e01      	cmp	r6, #1
 80432f8:	4625      	mov	r5, r4
 80432fa:	d002      	beq.n	8043302 <SX1276OnDio1Irq+0x12>
 80432fc:	2e02      	cmp	r6, #2
 80432fe:	d045      	beq.n	804338c <SX1276OnDio1Irq+0x9c>
}
 8043300:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8043302:	7963      	ldrb	r3, [r4, #5]
 8043304:	b1ab      	cbz	r3, 8043332 <SX1276OnDio1Irq+0x42>
 8043306:	2b01      	cmp	r3, #1
 8043308:	d1fa      	bne.n	8043300 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 804330a:	482e      	ldr	r0, [pc, #184]	; (80433c4 <SX1276OnDio1Irq+0xd4>)
 804330c:	f00b fa18 	bl	804e740 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8043310:	2180      	movs	r1, #128	; 0x80
 8043312:	2012      	movs	r0, #18
 8043314:	f7fe fe5e 	bl	8041fd4 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8043318:	2300      	movs	r3, #0
 804331a:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 804331c:	4b2a      	ldr	r3, [pc, #168]	; (80433c8 <SX1276OnDio1Irq+0xd8>)
 804331e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8043322:	2b00      	cmp	r3, #0
 8043324:	d0ec      	beq.n	8043300 <SX1276OnDio1Irq+0x10>
 8043326:	68db      	ldr	r3, [r3, #12]
 8043328:	2b00      	cmp	r3, #0
 804332a:	d0e9      	beq.n	8043300 <SX1276OnDio1Irq+0x10>
}
 804332c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->RxTimeout( );
 8043330:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8043332:	4826      	ldr	r0, [pc, #152]	; (80433cc <SX1276OnDio1Irq+0xdc>)
 8043334:	f00b fa04 	bl	804e740 <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8043338:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 804333a:	b94b      	cbnz	r3, 8043350 <SX1276OnDio1Irq+0x60>
 804333c:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 804333e:	b93b      	cbnz	r3, 8043350 <SX1276OnDio1Irq+0x60>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8043340:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8043344:	b9c3      	cbnz	r3, 8043378 <SX1276OnDio1Irq+0x88>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8043346:	4631      	mov	r1, r6
 8043348:	f104 003a 	add.w	r0, r4, #58	; 0x3a
 804334c:	f7ff fea6 	bl	804309c <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8043350:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
 8043352:	8f69      	ldrh	r1, [r5, #58]	; 0x3a
 8043354:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8043358:	481d      	ldr	r0, [pc, #116]	; (80433d0 <SX1276OnDio1Irq+0xe0>)
 804335a:	1a89      	subs	r1, r1, r2
 804335c:	4299      	cmp	r1, r3
 804335e:	4410      	add	r0, r2
 8043360:	db0f      	blt.n	8043382 <SX1276OnDio1Irq+0x92>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8043362:	1e59      	subs	r1, r3, #1
 8043364:	b2c9      	uxtb	r1, r1
 8043366:	f7ff fe99 	bl	804309c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 804336a:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 804336c:	1e5a      	subs	r2, r3, #1
 804336e:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8043372:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8043374:	87ab      	strh	r3, [r5, #60]	; 0x3c
 8043376:	e7c3      	b.n	8043300 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8043378:	2032      	movs	r0, #50	; 0x32
 804337a:	f7fe fe7b 	bl	8042074 <SX1276Read>
 804337e:	8760      	strh	r0, [r4, #58]	; 0x3a
 8043380:	e7e6      	b.n	8043350 <SX1276OnDio1Irq+0x60>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8043382:	b2c9      	uxtb	r1, r1
 8043384:	f7ff fe8a 	bl	804309c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8043388:	8f6b      	ldrh	r3, [r5, #58]	; 0x3a
 804338a:	e7f3      	b.n	8043374 <SX1276OnDio1Irq+0x84>
            switch( SX1276.Settings.Modem )
 804338c:	7963      	ldrb	r3, [r4, #5]
 804338e:	2b00      	cmp	r3, #0
 8043390:	d1b6      	bne.n	8043300 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8043392:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8043394:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8043396:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 804339a:	480d      	ldr	r0, [pc, #52]	; (80433d0 <SX1276OnDio1Irq+0xe0>)
 804339c:	1a9b      	subs	r3, r3, r2
 804339e:	428b      	cmp	r3, r1
 80433a0:	4410      	add	r0, r2
 80433a2:	dd07      	ble.n	80433b4 <SX1276OnDio1Irq+0xc4>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 80433a4:	f7ff fdfc 	bl	8042fa0 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80433a8:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 80433ac:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 80433ae:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80433b0:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 80433b2:	e7a5      	b.n	8043300 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80433b4:	b2d9      	uxtb	r1, r3
 80433b6:	f7ff fdf3 	bl	8042fa0 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80433ba:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 80433bc:	e7f8      	b.n	80433b0 <SX1276OnDio1Irq+0xc0>
 80433be:	bf00      	nop
 80433c0:	20003ef8 	.word	0x20003ef8
 80433c4:	20003f60 	.word	0x20003f60
 80433c8:	200024b4 	.word	0x200024b4
 80433cc:	20003ee0 	.word	0x20003ee0
 80433d0:	200024b8 	.word	0x200024b8

080433d4 <SX1276SetMaxPayloadLength>:
{
 80433d4:	b538      	push	{r3, r4, r5, lr}
 80433d6:	4605      	mov	r5, r0
 80433d8:	460c      	mov	r4, r1
    SX1276SetModem( modem );
 80433da:	f7ff f9a3 	bl	8042724 <SX1276SetModem>
    switch( modem )
 80433de:	b115      	cbz	r5, 80433e6 <SX1276SetMaxPayloadLength+0x12>
 80433e0:	2d01      	cmp	r5, #1
 80433e2:	d00b      	beq.n	80433fc <SX1276SetMaxPayloadLength+0x28>
}
 80433e4:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 80433e6:	4b07      	ldr	r3, [pc, #28]	; (8043404 <SX1276SetMaxPayloadLength+0x30>)
 80433e8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80433ec:	2b00      	cmp	r3, #0
 80433ee:	d1f9      	bne.n	80433e4 <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 80433f0:	4621      	mov	r1, r4
 80433f2:	2032      	movs	r0, #50	; 0x32
}
 80433f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 80433f8:	f7fe bdec 	b.w	8041fd4 <SX1276Write>
 80433fc:	4621      	mov	r1, r4
 80433fe:	2023      	movs	r0, #35	; 0x23
 8043400:	e7f8      	b.n	80433f4 <SX1276SetMaxPayloadLength+0x20>
 8043402:	bf00      	nop
 8043404:	20003ef8 	.word	0x20003ef8

08043408 <SX1276SetPublicNetwork>:
{
 8043408:	b510      	push	{r4, lr}
 804340a:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 804340c:	2001      	movs	r0, #1
 804340e:	f7ff f989 	bl	8042724 <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8043412:	4b06      	ldr	r3, [pc, #24]	; (804342c <SX1276SetPublicNetwork+0x24>)
 8043414:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
    if( enable == true )
 8043418:	b12c      	cbz	r4, 8043426 <SX1276SetPublicNetwork+0x1e>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 804341a:	2134      	movs	r1, #52	; 0x34
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 804341c:	2039      	movs	r0, #57	; 0x39
}
 804341e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8043422:	f7fe bdd7 	b.w	8041fd4 <SX1276Write>
 8043426:	2112      	movs	r1, #18
 8043428:	e7f8      	b.n	804341c <SX1276SetPublicNetwork+0x14>
 804342a:	bf00      	nop
 804342c:	20003ef8 	.word	0x20003ef8

08043430 <SX1276OnTimeoutIrq>:
{
 8043430:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8043432:	4c2c      	ldr	r4, [pc, #176]	; (80434e4 <SX1276OnTimeoutIrq+0xb4>)
 8043434:	7923      	ldrb	r3, [r4, #4]
 8043436:	2b01      	cmp	r3, #1
 8043438:	4625      	mov	r5, r4
 804343a:	d002      	beq.n	8043442 <SX1276OnTimeoutIrq+0x12>
 804343c:	2b02      	cmp	r3, #2
 804343e:	d02c      	beq.n	804349a <SX1276OnTimeoutIrq+0x6a>
}
 8043440:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 8043442:	7963      	ldrb	r3, [r4, #5]
 8043444:	b9cb      	cbnz	r3, 804347a <SX1276OnTimeoutIrq+0x4a>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8043446:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8043448:	210b      	movs	r1, #11
 804344a:	203e      	movs	r0, #62	; 0x3e
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804344c:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 804344e:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8043450:	f7fe fdc0 	bl	8041fd4 <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8043454:	2110      	movs	r1, #16
 8043456:	203f      	movs	r0, #63	; 0x3f
 8043458:	f7fe fdbc 	bl	8041fd4 <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 804345c:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8043460:	b1b3      	cbz	r3, 8043490 <SX1276OnTimeoutIrq+0x60>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8043462:	200d      	movs	r0, #13
 8043464:	f7fe fe06 	bl	8042074 <SX1276Read>
 8043468:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804346c:	b2c9      	uxtb	r1, r1
 804346e:	200d      	movs	r0, #13
 8043470:	f7fe fdb0 	bl	8041fd4 <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 8043474:	481c      	ldr	r0, [pc, #112]	; (80434e8 <SX1276OnTimeoutIrq+0xb8>)
 8043476:	f00b f8f1 	bl	804e65c <TimerStart>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 804347a:	4b1c      	ldr	r3, [pc, #112]	; (80434ec <SX1276OnTimeoutIrq+0xbc>)
 804347c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8043480:	2b00      	cmp	r3, #0
 8043482:	d0dd      	beq.n	8043440 <SX1276OnTimeoutIrq+0x10>
 8043484:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8043486:	2b00      	cmp	r3, #0
 8043488:	d0da      	beq.n	8043440 <SX1276OnTimeoutIrq+0x10>
}
 804348a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            RadioEvents->TxTimeout( );
 804348e:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8043490:	4815      	ldr	r0, [pc, #84]	; (80434e8 <SX1276OnTimeoutIrq+0xb8>)
                SX1276.Settings.State = RF_IDLE;
 8043492:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 8043494:	f00b f954 	bl	804e740 <TimerStop>
 8043498:	e7ef      	b.n	804347a <SX1276OnTimeoutIrq+0x4a>
        SX1276Reset( );
 804349a:	f7fe fd53 	bl	8041f44 <SX1276Reset>
 804349e:	4c14      	ldr	r4, [pc, #80]	; (80434f0 <SX1276OnTimeoutIrq+0xc0>)
        RxChainCalibration( );
 80434a0:	f7fe fdf4 	bl	804208c <RxChainCalibration>
 80434a4:	f7fe ff5e 	bl	8042364 <SX1276SetOpMode.part.2>
 80434a8:	f104 0630 	add.w	r6, r4, #48	; 0x30
            SX1276SetModem( RadioRegsInit[i].Modem );
 80434ac:	7820      	ldrb	r0, [r4, #0]
 80434ae:	f7ff f939 	bl	8042724 <SX1276SetModem>
 80434b2:	3403      	adds	r4, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80434b4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 80434b8:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 80434bc:	f7fe fd8a 	bl	8041fd4 <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80434c0:	42b4      	cmp	r4, r6
 80434c2:	d1f3      	bne.n	80434ac <SX1276OnTimeoutIrq+0x7c>
        SX1276SetModem( MODEM_FSK );
 80434c4:	2000      	movs	r0, #0
 80434c6:	f7ff f92d 	bl	8042724 <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 80434ca:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 80434ce:	f7ff ff9b 	bl	8043408 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 80434d2:	2300      	movs	r3, #0
 80434d4:	712b      	strb	r3, [r5, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80434d6:	4b05      	ldr	r3, [pc, #20]	; (80434ec <SX1276OnTimeoutIrq+0xbc>)
 80434d8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80434dc:	2b00      	cmp	r3, #0
 80434de:	d0af      	beq.n	8043440 <SX1276OnTimeoutIrq+0x10>
 80434e0:	685b      	ldr	r3, [r3, #4]
 80434e2:	e7d0      	b.n	8043486 <SX1276OnTimeoutIrq+0x56>
 80434e4:	20003ef8 	.word	0x20003ef8
 80434e8:	20003ee0 	.word	0x20003ee0
 80434ec:	200024b4 	.word	0x200024b4
 80434f0:	08054138 	.word	0x08054138

080434f4 <SX1276GetWakeupTime>:
{
 80434f4:	b508      	push	{r3, lr}
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 80434f6:	4b03      	ldr	r3, [pc, #12]	; (8043504 <SX1276GetWakeupTime+0x10>)
 80434f8:	681b      	ldr	r3, [r3, #0]
 80434fa:	685b      	ldr	r3, [r3, #4]
 80434fc:	4798      	blx	r3
}
 80434fe:	3002      	adds	r0, #2
 8043500:	bd08      	pop	{r3, pc}
 8043502:	bf00      	nop
 8043504:	200024b4 	.word	0x200024b4

08043508 <HAL_TIM_PeriodElapsedCallback>:
#include "station.h"


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance == TIM2)
 8043508:	6803      	ldr	r3, [r0, #0]
 804350a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 804350e:	d105      	bne.n	804351c <HAL_TIM_PeriodElapsedCallback+0x14>
	{
		//Timeouts
		flagsStation.pluviometer = 1;
 8043510:	4a09      	ldr	r2, [pc, #36]	; (8043538 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8043512:	7813      	ldrb	r3, [r2, #0]
 8043514:	f043 0301 	orr.w	r3, r3, #1
	if (htim->Instance == TIM3)
	{
		// Quando estourar o timer de 5 segundos exporta o numero de ciclos
		count_velo = aux_count_velo;
		aux_count_velo = 0;
		flagsStation.read_sensors=1;
 8043518:	7013      	strb	r3, [r2, #0]
	}
}
 804351a:	4770      	bx	lr
	if (htim->Instance == TIM3)
 804351c:	4a07      	ldr	r2, [pc, #28]	; (804353c <HAL_TIM_PeriodElapsedCallback+0x34>)
 804351e:	4293      	cmp	r3, r2
 8043520:	d1fb      	bne.n	804351a <HAL_TIM_PeriodElapsedCallback+0x12>
		count_velo = aux_count_velo;
 8043522:	4b07      	ldr	r3, [pc, #28]	; (8043540 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8043524:	4a07      	ldr	r2, [pc, #28]	; (8043544 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8043526:	6819      	ldr	r1, [r3, #0]
 8043528:	6011      	str	r1, [r2, #0]
		aux_count_velo = 0;
 804352a:	2200      	movs	r2, #0
 804352c:	601a      	str	r2, [r3, #0]
		flagsStation.read_sensors=1;
 804352e:	4a02      	ldr	r2, [pc, #8]	; (8043538 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8043530:	7813      	ldrb	r3, [r2, #0]
 8043532:	f043 0310 	orr.w	r3, r3, #16
 8043536:	e7ef      	b.n	8043518 <HAL_TIM_PeriodElapsedCallback+0x10>
 8043538:	20003e64 	.word	0x20003e64
 804353c:	40000400 	.word	0x40000400
 8043540:	200024a8 	.word	0x200024a8
 8043544:	200024b0 	.word	0x200024b0

08043548 <SX1276GetWakeTime>:
};

uint32_t SX1276GetWakeTime( void )
{
  return  BOARD_WAKEUP_TIME;
}
 8043548:	2000      	movs	r0, #0
 804354a:	4770      	bx	lr

0804354c <SX1276SetXO>:

void SX1276SetXO( uint8_t state )
{
}
 804354c:	4770      	bx	lr

0804354e <SX1276CheckRfFrequency>:

bool SX1276CheckRfFrequency( uint32_t frequency )
{
    // Implement check. Currently all frequencies are supported
    return true;
}
 804354e:	2001      	movs	r0, #1
 8043550:	4770      	bx	lr
	...

08043554 <SX1276IoInit>:
{
 8043554:	b510      	push	{r4, lr}
 8043556:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8043558:	2214      	movs	r2, #20
 804355a:	2100      	movs	r1, #0
 804355c:	a801      	add	r0, sp, #4
 804355e:	f00d fd08 	bl	8050f72 <memset>
  SX1276BoardInit( &BoardCallbacks );
 8043562:	4811      	ldr	r0, [pc, #68]	; (80435a8 <SX1276IoInit+0x54>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8043564:	4c11      	ldr	r4, [pc, #68]	; (80435ac <SX1276IoInit+0x58>)
  SX1276BoardInit( &BoardCallbacks );
 8043566:	f7fe fce1 	bl	8041f2c <SX1276BoardInit>
  initStruct.Pull = GPIO_PULLDOWN;
 804356a:	4a11      	ldr	r2, [pc, #68]	; (80435b0 <SX1276IoInit+0x5c>)
 804356c:	2302      	movs	r3, #2
 804356e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8043572:	4620      	mov	r0, r4
  initStruct.Speed = GPIO_SPEED_HIGH;
 8043574:	2303      	movs	r3, #3
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8043576:	aa01      	add	r2, sp, #4
 8043578:	f44f 7100 	mov.w	r1, #512	; 0x200
  initStruct.Speed = GPIO_SPEED_HIGH;
 804357c:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 804357e:	f00b fc55 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8043582:	aa01      	add	r2, sp, #4
 8043584:	4620      	mov	r0, r4
 8043586:	f44f 7180 	mov.w	r1, #256	; 0x100
 804358a:	f00b fc4f 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 804358e:	aa01      	add	r2, sp, #4
 8043590:	4620      	mov	r0, r4
 8043592:	2180      	movs	r1, #128	; 0x80
 8043594:	f00b fc4a 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8043598:	aa01      	add	r2, sp, #4
 804359a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 804359e:	4620      	mov	r0, r4
 80435a0:	f00b fc44 	bl	804ee2c <HW_GPIO_Init>
}
 80435a4:	b006      	add	sp, #24
 80435a6:	bd10      	pop	{r4, pc}
 80435a8:	20001030 	.word	0x20001030
 80435ac:	40021000 	.word	0x40021000
 80435b0:	10110000 	.word	0x10110000

080435b4 <SX1276IoDeInit>:
{
 80435b4:	b510      	push	{r4, lr}
 80435b6:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 80435b8:	2214      	movs	r2, #20
 80435ba:	2100      	movs	r1, #0
 80435bc:	a801      	add	r0, sp, #4
 80435be:	f00d fcd8 	bl	8050f72 <memset>
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80435c2:	4c0f      	ldr	r4, [pc, #60]	; (8043600 <SX1276IoDeInit+0x4c>)
  initStruct.Pull = GPIO_PULLDOWN;
 80435c4:	4a0f      	ldr	r2, [pc, #60]	; (8043604 <SX1276IoDeInit+0x50>)
 80435c6:	2302      	movs	r3, #2
 80435c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80435cc:	4620      	mov	r0, r4
 80435ce:	aa01      	add	r2, sp, #4
 80435d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80435d4:	f00b fc2a 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80435d8:	aa01      	add	r2, sp, #4
 80435da:	4620      	mov	r0, r4
 80435dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80435e0:	f00b fc24 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 80435e4:	aa01      	add	r2, sp, #4
 80435e6:	4620      	mov	r0, r4
 80435e8:	2180      	movs	r1, #128	; 0x80
 80435ea:	f00b fc1f 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 80435ee:	aa01      	add	r2, sp, #4
 80435f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80435f4:	4620      	mov	r0, r4
 80435f6:	f00b fc19 	bl	804ee2c <HW_GPIO_Init>
}
 80435fa:	b006      	add	sp, #24
 80435fc:	bd10      	pop	{r4, pc}
 80435fe:	bf00      	nop
 8043600:	40021000 	.word	0x40021000
 8043604:	10110000 	.word	0x10110000

08043608 <SX1276IoIrqInit>:
{
 8043608:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 804360a:	4c0f      	ldr	r4, [pc, #60]	; (8043648 <SX1276IoIrqInit+0x40>)
 804360c:	6803      	ldr	r3, [r0, #0]
{
 804360e:	4605      	mov	r5, r0
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8043610:	2200      	movs	r2, #0
 8043612:	4620      	mov	r0, r4
 8043614:	f44f 7100 	mov.w	r1, #512	; 0x200
 8043618:	f00b fc62 	bl	804eee0 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 804361c:	686b      	ldr	r3, [r5, #4]
 804361e:	4620      	mov	r0, r4
 8043620:	2200      	movs	r2, #0
 8043622:	f44f 7180 	mov.w	r1, #256	; 0x100
 8043626:	f00b fc5b 	bl	804eee0 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 804362a:	68ab      	ldr	r3, [r5, #8]
 804362c:	4620      	mov	r0, r4
 804362e:	2200      	movs	r2, #0
 8043630:	2180      	movs	r1, #128	; 0x80
 8043632:	f00b fc55 	bl	804eee0 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8043636:	68eb      	ldr	r3, [r5, #12]
 8043638:	4620      	mov	r0, r4
 804363a:	2200      	movs	r2, #0
 804363c:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8043640:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8043644:	f00b bc4c 	b.w	804eee0 <HW_GPIO_SetIrq>
 8043648:	40021000 	.word	0x40021000

0804364c <SX1276SetRfTxPower>:
{
 804364c:	b570      	push	{r4, r5, r6, lr}
 804364e:	4606      	mov	r6, r0
    paConfig = SX1276Read( REG_PACONFIG );
 8043650:	2009      	movs	r0, #9
 8043652:	f7fe fd0f 	bl	8042074 <SX1276Read>
 8043656:	4604      	mov	r4, r0
    paDac = SX1276Read( REG_PADAC );
 8043658:	204d      	movs	r0, #77	; 0x4d
 804365a:	f7fe fd0b 	bl	8042074 <SX1276Read>
        if( power > 17 )
 804365e:	2e11      	cmp	r6, #17
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8043660:	bfcb      	itete	gt
 8043662:	f040 0507 	orrgt.w	r5, r0, #7
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8043666:	f000 05f8 	andle.w	r5, r0, #248	; 0xf8
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 804366a:	b2ed      	uxtbgt	r5, r5
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 804366c:	f045 0504 	orrle.w	r5, r5, #4
    paConfig |= RF_PACONFIG_PASELECT_PABOOST;
 8043670:	f064 047f 	orn	r4, r4, #127	; 0x7f
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8043674:	f005 0307 	and.w	r3, r5, #7
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8043678:	b264      	sxtb	r4, r4
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 804367a:	2b07      	cmp	r3, #7
 804367c:	f024 040f 	bic.w	r4, r4, #15
 8043680:	d115      	bne.n	80436ae <SX1276SetRfTxPower+0x62>
            if( power < 5 )
 8043682:	2e04      	cmp	r6, #4
 8043684:	dd11      	ble.n	80436aa <SX1276SetRfTxPower+0x5e>
            if( power > 20 )
 8043686:	2e14      	cmp	r6, #20
 8043688:	dd03      	ble.n	8043692 <SX1276SetRfTxPower+0x46>
            	PRINTF("Full Power 20\r\n");
 804368a:	480d      	ldr	r0, [pc, #52]	; (80436c0 <SX1276SetRfTxPower+0x74>)
 804368c:	f00b f8e2 	bl	804e854 <TraceSend>
                power = 20;
 8043690:	2614      	movs	r6, #20
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8043692:	1f71      	subs	r1, r6, #5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8043694:	430c      	orrs	r4, r1
 8043696:	b2e1      	uxtb	r1, r4
    SX1276Write( REG_PACONFIG, paConfig );
 8043698:	2009      	movs	r0, #9
 804369a:	f7fe fc9b 	bl	8041fd4 <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 804369e:	4629      	mov	r1, r5
 80436a0:	204d      	movs	r0, #77	; 0x4d
}
 80436a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SX1276Write( REG_PADAC, paDac );
 80436a6:	f7fe bc95 	b.w	8041fd4 <SX1276Write>
                power = 5;
 80436aa:	2605      	movs	r6, #5
 80436ac:	e7f1      	b.n	8043692 <SX1276SetRfTxPower+0x46>
 80436ae:	2e11      	cmp	r6, #17
 80436b0:	bfa8      	it	ge
 80436b2:	2611      	movge	r6, #17
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80436b4:	2e02      	cmp	r6, #2
 80436b6:	bfb8      	it	lt
 80436b8:	2602      	movlt	r6, #2
 80436ba:	1eb1      	subs	r1, r6, #2
 80436bc:	e7ea      	b.n	8043694 <SX1276SetRfTxPower+0x48>
 80436be:	bf00      	nop
 80436c0:	080546b9 	.word	0x080546b9

080436c4 <SX1276SetAntSwLowPower>:
{
 80436c4:	b510      	push	{r4, lr}
    if( RadioIsActive != status )
 80436c6:	4b14      	ldr	r3, [pc, #80]	; (8043718 <SX1276SetAntSwLowPower+0x54>)
 80436c8:	781a      	ldrb	r2, [r3, #0]
 80436ca:	4282      	cmp	r2, r0
{
 80436cc:	b086      	sub	sp, #24
    if( RadioIsActive != status )
 80436ce:	d017      	beq.n	8043700 <SX1276SetAntSwLowPower+0x3c>
        RadioIsActive = status;
 80436d0:	7018      	strb	r0, [r3, #0]
  GPIO_InitTypeDef initStruct={0};
 80436d2:	2214      	movs	r2, #20
        if( status == false )
 80436d4:	b9b0      	cbnz	r0, 8043704 <SX1276SetAntSwLowPower+0x40>
  GPIO_InitTypeDef initStruct={0};
 80436d6:	4601      	mov	r1, r0
 80436d8:	a801      	add	r0, sp, #4
 80436da:	f00d fc4a 	bl	8050f72 <memset>
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80436de:	2301      	movs	r3, #1
 80436e0:	9302      	str	r3, [sp, #8]
  PRINTF("Antenna Init\r\n");
 80436e2:	480e      	ldr	r0, [pc, #56]	; (804371c <SX1276SetAntSwLowPower+0x58>)
  initStruct.Speed = GPIO_SPEED_HIGH;
 80436e4:	2303      	movs	r3, #3
 80436e6:	9304      	str	r3, [sp, #16]
  PRINTF("Antenna Init\r\n");
 80436e8:	f00b f8b4 	bl	804e854 <TraceSend>
  HW_GPIO_Init(  RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, &initStruct ); 
 80436ec:	aa01      	add	r2, sp, #4
 80436ee:	2102      	movs	r1, #2
 80436f0:	480b      	ldr	r0, [pc, #44]	; (8043720 <SX1276SetAntSwLowPower+0x5c>)
 80436f2:	f00b fb9b 	bl	804ee2c <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, 0);
 80436f6:	2200      	movs	r2, #0
 80436f8:	2102      	movs	r1, #2
 80436fa:	4809      	ldr	r0, [pc, #36]	; (8043720 <SX1276SetAntSwLowPower+0x5c>)
 80436fc:	f00b fc18 	bl	804ef30 <HW_GPIO_Write>
}
 8043700:	b006      	add	sp, #24
 8043702:	bd10      	pop	{r4, pc}
  GPIO_InitTypeDef initStruct={0};
 8043704:	2100      	movs	r1, #0
 8043706:	a801      	add	r0, sp, #4
 8043708:	f00d fc33 	bl	8050f72 <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP ;
 804370c:	2301      	movs	r3, #1
 804370e:	9302      	str	r3, [sp, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8043710:	2303      	movs	r3, #3
 8043712:	9304      	str	r3, [sp, #16]
 8043714:	e7ea      	b.n	80436ec <SX1276SetAntSwLowPower+0x28>
 8043716:	bf00      	nop
 8043718:	200025bc 	.word	0x200025bc
 804371c:	080546c9 	.word	0x080546c9
 8043720:	40020800 	.word	0x40020800

08043724 <SX1276SetAntSw>:
{
 8043724:	b510      	push	{r4, lr}
	PRINTF("opMode = %d\r\n", opMode);
 8043726:	4601      	mov	r1, r0
{
 8043728:	4604      	mov	r4, r0
	PRINTF("opMode = %d\r\n", opMode);
 804372a:	4806      	ldr	r0, [pc, #24]	; (8043744 <SX1276SetAntSw+0x20>)
 804372c:	f00b f892 	bl	804e854 <TraceSend>
    switch( opMode )
 8043730:	2c03      	cmp	r4, #3
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_TX);
 8043732:	bf0c      	ite	eq
 8043734:	2201      	moveq	r2, #1
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8043736:	2200      	movne	r2, #0
 8043738:	2102      	movs	r1, #2
 804373a:	4803      	ldr	r0, [pc, #12]	; (8043748 <SX1276SetAntSw+0x24>)
}
 804373c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8043740:	f00b bbf6 	b.w	804ef30 <HW_GPIO_Write>
 8043744:	080546d8 	.word	0x080546d8
 8043748:	40020800 	.word	0x40020800

0804374c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 804374c:	490e      	ldr	r1, [pc, #56]	; (8043788 <SystemInit+0x3c>)
 804374e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8043752:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8043756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 804375a:	4b0c      	ldr	r3, [pc, #48]	; (804378c <SystemInit+0x40>)
 804375c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 804375e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8043760:	f042 0201 	orr.w	r2, r2, #1
 8043764:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8043766:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8043768:	681a      	ldr	r2, [r3, #0]
 804376a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 804376e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8043772:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8043774:	4a06      	ldr	r2, [pc, #24]	; (8043790 <SystemInit+0x44>)
 8043776:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8043778:	681a      	ldr	r2, [r3, #0]
 804377a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 804377e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8043780:	60d8      	str	r0, [r3, #12]
#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  SCB->VTOR = INTVECT_START;
 8043782:	4b04      	ldr	r3, [pc, #16]	; (8043794 <SystemInit+0x48>)
 8043784:	608b      	str	r3, [r1, #8]
}
 8043786:	4770      	bx	lr
 8043788:	e000ed00 	.word	0xe000ed00
 804378c:	40023800 	.word	0x40023800
 8043790:	24003010 	.word	0x24003010
 8043794:	08040200 	.word	0x08040200

08043798 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8043798:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 804379a:	4613      	mov	r3, r2
 804379c:	460a      	mov	r2, r1
 804379e:	4601      	mov	r1, r0
 80437a0:	4803      	ldr	r0, [pc, #12]	; (80437b0 <BSP_SD_ReadBlocks_DMA+0x18>)
 80437a2:	f002 fc11 	bl	8045fc8 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 80437a6:	3000      	adds	r0, #0
 80437a8:	bf18      	it	ne
 80437aa:	2001      	movne	r0, #1
 80437ac:	bd08      	pop	{r3, pc}
 80437ae:	bf00      	nop
 80437b0:	20006274 	.word	0x20006274

080437b4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80437b4:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80437b6:	4613      	mov	r3, r2
 80437b8:	460a      	mov	r2, r1
 80437ba:	4601      	mov	r1, r0
 80437bc:	4803      	ldr	r0, [pc, #12]	; (80437cc <BSP_SD_WriteBlocks_DMA+0x18>)
 80437be:	f002 fc99 	bl	80460f4 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 80437c2:	3000      	adds	r0, #0
 80437c4:	bf18      	it	ne
 80437c6:	2001      	movne	r0, #1
 80437c8:	bd08      	pop	{r3, pc}
 80437ca:	bf00      	nop
 80437cc:	20006274 	.word	0x20006274

080437d0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80437d0:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80437d2:	4803      	ldr	r0, [pc, #12]	; (80437e0 <BSP_SD_GetCardState+0x10>)
 80437d4:	f002 ffa4 	bl	8046720 <HAL_SD_GetCardState>
}
 80437d8:	3804      	subs	r0, #4
 80437da:	bf18      	it	ne
 80437dc:	2001      	movne	r0, #1
 80437de:	bd08      	pop	{r3, pc}
 80437e0:	20006274 	.word	0x20006274

080437e4 <BSP_SD_GetCardInfo>:
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80437e4:	4601      	mov	r1, r0
 80437e6:	4801      	ldr	r0, [pc, #4]	; (80437ec <BSP_SD_GetCardInfo+0x8>)
 80437e8:	f002 bf03 	b.w	80465f2 <HAL_SD_GetCardInfo>
 80437ec:	20006274 	.word	0x20006274

080437f0 <BSP_SD_AbortCallback>:
 80437f0:	4770      	bx	lr

080437f2 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80437f2:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 80437f4:	f7ff fffc 	bl	80437f0 <BSP_SD_AbortCallback>
}
 80437f8:	bd08      	pop	{r3, pc}

080437fa <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80437fa:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 80437fc:	f000 f90a 	bl	8043a14 <BSP_SD_WriteCpltCallback>
}
 8043800:	bd08      	pop	{r3, pc}

08043802 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8043802:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8043804:	f000 f90c 	bl	8043a20 <BSP_SD_ReadCpltCallback>
}
 8043808:	bd08      	pop	{r3, pc}

0804380a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 804380a:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 804380c:	2301      	movs	r3, #1
 804380e:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8043812:	f000 f82d 	bl	8043870 <BSP_PlatformIsDetected>
 8043816:	b908      	cbnz	r0, 804381c <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 8043818:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 804381c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8043820:	b003      	add	sp, #12
 8043822:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08043828 <BSP_SD_Init>:
{
 8043828:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 804382a:	f7ff ffee 	bl	804380a <BSP_SD_IsDetected>
 804382e:	2801      	cmp	r0, #1
 8043830:	d10c      	bne.n	804384c <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 8043832:	4807      	ldr	r0, [pc, #28]	; (8043850 <BSP_SD_Init+0x28>)
 8043834:	f002 fec2 	bl	80465bc <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8043838:	b938      	cbnz	r0, 804384a <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 804383a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 804383e:	4804      	ldr	r0, [pc, #16]	; (8043850 <BSP_SD_Init+0x28>)
 8043840:	f002 feea 	bl	8046618 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8043844:	3000      	adds	r0, #0
 8043846:	bf18      	it	ne
 8043848:	2001      	movne	r0, #1
}
 804384a:	bd08      	pop	{r3, pc}
    return MSD_ERROR;
 804384c:	2001      	movs	r0, #1
 804384e:	e7fc      	b.n	804384a <BSP_SD_Init+0x22>
 8043850:	20006274 	.word	0x20006274

08043854 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8043854:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8043856:	4903      	ldr	r1, [pc, #12]	; (8043864 <MX_FATFS_Init+0x10>)
 8043858:	4803      	ldr	r0, [pc, #12]	; (8043868 <MX_FATFS_Init+0x14>)
 804385a:	f004 fe81 	bl	8048560 <FATFS_LinkDriver>
 804385e:	4b03      	ldr	r3, [pc, #12]	; (804386c <MX_FATFS_Init+0x18>)
 8043860:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8043862:	bd08      	pop	{r3, pc}
 8043864:	20003f79 	.word	0x20003f79
 8043868:	080541f4 	.word	0x080541f4
 804386c:	20003f78 	.word	0x20003f78

08043870 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8043870:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8043872:	2180      	movs	r1, #128	; 0x80
 8043874:	4803      	ldr	r0, [pc, #12]	; (8043884 <BSP_PlatformIsDetected+0x14>)
 8043876:	f001 f89d 	bl	80449b4 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 804387a:	fab0 f080 	clz	r0, r0
 804387e:	0940      	lsrs	r0, r0, #5
 8043880:	bd08      	pop	{r3, pc}
 8043882:	bf00      	nop
 8043884:	40020800 	.word	0x40020800

08043888 <SD_CheckStatus.isra.0>:
  }

  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
 8043888:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 804388a:	4c06      	ldr	r4, [pc, #24]	; (80438a4 <SD_CheckStatus.isra.0+0x1c>)
 804388c:	2301      	movs	r3, #1
 804388e:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8043890:	f7ff ff9e 	bl	80437d0 <BSP_SD_GetCardState>
 8043894:	4623      	mov	r3, r4
 8043896:	b918      	cbnz	r0, 80438a0 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8043898:	7822      	ldrb	r2, [r4, #0]
 804389a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 804389e:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80438a0:	7818      	ldrb	r0, [r3, #0]
}
 80438a2:	bd10      	pop	{r4, pc}
 80438a4:	2000104c 	.word	0x2000104c

080438a8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80438a8:	b510      	push	{r4, lr}

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80438aa:	f7ff ffbd 	bl	8043828 <BSP_SD_Init>
 80438ae:	4c03      	ldr	r4, [pc, #12]	; (80438bc <SD_initialize+0x14>)
 80438b0:	b910      	cbnz	r0, 80438b8 <SD_initialize+0x10>
  {
    Stat = SD_CheckStatus(lun);
 80438b2:	f7ff ffe9 	bl	8043888 <SD_CheckStatus.isra.0>
 80438b6:	7020      	strb	r0, [r4, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80438b8:	7820      	ldrb	r0, [r4, #0]
}
 80438ba:	bd10      	pop	{r4, pc}
 80438bc:	2000104c 	.word	0x2000104c

080438c0 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 80438c0:	f7ff bfe2 	b.w	8043888 <SD_CheckStatus.isra.0>

080438c4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80438c4:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80438c6:	4b12      	ldr	r3, [pc, #72]	; (8043910 <SD_ioctl+0x4c>)
 80438c8:	781b      	ldrb	r3, [r3, #0]
 80438ca:	07db      	lsls	r3, r3, #31
{
 80438cc:	b088      	sub	sp, #32
 80438ce:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80438d0:	d41b      	bmi.n	804390a <SD_ioctl+0x46>

  switch (cmd)
 80438d2:	2903      	cmp	r1, #3
 80438d4:	d803      	bhi.n	80438de <SD_ioctl+0x1a>
 80438d6:	e8df f001 	tbb	[pc, r1]
 80438da:	0510      	.short	0x0510
 80438dc:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 80438de:	2004      	movs	r0, #4
  }

  return res;
}
 80438e0:	b008      	add	sp, #32
 80438e2:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 80438e4:	4668      	mov	r0, sp
 80438e6:	f7ff ff7d 	bl	80437e4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80438ea:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80438ec:	6023      	str	r3, [r4, #0]
 80438ee:	e004      	b.n	80438fa <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 80438f0:	4668      	mov	r0, sp
 80438f2:	f7ff ff77 	bl	80437e4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80438f6:	9b07      	ldr	r3, [sp, #28]
 80438f8:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 80438fa:	2000      	movs	r0, #0
 80438fc:	e7f0      	b.n	80438e0 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 80438fe:	4668      	mov	r0, sp
 8043900:	f7ff ff70 	bl	80437e4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8043904:	9b07      	ldr	r3, [sp, #28]
 8043906:	0a5b      	lsrs	r3, r3, #9
 8043908:	e7f0      	b.n	80438ec <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 804390a:	2003      	movs	r0, #3
 804390c:	e7e8      	b.n	80438e0 <SD_ioctl+0x1c>
 804390e:	bf00      	nop
 8043910:	2000104c 	.word	0x2000104c

08043914 <SD_CheckStatusWithTimeout.constprop.4>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 8043914:	b538      	push	{r3, r4, r5, lr}
  uint32_t timer = HAL_GetTick();
 8043916:	f000 f8af 	bl	8043a78 <HAL_GetTick>
  while(HAL_GetTick() - timer < timeout)
 804391a:	f247 542f 	movw	r4, #29999	; 0x752f
  uint32_t timer = HAL_GetTick();
 804391e:	4605      	mov	r5, r0
  while(HAL_GetTick() - timer < timeout)
 8043920:	f000 f8aa 	bl	8043a78 <HAL_GetTick>
 8043924:	1b40      	subs	r0, r0, r5
 8043926:	42a0      	cmp	r0, r4
 8043928:	d902      	bls.n	8043930 <SD_CheckStatusWithTimeout.constprop.4+0x1c>
  return -1;
 804392a:	f04f 30ff 	mov.w	r0, #4294967295
 804392e:	e003      	b.n	8043938 <SD_CheckStatusWithTimeout.constprop.4+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8043930:	f7ff ff4e 	bl	80437d0 <BSP_SD_GetCardState>
 8043934:	2800      	cmp	r0, #0
 8043936:	d1f3      	bne.n	8043920 <SD_CheckStatusWithTimeout.constprop.4+0xc>
}
 8043938:	bd38      	pop	{r3, r4, r5, pc}
	...

0804393c <SD_write>:
{
 804393c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   WriteStatus = 0;
 804393e:	4c19      	ldr	r4, [pc, #100]	; (80439a4 <SD_write+0x68>)
{
 8043940:	461f      	mov	r7, r3
   WriteStatus = 0;
 8043942:	2300      	movs	r3, #0
{
 8043944:	460d      	mov	r5, r1
 8043946:	4616      	mov	r6, r2
   WriteStatus = 0;
 8043948:	6023      	str	r3, [r4, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 804394a:	f7ff ffe3 	bl	8043914 <SD_CheckStatusWithTimeout.constprop.4>
 804394e:	2800      	cmp	r0, #0
 8043950:	da01      	bge.n	8043956 <SD_write+0x1a>
    return res;
 8043952:	2001      	movs	r0, #1
}
 8043954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8043956:	463a      	mov	r2, r7
 8043958:	4631      	mov	r1, r6
 804395a:	4628      	mov	r0, r5
 804395c:	f7ff ff2a 	bl	80437b4 <BSP_SD_WriteBlocks_DMA>
 8043960:	2800      	cmp	r0, #0
 8043962:	d1f6      	bne.n	8043952 <SD_write+0x16>
      timeout = HAL_GetTick();
 8043964:	f000 f888 	bl	8043a78 <HAL_GetTick>
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8043968:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 804396c:	4606      	mov	r6, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 804396e:	6823      	ldr	r3, [r4, #0]
 8043970:	b923      	cbnz	r3, 804397c <SD_write+0x40>
 8043972:	f000 f881 	bl	8043a78 <HAL_GetTick>
 8043976:	1b80      	subs	r0, r0, r6
 8043978:	42a8      	cmp	r0, r5
 804397a:	d9f8      	bls.n	804396e <SD_write+0x32>
      if (WriteStatus == 0)
 804397c:	6823      	ldr	r3, [r4, #0]
 804397e:	2b00      	cmp	r3, #0
 8043980:	d0e7      	beq.n	8043952 <SD_write+0x16>
        WriteStatus = 0;
 8043982:	2300      	movs	r3, #0
 8043984:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8043986:	f000 f877 	bl	8043a78 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 804398a:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 804398e:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8043990:	f000 f872 	bl	8043a78 <HAL_GetTick>
 8043994:	1b40      	subs	r0, r0, r5
 8043996:	42a0      	cmp	r0, r4
 8043998:	d8db      	bhi.n	8043952 <SD_write+0x16>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 804399a:	f7ff ff19 	bl	80437d0 <BSP_SD_GetCardState>
 804399e:	2800      	cmp	r0, #0
 80439a0:	d1f6      	bne.n	8043990 <SD_write+0x54>
 80439a2:	e7d7      	b.n	8043954 <SD_write+0x18>
 80439a4:	200025c0 	.word	0x200025c0

080439a8 <SD_read>:
{
 80439a8:	b570      	push	{r4, r5, r6, lr}
 80439aa:	460c      	mov	r4, r1
 80439ac:	4615      	mov	r5, r2
 80439ae:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80439b0:	f7ff ffb0 	bl	8043914 <SD_CheckStatusWithTimeout.constprop.4>
 80439b4:	2800      	cmp	r0, #0
 80439b6:	da01      	bge.n	80439bc <SD_read+0x14>
    return res;
 80439b8:	2001      	movs	r0, #1
}
 80439ba:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80439bc:	4632      	mov	r2, r6
 80439be:	4629      	mov	r1, r5
 80439c0:	4620      	mov	r0, r4
 80439c2:	f7ff fee9 	bl	8043798 <BSP_SD_ReadBlocks_DMA>
 80439c6:	2800      	cmp	r0, #0
 80439c8:	d1f6      	bne.n	80439b8 <SD_read+0x10>
      ReadStatus = 0;
 80439ca:	4c11      	ldr	r4, [pc, #68]	; (8043a10 <SD_read+0x68>)
 80439cc:	6060      	str	r0, [r4, #4]
      timeout = HAL_GetTick();
 80439ce:	f000 f853 	bl	8043a78 <HAL_GetTick>
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80439d2:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 80439d6:	4606      	mov	r6, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80439d8:	6863      	ldr	r3, [r4, #4]
 80439da:	b923      	cbnz	r3, 80439e6 <SD_read+0x3e>
 80439dc:	f000 f84c 	bl	8043a78 <HAL_GetTick>
 80439e0:	1b80      	subs	r0, r0, r6
 80439e2:	42a8      	cmp	r0, r5
 80439e4:	d9f8      	bls.n	80439d8 <SD_read+0x30>
      if (ReadStatus == 0)
 80439e6:	6863      	ldr	r3, [r4, #4]
 80439e8:	2b00      	cmp	r3, #0
 80439ea:	d0e5      	beq.n	80439b8 <SD_read+0x10>
        ReadStatus = 0;
 80439ec:	2300      	movs	r3, #0
 80439ee:	6063      	str	r3, [r4, #4]
        timeout = HAL_GetTick();
 80439f0:	f000 f842 	bl	8043a78 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80439f4:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 80439f8:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80439fa:	f000 f83d 	bl	8043a78 <HAL_GetTick>
 80439fe:	1b40      	subs	r0, r0, r5
 8043a00:	42a0      	cmp	r0, r4
 8043a02:	d8d9      	bhi.n	80439b8 <SD_read+0x10>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8043a04:	f7ff fee4 	bl	80437d0 <BSP_SD_GetCardState>
 8043a08:	2800      	cmp	r0, #0
 8043a0a:	d1f6      	bne.n	80439fa <SD_read+0x52>
 8043a0c:	e7d5      	b.n	80439ba <SD_read+0x12>
 8043a0e:	bf00      	nop
 8043a10:	200025c0 	.word	0x200025c0

08043a14 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8043a14:	4b01      	ldr	r3, [pc, #4]	; (8043a1c <BSP_SD_WriteCpltCallback+0x8>)
 8043a16:	2201      	movs	r2, #1
 8043a18:	601a      	str	r2, [r3, #0]
}
 8043a1a:	4770      	bx	lr
 8043a1c:	200025c0 	.word	0x200025c0

08043a20 <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 8043a20:	4b01      	ldr	r3, [pc, #4]	; (8043a28 <BSP_SD_ReadCpltCallback+0x8>)
 8043a22:	2201      	movs	r2, #1
 8043a24:	605a      	str	r2, [r3, #4]
}
 8043a26:	4770      	bx	lr
 8043a28:	200025c0 	.word	0x200025c0

08043a2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8043a2c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8043a2e:	4b0b      	ldr	r3, [pc, #44]	; (8043a5c <HAL_Init+0x30>)
 8043a30:	681a      	ldr	r2, [r3, #0]
 8043a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043a36:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8043a38:	681a      	ldr	r2, [r3, #0]
 8043a3a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8043a3e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8043a40:	681a      	ldr	r2, [r3, #0]
 8043a42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043a46:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8043a48:	2003      	movs	r0, #3
 8043a4a:	f000 fa39 	bl	8043ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8043a4e:	2000      	movs	r0, #0
 8043a50:	f00c fb4a 	bl	80500e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8043a54:	f00c fb50 	bl	80500f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8043a58:	2000      	movs	r0, #0
 8043a5a:	bd08      	pop	{r3, pc}
 8043a5c:	40023c00 	.word	0x40023c00

08043a60 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8043a60:	4a03      	ldr	r2, [pc, #12]	; (8043a70 <HAL_IncTick+0x10>)
 8043a62:	4b04      	ldr	r3, [pc, #16]	; (8043a74 <HAL_IncTick+0x14>)
 8043a64:	6811      	ldr	r1, [r2, #0]
 8043a66:	781b      	ldrb	r3, [r3, #0]
 8043a68:	440b      	add	r3, r1
 8043a6a:	6013      	str	r3, [r2, #0]
}
 8043a6c:	4770      	bx	lr
 8043a6e:	bf00      	nop
 8043a70:	20005fe8 	.word	0x20005fe8
 8043a74:	20001050 	.word	0x20001050

08043a78 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8043a78:	4b01      	ldr	r3, [pc, #4]	; (8043a80 <HAL_GetTick+0x8>)
 8043a7a:	6818      	ldr	r0, [r3, #0]
}
 8043a7c:	4770      	bx	lr
 8043a7e:	bf00      	nop
 8043a80:	20005fe8 	.word	0x20005fe8

08043a84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8043a84:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8043a86:	4604      	mov	r4, r0
 8043a88:	2800      	cmp	r0, #0
 8043a8a:	f000 809b 	beq.w	8043bc4 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8043a8e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8043a90:	b925      	cbnz	r5, 8043a9c <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8043a92:	f00c fa4b 	bl	804ff2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8043a96:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8043a98:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8043a9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043a9e:	06db      	lsls	r3, r3, #27
 8043aa0:	f100 808e 	bmi.w	8043bc0 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8043aa4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043aa6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8043aaa:	f023 0302 	bic.w	r3, r3, #2
 8043aae:	f043 0302 	orr.w	r3, r3, #2
 8043ab2:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8043ab4:	4b44      	ldr	r3, [pc, #272]	; (8043bc8 <HAL_ADC_Init+0x144>)
 8043ab6:	685a      	ldr	r2, [r3, #4]
 8043ab8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8043abc:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8043abe:	685a      	ldr	r2, [r3, #4]
 8043ac0:	6861      	ldr	r1, [r4, #4]
 8043ac2:	430a      	orrs	r2, r1
 8043ac4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8043ac6:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8043ac8:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8043aca:	685a      	ldr	r2, [r3, #4]
 8043acc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8043ad0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8043ad2:	685a      	ldr	r2, [r3, #4]
 8043ad4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8043ad8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8043ada:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8043adc:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8043ade:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8043ae2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8043ae4:	685a      	ldr	r2, [r3, #4]
 8043ae6:	430a      	orrs	r2, r1
 8043ae8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8043aea:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8043aec:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8043aee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043af2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8043af4:	689a      	ldr	r2, [r3, #8]
 8043af6:	430a      	orrs	r2, r1
 8043af8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8043afa:	4934      	ldr	r1, [pc, #208]	; (8043bcc <HAL_ADC_Init+0x148>)
 8043afc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8043afe:	428a      	cmp	r2, r1
 8043b00:	d052      	beq.n	8043ba8 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8043b02:	6899      	ldr	r1, [r3, #8]
 8043b04:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8043b08:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8043b0a:	6899      	ldr	r1, [r3, #8]
 8043b0c:	430a      	orrs	r2, r1
 8043b0e:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043b10:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8043b12:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043b14:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8043b18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8043b1a:	689a      	ldr	r2, [r3, #8]
 8043b1c:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043b1e:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8043b20:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8043b22:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8043b24:	f022 0202 	bic.w	r2, r2, #2
 8043b28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8043b2a:	689a      	ldr	r2, [r3, #8]
 8043b2c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8043b30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8043b32:	f894 2020 	ldrb.w	r2, [r4, #32]
 8043b36:	2a00      	cmp	r2, #0
 8043b38:	d03e      	beq.n	8043bb8 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8043b3a:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8043b3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8043b3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8043b42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8043b44:	685a      	ldr	r2, [r3, #4]
 8043b46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8043b4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8043b4c:	685a      	ldr	r2, [r3, #4]
 8043b4e:	3901      	subs	r1, #1
 8043b50:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8043b54:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8043b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8043b58:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8043b5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8043b5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8043b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043b62:	3901      	subs	r1, #1
 8043b64:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8043b68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8043b6a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8043b6c:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8043b70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8043b74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8043b76:	689a      	ldr	r2, [r3, #8]
 8043b78:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8043b7c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8043b7e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043b80:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8043b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043b86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043b88:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8043b8a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043b8c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8043b90:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8043b92:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8043b94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043b96:	f023 0303 	bic.w	r3, r3, #3
 8043b9a:	f043 0301 	orr.w	r3, r3, #1
 8043b9e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8043ba0:	2300      	movs	r3, #0
 8043ba2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8043ba6:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8043ba8:	689a      	ldr	r2, [r3, #8]
 8043baa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8043bae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043bb0:	689a      	ldr	r2, [r3, #8]
 8043bb2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8043bb6:	e7b2      	b.n	8043b1e <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8043bb8:	685a      	ldr	r2, [r3, #4]
 8043bba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043bbe:	e7c9      	b.n	8043b54 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8043bc0:	2001      	movs	r0, #1
 8043bc2:	e7ed      	b.n	8043ba0 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8043bc4:	2001      	movs	r0, #1
 8043bc6:	e7ee      	b.n	8043ba6 <HAL_ADC_Init+0x122>
 8043bc8:	40012300 	.word	0x40012300
 8043bcc:	0f000001 	.word	0x0f000001

08043bd0 <HAL_ADC_Start>:
{
 8043bd0:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8043bd2:	2300      	movs	r3, #0
 8043bd4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8043bd6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043bda:	2b01      	cmp	r3, #1
 8043bdc:	d061      	beq.n	8043ca2 <HAL_ADC_Start+0xd2>
 8043bde:	2301      	movs	r3, #1
 8043be0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8043be4:	6803      	ldr	r3, [r0, #0]
 8043be6:	689a      	ldr	r2, [r3, #8]
 8043be8:	07d1      	lsls	r1, r2, #31
 8043bea:	d505      	bpl.n	8043bf8 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8043bec:	689a      	ldr	r2, [r3, #8]
 8043bee:	07d2      	lsls	r2, r2, #31
 8043bf0:	d414      	bmi.n	8043c1c <HAL_ADC_Start+0x4c>
  return HAL_OK;
 8043bf2:	2000      	movs	r0, #0
}
 8043bf4:	b002      	add	sp, #8
 8043bf6:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8043bf8:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8043bfa:	492b      	ldr	r1, [pc, #172]	; (8043ca8 <HAL_ADC_Start+0xd8>)
    __HAL_ADC_ENABLE(hadc);
 8043bfc:	f042 0201 	orr.w	r2, r2, #1
 8043c00:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8043c02:	4a2a      	ldr	r2, [pc, #168]	; (8043cac <HAL_ADC_Start+0xdc>)
 8043c04:	6812      	ldr	r2, [r2, #0]
 8043c06:	fbb2 f2f1 	udiv	r2, r2, r1
 8043c0a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8043c0e:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8043c10:	9a01      	ldr	r2, [sp, #4]
 8043c12:	2a00      	cmp	r2, #0
 8043c14:	d0ea      	beq.n	8043bec <HAL_ADC_Start+0x1c>
      counter--;
 8043c16:	9a01      	ldr	r2, [sp, #4]
 8043c18:	3a01      	subs	r2, #1
 8043c1a:	e7f8      	b.n	8043c0e <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8043c1c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8043c1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8043c22:	f022 0201 	bic.w	r2, r2, #1
 8043c26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043c2a:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8043c2c:	685a      	ldr	r2, [r3, #4]
 8043c2e:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8043c30:	bf41      	itttt	mi
 8043c32:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8043c34:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8043c38:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8043c3c:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8043c3e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8043c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8043c44:	bf1c      	itt	ne
 8043c46:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8043c48:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8043c4c:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8043c4e:	2200      	movs	r2, #0
 8043c50:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8043c54:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8043c58:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8043c5a:	4a15      	ldr	r2, [pc, #84]	; (8043cb0 <HAL_ADC_Start+0xe0>)
 8043c5c:	6851      	ldr	r1, [r2, #4]
 8043c5e:	f011 0f1f 	tst.w	r1, #31
 8043c62:	4914      	ldr	r1, [pc, #80]	; (8043cb4 <HAL_ADC_Start+0xe4>)
 8043c64:	d11a      	bne.n	8043c9c <HAL_ADC_Start+0xcc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8043c66:	428b      	cmp	r3, r1
 8043c68:	d006      	beq.n	8043c78 <HAL_ADC_Start+0xa8>
 8043c6a:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8043c6e:	428b      	cmp	r3, r1
 8043c70:	d10b      	bne.n	8043c8a <HAL_ADC_Start+0xba>
 8043c72:	6852      	ldr	r2, [r2, #4]
 8043c74:	06d2      	lsls	r2, r2, #27
 8043c76:	d1bc      	bne.n	8043bf2 <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8043c78:	6898      	ldr	r0, [r3, #8]
 8043c7a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8043c7e:	d1b8      	bne.n	8043bf2 <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8043c80:	689a      	ldr	r2, [r3, #8]
 8043c82:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8043c86:	609a      	str	r2, [r3, #8]
 8043c88:	e7b4      	b.n	8043bf4 <HAL_ADC_Start+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8043c8a:	490b      	ldr	r1, [pc, #44]	; (8043cb8 <HAL_ADC_Start+0xe8>)
 8043c8c:	428b      	cmp	r3, r1
 8043c8e:	d1b0      	bne.n	8043bf2 <HAL_ADC_Start+0x22>
 8043c90:	6852      	ldr	r2, [r2, #4]
 8043c92:	f002 021f 	and.w	r2, r2, #31
 8043c96:	2a0f      	cmp	r2, #15
 8043c98:	d9ee      	bls.n	8043c78 <HAL_ADC_Start+0xa8>
 8043c9a:	e7aa      	b.n	8043bf2 <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8043c9c:	428b      	cmp	r3, r1
 8043c9e:	d1a8      	bne.n	8043bf2 <HAL_ADC_Start+0x22>
 8043ca0:	e7ea      	b.n	8043c78 <HAL_ADC_Start+0xa8>
  __HAL_LOCK(hadc);
 8043ca2:	2002      	movs	r0, #2
 8043ca4:	e7a6      	b.n	8043bf4 <HAL_ADC_Start+0x24>
 8043ca6:	bf00      	nop
 8043ca8:	000f4240 	.word	0x000f4240
 8043cac:	20001048 	.word	0x20001048
 8043cb0:	40012300 	.word	0x40012300
 8043cb4:	40012000 	.word	0x40012000
 8043cb8:	40012200 	.word	0x40012200

08043cbc <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8043cbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043cc0:	2b01      	cmp	r3, #1
 8043cc2:	d017      	beq.n	8043cf4 <HAL_ADC_Stop+0x38>
 8043cc4:	2301      	movs	r3, #1
 8043cc6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8043cca:	6803      	ldr	r3, [r0, #0]
 8043ccc:	689a      	ldr	r2, [r3, #8]
 8043cce:	f022 0201 	bic.w	r2, r2, #1
 8043cd2:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8043cd4:	689b      	ldr	r3, [r3, #8]
 8043cd6:	07db      	lsls	r3, r3, #31
 8043cd8:	d407      	bmi.n	8043cea <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 8043cda:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8043cdc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8043ce0:	f023 0301 	bic.w	r3, r3, #1
 8043ce4:	f043 0301 	orr.w	r3, r3, #1
 8043ce8:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8043cea:	2300      	movs	r3, #0
 8043cec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8043cf0:	4618      	mov	r0, r3
 8043cf2:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8043cf4:	2002      	movs	r0, #2
}
 8043cf6:	4770      	bx	lr

08043cf8 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043cf8:	6803      	ldr	r3, [r0, #0]
 8043cfa:	689a      	ldr	r2, [r3, #8]
{
 8043cfc:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043cfe:	0556      	lsls	r6, r2, #21
{
 8043d00:	4604      	mov	r4, r0
 8043d02:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043d04:	d50b      	bpl.n	8043d1e <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8043d06:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043d08:	05d8      	lsls	r0, r3, #23
 8043d0a:	d508      	bpl.n	8043d1e <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8043d0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043d0e:	f043 0320 	orr.w	r3, r3, #32
 8043d12:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8043d14:	2300      	movs	r3, #0
 8043d16:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8043d1a:	2001      	movs	r0, #1
}
 8043d1c:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8043d1e:	f7ff feab 	bl	8043a78 <HAL_GetTick>
 8043d22:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8043d24:	6823      	ldr	r3, [r4, #0]
 8043d26:	681a      	ldr	r2, [r3, #0]
 8043d28:	0792      	lsls	r2, r2, #30
 8043d2a:	d50c      	bpl.n	8043d46 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8043d2c:	f06f 0212 	mvn.w	r2, #18
 8043d30:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8043d32:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8043d34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043d38:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8043d3a:	689a      	ldr	r2, [r3, #8]
 8043d3c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8043d40:	d013      	beq.n	8043d6a <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 8043d42:	2000      	movs	r0, #0
 8043d44:	e7ea      	b.n	8043d1c <HAL_ADC_PollForConversion+0x24>
    if(Timeout != HAL_MAX_DELAY)
 8043d46:	1c69      	adds	r1, r5, #1
 8043d48:	d0ed      	beq.n	8043d26 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8043d4a:	b945      	cbnz	r5, 8043d5e <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8043d4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043d4e:	f043 0304 	orr.w	r3, r3, #4
 8043d52:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8043d54:	2300      	movs	r3, #0
 8043d56:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8043d5a:	2003      	movs	r0, #3
 8043d5c:	e7de      	b.n	8043d1c <HAL_ADC_PollForConversion+0x24>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8043d5e:	f7ff fe8b 	bl	8043a78 <HAL_GetTick>
 8043d62:	1b80      	subs	r0, r0, r6
 8043d64:	42a8      	cmp	r0, r5
 8043d66:	d9dd      	bls.n	8043d24 <HAL_ADC_PollForConversion+0x2c>
 8043d68:	e7f0      	b.n	8043d4c <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8043d6a:	7e22      	ldrb	r2, [r4, #24]
 8043d6c:	2a00      	cmp	r2, #0
 8043d6e:	d1e8      	bne.n	8043d42 <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8043d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8043d72:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8043d76:	d002      	beq.n	8043d7e <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8043d78:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8043d7a:	055b      	lsls	r3, r3, #21
 8043d7c:	d4e1      	bmi.n	8043d42 <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8043d7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043d80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8043d84:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8043d86:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8043d88:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8043d8c:	d1d9      	bne.n	8043d42 <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8043d8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043d90:	f043 0301 	orr.w	r3, r3, #1
 8043d94:	6423      	str	r3, [r4, #64]	; 0x40
 8043d96:	e7c1      	b.n	8043d1c <HAL_ADC_PollForConversion+0x24>

08043d98 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8043d98:	6803      	ldr	r3, [r0, #0]
 8043d9a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8043d9c:	4770      	bx	lr
	...

08043da0 <HAL_ADC_ConfigChannel>:
{
 8043da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8043da2:	2300      	movs	r3, #0
 8043da4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8043da6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043daa:	2b01      	cmp	r3, #1
 8043dac:	d07e      	beq.n	8043eac <HAL_ADC_ConfigChannel+0x10c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8043dae:	680d      	ldr	r5, [r1, #0]
 8043db0:	688e      	ldr	r6, [r1, #8]
  __HAL_LOCK(hadc);
 8043db2:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8043db4:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8043db6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8043dba:	b2ac      	uxth	r4, r5
 8043dbc:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8043dbe:	d929      	bls.n	8043e14 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8043dc0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8043dc4:	68df      	ldr	r7, [r3, #12]
 8043dc6:	3a1e      	subs	r2, #30
 8043dc8:	f04f 0c07 	mov.w	ip, #7
 8043dcc:	fa0c fc02 	lsl.w	ip, ip, r2
 8043dd0:	ea27 070c 	bic.w	r7, r7, ip
 8043dd4:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8043dd6:	68df      	ldr	r7, [r3, #12]
 8043dd8:	fa06 f202 	lsl.w	r2, r6, r2
 8043ddc:	433a      	orrs	r2, r7
 8043dde:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8043de0:	6849      	ldr	r1, [r1, #4]
 8043de2:	2906      	cmp	r1, #6
 8043de4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8043de8:	d824      	bhi.n	8043e34 <HAL_ADC_ConfigChannel+0x94>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8043dea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8043dec:	3a05      	subs	r2, #5
 8043dee:	261f      	movs	r6, #31
 8043df0:	4096      	lsls	r6, r2
 8043df2:	ea21 0106 	bic.w	r1, r1, r6
 8043df6:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8043df8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8043dfa:	fa04 f202 	lsl.w	r2, r4, r2
 8043dfe:	430a      	orrs	r2, r1
 8043e00:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8043e02:	4a2b      	ldr	r2, [pc, #172]	; (8043eb0 <HAL_ADC_ConfigChannel+0x110>)
 8043e04:	4293      	cmp	r3, r2
 8043e06:	d031      	beq.n	8043e6c <HAL_ADC_ConfigChannel+0xcc>
  __HAL_UNLOCK(hadc);
 8043e08:	2300      	movs	r3, #0
 8043e0a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8043e0e:	4618      	mov	r0, r3
}
 8043e10:	b003      	add	sp, #12
 8043e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8043e14:	691f      	ldr	r7, [r3, #16]
 8043e16:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8043e1a:	f04f 0c07 	mov.w	ip, #7
 8043e1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8043e22:	ea27 070c 	bic.w	r7, r7, ip
 8043e26:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8043e28:	691f      	ldr	r7, [r3, #16]
 8043e2a:	fa06 f202 	lsl.w	r2, r6, r2
 8043e2e:	433a      	orrs	r2, r7
 8043e30:	611a      	str	r2, [r3, #16]
 8043e32:	e7d5      	b.n	8043de0 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8043e34:	290c      	cmp	r1, #12
 8043e36:	f04f 011f 	mov.w	r1, #31
 8043e3a:	d80b      	bhi.n	8043e54 <HAL_ADC_ConfigChannel+0xb4>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8043e3c:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8043e3e:	3a23      	subs	r2, #35	; 0x23
 8043e40:	4091      	lsls	r1, r2
 8043e42:	ea26 0101 	bic.w	r1, r6, r1
 8043e46:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8043e48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8043e4a:	fa04 f202 	lsl.w	r2, r4, r2
 8043e4e:	430a      	orrs	r2, r1
 8043e50:	631a      	str	r2, [r3, #48]	; 0x30
 8043e52:	e7d6      	b.n	8043e02 <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8043e54:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8043e56:	3a41      	subs	r2, #65	; 0x41
 8043e58:	4091      	lsls	r1, r2
 8043e5a:	ea26 0101 	bic.w	r1, r6, r1
 8043e5e:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8043e60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8043e62:	fa04 f202 	lsl.w	r2, r4, r2
 8043e66:	430a      	orrs	r2, r1
 8043e68:	62da      	str	r2, [r3, #44]	; 0x2c
 8043e6a:	e7ca      	b.n	8043e02 <HAL_ADC_ConfigChannel+0x62>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8043e6c:	2d12      	cmp	r5, #18
 8043e6e:	d104      	bne.n	8043e7a <HAL_ADC_ConfigChannel+0xda>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8043e70:	4a10      	ldr	r2, [pc, #64]	; (8043eb4 <HAL_ADC_ConfigChannel+0x114>)
 8043e72:	6853      	ldr	r3, [r2, #4]
 8043e74:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8043e78:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8043e7a:	f1a5 0310 	sub.w	r3, r5, #16
 8043e7e:	2b01      	cmp	r3, #1
 8043e80:	d8c2      	bhi.n	8043e08 <HAL_ADC_ConfigChannel+0x68>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8043e82:	4a0c      	ldr	r2, [pc, #48]	; (8043eb4 <HAL_ADC_ConfigChannel+0x114>)
 8043e84:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8043e86:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8043e88:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8043e8c:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8043e8e:	d1bb      	bne.n	8043e08 <HAL_ADC_ConfigChannel+0x68>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8043e90:	4b09      	ldr	r3, [pc, #36]	; (8043eb8 <HAL_ADC_ConfigChannel+0x118>)
 8043e92:	4a0a      	ldr	r2, [pc, #40]	; (8043ebc <HAL_ADC_ConfigChannel+0x11c>)
 8043e94:	681b      	ldr	r3, [r3, #0]
 8043e96:	fbb3 f2f2 	udiv	r2, r3, r2
 8043e9a:	230a      	movs	r3, #10
 8043e9c:	4353      	muls	r3, r2
        counter--;
 8043e9e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8043ea0:	9b01      	ldr	r3, [sp, #4]
 8043ea2:	2b00      	cmp	r3, #0
 8043ea4:	d0b0      	beq.n	8043e08 <HAL_ADC_ConfigChannel+0x68>
        counter--;
 8043ea6:	9b01      	ldr	r3, [sp, #4]
 8043ea8:	3b01      	subs	r3, #1
 8043eaa:	e7f8      	b.n	8043e9e <HAL_ADC_ConfigChannel+0xfe>
  __HAL_LOCK(hadc);
 8043eac:	2002      	movs	r0, #2
 8043eae:	e7af      	b.n	8043e10 <HAL_ADC_ConfigChannel+0x70>
 8043eb0:	40012000 	.word	0x40012000
 8043eb4:	40012300 	.word	0x40012300
 8043eb8:	20001048 	.word	0x20001048
 8043ebc:	000f4240 	.word	0x000f4240

08043ec0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8043ec0:	4a07      	ldr	r2, [pc, #28]	; (8043ee0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8043ec2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8043ec4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8043ec8:	041b      	lsls	r3, r3, #16
 8043eca:	0c1b      	lsrs	r3, r3, #16
 8043ecc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8043ed0:	0200      	lsls	r0, r0, #8
 8043ed2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8043ed6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8043eda:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8043edc:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8043ede:	4770      	bx	lr
 8043ee0:	e000ed00 	.word	0xe000ed00

08043ee4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8043ee4:	4b17      	ldr	r3, [pc, #92]	; (8043f44 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8043ee6:	b570      	push	{r4, r5, r6, lr}
 8043ee8:	68dc      	ldr	r4, [r3, #12]
 8043eea:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8043eee:	f1c4 0507 	rsb	r5, r4, #7
 8043ef2:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043ef4:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8043ef8:	bf28      	it	cs
 8043efa:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043efc:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043f00:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043f02:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043f06:	bf8c      	ite	hi
 8043f08:	3c03      	subhi	r4, #3
 8043f0a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043f0c:	ea21 0303 	bic.w	r3, r1, r3
 8043f10:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8043f12:	fa06 f404 	lsl.w	r4, r6, r4
 8043f16:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8043f1a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043f1c:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043f20:	bfa8      	it	ge
 8043f22:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8043f26:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043f2a:	bfbc      	itt	lt
 8043f2c:	f000 000f 	andlt.w	r0, r0, #15
 8043f30:	4a05      	ldrlt	r2, [pc, #20]	; (8043f48 <HAL_NVIC_SetPriority+0x64>)
 8043f32:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043f34:	bfaa      	itet	ge
 8043f36:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043f3a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043f3c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8043f40:	bd70      	pop	{r4, r5, r6, pc}
 8043f42:	bf00      	nop
 8043f44:	e000ed00 	.word	0xe000ed00
 8043f48:	e000ed14 	.word	0xe000ed14

08043f4c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043f4c:	2800      	cmp	r0, #0
 8043f4e:	db08      	blt.n	8043f62 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043f50:	0942      	lsrs	r2, r0, #5
 8043f52:	2301      	movs	r3, #1
 8043f54:	f000 001f 	and.w	r0, r0, #31
 8043f58:	fa03 f000 	lsl.w	r0, r3, r0
 8043f5c:	4b01      	ldr	r3, [pc, #4]	; (8043f64 <HAL_NVIC_EnableIRQ+0x18>)
 8043f5e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8043f62:	4770      	bx	lr
 8043f64:	e000e100 	.word	0xe000e100

08043f68 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043f68:	2800      	cmp	r0, #0
 8043f6a:	db0d      	blt.n	8043f88 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043f6c:	0943      	lsrs	r3, r0, #5
 8043f6e:	2201      	movs	r2, #1
 8043f70:	f000 001f 	and.w	r0, r0, #31
 8043f74:	fa02 f000 	lsl.w	r0, r2, r0
 8043f78:	3320      	adds	r3, #32
 8043f7a:	4a04      	ldr	r2, [pc, #16]	; (8043f8c <HAL_NVIC_DisableIRQ+0x24>)
 8043f7c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8043f80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8043f84:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8043f88:	4770      	bx	lr
 8043f8a:	bf00      	nop
 8043f8c:	e000e100 	.word	0xe000e100

08043f90 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8043f90:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8043f94:	4905      	ldr	r1, [pc, #20]	; (8043fac <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8043f96:	4b06      	ldr	r3, [pc, #24]	; (8043fb0 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8043f98:	68ca      	ldr	r2, [r1, #12]
 8043f9a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8043f9e:	4313      	orrs	r3, r2
 8043fa0:	60cb      	str	r3, [r1, #12]
 8043fa2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8043fa6:	bf00      	nop
 8043fa8:	e7fd      	b.n	8043fa6 <HAL_NVIC_SystemReset+0x16>
 8043faa:	bf00      	nop
 8043fac:	e000ed00 	.word	0xe000ed00
 8043fb0:	05fa0004 	.word	0x05fa0004

08043fb4 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043fb4:	2800      	cmp	r0, #0
 8043fb6:	db09      	blt.n	8043fcc <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043fb8:	0943      	lsrs	r3, r0, #5
 8043fba:	2201      	movs	r2, #1
 8043fbc:	f000 001f 	and.w	r0, r0, #31
 8043fc0:	fa02 f000 	lsl.w	r0, r2, r0
 8043fc4:	3360      	adds	r3, #96	; 0x60
 8043fc6:	4a02      	ldr	r2, [pc, #8]	; (8043fd0 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8043fc8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8043fcc:	4770      	bx	lr
 8043fce:	bf00      	nop
 8043fd0:	e000e100 	.word	0xe000e100

08043fd4 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8043fd4:	6803      	ldr	r3, [r0, #0]
 8043fd6:	b2da      	uxtb	r2, r3
 8043fd8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8043fdc:	f023 0303 	bic.w	r3, r3, #3
 8043fe0:	2118      	movs	r1, #24
 8043fe2:	3a10      	subs	r2, #16
 8043fe4:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043fe8:	4904      	ldr	r1, [pc, #16]	; (8043ffc <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8043fea:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8043fec:	bf88      	it	hi
 8043fee:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043ff0:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8043ff2:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043ff4:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8043ff6:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8043ff8:	4770      	bx	lr
 8043ffa:	bf00      	nop
 8043ffc:	08054208 	.word	0x08054208

08044000 <HAL_DMA_Init>:
{
 8044000:	b570      	push	{r4, r5, r6, lr}
 8044002:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8044004:	f7ff fd38 	bl	8043a78 <HAL_GetTick>
 8044008:	4605      	mov	r5, r0
  if(hdma == NULL)
 804400a:	2c00      	cmp	r4, #0
 804400c:	d071      	beq.n	80440f2 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 804400e:	2300      	movs	r3, #0
 8044010:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8044014:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8044016:	2302      	movs	r3, #2
 8044018:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 804401c:	6813      	ldr	r3, [r2, #0]
 804401e:	f023 0301 	bic.w	r3, r3, #1
 8044022:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8044024:	6821      	ldr	r1, [r4, #0]
 8044026:	680b      	ldr	r3, [r1, #0]
 8044028:	07d8      	lsls	r0, r3, #31
 804402a:	d43c      	bmi.n	80440a6 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 804402c:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 804402e:	4d32      	ldr	r5, [pc, #200]	; (80440f8 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8044030:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8044032:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8044034:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8044038:	4313      	orrs	r3, r2
 804403a:	68e2      	ldr	r2, [r4, #12]
 804403c:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 804403e:	6922      	ldr	r2, [r4, #16]
 8044040:	4313      	orrs	r3, r2
 8044042:	6962      	ldr	r2, [r4, #20]
 8044044:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8044046:	69e2      	ldr	r2, [r4, #28]
 8044048:	4303      	orrs	r3, r0
 804404a:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 804404c:	6a22      	ldr	r2, [r4, #32]
 804404e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8044050:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8044052:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8044054:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8044058:	bf02      	ittt	eq
 804405a:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 804405e:	4335      	orreq	r5, r6
 8044060:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8044062:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8044064:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8044066:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8044068:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 804406c:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8044070:	d10b      	bne.n	804408a <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8044072:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8044074:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8044076:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8044078:	b13d      	cbz	r5, 804408a <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 804407a:	b9f8      	cbnz	r0, 80440bc <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 804407c:	2a01      	cmp	r2, #1
 804407e:	d02d      	beq.n	80440dc <HAL_DMA_Init+0xdc>
 8044080:	d301      	bcc.n	8044086 <HAL_DMA_Init+0x86>
 8044082:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8044084:	d101      	bne.n	804408a <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8044086:	01ea      	lsls	r2, r5, #7
 8044088:	d42b      	bmi.n	80440e2 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 804408a:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 804408c:	4620      	mov	r0, r4
 804408e:	f7ff ffa1 	bl	8043fd4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8044092:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8044094:	233f      	movs	r3, #63	; 0x3f
 8044096:	4093      	lsls	r3, r2
 8044098:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804409a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 804409c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804409e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80440a0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80440a4:	e009      	b.n	80440ba <HAL_DMA_Init+0xba>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80440a6:	f7ff fce7 	bl	8043a78 <HAL_GetTick>
 80440aa:	1b40      	subs	r0, r0, r5
 80440ac:	2805      	cmp	r0, #5
 80440ae:	d9b9      	bls.n	8044024 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80440b0:	2320      	movs	r3, #32
 80440b2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80440b4:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80440b6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80440ba:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80440bc:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80440c0:	d113      	bne.n	80440ea <HAL_DMA_Init+0xea>
    switch (tmp)
 80440c2:	2a03      	cmp	r2, #3
 80440c4:	d8e1      	bhi.n	804408a <HAL_DMA_Init+0x8a>
 80440c6:	a001      	add	r0, pc, #4	; (adr r0, 80440cc <HAL_DMA_Init+0xcc>)
 80440c8:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80440cc:	080440e3 	.word	0x080440e3
 80440d0:	08044087 	.word	0x08044087
 80440d4:	080440e3 	.word	0x080440e3
 80440d8:	080440dd 	.word	0x080440dd
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80440dc:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80440e0:	d1d3      	bne.n	804408a <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80440e2:	2340      	movs	r3, #64	; 0x40
 80440e4:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80440e6:	2001      	movs	r0, #1
 80440e8:	e7e5      	b.n	80440b6 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80440ea:	2a02      	cmp	r2, #2
 80440ec:	d9f9      	bls.n	80440e2 <HAL_DMA_Init+0xe2>
 80440ee:	2a03      	cmp	r2, #3
 80440f0:	e7c8      	b.n	8044084 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80440f2:	2001      	movs	r0, #1
 80440f4:	e7e1      	b.n	80440ba <HAL_DMA_Init+0xba>
 80440f6:	bf00      	nop
 80440f8:	f010803f 	.word	0xf010803f

080440fc <HAL_DMA_DeInit>:
{
 80440fc:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 80440fe:	4605      	mov	r5, r0
 8044100:	b320      	cbz	r0, 804414c <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8044102:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8044106:	b2e4      	uxtb	r4, r4
 8044108:	2c02      	cmp	r4, #2
 804410a:	d01d      	beq.n	8044148 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 804410c:	6803      	ldr	r3, [r0, #0]
 804410e:	681a      	ldr	r2, [r3, #0]
 8044110:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 8044114:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8044116:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 8044118:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 804411a:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 804411c:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 804411e:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8044120:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8044122:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 8044124:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8044126:	f7ff ff55 	bl	8043fd4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804412a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 804412c:	233f      	movs	r3, #63	; 0x3f
 804412e:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 8044130:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8044134:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;
 8044138:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804413c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804413e:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8044140:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8044144:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 8044148:	4620      	mov	r0, r4
 804414a:	e000      	b.n	804414e <HAL_DMA_DeInit+0x52>
    return HAL_ERROR;
 804414c:	2001      	movs	r0, #1
}
 804414e:	bd38      	pop	{r3, r4, r5, pc}

08044150 <HAL_DMA_Start_IT>:
{
 8044150:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8044152:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8044156:	2c01      	cmp	r4, #1
 8044158:	d032      	beq.n	80441c0 <HAL_DMA_Start_IT+0x70>
 804415a:	2401      	movs	r4, #1
 804415c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8044160:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8044164:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8044166:	2c01      	cmp	r4, #1
 8044168:	f04f 0500 	mov.w	r5, #0
 804416c:	f04f 0402 	mov.w	r4, #2
 8044170:	d124      	bne.n	80441bc <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8044172:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8044176:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8044178:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 804417a:	6825      	ldr	r5, [r4, #0]
 804417c:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8044180:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8044182:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8044184:	6883      	ldr	r3, [r0, #8]
 8044186:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8044188:	bf0e      	itee	eq
 804418a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 804418c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 804418e:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8044190:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8044192:	bf08      	it	eq
 8044194:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8044196:	233f      	movs	r3, #63	; 0x3f
 8044198:	4093      	lsls	r3, r2
 804419a:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 804419c:	6823      	ldr	r3, [r4, #0]
 804419e:	f043 0316 	orr.w	r3, r3, #22
 80441a2:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80441a4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80441a6:	b11b      	cbz	r3, 80441b0 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80441a8:	6823      	ldr	r3, [r4, #0]
 80441aa:	f043 0308 	orr.w	r3, r3, #8
 80441ae:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80441b0:	6823      	ldr	r3, [r4, #0]
 80441b2:	f043 0301 	orr.w	r3, r3, #1
 80441b6:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80441b8:	2000      	movs	r0, #0
}
 80441ba:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80441bc:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 80441c0:	2002      	movs	r0, #2
 80441c2:	e7fa      	b.n	80441ba <HAL_DMA_Start_IT+0x6a>

080441c4 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80441c4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80441c8:	2b02      	cmp	r3, #2
 80441ca:	d003      	beq.n	80441d4 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80441cc:	2380      	movs	r3, #128	; 0x80
 80441ce:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80441d0:	2001      	movs	r0, #1
 80441d2:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80441d4:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80441d6:	2305      	movs	r3, #5
 80441d8:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80441dc:	6813      	ldr	r3, [r2, #0]
 80441de:	f023 0301 	bic.w	r3, r3, #1
 80441e2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80441e4:	2000      	movs	r0, #0
}
 80441e6:	4770      	bx	lr

080441e8 <HAL_DMA_IRQHandler>:
{
 80441e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80441ea:	2300      	movs	r3, #0
 80441ec:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80441ee:	4b5c      	ldr	r3, [pc, #368]	; (8044360 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80441f0:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80441f2:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80441f4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80441f6:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80441f8:	2208      	movs	r2, #8
 80441fa:	409a      	lsls	r2, r3
 80441fc:	4232      	tst	r2, r6
{
 80441fe:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8044200:	d00c      	beq.n	804421c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8044202:	6801      	ldr	r1, [r0, #0]
 8044204:	6808      	ldr	r0, [r1, #0]
 8044206:	0740      	lsls	r0, r0, #29
 8044208:	d508      	bpl.n	804421c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 804420a:	6808      	ldr	r0, [r1, #0]
 804420c:	f020 0004 	bic.w	r0, r0, #4
 8044210:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8044212:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8044214:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8044216:	f042 0201 	orr.w	r2, r2, #1
 804421a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 804421c:	2201      	movs	r2, #1
 804421e:	409a      	lsls	r2, r3
 8044220:	4232      	tst	r2, r6
 8044222:	d008      	beq.n	8044236 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8044224:	6821      	ldr	r1, [r4, #0]
 8044226:	6949      	ldr	r1, [r1, #20]
 8044228:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 804422a:	bf41      	itttt	mi
 804422c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 804422e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8044230:	f042 0202 	orrmi.w	r2, r2, #2
 8044234:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8044236:	2204      	movs	r2, #4
 8044238:	409a      	lsls	r2, r3
 804423a:	4232      	tst	r2, r6
 804423c:	d008      	beq.n	8044250 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 804423e:	6821      	ldr	r1, [r4, #0]
 8044240:	6809      	ldr	r1, [r1, #0]
 8044242:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8044244:	bf41      	itttt	mi
 8044246:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8044248:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 804424a:	f042 0204 	orrmi.w	r2, r2, #4
 804424e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8044250:	2210      	movs	r2, #16
 8044252:	409a      	lsls	r2, r3
 8044254:	4232      	tst	r2, r6
 8044256:	d010      	beq.n	804427a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8044258:	6823      	ldr	r3, [r4, #0]
 804425a:	6819      	ldr	r1, [r3, #0]
 804425c:	0709      	lsls	r1, r1, #28
 804425e:	d50c      	bpl.n	804427a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8044260:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8044262:	681a      	ldr	r2, [r3, #0]
 8044264:	0350      	lsls	r0, r2, #13
 8044266:	d537      	bpl.n	80442d8 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8044268:	681b      	ldr	r3, [r3, #0]
 804426a:	0319      	lsls	r1, r3, #12
 804426c:	d401      	bmi.n	8044272 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 804426e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044270:	e000      	b.n	8044274 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8044272:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8044274:	b10b      	cbz	r3, 804427a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8044276:	4620      	mov	r0, r4
 8044278:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 804427a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 804427c:	2220      	movs	r2, #32
 804427e:	408a      	lsls	r2, r1
 8044280:	4232      	tst	r2, r6
 8044282:	d03a      	beq.n	80442fa <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8044284:	6823      	ldr	r3, [r4, #0]
 8044286:	6818      	ldr	r0, [r3, #0]
 8044288:	06c6      	lsls	r6, r0, #27
 804428a:	d536      	bpl.n	80442fa <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 804428c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 804428e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8044292:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8044294:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8044296:	d127      	bne.n	80442e8 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8044298:	f022 0216 	bic.w	r2, r2, #22
 804429c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 804429e:	695a      	ldr	r2, [r3, #20]
 80442a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80442a4:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80442a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80442a8:	b90a      	cbnz	r2, 80442ae <HAL_DMA_IRQHandler+0xc6>
 80442aa:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80442ac:	b11a      	cbz	r2, 80442b6 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80442ae:	681a      	ldr	r2, [r3, #0]
 80442b0:	f022 0208 	bic.w	r2, r2, #8
 80442b4:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80442b6:	233f      	movs	r3, #63	; 0x3f
 80442b8:	408b      	lsls	r3, r1
 80442ba:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80442bc:	2300      	movs	r3, #0
 80442be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80442c2:	2301      	movs	r3, #1
 80442c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80442c8:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 80442ca:	2b00      	cmp	r3, #0
 80442cc:	d045      	beq.n	804435a <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 80442ce:	4620      	mov	r0, r4
}
 80442d0:	b003      	add	sp, #12
 80442d2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80442d6:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80442d8:	681a      	ldr	r2, [r3, #0]
 80442da:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80442dc:	bf5e      	ittt	pl
 80442de:	681a      	ldrpl	r2, [r3, #0]
 80442e0:	f022 0208 	bicpl.w	r2, r2, #8
 80442e4:	601a      	strpl	r2, [r3, #0]
 80442e6:	e7c2      	b.n	804426e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80442e8:	0350      	lsls	r0, r2, #13
 80442ea:	d527      	bpl.n	804433c <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80442ec:	681b      	ldr	r3, [r3, #0]
 80442ee:	0319      	lsls	r1, r3, #12
 80442f0:	d431      	bmi.n	8044356 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 80442f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80442f4:	b10b      	cbz	r3, 80442fa <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 80442f6:	4620      	mov	r0, r4
 80442f8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80442fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80442fc:	b36b      	cbz	r3, 804435a <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80442fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8044300:	07da      	lsls	r2, r3, #31
 8044302:	d519      	bpl.n	8044338 <HAL_DMA_IRQHandler+0x150>
      hdma->State = HAL_DMA_STATE_ABORT;
 8044304:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8044306:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8044308:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 804430c:	6813      	ldr	r3, [r2, #0]
 804430e:	f023 0301 	bic.w	r3, r3, #1
 8044312:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8044314:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8044318:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 804431c:	9b01      	ldr	r3, [sp, #4]
 804431e:	3301      	adds	r3, #1
 8044320:	42bb      	cmp	r3, r7
 8044322:	9301      	str	r3, [sp, #4]
 8044324:	d802      	bhi.n	804432c <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8044326:	6813      	ldr	r3, [r2, #0]
 8044328:	07db      	lsls	r3, r3, #31
 804432a:	d4f7      	bmi.n	804431c <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 804432c:	2300      	movs	r3, #0
 804432e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8044332:	2301      	movs	r3, #1
 8044334:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8044338:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 804433a:	e7c6      	b.n	80442ca <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 804433c:	681a      	ldr	r2, [r3, #0]
 804433e:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8044342:	d108      	bne.n	8044356 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8044344:	6819      	ldr	r1, [r3, #0]
 8044346:	f021 0110 	bic.w	r1, r1, #16
 804434a:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 804434c:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 804434e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8044352:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8044356:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8044358:	e7cc      	b.n	80442f4 <HAL_DMA_IRQHandler+0x10c>
}
 804435a:	b003      	add	sp, #12
 804435c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804435e:	bf00      	nop
 8044360:	20001048 	.word	0x20001048

08044364 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8044364:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8044366:	4770      	bx	lr

08044368 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044368:	4909      	ldr	r1, [pc, #36]	; (8044390 <FLASH_Program_DoubleWord+0x28>)
{
 804436a:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 804436c:	690c      	ldr	r4, [r1, #16]
 804436e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8044372:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8044374:	690c      	ldr	r4, [r1, #16]
 8044376:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 804437a:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 804437c:	690c      	ldr	r4, [r1, #16]
 804437e:	f044 0401 	orr.w	r4, r4, #1
 8044382:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8044384:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8044386:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 804438a:	6043      	str	r3, [r0, #4]
}
 804438c:	bd10      	pop	{r4, pc}
 804438e:	bf00      	nop
 8044390:	40023c00 	.word	0x40023c00

08044394 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044394:	4b07      	ldr	r3, [pc, #28]	; (80443b4 <FLASH_Program_Word+0x20>)
 8044396:	691a      	ldr	r2, [r3, #16]
 8044398:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 804439c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 804439e:	691a      	ldr	r2, [r3, #16]
 80443a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80443a4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80443a6:	691a      	ldr	r2, [r3, #16]
 80443a8:	f042 0201 	orr.w	r2, r2, #1
 80443ac:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80443ae:	6001      	str	r1, [r0, #0]
}
 80443b0:	4770      	bx	lr
 80443b2:	bf00      	nop
 80443b4:	40023c00 	.word	0x40023c00

080443b8 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80443b8:	4b07      	ldr	r3, [pc, #28]	; (80443d8 <FLASH_Program_HalfWord+0x20>)
 80443ba:	691a      	ldr	r2, [r3, #16]
 80443bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80443c0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80443c2:	691a      	ldr	r2, [r3, #16]
 80443c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80443c8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80443ca:	691a      	ldr	r2, [r3, #16]
 80443cc:	f042 0201 	orr.w	r2, r2, #1
 80443d0:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80443d2:	8001      	strh	r1, [r0, #0]
}
 80443d4:	4770      	bx	lr
 80443d6:	bf00      	nop
 80443d8:	40023c00 	.word	0x40023c00

080443dc <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80443dc:	4b1a      	ldr	r3, [pc, #104]	; (8044448 <FLASH_SetErrorCode+0x6c>)
 80443de:	68da      	ldr	r2, [r3, #12]
 80443e0:	06d2      	lsls	r2, r2, #27
 80443e2:	d506      	bpl.n	80443f2 <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80443e4:	4919      	ldr	r1, [pc, #100]	; (804444c <FLASH_SetErrorCode+0x70>)
 80443e6:	69ca      	ldr	r2, [r1, #28]
 80443e8:	f042 0210 	orr.w	r2, r2, #16
 80443ec:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80443ee:	2210      	movs	r2, #16
 80443f0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80443f2:	68da      	ldr	r2, [r3, #12]
 80443f4:	0690      	lsls	r0, r2, #26
 80443f6:	d506      	bpl.n	8044406 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80443f8:	4914      	ldr	r1, [pc, #80]	; (804444c <FLASH_SetErrorCode+0x70>)
 80443fa:	69ca      	ldr	r2, [r1, #28]
 80443fc:	f042 0208 	orr.w	r2, r2, #8
 8044400:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8044402:	2220      	movs	r2, #32
 8044404:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8044406:	4b10      	ldr	r3, [pc, #64]	; (8044448 <FLASH_SetErrorCode+0x6c>)
 8044408:	68da      	ldr	r2, [r3, #12]
 804440a:	0651      	lsls	r1, r2, #25
 804440c:	d506      	bpl.n	804441c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 804440e:	490f      	ldr	r1, [pc, #60]	; (804444c <FLASH_SetErrorCode+0x70>)
 8044410:	69ca      	ldr	r2, [r1, #28]
 8044412:	f042 0204 	orr.w	r2, r2, #4
 8044416:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8044418:	2240      	movs	r2, #64	; 0x40
 804441a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 804441c:	68da      	ldr	r2, [r3, #12]
 804441e:	0612      	lsls	r2, r2, #24
 8044420:	d506      	bpl.n	8044430 <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8044422:	490a      	ldr	r1, [pc, #40]	; (804444c <FLASH_SetErrorCode+0x70>)
 8044424:	69ca      	ldr	r2, [r1, #28]
 8044426:	f042 0202 	orr.w	r2, r2, #2
 804442a:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 804442c:	2280      	movs	r2, #128	; 0x80
 804442e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8044430:	4a05      	ldr	r2, [pc, #20]	; (8044448 <FLASH_SetErrorCode+0x6c>)
 8044432:	68d3      	ldr	r3, [r2, #12]
 8044434:	079b      	lsls	r3, r3, #30
 8044436:	d506      	bpl.n	8044446 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8044438:	4904      	ldr	r1, [pc, #16]	; (804444c <FLASH_SetErrorCode+0x70>)
 804443a:	69cb      	ldr	r3, [r1, #28]
 804443c:	f043 0320 	orr.w	r3, r3, #32
 8044440:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8044442:	2302      	movs	r3, #2
 8044444:	60d3      	str	r3, [r2, #12]
  }
}
 8044446:	4770      	bx	lr
 8044448:	40023c00 	.word	0x40023c00
 804444c:	20005fec 	.word	0x20005fec

08044450 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8044450:	4b06      	ldr	r3, [pc, #24]	; (804446c <HAL_FLASH_Unlock+0x1c>)
 8044452:	691a      	ldr	r2, [r3, #16]
 8044454:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8044456:	bfbf      	itttt	lt
 8044458:	4a05      	ldrlt	r2, [pc, #20]	; (8044470 <HAL_FLASH_Unlock+0x20>)
 804445a:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 804445c:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8044460:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8044462:	bfba      	itte	lt
 8044464:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8044466:	0fc0      	lsrlt	r0, r0, #31
 8044468:	2000      	movge	r0, #0
}
 804446a:	4770      	bx	lr
 804446c:	40023c00 	.word	0x40023c00
 8044470:	45670123 	.word	0x45670123

08044474 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8044474:	4a03      	ldr	r2, [pc, #12]	; (8044484 <HAL_FLASH_Lock+0x10>)
 8044476:	6913      	ldr	r3, [r2, #16]
 8044478:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 804447c:	6113      	str	r3, [r2, #16]
}
 804447e:	2000      	movs	r0, #0
 8044480:	4770      	bx	lr
 8044482:	bf00      	nop
 8044484:	40023c00 	.word	0x40023c00

08044488 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8044488:	4b01      	ldr	r3, [pc, #4]	; (8044490 <HAL_FLASH_GetError+0x8>)
 804448a:	69d8      	ldr	r0, [r3, #28]
}  
 804448c:	4770      	bx	lr
 804448e:	bf00      	nop
 8044490:	20005fec 	.word	0x20005fec

08044494 <FLASH_WaitForLastOperation>:
{ 
 8044494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8044496:	4b12      	ldr	r3, [pc, #72]	; (80444e0 <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8044498:	4c12      	ldr	r4, [pc, #72]	; (80444e4 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 804449a:	2200      	movs	r2, #0
{ 
 804449c:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 804449e:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 80444a0:	f7ff faea 	bl	8043a78 <HAL_GetTick>
 80444a4:	4626      	mov	r6, r4
 80444a6:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80444a8:	68e3      	ldr	r3, [r4, #12]
 80444aa:	03da      	lsls	r2, r3, #15
 80444ac:	d40c      	bmi.n	80444c8 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80444ae:	68e3      	ldr	r3, [r4, #12]
 80444b0:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80444b2:	bf44      	itt	mi
 80444b4:	2301      	movmi	r3, #1
 80444b6:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80444b8:	68f0      	ldr	r0, [r6, #12]
 80444ba:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 80444be:	d007      	beq.n	80444d0 <FLASH_WaitForLastOperation+0x3c>
    FLASH_SetErrorCode();
 80444c0:	f7ff ff8c 	bl	80443dc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80444c4:	2001      	movs	r0, #1
 80444c6:	e003      	b.n	80444d0 <FLASH_WaitForLastOperation+0x3c>
    if(Timeout != HAL_MAX_DELAY)
 80444c8:	1c69      	adds	r1, r5, #1
 80444ca:	d0ed      	beq.n	80444a8 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80444cc:	b90d      	cbnz	r5, 80444d2 <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 80444ce:	2003      	movs	r0, #3
}  
 80444d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80444d2:	f7ff fad1 	bl	8043a78 <HAL_GetTick>
 80444d6:	1bc0      	subs	r0, r0, r7
 80444d8:	42a8      	cmp	r0, r5
 80444da:	d9e5      	bls.n	80444a8 <FLASH_WaitForLastOperation+0x14>
 80444dc:	e7f7      	b.n	80444ce <FLASH_WaitForLastOperation+0x3a>
 80444de:	bf00      	nop
 80444e0:	20005fec 	.word	0x20005fec
 80444e4:	40023c00 	.word	0x40023c00

080444e8 <HAL_FLASH_Program>:
{
 80444e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80444ec:	4d1f      	ldr	r5, [pc, #124]	; (804456c <HAL_FLASH_Program+0x84>)
{
 80444ee:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 80444f0:	7e2b      	ldrb	r3, [r5, #24]
 80444f2:	2b01      	cmp	r3, #1
{
 80444f4:	4607      	mov	r7, r0
 80444f6:	460e      	mov	r6, r1
 80444f8:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 80444fa:	d035      	beq.n	8044568 <HAL_FLASH_Program+0x80>
 80444fc:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80444fe:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8044502:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044504:	f7ff ffc6 	bl	8044494 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8044508:	b9b0      	cbnz	r0, 8044538 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 804450a:	b9cf      	cbnz	r7, 8044540 <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 804450c:	4b18      	ldr	r3, [pc, #96]	; (8044570 <HAL_FLASH_Program+0x88>)
 804450e:	691a      	ldr	r2, [r3, #16]
 8044510:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8044514:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8044516:	691a      	ldr	r2, [r3, #16]
 8044518:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 804451a:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 804451c:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 804451e:	f042 0201 	orr.w	r2, r2, #1
 8044522:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8044524:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044526:	f24c 3050 	movw	r0, #50000	; 0xc350
 804452a:	f7ff ffb3 	bl	8044494 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 804452e:	4a10      	ldr	r2, [pc, #64]	; (8044570 <HAL_FLASH_Program+0x88>)
 8044530:	6913      	ldr	r3, [r2, #16]
 8044532:	f023 0301 	bic.w	r3, r3, #1
 8044536:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8044538:	2300      	movs	r3, #0
 804453a:	762b      	strb	r3, [r5, #24]
}
 804453c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8044540:	2f01      	cmp	r7, #1
 8044542:	d104      	bne.n	804454e <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8044544:	b2a1      	uxth	r1, r4
 8044546:	4630      	mov	r0, r6
 8044548:	f7ff ff36 	bl	80443b8 <FLASH_Program_HalfWord>
 804454c:	e7eb      	b.n	8044526 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 804454e:	2f02      	cmp	r7, #2
 8044550:	d104      	bne.n	804455c <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8044552:	4621      	mov	r1, r4
 8044554:	4630      	mov	r0, r6
 8044556:	f7ff ff1d 	bl	8044394 <FLASH_Program_Word>
 804455a:	e7e4      	b.n	8044526 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 804455c:	4622      	mov	r2, r4
 804455e:	4643      	mov	r3, r8
 8044560:	4630      	mov	r0, r6
 8044562:	f7ff ff01 	bl	8044368 <FLASH_Program_DoubleWord>
 8044566:	e7de      	b.n	8044526 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8044568:	2002      	movs	r0, #2
 804456a:	e7e7      	b.n	804453c <HAL_FLASH_Program+0x54>
 804456c:	20005fec 	.word	0x20005fec
 8044570:	40023c00 	.word	0x40023c00

08044574 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044574:	4b07      	ldr	r3, [pc, #28]	; (8044594 <FLASH_MassErase.isra.0+0x20>)
 8044576:	691a      	ldr	r2, [r3, #16]
 8044578:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 804457c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 804457e:	691a      	ldr	r2, [r3, #16]
 8044580:	f042 0204 	orr.w	r2, r2, #4
 8044584:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8044586:	691a      	ldr	r2, [r3, #16]
 8044588:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 804458c:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8044590:	6118      	str	r0, [r3, #16]
}
 8044592:	4770      	bx	lr
 8044594:	40023c00 	.word	0x40023c00

08044598 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8044598:	b139      	cbz	r1, 80445aa <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 804459a:	2901      	cmp	r1, #1
 804459c:	d01c      	beq.n	80445d8 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 804459e:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80445a0:	bf0c      	ite	eq
 80445a2:	f44f 7100 	moveq.w	r1, #512	; 0x200
 80445a6:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80445aa:	4b0d      	ldr	r3, [pc, #52]	; (80445e0 <FLASH_Erase_Sector+0x48>)
 80445ac:	691a      	ldr	r2, [r3, #16]
 80445ae:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80445b2:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80445b4:	691a      	ldr	r2, [r3, #16]
 80445b6:	4311      	orrs	r1, r2
 80445b8:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80445ba:	691a      	ldr	r2, [r3, #16]
 80445bc:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80445c0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80445c2:	691a      	ldr	r2, [r3, #16]
 80445c4:	f042 0202 	orr.w	r2, r2, #2
 80445c8:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 80445cc:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80445ce:	691a      	ldr	r2, [r3, #16]
 80445d0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80445d4:	611a      	str	r2, [r3, #16]
}
 80445d6:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80445d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80445dc:	e7e5      	b.n	80445aa <FLASH_Erase_Sector+0x12>
 80445de:	bf00      	nop
 80445e0:	40023c00 	.word	0x40023c00

080445e4 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80445e4:	4b14      	ldr	r3, [pc, #80]	; (8044638 <FLASH_FlushCaches+0x54>)
 80445e6:	681a      	ldr	r2, [r3, #0]
 80445e8:	0591      	lsls	r1, r2, #22
 80445ea:	d50f      	bpl.n	804460c <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80445ec:	681a      	ldr	r2, [r3, #0]
 80445ee:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80445f2:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80445f4:	681a      	ldr	r2, [r3, #0]
 80445f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80445fa:	601a      	str	r2, [r3, #0]
 80445fc:	681a      	ldr	r2, [r3, #0]
 80445fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8044602:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8044604:	681a      	ldr	r2, [r3, #0]
 8044606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 804460a:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 804460c:	4b0a      	ldr	r3, [pc, #40]	; (8044638 <FLASH_FlushCaches+0x54>)
 804460e:	681a      	ldr	r2, [r3, #0]
 8044610:	0552      	lsls	r2, r2, #21
 8044612:	d50f      	bpl.n	8044634 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8044614:	681a      	ldr	r2, [r3, #0]
 8044616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 804461a:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 804461c:	681a      	ldr	r2, [r3, #0]
 804461e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8044622:	601a      	str	r2, [r3, #0]
 8044624:	681a      	ldr	r2, [r3, #0]
 8044626:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 804462a:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 804462c:	681a      	ldr	r2, [r3, #0]
 804462e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8044632:	601a      	str	r2, [r3, #0]
  }
}
 8044634:	4770      	bx	lr
 8044636:	bf00      	nop
 8044638:	40023c00 	.word	0x40023c00

0804463c <HAL_FLASHEx_Erase>:
{
 804463c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8044640:	4e23      	ldr	r6, [pc, #140]	; (80446d0 <HAL_FLASHEx_Erase+0x94>)
 8044642:	7e33      	ldrb	r3, [r6, #24]
 8044644:	2b01      	cmp	r3, #1
{
 8044646:	4604      	mov	r4, r0
 8044648:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 804464a:	d03f      	beq.n	80446cc <HAL_FLASHEx_Erase+0x90>
 804464c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804464e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8044652:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044654:	f7ff ff1e 	bl	8044494 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8044658:	4605      	mov	r5, r0
 804465a:	b9a8      	cbnz	r0, 8044688 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 804465c:	f04f 33ff 	mov.w	r3, #4294967295
 8044660:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8044664:	6823      	ldr	r3, [r4, #0]
 8044666:	2b01      	cmp	r3, #1
 8044668:	d113      	bne.n	8044692 <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 804466a:	7c20      	ldrb	r0, [r4, #16]
 804466c:	f7ff ff82 	bl	8044574 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044670:	f24c 3050 	movw	r0, #50000	; 0xc350
 8044674:	f7ff ff0e 	bl	8044494 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8044678:	4a16      	ldr	r2, [pc, #88]	; (80446d4 <HAL_FLASHEx_Erase+0x98>)
 804467a:	6913      	ldr	r3, [r2, #16]
 804467c:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044680:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8044682:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8044684:	f7ff ffae 	bl	80445e4 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8044688:	2300      	movs	r3, #0
 804468a:	7633      	strb	r3, [r6, #24]
}
 804468c:	4628      	mov	r0, r5
 804468e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8044692:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8044694:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80446d4 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8044698:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 804469c:	4413      	add	r3, r2
 804469e:	42bb      	cmp	r3, r7
 80446a0:	d9f0      	bls.n	8044684 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80446a2:	7c21      	ldrb	r1, [r4, #16]
 80446a4:	4638      	mov	r0, r7
 80446a6:	f7ff ff77 	bl	8044598 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80446aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80446ae:	f7ff fef1 	bl	8044494 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80446b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80446b6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80446ba:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80446be:	b118      	cbz	r0, 80446c8 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 80446c0:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80446c4:	4605      	mov	r5, r0
          break;
 80446c6:	e7dd      	b.n	8044684 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80446c8:	3701      	adds	r7, #1
 80446ca:	e7e5      	b.n	8044698 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 80446cc:	2502      	movs	r5, #2
 80446ce:	e7dd      	b.n	804468c <HAL_FLASHEx_Erase+0x50>
 80446d0:	20005fec 	.word	0x20005fec
 80446d4:	40023c00 	.word	0x40023c00

080446d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80446d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80446dc:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80446de:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80446e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8044890 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80446e4:	4a68      	ldr	r2, [pc, #416]	; (8044888 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80446e6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8044894 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80446ea:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80446ec:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80446ee:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80446f0:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 80446f2:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80446f4:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 80446f6:	42ac      	cmp	r4, r5
 80446f8:	f040 80b0 	bne.w	804485c <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80446fc:	684c      	ldr	r4, [r1, #4]
 80446fe:	f024 0c10 	bic.w	ip, r4, #16
 8044702:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8044706:	2603      	movs	r6, #3
 8044708:	f10c 37ff 	add.w	r7, ip, #4294967295
 804470c:	fa06 f60e 	lsl.w	r6, r6, lr
 8044710:	2f01      	cmp	r7, #1
 8044712:	ea6f 0606 	mvn.w	r6, r6
 8044716:	d811      	bhi.n	804473c <HAL_GPIO_Init+0x64>
        temp = GPIOx->OSPEEDR; 
 8044718:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 804471a:	ea07 0a06 	and.w	sl, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 804471e:	68cf      	ldr	r7, [r1, #12]
 8044720:	fa07 f70e 	lsl.w	r7, r7, lr
 8044724:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8044728:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 804472a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 804472c:	ea27 0a05 	bic.w	sl, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8044730:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8044734:	409f      	lsls	r7, r3
 8044736:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 804473a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 804473c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 804473e:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8044742:	688f      	ldr	r7, [r1, #8]
 8044744:	fa07 f70e 	lsl.w	r7, r7, lr
 8044748:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 804474c:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8044750:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8044752:	d116      	bne.n	8044782 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8044754:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8044758:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 804475c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8044760:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8044764:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8044768:	f04f 0c0f 	mov.w	ip, #15
 804476c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8044770:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8044774:	690f      	ldr	r7, [r1, #16]
 8044776:	fa07 f70b 	lsl.w	r7, r7, fp
 804477a:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 804477e:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8044782:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8044784:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8044786:	f004 0703 	and.w	r7, r4, #3
 804478a:	fa07 fe0e 	lsl.w	lr, r7, lr
 804478e:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8044792:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8044794:	00e6      	lsls	r6, r4, #3
 8044796:	d561      	bpl.n	804485c <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8044798:	f04f 0b00 	mov.w	fp, #0
 804479c:	f8cd b00c 	str.w	fp, [sp, #12]
 80447a0:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80447a4:	4e39      	ldr	r6, [pc, #228]	; (804488c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80447a6:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80447aa:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80447ae:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80447b2:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80447b6:	9703      	str	r7, [sp, #12]
 80447b8:	9f03      	ldr	r7, [sp, #12]
 80447ba:	f023 0703 	bic.w	r7, r3, #3
 80447be:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80447c2:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80447c6:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80447ca:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80447ce:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80447d2:	f04f 0c0f 	mov.w	ip, #15
 80447d6:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80447da:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80447dc:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80447e0:	d043      	beq.n	804486a <HAL_GPIO_Init+0x192>
 80447e2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80447e6:	42b0      	cmp	r0, r6
 80447e8:	d041      	beq.n	804486e <HAL_GPIO_Init+0x196>
 80447ea:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80447ee:	42b0      	cmp	r0, r6
 80447f0:	d03f      	beq.n	8044872 <HAL_GPIO_Init+0x19a>
 80447f2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80447f6:	42b0      	cmp	r0, r6
 80447f8:	d03d      	beq.n	8044876 <HAL_GPIO_Init+0x19e>
 80447fa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80447fe:	42b0      	cmp	r0, r6
 8044800:	d03b      	beq.n	804487a <HAL_GPIO_Init+0x1a2>
 8044802:	4548      	cmp	r0, r9
 8044804:	d03b      	beq.n	804487e <HAL_GPIO_Init+0x1a6>
 8044806:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 804480a:	42b0      	cmp	r0, r6
 804480c:	d039      	beq.n	8044882 <HAL_GPIO_Init+0x1aa>
 804480e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8044812:	42b0      	cmp	r0, r6
 8044814:	bf14      	ite	ne
 8044816:	2608      	movne	r6, #8
 8044818:	2607      	moveq	r6, #7
 804481a:	fa06 f60e 	lsl.w	r6, r6, lr
 804481e:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8044822:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8044824:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8044826:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8044828:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 804482c:	bf0c      	ite	eq
 804482e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8044830:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8044832:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8044834:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8044836:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 804483a:	bf0c      	ite	eq
 804483c:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804483e:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8044840:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8044842:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8044844:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8044848:	bf0c      	ite	eq
 804484a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804484c:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 804484e:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8044850:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8044852:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8044854:	bf54      	ite	pl
 8044856:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8044858:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 804485a:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 804485c:	3301      	adds	r3, #1
 804485e:	2b10      	cmp	r3, #16
 8044860:	f47f af45 	bne.w	80446ee <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8044864:	b005      	add	sp, #20
 8044866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 804486a:	465e      	mov	r6, fp
 804486c:	e7d5      	b.n	804481a <HAL_GPIO_Init+0x142>
 804486e:	2601      	movs	r6, #1
 8044870:	e7d3      	b.n	804481a <HAL_GPIO_Init+0x142>
 8044872:	2602      	movs	r6, #2
 8044874:	e7d1      	b.n	804481a <HAL_GPIO_Init+0x142>
 8044876:	2603      	movs	r6, #3
 8044878:	e7cf      	b.n	804481a <HAL_GPIO_Init+0x142>
 804487a:	2604      	movs	r6, #4
 804487c:	e7cd      	b.n	804481a <HAL_GPIO_Init+0x142>
 804487e:	2605      	movs	r6, #5
 8044880:	e7cb      	b.n	804481a <HAL_GPIO_Init+0x142>
 8044882:	2606      	movs	r6, #6
 8044884:	e7c9      	b.n	804481a <HAL_GPIO_Init+0x142>
 8044886:	bf00      	nop
 8044888:	40013c00 	.word	0x40013c00
 804488c:	40020000 	.word	0x40020000
 8044890:	40023800 	.word	0x40023800
 8044894:	40021400 	.word	0x40021400

08044898 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8044898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 804489c:	4d40      	ldr	r5, [pc, #256]	; (80449a0 <HAL_GPIO_DeInit+0x108>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 804489e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80449a8 <HAL_GPIO_DeInit+0x110>
 80448a2:	f8df a108 	ldr.w	sl, [pc, #264]	; 80449ac <HAL_GPIO_DeInit+0x114>
 80448a6:	f8df b108 	ldr.w	fp, [pc, #264]	; 80449b0 <HAL_GPIO_DeInit+0x118>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80448aa:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 80448ac:	2301      	movs	r3, #1
 80448ae:	fa03 fe02 	lsl.w	lr, r3, r2
    iocurrent = (GPIO_Pin) & ioposition;
 80448b2:	ea0e 0401 	and.w	r4, lr, r1
    if(iocurrent == ioposition)
 80448b6:	45a6      	cmp	lr, r4
 80448b8:	d15f      	bne.n	804497a <HAL_GPIO_DeInit+0xe2>
 80448ba:	f022 0603 	bic.w	r6, r2, #3
 80448be:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80448c2:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80448c6:	f002 0c03 	and.w	ip, r2, #3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80448ca:	4b36      	ldr	r3, [pc, #216]	; (80449a4 <HAL_GPIO_DeInit+0x10c>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 80448cc:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80448d0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80448d4:	270f      	movs	r7, #15
 80448d6:	fa07 f70c 	lsl.w	r7, r7, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80448da:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80448dc:	ea07 0808 	and.w	r8, r7, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80448e0:	d050      	beq.n	8044984 <HAL_GPIO_DeInit+0xec>
 80448e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80448e6:	4298      	cmp	r0, r3
 80448e8:	d04e      	beq.n	8044988 <HAL_GPIO_DeInit+0xf0>
 80448ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80448ee:	4298      	cmp	r0, r3
 80448f0:	d04c      	beq.n	804498c <HAL_GPIO_DeInit+0xf4>
 80448f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80448f6:	4298      	cmp	r0, r3
 80448f8:	d04a      	beq.n	8044990 <HAL_GPIO_DeInit+0xf8>
 80448fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80448fe:	4298      	cmp	r0, r3
 8044900:	d048      	beq.n	8044994 <HAL_GPIO_DeInit+0xfc>
 8044902:	4548      	cmp	r0, r9
 8044904:	d048      	beq.n	8044998 <HAL_GPIO_DeInit+0x100>
 8044906:	4550      	cmp	r0, sl
 8044908:	d048      	beq.n	804499c <HAL_GPIO_DeInit+0x104>
 804490a:	4558      	cmp	r0, fp
 804490c:	bf0c      	ite	eq
 804490e:	2307      	moveq	r3, #7
 8044910:	2308      	movne	r3, #8
 8044912:	fa03 f30c 	lsl.w	r3, r3, ip
 8044916:	4543      	cmp	r3, r8
 8044918:	d110      	bne.n	804493c <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 804491a:	682b      	ldr	r3, [r5, #0]
 804491c:	43e4      	mvns	r4, r4
 804491e:	4023      	ands	r3, r4
 8044920:	602b      	str	r3, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8044922:	686b      	ldr	r3, [r5, #4]
 8044924:	4023      	ands	r3, r4
 8044926:	606b      	str	r3, [r5, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8044928:	68ab      	ldr	r3, [r5, #8]
 804492a:	4023      	ands	r3, r4
 804492c:	60ab      	str	r3, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 804492e:	68eb      	ldr	r3, [r5, #12]
 8044930:	401c      	ands	r4, r3
 8044932:	60ec      	str	r4, [r5, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8044934:	68b3      	ldr	r3, [r6, #8]
 8044936:	ea23 0707 	bic.w	r7, r3, r7
 804493a:	60b7      	str	r7, [r6, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 804493c:	0056      	lsls	r6, r2, #1
 804493e:	2303      	movs	r3, #3
 8044940:	6804      	ldr	r4, [r0, #0]
 8044942:	40b3      	lsls	r3, r6
 8044944:	43db      	mvns	r3, r3
 8044946:	401c      	ands	r4, r3
 8044948:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 804494a:	08d4      	lsrs	r4, r2, #3
 804494c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8044950:	f002 0c07 	and.w	ip, r2, #7
 8044954:	6a26      	ldr	r6, [r4, #32]
 8044956:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 804495a:	270f      	movs	r7, #15
 804495c:	fa07 f70c 	lsl.w	r7, r7, ip
 8044960:	ea26 0707 	bic.w	r7, r6, r7
 8044964:	6227      	str	r7, [r4, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8044966:	68c4      	ldr	r4, [r0, #12]
 8044968:	401c      	ands	r4, r3
 804496a:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 804496c:	6844      	ldr	r4, [r0, #4]
 804496e:	ea24 040e 	bic.w	r4, r4, lr
 8044972:	6044      	str	r4, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8044974:	6884      	ldr	r4, [r0, #8]
 8044976:	4023      	ands	r3, r4
 8044978:	6083      	str	r3, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 804497a:	3201      	adds	r2, #1
 804497c:	2a10      	cmp	r2, #16
 804497e:	d195      	bne.n	80448ac <HAL_GPIO_DeInit+0x14>
    }
  }
}
 8044980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8044984:	2300      	movs	r3, #0
 8044986:	e7c4      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 8044988:	2301      	movs	r3, #1
 804498a:	e7c2      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 804498c:	2302      	movs	r3, #2
 804498e:	e7c0      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 8044990:	2303      	movs	r3, #3
 8044992:	e7be      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 8044994:	2304      	movs	r3, #4
 8044996:	e7bc      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 8044998:	2305      	movs	r3, #5
 804499a:	e7ba      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 804499c:	2306      	movs	r3, #6
 804499e:	e7b8      	b.n	8044912 <HAL_GPIO_DeInit+0x7a>
 80449a0:	40013c00 	.word	0x40013c00
 80449a4:	40020000 	.word	0x40020000
 80449a8:	40021400 	.word	0x40021400
 80449ac:	40021800 	.word	0x40021800
 80449b0:	40021c00 	.word	0x40021c00

080449b4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80449b4:	6903      	ldr	r3, [r0, #16]
 80449b6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80449b8:	bf14      	ite	ne
 80449ba:	2001      	movne	r0, #1
 80449bc:	2000      	moveq	r0, #0
 80449be:	4770      	bx	lr

080449c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80449c0:	b10a      	cbz	r2, 80449c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80449c2:	6181      	str	r1, [r0, #24]
  }
}
 80449c4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80449c6:	0409      	lsls	r1, r1, #16
 80449c8:	e7fb      	b.n	80449c2 <HAL_GPIO_WritePin+0x2>
	...

080449cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80449cc:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80449ce:	4b04      	ldr	r3, [pc, #16]	; (80449e0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80449d0:	6959      	ldr	r1, [r3, #20]
 80449d2:	4201      	tst	r1, r0
 80449d4:	d002      	beq.n	80449dc <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80449d6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80449d8:	f00b fbea 	bl	80501b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80449dc:	bd08      	pop	{r3, pc}
 80449de:	bf00      	nop
 80449e0:	40013c00 	.word	0x40013c00

080449e4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80449e4:	6801      	ldr	r1, [r0, #0]
 80449e6:	694b      	ldr	r3, [r1, #20]
 80449e8:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80449ec:	f04f 0200 	mov.w	r2, #0
 80449f0:	d010      	beq.n	8044a14 <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80449f2:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80449f6:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80449f8:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80449fa:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80449fc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8044a00:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8044a04:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8044a06:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8044a0a:	f043 0304 	orr.w	r3, r3, #4
 8044a0e:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8044a10:	2001      	movs	r0, #1
 8044a12:	4770      	bx	lr
  }
  return HAL_OK;
 8044a14:	4618      	mov	r0, r3
}
 8044a16:	4770      	bx	lr

08044a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8044a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044a1c:	4604      	mov	r4, r0
 8044a1e:	4616      	mov	r6, r2
 8044a20:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8044a22:	b28f      	uxth	r7, r1
 8044a24:	6825      	ldr	r5, [r4, #0]
 8044a26:	6968      	ldr	r0, [r5, #20]
 8044a28:	ea37 0000 	bics.w	r0, r7, r0
 8044a2c:	d017      	beq.n	8044a5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8044a2e:	696b      	ldr	r3, [r5, #20]
 8044a30:	055a      	lsls	r2, r3, #21
 8044a32:	d516      	bpl.n	8044a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044a34:	682b      	ldr	r3, [r5, #0]
 8044a36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8044a3a:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8044a3c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8044a40:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8044a42:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8044a44:	2300      	movs	r3, #0
 8044a46:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8044a48:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8044a4c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8044a50:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8044a52:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8044a56:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044a58:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8044a5c:	2001      	movs	r0, #1
}
 8044a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8044a62:	1c73      	adds	r3, r6, #1
 8044a64:	d0df      	beq.n	8044a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044a66:	f7ff f807 	bl	8043a78 <HAL_GetTick>
 8044a6a:	eba0 0008 	sub.w	r0, r0, r8
 8044a6e:	42b0      	cmp	r0, r6
 8044a70:	d801      	bhi.n	8044a76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
 8044a72:	2e00      	cmp	r6, #0
 8044a74:	d1d6      	bne.n	8044a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8044a76:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8044a78:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8044a7a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8044a7c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8044a80:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8044a84:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8044a86:	f042 0220 	orr.w	r2, r2, #32
 8044a8a:	e7e4      	b.n	8044a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3e>

08044a8c <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8044a8c:	b570      	push	{r4, r5, r6, lr}
 8044a8e:	4604      	mov	r4, r0
 8044a90:	460d      	mov	r5, r1
 8044a92:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8044a94:	6823      	ldr	r3, [r4, #0]
 8044a96:	695b      	ldr	r3, [r3, #20]
 8044a98:	075b      	lsls	r3, r3, #29
 8044a9a:	d501      	bpl.n	8044aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8044a9c:	2000      	movs	r0, #0
}
 8044a9e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8044aa0:	4620      	mov	r0, r4
 8044aa2:	f7ff ff9f 	bl	80449e4 <I2C_IsAcknowledgeFailed>
 8044aa6:	b9a8      	cbnz	r0, 8044ad4 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8044aa8:	1c6a      	adds	r2, r5, #1
 8044aaa:	d0f3      	beq.n	8044a94 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044aac:	f7fe ffe4 	bl	8043a78 <HAL_GetTick>
 8044ab0:	1b80      	subs	r0, r0, r6
 8044ab2:	42a8      	cmp	r0, r5
 8044ab4:	d801      	bhi.n	8044aba <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8044ab6:	2d00      	cmp	r5, #0
 8044ab8:	d1ec      	bne.n	8044a94 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044aba:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044abc:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044abe:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044ac0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044ac4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044ac8:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044aca:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044ace:	f042 0220 	orr.w	r2, r2, #32
 8044ad2:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8044ad4:	2001      	movs	r0, #1
 8044ad6:	e7e2      	b.n	8044a9e <I2C_WaitOnBTFFlagUntilTimeout+0x12>

08044ad8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8044ad8:	b570      	push	{r4, r5, r6, lr}
 8044ada:	4604      	mov	r4, r0
 8044adc:	460d      	mov	r5, r1
 8044ade:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8044ae0:	6820      	ldr	r0, [r4, #0]
 8044ae2:	6943      	ldr	r3, [r0, #20]
 8044ae4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8044ae8:	d001      	beq.n	8044aee <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8044aea:	2000      	movs	r0, #0
 8044aec:	e010      	b.n	8044b10 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8044aee:	6942      	ldr	r2, [r0, #20]
 8044af0:	06d2      	lsls	r2, r2, #27
 8044af2:	d50e      	bpl.n	8044b12 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8044af4:	f06f 0210 	mvn.w	r2, #16
 8044af8:	6142      	str	r2, [r0, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8044afa:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8044afc:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8044afe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8044b02:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8044b06:	6c22      	ldr	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044b08:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044b0a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8044b0e:	2001      	movs	r0, #1
}
 8044b10:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044b12:	f7fe ffb1 	bl	8043a78 <HAL_GetTick>
 8044b16:	1b80      	subs	r0, r0, r6
 8044b18:	42a8      	cmp	r0, r5
 8044b1a:	d801      	bhi.n	8044b20 <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 8044b1c:	2d00      	cmp	r5, #0
 8044b1e:	d1df      	bne.n	8044ae0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044b20:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044b22:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044b24:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044b26:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044b2a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044b2e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8044b30:	f042 0220 	orr.w	r2, r2, #32
 8044b34:	e7e8      	b.n	8044b08 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>

08044b36 <I2C_WaitOnFlagUntilTimeout>:
{
 8044b36:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8044b3a:	9e08      	ldr	r6, [sp, #32]
 8044b3c:	4604      	mov	r4, r0
 8044b3e:	4690      	mov	r8, r2
 8044b40:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8044b42:	ea4f 4911 	mov.w	r9, r1, lsr #16
 8044b46:	b28d      	uxth	r5, r1
 8044b48:	6821      	ldr	r1, [r4, #0]
 8044b4a:	f1b9 0f01 	cmp.w	r9, #1
 8044b4e:	bf0c      	ite	eq
 8044b50:	694b      	ldreq	r3, [r1, #20]
 8044b52:	698b      	ldrne	r3, [r1, #24]
 8044b54:	ea35 0303 	bics.w	r3, r5, r3
 8044b58:	bf0c      	ite	eq
 8044b5a:	2301      	moveq	r3, #1
 8044b5c:	2300      	movne	r3, #0
 8044b5e:	4598      	cmp	r8, r3
 8044b60:	d001      	beq.n	8044b66 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8044b62:	2000      	movs	r0, #0
 8044b64:	e016      	b.n	8044b94 <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8044b66:	1c7b      	adds	r3, r7, #1
 8044b68:	d0ef      	beq.n	8044b4a <I2C_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044b6a:	f7fe ff85 	bl	8043a78 <HAL_GetTick>
 8044b6e:	1b80      	subs	r0, r0, r6
 8044b70:	42b8      	cmp	r0, r7
 8044b72:	d801      	bhi.n	8044b78 <I2C_WaitOnFlagUntilTimeout+0x42>
 8044b74:	2f00      	cmp	r7, #0
 8044b76:	d1e7      	bne.n	8044b48 <I2C_WaitOnFlagUntilTimeout+0x12>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044b78:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044b7a:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044b7c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044b7e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044b82:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044b86:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044b88:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044b8c:	f042 0220 	orr.w	r2, r2, #32
 8044b90:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044b92:	2001      	movs	r0, #1
}
 8044b94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08044b98 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8044b98:	b570      	push	{r4, r5, r6, lr}
 8044b9a:	4604      	mov	r4, r0
 8044b9c:	460d      	mov	r5, r1
 8044b9e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8044ba0:	6823      	ldr	r3, [r4, #0]
 8044ba2:	695b      	ldr	r3, [r3, #20]
 8044ba4:	061b      	lsls	r3, r3, #24
 8044ba6:	d501      	bpl.n	8044bac <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8044ba8:	2000      	movs	r0, #0
}
 8044baa:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8044bac:	4620      	mov	r0, r4
 8044bae:	f7ff ff19 	bl	80449e4 <I2C_IsAcknowledgeFailed>
 8044bb2:	b9a8      	cbnz	r0, 8044be0 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8044bb4:	1c6a      	adds	r2, r5, #1
 8044bb6:	d0f3      	beq.n	8044ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044bb8:	f7fe ff5e 	bl	8043a78 <HAL_GetTick>
 8044bbc:	1b80      	subs	r0, r0, r6
 8044bbe:	42a8      	cmp	r0, r5
 8044bc0:	d801      	bhi.n	8044bc6 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8044bc2:	2d00      	cmp	r5, #0
 8044bc4:	d1ec      	bne.n	8044ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044bc6:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044bc8:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044bca:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044bcc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044bd0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044bd4:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044bd6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044bda:	f042 0220 	orr.w	r2, r2, #32
 8044bde:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8044be0:	2001      	movs	r0, #1
 8044be2:	e7e2      	b.n	8044baa <I2C_WaitOnTXEFlagUntilTimeout+0x12>

08044be4 <I2C_RequestMemoryWrite>:
{
 8044be4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8044be8:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044bea:	6802      	ldr	r2, [r0, #0]
{
 8044bec:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8044bee:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044bf0:	6813      	ldr	r3, [r2, #0]
 8044bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044bf6:	6013      	str	r3, [r2, #0]
{
 8044bf8:	460f      	mov	r7, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044bfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044bfc:	9600      	str	r6, [sp, #0]
 8044bfe:	2200      	movs	r2, #0
 8044c00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8044c04:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044c06:	f7ff ff96 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 8044c0a:	6823      	ldr	r3, [r4, #0]
 8044c0c:	b138      	cbz	r0, 8044c1e <I2C_RequestMemoryWrite+0x3a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8044c0e:	681b      	ldr	r3, [r3, #0]
 8044c10:	05db      	lsls	r3, r3, #23
 8044c12:	d502      	bpl.n	8044c1a <I2C_RequestMemoryWrite+0x36>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8044c14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044c18:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8044c1a:	2003      	movs	r0, #3
 8044c1c:	e00a      	b.n	8044c34 <I2C_RequestMemoryWrite+0x50>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8044c1e:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8044c22:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8044c24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8044c26:	4919      	ldr	r1, [pc, #100]	; (8044c8c <I2C_RequestMemoryWrite+0xa8>)
 8044c28:	4633      	mov	r3, r6
 8044c2a:	4620      	mov	r0, r4
 8044c2c:	f7ff fef4 	bl	8044a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8044c30:	b118      	cbz	r0, 8044c3a <I2C_RequestMemoryWrite+0x56>
      return HAL_ERROR;
 8044c32:	2001      	movs	r0, #1
}
 8044c34:	b004      	add	sp, #16
 8044c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044c3a:	6823      	ldr	r3, [r4, #0]
 8044c3c:	9003      	str	r0, [sp, #12]
 8044c3e:	695a      	ldr	r2, [r3, #20]
 8044c40:	9203      	str	r2, [sp, #12]
 8044c42:	699b      	ldr	r3, [r3, #24]
 8044c44:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044c46:	4632      	mov	r2, r6
 8044c48:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044c4a:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044c4c:	4620      	mov	r0, r4
 8044c4e:	f7ff ffa3 	bl	8044b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8044c52:	b140      	cbz	r0, 8044c66 <I2C_RequestMemoryWrite+0x82>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8044c54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044c56:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044c58:	bf01      	itttt	eq
 8044c5a:	6822      	ldreq	r2, [r4, #0]
 8044c5c:	6813      	ldreq	r3, [r2, #0]
 8044c5e:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8044c62:	6013      	streq	r3, [r2, #0]
 8044c64:	e7e5      	b.n	8044c32 <I2C_RequestMemoryWrite+0x4e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8044c66:	f1b8 0f01 	cmp.w	r8, #1
 8044c6a:	6823      	ldr	r3, [r4, #0]
 8044c6c:	d102      	bne.n	8044c74 <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044c6e:	b2ed      	uxtb	r5, r5
 8044c70:	611d      	str	r5, [r3, #16]
 8044c72:	e7df      	b.n	8044c34 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8044c74:	0a2a      	lsrs	r2, r5, #8
 8044c76:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044c78:	990a      	ldr	r1, [sp, #40]	; 0x28
 8044c7a:	4632      	mov	r2, r6
 8044c7c:	4620      	mov	r0, r4
 8044c7e:	f7ff ff8b 	bl	8044b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8044c82:	2800      	cmp	r0, #0
 8044c84:	d1e6      	bne.n	8044c54 <I2C_RequestMemoryWrite+0x70>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044c86:	6823      	ldr	r3, [r4, #0]
 8044c88:	e7f1      	b.n	8044c6e <I2C_RequestMemoryWrite+0x8a>
 8044c8a:	bf00      	nop
 8044c8c:	00010002 	.word	0x00010002

08044c90 <I2C_RequestMemoryRead>:
{
 8044c90:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8044c94:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8044c96:	6803      	ldr	r3, [r0, #0]
{
 8044c98:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8044c9a:	4616      	mov	r6, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8044c9c:	681a      	ldr	r2, [r3, #0]
 8044c9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8044ca2:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044ca4:	681a      	ldr	r2, [r3, #0]
 8044ca6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8044caa:	601a      	str	r2, [r3, #0]
{
 8044cac:	460f      	mov	r7, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044cb0:	9500      	str	r5, [sp, #0]
 8044cb2:	2200      	movs	r2, #0
 8044cb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8044cb8:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044cba:	f7ff ff3c 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 8044cbe:	6823      	ldr	r3, [r4, #0]
 8044cc0:	b148      	cbz	r0, 8044cd6 <I2C_RequestMemoryRead+0x46>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8044cc2:	681b      	ldr	r3, [r3, #0]
 8044cc4:	05db      	lsls	r3, r3, #23
 8044cc6:	d502      	bpl.n	8044cce <I2C_RequestMemoryRead+0x3e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8044cc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044ccc:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8044cce:	2003      	movs	r0, #3
}
 8044cd0:	b004      	add	sp, #16
 8044cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8044cd6:	b2ff      	uxtb	r7, r7
 8044cd8:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8044cdc:	611a      	str	r2, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8044cde:	492a      	ldr	r1, [pc, #168]	; (8044d88 <I2C_RequestMemoryRead+0xf8>)
 8044ce0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8044ce2:	462b      	mov	r3, r5
 8044ce4:	4620      	mov	r0, r4
 8044ce6:	f7ff fe97 	bl	8044a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8044cea:	b108      	cbz	r0, 8044cf0 <I2C_RequestMemoryRead+0x60>
    return HAL_ERROR;
 8044cec:	2001      	movs	r0, #1
 8044cee:	e7ef      	b.n	8044cd0 <I2C_RequestMemoryRead+0x40>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044cf0:	6823      	ldr	r3, [r4, #0]
 8044cf2:	9003      	str	r0, [sp, #12]
 8044cf4:	695a      	ldr	r2, [r3, #20]
 8044cf6:	9203      	str	r2, [sp, #12]
 8044cf8:	699b      	ldr	r3, [r3, #24]
 8044cfa:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044cfc:	462a      	mov	r2, r5
 8044cfe:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044d00:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044d02:	4620      	mov	r0, r4
 8044d04:	f7ff ff48 	bl	8044b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8044d08:	b140      	cbz	r0, 8044d1c <I2C_RequestMemoryRead+0x8c>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8044d0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044d0c:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044d0e:	bf01      	itttt	eq
 8044d10:	6822      	ldreq	r2, [r4, #0]
 8044d12:	6813      	ldreq	r3, [r2, #0]
 8044d14:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8044d18:	6013      	streq	r3, [r2, #0]
 8044d1a:	e7e7      	b.n	8044cec <I2C_RequestMemoryRead+0x5c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8044d1c:	f1b8 0f01 	cmp.w	r8, #1
 8044d20:	6823      	ldr	r3, [r4, #0]
 8044d22:	d125      	bne.n	8044d70 <I2C_RequestMemoryRead+0xe0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044d24:	b2f6      	uxtb	r6, r6
 8044d26:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044d28:	462a      	mov	r2, r5
 8044d2a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8044d2c:	4620      	mov	r0, r4
 8044d2e:	f7ff ff33 	bl	8044b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8044d32:	4602      	mov	r2, r0
 8044d34:	2800      	cmp	r0, #0
 8044d36:	d1e8      	bne.n	8044d0a <I2C_RequestMemoryRead+0x7a>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044d38:	6821      	ldr	r1, [r4, #0]
 8044d3a:	680b      	ldr	r3, [r1, #0]
 8044d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044d40:	600b      	str	r3, [r1, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044d42:	4620      	mov	r0, r4
 8044d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044d46:	9500      	str	r5, [sp, #0]
 8044d48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8044d4c:	f7ff fef3 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 8044d50:	6823      	ldr	r3, [r4, #0]
 8044d52:	2800      	cmp	r0, #0
 8044d54:	d1b5      	bne.n	8044cc2 <I2C_RequestMemoryRead+0x32>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8044d56:	f047 0701 	orr.w	r7, r7, #1
 8044d5a:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8044d5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8044d5e:	490a      	ldr	r1, [pc, #40]	; (8044d88 <I2C_RequestMemoryRead+0xf8>)
 8044d60:	462b      	mov	r3, r5
 8044d62:	4620      	mov	r0, r4
 8044d64:	f7ff fe58 	bl	8044a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
    return HAL_TIMEOUT;
 8044d68:	3000      	adds	r0, #0
 8044d6a:	bf18      	it	ne
 8044d6c:	2001      	movne	r0, #1
 8044d6e:	e7af      	b.n	8044cd0 <I2C_RequestMemoryRead+0x40>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8044d70:	0a32      	lsrs	r2, r6, #8
 8044d72:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044d74:	990a      	ldr	r1, [sp, #40]	; 0x28
 8044d76:	462a      	mov	r2, r5
 8044d78:	4620      	mov	r0, r4
 8044d7a:	f7ff ff0d 	bl	8044b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8044d7e:	2800      	cmp	r0, #0
 8044d80:	d1c3      	bne.n	8044d0a <I2C_RequestMemoryRead+0x7a>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044d82:	6823      	ldr	r3, [r4, #0]
 8044d84:	e7ce      	b.n	8044d24 <I2C_RequestMemoryRead+0x94>
 8044d86:	bf00      	nop
 8044d88:	00010002 	.word	0x00010002

08044d8c <HAL_I2C_Init>:
{
 8044d8c:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8044d8e:	4604      	mov	r4, r0
 8044d90:	b908      	cbnz	r0, 8044d96 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8044d92:	2001      	movs	r0, #1
}
 8044d94:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8044d96:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8044d9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8044d9e:	b91b      	cbnz	r3, 8044da8 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8044da0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8044da4:	f00b f91a 	bl	804ffdc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8044da8:	2324      	movs	r3, #36	; 0x24
 8044daa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8044dae:	6823      	ldr	r3, [r4, #0]
 8044db0:	681a      	ldr	r2, [r3, #0]
 8044db2:	f022 0201 	bic.w	r2, r2, #1
 8044db6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8044db8:	681a      	ldr	r2, [r3, #0]
 8044dba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8044dbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8044dc0:	681a      	ldr	r2, [r3, #0]
 8044dc2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8044dc6:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8044dc8:	f000 fcde 	bl	8045788 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8044dcc:	6863      	ldr	r3, [r4, #4]
 8044dce:	4a41      	ldr	r2, [pc, #260]	; (8044ed4 <HAL_I2C_Init+0x148>)
 8044dd0:	4293      	cmp	r3, r2
 8044dd2:	d84d      	bhi.n	8044e70 <HAL_I2C_Init+0xe4>
 8044dd4:	4a40      	ldr	r2, [pc, #256]	; (8044ed8 <HAL_I2C_Init+0x14c>)
 8044dd6:	4290      	cmp	r0, r2
 8044dd8:	d9db      	bls.n	8044d92 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044dda:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8044ddc:	493f      	ldr	r1, [pc, #252]	; (8044edc <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044dde:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8044de0:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044de4:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044de8:	430d      	orrs	r5, r1
 8044dea:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8044dec:	6a15      	ldr	r5, [r2, #32]
 8044dee:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044df2:	3101      	adds	r1, #1
 8044df4:	4329      	orrs	r1, r5
 8044df6:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8044df8:	69d1      	ldr	r1, [r2, #28]
 8044dfa:	4d36      	ldr	r5, [pc, #216]	; (8044ed4 <HAL_I2C_Init+0x148>)
 8044dfc:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8044e00:	42ab      	cmp	r3, r5
 8044e02:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8044e06:	f100 30ff 	add.w	r0, r0, #4294967295
 8044e0a:	d848      	bhi.n	8044e9e <HAL_I2C_Init+0x112>
 8044e0c:	005b      	lsls	r3, r3, #1
 8044e0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8044e12:	1c43      	adds	r3, r0, #1
 8044e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044e18:	2b04      	cmp	r3, #4
 8044e1a:	bf38      	it	cc
 8044e1c:	2304      	movcc	r3, #4
 8044e1e:	430b      	orrs	r3, r1
 8044e20:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8044e22:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8044e26:	6811      	ldr	r1, [r2, #0]
 8044e28:	4303      	orrs	r3, r0
 8044e2a:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8044e2e:	430b      	orrs	r3, r1
 8044e30:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8044e32:	6891      	ldr	r1, [r2, #8]
 8044e34:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8044e38:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8044e3c:	4303      	orrs	r3, r0
 8044e3e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8044e42:	430b      	orrs	r3, r1
 8044e44:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8044e46:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8044e4a:	68d1      	ldr	r1, [r2, #12]
 8044e4c:	4303      	orrs	r3, r0
 8044e4e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8044e52:	430b      	orrs	r3, r1
 8044e54:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8044e56:	6813      	ldr	r3, [r2, #0]
 8044e58:	f043 0301 	orr.w	r3, r3, #1
 8044e5c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044e5e:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8044e60:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044e62:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8044e64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8044e68:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8044e6a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8044e6e:	e791      	b.n	8044d94 <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8044e70:	4a1b      	ldr	r2, [pc, #108]	; (8044ee0 <HAL_I2C_Init+0x154>)
 8044e72:	4290      	cmp	r0, r2
 8044e74:	d98d      	bls.n	8044d92 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044e76:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8044e78:	4e18      	ldr	r6, [pc, #96]	; (8044edc <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044e7a:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8044e7c:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044e80:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044e84:	4335      	orrs	r5, r6
 8044e86:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8044e88:	6a15      	ldr	r5, [r2, #32]
 8044e8a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8044e8e:	4371      	muls	r1, r6
 8044e90:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044e94:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8044e98:	fbb1 f1f6 	udiv	r1, r1, r6
 8044e9c:	e7a9      	b.n	8044df2 <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8044e9e:	68a5      	ldr	r5, [r4, #8]
 8044ea0:	b955      	cbnz	r5, 8044eb8 <HAL_I2C_Init+0x12c>
 8044ea2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8044ea6:	fbb0 f0f3 	udiv	r0, r0, r3
 8044eaa:	1c43      	adds	r3, r0, #1
 8044eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044eb0:	b16b      	cbz	r3, 8044ece <HAL_I2C_Init+0x142>
 8044eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8044eb6:	e7b2      	b.n	8044e1e <HAL_I2C_Init+0x92>
 8044eb8:	2519      	movs	r5, #25
 8044eba:	436b      	muls	r3, r5
 8044ebc:	fbb0 f0f3 	udiv	r0, r0, r3
 8044ec0:	1c43      	adds	r3, r0, #1
 8044ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044ec6:	b113      	cbz	r3, 8044ece <HAL_I2C_Init+0x142>
 8044ec8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8044ecc:	e7a7      	b.n	8044e1e <HAL_I2C_Init+0x92>
 8044ece:	2301      	movs	r3, #1
 8044ed0:	e7a5      	b.n	8044e1e <HAL_I2C_Init+0x92>
 8044ed2:	bf00      	nop
 8044ed4:	000186a0 	.word	0x000186a0
 8044ed8:	001e847f 	.word	0x001e847f
 8044edc:	000f4240 	.word	0x000f4240
 8044ee0:	003d08ff 	.word	0x003d08ff

08044ee4 <HAL_I2C_Mem_Write>:
{
 8044ee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8044ee8:	4604      	mov	r4, r0
 8044eea:	4699      	mov	r9, r3
 8044eec:	460f      	mov	r7, r1
 8044eee:	4690      	mov	r8, r2
 8044ef0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8044ef2:	f7fe fdc1 	bl	8043a78 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8044ef6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8044efa:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8044efc:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8044efe:	d003      	beq.n	8044f08 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8044f00:	2002      	movs	r0, #2
}
 8044f02:	b003      	add	sp, #12
 8044f04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8044f08:	9000      	str	r0, [sp, #0]
 8044f0a:	2319      	movs	r3, #25
 8044f0c:	2201      	movs	r2, #1
 8044f0e:	493b      	ldr	r1, [pc, #236]	; (8044ffc <HAL_I2C_Mem_Write+0x118>)
 8044f10:	4620      	mov	r0, r4
 8044f12:	f7ff fe10 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 8044f16:	2800      	cmp	r0, #0
 8044f18:	d1f2      	bne.n	8044f00 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8044f1a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8044f1e:	2b01      	cmp	r3, #1
 8044f20:	d0ee      	beq.n	8044f00 <HAL_I2C_Mem_Write+0x1c>
 8044f22:	2301      	movs	r3, #1
 8044f24:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8044f28:	6823      	ldr	r3, [r4, #0]
 8044f2a:	681a      	ldr	r2, [r3, #0]
 8044f2c:	07d1      	lsls	r1, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8044f2e:	bf5e      	ittt	pl
 8044f30:	681a      	ldrpl	r2, [r3, #0]
 8044f32:	f042 0201 	orrpl.w	r2, r2, #1
 8044f36:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8044f38:	681a      	ldr	r2, [r3, #0]
 8044f3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8044f3e:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8044f40:	2321      	movs	r3, #33	; 0x21
 8044f42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8044f46:	2340      	movs	r3, #64	; 0x40
 8044f48:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044f4c:	2300      	movs	r3, #0
 8044f4e:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8044f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044f52:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8044f54:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8044f58:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8044f5a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8044f5c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8044f5e:	4b28      	ldr	r3, [pc, #160]	; (8045000 <HAL_I2C_Mem_Write+0x11c>)
 8044f60:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8044f62:	e9cd 6500 	strd	r6, r5, [sp]
 8044f66:	464b      	mov	r3, r9
 8044f68:	4642      	mov	r2, r8
 8044f6a:	4639      	mov	r1, r7
 8044f6c:	4620      	mov	r0, r4
 8044f6e:	f7ff fe39 	bl	8044be4 <I2C_RequestMemoryWrite>
 8044f72:	2800      	cmp	r0, #0
 8044f74:	d02a      	beq.n	8044fcc <HAL_I2C_Mem_Write+0xe8>
      return HAL_ERROR;
 8044f76:	2001      	movs	r0, #1
 8044f78:	e7c3      	b.n	8044f02 <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044f7a:	f7ff fe0d 	bl	8044b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8044f7e:	b140      	cbz	r0, 8044f92 <HAL_I2C_Mem_Write+0xae>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8044f80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044f82:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044f84:	bf01      	itttt	eq
 8044f86:	6822      	ldreq	r2, [r4, #0]
 8044f88:	6813      	ldreq	r3, [r2, #0]
 8044f8a:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8044f8e:	6013      	streq	r3, [r2, #0]
 8044f90:	e7f1      	b.n	8044f76 <HAL_I2C_Mem_Write+0x92>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8044f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8044f94:	6827      	ldr	r7, [r4, #0]
 8044f96:	461a      	mov	r2, r3
 8044f98:	f812 1b01 	ldrb.w	r1, [r2], #1
 8044f9c:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8044f9e:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8044fa0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8044fa2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8044fa4:	3a01      	subs	r2, #1
 8044fa6:	b292      	uxth	r2, r2
 8044fa8:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8044faa:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 8044fac:	1e48      	subs	r0, r1, #1
 8044fae:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8044fb0:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8044fb2:	8520      	strh	r0, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8044fb4:	d50a      	bpl.n	8044fcc <HAL_I2C_Mem_Write+0xe8>
 8044fb6:	b148      	cbz	r0, 8044fcc <HAL_I2C_Mem_Write+0xe8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8044fb8:	785a      	ldrb	r2, [r3, #1]
 8044fba:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8044fbc:	3302      	adds	r3, #2
 8044fbe:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8044fc0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8044fc2:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 8044fc4:	3902      	subs	r1, #2
        hi2c->XferCount--;
 8044fc6:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8044fc8:	8521      	strh	r1, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8044fca:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8044fcc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044fce:	462a      	mov	r2, r5
 8044fd0:	4631      	mov	r1, r6
 8044fd2:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 8044fd4:	2b00      	cmp	r3, #0
 8044fd6:	d1d0      	bne.n	8044f7a <HAL_I2C_Mem_Write+0x96>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044fd8:	f7ff fd58 	bl	8044a8c <I2C_WaitOnBTFFlagUntilTimeout>
 8044fdc:	2800      	cmp	r0, #0
 8044fde:	d1cf      	bne.n	8044f80 <HAL_I2C_Mem_Write+0x9c>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044fe0:	6822      	ldr	r2, [r4, #0]
 8044fe2:	6813      	ldr	r3, [r2, #0]
 8044fe4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8044fe8:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8044fea:	2320      	movs	r3, #32
 8044fec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8044ff0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8044ff4:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8044ff8:	e783      	b.n	8044f02 <HAL_I2C_Mem_Write+0x1e>
 8044ffa:	bf00      	nop
 8044ffc:	00100002 	.word	0x00100002
 8045000:	ffff0000 	.word	0xffff0000

08045004 <HAL_I2C_Mem_Read>:
{
 8045004:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8045008:	4604      	mov	r4, r0
 804500a:	b087      	sub	sp, #28
 804500c:	4699      	mov	r9, r3
 804500e:	460d      	mov	r5, r1
 8045010:	4690      	mov	r8, r2
 8045012:	9f10      	ldr	r7, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 8045014:	f7fe fd30 	bl	8043a78 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8045018:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 804501c:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 804501e:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8045020:	d004      	beq.n	804502c <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8045022:	2502      	movs	r5, #2
}
 8045024:	4628      	mov	r0, r5
 8045026:	b007      	add	sp, #28
 8045028:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 804502c:	9000      	str	r0, [sp, #0]
 804502e:	2319      	movs	r3, #25
 8045030:	2201      	movs	r2, #1
 8045032:	4977      	ldr	r1, [pc, #476]	; (8045210 <HAL_I2C_Mem_Read+0x20c>)
 8045034:	4620      	mov	r0, r4
 8045036:	f7ff fd7e 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 804503a:	2800      	cmp	r0, #0
 804503c:	d1f1      	bne.n	8045022 <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 804503e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8045042:	2b01      	cmp	r3, #1
 8045044:	d0ed      	beq.n	8045022 <HAL_I2C_Mem_Read+0x1e>
 8045046:	2301      	movs	r3, #1
 8045048:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 804504c:	6823      	ldr	r3, [r4, #0]
 804504e:	681a      	ldr	r2, [r3, #0]
 8045050:	07d0      	lsls	r0, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8045052:	bf5e      	ittt	pl
 8045054:	681a      	ldrpl	r2, [r3, #0]
 8045056:	f042 0201 	orrpl.w	r2, r2, #1
 804505a:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 804505c:	681a      	ldr	r2, [r3, #0]
 804505e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8045062:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8045064:	2322      	movs	r3, #34	; 0x22
 8045066:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 804506a:	2340      	movs	r3, #64	; 0x40
 804506c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8045070:	2300      	movs	r3, #0
 8045072:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8045074:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8045076:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8045078:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
 804507c:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 804507e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8045080:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8045082:	4b64      	ldr	r3, [pc, #400]	; (8045214 <HAL_I2C_Mem_Read+0x210>)
 8045084:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8045086:	4629      	mov	r1, r5
 8045088:	e9cd 7600 	strd	r7, r6, [sp]
 804508c:	464b      	mov	r3, r9
 804508e:	4642      	mov	r2, r8
 8045090:	4620      	mov	r0, r4
 8045092:	f7ff fdfd 	bl	8044c90 <I2C_RequestMemoryRead>
 8045096:	4605      	mov	r5, r0
 8045098:	b108      	cbz	r0, 804509e <HAL_I2C_Mem_Read+0x9a>
      return HAL_ERROR;
 804509a:	2501      	movs	r5, #1
 804509c:	e7c2      	b.n	8045024 <HAL_I2C_Mem_Read+0x20>
    if (hi2c->XferSize == 0U)
 804509e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80450a0:	6823      	ldr	r3, [r4, #0]
 80450a2:	b992      	cbnz	r2, 80450ca <HAL_I2C_Mem_Read+0xc6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80450a4:	9002      	str	r0, [sp, #8]
 80450a6:	695a      	ldr	r2, [r3, #20]
 80450a8:	9202      	str	r2, [sp, #8]
 80450aa:	699a      	ldr	r2, [r3, #24]
 80450ac:	9202      	str	r2, [sp, #8]
 80450ae:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80450b0:	681a      	ldr	r2, [r3, #0]
 80450b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80450b6:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80450b8:	2320      	movs	r3, #32
 80450ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80450be:	2300      	movs	r3, #0
 80450c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80450c4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80450c8:	e7ac      	b.n	8045024 <HAL_I2C_Mem_Read+0x20>
    else if (hi2c->XferSize == 1U)
 80450ca:	2a01      	cmp	r2, #1
 80450cc:	d12c      	bne.n	8045128 <HAL_I2C_Mem_Read+0x124>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80450ce:	681a      	ldr	r2, [r3, #0]
 80450d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80450d4:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80450d6:	9003      	str	r0, [sp, #12]
 80450d8:	695a      	ldr	r2, [r3, #20]
 80450da:	9203      	str	r2, [sp, #12]
 80450dc:	699a      	ldr	r2, [r3, #24]
 80450de:	9203      	str	r2, [sp, #12]
 80450e0:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80450e2:	681a      	ldr	r2, [r3, #0]
 80450e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80450e8:	601a      	str	r2, [r3, #0]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80450ea:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8045218 <HAL_I2C_Mem_Read+0x214>
    while (hi2c->XferSize > 0U)
 80450ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80450f0:	2b00      	cmp	r3, #0
 80450f2:	d0e1      	beq.n	80450b8 <HAL_I2C_Mem_Read+0xb4>
      if (hi2c->XferSize <= 3U)
 80450f4:	2b03      	cmp	r3, #3
 80450f6:	d86e      	bhi.n	80451d6 <HAL_I2C_Mem_Read+0x1d2>
        if (hi2c->XferSize == 1U)
 80450f8:	2b01      	cmp	r3, #1
 80450fa:	d12d      	bne.n	8045158 <HAL_I2C_Mem_Read+0x154>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80450fc:	4632      	mov	r2, r6
 80450fe:	4639      	mov	r1, r7
 8045100:	4620      	mov	r0, r4
 8045102:	f7ff fce9 	bl	8044ad8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8045106:	2800      	cmp	r0, #0
 8045108:	d1c7      	bne.n	804509a <HAL_I2C_Mem_Read+0x96>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 804510a:	6823      	ldr	r3, [r4, #0]
 804510c:	691a      	ldr	r2, [r3, #16]
 804510e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8045110:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8045112:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8045114:	3301      	adds	r3, #1
 8045116:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8045118:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 804511a:	3b01      	subs	r3, #1
 804511c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 804511e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8045120:	3b01      	subs	r3, #1
 8045122:	b29b      	uxth	r3, r3
 8045124:	8563      	strh	r3, [r4, #42]	; 0x2a
 8045126:	e7e2      	b.n	80450ee <HAL_I2C_Mem_Read+0xea>
    else if (hi2c->XferSize == 2U)
 8045128:	2a02      	cmp	r2, #2
 804512a:	d10e      	bne.n	804514a <HAL_I2C_Mem_Read+0x146>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 804512c:	681a      	ldr	r2, [r3, #0]
 804512e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8045132:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8045134:	681a      	ldr	r2, [r3, #0]
 8045136:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804513a:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 804513c:	9004      	str	r0, [sp, #16]
 804513e:	695a      	ldr	r2, [r3, #20]
 8045140:	9204      	str	r2, [sp, #16]
 8045142:	699b      	ldr	r3, [r3, #24]
 8045144:	9304      	str	r3, [sp, #16]
 8045146:	9b04      	ldr	r3, [sp, #16]
 8045148:	e7cf      	b.n	80450ea <HAL_I2C_Mem_Read+0xe6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 804514a:	9005      	str	r0, [sp, #20]
 804514c:	695a      	ldr	r2, [r3, #20]
 804514e:	9205      	str	r2, [sp, #20]
 8045150:	699b      	ldr	r3, [r3, #24]
 8045152:	9305      	str	r3, [sp, #20]
 8045154:	9b05      	ldr	r3, [sp, #20]
 8045156:	e7c8      	b.n	80450ea <HAL_I2C_Mem_Read+0xe6>
        else if (hi2c->XferSize == 2U)
 8045158:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 804515a:	9600      	str	r6, [sp, #0]
 804515c:	463b      	mov	r3, r7
 804515e:	f04f 0200 	mov.w	r2, #0
 8045162:	4641      	mov	r1, r8
 8045164:	4620      	mov	r0, r4
        else if (hi2c->XferSize == 2U)
 8045166:	d119      	bne.n	804519c <HAL_I2C_Mem_Read+0x198>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8045168:	f7ff fce5 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 804516c:	2800      	cmp	r0, #0
 804516e:	d194      	bne.n	804509a <HAL_I2C_Mem_Read+0x96>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8045170:	6823      	ldr	r3, [r4, #0]
 8045172:	681a      	ldr	r2, [r3, #0]
 8045174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8045178:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 804517a:	691a      	ldr	r2, [r3, #16]
 804517c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 804517e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8045180:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8045182:	1c53      	adds	r3, r2, #1
 8045184:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8045186:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8045188:	3b01      	subs	r3, #1
 804518a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 804518c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 804518e:	3b01      	subs	r3, #1
 8045190:	b29b      	uxth	r3, r3
 8045192:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8045194:	6823      	ldr	r3, [r4, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8045196:	691b      	ldr	r3, [r3, #16]
 8045198:	7053      	strb	r3, [r2, #1]
 804519a:	e7ba      	b.n	8045112 <HAL_I2C_Mem_Read+0x10e>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 804519c:	f7ff fccb 	bl	8044b36 <I2C_WaitOnFlagUntilTimeout>
 80451a0:	4602      	mov	r2, r0
 80451a2:	2800      	cmp	r0, #0
 80451a4:	f47f af79 	bne.w	804509a <HAL_I2C_Mem_Read+0x96>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80451a8:	6823      	ldr	r3, [r4, #0]
 80451aa:	6819      	ldr	r1, [r3, #0]
 80451ac:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80451b0:	6019      	str	r1, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80451b2:	6919      	ldr	r1, [r3, #16]
 80451b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80451b6:	7019      	strb	r1, [r3, #0]
          hi2c->pBuffPtr++;
 80451b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80451ba:	9600      	str	r6, [sp, #0]
          hi2c->pBuffPtr++;
 80451bc:	3301      	adds	r3, #1
 80451be:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80451c0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80451c2:	3b01      	subs	r3, #1
 80451c4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80451c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80451c8:	3b01      	subs	r3, #1
 80451ca:	b29b      	uxth	r3, r3
 80451cc:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80451ce:	4641      	mov	r1, r8
 80451d0:	463b      	mov	r3, r7
 80451d2:	4620      	mov	r0, r4
 80451d4:	e7c8      	b.n	8045168 <HAL_I2C_Mem_Read+0x164>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80451d6:	4632      	mov	r2, r6
 80451d8:	4639      	mov	r1, r7
 80451da:	4620      	mov	r0, r4
 80451dc:	f7ff fc7c 	bl	8044ad8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80451e0:	2800      	cmp	r0, #0
 80451e2:	f47f af5a 	bne.w	804509a <HAL_I2C_Mem_Read+0x96>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80451e6:	6823      	ldr	r3, [r4, #0]
 80451e8:	691a      	ldr	r2, [r3, #16]
 80451ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80451ec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80451ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80451f0:	1c53      	adds	r3, r2, #1
 80451f2:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 80451f4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80451f6:	3b01      	subs	r3, #1
 80451f8:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80451fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80451fc:	3b01      	subs	r3, #1
 80451fe:	b29b      	uxth	r3, r3
 8045200:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8045202:	6823      	ldr	r3, [r4, #0]
 8045204:	6959      	ldr	r1, [r3, #20]
 8045206:	0749      	lsls	r1, r1, #29
 8045208:	f57f af71 	bpl.w	80450ee <HAL_I2C_Mem_Read+0xea>
 804520c:	e7c3      	b.n	8045196 <HAL_I2C_Mem_Read+0x192>
 804520e:	bf00      	nop
 8045210:	00100002 	.word	0x00100002
 8045214:	ffff0000 	.word	0xffff0000
 8045218:	00010004 	.word	0x00010004

0804521c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 804521c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 804521e:	4604      	mov	r4, r0
 8045220:	b1d8      	cbz	r0, 804525a <HAL_IWDG_Init+0x3e>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8045222:	6803      	ldr	r3, [r0, #0]
 8045224:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8045228:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 804522a:	f245 5255 	movw	r2, #21845	; 0x5555
 804522e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8045230:	6842      	ldr	r2, [r0, #4]
 8045232:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8045234:	6882      	ldr	r2, [r0, #8]
 8045236:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8045238:	f7fe fc1e 	bl	8043a78 <HAL_GetTick>
 804523c:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 804523e:	6823      	ldr	r3, [r4, #0]
 8045240:	68d8      	ldr	r0, [r3, #12]
 8045242:	b918      	cbnz	r0, 804524c <HAL_IWDG_Init+0x30>
      return HAL_TIMEOUT;
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8045244:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8045248:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 804524a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 804524c:	f7fe fc14 	bl	8043a78 <HAL_GetTick>
 8045250:	1b40      	subs	r0, r0, r5
 8045252:	2830      	cmp	r0, #48	; 0x30
 8045254:	d9f3      	bls.n	804523e <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 8045256:	2003      	movs	r0, #3
 8045258:	e7f7      	b.n	804524a <HAL_IWDG_Init+0x2e>
    return HAL_ERROR;
 804525a:	2001      	movs	r0, #1
 804525c:	e7f5      	b.n	804524a <HAL_IWDG_Init+0x2e>

0804525e <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 804525e:	6803      	ldr	r3, [r0, #0]
 8045260:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8045264:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8045266:	2000      	movs	r0, #0
 8045268:	4770      	bx	lr
	...

0804526c <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 804526c:	4b01      	ldr	r3, [pc, #4]	; (8045274 <HAL_PWR_EnableBkUpAccess+0x8>)
 804526e:	2201      	movs	r2, #1
 8045270:	601a      	str	r2, [r3, #0]
}
 8045272:	4770      	bx	lr
 8045274:	420e0020 	.word	0x420e0020

08045278 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8045278:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 804527a:	4b0a      	ldr	r3, [pc, #40]	; (80452a4 <HAL_PWREx_EnableBkUpReg+0x2c>)

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 804527c:	4c0a      	ldr	r4, [pc, #40]	; (80452a8 <HAL_PWREx_EnableBkUpReg+0x30>)
  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 804527e:	2201      	movs	r2, #1
 8045280:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8045282:	f7fe fbf9 	bl	8043a78 <HAL_GetTick>
 8045286:	4605      	mov	r5, r0
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8045288:	6863      	ldr	r3, [r4, #4]
 804528a:	071b      	lsls	r3, r3, #28
 804528c:	d501      	bpl.n	8045292 <HAL_PWREx_EnableBkUpReg+0x1a>
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
 804528e:	2000      	movs	r0, #0
}
 8045290:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8045292:	f7fe fbf1 	bl	8043a78 <HAL_GetTick>
 8045296:	1b40      	subs	r0, r0, r5
 8045298:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 804529c:	d9f4      	bls.n	8045288 <HAL_PWREx_EnableBkUpReg+0x10>
      return HAL_TIMEOUT;
 804529e:	2003      	movs	r0, #3
 80452a0:	e7f6      	b.n	8045290 <HAL_PWREx_EnableBkUpReg+0x18>
 80452a2:	bf00      	nop
 80452a4:	420e00a4 	.word	0x420e00a4
 80452a8:	40007000 	.word	0x40007000

080452ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80452ac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80452b0:	4604      	mov	r4, r0
 80452b2:	b908      	cbnz	r0, 80452b8 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80452b4:	2001      	movs	r0, #1
 80452b6:	e03f      	b.n	8045338 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80452b8:	6803      	ldr	r3, [r0, #0]
 80452ba:	07dd      	lsls	r5, r3, #31
 80452bc:	d410      	bmi.n	80452e0 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80452be:	6823      	ldr	r3, [r4, #0]
 80452c0:	0798      	lsls	r0, r3, #30
 80452c2:	d45a      	bmi.n	804537a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80452c4:	6823      	ldr	r3, [r4, #0]
 80452c6:	071a      	lsls	r2, r3, #28
 80452c8:	f100 809c 	bmi.w	8045404 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80452cc:	6823      	ldr	r3, [r4, #0]
 80452ce:	075b      	lsls	r3, r3, #29
 80452d0:	f100 80ba 	bmi.w	8045448 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80452d4:	69a0      	ldr	r0, [r4, #24]
 80452d6:	2800      	cmp	r0, #0
 80452d8:	f040 811b 	bne.w	8045512 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80452dc:	2000      	movs	r0, #0
 80452de:	e02b      	b.n	8045338 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80452e0:	4ba7      	ldr	r3, [pc, #668]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 80452e2:	689a      	ldr	r2, [r3, #8]
 80452e4:	f002 020c 	and.w	r2, r2, #12
 80452e8:	2a04      	cmp	r2, #4
 80452ea:	d007      	beq.n	80452fc <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80452ec:	689a      	ldr	r2, [r3, #8]
 80452ee:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80452f2:	2a08      	cmp	r2, #8
 80452f4:	d10a      	bne.n	804530c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80452f6:	685b      	ldr	r3, [r3, #4]
 80452f8:	0259      	lsls	r1, r3, #9
 80452fa:	d507      	bpl.n	804530c <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80452fc:	4ba0      	ldr	r3, [pc, #640]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 80452fe:	681b      	ldr	r3, [r3, #0]
 8045300:	039a      	lsls	r2, r3, #14
 8045302:	d5dc      	bpl.n	80452be <HAL_RCC_OscConfig+0x12>
 8045304:	6863      	ldr	r3, [r4, #4]
 8045306:	2b00      	cmp	r3, #0
 8045308:	d1d9      	bne.n	80452be <HAL_RCC_OscConfig+0x12>
 804530a:	e7d3      	b.n	80452b4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 804530c:	6863      	ldr	r3, [r4, #4]
 804530e:	4d9c      	ldr	r5, [pc, #624]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 8045310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8045314:	d113      	bne.n	804533e <HAL_RCC_OscConfig+0x92>
 8045316:	682b      	ldr	r3, [r5, #0]
 8045318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 804531c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 804531e:	f7fe fbab 	bl	8043a78 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8045322:	4d97      	ldr	r5, [pc, #604]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8045324:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8045326:	682b      	ldr	r3, [r5, #0]
 8045328:	039b      	lsls	r3, r3, #14
 804532a:	d4c8      	bmi.n	80452be <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 804532c:	f7fe fba4 	bl	8043a78 <HAL_GetTick>
 8045330:	1b80      	subs	r0, r0, r6
 8045332:	2864      	cmp	r0, #100	; 0x64
 8045334:	d9f7      	bls.n	8045326 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8045336:	2003      	movs	r0, #3
}
 8045338:	b002      	add	sp, #8
 804533a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 804533e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8045342:	d104      	bne.n	804534e <HAL_RCC_OscConfig+0xa2>
 8045344:	682b      	ldr	r3, [r5, #0]
 8045346:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 804534a:	602b      	str	r3, [r5, #0]
 804534c:	e7e3      	b.n	8045316 <HAL_RCC_OscConfig+0x6a>
 804534e:	682a      	ldr	r2, [r5, #0]
 8045350:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8045354:	602a      	str	r2, [r5, #0]
 8045356:	682a      	ldr	r2, [r5, #0]
 8045358:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 804535c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 804535e:	2b00      	cmp	r3, #0
 8045360:	d1dd      	bne.n	804531e <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8045362:	f7fe fb89 	bl	8043a78 <HAL_GetTick>
 8045366:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8045368:	682b      	ldr	r3, [r5, #0]
 804536a:	039f      	lsls	r7, r3, #14
 804536c:	d5a7      	bpl.n	80452be <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 804536e:	f7fe fb83 	bl	8043a78 <HAL_GetTick>
 8045372:	1b80      	subs	r0, r0, r6
 8045374:	2864      	cmp	r0, #100	; 0x64
 8045376:	d9f7      	bls.n	8045368 <HAL_RCC_OscConfig+0xbc>
 8045378:	e7dd      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 804537a:	4b81      	ldr	r3, [pc, #516]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 804537c:	689a      	ldr	r2, [r3, #8]
 804537e:	f012 0f0c 	tst.w	r2, #12
 8045382:	d007      	beq.n	8045394 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8045384:	689a      	ldr	r2, [r3, #8]
 8045386:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 804538a:	2a08      	cmp	r2, #8
 804538c:	d111      	bne.n	80453b2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 804538e:	685b      	ldr	r3, [r3, #4]
 8045390:	025e      	lsls	r6, r3, #9
 8045392:	d40e      	bmi.n	80453b2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8045394:	4b7a      	ldr	r3, [pc, #488]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 8045396:	681a      	ldr	r2, [r3, #0]
 8045398:	0795      	lsls	r5, r2, #30
 804539a:	d502      	bpl.n	80453a2 <HAL_RCC_OscConfig+0xf6>
 804539c:	68e2      	ldr	r2, [r4, #12]
 804539e:	2a01      	cmp	r2, #1
 80453a0:	d188      	bne.n	80452b4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80453a2:	681a      	ldr	r2, [r3, #0]
 80453a4:	6921      	ldr	r1, [r4, #16]
 80453a6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80453aa:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80453ae:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80453b0:	e788      	b.n	80452c4 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80453b2:	68e2      	ldr	r2, [r4, #12]
 80453b4:	4b73      	ldr	r3, [pc, #460]	; (8045584 <HAL_RCC_OscConfig+0x2d8>)
 80453b6:	b1b2      	cbz	r2, 80453e6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80453b8:	2201      	movs	r2, #1
 80453ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80453bc:	f7fe fb5c 	bl	8043a78 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80453c0:	4d6f      	ldr	r5, [pc, #444]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80453c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80453c4:	682b      	ldr	r3, [r5, #0]
 80453c6:	0798      	lsls	r0, r3, #30
 80453c8:	d507      	bpl.n	80453da <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80453ca:	682b      	ldr	r3, [r5, #0]
 80453cc:	6922      	ldr	r2, [r4, #16]
 80453ce:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80453d2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80453d6:	602b      	str	r3, [r5, #0]
 80453d8:	e774      	b.n	80452c4 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80453da:	f7fe fb4d 	bl	8043a78 <HAL_GetTick>
 80453de:	1b80      	subs	r0, r0, r6
 80453e0:	2802      	cmp	r0, #2
 80453e2:	d9ef      	bls.n	80453c4 <HAL_RCC_OscConfig+0x118>
 80453e4:	e7a7      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 80453e6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80453e8:	f7fe fb46 	bl	8043a78 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80453ec:	4d64      	ldr	r5, [pc, #400]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80453ee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80453f0:	682b      	ldr	r3, [r5, #0]
 80453f2:	0799      	lsls	r1, r3, #30
 80453f4:	f57f af66 	bpl.w	80452c4 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80453f8:	f7fe fb3e 	bl	8043a78 <HAL_GetTick>
 80453fc:	1b80      	subs	r0, r0, r6
 80453fe:	2802      	cmp	r0, #2
 8045400:	d9f6      	bls.n	80453f0 <HAL_RCC_OscConfig+0x144>
 8045402:	e798      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8045404:	6962      	ldr	r2, [r4, #20]
 8045406:	4b60      	ldr	r3, [pc, #384]	; (8045588 <HAL_RCC_OscConfig+0x2dc>)
 8045408:	b17a      	cbz	r2, 804542a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 804540a:	2201      	movs	r2, #1
 804540c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 804540e:	f7fe fb33 	bl	8043a78 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8045412:	4d5b      	ldr	r5, [pc, #364]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8045414:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8045416:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8045418:	079f      	lsls	r7, r3, #30
 804541a:	f53f af57 	bmi.w	80452cc <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 804541e:	f7fe fb2b 	bl	8043a78 <HAL_GetTick>
 8045422:	1b80      	subs	r0, r0, r6
 8045424:	2802      	cmp	r0, #2
 8045426:	d9f6      	bls.n	8045416 <HAL_RCC_OscConfig+0x16a>
 8045428:	e785      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 804542a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 804542c:	f7fe fb24 	bl	8043a78 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8045430:	4d53      	ldr	r5, [pc, #332]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8045432:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8045434:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8045436:	0798      	lsls	r0, r3, #30
 8045438:	f57f af48 	bpl.w	80452cc <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 804543c:	f7fe fb1c 	bl	8043a78 <HAL_GetTick>
 8045440:	1b80      	subs	r0, r0, r6
 8045442:	2802      	cmp	r0, #2
 8045444:	d9f6      	bls.n	8045434 <HAL_RCC_OscConfig+0x188>
 8045446:	e776      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8045448:	4b4d      	ldr	r3, [pc, #308]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 804544a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804544c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8045450:	d128      	bne.n	80454a4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8045452:	9201      	str	r2, [sp, #4]
 8045454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045456:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804545a:	641a      	str	r2, [r3, #64]	; 0x40
 804545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804545e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8045462:	9301      	str	r3, [sp, #4]
 8045464:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8045466:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8045468:	4d48      	ldr	r5, [pc, #288]	; (804558c <HAL_RCC_OscConfig+0x2e0>)
 804546a:	682b      	ldr	r3, [r5, #0]
 804546c:	05d9      	lsls	r1, r3, #23
 804546e:	d51b      	bpl.n	80454a8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8045470:	68a3      	ldr	r3, [r4, #8]
 8045472:	4d43      	ldr	r5, [pc, #268]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 8045474:	2b01      	cmp	r3, #1
 8045476:	d127      	bne.n	80454c8 <HAL_RCC_OscConfig+0x21c>
 8045478:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 804547a:	f043 0301 	orr.w	r3, r3, #1
 804547e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8045480:	f7fe fafa 	bl	8043a78 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8045484:	4d3e      	ldr	r5, [pc, #248]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8045486:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8045488:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 804548c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 804548e:	079b      	lsls	r3, r3, #30
 8045490:	d539      	bpl.n	8045506 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8045492:	2e00      	cmp	r6, #0
 8045494:	f43f af1e 	beq.w	80452d4 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8045498:	4a39      	ldr	r2, [pc, #228]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 804549a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 804549c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80454a0:	6413      	str	r3, [r2, #64]	; 0x40
 80454a2:	e717      	b.n	80452d4 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80454a4:	2600      	movs	r6, #0
 80454a6:	e7df      	b.n	8045468 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80454a8:	682b      	ldr	r3, [r5, #0]
 80454aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80454ae:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80454b0:	f7fe fae2 	bl	8043a78 <HAL_GetTick>
 80454b4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80454b6:	682b      	ldr	r3, [r5, #0]
 80454b8:	05da      	lsls	r2, r3, #23
 80454ba:	d4d9      	bmi.n	8045470 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80454bc:	f7fe fadc 	bl	8043a78 <HAL_GetTick>
 80454c0:	1bc0      	subs	r0, r0, r7
 80454c2:	2802      	cmp	r0, #2
 80454c4:	d9f7      	bls.n	80454b6 <HAL_RCC_OscConfig+0x20a>
 80454c6:	e736      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80454c8:	2b05      	cmp	r3, #5
 80454ca:	d104      	bne.n	80454d6 <HAL_RCC_OscConfig+0x22a>
 80454cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80454ce:	f043 0304 	orr.w	r3, r3, #4
 80454d2:	672b      	str	r3, [r5, #112]	; 0x70
 80454d4:	e7d0      	b.n	8045478 <HAL_RCC_OscConfig+0x1cc>
 80454d6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80454d8:	f022 0201 	bic.w	r2, r2, #1
 80454dc:	672a      	str	r2, [r5, #112]	; 0x70
 80454de:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80454e0:	f022 0204 	bic.w	r2, r2, #4
 80454e4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80454e6:	2b00      	cmp	r3, #0
 80454e8:	d1ca      	bne.n	8045480 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80454ea:	f7fe fac5 	bl	8043a78 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80454ee:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80454f2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80454f4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80454f6:	0798      	lsls	r0, r3, #30
 80454f8:	d5cb      	bpl.n	8045492 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80454fa:	f7fe fabd 	bl	8043a78 <HAL_GetTick>
 80454fe:	1bc0      	subs	r0, r0, r7
 8045500:	4540      	cmp	r0, r8
 8045502:	d9f7      	bls.n	80454f4 <HAL_RCC_OscConfig+0x248>
 8045504:	e717      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8045506:	f7fe fab7 	bl	8043a78 <HAL_GetTick>
 804550a:	1bc0      	subs	r0, r0, r7
 804550c:	4540      	cmp	r0, r8
 804550e:	d9bd      	bls.n	804548c <HAL_RCC_OscConfig+0x1e0>
 8045510:	e711      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8045512:	4d1b      	ldr	r5, [pc, #108]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
 8045514:	68ab      	ldr	r3, [r5, #8]
 8045516:	f003 030c 	and.w	r3, r3, #12
 804551a:	2b08      	cmp	r3, #8
 804551c:	d047      	beq.n	80455ae <HAL_RCC_OscConfig+0x302>
 804551e:	4e1c      	ldr	r6, [pc, #112]	; (8045590 <HAL_RCC_OscConfig+0x2e4>)
 8045520:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8045522:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8045524:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8045526:	d135      	bne.n	8045594 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8045528:	f7fe faa6 	bl	8043a78 <HAL_GetTick>
 804552c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804552e:	682b      	ldr	r3, [r5, #0]
 8045530:	0199      	lsls	r1, r3, #6
 8045532:	d41e      	bmi.n	8045572 <HAL_RCC_OscConfig+0x2c6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8045534:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8045538:	4313      	orrs	r3, r2
 804553a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 804553c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8045540:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8045542:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8045546:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8045548:	4c0d      	ldr	r4, [pc, #52]	; (8045580 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 804554a:	0852      	lsrs	r2, r2, #1
 804554c:	3a01      	subs	r2, #1
 804554e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8045552:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8045554:	2301      	movs	r3, #1
 8045556:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8045558:	f7fe fa8e 	bl	8043a78 <HAL_GetTick>
 804555c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 804555e:	6823      	ldr	r3, [r4, #0]
 8045560:	019a      	lsls	r2, r3, #6
 8045562:	f53f aebb 	bmi.w	80452dc <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8045566:	f7fe fa87 	bl	8043a78 <HAL_GetTick>
 804556a:	1b40      	subs	r0, r0, r5
 804556c:	2802      	cmp	r0, #2
 804556e:	d9f6      	bls.n	804555e <HAL_RCC_OscConfig+0x2b2>
 8045570:	e6e1      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8045572:	f7fe fa81 	bl	8043a78 <HAL_GetTick>
 8045576:	1bc0      	subs	r0, r0, r7
 8045578:	2802      	cmp	r0, #2
 804557a:	d9d8      	bls.n	804552e <HAL_RCC_OscConfig+0x282>
 804557c:	e6db      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
 804557e:	bf00      	nop
 8045580:	40023800 	.word	0x40023800
 8045584:	42470000 	.word	0x42470000
 8045588:	42470e80 	.word	0x42470e80
 804558c:	40007000 	.word	0x40007000
 8045590:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8045594:	f7fe fa70 	bl	8043a78 <HAL_GetTick>
 8045598:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804559a:	682b      	ldr	r3, [r5, #0]
 804559c:	019b      	lsls	r3, r3, #6
 804559e:	f57f ae9d 	bpl.w	80452dc <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80455a2:	f7fe fa69 	bl	8043a78 <HAL_GetTick>
 80455a6:	1b00      	subs	r0, r0, r4
 80455a8:	2802      	cmp	r0, #2
 80455aa:	d9f6      	bls.n	804559a <HAL_RCC_OscConfig+0x2ee>
 80455ac:	e6c3      	b.n	8045336 <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80455ae:	2801      	cmp	r0, #1
 80455b0:	f43f aec2 	beq.w	8045338 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 80455b4:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80455b6:	69e3      	ldr	r3, [r4, #28]
 80455b8:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80455bc:	429a      	cmp	r2, r3
 80455be:	f47f ae79 	bne.w	80452b4 <HAL_RCC_OscConfig+0x8>
 80455c2:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80455c4:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80455c8:	4293      	cmp	r3, r2
 80455ca:	f47f ae73 	bne.w	80452b4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80455ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80455d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80455d4:	4003      	ands	r3, r0
 80455d6:	4293      	cmp	r3, r2
 80455d8:	f47f ae6c 	bne.w	80452b4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80455dc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80455de:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80455e2:	4293      	cmp	r3, r2
 80455e4:	f47f ae66 	bne.w	80452b4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80455e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80455ea:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 80455ee:	1ac0      	subs	r0, r0, r3
 80455f0:	bf18      	it	ne
 80455f2:	2001      	movne	r0, #1
 80455f4:	e6a0      	b.n	8045338 <HAL_RCC_OscConfig+0x8c>
 80455f6:	bf00      	nop

080455f8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80455f8:	4913      	ldr	r1, [pc, #76]	; (8045648 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80455fa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80455fc:	688b      	ldr	r3, [r1, #8]
 80455fe:	f003 030c 	and.w	r3, r3, #12
 8045602:	2b04      	cmp	r3, #4
 8045604:	d003      	beq.n	804560e <HAL_RCC_GetSysClockFreq+0x16>
 8045606:	2b08      	cmp	r3, #8
 8045608:	d003      	beq.n	8045612 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 804560a:	4810      	ldr	r0, [pc, #64]	; (804564c <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 804560c:	e000      	b.n	8045610 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 804560e:	4810      	ldr	r0, [pc, #64]	; (8045650 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8045610:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8045612:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8045614:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8045616:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8045618:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804561c:	bf14      	ite	ne
 804561e:	480c      	ldrne	r0, [pc, #48]	; (8045650 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8045620:	480a      	ldreq	r0, [pc, #40]	; (804564c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8045622:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8045626:	bf18      	it	ne
 8045628:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 804562a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804562e:	fba1 0100 	umull	r0, r1, r1, r0
 8045632:	f7fb fc61 	bl	8040ef8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8045636:	4b04      	ldr	r3, [pc, #16]	; (8045648 <HAL_RCC_GetSysClockFreq+0x50>)
 8045638:	685b      	ldr	r3, [r3, #4]
 804563a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 804563e:	3301      	adds	r3, #1
 8045640:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8045642:	fbb0 f0f3 	udiv	r0, r0, r3
 8045646:	e7e3      	b.n	8045610 <HAL_RCC_GetSysClockFreq+0x18>
 8045648:	40023800 	.word	0x40023800
 804564c:	00f42400 	.word	0x00f42400
 8045650:	007a1200 	.word	0x007a1200

08045654 <HAL_RCC_ClockConfig>:
{
 8045654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045658:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 804565a:	4604      	mov	r4, r0
 804565c:	b910      	cbnz	r0, 8045664 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 804565e:	2001      	movs	r0, #1
}
 8045660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8045664:	4b43      	ldr	r3, [pc, #268]	; (8045774 <HAL_RCC_ClockConfig+0x120>)
 8045666:	681a      	ldr	r2, [r3, #0]
 8045668:	f002 020f 	and.w	r2, r2, #15
 804566c:	428a      	cmp	r2, r1
 804566e:	d328      	bcc.n	80456c2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8045670:	6821      	ldr	r1, [r4, #0]
 8045672:	078f      	lsls	r7, r1, #30
 8045674:	d42d      	bmi.n	80456d2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8045676:	07c8      	lsls	r0, r1, #31
 8045678:	d440      	bmi.n	80456fc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 804567a:	4b3e      	ldr	r3, [pc, #248]	; (8045774 <HAL_RCC_ClockConfig+0x120>)
 804567c:	681a      	ldr	r2, [r3, #0]
 804567e:	f002 020f 	and.w	r2, r2, #15
 8045682:	42aa      	cmp	r2, r5
 8045684:	d865      	bhi.n	8045752 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8045686:	6822      	ldr	r2, [r4, #0]
 8045688:	0751      	lsls	r1, r2, #29
 804568a:	d46b      	bmi.n	8045764 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 804568c:	0713      	lsls	r3, r2, #28
 804568e:	d507      	bpl.n	80456a0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8045690:	4a39      	ldr	r2, [pc, #228]	; (8045778 <HAL_RCC_ClockConfig+0x124>)
 8045692:	6921      	ldr	r1, [r4, #16]
 8045694:	6893      	ldr	r3, [r2, #8]
 8045696:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 804569a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 804569e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80456a0:	f7ff ffaa 	bl	80455f8 <HAL_RCC_GetSysClockFreq>
 80456a4:	4b34      	ldr	r3, [pc, #208]	; (8045778 <HAL_RCC_ClockConfig+0x124>)
 80456a6:	4a35      	ldr	r2, [pc, #212]	; (804577c <HAL_RCC_ClockConfig+0x128>)
 80456a8:	689b      	ldr	r3, [r3, #8]
 80456aa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80456ae:	5cd3      	ldrb	r3, [r2, r3]
 80456b0:	40d8      	lsrs	r0, r3
 80456b2:	4b33      	ldr	r3, [pc, #204]	; (8045780 <HAL_RCC_ClockConfig+0x12c>)
 80456b4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80456b6:	4b33      	ldr	r3, [pc, #204]	; (8045784 <HAL_RCC_ClockConfig+0x130>)
 80456b8:	6818      	ldr	r0, [r3, #0]
 80456ba:	f00a fd15 	bl	80500e8 <HAL_InitTick>
  return HAL_OK;
 80456be:	2000      	movs	r0, #0
 80456c0:	e7ce      	b.n	8045660 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80456c2:	b2ca      	uxtb	r2, r1
 80456c4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80456c6:	681b      	ldr	r3, [r3, #0]
 80456c8:	f003 030f 	and.w	r3, r3, #15
 80456cc:	428b      	cmp	r3, r1
 80456ce:	d1c6      	bne.n	804565e <HAL_RCC_ClockConfig+0xa>
 80456d0:	e7ce      	b.n	8045670 <HAL_RCC_ClockConfig+0x1c>
 80456d2:	4b29      	ldr	r3, [pc, #164]	; (8045778 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80456d4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80456d8:	bf1e      	ittt	ne
 80456da:	689a      	ldrne	r2, [r3, #8]
 80456dc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80456e0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80456e2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80456e4:	bf42      	ittt	mi
 80456e6:	689a      	ldrmi	r2, [r3, #8]
 80456e8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80456ec:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80456ee:	689a      	ldr	r2, [r3, #8]
 80456f0:	68a0      	ldr	r0, [r4, #8]
 80456f2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80456f6:	4302      	orrs	r2, r0
 80456f8:	609a      	str	r2, [r3, #8]
 80456fa:	e7bc      	b.n	8045676 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80456fc:	6862      	ldr	r2, [r4, #4]
 80456fe:	4b1e      	ldr	r3, [pc, #120]	; (8045778 <HAL_RCC_ClockConfig+0x124>)
 8045700:	2a01      	cmp	r2, #1
 8045702:	d11c      	bne.n	804573e <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8045704:	681b      	ldr	r3, [r3, #0]
 8045706:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804570a:	d0a8      	beq.n	804565e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 804570c:	4e1a      	ldr	r6, [pc, #104]	; (8045778 <HAL_RCC_ClockConfig+0x124>)
 804570e:	68b3      	ldr	r3, [r6, #8]
 8045710:	f023 0303 	bic.w	r3, r3, #3
 8045714:	4313      	orrs	r3, r2
 8045716:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8045718:	f7fe f9ae 	bl	8043a78 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 804571c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8045720:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8045722:	68b3      	ldr	r3, [r6, #8]
 8045724:	6862      	ldr	r2, [r4, #4]
 8045726:	f003 030c 	and.w	r3, r3, #12
 804572a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 804572e:	d0a4      	beq.n	804567a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8045730:	f7fe f9a2 	bl	8043a78 <HAL_GetTick>
 8045734:	1bc0      	subs	r0, r0, r7
 8045736:	4540      	cmp	r0, r8
 8045738:	d9f3      	bls.n	8045722 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 804573a:	2003      	movs	r0, #3
 804573c:	e790      	b.n	8045660 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 804573e:	1e91      	subs	r1, r2, #2
 8045740:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8045742:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8045744:	d802      	bhi.n	804574c <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8045746:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 804574a:	e7de      	b.n	804570a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804574c:	f013 0f02 	tst.w	r3, #2
 8045750:	e7db      	b.n	804570a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8045752:	b2ea      	uxtb	r2, r5
 8045754:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8045756:	681b      	ldr	r3, [r3, #0]
 8045758:	f003 030f 	and.w	r3, r3, #15
 804575c:	42ab      	cmp	r3, r5
 804575e:	f47f af7e 	bne.w	804565e <HAL_RCC_ClockConfig+0xa>
 8045762:	e790      	b.n	8045686 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8045764:	4904      	ldr	r1, [pc, #16]	; (8045778 <HAL_RCC_ClockConfig+0x124>)
 8045766:	68e0      	ldr	r0, [r4, #12]
 8045768:	688b      	ldr	r3, [r1, #8]
 804576a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 804576e:	4303      	orrs	r3, r0
 8045770:	608b      	str	r3, [r1, #8]
 8045772:	e78b      	b.n	804568c <HAL_RCC_ClockConfig+0x38>
 8045774:	40023c00 	.word	0x40023c00
 8045778:	40023800 	.word	0x40023800
 804577c:	080541dc 	.word	0x080541dc
 8045780:	20001048 	.word	0x20001048
 8045784:	20001054 	.word	0x20001054

08045788 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8045788:	4b04      	ldr	r3, [pc, #16]	; (804579c <HAL_RCC_GetPCLK1Freq+0x14>)
 804578a:	4a05      	ldr	r2, [pc, #20]	; (80457a0 <HAL_RCC_GetPCLK1Freq+0x18>)
 804578c:	689b      	ldr	r3, [r3, #8]
 804578e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8045792:	5cd3      	ldrb	r3, [r2, r3]
 8045794:	4a03      	ldr	r2, [pc, #12]	; (80457a4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8045796:	6810      	ldr	r0, [r2, #0]
}
 8045798:	40d8      	lsrs	r0, r3
 804579a:	4770      	bx	lr
 804579c:	40023800 	.word	0x40023800
 80457a0:	080541ec 	.word	0x080541ec
 80457a4:	20001048 	.word	0x20001048

080457a8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80457a8:	4b04      	ldr	r3, [pc, #16]	; (80457bc <HAL_RCC_GetPCLK2Freq+0x14>)
 80457aa:	4a05      	ldr	r2, [pc, #20]	; (80457c0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80457ac:	689b      	ldr	r3, [r3, #8]
 80457ae:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80457b2:	5cd3      	ldrb	r3, [r2, r3]
 80457b4:	4a03      	ldr	r2, [pc, #12]	; (80457c4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80457b6:	6810      	ldr	r0, [r2, #0]
}
 80457b8:	40d8      	lsrs	r0, r3
 80457ba:	4770      	bx	lr
 80457bc:	40023800 	.word	0x40023800
 80457c0:	080541ec 	.word	0x080541ec
 80457c4:	20001048 	.word	0x20001048

080457c8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80457c8:	6803      	ldr	r3, [r0, #0]
 80457ca:	f013 0f05 	tst.w	r3, #5
{
 80457ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80457d0:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80457d2:	d105      	bne.n	80457e0 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80457d4:	6828      	ldr	r0, [r5, #0]
 80457d6:	f010 0002 	ands.w	r0, r0, #2
 80457da:	d128      	bne.n	804582e <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 80457dc:	b003      	add	sp, #12
 80457de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 80457e0:	4c41      	ldr	r4, [pc, #260]	; (80458e8 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80457e2:	4e42      	ldr	r6, [pc, #264]	; (80458ec <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 80457e4:	2300      	movs	r3, #0
 80457e6:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80457e8:	f7fe f946 	bl	8043a78 <HAL_GetTick>
 80457ec:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80457ee:	6833      	ldr	r3, [r6, #0]
 80457f0:	011b      	lsls	r3, r3, #4
 80457f2:	d415      	bmi.n	8045820 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80457f4:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 80457f8:	071b      	lsls	r3, r3, #28
 80457fa:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80457fe:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8045802:	2301      	movs	r3, #1
 8045804:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8045806:	f7fe f937 	bl	8043a78 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 804580a:	4c38      	ldr	r4, [pc, #224]	; (80458ec <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 804580c:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 804580e:	6823      	ldr	r3, [r4, #0]
 8045810:	0118      	lsls	r0, r3, #4
 8045812:	d4df      	bmi.n	80457d4 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8045814:	f7fe f930 	bl	8043a78 <HAL_GetTick>
 8045818:	1b80      	subs	r0, r0, r6
 804581a:	2802      	cmp	r0, #2
 804581c:	d9f7      	bls.n	804580e <HAL_RCCEx_PeriphCLKConfig+0x46>
 804581e:	e004      	b.n	804582a <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8045820:	f7fe f92a 	bl	8043a78 <HAL_GetTick>
 8045824:	1bc0      	subs	r0, r0, r7
 8045826:	2802      	cmp	r0, #2
 8045828:	d9e1      	bls.n	80457ee <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 804582a:	2003      	movs	r0, #3
 804582c:	e7d6      	b.n	80457dc <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 804582e:	2300      	movs	r3, #0
 8045830:	9301      	str	r3, [sp, #4]
 8045832:	4b2e      	ldr	r3, [pc, #184]	; (80458ec <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8045834:	4c2e      	ldr	r4, [pc, #184]	; (80458f0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8045836:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045838:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804583c:	641a      	str	r2, [r3, #64]	; 0x40
 804583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8045840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8045844:	9301      	str	r3, [sp, #4]
 8045846:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8045848:	6823      	ldr	r3, [r4, #0]
 804584a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804584e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8045850:	f7fe f912 	bl	8043a78 <HAL_GetTick>
 8045854:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8045856:	6823      	ldr	r3, [r4, #0]
 8045858:	05d9      	lsls	r1, r3, #23
 804585a:	d51b      	bpl.n	8045894 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 804585c:	4c23      	ldr	r4, [pc, #140]	; (80458ec <HAL_RCCEx_PeriphCLKConfig+0x124>)
 804585e:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8045860:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8045864:	d11c      	bne.n	80458a0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8045866:	68eb      	ldr	r3, [r5, #12]
 8045868:	f403 7240 	and.w	r2, r3, #768	; 0x300
 804586c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8045870:	4a1e      	ldr	r2, [pc, #120]	; (80458ec <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8045872:	d134      	bne.n	80458de <HAL_RCCEx_PeriphCLKConfig+0x116>
 8045874:	6891      	ldr	r1, [r2, #8]
 8045876:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 804587a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 804587e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8045882:	4301      	orrs	r1, r0
 8045884:	6091      	str	r1, [r2, #8]
 8045886:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8045888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 804588c:	430b      	orrs	r3, r1
 804588e:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 8045890:	2000      	movs	r0, #0
 8045892:	e7a3      	b.n	80457dc <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8045894:	f7fe f8f0 	bl	8043a78 <HAL_GetTick>
 8045898:	1b80      	subs	r0, r0, r6
 804589a:	2802      	cmp	r0, #2
 804589c:	d9db      	bls.n	8045856 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 804589e:	e7c4      	b.n	804582a <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80458a0:	68ea      	ldr	r2, [r5, #12]
 80458a2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80458a6:	4293      	cmp	r3, r2
 80458a8:	d0dd      	beq.n	8045866 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80458aa:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80458ac:	4a11      	ldr	r2, [pc, #68]	; (80458f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80458ae:	2101      	movs	r1, #1
 80458b0:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80458b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80458b6:	2100      	movs	r1, #0
 80458b8:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80458ba:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80458bc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80458be:	07da      	lsls	r2, r3, #31
 80458c0:	d5d1      	bpl.n	8045866 <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 80458c2:	f7fe f8d9 	bl	8043a78 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80458c6:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80458ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80458cc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80458ce:	079b      	lsls	r3, r3, #30
 80458d0:	d4c9      	bmi.n	8045866 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80458d2:	f7fe f8d1 	bl	8043a78 <HAL_GetTick>
 80458d6:	1b80      	subs	r0, r0, r6
 80458d8:	42b8      	cmp	r0, r7
 80458da:	d9f7      	bls.n	80458cc <HAL_RCCEx_PeriphCLKConfig+0x104>
 80458dc:	e7a5      	b.n	804582a <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80458de:	6891      	ldr	r1, [r2, #8]
 80458e0:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80458e4:	e7ce      	b.n	8045884 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 80458e6:	bf00      	nop
 80458e8:	42470068 	.word	0x42470068
 80458ec:	40023800 	.word	0x40023800
 80458f0:	40007000 	.word	0x40007000
 80458f4:	42470e40 	.word	0x42470e40

080458f8 <HAL_RTC_DeactivateAlarm>:

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80458f8:	7f03      	ldrb	r3, [r0, #28]
 80458fa:	2b01      	cmp	r3, #1
{
 80458fc:	b570      	push	{r4, r5, r6, lr}
 80458fe:	4604      	mov	r4, r0
 8045900:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8045904:	d021      	beq.n	804594a <HAL_RTC_DeactivateAlarm+0x52>
 8045906:	2301      	movs	r3, #1
 8045908:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804590a:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 804590c:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804590e:	22ca      	movs	r2, #202	; 0xca
 8045910:	625a      	str	r2, [r3, #36]	; 0x24
 8045912:	2253      	movs	r2, #83	; 0x53
 8045914:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8045916:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 804591a:	689a      	ldr	r2, [r3, #8]
  if(Alarm == RTC_ALARM_A)
 804591c:	d123      	bne.n	8045966 <HAL_RTC_DeactivateAlarm+0x6e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 804591e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8045922:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8045924:	689a      	ldr	r2, [r3, #8]
 8045926:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 804592a:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 804592c:	f7fe f8a4 	bl	8043a78 <HAL_GetTick>
 8045930:	4606      	mov	r6, r0

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8045932:	6823      	ldr	r3, [r4, #0]
 8045934:	68dd      	ldr	r5, [r3, #12]
 8045936:	f015 0501 	ands.w	r5, r5, #1
 804593a:	d007      	beq.n	804594c <HAL_RTC_DeactivateAlarm+0x54>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804593c:	6823      	ldr	r3, [r4, #0]
 804593e:	22ff      	movs	r2, #255	; 0xff
 8045940:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8045942:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8045944:	2301      	movs	r3, #1
 8045946:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 8045948:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 804594a:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 804594c:	f7fe f894 	bl	8043a78 <HAL_GetTick>
 8045950:	1b80      	subs	r0, r0, r6
 8045952:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8045956:	d9ec      	bls.n	8045932 <HAL_RTC_DeactivateAlarm+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045958:	6823      	ldr	r3, [r4, #0]
 804595a:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 804595c:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804595e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045960:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8045962:	7725      	strb	r5, [r4, #28]
        return HAL_TIMEOUT;
 8045964:	e7f1      	b.n	804594a <HAL_RTC_DeactivateAlarm+0x52>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8045966:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 804596a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 804596c:	689a      	ldr	r2, [r3, #8]
 804596e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8045972:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8045974:	f7fe f880 	bl	8043a78 <HAL_GetTick>
 8045978:	4606      	mov	r6, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 804597a:	6823      	ldr	r3, [r4, #0]
 804597c:	68dd      	ldr	r5, [r3, #12]
 804597e:	f015 0502 	ands.w	r5, r5, #2
 8045982:	d1db      	bne.n	804593c <HAL_RTC_DeactivateAlarm+0x44>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8045984:	f7fe f878 	bl	8043a78 <HAL_GetTick>
 8045988:	1b80      	subs	r0, r0, r6
 804598a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 804598e:	d9f4      	bls.n	804597a <HAL_RTC_DeactivateAlarm+0x82>
 8045990:	e7e2      	b.n	8045958 <HAL_RTC_DeactivateAlarm+0x60>

08045992 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8045992:	6802      	ldr	r2, [r0, #0]
{
 8045994:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8045996:	68d3      	ldr	r3, [r2, #12]
 8045998:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 804599c:	60d3      	str	r3, [r2, #12]
{
 804599e:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 80459a0:	f7fe f86a 	bl	8043a78 <HAL_GetTick>
 80459a4:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80459a6:	6823      	ldr	r3, [r4, #0]
 80459a8:	68db      	ldr	r3, [r3, #12]
 80459aa:	069b      	lsls	r3, r3, #26
 80459ac:	d501      	bpl.n	80459b2 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80459ae:	2000      	movs	r0, #0
}
 80459b0:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80459b2:	f7fe f861 	bl	8043a78 <HAL_GetTick>
 80459b6:	1b40      	subs	r0, r0, r5
 80459b8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80459bc:	d9f3      	bls.n	80459a6 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80459be:	2003      	movs	r0, #3
 80459c0:	e7f6      	b.n	80459b0 <HAL_RTC_WaitForSynchro+0x1e>

080459c2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80459c2:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80459c4:	6803      	ldr	r3, [r0, #0]
 80459c6:	68da      	ldr	r2, [r3, #12]
 80459c8:	0652      	lsls	r2, r2, #25
{
 80459ca:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80459cc:	d501      	bpl.n	80459d2 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80459ce:	2000      	movs	r0, #0
}
 80459d0:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80459d2:	f04f 32ff 	mov.w	r2, #4294967295
 80459d6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80459d8:	f7fe f84e 	bl	8043a78 <HAL_GetTick>
 80459dc:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80459de:	6823      	ldr	r3, [r4, #0]
 80459e0:	68db      	ldr	r3, [r3, #12]
 80459e2:	065b      	lsls	r3, r3, #25
 80459e4:	d4f3      	bmi.n	80459ce <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80459e6:	f7fe f847 	bl	8043a78 <HAL_GetTick>
 80459ea:	1b40      	subs	r0, r0, r5
 80459ec:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80459f0:	d9f5      	bls.n	80459de <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80459f2:	2003      	movs	r0, #3
 80459f4:	e7ec      	b.n	80459d0 <RTC_EnterInitMode+0xe>

080459f6 <HAL_RTC_Init>:
{
 80459f6:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 80459f8:	4604      	mov	r4, r0
 80459fa:	b1b8      	cbz	r0, 8045a2c <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80459fc:	7f43      	ldrb	r3, [r0, #29]
 80459fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8045a02:	b913      	cbnz	r3, 8045a0a <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8045a04:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8045a06:	f00a fb89 	bl	805011c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045a0a:	2302      	movs	r3, #2
 8045a0c:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045a0e:	6823      	ldr	r3, [r4, #0]
 8045a10:	22ca      	movs	r2, #202	; 0xca
 8045a12:	625a      	str	r2, [r3, #36]	; 0x24
 8045a14:	2253      	movs	r2, #83	; 0x53
 8045a16:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8045a18:	4620      	mov	r0, r4
 8045a1a:	f7ff ffd2 	bl	80459c2 <RTC_EnterInitMode>
 8045a1e:	6823      	ldr	r3, [r4, #0]
 8045a20:	4605      	mov	r5, r0
 8045a22:	b128      	cbz	r0, 8045a30 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045a24:	22ff      	movs	r2, #255	; 0xff
 8045a26:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8045a28:	2304      	movs	r3, #4
 8045a2a:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 8045a2c:	2501      	movs	r5, #1
 8045a2e:	e02e      	b.n	8045a8e <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8045a30:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8045a32:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8045a34:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8045a38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045a3c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8045a3e:	6862      	ldr	r2, [r4, #4]
 8045a40:	6899      	ldr	r1, [r3, #8]
 8045a42:	4302      	orrs	r2, r0
 8045a44:	6960      	ldr	r0, [r4, #20]
 8045a46:	4302      	orrs	r2, r0
 8045a48:	430a      	orrs	r2, r1
 8045a4a:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8045a4c:	68e2      	ldr	r2, [r4, #12]
 8045a4e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8045a50:	691a      	ldr	r2, [r3, #16]
 8045a52:	68a1      	ldr	r1, [r4, #8]
 8045a54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8045a58:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8045a5a:	68da      	ldr	r2, [r3, #12]
 8045a5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045a60:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8045a62:	689b      	ldr	r3, [r3, #8]
 8045a64:	069b      	lsls	r3, r3, #26
 8045a66:	d405      	bmi.n	8045a74 <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8045a68:	4620      	mov	r0, r4
 8045a6a:	f7ff ff92 	bl	8045992 <HAL_RTC_WaitForSynchro>
 8045a6e:	b108      	cbz	r0, 8045a74 <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045a70:	6823      	ldr	r3, [r4, #0]
 8045a72:	e7d7      	b.n	8045a24 <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8045a74:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8045a76:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8045a78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045a7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8045a7e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8045a80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045a82:	430a      	orrs	r2, r1
 8045a84:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045a86:	22ff      	movs	r2, #255	; 0xff
 8045a88:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8045a8a:	2301      	movs	r3, #1
 8045a8c:	7763      	strb	r3, [r4, #29]
}
 8045a8e:	4628      	mov	r0, r5
 8045a90:	bd38      	pop	{r3, r4, r5, pc}

08045a92 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8045a92:	2300      	movs	r3, #0

  while(Value >= 10U)
 8045a94:	2809      	cmp	r0, #9
 8045a96:	d803      	bhi.n	8045aa0 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8045a98:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8045a9c:	b2c0      	uxtb	r0, r0
 8045a9e:	4770      	bx	lr
    Value -= 10U;
 8045aa0:	380a      	subs	r0, #10
    bcdhigh++;
 8045aa2:	3301      	adds	r3, #1
    Value -= 10U;
 8045aa4:	b2c0      	uxtb	r0, r0
 8045aa6:	e7f5      	b.n	8045a94 <RTC_ByteToBcd2+0x2>

08045aa8 <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8045aa8:	7f03      	ldrb	r3, [r0, #28]
 8045aaa:	2b01      	cmp	r3, #1
{
 8045aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045ab0:	4606      	mov	r6, r0
 8045ab2:	460f      	mov	r7, r1
 8045ab4:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 8045ab8:	d02e      	beq.n	8045b18 <HAL_RTC_SetTime+0x70>
 8045aba:	2301      	movs	r3, #1
 8045abc:	6801      	ldr	r1, [r0, #0]
 8045abe:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045ac0:	7745      	strb	r5, [r0, #29]
 8045ac2:	7838      	ldrb	r0, [r7, #0]
 8045ac4:	787d      	ldrb	r5, [r7, #1]
 8045ac6:	78bc      	ldrb	r4, [r7, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045ac8:	688b      	ldr	r3, [r1, #8]
  if(Format == RTC_FORMAT_BIN)
 8045aca:	bb42      	cbnz	r2, 8045b1e <HAL_RTC_SetTime+0x76>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045acc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8045ad0:	bf08      	it	eq
 8045ad2:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8045ad4:	f7ff ffdd 	bl	8045a92 <RTC_ByteToBcd2>
 8045ad8:	4680      	mov	r8, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8045ada:	4628      	mov	r0, r5
 8045adc:	f7ff ffd9 	bl	8045a92 <RTC_ByteToBcd2>
 8045ae0:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8045ae2:	4620      	mov	r0, r4
 8045ae4:	f7ff ffd5 	bl	8045a92 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8045ae8:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8045aea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8045aee:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8045af2:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045af6:	23ca      	movs	r3, #202	; 0xca
 8045af8:	624b      	str	r3, [r1, #36]	; 0x24
 8045afa:	2353      	movs	r3, #83	; 0x53
 8045afc:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8045afe:	4630      	mov	r0, r6
 8045b00:	f7ff ff5f 	bl	80459c2 <RTC_EnterInitMode>
 8045b04:	6833      	ldr	r3, [r6, #0]
 8045b06:	4605      	mov	r5, r0
 8045b08:	b1b0      	cbz	r0, 8045b38 <HAL_RTC_SetTime+0x90>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045b0a:	22ff      	movs	r2, #255	; 0xff
 8045b0c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8045b0e:	2304      	movs	r3, #4
 8045b10:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8045b12:	2300      	movs	r3, #0
 8045b14:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8045b16:	2501      	movs	r5, #1
}
 8045b18:	4628      	mov	r0, r5
 8045b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045b1e:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8045b22:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 8045b26:	bf08      	it	eq
 8045b28:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8045b2a:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8045b2e:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8045b30:	78fc      	ldrb	r4, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8045b32:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8045b36:	e7de      	b.n	8045af6 <HAL_RTC_SetTime+0x4e>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8045b38:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8045b3c:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8045b40:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8045b42:	689a      	ldr	r2, [r3, #8]
 8045b44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8045b48:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8045b4a:	e9d7 2003 	ldrd	r2, r0, [r7, #12]
 8045b4e:	6899      	ldr	r1, [r3, #8]
 8045b50:	4302      	orrs	r2, r0
 8045b52:	430a      	orrs	r2, r1
 8045b54:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8045b56:	68da      	ldr	r2, [r3, #12]
 8045b58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045b5c:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8045b5e:	689b      	ldr	r3, [r3, #8]
 8045b60:	069b      	lsls	r3, r3, #26
 8045b62:	d40a      	bmi.n	8045b7a <HAL_RTC_SetTime+0xd2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8045b64:	4630      	mov	r0, r6
 8045b66:	f7ff ff14 	bl	8045992 <HAL_RTC_WaitForSynchro>
 8045b6a:	b130      	cbz	r0, 8045b7a <HAL_RTC_SetTime+0xd2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045b6c:	6833      	ldr	r3, [r6, #0]
 8045b6e:	22ff      	movs	r2, #255	; 0xff
 8045b70:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8045b72:	2304      	movs	r3, #4
 8045b74:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8045b76:	7735      	strb	r5, [r6, #28]
 8045b78:	e7cd      	b.n	8045b16 <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045b7a:	6833      	ldr	r3, [r6, #0]
 8045b7c:	22ff      	movs	r2, #255	; 0xff
 8045b7e:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8045b80:	2301      	movs	r3, #1
 8045b82:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc);
 8045b84:	2300      	movs	r3, #0
 8045b86:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8045b88:	e7c6      	b.n	8045b18 <HAL_RTC_SetTime+0x70>

08045b8a <HAL_RTC_SetDate>:
{
 8045b8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8045b8c:	7f03      	ldrb	r3, [r0, #28]
 8045b8e:	2b01      	cmp	r3, #1
{
 8045b90:	4606      	mov	r6, r0
 8045b92:	f04f 0502 	mov.w	r5, #2
 __HAL_LOCK(hrtc);
 8045b96:	d030      	beq.n	8045bfa <HAL_RTC_SetDate+0x70>
 8045b98:	2301      	movs	r3, #1
 8045b9a:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045b9c:	7745      	strb	r5, [r0, #29]
 8045b9e:	780d      	ldrb	r5, [r1, #0]
 8045ba0:	78c8      	ldrb	r0, [r1, #3]
 8045ba2:	784c      	ldrb	r4, [r1, #1]
 8045ba4:	788f      	ldrb	r7, [r1, #2]
 8045ba6:	036d      	lsls	r5, r5, #13
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8045ba8:	2a00      	cmp	r2, #0
 8045baa:	d147      	bne.n	8045c3c <HAL_RTC_SetDate+0xb2>
 8045bac:	06e2      	lsls	r2, r4, #27
 8045bae:	d503      	bpl.n	8045bb8 <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8045bb0:	f024 0410 	bic.w	r4, r4, #16
 8045bb4:	340a      	adds	r4, #10
 8045bb6:	704c      	strb	r4, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8045bb8:	f7ff ff6b 	bl	8045a92 <RTC_ByteToBcd2>
 8045bbc:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8045bbe:	7848      	ldrb	r0, [r1, #1]
 8045bc0:	f7ff ff67 	bl	8045a92 <RTC_ByteToBcd2>
 8045bc4:	4604      	mov	r4, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8045bc6:	4638      	mov	r0, r7
 8045bc8:	f7ff ff63 	bl	8045a92 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8045bcc:	4328      	orrs	r0, r5
 8045bce:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045bd2:	6833      	ldr	r3, [r6, #0]
 8045bd4:	22ca      	movs	r2, #202	; 0xca
 8045bd6:	625a      	str	r2, [r3, #36]	; 0x24
 8045bd8:	2253      	movs	r2, #83	; 0x53
 8045bda:	625a      	str	r2, [r3, #36]	; 0x24
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8045bdc:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8045be0:	4630      	mov	r0, r6
 8045be2:	f7ff feee 	bl	80459c2 <RTC_EnterInitMode>
 8045be6:	6833      	ldr	r3, [r6, #0]
 8045be8:	4605      	mov	r5, r0
 8045bea:	b140      	cbz	r0, 8045bfe <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045bec:	22ff      	movs	r2, #255	; 0xff
 8045bee:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8045bf0:	2304      	movs	r3, #4
 8045bf2:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8045bf4:	2300      	movs	r3, #0
 8045bf6:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8045bf8:	2501      	movs	r5, #1
}
 8045bfa:	4628      	mov	r0, r5
 8045bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8045bfe:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8045c02:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8045c06:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8045c08:	68da      	ldr	r2, [r3, #12]
 8045c0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045c0e:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8045c10:	689b      	ldr	r3, [r3, #8]
 8045c12:	069b      	lsls	r3, r3, #26
 8045c14:	d40a      	bmi.n	8045c2c <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8045c16:	4630      	mov	r0, r6
 8045c18:	f7ff febb 	bl	8045992 <HAL_RTC_WaitForSynchro>
 8045c1c:	b130      	cbz	r0, 8045c2c <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045c1e:	6833      	ldr	r3, [r6, #0]
 8045c20:	22ff      	movs	r2, #255	; 0xff
 8045c22:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8045c24:	2304      	movs	r3, #4
 8045c26:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8045c28:	7735      	strb	r5, [r6, #28]
 8045c2a:	e7e5      	b.n	8045bf8 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045c2c:	6833      	ldr	r3, [r6, #0]
 8045c2e:	22ff      	movs	r2, #255	; 0xff
 8045c30:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8045c32:	2301      	movs	r3, #1
 8045c34:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8045c36:	2300      	movs	r3, #0
 8045c38:	7733      	strb	r3, [r6, #28]
    return HAL_OK;
 8045c3a:	e7de      	b.n	8045bfa <HAL_RTC_SetDate+0x70>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8045c3c:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 8045c40:	4338      	orrs	r0, r7
 8045c42:	e7c6      	b.n	8045bd2 <HAL_RTC_SetDate+0x48>

08045c44 <HAL_RTC_SetAlarm_IT>:
{
 8045c44:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8045c48:	4b53      	ldr	r3, [pc, #332]	; (8045d98 <HAL_RTC_SetAlarm_IT+0x154>)
{
 8045c4a:	4606      	mov	r6, r0
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8045c4c:	681b      	ldr	r3, [r3, #0]
 8045c4e:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8045c52:	fbb3 f0f0 	udiv	r0, r3, r0
 8045c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8045c5a:	4343      	muls	r3, r0
 8045c5c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hrtc);
 8045c5e:	7f33      	ldrb	r3, [r6, #28]
 8045c60:	2b01      	cmp	r3, #1
 8045c62:	f04f 0002 	mov.w	r0, #2
 8045c66:	d04a      	beq.n	8045cfe <HAL_RTC_SetAlarm_IT+0xba>
 8045c68:	2301      	movs	r3, #1
 8045c6a:	6834      	ldr	r4, [r6, #0]
 8045c6c:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045c6e:	7770      	strb	r0, [r6, #29]
 8045c70:	7808      	ldrb	r0, [r1, #0]
 8045c72:	f891 9001 	ldrb.w	r9, [r1, #1]
 8045c76:	f891 a002 	ldrb.w	sl, [r1, #2]
 8045c7a:	f891 7020 	ldrb.w	r7, [r1, #32]
 8045c7e:	69cd      	ldr	r5, [r1, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045c80:	68a3      	ldr	r3, [r4, #8]
  if(Format == RTC_FORMAT_BIN)
 8045c82:	2a00      	cmp	r2, #0
 8045c84:	d13e      	bne.n	8045d04 <HAL_RTC_SetAlarm_IT+0xc0>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045c86:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8045c8a:	bf08      	it	eq
 8045c8c:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8045c8e:	f7ff ff00 	bl	8045a92 <RTC_ByteToBcd2>
 8045c92:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8045c94:	4648      	mov	r0, r9
 8045c96:	f7ff fefc 	bl	8045a92 <RTC_ByteToBcd2>
 8045c9a:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8045c9c:	4650      	mov	r0, sl
 8045c9e:	f7ff fef8 	bl	8045a92 <RTC_ByteToBcd2>
 8045ca2:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8045ca4:	4638      	mov	r0, r7
 8045ca6:	f7ff fef4 	bl	8045a92 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8045caa:	694b      	ldr	r3, [r1, #20]
 8045cac:	432b      	orrs	r3, r5
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8045cae:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8045cb0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8045cb4:	ea43 0309 	orr.w	r3, r3, r9
 8045cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8045cbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8045cc0:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8045cc4:	698b      	ldr	r3, [r1, #24]
 8045cc6:	684a      	ldr	r2, [r1, #4]
 8045cc8:	431a      	orrs	r2, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045cca:	23ca      	movs	r3, #202	; 0xca
 8045ccc:	6263      	str	r3, [r4, #36]	; 0x24
 8045cce:	2353      	movs	r3, #83	; 0x53
 8045cd0:	6263      	str	r3, [r4, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8045cd2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8045cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8045cd8:	68a3      	ldr	r3, [r4, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8045cda:	d142      	bne.n	8045d62 <HAL_RTC_SetAlarm_IT+0x11e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8045cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8045ce0:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8045ce2:	68e3      	ldr	r3, [r4, #12]
 8045ce4:	b2db      	uxtb	r3, r3
 8045ce6:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8045cea:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8045cec:	9b01      	ldr	r3, [sp, #4]
 8045cee:	1e59      	subs	r1, r3, #1
 8045cf0:	9101      	str	r1, [sp, #4]
 8045cf2:	b9cb      	cbnz	r3, 8045d28 <HAL_RTC_SetAlarm_IT+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045cf4:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045cf6:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045cf8:	6262      	str	r2, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045cfa:	7770      	strb	r0, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8045cfc:	7733      	strb	r3, [r6, #28]
}
 8045cfe:	b002      	add	sp, #8
 8045d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045d04:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8045d08:	bf08      	it	eq
 8045d0a:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8045d0c:	694b      	ldr	r3, [r1, #20]
 8045d0e:	431d      	orrs	r5, r3
 8045d10:	ea45 050a 	orr.w	r5, r5, sl
 8045d14:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8045d18:	78cb      	ldrb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8045d1a:	ea40 2009 	orr.w	r0, r0, r9, lsl #8
 8045d1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8045d22:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
 8045d26:	e7cd      	b.n	8045cc4 <HAL_RTC_SetAlarm_IT+0x80>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8045d28:	68e3      	ldr	r3, [r4, #12]
 8045d2a:	07d9      	lsls	r1, r3, #31
 8045d2c:	d5de      	bpl.n	8045cec <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8045d2e:	61e0      	str	r0, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8045d30:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8045d32:	68a3      	ldr	r3, [r4, #8]
 8045d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8045d38:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8045d3a:	68a3      	ldr	r3, [r4, #8]
 8045d3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8045d40:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8045d42:	4b16      	ldr	r3, [pc, #88]	; (8045d9c <HAL_RTC_SetAlarm_IT+0x158>)
 8045d44:	681a      	ldr	r2, [r3, #0]
 8045d46:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8045d4a:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8045d4c:	689a      	ldr	r2, [r3, #8]
 8045d4e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8045d52:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045d54:	23ff      	movs	r3, #255	; 0xff
 8045d56:	6263      	str	r3, [r4, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8045d58:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8045d5a:	2301      	movs	r3, #1
 8045d5c:	7773      	strb	r3, [r6, #29]
  __HAL_UNLOCK(hrtc);
 8045d5e:	7730      	strb	r0, [r6, #28]
  return HAL_OK;
 8045d60:	e7cd      	b.n	8045cfe <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8045d62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8045d66:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8045d68:	68e3      	ldr	r3, [r4, #12]
 8045d6a:	b2db      	uxtb	r3, r3
 8045d6c:	f463 7320 	orn	r3, r3, #640	; 0x280
 8045d70:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8045d72:	9b01      	ldr	r3, [sp, #4]
 8045d74:	1e59      	subs	r1, r3, #1
 8045d76:	9101      	str	r1, [sp, #4]
 8045d78:	2b00      	cmp	r3, #0
 8045d7a:	d0bb      	beq.n	8045cf4 <HAL_RTC_SetAlarm_IT+0xb0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8045d7c:	68e3      	ldr	r3, [r4, #12]
 8045d7e:	079b      	lsls	r3, r3, #30
 8045d80:	d5f7      	bpl.n	8045d72 <HAL_RTC_SetAlarm_IT+0x12e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8045d82:	6220      	str	r0, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8045d84:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8045d86:	68a3      	ldr	r3, [r4, #8]
 8045d88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8045d8c:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8045d8e:	68a3      	ldr	r3, [r4, #8]
 8045d90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8045d94:	e7d4      	b.n	8045d40 <HAL_RTC_SetAlarm_IT+0xfc>
 8045d96:	bf00      	nop
 8045d98:	20001048 	.word	0x20001048
 8045d9c:	40013c00 	.word	0x40013c00

08045da0 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8045da0:	0903      	lsrs	r3, r0, #4
 8045da2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8045da6:	f000 000f 	and.w	r0, r0, #15
 8045daa:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8045dae:	b2c0      	uxtb	r0, r0
 8045db0:	4770      	bx	lr

08045db2 <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8045db2:	6803      	ldr	r3, [r0, #0]
 8045db4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8045db6:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8045db8:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8045dba:	681b      	ldr	r3, [r3, #0]
 8045dbc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8045dc0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
{
 8045dc4:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8045dc6:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8045dca:	0c1d      	lsrs	r5, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8045dcc:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8045dce:	f3c3 2606 	ubfx	r6, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8045dd2:	f005 003f 	and.w	r0, r5, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8045dd6:	b2dc      	uxtb	r4, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8045dd8:	f005 0540 	and.w	r5, r5, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8045ddc:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8045dde:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8045de0:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8045de2:	70cd      	strb	r5, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8045de4:	b952      	cbnz	r2, 8045dfc <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8045de6:	f7ff ffdb 	bl	8045da0 <RTC_Bcd2ToByte>
 8045dea:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8045dec:	4630      	mov	r0, r6
 8045dee:	f7ff ffd7 	bl	8045da0 <RTC_Bcd2ToByte>
 8045df2:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8045df4:	4620      	mov	r0, r4
 8045df6:	f7ff ffd3 	bl	8045da0 <RTC_Bcd2ToByte>
 8045dfa:	7088      	strb	r0, [r1, #2]
}
 8045dfc:	2000      	movs	r0, #0
 8045dfe:	bd70      	pop	{r4, r5, r6, pc}

08045e00 <HAL_RTC_GetDate>:
{
 8045e00:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8045e02:	6803      	ldr	r3, [r0, #0]
 8045e04:	685b      	ldr	r3, [r3, #4]
 8045e06:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8045e0a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8045e0e:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8045e10:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8045e14:	b2dc      	uxtb	r4, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8045e16:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8045e1a:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8045e1c:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8045e1e:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8045e20:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8045e22:	b952      	cbnz	r2, 8045e3a <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8045e24:	f7ff ffbc 	bl	8045da0 <RTC_Bcd2ToByte>
 8045e28:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8045e2a:	4628      	mov	r0, r5
 8045e2c:	f7ff ffb8 	bl	8045da0 <RTC_Bcd2ToByte>
 8045e30:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8045e32:	4620      	mov	r0, r4
 8045e34:	f7ff ffb4 	bl	8045da0 <RTC_Bcd2ToByte>
 8045e38:	7088      	strb	r0, [r1, #2]
}
 8045e3a:	2000      	movs	r0, #0
 8045e3c:	bd38      	pop	{r3, r4, r5, pc}

08045e3e <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8045e3e:	6803      	ldr	r3, [r0, #0]
 8045e40:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8045e42:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8045e46:	4770      	bx	lr

08045e48 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8045e48:	6803      	ldr	r3, [r0, #0]
 8045e4a:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8045e4c:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8045e50:	4770      	bx	lr

08045e52 <HAL_RTCEx_SetSmoothCalib>:
  *         must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
  *         SmouthCalibMinusPulsesValue must be equal to 0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue)
{
 8045e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045e56:	461f      	mov	r7, r3
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmouthCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8045e58:	7f03      	ldrb	r3, [r0, #28]
 8045e5a:	2b01      	cmp	r3, #1
{
 8045e5c:	4604      	mov	r4, r0
 8045e5e:	460e      	mov	r6, r1
 8045e60:	4615      	mov	r5, r2
 8045e62:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8045e66:	d014      	beq.n	8045e92 <HAL_RTCEx_SetSmoothCalib+0x40>
 8045e68:	2301      	movs	r3, #1
 8045e6a:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045e6c:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045e6e:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045e70:	22ca      	movs	r2, #202	; 0xca
 8045e72:	625a      	str	r2, [r3, #36]	; 0x24
 8045e74:	2253      	movs	r2, #83	; 0x53
 8045e76:	625a      	str	r2, [r3, #36]	; 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ISR & RTC_ISR_RECALPF) != RESET)
 8045e78:	68db      	ldr	r3, [r3, #12]
 8045e7a:	03da      	lsls	r2, r3, #15
 8045e7c:	d40b      	bmi.n	8045e96 <HAL_RTCEx_SetSmoothCalib+0x44>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmouthCalibMinusPulsesValue);
 8045e7e:	6823      	ldr	r3, [r4, #0]
 8045e80:	433d      	orrs	r5, r7
 8045e82:	4335      	orrs	r5, r6

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045e84:	22ff      	movs	r2, #255	; 0xff
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmouthCalibMinusPulsesValue);
 8045e86:	63dd      	str	r5, [r3, #60]	; 0x3c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8045e88:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045e8a:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8045e8c:	2301      	movs	r3, #1
 8045e8e:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 8045e90:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 8045e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  tickstart = HAL_GetTick();
 8045e96:	f7fd fdef 	bl	8043a78 <HAL_GetTick>
 8045e9a:	4680      	mov	r8, r0
    while((hrtc->Instance->ISR & RTC_ISR_RECALPF) != RESET)
 8045e9c:	6823      	ldr	r3, [r4, #0]
 8045e9e:	68db      	ldr	r3, [r3, #12]
 8045ea0:	03db      	lsls	r3, r3, #15
 8045ea2:	d5ec      	bpl.n	8045e7e <HAL_RTCEx_SetSmoothCalib+0x2c>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8045ea4:	f7fd fde8 	bl	8043a78 <HAL_GetTick>
 8045ea8:	eba0 0008 	sub.w	r0, r0, r8
 8045eac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8045eb0:	d9f4      	bls.n	8045e9c <HAL_RTCEx_SetSmoothCalib+0x4a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045eb2:	6823      	ldr	r3, [r4, #0]
 8045eb4:	22ff      	movs	r2, #255	; 0xff
 8045eb6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045eb8:	2003      	movs	r0, #3
        __HAL_UNLOCK(hrtc);
 8045eba:	2300      	movs	r3, #0
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045ebc:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8045ebe:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8045ec0:	e7e7      	b.n	8045e92 <HAL_RTCEx_SetSmoothCalib+0x40>

08045ec2 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8045ec2:	7f03      	ldrb	r3, [r0, #28]
 8045ec4:	2b01      	cmp	r3, #1
 8045ec6:	f04f 0302 	mov.w	r3, #2
 8045eca:	d00f      	beq.n	8045eec <HAL_RTCEx_EnableBypassShadow+0x2a>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8045ecc:	7743      	strb	r3, [r0, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045ece:	6803      	ldr	r3, [r0, #0]
 8045ed0:	22ca      	movs	r2, #202	; 0xca
 8045ed2:	625a      	str	r2, [r3, #36]	; 0x24
 8045ed4:	2253      	movs	r2, #83	; 0x53
 8045ed6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8045ed8:	689a      	ldr	r2, [r3, #8]
 8045eda:	f042 0220 	orr.w	r2, r2, #32
 8045ede:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045ee0:	22ff      	movs	r2, #255	; 0xff
 8045ee2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8045ee4:	2301      	movs	r3, #1
 8045ee6:	7743      	strb	r3, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8045ee8:	2300      	movs	r3, #0
 8045eea:	7703      	strb	r3, [r0, #28]
  __HAL_LOCK(hrtc);
 8045eec:	4618      	mov	r0, r3

  return HAL_OK;
}
 8045eee:	4770      	bx	lr

08045ef0 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8045ef0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8045ef2:	681a      	ldr	r2, [r3, #0]
 8045ef4:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8045ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8045efa:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8045efc:	4770      	bx	lr

08045efe <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8045efe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8045f02:	b089      	sub	sp, #36	; 0x24
 8045f04:	4605      	mov	r5, r0
 8045f06:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8045f08:	f7fd fdb6 	bl	8043a78 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8045f0c:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8045f0e:	4681      	mov	r9, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8045f10:	2108      	movs	r1, #8
 8045f12:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8045f14:	e9cd 3300 	strd	r3, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8045f18:	f001 fe67 	bl	8047bea <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045f1c:	4604      	mov	r4, r0
 8045f1e:	bb40      	cbnz	r0, 8045f72 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8045f20:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8045f22:	6828      	ldr	r0, [r5, #0]
 8045f24:	0409      	lsls	r1, r1, #16
 8045f26:	f001 ff73 	bl	8047e10 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045f2a:	4604      	mov	r4, r0
 8045f2c:	bb08      	cbnz	r0, 8045f72 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 8045f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8045f32:	2308      	movs	r3, #8
 8045f34:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8045f38:	2130      	movs	r1, #48	; 0x30
 8045f3a:	2302      	movs	r3, #2
 8045f3c:	e9cd 1304 	strd	r1, r3, [sp, #16]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8045f40:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8045f42:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8045f44:	a902      	add	r1, sp, #8
 8045f46:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8045f48:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8045f4a:	f001 fe3b 	bl	8047bc4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8045f4e:	6828      	ldr	r0, [r5, #0]
 8045f50:	f001 ffa7 	bl	8047ea2 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045f54:	4604      	mov	r4, r0
 8045f56:	b960      	cbnz	r0, 8045f72 <SD_FindSCR+0x74>
  uint32_t index = 0U;
 8045f58:	4607      	mov	r7, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8045f5a:	f240 482a 	movw	r8, #1066	; 0x42a
 8045f5e:	6828      	ldr	r0, [r5, #0]
 8045f60:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045f62:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8045f66:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8045f68:	d007      	beq.n	8045f7a <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8045f6a:	0719      	lsls	r1, r3, #28
 8045f6c:	d518      	bpl.n	8045fa0 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8045f6e:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8045f70:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8045f72:	4620      	mov	r0, r4
 8045f74:	b009      	add	sp, #36	; 0x24
 8045f76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8045f7a:	029b      	lsls	r3, r3, #10
 8045f7c:	d507      	bpl.n	8045f8e <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8045f7e:	f001 fdf7 	bl	8047b70 <SDIO_ReadFIFO>
 8045f82:	ab08      	add	r3, sp, #32
 8045f84:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 8045f88:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8045f8a:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8045f8e:	f7fd fd73 	bl	8043a78 <HAL_GetTick>
 8045f92:	eba0 0009 	sub.w	r0, r0, r9
 8045f96:	3001      	adds	r0, #1
 8045f98:	d1e1      	bne.n	8045f5e <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 8045f9a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8045f9e:	e7e8      	b.n	8045f72 <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8045fa0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045fa2:	079a      	lsls	r2, r3, #30
 8045fa4:	d501      	bpl.n	8045faa <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8045fa6:	2402      	movs	r4, #2
 8045fa8:	e7e2      	b.n	8045f70 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8045faa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045fac:	069b      	lsls	r3, r3, #26
 8045fae:	d501      	bpl.n	8045fb4 <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8045fb0:	2420      	movs	r4, #32
 8045fb2:	e7dd      	b.n	8045f70 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8045fb4:	f240 533a 	movw	r3, #1338	; 0x53a
 8045fb8:	6383      	str	r3, [r0, #56]	; 0x38
 8045fba:	9b01      	ldr	r3, [sp, #4]
 8045fbc:	ba1b      	rev	r3, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8045fbe:	6033      	str	r3, [r6, #0]
 8045fc0:	9b00      	ldr	r3, [sp, #0]
 8045fc2:	ba1b      	rev	r3, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8045fc4:	6073      	str	r3, [r6, #4]
  return HAL_SD_ERROR_NONE;
 8045fc6:	e7d4      	b.n	8045f72 <SD_FindSCR+0x74>

08045fc8 <HAL_SD_ReadBlocks_DMA>:
{
 8045fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8045fcc:	4604      	mov	r4, r0
 8045fce:	b087      	sub	sp, #28
 8045fd0:	4617      	mov	r7, r2
 8045fd2:	4698      	mov	r8, r3
  if(NULL == pData)
 8045fd4:	b941      	cbnz	r1, 8045fe8 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8045fd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8045fd8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8045fdc:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8045fde:	2501      	movs	r5, #1
}
 8045fe0:	4628      	mov	r0, r5
 8045fe2:	b007      	add	sp, #28
 8045fe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8045fe8:	f890 6034 	ldrb.w	r6, [r0, #52]	; 0x34
 8045fec:	b2f6      	uxtb	r6, r6
 8045fee:	2e01      	cmp	r6, #1
 8045ff0:	d176      	bne.n	80460e0 <HAL_SD_ReadBlocks_DMA+0x118>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8045ff2:	2200      	movs	r2, #0
 8045ff4:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8045ff6:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8045ff8:	18fb      	adds	r3, r7, r3
 8045ffa:	4283      	cmp	r3, r0
 8045ffc:	d903      	bls.n	8046006 <HAL_SD_ReadBlocks_DMA+0x3e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8045ffe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046000:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8046004:	e7ea      	b.n	8045fdc <HAL_SD_ReadBlocks_DMA+0x14>
    hsd->Instance->DCTRL = 0U;
 8046006:	6825      	ldr	r5, [r4, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8046008:	6c20      	ldr	r0, [r4, #64]	; 0x40
    hsd->State = HAL_SD_STATE_BUSY;
 804600a:	2303      	movs	r3, #3
 804600c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8046010:	62ea      	str	r2, [r5, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8046012:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8046014:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8046018:	f043 0302 	orr.w	r3, r3, #2
 804601c:	63eb      	str	r3, [r5, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 804601e:	4b31      	ldr	r3, [pc, #196]	; (80460e4 <HAL_SD_ReadBlocks_DMA+0x11c>)
 8046020:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8046022:	4b31      	ldr	r3, [pc, #196]	; (80460e8 <HAL_SD_ReadBlocks_DMA+0x120>)
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8046024:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferAbortCallback = NULL;
 8046028:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 804602c:	460a      	mov	r2, r1
 804602e:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8046032:	f105 0180 	add.w	r1, r5, #128	; 0x80
 8046036:	f7fe f88b 	bl	8044150 <HAL_DMA_Start_IT>
 804603a:	4605      	mov	r5, r0
 804603c:	b168      	cbz	r0, 804605a <HAL_SD_ReadBlocks_DMA+0x92>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 804603e:	6823      	ldr	r3, [r4, #0]
 8046040:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8046042:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8046046:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046048:	4a28      	ldr	r2, [pc, #160]	; (80460ec <HAL_SD_ReadBlocks_DMA+0x124>)
 804604a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 804604c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804604e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8046052:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8046054:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8046058:	e7c1      	b.n	8045fde <HAL_SD_ReadBlocks_DMA+0x16>
      __HAL_SD_DMA_ENABLE(hsd);
 804605a:	4b25      	ldr	r3, [pc, #148]	; (80460f0 <HAL_SD_ReadBlocks_DMA+0x128>)
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 804605c:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 804605e:	601e      	str	r6, [r3, #0]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8046060:	6c63      	ldr	r3, [r4, #68]	; 0x44
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8046062:	f44f 7100 	mov.w	r1, #512	; 0x200
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8046066:	2b01      	cmp	r3, #1
        add *= 512U;
 8046068:	bf18      	it	ne
 804606a:	027f      	lslne	r7, r7, #9
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 804606c:	f001 fdbd 	bl	8047bea <SDMMC_CmdBlockLength>
      if(errorstate != HAL_SD_ERROR_NONE)
 8046070:	b148      	cbz	r0, 8046086 <HAL_SD_ReadBlocks_DMA+0xbe>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046072:	6823      	ldr	r3, [r4, #0]
 8046074:	4a1d      	ldr	r2, [pc, #116]	; (80460ec <HAL_SD_ReadBlocks_DMA+0x124>)
 8046076:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8046078:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 804607a:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 804607c:	4318      	orrs	r0, r3
 804607e:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8046080:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        return HAL_ERROR;
 8046084:	e7ac      	b.n	8045fe0 <HAL_SD_ReadBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8046086:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 804608a:	e9cd 3900 	strd	r3, r9, [sp]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 804608e:	2290      	movs	r2, #144	; 0x90
 8046090:	2302      	movs	r3, #2
 8046092:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8046096:	9004      	str	r0, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8046098:	2301      	movs	r3, #1
      (void)SDIO_ConfigData(hsd->Instance, &config);
 804609a:	4669      	mov	r1, sp
 804609c:	6820      	ldr	r0, [r4, #0]
      config.DPSM          = SDIO_DPSM_ENABLE;
 804609e:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80460a0:	f001 fd90 	bl	8047bc4 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 80460a4:	f1b8 0f01 	cmp.w	r8, #1
 80460a8:	d913      	bls.n	80460d2 <HAL_SD_ReadBlocks_DMA+0x10a>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80460aa:	2382      	movs	r3, #130	; 0x82
 80460ac:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80460ae:	4639      	mov	r1, r7
 80460b0:	6820      	ldr	r0, [r4, #0]
 80460b2:	f001 fdca 	bl	8047c4a <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 80460b6:	2800      	cmp	r0, #0
 80460b8:	d092      	beq.n	8045fe0 <HAL_SD_ReadBlocks_DMA+0x18>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80460ba:	6823      	ldr	r3, [r4, #0]
 80460bc:	4a0b      	ldr	r2, [pc, #44]	; (80460ec <HAL_SD_ReadBlocks_DMA+0x124>)
 80460be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80460c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80460c2:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 80460c4:	4318      	orrs	r0, r3
        hsd->Context = SD_CONTEXT_NONE;
 80460c6:	2300      	movs	r3, #0
        hsd->ErrorCode |= errorstate;
 80460c8:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80460ca:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80460ce:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80460d0:	e786      	b.n	8045fe0 <HAL_SD_ReadBlocks_DMA+0x18>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80460d2:	2381      	movs	r3, #129	; 0x81
 80460d4:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80460d6:	4639      	mov	r1, r7
 80460d8:	6820      	ldr	r0, [r4, #0]
 80460da:	f001 fd9e 	bl	8047c1a <SDMMC_CmdReadSingleBlock>
 80460de:	e7ea      	b.n	80460b6 <HAL_SD_ReadBlocks_DMA+0xee>
    return HAL_BUSY;
 80460e0:	2502      	movs	r5, #2
 80460e2:	e77d      	b.n	8045fe0 <HAL_SD_ReadBlocks_DMA+0x18>
 80460e4:	08046227 	.word	0x08046227
 80460e8:	08046749 	.word	0x08046749
 80460ec:	004005ff 	.word	0x004005ff
 80460f0:	4225858c 	.word	0x4225858c

080460f4 <HAL_SD_WriteBlocks_DMA>:
{
 80460f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80460f8:	4604      	mov	r4, r0
 80460fa:	b087      	sub	sp, #28
 80460fc:	4616      	mov	r6, r2
 80460fe:	461f      	mov	r7, r3
  if(NULL == pData)
 8046100:	4689      	mov	r9, r1
 8046102:	b941      	cbnz	r1, 8046116 <HAL_SD_WriteBlocks_DMA+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8046104:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8046106:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 804610a:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 804610c:	2501      	movs	r5, #1
}
 804610e:	4628      	mov	r0, r5
 8046110:	b007      	add	sp, #28
 8046112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8046116:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 804611a:	b2ed      	uxtb	r5, r5
 804611c:	2d01      	cmp	r5, #1
 804611e:	d177      	bne.n	8046210 <HAL_SD_WriteBlocks_DMA+0x11c>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8046120:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8046122:	18f3      	adds	r3, r6, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8046124:	2200      	movs	r2, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8046126:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8046128:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 804612a:	d904      	bls.n	8046136 <HAL_SD_WriteBlocks_DMA+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 804612c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 804612e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8046132:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 8046134:	e7eb      	b.n	804610e <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->State = HAL_SD_STATE_BUSY;
 8046136:	2303      	movs	r3, #3
 8046138:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 804613c:	6800      	ldr	r0, [r0, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 804613e:	4935      	ldr	r1, [pc, #212]	; (8046214 <HAL_SD_WriteBlocks_DMA+0x120>)
    hsd->Instance->DCTRL = 0U;
 8046140:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8046142:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8046144:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8046148:	f043 0302 	orr.w	r3, r3, #2
 804614c:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 804614e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8046150:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8046152:	4931      	ldr	r1, [pc, #196]	; (8046218 <HAL_SD_WriteBlocks_DMA+0x124>)
    hsd->hdmatx->XferAbortCallback = NULL;
 8046154:	e9c3 1213 	strd	r1, r2, [r3, #76]	; 0x4c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8046158:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 804615a:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 804615e:	2b01      	cmp	r3, #1
      add *= 512U;
 8046160:	bf18      	it	ne
 8046162:	0276      	lslne	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8046164:	f001 fd41 	bl	8047bea <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046168:	4602      	mov	r2, r0
 804616a:	6820      	ldr	r0, [r4, #0]
 804616c:	b142      	cbz	r2, 8046180 <HAL_SD_WriteBlocks_DMA+0x8c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804616e:	4b2b      	ldr	r3, [pc, #172]	; (804621c <HAL_SD_WriteBlocks_DMA+0x128>)
 8046170:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8046172:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8046174:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 8046176:	4313      	orrs	r3, r2
 8046178:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804617a:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      return HAL_ERROR;
 804617e:	e7c6      	b.n	804610e <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 8046180:	2f01      	cmp	r7, #1
 8046182:	d912      	bls.n	80461aa <HAL_SD_WriteBlocks_DMA+0xb6>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8046184:	23a0      	movs	r3, #160	; 0xa0
 8046186:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8046188:	4631      	mov	r1, r6
 804618a:	f001 fd8e 	bl	8047caa <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 804618e:	4606      	mov	r6, r0
 8046190:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 8046192:	b180      	cbz	r0, 80461b6 <HAL_SD_WriteBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046194:	4b21      	ldr	r3, [pc, #132]	; (804621c <HAL_SD_WriteBlocks_DMA+0x128>)
 8046196:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8046198:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804619a:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 804619c:	431e      	orrs	r6, r3
      hsd->Context = SD_CONTEXT_NONE;
 804619e:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 80461a0:	63a6      	str	r6, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80461a2:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80461a6:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80461a8:	e7b1      	b.n	804610e <HAL_SD_WriteBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80461aa:	2390      	movs	r3, #144	; 0x90
 80461ac:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80461ae:	4631      	mov	r1, r6
 80461b0:	f001 fd63 	bl	8047c7a <SDMMC_CmdWriteSingleBlock>
 80461b4:	e7eb      	b.n	804618e <HAL_SD_WriteBlocks_DMA+0x9a>
    __HAL_SD_DMA_ENABLE(hsd);
 80461b6:	4b1a      	ldr	r3, [pc, #104]	; (8046220 <HAL_SD_WriteBlocks_DMA+0x12c>)
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80461b8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 80461ba:	f04f 0801 	mov.w	r8, #1
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80461be:	027f      	lsls	r7, r7, #9
    __HAL_SD_DMA_ENABLE(hsd);
 80461c0:	f8c3 8000 	str.w	r8, [r3]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80461c4:	3280      	adds	r2, #128	; 0x80
 80461c6:	08bb      	lsrs	r3, r7, #2
 80461c8:	4649      	mov	r1, r9
 80461ca:	f7fd ffc1 	bl	8044150 <HAL_DMA_Start_IT>
 80461ce:	4605      	mov	r5, r0
 80461d0:	b180      	cbz	r0, 80461f4 <HAL_SD_WriteBlocks_DMA+0x100>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80461d2:	6822      	ldr	r2, [r4, #0]
 80461d4:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80461d6:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80461da:	f023 0302 	bic.w	r3, r3, #2
 80461de:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80461e0:	4b0e      	ldr	r3, [pc, #56]	; (804621c <HAL_SD_WriteBlocks_DMA+0x128>)
 80461e2:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80461e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80461e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80461ea:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80461ec:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80461f0:	6326      	str	r6, [r4, #48]	; 0x30
 80461f2:	e78b      	b.n	804610c <HAL_SD_WriteBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80461f4:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80461f8:	e9cd 3700 	strd	r3, r7, [sp]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80461fc:	4669      	mov	r1, sp
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80461fe:	2390      	movs	r3, #144	; 0x90
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8046200:	6820      	ldr	r0, [r4, #0]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8046202:	e9cd 3602 	strd	r3, r6, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8046206:	e9cd 6804 	strd	r6, r8, [sp, #16]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 804620a:	f001 fcdb 	bl	8047bc4 <SDIO_ConfigData>
      return HAL_OK;
 804620e:	e77e      	b.n	804610e <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 8046210:	2502      	movs	r5, #2
 8046212:	e77c      	b.n	804610e <HAL_SD_WriteBlocks_DMA+0x1a>
 8046214:	08045ef1 	.word	0x08045ef1
 8046218:	08046749 	.word	0x08046749
 804621c:	004005ff 	.word	0x004005ff
 8046220:	4225858c 	.word	0x4225858c

08046224 <HAL_SD_ErrorCallback>:
 8046224:	4770      	bx	lr

08046226 <SD_DMAReceiveCplt>:
{
 8046226:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8046228:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 804622a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804622c:	2b82      	cmp	r3, #130	; 0x82
 804622e:	d109      	bne.n	8046244 <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8046230:	6820      	ldr	r0, [r4, #0]
 8046232:	f001 fd53 	bl	8047cdc <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046236:	b128      	cbz	r0, 8046244 <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 8046238:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804623a:	4318      	orrs	r0, r3
 804623c:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 804623e:	4620      	mov	r0, r4
 8046240:	f7ff fff0 	bl	8046224 <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8046244:	6823      	ldr	r3, [r4, #0]
 8046246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8046248:	f022 0208 	bic.w	r2, r2, #8
 804624c:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 804624e:	f240 523a 	movw	r2, #1338	; 0x53a
 8046252:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8046254:	2301      	movs	r3, #1
 8046256:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 804625a:	2300      	movs	r3, #0
 804625c:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 804625e:	4620      	mov	r0, r4
 8046260:	f7fd facf 	bl	8043802 <HAL_SD_RxCpltCallback>
}
 8046264:	bd10      	pop	{r4, pc}
	...

08046268 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8046268:	6e43      	ldr	r3, [r0, #100]	; 0x64
 804626a:	0f9a      	lsrs	r2, r3, #30
 804626c:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 804626e:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8046272:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8046274:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8046278:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 804627a:	f3c3 4207 	ubfx	r2, r3, #16, #8
 804627e:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8046280:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8046284:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8046286:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8046288:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 804628a:	6e83      	ldr	r3, [r0, #104]	; 0x68
 804628c:	0d1a      	lsrs	r2, r3, #20
 804628e:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8046290:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8046294:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8046296:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 804629a:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 804629c:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80462a0:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80462a2:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80462a6:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80462a8:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80462ac:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 80462ae:	2200      	movs	r2, #0
 80462b0:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 80462b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 80462b4:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 80462b6:	2a00      	cmp	r2, #0
 80462b8:	d16b      	bne.n	8046392 <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80462ba:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80462bc:	f640 74fc 	movw	r4, #4092	; 0xffc
 80462c0:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 80462c4:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80462c8:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80462ca:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 80462ce:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80462d0:	f3c2 6302 	ubfx	r3, r2, #24, #3
 80462d4:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80462d6:	f3c2 5342 	ubfx	r3, r2, #21, #3
 80462da:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80462dc:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80462e0:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80462e4:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80462e6:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80462e8:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80462ea:	7e0a      	ldrb	r2, [r1, #24]
 80462ec:	f002 0207 	and.w	r2, r2, #7
 80462f0:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80462f2:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80462f4:	4093      	lsls	r3, r2
 80462f6:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80462f8:	7a0a      	ldrb	r2, [r1, #8]
 80462fa:	f002 040f 	and.w	r4, r2, #15
 80462fe:	2201      	movs	r2, #1
 8046300:	40a2      	lsls	r2, r4
 8046302:	6582      	str	r2, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8046304:	0a52      	lsrs	r2, r2, #9
 8046306:	4353      	muls	r3, r2
 8046308:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 804630a:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 804630e:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8046310:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8046312:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8046316:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8046318:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 804631c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8046320:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8046322:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8046324:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8046326:	0fda      	lsrs	r2, r3, #31
 8046328:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 804632a:	f3c3 7241 	ubfx	r2, r3, #29, #2
 804632e:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8046330:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8046334:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8046336:	f3c3 5283 	ubfx	r2, r3, #22, #4
 804633a:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 804633c:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8046340:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8046344:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8046346:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 804634a:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 804634e:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8046352:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8046356:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 804635a:	f3c3 3280 	ubfx	r2, r3, #14, #1
 804635e:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8046362:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8046366:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 804636a:	f3c3 3200 	ubfx	r2, r3, #12, #1
 804636e:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8046372:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8046376:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 804637a:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 804637e:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8046382:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8046386:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 804638a:	2301      	movs	r3, #1
 804638c:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8046390:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8046392:	2a01      	cmp	r2, #1
 8046394:	d10f      	bne.n	80463b6 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8046396:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 804639a:	041b      	lsls	r3, r3, #16
 804639c:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80463a0:	4313      	orrs	r3, r2
 80463a2:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80463a4:	690b      	ldr	r3, [r1, #16]
 80463a6:	3301      	adds	r3, #1
 80463a8:	029b      	lsls	r3, r3, #10
 80463aa:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80463ac:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80463ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80463b2:	6583      	str	r3, [r0, #88]	; 0x58
 80463b4:	e7ab      	b.n	804630e <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80463b6:	6803      	ldr	r3, [r0, #0]
 80463b8:	4a05      	ldr	r2, [pc, #20]	; (80463d0 <HAL_SD_GetCardCSD+0x168>)
 80463ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80463bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80463be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80463c2:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80463c4:	2301      	movs	r3, #1
 80463c6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80463ca:	4618      	mov	r0, r3
 80463cc:	e7e0      	b.n	8046390 <HAL_SD_GetCardCSD+0x128>
 80463ce:	bf00      	nop
 80463d0:	004005ff 	.word	0x004005ff

080463d4 <HAL_SD_InitCard>:
{
 80463d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80463d8:	2300      	movs	r3, #0
{
 80463da:	b099      	sub	sp, #100	; 0x64
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80463dc:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80463e0:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80463e4:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80463e6:	2376      	movs	r3, #118	; 0x76
 80463e8:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDIO_Init(hsd->Instance, Init);
 80463ea:	ab0a      	add	r3, sp, #40	; 0x28
{
 80463ec:	4604      	mov	r4, r0
  status = SDIO_Init(hsd->Instance, Init);
 80463ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80463f2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80463f6:	ab07      	add	r3, sp, #28
 80463f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80463fa:	6820      	ldr	r0, [r4, #0]
 80463fc:	f001 fb9c 	bl	8047b38 <SDIO_Init>
  if(status != HAL_OK)
 8046400:	4605      	mov	r5, r0
 8046402:	2800      	cmp	r0, #0
 8046404:	f040 80d4 	bne.w	80465b0 <HAL_SD_InitCard+0x1dc>
  __HAL_SD_DISABLE(hsd);
 8046408:	4f6a      	ldr	r7, [pc, #424]	; (80465b4 <HAL_SD_InitCard+0x1e0>)
  __HAL_SD_ENABLE(hsd);
 804640a:	2601      	movs	r6, #1
  __HAL_SD_DISABLE(hsd);
 804640c:	6038      	str	r0, [r7, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 804640e:	6820      	ldr	r0, [r4, #0]
 8046410:	f001 fbb6 	bl	8047b80 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8046414:	603e      	str	r6, [r7, #0]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8046416:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8046418:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 804641a:	f001 fc91 	bl	8047d40 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 804641e:	4605      	mov	r5, r0
 8046420:	b940      	cbnz	r0, 8046434 <HAL_SD_InitCard+0x60>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8046422:	6820      	ldr	r0, [r4, #0]
 8046424:	f001 fcb4 	bl	8047d90 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8046428:	b158      	cbz	r0, 8046442 <HAL_SD_InitCard+0x6e>
    hsd->SdCard.CardVersion = CARD_V1_X;
 804642a:	64a5      	str	r5, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 804642c:	6820      	ldr	r0, [r4, #0]
 804642e:	f001 fc87 	bl	8047d40 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046432:	b138      	cbz	r0, 8046444 <HAL_SD_InitCard+0x70>
    hsd->State = HAL_SD_STATE_READY;
 8046434:	2501      	movs	r5, #1
 8046436:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 804643a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804643c:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 804643e:	63a0      	str	r0, [r4, #56]	; 0x38
 8046440:	e084      	b.n	804654c <HAL_SD_InitCard+0x178>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8046442:	64a6      	str	r6, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8046444:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8046446:	2b01      	cmp	r3, #1
 8046448:	d134      	bne.n	80464b4 <HAL_SD_InitCard+0xe0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 804644a:	2100      	movs	r1, #0
 804644c:	6820      	ldr	r0, [r4, #0]
 804644e:	f001 fcdf 	bl	8047e10 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046452:	b378      	cbz	r0, 80464b4 <HAL_SD_InitCard+0xe0>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8046454:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8046458:	e7ec      	b.n	8046434 <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 804645a:	4631      	mov	r1, r6
 804645c:	6820      	ldr	r0, [r4, #0]
 804645e:	f001 fcd7 	bl	8047e10 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046462:	2800      	cmp	r0, #0
 8046464:	d1e6      	bne.n	8046434 <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8046466:	4649      	mov	r1, r9
 8046468:	6820      	ldr	r0, [r4, #0]
 804646a:	f001 fce9 	bl	8047e40 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804646e:	2800      	cmp	r0, #0
 8046470:	d1f0      	bne.n	8046454 <HAL_SD_InitCard+0x80>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8046472:	4631      	mov	r1, r6
 8046474:	6820      	ldr	r0, [r4, #0]
 8046476:	f001 fba2 	bl	8047bbe <SDIO_GetResponse>
    count++;
 804647a:	9b06      	ldr	r3, [sp, #24]
 804647c:	3301      	adds	r3, #1
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804647e:	4605      	mov	r5, r0
    count++;
 8046480:	9306      	str	r3, [sp, #24]
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8046482:	0fc6      	lsrs	r6, r0, #31
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8046484:	9b06      	ldr	r3, [sp, #24]
 8046486:	42bb      	cmp	r3, r7
 8046488:	d801      	bhi.n	804648e <HAL_SD_InitCard+0xba>
 804648a:	2e00      	cmp	r6, #0
 804648c:	d0e5      	beq.n	804645a <HAL_SD_InitCard+0x86>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 804648e:	9b06      	ldr	r3, [sp, #24]
 8046490:	4543      	cmp	r3, r8
 8046492:	d816      	bhi.n	80464c2 <HAL_SD_InitCard+0xee>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8046494:	f015 4580 	ands.w	r5, r5, #1073741824	; 0x40000000
 8046498:	f04f 0301 	mov.w	r3, #1
 804649c:	bf18      	it	ne
 804649e:	461d      	movne	r5, r3
 80464a0:	6465      	str	r5, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80464a2:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 80464a4:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80464a8:	f001 fb72 	bl	8047b90 <SDIO_GetPowerState>
 80464ac:	b960      	cbnz	r0, 80464c8 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80464ae:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80464b2:	e056      	b.n	8046562 <HAL_SD_InitCard+0x18e>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80464b4:	f64f 77fe 	movw	r7, #65534	; 0xfffe
{
 80464b8:	2600      	movs	r6, #0
 80464ba:	46b8      	mov	r8, r7
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80464bc:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80465b8 <HAL_SD_InitCard+0x1e4>
 80464c0:	e7e0      	b.n	8046484 <HAL_SD_InitCard+0xb0>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80464c2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80464c6:	e7b5      	b.n	8046434 <HAL_SD_InitCard+0x60>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80464c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80464ca:	2b03      	cmp	r3, #3
 80464cc:	d019      	beq.n	8046502 <HAL_SD_InitCard+0x12e>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80464ce:	6820      	ldr	r0, [r4, #0]
 80464d0:	f001 fcff 	bl	8047ed2 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 80464d4:	2800      	cmp	r0, #0
 80464d6:	d144      	bne.n	8046562 <HAL_SD_InitCard+0x18e>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80464d8:	4601      	mov	r1, r0
 80464da:	6820      	ldr	r0, [r4, #0]
 80464dc:	f001 fb6f 	bl	8047bbe <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80464e0:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80464e2:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80464e4:	6820      	ldr	r0, [r4, #0]
 80464e6:	f001 fb6a 	bl	8047bbe <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80464ea:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80464ec:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80464ee:	6820      	ldr	r0, [r4, #0]
 80464f0:	f001 fb65 	bl	8047bbe <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80464f4:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80464f6:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80464f8:	6820      	ldr	r0, [r4, #0]
 80464fa:	f001 fb60 	bl	8047bbe <SDIO_GetResponse>
 80464fe:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 8046502:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8046504:	2b03      	cmp	r3, #3
 8046506:	d125      	bne.n	8046554 <HAL_SD_InitCard+0x180>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8046508:	6c63      	ldr	r3, [r4, #68]	; 0x44
 804650a:	2b03      	cmp	r3, #3
 804650c:	d12f      	bne.n	804656e <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 804650e:	2104      	movs	r1, #4
 8046510:	6820      	ldr	r0, [r4, #0]
 8046512:	f001 fb54 	bl	8047bbe <SDIO_GetResponse>
 8046516:	0d00      	lsrs	r0, r0, #20
 8046518:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 804651a:	a90d      	add	r1, sp, #52	; 0x34
 804651c:	4620      	mov	r0, r4
 804651e:	f7ff fea3 	bl	8046268 <HAL_SD_GetCardCSD>
 8046522:	4605      	mov	r5, r0
 8046524:	2800      	cmp	r0, #0
 8046526:	d140      	bne.n	80465aa <HAL_SD_InitCard+0x1d6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8046528:	6d22      	ldr	r2, [r4, #80]	; 0x50
 804652a:	4603      	mov	r3, r0
 804652c:	0412      	lsls	r2, r2, #16
 804652e:	6820      	ldr	r0, [r4, #0]
 8046530:	f001 fbee 	bl	8047d10 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8046534:	b9a8      	cbnz	r0, 8046562 <HAL_SD_InitCard+0x18e>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8046536:	f104 0310 	add.w	r3, r4, #16
 804653a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 804653e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8046542:	1d23      	adds	r3, r4, #4
 8046544:	cb0e      	ldmia	r3, {r1, r2, r3}
 8046546:	6820      	ldr	r0, [r4, #0]
 8046548:	f001 faf6 	bl	8047b38 <SDIO_Init>
}
 804654c:	4628      	mov	r0, r5
 804654e:	b019      	add	sp, #100	; 0x64
 8046550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8046554:	f10d 0116 	add.w	r1, sp, #22
 8046558:	6820      	ldr	r0, [r4, #0]
 804655a:	f001 fce5 	bl	8047f28 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 804655e:	2800      	cmp	r0, #0
 8046560:	d0d2      	beq.n	8046508 <HAL_SD_InitCard+0x134>
    hsd->State = HAL_SD_STATE_READY;
 8046562:	2501      	movs	r5, #1
 8046564:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8046568:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 804656a:	4308      	orrs	r0, r1
 804656c:	e767      	b.n	804643e <HAL_SD_InitCard+0x6a>
    hsd->SdCard.RelCardAdd = sd_rca;
 804656e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8046572:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046574:	6820      	ldr	r0, [r4, #0]
 8046576:	0409      	lsls	r1, r1, #16
 8046578:	f001 fcc0 	bl	8047efc <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 804657c:	2800      	cmp	r0, #0
 804657e:	d1f0      	bne.n	8046562 <HAL_SD_InitCard+0x18e>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8046580:	4601      	mov	r1, r0
 8046582:	6820      	ldr	r0, [r4, #0]
 8046584:	f001 fb1b 	bl	8047bbe <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8046588:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804658a:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 804658c:	6820      	ldr	r0, [r4, #0]
 804658e:	f001 fb16 	bl	8047bbe <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8046592:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8046594:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8046596:	6820      	ldr	r0, [r4, #0]
 8046598:	f001 fb11 	bl	8047bbe <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 804659c:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 804659e:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80465a0:	6820      	ldr	r0, [r4, #0]
 80465a2:	f001 fb0c 	bl	8047bbe <SDIO_GetResponse>
 80465a6:	6720      	str	r0, [r4, #112]	; 0x70
 80465a8:	e7b1      	b.n	804650e <HAL_SD_InitCard+0x13a>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80465aa:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80465ae:	e7d8      	b.n	8046562 <HAL_SD_InitCard+0x18e>
    return HAL_ERROR;
 80465b0:	2501      	movs	r5, #1
 80465b2:	e7cb      	b.n	804654c <HAL_SD_InitCard+0x178>
 80465b4:	422580a0 	.word	0x422580a0
 80465b8:	c1100000 	.word	0xc1100000

080465bc <HAL_SD_Init>:
{
 80465bc:	b510      	push	{r4, lr}
  if(hsd == NULL)
 80465be:	4604      	mov	r4, r0
 80465c0:	b908      	cbnz	r0, 80465c6 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 80465c2:	2001      	movs	r0, #1
}
 80465c4:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 80465c6:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80465ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80465ce:	b913      	cbnz	r3, 80465d6 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 80465d0:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 80465d2:	f009 fbc9 	bl	804fd68 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 80465d6:	2303      	movs	r3, #3
 80465d8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80465dc:	4620      	mov	r0, r4
 80465de:	f7ff fef9 	bl	80463d4 <HAL_SD_InitCard>
 80465e2:	2800      	cmp	r0, #0
 80465e4:	d1ed      	bne.n	80465c2 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 80465e6:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80465e8:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80465ea:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80465ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80465f0:	e7e8      	b.n	80465c4 <HAL_SD_Init+0x8>

080465f2 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80465f2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80465f4:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80465f6:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80465f8:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80465fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80465fc:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80465fe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8046600:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8046602:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8046604:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8046606:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8046608:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 804660a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 804660c:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 804660e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8046610:	61cb      	str	r3, [r1, #28]
}
 8046612:	2000      	movs	r0, #0
 8046614:	4770      	bx	lr
	...

08046618 <HAL_SD_ConfigWideBusOperation>:
{
 8046618:	b5f0      	push	{r4, r5, r6, r7, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 804661a:	2303      	movs	r3, #3
 804661c:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8046620:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8046622:	2b03      	cmp	r3, #3
{
 8046624:	b08b      	sub	sp, #44	; 0x2c
 8046626:	4604      	mov	r4, r0
 8046628:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 804662a:	d002      	beq.n	8046632 <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 804662c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8046630:	d103      	bne.n	804663a <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8046632:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8046638:	e053      	b.n	80466e2 <HAL_SD_ConfigWideBusOperation+0xca>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 804663a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 804663e:	6800      	ldr	r0, [r0, #0]
 8046640:	d12a      	bne.n	8046698 <HAL_SD_ConfigWideBusOperation+0x80>
  uint32_t scr[2U] = {0U, 0U};
 8046642:	2100      	movs	r1, #0
 8046644:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8046648:	f001 fab9 	bl	8047bbe <SDIO_GetResponse>
 804664c:	0180      	lsls	r0, r0, #6
 804664e:	d41e      	bmi.n	804668e <HAL_SD_ConfigWideBusOperation+0x76>
  errorstate = SD_FindSCR(hsd, scr);
 8046650:	a904      	add	r1, sp, #16
 8046652:	4620      	mov	r0, r4
 8046654:	f7ff fc53 	bl	8045efe <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8046658:	b960      	cbnz	r0, 8046674 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 804665a:	9b05      	ldr	r3, [sp, #20]
 804665c:	0359      	lsls	r1, r3, #13
 804665e:	d518      	bpl.n	8046692 <HAL_SD_ConfigWideBusOperation+0x7a>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046660:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8046662:	6820      	ldr	r0, [r4, #0]
 8046664:	0409      	lsls	r1, r1, #16
 8046666:	f001 fbd3 	bl	8047e10 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804666a:	b918      	cbnz	r0, 8046674 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 804666c:	2102      	movs	r1, #2
 804666e:	6820      	ldr	r0, [r4, #0]
 8046670:	f001 fbff 	bl	8047e72 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8046674:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046676:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8046678:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 804667a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 804667c:	6827      	ldr	r7, [r4, #0]
 804667e:	b395      	cbz	r5, 80466e6 <HAL_SD_ConfigWideBusOperation+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046680:	4b26      	ldr	r3, [pc, #152]	; (804671c <HAL_SD_ConfigWideBusOperation+0x104>)
 8046682:	63bb      	str	r3, [r7, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8046684:	2001      	movs	r0, #1
 8046686:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 804668a:	b00b      	add	sp, #44	; 0x2c
 804668c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 804668e:	4630      	mov	r0, r6
 8046690:	e7f0      	b.n	8046674 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8046692:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8046696:	e7ed      	b.n	8046674 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8046698:	bb01      	cbnz	r1, 80466dc <HAL_SD_ConfigWideBusOperation+0xc4>
  uint32_t scr[2U] = {0U, 0U};
 804669a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 804669e:	f001 fa8e 	bl	8047bbe <SDIO_GetResponse>
 80466a2:	0182      	lsls	r2, r0, #6
 80466a4:	d414      	bmi.n	80466d0 <HAL_SD_ConfigWideBusOperation+0xb8>
  errorstate = SD_FindSCR(hsd, scr);
 80466a6:	a904      	add	r1, sp, #16
 80466a8:	4620      	mov	r0, r4
 80466aa:	f7ff fc28 	bl	8045efe <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80466ae:	b960      	cbnz	r0, 80466ca <HAL_SD_ConfigWideBusOperation+0xb2>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80466b0:	9b05      	ldr	r3, [sp, #20]
 80466b2:	03db      	lsls	r3, r3, #15
 80466b4:	d50f      	bpl.n	80466d6 <HAL_SD_ConfigWideBusOperation+0xbe>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80466b6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80466b8:	6820      	ldr	r0, [r4, #0]
 80466ba:	0409      	lsls	r1, r1, #16
 80466bc:	f001 fba8 	bl	8047e10 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80466c0:	b918      	cbnz	r0, 80466ca <HAL_SD_ConfigWideBusOperation+0xb2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80466c2:	4601      	mov	r1, r0
 80466c4:	6820      	ldr	r0, [r4, #0]
 80466c6:	f001 fbd4 	bl	8047e72 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 80466ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80466cc:	4308      	orrs	r0, r1
 80466ce:	e7d3      	b.n	8046678 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80466d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80466d4:	e7f9      	b.n	80466ca <HAL_SD_ConfigWideBusOperation+0xb2>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80466d6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80466da:	e7f6      	b.n	80466ca <HAL_SD_ConfigWideBusOperation+0xb2>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80466dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80466de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80466e2:	63a3      	str	r3, [r4, #56]	; 0x38
 80466e4:	e7c9      	b.n	804667a <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80466e6:	6863      	ldr	r3, [r4, #4]
 80466e8:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80466ea:	68a3      	ldr	r3, [r4, #8]
 80466ec:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80466ee:	68e3      	ldr	r3, [r4, #12]
    Init.BusWide             = WideMode;
 80466f0:	e9cd 3606 	strd	r3, r6, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80466f4:	6963      	ldr	r3, [r4, #20]
 80466f6:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80466f8:	69a3      	ldr	r3, [r4, #24]
 80466fa:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 80466fc:	ab0a      	add	r3, sp, #40	; 0x28
 80466fe:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8046702:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8046706:	ab04      	add	r3, sp, #16
 8046708:	cb0e      	ldmia	r3, {r1, r2, r3}
 804670a:	4638      	mov	r0, r7
 804670c:	f001 fa14 	bl	8047b38 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8046710:	2301      	movs	r3, #1
 8046712:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8046716:	4628      	mov	r0, r5
 8046718:	e7b7      	b.n	804668a <HAL_SD_ConfigWideBusOperation+0x72>
 804671a:	bf00      	nop
 804671c:	004005ff 	.word	0x004005ff

08046720 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046720:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8046722:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046724:	0409      	lsls	r1, r1, #16
{
 8046726:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046728:	6800      	ldr	r0, [r0, #0]
 804672a:	f001 fc4d 	bl	8047fc8 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 804672e:	4601      	mov	r1, r0
 8046730:	b928      	cbnz	r0, 804673e <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8046732:	6820      	ldr	r0, [r4, #0]
 8046734:	f001 fa43 	bl	8047bbe <SDIO_GetResponse>
}
 8046738:	f3c0 2043 	ubfx	r0, r0, #9, #4
 804673c:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 804673e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046740:	4319      	orrs	r1, r3
 8046742:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8046744:	2000      	movs	r0, #0
 8046746:	e7f7      	b.n	8046738 <HAL_SD_GetCardState+0x18>

08046748 <SD_DMAError>:
{
 8046748:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 804674a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 804674c:	f7fd fe0a 	bl	8044364 <HAL_DMA_GetError>
 8046750:	2802      	cmp	r0, #2
 8046752:	d026      	beq.n	80467a2 <SD_DMAError+0x5a>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8046754:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8046756:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8046758:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 804675a:	2a01      	cmp	r2, #1
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 804675c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 804675e:	d001      	beq.n	8046764 <SD_DMAError+0x1c>
 8046760:	2b01      	cmp	r3, #1
 8046762:	d11b      	bne.n	804679c <SD_DMAError+0x54>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046764:	6823      	ldr	r3, [r4, #0]
 8046766:	4a0f      	ldr	r2, [pc, #60]	; (80467a4 <SD_DMAError+0x5c>)
 8046768:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 804676a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 804676c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8046770:	63da      	str	r2, [r3, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8046772:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046774:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8046778:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 804677a:	4620      	mov	r0, r4
 804677c:	f7ff ffd0 	bl	8046720 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8046780:	3805      	subs	r0, #5
 8046782:	2801      	cmp	r0, #1
 8046784:	d805      	bhi.n	8046792 <SD_DMAError+0x4a>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8046786:	6820      	ldr	r0, [r4, #0]
 8046788:	f001 faa8 	bl	8047cdc <SDMMC_CmdStopTransfer>
 804678c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804678e:	4318      	orrs	r0, r3
 8046790:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8046792:	2301      	movs	r3, #1
 8046794:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8046798:	2300      	movs	r3, #0
 804679a:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_SD_ErrorCallback(hsd);
 804679c:	4620      	mov	r0, r4
 804679e:	f7ff fd41 	bl	8046224 <HAL_SD_ErrorCallback>
}
 80467a2:	bd10      	pop	{r4, pc}
 80467a4:	004005ff 	.word	0x004005ff

080467a8 <SD_DMATxAbort>:
{
 80467a8:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80467aa:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80467ac:	6823      	ldr	r3, [r4, #0]
 80467ae:	f240 523a 	movw	r2, #1338	; 0x53a
 80467b2:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 80467b4:	4620      	mov	r0, r4
 80467b6:	f7ff ffb3 	bl	8046720 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 80467ba:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80467bc:	3805      	subs	r0, #5
  hsd->State = HAL_SD_STATE_READY;
 80467be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80467c2:	2801      	cmp	r0, #1
  hsd->Context = SD_CONTEXT_NONE;
 80467c4:	f04f 0300 	mov.w	r3, #0
 80467c8:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80467ca:	d805      	bhi.n	80467d8 <SD_DMATxAbort+0x30>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80467cc:	6820      	ldr	r0, [r4, #0]
 80467ce:	f001 fa85 	bl	8047cdc <SDMMC_CmdStopTransfer>
 80467d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80467d4:	4318      	orrs	r0, r3
 80467d6:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80467d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    HAL_SD_AbortCallback(hsd);
 80467da:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80467dc:	b913      	cbnz	r3, 80467e4 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 80467de:	f7fd f808 	bl	80437f2 <HAL_SD_AbortCallback>
}
 80467e2:	bd10      	pop	{r4, pc}
    HAL_SD_ErrorCallback(hsd);
 80467e4:	f7ff fd1e 	bl	8046224 <HAL_SD_ErrorCallback>
}
 80467e8:	e7fb      	b.n	80467e2 <SD_DMATxAbort+0x3a>
	...

080467ec <HAL_SD_IRQHandler>:
{
 80467ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t context = hsd->Context;
 80467f0:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 80467f2:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80467f4:	6800      	ldr	r0, [r0, #0]
 80467f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80467f8:	041a      	lsls	r2, r3, #16
 80467fa:	d51f      	bpl.n	804683c <HAL_SD_IRQHandler+0x50>
 80467fc:	072b      	lsls	r3, r5, #28
 80467fe:	d51d      	bpl.n	804683c <HAL_SD_IRQHandler+0x50>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8046800:	6ae7      	ldr	r7, [r4, #44]	; 0x2c

  if (dataremaining > 0U)
 8046802:	b1c7      	cbz	r7, 8046836 <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pRxBuffPtr;
 8046804:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8046806:	1d35      	adds	r5, r6, #4
 8046808:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 804680c:	6820      	ldr	r0, [r4, #0]
 804680e:	f001 f9af 	bl	8047b70 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8046812:	0a03      	lsrs	r3, r0, #8
      *tmp = (uint8_t)(data & 0xFFU);
 8046814:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8046818:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 804681c:	0c03      	lsrs	r3, r0, #16
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 804681e:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8046820:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8046824:	f805 0c01 	strb.w	r0, [r5, #-1]
 8046828:	3504      	adds	r5, #4
    for(count = 0U; count < 8U; count++)
 804682a:	4545      	cmp	r5, r8
 804682c:	d1ee      	bne.n	804680c <HAL_SD_IRQHandler+0x20>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 804682e:	3620      	adds	r6, #32
    hsd->RxXferSize = dataremaining;
 8046830:	3f20      	subs	r7, #32
    hsd->pRxBuffPtr = tmp;
 8046832:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8046834:	62e7      	str	r7, [r4, #44]	; 0x2c
}
 8046836:	b002      	add	sp, #8
 8046838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 804683c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804683e:	05df      	lsls	r7, r3, #23
 8046840:	d545      	bpl.n	80468ce <HAL_SD_IRQHandler+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8046842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8046846:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8046848:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 804684a:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 804684e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8046852:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8046854:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8046856:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8046858:	f023 0301 	bic.w	r3, r3, #1
 804685c:	62c3      	str	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 804685e:	d51b      	bpl.n	8046898 <HAL_SD_IRQHandler+0xac>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8046860:	f015 0f22 	tst.w	r5, #34	; 0x22
 8046864:	d008      	beq.n	8046878 <HAL_SD_IRQHandler+0x8c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8046866:	f001 fa39 	bl	8047cdc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 804686a:	b128      	cbz	r0, 8046878 <HAL_SD_IRQHandler+0x8c>
          hsd->ErrorCode |= errorstate;
 804686c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804686e:	4318      	orrs	r0, r3
 8046870:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8046872:	4620      	mov	r0, r4
 8046874:	f7ff fcd6 	bl	8046224 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8046878:	6823      	ldr	r3, [r4, #0]
 804687a:	f240 523a 	movw	r2, #1338	; 0x53a
 804687e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8046880:	2301      	movs	r3, #1
 8046882:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8046886:	07a9      	lsls	r1, r5, #30
      hsd->Context = SD_CONTEXT_NONE;
 8046888:	f04f 0300 	mov.w	r3, #0
 804688c:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_RxCpltCallback(hsd);
 804688e:	4620      	mov	r0, r4
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8046890:	d01a      	beq.n	80468c8 <HAL_SD_IRQHandler+0xdc>
        HAL_SD_RxCpltCallback(hsd);
 8046892:	f7fc ffb6 	bl	8043802 <HAL_SD_RxCpltCallback>
 8046896:	e7ce      	b.n	8046836 <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8046898:	062a      	lsls	r2, r5, #24
 804689a:	d5cc      	bpl.n	8046836 <HAL_SD_IRQHandler+0x4a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 804689c:	06ab      	lsls	r3, r5, #26
 804689e:	d508      	bpl.n	80468b2 <HAL_SD_IRQHandler+0xc6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80468a0:	f001 fa1c 	bl	8047cdc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80468a4:	b128      	cbz	r0, 80468b2 <HAL_SD_IRQHandler+0xc6>
          hsd->ErrorCode |= errorstate;
 80468a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80468a8:	4318      	orrs	r0, r3
 80468aa:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80468ac:	4620      	mov	r0, r4
 80468ae:	f7ff fcb9 	bl	8046224 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80468b2:	07af      	lsls	r7, r5, #30
 80468b4:	d1bf      	bne.n	8046836 <HAL_SD_IRQHandler+0x4a>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80468b6:	6822      	ldr	r2, [r4, #0]
 80468b8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80468ba:	f023 0308 	bic.w	r3, r3, #8
 80468be:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80468c0:	2301      	movs	r3, #1
 80468c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80468c6:	4620      	mov	r0, r4
 80468c8:	f7fc ff97 	bl	80437fa <HAL_SD_TxCpltCallback>
 80468cc:	e7b3      	b.n	8046836 <HAL_SD_IRQHandler+0x4a>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80468ce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80468d0:	045e      	lsls	r6, r3, #17
 80468d2:	d526      	bpl.n	8046922 <HAL_SD_IRQHandler+0x136>
 80468d4:	0729      	lsls	r1, r5, #28
 80468d6:	d524      	bpl.n	8046922 <HAL_SD_IRQHandler+0x136>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 80468d8:	6a67      	ldr	r7, [r4, #36]	; 0x24

  if (dataremaining > 0U)
 80468da:	2f00      	cmp	r7, #0
 80468dc:	d0ab      	beq.n	8046836 <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pTxBuffPtr;
 80468de:	6a26      	ldr	r6, [r4, #32]
 80468e0:	1d35      	adds	r5, r6, #4
 80468e2:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 80468e6:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 80468ea:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 80468ec:	f815 2c03 	ldrb.w	r2, [r5, #-3]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80468f0:	6820      	ldr	r0, [r4, #0]
      data |= ((uint32_t)(*tmp) << 8U);
 80468f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80468f6:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 80468f8:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 80468fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8046900:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 8046902:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8046906:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 8046908:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804690c:	3504      	adds	r5, #4
 804690e:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8046910:	f001 f931 	bl	8047b76 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8046914:	4545      	cmp	r5, r8
 8046916:	d1e6      	bne.n	80468e6 <HAL_SD_IRQHandler+0xfa>
    }

    hsd->pTxBuffPtr = tmp;
 8046918:	3620      	adds	r6, #32
    hsd->TxXferSize = dataremaining;
 804691a:	3f20      	subs	r7, #32
    hsd->pTxBuffPtr = tmp;
 804691c:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize = dataremaining;
 804691e:	6267      	str	r7, [r4, #36]	; 0x24
 8046920:	e789      	b.n	8046836 <HAL_SD_IRQHandler+0x4a>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8046922:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8046924:	f240 233a 	movw	r3, #570	; 0x23a
 8046928:	421a      	tst	r2, r3
 804692a:	d084      	beq.n	8046836 <HAL_SD_IRQHandler+0x4a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 804692c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804692e:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8046930:	bf42      	ittt	mi
 8046932:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8046934:	f043 0302 	orrmi.w	r3, r3, #2
 8046938:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 804693a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804693c:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 804693e:	bf42      	ittt	mi
 8046940:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8046942:	f043 0308 	orrmi.w	r3, r3, #8
 8046946:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8046948:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804694a:	069f      	lsls	r7, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 804694c:	bf42      	ittt	mi
 804694e:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8046950:	f043 0320 	orrmi.w	r3, r3, #32
 8046954:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8046956:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046958:	06de      	lsls	r6, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 804695a:	bf42      	ittt	mi
 804695c:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804695e:	f043 0310 	orrmi.w	r3, r3, #16
 8046962:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8046964:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046966:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8046968:	bf42      	ittt	mi
 804696a:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804696c:	f043 0308 	orrmi.w	r3, r3, #8
 8046970:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8046972:	f240 733a 	movw	r3, #1850	; 0x73a
 8046976:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8046978:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 804697a:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 804697e:	f023 0302 	bic.w	r3, r3, #2
 8046982:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8046984:	f001 f9aa 	bl	8047cdc <SDMMC_CmdStopTransfer>
 8046988:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 804698a:	072a      	lsls	r2, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 804698c:	ea40 0003 	orr.w	r0, r0, r3
 8046990:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8046992:	d508      	bpl.n	80469a6 <HAL_SD_IRQHandler+0x1ba>
      hsd->State = HAL_SD_STATE_READY;
 8046994:	2301      	movs	r3, #1
 8046996:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 804699a:	2300      	movs	r3, #0
 804699c:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 804699e:	4620      	mov	r0, r4
 80469a0:	f7ff fc40 	bl	8046224 <HAL_SD_ErrorCallback>
 80469a4:	e747      	b.n	8046836 <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80469a6:	062b      	lsls	r3, r5, #24
 80469a8:	f57f af45 	bpl.w	8046836 <HAL_SD_IRQHandler+0x4a>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80469ac:	f015 0f30 	tst.w	r5, #48	; 0x30
 80469b0:	d00b      	beq.n	80469ca <HAL_SD_IRQHandler+0x1de>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80469b2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80469b4:	4b10      	ldr	r3, [pc, #64]	; (80469f8 <HAL_SD_IRQHandler+0x20c>)
 80469b6:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80469b8:	f7fd fc04 	bl	80441c4 <HAL_DMA_Abort_IT>
 80469bc:	2800      	cmp	r0, #0
 80469be:	f43f af3a 	beq.w	8046836 <HAL_SD_IRQHandler+0x4a>
          SD_DMATxAbort(hsd->hdmatx);
 80469c2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          SD_DMARxAbort(hsd->hdmarx);
 80469c4:	f7ff fef0 	bl	80467a8 <SD_DMATxAbort>
 80469c8:	e735      	b.n	8046836 <HAL_SD_IRQHandler+0x4a>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80469ca:	f015 0503 	ands.w	r5, r5, #3
 80469ce:	d009      	beq.n	80469e4 <HAL_SD_IRQHandler+0x1f8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80469d0:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80469d2:	4b0a      	ldr	r3, [pc, #40]	; (80469fc <HAL_SD_IRQHandler+0x210>)
 80469d4:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80469d6:	f7fd fbf5 	bl	80441c4 <HAL_DMA_Abort_IT>
 80469da:	2800      	cmp	r0, #0
 80469dc:	f43f af2b 	beq.w	8046836 <HAL_SD_IRQHandler+0x4a>
          SD_DMARxAbort(hsd->hdmarx);
 80469e0:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80469e2:	e7ef      	b.n	80469c4 <HAL_SD_IRQHandler+0x1d8>
        hsd->State = HAL_SD_STATE_READY;
 80469e4:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80469e6:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80469e8:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80469ea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80469ee:	6325      	str	r5, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80469f0:	f7fc feff 	bl	80437f2 <HAL_SD_AbortCallback>
}
 80469f4:	e71f      	b.n	8046836 <HAL_SD_IRQHandler+0x4a>
 80469f6:	bf00      	nop
 80469f8:	080467a9 	.word	0x080467a9
 80469fc:	08046a01 	.word	0x08046a01

08046a00 <SD_DMARxAbort>:
 8046a00:	f7ff bed2 	b.w	80467a8 <SD_DMATxAbort>

08046a04 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8046a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8046a06:	4604      	mov	r4, r0
 8046a08:	460e      	mov	r6, r1
 8046a0a:	4615      	mov	r5, r2
 8046a0c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8046a0e:	6821      	ldr	r1, [r4, #0]
 8046a10:	688a      	ldr	r2, [r1, #8]
 8046a12:	ea36 0302 	bics.w	r3, r6, r2
 8046a16:	d001      	beq.n	8046a1c <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8046a18:	2000      	movs	r0, #0
 8046a1a:	e02d      	b.n	8046a78 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8046a1c:	1c6b      	adds	r3, r5, #1
 8046a1e:	d0f7      	beq.n	8046a10 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8046a20:	f7fd f82a 	bl	8043a78 <HAL_GetTick>
 8046a24:	1bc0      	subs	r0, r0, r7
 8046a26:	4285      	cmp	r5, r0
 8046a28:	d8f1      	bhi.n	8046a0e <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8046a2a:	6823      	ldr	r3, [r4, #0]
 8046a2c:	685a      	ldr	r2, [r3, #4]
 8046a2e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8046a32:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8046a34:	6862      	ldr	r2, [r4, #4]
 8046a36:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8046a3a:	d10a      	bne.n	8046a52 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
 8046a3c:	68a2      	ldr	r2, [r4, #8]
 8046a3e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8046a42:	d002      	beq.n	8046a4a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8046a44:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8046a48:	d103      	bne.n	8046a52 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8046a4a:	681a      	ldr	r2, [r3, #0]
 8046a4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8046a50:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8046a52:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8046a54:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8046a58:	d107      	bne.n	8046a6a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x66>
          SPI_RESET_CRC(hspi);
 8046a5a:	681a      	ldr	r2, [r3, #0]
 8046a5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8046a60:	601a      	str	r2, [r3, #0]
 8046a62:	681a      	ldr	r2, [r3, #0]
 8046a64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8046a68:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8046a6a:	2301      	movs	r3, #1
 8046a6c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8046a70:	2300      	movs	r3, #0
 8046a72:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8046a76:	2003      	movs	r0, #3
}
 8046a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08046a7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8046a7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8046a7e:	4613      	mov	r3, r2
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8046a80:	4a12      	ldr	r2, [pc, #72]	; (8046acc <SPI_EndRxTxTransaction+0x50>)
 8046a82:	4e13      	ldr	r6, [pc, #76]	; (8046ad0 <SPI_EndRxTxTransaction+0x54>)
 8046a84:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8046a86:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8046a88:	fbb5 f6f6 	udiv	r6, r5, r6
 8046a8c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8046a90:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8046a92:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8046a96:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8046a98:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8046a9a:	d10b      	bne.n	8046ab4 <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8046a9c:	460a      	mov	r2, r1
 8046a9e:	2180      	movs	r1, #128	; 0x80
 8046aa0:	f7ff ffb0 	bl	8046a04 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 8046aa4:	b178      	cbz	r0, 8046ac6 <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8046aa6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8046aa8:	f043 0320 	orr.w	r3, r3, #32
 8046aac:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8046aae:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 8046ab0:	b002      	add	sp, #8
 8046ab2:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 8046ab4:	9b01      	ldr	r3, [sp, #4]
 8046ab6:	b133      	cbz	r3, 8046ac6 <SPI_EndRxTxTransaction+0x4a>
      count--;
 8046ab8:	9b01      	ldr	r3, [sp, #4]
 8046aba:	3b01      	subs	r3, #1
 8046abc:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8046abe:	6823      	ldr	r3, [r4, #0]
 8046ac0:	689b      	ldr	r3, [r3, #8]
 8046ac2:	061b      	lsls	r3, r3, #24
 8046ac4:	d4f6      	bmi.n	8046ab4 <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 8046ac6:	2000      	movs	r0, #0
 8046ac8:	e7f2      	b.n	8046ab0 <SPI_EndRxTxTransaction+0x34>
 8046aca:	bf00      	nop
 8046acc:	20001048 	.word	0x20001048
 8046ad0:	016e3600 	.word	0x016e3600

08046ad4 <HAL_SPI_Init>:
{
 8046ad4:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8046ad6:	4604      	mov	r4, r0
 8046ad8:	2800      	cmp	r0, #0
 8046ada:	d036      	beq.n	8046b4a <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8046adc:	2300      	movs	r3, #0
 8046ade:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8046ae0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8046ae4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8046ae8:	b91b      	cbnz	r3, 8046af2 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8046aea:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8046aee:	f009 faad 	bl	805004c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8046af2:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8046af4:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8046af6:	2302      	movs	r3, #2
 8046af8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8046afc:	680b      	ldr	r3, [r1, #0]
 8046afe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8046b02:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8046b04:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8046b08:	4303      	orrs	r3, r0
 8046b0a:	68e0      	ldr	r0, [r4, #12]
 8046b0c:	4303      	orrs	r3, r0
 8046b0e:	6920      	ldr	r0, [r4, #16]
 8046b10:	4303      	orrs	r3, r0
 8046b12:	6960      	ldr	r0, [r4, #20]
 8046b14:	4303      	orrs	r3, r0
 8046b16:	69e0      	ldr	r0, [r4, #28]
 8046b18:	4303      	orrs	r3, r0
 8046b1a:	6a20      	ldr	r0, [r4, #32]
 8046b1c:	4303      	orrs	r3, r0
 8046b1e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8046b20:	4303      	orrs	r3, r0
 8046b22:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8046b26:	4303      	orrs	r3, r0
 8046b28:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8046b2a:	0c12      	lsrs	r2, r2, #16
 8046b2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8046b2e:	f002 0204 	and.w	r2, r2, #4
 8046b32:	431a      	orrs	r2, r3
 8046b34:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8046b36:	69cb      	ldr	r3, [r1, #28]
 8046b38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8046b3c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8046b3e:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8046b40:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8046b42:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8046b44:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8046b48:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8046b4a:	2001      	movs	r0, #1
 8046b4c:	e7fc      	b.n	8046b48 <HAL_SPI_Init+0x74>

08046b4e <HAL_SPI_TransmitReceive>:
{
 8046b4e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8046b52:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8046b54:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8046b58:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8046b5a:	2b01      	cmp	r3, #1
{
 8046b5c:	4604      	mov	r4, r0
 8046b5e:	460d      	mov	r5, r1
 8046b60:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8046b62:	f000 80e2 	beq.w	8046d2a <HAL_SPI_TransmitReceive+0x1dc>
 8046b66:	2301      	movs	r3, #1
 8046b68:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8046b6c:	f7fc ff84 	bl	8043a78 <HAL_GetTick>
  tmp_state           = hspi->State;
 8046b70:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8046b74:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8046b76:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8046b78:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8046b7a:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8046b7c:	d00a      	beq.n	8046b94 <HAL_SPI_TransmitReceive+0x46>
 8046b7e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8046b82:	f040 80d0 	bne.w	8046d26 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8046b86:	68a0      	ldr	r0, [r4, #8]
 8046b88:	2800      	cmp	r0, #0
 8046b8a:	f040 80cc 	bne.w	8046d26 <HAL_SPI_TransmitReceive+0x1d8>
 8046b8e:	2b04      	cmp	r3, #4
 8046b90:	f040 80c9 	bne.w	8046d26 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8046b94:	2d00      	cmp	r5, #0
 8046b96:	f000 80c4 	beq.w	8046d22 <HAL_SPI_TransmitReceive+0x1d4>
 8046b9a:	f1b9 0f00 	cmp.w	r9, #0
 8046b9e:	f000 80c0 	beq.w	8046d22 <HAL_SPI_TransmitReceive+0x1d4>
 8046ba2:	2e00      	cmp	r6, #0
 8046ba4:	f000 80bd 	beq.w	8046d22 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8046ba8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8046bac:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8046bb0:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8046bb2:	bf1c      	itt	ne
 8046bb4:	2305      	movne	r3, #5
 8046bb6:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8046bba:	2300      	movs	r3, #0
 8046bbc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8046bbe:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8046bc2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8046bc4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8046bc6:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8046bc8:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8046bca:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8046bcc:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8046bce:	bf58      	it	pl
 8046bd0:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8046bd2:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8046bd4:	bf58      	it	pl
 8046bd6:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8046bda:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8046bdc:	bf58      	it	pl
 8046bde:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8046be0:	68e2      	ldr	r2, [r4, #12]
 8046be2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8046be6:	d158      	bne.n	8046c9a <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8046be8:	b109      	cbz	r1, 8046bee <HAL_SPI_TransmitReceive+0xa0>
 8046bea:	2e01      	cmp	r6, #1
 8046bec:	d107      	bne.n	8046bfe <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8046bee:	f835 2b02 	ldrh.w	r2, [r5], #2
 8046bf2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8046bf4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8046bf6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8046bf8:	3b01      	subs	r3, #1
 8046bfa:	b29b      	uxth	r3, r3
 8046bfc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8046bfe:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8046c00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046c02:	b29b      	uxth	r3, r3
 8046c04:	b9ab      	cbnz	r3, 8046c32 <HAL_SPI_TransmitReceive+0xe4>
 8046c06:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046c08:	b29b      	uxth	r3, r3
 8046c0a:	b993      	cbnz	r3, 8046c32 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8046c0c:	4642      	mov	r2, r8
 8046c0e:	4639      	mov	r1, r7
 8046c10:	4620      	mov	r0, r4
 8046c12:	f7ff ff33 	bl	8046a7c <SPI_EndRxTxTransaction>
 8046c16:	2800      	cmp	r0, #0
 8046c18:	f040 8081 	bne.w	8046d1e <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8046c1c:	68a3      	ldr	r3, [r4, #8]
 8046c1e:	2b00      	cmp	r3, #0
 8046c20:	d132      	bne.n	8046c88 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8046c22:	6823      	ldr	r3, [r4, #0]
 8046c24:	9001      	str	r0, [sp, #4]
 8046c26:	68da      	ldr	r2, [r3, #12]
 8046c28:	9201      	str	r2, [sp, #4]
 8046c2a:	689b      	ldr	r3, [r3, #8]
 8046c2c:	9301      	str	r3, [sp, #4]
 8046c2e:	9b01      	ldr	r3, [sp, #4]
 8046c30:	e02a      	b.n	8046c88 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8046c32:	6822      	ldr	r2, [r4, #0]
 8046c34:	6893      	ldr	r3, [r2, #8]
 8046c36:	0799      	lsls	r1, r3, #30
 8046c38:	d50d      	bpl.n	8046c56 <HAL_SPI_TransmitReceive+0x108>
 8046c3a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046c3c:	b29b      	uxth	r3, r3
 8046c3e:	b153      	cbz	r3, 8046c56 <HAL_SPI_TransmitReceive+0x108>
 8046c40:	b14d      	cbz	r5, 8046c56 <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8046c42:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046c44:	f833 1b02 	ldrh.w	r1, [r3], #2
 8046c48:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8046c4a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8046c4c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046c4e:	3b01      	subs	r3, #1
 8046c50:	b29b      	uxth	r3, r3
 8046c52:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8046c54:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8046c56:	6893      	ldr	r3, [r2, #8]
 8046c58:	07db      	lsls	r3, r3, #31
 8046c5a:	d50c      	bpl.n	8046c76 <HAL_SPI_TransmitReceive+0x128>
 8046c5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046c5e:	b29b      	uxth	r3, r3
 8046c60:	b14b      	cbz	r3, 8046c76 <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8046c62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046c64:	68d2      	ldr	r2, [r2, #12]
 8046c66:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8046c6a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8046c6c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046c6e:	3b01      	subs	r3, #1
 8046c70:	b29b      	uxth	r3, r3
 8046c72:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8046c74:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8046c76:	f7fc feff 	bl	8043a78 <HAL_GetTick>
 8046c7a:	eba0 0008 	sub.w	r0, r0, r8
 8046c7e:	4287      	cmp	r7, r0
 8046c80:	d8be      	bhi.n	8046c00 <HAL_SPI_TransmitReceive+0xb2>
 8046c82:	1c7e      	adds	r6, r7, #1
 8046c84:	d0bc      	beq.n	8046c00 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8046c86:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8046c88:	2301      	movs	r3, #1
 8046c8a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8046c8e:	2300      	movs	r3, #0
 8046c90:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8046c94:	b003      	add	sp, #12
 8046c96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8046c9a:	b109      	cbz	r1, 8046ca0 <HAL_SPI_TransmitReceive+0x152>
 8046c9c:	2e01      	cmp	r6, #1
 8046c9e:	d108      	bne.n	8046cb2 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8046ca0:	782a      	ldrb	r2, [r5, #0]
 8046ca2:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8046ca4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046ca6:	3301      	adds	r3, #1
 8046ca8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8046caa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046cac:	3b01      	subs	r3, #1
 8046cae:	b29b      	uxth	r3, r3
 8046cb0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8046cb2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8046cb4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046cb6:	b29b      	uxth	r3, r3
 8046cb8:	b91b      	cbnz	r3, 8046cc2 <HAL_SPI_TransmitReceive+0x174>
 8046cba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046cbc:	b29b      	uxth	r3, r3
 8046cbe:	2b00      	cmp	r3, #0
 8046cc0:	d0a4      	beq.n	8046c0c <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8046cc2:	6822      	ldr	r2, [r4, #0]
 8046cc4:	6893      	ldr	r3, [r2, #8]
 8046cc6:	0798      	lsls	r0, r3, #30
 8046cc8:	d50e      	bpl.n	8046ce8 <HAL_SPI_TransmitReceive+0x19a>
 8046cca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046ccc:	b29b      	uxth	r3, r3
 8046cce:	b15b      	cbz	r3, 8046ce8 <HAL_SPI_TransmitReceive+0x19a>
 8046cd0:	b155      	cbz	r5, 8046ce8 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8046cd2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046cd4:	781b      	ldrb	r3, [r3, #0]
 8046cd6:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8046cd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046cda:	3301      	adds	r3, #1
 8046cdc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8046cde:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046ce0:	3b01      	subs	r3, #1
 8046ce2:	b29b      	uxth	r3, r3
 8046ce4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8046ce6:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8046ce8:	6822      	ldr	r2, [r4, #0]
 8046cea:	6893      	ldr	r3, [r2, #8]
 8046cec:	07d9      	lsls	r1, r3, #31
 8046cee:	d50d      	bpl.n	8046d0c <HAL_SPI_TransmitReceive+0x1be>
 8046cf0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046cf2:	b29b      	uxth	r3, r3
 8046cf4:	b153      	cbz	r3, 8046d0c <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8046cf6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046cf8:	68d2      	ldr	r2, [r2, #12]
 8046cfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8046cfc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046cfe:	3301      	adds	r3, #1
 8046d00:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8046d02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046d04:	3b01      	subs	r3, #1
 8046d06:	b29b      	uxth	r3, r3
 8046d08:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8046d0a:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8046d0c:	f7fc feb4 	bl	8043a78 <HAL_GetTick>
 8046d10:	eba0 0008 	sub.w	r0, r0, r8
 8046d14:	4287      	cmp	r7, r0
 8046d16:	d8cd      	bhi.n	8046cb4 <HAL_SPI_TransmitReceive+0x166>
 8046d18:	1c7b      	adds	r3, r7, #1
 8046d1a:	d0cb      	beq.n	8046cb4 <HAL_SPI_TransmitReceive+0x166>
 8046d1c:	e7b3      	b.n	8046c86 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8046d1e:	2320      	movs	r3, #32
 8046d20:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8046d22:	2001      	movs	r0, #1
 8046d24:	e7b0      	b.n	8046c88 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8046d26:	2002      	movs	r0, #2
 8046d28:	e7ae      	b.n	8046c88 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8046d2a:	2002      	movs	r0, #2
 8046d2c:	e7b2      	b.n	8046c94 <HAL_SPI_TransmitReceive+0x146>

08046d2e <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8046d2e:	2302      	movs	r3, #2
 8046d30:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8046d34:	6803      	ldr	r3, [r0, #0]
 8046d36:	689a      	ldr	r2, [r3, #8]
 8046d38:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8046d3c:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8046d3e:	bf1e      	ittt	ne
 8046d40:	681a      	ldrne	r2, [r3, #0]
 8046d42:	f042 0201 	orrne.w	r2, r2, #1
 8046d46:	601a      	strne	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8046d48:	2301      	movs	r3, #1
 8046d4a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8046d4e:	2000      	movs	r0, #0
 8046d50:	4770      	bx	lr

08046d52 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8046d52:	2302      	movs	r3, #2
 8046d54:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8046d58:	6803      	ldr	r3, [r0, #0]
 8046d5a:	6a19      	ldr	r1, [r3, #32]
 8046d5c:	f241 1211 	movw	r2, #4369	; 0x1111
 8046d60:	4211      	tst	r1, r2
 8046d62:	d108      	bne.n	8046d76 <HAL_TIM_Base_Stop+0x24>
 8046d64:	6a19      	ldr	r1, [r3, #32]
 8046d66:	f240 4244 	movw	r2, #1092	; 0x444
 8046d6a:	4211      	tst	r1, r2
 8046d6c:	bf02      	ittt	eq
 8046d6e:	681a      	ldreq	r2, [r3, #0]
 8046d70:	f022 0201 	biceq.w	r2, r2, #1
 8046d74:	601a      	streq	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8046d76:	2301      	movs	r3, #1
 8046d78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8046d7c:	2000      	movs	r0, #0
 8046d7e:	4770      	bx	lr

08046d80 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8046d80:	6803      	ldr	r3, [r0, #0]
 8046d82:	68da      	ldr	r2, [r3, #12]
 8046d84:	f042 0201 	orr.w	r2, r2, #1
 8046d88:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8046d8a:	689a      	ldr	r2, [r3, #8]
 8046d8c:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8046d90:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8046d92:	bf1e      	ittt	ne
 8046d94:	681a      	ldrne	r2, [r3, #0]
 8046d96:	f042 0201 	orrne.w	r2, r2, #1
 8046d9a:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8046d9c:	2000      	movs	r0, #0
 8046d9e:	4770      	bx	lr

08046da0 <HAL_TIM_OC_DelayElapsedCallback>:
 8046da0:	4770      	bx	lr

08046da2 <HAL_TIM_IC_CaptureCallback>:
 8046da2:	4770      	bx	lr

08046da4 <HAL_TIM_PWM_PulseFinishedCallback>:
 8046da4:	4770      	bx	lr

08046da6 <HAL_TIM_TriggerCallback>:
 8046da6:	4770      	bx	lr

08046da8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8046da8:	6803      	ldr	r3, [r0, #0]
 8046daa:	691a      	ldr	r2, [r3, #16]
 8046dac:	0791      	lsls	r1, r2, #30
{
 8046dae:	b510      	push	{r4, lr}
 8046db0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8046db2:	d50e      	bpl.n	8046dd2 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8046db4:	68da      	ldr	r2, [r3, #12]
 8046db6:	0792      	lsls	r2, r2, #30
 8046db8:	d50b      	bpl.n	8046dd2 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8046dba:	f06f 0202 	mvn.w	r2, #2
 8046dbe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8046dc0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8046dc2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8046dc4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8046dc6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8046dc8:	d077      	beq.n	8046eba <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8046dca:	f7ff ffea 	bl	8046da2 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046dce:	2300      	movs	r3, #0
 8046dd0:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8046dd2:	6823      	ldr	r3, [r4, #0]
 8046dd4:	691a      	ldr	r2, [r3, #16]
 8046dd6:	0750      	lsls	r0, r2, #29
 8046dd8:	d510      	bpl.n	8046dfc <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8046dda:	68da      	ldr	r2, [r3, #12]
 8046ddc:	0751      	lsls	r1, r2, #29
 8046dde:	d50d      	bpl.n	8046dfc <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8046de0:	f06f 0204 	mvn.w	r2, #4
 8046de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8046de6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8046de8:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8046dea:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8046dee:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8046df0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8046df2:	d068      	beq.n	8046ec6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8046df4:	f7ff ffd5 	bl	8046da2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046df8:	2300      	movs	r3, #0
 8046dfa:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8046dfc:	6823      	ldr	r3, [r4, #0]
 8046dfe:	691a      	ldr	r2, [r3, #16]
 8046e00:	0712      	lsls	r2, r2, #28
 8046e02:	d50f      	bpl.n	8046e24 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8046e04:	68da      	ldr	r2, [r3, #12]
 8046e06:	0710      	lsls	r0, r2, #28
 8046e08:	d50c      	bpl.n	8046e24 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8046e0a:	f06f 0208 	mvn.w	r2, #8
 8046e0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8046e10:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8046e12:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8046e14:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8046e16:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8046e18:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8046e1a:	d05a      	beq.n	8046ed2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8046e1c:	f7ff ffc1 	bl	8046da2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046e20:	2300      	movs	r3, #0
 8046e22:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8046e24:	6823      	ldr	r3, [r4, #0]
 8046e26:	691a      	ldr	r2, [r3, #16]
 8046e28:	06d2      	lsls	r2, r2, #27
 8046e2a:	d510      	bpl.n	8046e4e <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8046e2c:	68da      	ldr	r2, [r3, #12]
 8046e2e:	06d0      	lsls	r0, r2, #27
 8046e30:	d50d      	bpl.n	8046e4e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8046e32:	f06f 0210 	mvn.w	r2, #16
 8046e36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8046e38:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8046e3a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8046e3c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8046e40:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8046e42:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8046e44:	d04b      	beq.n	8046ede <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8046e46:	f7ff ffac 	bl	8046da2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046e4a:	2300      	movs	r3, #0
 8046e4c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8046e4e:	6823      	ldr	r3, [r4, #0]
 8046e50:	691a      	ldr	r2, [r3, #16]
 8046e52:	07d1      	lsls	r1, r2, #31
 8046e54:	d508      	bpl.n	8046e68 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8046e56:	68da      	ldr	r2, [r3, #12]
 8046e58:	07d2      	lsls	r2, r2, #31
 8046e5a:	d505      	bpl.n	8046e68 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8046e5c:	f06f 0201 	mvn.w	r2, #1
 8046e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8046e62:	4620      	mov	r0, r4
 8046e64:	f7fc fb50 	bl	8043508 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8046e68:	6823      	ldr	r3, [r4, #0]
 8046e6a:	691a      	ldr	r2, [r3, #16]
 8046e6c:	0610      	lsls	r0, r2, #24
 8046e6e:	d508      	bpl.n	8046e82 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8046e70:	68da      	ldr	r2, [r3, #12]
 8046e72:	0611      	lsls	r1, r2, #24
 8046e74:	d505      	bpl.n	8046e82 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8046e76:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8046e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8046e7c:	4620      	mov	r0, r4
 8046e7e:	f000 f996 	bl	80471ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8046e82:	6823      	ldr	r3, [r4, #0]
 8046e84:	691a      	ldr	r2, [r3, #16]
 8046e86:	0652      	lsls	r2, r2, #25
 8046e88:	d508      	bpl.n	8046e9c <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8046e8a:	68da      	ldr	r2, [r3, #12]
 8046e8c:	0650      	lsls	r0, r2, #25
 8046e8e:	d505      	bpl.n	8046e9c <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8046e90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8046e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8046e96:	4620      	mov	r0, r4
 8046e98:	f7ff ff85 	bl	8046da6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8046e9c:	6823      	ldr	r3, [r4, #0]
 8046e9e:	691a      	ldr	r2, [r3, #16]
 8046ea0:	0691      	lsls	r1, r2, #26
 8046ea2:	d522      	bpl.n	8046eea <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8046ea4:	68da      	ldr	r2, [r3, #12]
 8046ea6:	0692      	lsls	r2, r2, #26
 8046ea8:	d51f      	bpl.n	8046eea <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8046eaa:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8046eae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8046eb0:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8046eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8046eb6:	f000 b979 	b.w	80471ac <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8046eba:	f7ff ff71 	bl	8046da0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046ebe:	4620      	mov	r0, r4
 8046ec0:	f7ff ff70 	bl	8046da4 <HAL_TIM_PWM_PulseFinishedCallback>
 8046ec4:	e783      	b.n	8046dce <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8046ec6:	f7ff ff6b 	bl	8046da0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046eca:	4620      	mov	r0, r4
 8046ecc:	f7ff ff6a 	bl	8046da4 <HAL_TIM_PWM_PulseFinishedCallback>
 8046ed0:	e792      	b.n	8046df8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8046ed2:	f7ff ff65 	bl	8046da0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046ed6:	4620      	mov	r0, r4
 8046ed8:	f7ff ff64 	bl	8046da4 <HAL_TIM_PWM_PulseFinishedCallback>
 8046edc:	e7a0      	b.n	8046e20 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8046ede:	f7ff ff5f 	bl	8046da0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046ee2:	4620      	mov	r0, r4
 8046ee4:	f7ff ff5e 	bl	8046da4 <HAL_TIM_PWM_PulseFinishedCallback>
 8046ee8:	e7af      	b.n	8046e4a <HAL_TIM_IRQHandler+0xa2>
}
 8046eea:	bd10      	pop	{r4, pc}

08046eec <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8046eec:	4a30      	ldr	r2, [pc, #192]	; (8046fb0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8046eee:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8046ef0:	4290      	cmp	r0, r2
 8046ef2:	d012      	beq.n	8046f1a <TIM_Base_SetConfig+0x2e>
 8046ef4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8046ef8:	d00f      	beq.n	8046f1a <TIM_Base_SetConfig+0x2e>
 8046efa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8046efe:	4290      	cmp	r0, r2
 8046f00:	d00b      	beq.n	8046f1a <TIM_Base_SetConfig+0x2e>
 8046f02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f06:	4290      	cmp	r0, r2
 8046f08:	d007      	beq.n	8046f1a <TIM_Base_SetConfig+0x2e>
 8046f0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f0e:	4290      	cmp	r0, r2
 8046f10:	d003      	beq.n	8046f1a <TIM_Base_SetConfig+0x2e>
 8046f12:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8046f16:	4290      	cmp	r0, r2
 8046f18:	d119      	bne.n	8046f4e <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8046f1a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8046f1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8046f20:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8046f22:	4a23      	ldr	r2, [pc, #140]	; (8046fb0 <TIM_Base_SetConfig+0xc4>)
 8046f24:	4290      	cmp	r0, r2
 8046f26:	d029      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8046f2c:	d026      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f2e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8046f32:	4290      	cmp	r0, r2
 8046f34:	d022      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f3a:	4290      	cmp	r0, r2
 8046f3c:	d01e      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f42:	4290      	cmp	r0, r2
 8046f44:	d01a      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f46:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8046f4a:	4290      	cmp	r0, r2
 8046f4c:	d016      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f4e:	4a19      	ldr	r2, [pc, #100]	; (8046fb4 <TIM_Base_SetConfig+0xc8>)
 8046f50:	4290      	cmp	r0, r2
 8046f52:	d013      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f58:	4290      	cmp	r0, r2
 8046f5a:	d00f      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f60:	4290      	cmp	r0, r2
 8046f62:	d00b      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f64:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8046f68:	4290      	cmp	r0, r2
 8046f6a:	d007      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f70:	4290      	cmp	r0, r2
 8046f72:	d003      	beq.n	8046f7c <TIM_Base_SetConfig+0x90>
 8046f74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046f78:	4290      	cmp	r0, r2
 8046f7a:	d103      	bne.n	8046f84 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8046f7c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8046f7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8046f82:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8046f84:	694a      	ldr	r2, [r1, #20]
 8046f86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8046f8a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8046f8c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8046f8e:	688b      	ldr	r3, [r1, #8]
 8046f90:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8046f92:	680b      	ldr	r3, [r1, #0]
 8046f94:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8046f96:	4b06      	ldr	r3, [pc, #24]	; (8046fb0 <TIM_Base_SetConfig+0xc4>)
 8046f98:	4298      	cmp	r0, r3
 8046f9a:	d003      	beq.n	8046fa4 <TIM_Base_SetConfig+0xb8>
 8046f9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8046fa0:	4298      	cmp	r0, r3
 8046fa2:	d101      	bne.n	8046fa8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8046fa4:	690b      	ldr	r3, [r1, #16]
 8046fa6:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8046fa8:	2301      	movs	r3, #1
 8046faa:	6143      	str	r3, [r0, #20]
}
 8046fac:	4770      	bx	lr
 8046fae:	bf00      	nop
 8046fb0:	40010000 	.word	0x40010000
 8046fb4:	40014000 	.word	0x40014000

08046fb8 <HAL_TIM_Base_Init>:
{
 8046fb8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8046fba:	4604      	mov	r4, r0
 8046fbc:	b1a0      	cbz	r0, 8046fe8 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8046fbe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8046fc2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8046fc6:	b91b      	cbnz	r3, 8046fd0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8046fc8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8046fcc:	f008 fc0c 	bl	804f7e8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8046fd0:	2302      	movs	r3, #2
 8046fd2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8046fd6:	6820      	ldr	r0, [r4, #0]
 8046fd8:	1d21      	adds	r1, r4, #4
 8046fda:	f7ff ff87 	bl	8046eec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8046fde:	2301      	movs	r3, #1
 8046fe0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8046fe4:	2000      	movs	r0, #0
}
 8046fe6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8046fe8:	2001      	movs	r0, #1
 8046fea:	e7fc      	b.n	8046fe6 <HAL_TIM_Base_Init+0x2e>

08046fec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8046fec:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8046fee:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8046ff0:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8046ff2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8046ff6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8046ffa:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8046ffc:	6083      	str	r3, [r0, #8]
}
 8046ffe:	bd10      	pop	{r4, pc}

08047000 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8047000:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8047004:	2b01      	cmp	r3, #1
{
 8047006:	b570      	push	{r4, r5, r6, lr}
 8047008:	4604      	mov	r4, r0
 804700a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 804700e:	d019      	beq.n	8047044 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8047010:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8047014:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8047016:	2301      	movs	r3, #1
 8047018:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 804701c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 804701e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8047022:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8047026:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8047028:	680b      	ldr	r3, [r1, #0]
 804702a:	2b40      	cmp	r3, #64	; 0x40
 804702c:	d065      	beq.n	80470fa <HAL_TIM_ConfigClockSource+0xfa>
 804702e:	d815      	bhi.n	804705c <HAL_TIM_ConfigClockSource+0x5c>
 8047030:	2b10      	cmp	r3, #16
 8047032:	d00c      	beq.n	804704e <HAL_TIM_ConfigClockSource+0x4e>
 8047034:	d807      	bhi.n	8047046 <HAL_TIM_ConfigClockSource+0x46>
 8047036:	b153      	cbz	r3, 804704e <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8047038:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 804703a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 804703c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8047040:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8047044:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8047046:	2b20      	cmp	r3, #32
 8047048:	d001      	beq.n	804704e <HAL_TIM_ConfigClockSource+0x4e>
 804704a:	2b30      	cmp	r3, #48	; 0x30
 804704c:	d1f4      	bne.n	8047038 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 804704e:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8047050:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8047054:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8047058:	4313      	orrs	r3, r2
 804705a:	e01a      	b.n	8047092 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 804705c:	2b60      	cmp	r3, #96	; 0x60
 804705e:	d034      	beq.n	80470ca <HAL_TIM_ConfigClockSource+0xca>
 8047060:	d819      	bhi.n	8047096 <HAL_TIM_ConfigClockSource+0x96>
 8047062:	2b50      	cmp	r3, #80	; 0x50
 8047064:	d1e8      	bne.n	8047038 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8047066:	684a      	ldr	r2, [r1, #4]
 8047068:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 804706a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 804706c:	6a05      	ldr	r5, [r0, #32]
 804706e:	f025 0501 	bic.w	r5, r5, #1
 8047072:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8047074:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8047076:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 804707a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 804707e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8047082:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8047084:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8047086:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8047088:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 804708a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 804708e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8047092:	6083      	str	r3, [r0, #8]
 8047094:	e7d0      	b.n	8047038 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8047096:	2b70      	cmp	r3, #112	; 0x70
 8047098:	d00c      	beq.n	80470b4 <HAL_TIM_ConfigClockSource+0xb4>
 804709a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 804709e:	d1cb      	bne.n	8047038 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80470a0:	68cb      	ldr	r3, [r1, #12]
 80470a2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80470a6:	f7ff ffa1 	bl	8046fec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80470aa:	6822      	ldr	r2, [r4, #0]
 80470ac:	6893      	ldr	r3, [r2, #8]
 80470ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80470b2:	e008      	b.n	80470c6 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 80470b4:	68cb      	ldr	r3, [r1, #12]
 80470b6:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80470ba:	f7ff ff97 	bl	8046fec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80470be:	6822      	ldr	r2, [r4, #0]
 80470c0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80470c2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80470c6:	6093      	str	r3, [r2, #8]
      break;
 80470c8:	e7b6      	b.n	8047038 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80470ca:	684d      	ldr	r5, [r1, #4]
 80470cc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80470ce:	6a01      	ldr	r1, [r0, #32]
 80470d0:	f021 0110 	bic.w	r1, r1, #16
 80470d4:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80470d6:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80470d8:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80470da:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80470de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80470e2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80470e6:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80470ea:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80470ec:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80470ee:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80470f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80470f4:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80470f8:	e7cb      	b.n	8047092 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80470fa:	684a      	ldr	r2, [r1, #4]
 80470fc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80470fe:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8047100:	6a05      	ldr	r5, [r0, #32]
 8047102:	f025 0501 	bic.w	r5, r5, #1
 8047106:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8047108:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 804710a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 804710e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8047112:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8047116:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8047118:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 804711a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 804711c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 804711e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8047122:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8047126:	e7b4      	b.n	8047092 <HAL_TIM_ConfigClockSource+0x92>

08047128 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8047128:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 804712c:	2b01      	cmp	r3, #1
{
 804712e:	b530      	push	{r4, r5, lr}
 8047130:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8047134:	d035      	beq.n	80471a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8047136:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 804713a:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 804713c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 804713e:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8047140:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8047144:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8047146:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8047148:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 804714c:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 804714e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8047150:	4c15      	ldr	r4, [pc, #84]	; (80471a8 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8047152:	42a3      	cmp	r3, r4
 8047154:	d01a      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 804715a:	d017      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 804715c:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8047160:	42a3      	cmp	r3, r4
 8047162:	d013      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047164:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8047168:	42a3      	cmp	r3, r4
 804716a:	d00f      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 804716c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8047170:	42a3      	cmp	r3, r4
 8047172:	d00b      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047174:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8047178:	42a3      	cmp	r3, r4
 804717a:	d007      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 804717c:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 8047180:	42a3      	cmp	r3, r4
 8047182:	d003      	beq.n	804718c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047184:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8047188:	42a3      	cmp	r3, r4
 804718a:	d104      	bne.n	8047196 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 804718c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 804718e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8047192:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8047194:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8047196:	2301      	movs	r3, #1
 8047198:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 804719c:	2300      	movs	r3, #0
 804719e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80471a2:	4618      	mov	r0, r3

  return HAL_OK;
}
 80471a4:	bd30      	pop	{r4, r5, pc}
 80471a6:	bf00      	nop
 80471a8:	40010000 	.word	0x40010000

080471ac <HAL_TIMEx_CommutCallback>:
 80471ac:	4770      	bx	lr

080471ae <HAL_TIMEx_BreakCallback>:
 80471ae:	4770      	bx	lr

080471b0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80471b0:	6803      	ldr	r3, [r0, #0]
 80471b2:	68da      	ldr	r2, [r3, #12]
 80471b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80471b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80471ba:	695a      	ldr	r2, [r3, #20]
 80471bc:	f022 0201 	bic.w	r2, r2, #1
 80471c0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80471c2:	2320      	movs	r3, #32
 80471c4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 80471c8:	4770      	bx	lr
	...

080471cc <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80471cc:	6803      	ldr	r3, [r0, #0]
 80471ce:	68c1      	ldr	r1, [r0, #12]
 80471d0:	691a      	ldr	r2, [r3, #16]
{
 80471d2:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80471d4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
{
 80471d8:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80471da:	430a      	orrs	r2, r1
 80471dc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80471de:	6925      	ldr	r5, [r4, #16]
 80471e0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 80471e2:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80471e4:	69c0      	ldr	r0, [r0, #28]
 80471e6:	432a      	orrs	r2, r5
 80471e8:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80471ea:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80471ee:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 80471f0:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80471f4:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80471f6:	430a      	orrs	r2, r1
 80471f8:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80471fa:	695a      	ldr	r2, [r3, #20]
 80471fc:	69a1      	ldr	r1, [r4, #24]
 80471fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8047202:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8047204:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8047208:	615a      	str	r2, [r3, #20]
 804720a:	4a26      	ldr	r2, [pc, #152]	; (80472a4 <UART_SetConfig+0xd8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 804720c:	d129      	bne.n	8047262 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 804720e:	4293      	cmp	r3, r2
 8047210:	d003      	beq.n	804721a <UART_SetConfig+0x4e>
 8047212:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8047216:	4293      	cmp	r3, r2
 8047218:	d120      	bne.n	804725c <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 804721a:	f7fe fac5 	bl	80457a8 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 804721e:	6862      	ldr	r2, [r4, #4]
 8047220:	2600      	movs	r6, #0
 8047222:	1892      	adds	r2, r2, r2
 8047224:	f04f 0119 	mov.w	r1, #25
 8047228:	eb46 0306 	adc.w	r3, r6, r6
 804722c:	fba0 0101 	umull	r0, r1, r0, r1
 8047230:	f7f9 fe62 	bl	8040ef8 <__aeabi_uldivmod>
 8047234:	2164      	movs	r1, #100	; 0x64
 8047236:	fbb0 f5f1 	udiv	r5, r0, r1
 804723a:	fb01 0315 	mls	r3, r1, r5, r0
 804723e:	00db      	lsls	r3, r3, #3
 8047240:	3332      	adds	r3, #50	; 0x32
 8047242:	fbb3 f3f1 	udiv	r3, r3, r1
 8047246:	f003 0207 	and.w	r2, r3, #7
 804724a:	005b      	lsls	r3, r3, #1
 804724c:	6821      	ldr	r1, [r4, #0]
 804724e:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 8047252:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8047256:	4413      	add	r3, r2
 8047258:	608b      	str	r3, [r1, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 804725a:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 804725c:	f7fe fa94 	bl	8045788 <HAL_RCC_GetPCLK1Freq>
 8047260:	e7dd      	b.n	804721e <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8047262:	4293      	cmp	r3, r2
 8047264:	d002      	beq.n	804726c <UART_SetConfig+0xa0>
 8047266:	4a10      	ldr	r2, [pc, #64]	; (80472a8 <UART_SetConfig+0xdc>)
 8047268:	4293      	cmp	r3, r2
 804726a:	d117      	bne.n	804729c <UART_SetConfig+0xd0>
      pclk = HAL_RCC_GetPCLK2Freq();
 804726c:	f7fe fa9c 	bl	80457a8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8047270:	6863      	ldr	r3, [r4, #4]
 8047272:	2119      	movs	r1, #25
 8047274:	009a      	lsls	r2, r3, #2
 8047276:	fba0 0101 	umull	r0, r1, r0, r1
 804727a:	0f9b      	lsrs	r3, r3, #30
 804727c:	f7f9 fe3c 	bl	8040ef8 <__aeabi_uldivmod>
 8047280:	2264      	movs	r2, #100	; 0x64
 8047282:	fbb0 f1f2 	udiv	r1, r0, r2
 8047286:	fb02 0311 	mls	r3, r2, r1, r0
 804728a:	6824      	ldr	r4, [r4, #0]
 804728c:	011b      	lsls	r3, r3, #4
 804728e:	3332      	adds	r3, #50	; 0x32
 8047290:	fbb3 f3f2 	udiv	r3, r3, r2
 8047294:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8047298:	60a3      	str	r3, [r4, #8]
}
 804729a:	e7de      	b.n	804725a <UART_SetConfig+0x8e>
      pclk = HAL_RCC_GetPCLK1Freq();
 804729c:	f7fe fa74 	bl	8045788 <HAL_RCC_GetPCLK1Freq>
 80472a0:	e7e6      	b.n	8047270 <UART_SetConfig+0xa4>
 80472a2:	bf00      	nop
 80472a4:	40011000 	.word	0x40011000
 80472a8:	40011400 	.word	0x40011400

080472ac <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80472ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80472ae:	4604      	mov	r4, r0
 80472b0:	460e      	mov	r6, r1
 80472b2:	4617      	mov	r7, r2
 80472b4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80472b6:	6821      	ldr	r1, [r4, #0]
 80472b8:	680b      	ldr	r3, [r1, #0]
 80472ba:	ea36 0303 	bics.w	r3, r6, r3
 80472be:	d101      	bne.n	80472c4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80472c0:	2000      	movs	r0, #0
 80472c2:	e014      	b.n	80472ee <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80472c4:	1c6b      	adds	r3, r5, #1
 80472c6:	d0f7      	beq.n	80472b8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80472c8:	b995      	cbnz	r5, 80472f0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80472ca:	6823      	ldr	r3, [r4, #0]
 80472cc:	68da      	ldr	r2, [r3, #12]
 80472ce:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80472d2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80472d4:	695a      	ldr	r2, [r3, #20]
 80472d6:	f022 0201 	bic.w	r2, r2, #1
 80472da:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80472dc:	2320      	movs	r3, #32
 80472de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80472e2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80472e6:	2300      	movs	r3, #0
 80472e8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80472ec:	2003      	movs	r0, #3
}
 80472ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80472f0:	f7fc fbc2 	bl	8043a78 <HAL_GetTick>
 80472f4:	1bc0      	subs	r0, r0, r7
 80472f6:	4285      	cmp	r5, r0
 80472f8:	d2dd      	bcs.n	80472b6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80472fa:	e7e6      	b.n	80472ca <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080472fc <HAL_UART_Init>:
{
 80472fc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80472fe:	4604      	mov	r4, r0
 8047300:	b340      	cbz	r0, 8047354 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8047302:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8047306:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 804730a:	b91b      	cbnz	r3, 8047314 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 804730c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8047310:	f009 fb34 	bl	805097c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8047314:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8047316:	2324      	movs	r3, #36	; 0x24
 8047318:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 804731c:	68d3      	ldr	r3, [r2, #12]
 804731e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8047322:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8047324:	4620      	mov	r0, r4
 8047326:	f7ff ff51 	bl	80471cc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 804732a:	6823      	ldr	r3, [r4, #0]
 804732c:	691a      	ldr	r2, [r3, #16]
 804732e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8047332:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8047334:	695a      	ldr	r2, [r3, #20]
 8047336:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 804733a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 804733c:	68da      	ldr	r2, [r3, #12]
 804733e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8047342:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047344:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8047346:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047348:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 804734a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 804734e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8047352:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8047354:	2001      	movs	r0, #1
 8047356:	e7fc      	b.n	8047352 <HAL_UART_Init+0x56>

08047358 <HAL_UART_DeInit>:
{
 8047358:	b510      	push	{r4, lr}
  if (huart == NULL)
 804735a:	4604      	mov	r4, r0
 804735c:	b190      	cbz	r0, 8047384 <HAL_UART_DeInit+0x2c>
  __HAL_UART_DISABLE(huart);
 804735e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8047360:	2324      	movs	r3, #36	; 0x24
 8047362:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8047366:	68d3      	ldr	r3, [r2, #12]
 8047368:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 804736c:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 804736e:	f009 fbfb 	bl	8050b68 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047372:	2000      	movs	r0, #0
 8047374:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 8047376:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 804737a:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 804737e:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
}
 8047382:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8047384:	2001      	movs	r0, #1
 8047386:	e7fc      	b.n	8047382 <HAL_UART_DeInit+0x2a>

08047388 <HAL_UART_Transmit>:
{
 8047388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804738c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 804738e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8047392:	2b20      	cmp	r3, #32
{
 8047394:	4604      	mov	r4, r0
 8047396:	460d      	mov	r5, r1
 8047398:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 804739a:	d14f      	bne.n	804743c <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 804739c:	2900      	cmp	r1, #0
 804739e:	d04b      	beq.n	8047438 <HAL_UART_Transmit+0xb0>
 80473a0:	2a00      	cmp	r2, #0
 80473a2:	d049      	beq.n	8047438 <HAL_UART_Transmit+0xb0>
    __HAL_LOCK(huart);
 80473a4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80473a8:	2b01      	cmp	r3, #1
 80473aa:	d047      	beq.n	804743c <HAL_UART_Transmit+0xb4>
 80473ac:	2301      	movs	r3, #1
 80473ae:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80473b2:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80473b6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80473b8:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80473bc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80473c0:	f7fc fb5a 	bl	8043a78 <HAL_GetTick>
    huart->TxXferSize = Size;
 80473c4:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80473c8:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80473ca:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 80473ce:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 80473d2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80473d4:	b29b      	uxth	r3, r3
 80473d6:	b953      	cbnz	r3, 80473ee <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80473d8:	463b      	mov	r3, r7
 80473da:	4632      	mov	r2, r6
 80473dc:	2140      	movs	r1, #64	; 0x40
 80473de:	4620      	mov	r0, r4
 80473e0:	f7ff ff64 	bl	80472ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80473e4:	b998      	cbnz	r0, 804740e <HAL_UART_Transmit+0x86>
    huart->gState = HAL_UART_STATE_READY;
 80473e6:	2320      	movs	r3, #32
 80473e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80473ec:	e010      	b.n	8047410 <HAL_UART_Transmit+0x88>
      huart->TxXferCount--;
 80473ee:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80473f0:	3b01      	subs	r3, #1
 80473f2:	b29b      	uxth	r3, r3
 80473f4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80473f6:	68a3      	ldr	r3, [r4, #8]
 80473f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80473fc:	4632      	mov	r2, r6
 80473fe:	463b      	mov	r3, r7
 8047400:	f04f 0180 	mov.w	r1, #128	; 0x80
 8047404:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8047406:	d10e      	bne.n	8047426 <HAL_UART_Transmit+0x9e>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8047408:	f7ff ff50 	bl	80472ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 804740c:	b110      	cbz	r0, 8047414 <HAL_UART_Transmit+0x8c>
          return HAL_TIMEOUT;
 804740e:	2003      	movs	r0, #3
}
 8047410:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8047414:	882b      	ldrh	r3, [r5, #0]
 8047416:	6822      	ldr	r2, [r4, #0]
 8047418:	f3c3 0308 	ubfx	r3, r3, #0, #9
 804741c:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 804741e:	6923      	ldr	r3, [r4, #16]
 8047420:	b943      	cbnz	r3, 8047434 <HAL_UART_Transmit+0xac>
          pData += 2U;
 8047422:	3502      	adds	r5, #2
 8047424:	e7d5      	b.n	80473d2 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8047426:	f7ff ff41 	bl	80472ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 804742a:	2800      	cmp	r0, #0
 804742c:	d1ef      	bne.n	804740e <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 804742e:	6823      	ldr	r3, [r4, #0]
 8047430:	782a      	ldrb	r2, [r5, #0]
 8047432:	605a      	str	r2, [r3, #4]
 8047434:	3501      	adds	r5, #1
 8047436:	e7cc      	b.n	80473d2 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8047438:	2001      	movs	r0, #1
 804743a:	e7e9      	b.n	8047410 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 804743c:	2002      	movs	r0, #2
 804743e:	e7e7      	b.n	8047410 <HAL_UART_Transmit+0x88>

08047440 <HAL_UART_Receive>:
{
 8047440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8047444:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8047446:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 804744a:	2b20      	cmp	r3, #32
{
 804744c:	4604      	mov	r4, r0
 804744e:	460d      	mov	r5, r1
 8047450:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8047452:	d155      	bne.n	8047500 <HAL_UART_Receive+0xc0>
    if ((pData == NULL) || (Size == 0U))
 8047454:	2900      	cmp	r1, #0
 8047456:	d051      	beq.n	80474fc <HAL_UART_Receive+0xbc>
 8047458:	2a00      	cmp	r2, #0
 804745a:	d04f      	beq.n	80474fc <HAL_UART_Receive+0xbc>
    __HAL_LOCK(huart);
 804745c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8047460:	2b01      	cmp	r3, #1
 8047462:	d04d      	beq.n	8047500 <HAL_UART_Receive+0xc0>
 8047464:	2301      	movs	r3, #1
 8047466:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804746a:	f04f 0900 	mov.w	r9, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 804746e:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047470:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8047474:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8047478:	f7fc fafe 	bl	8043a78 <HAL_GetTick>
    huart->RxXferSize = Size;
 804747c:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8047480:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 8047482:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    __HAL_UNLOCK(huart);
 8047486:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->RxXferCount > 0U)
 804748a:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 804748c:	b280      	uxth	r0, r0
 804748e:	b918      	cbnz	r0, 8047498 <HAL_UART_Receive+0x58>
    huart->RxState = HAL_UART_STATE_READY;
 8047490:	2320      	movs	r3, #32
 8047492:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8047496:	e010      	b.n	80474ba <HAL_UART_Receive+0x7a>
      huart->RxXferCount--;
 8047498:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 804749a:	3b01      	subs	r3, #1
 804749c:	b29b      	uxth	r3, r3
 804749e:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80474a0:	68a3      	ldr	r3, [r4, #8]
 80474a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80474a6:	4632      	mov	r2, r6
 80474a8:	463b      	mov	r3, r7
 80474aa:	f04f 0120 	mov.w	r1, #32
 80474ae:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80474b0:	d116      	bne.n	80474e0 <HAL_UART_Receive+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80474b2:	f7ff fefb 	bl	80472ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80474b6:	b110      	cbz	r0, 80474be <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 80474b8:	2003      	movs	r0, #3
}
 80474ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (huart->Init.Parity == UART_PARITY_NONE)
 80474be:	6922      	ldr	r2, [r4, #16]
 80474c0:	6823      	ldr	r3, [r4, #0]
 80474c2:	b93a      	cbnz	r2, 80474d4 <HAL_UART_Receive+0x94>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80474c4:	685a      	ldr	r2, [r3, #4]
 80474c6:	462b      	mov	r3, r5
 80474c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80474cc:	f823 2b02 	strh.w	r2, [r3], #2
{
 80474d0:	461d      	mov	r5, r3
 80474d2:	e7da      	b.n	804748a <HAL_UART_Receive+0x4a>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80474d4:	685a      	ldr	r2, [r3, #4]
 80474d6:	462b      	mov	r3, r5
 80474d8:	b2d2      	uxtb	r2, r2
 80474da:	f823 2b01 	strh.w	r2, [r3], #1
 80474de:	e7f7      	b.n	80474d0 <HAL_UART_Receive+0x90>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80474e0:	f7ff fee4 	bl	80472ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80474e4:	2800      	cmp	r0, #0
 80474e6:	d1e7      	bne.n	80474b8 <HAL_UART_Receive+0x78>
 80474e8:	6822      	ldr	r2, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80474ea:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80474ec:	6852      	ldr	r2, [r2, #4]
 80474ee:	1c6b      	adds	r3, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 80474f0:	b909      	cbnz	r1, 80474f6 <HAL_UART_Receive+0xb6>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80474f2:	702a      	strb	r2, [r5, #0]
 80474f4:	e7ec      	b.n	80474d0 <HAL_UART_Receive+0x90>
 80474f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80474fa:	e7fa      	b.n	80474f2 <HAL_UART_Receive+0xb2>
      return  HAL_ERROR;
 80474fc:	2001      	movs	r0, #1
 80474fe:	e7dc      	b.n	80474ba <HAL_UART_Receive+0x7a>
    return HAL_BUSY;
 8047500:	2002      	movs	r0, #2
 8047502:	e7da      	b.n	80474ba <HAL_UART_Receive+0x7a>

08047504 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8047504:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8047508:	2b20      	cmp	r3, #32
 804750a:	d120      	bne.n	804754e <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 804750c:	b1e9      	cbz	r1, 804754a <HAL_UART_Receive_IT+0x46>
 804750e:	b1e2      	cbz	r2, 804754a <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8047510:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8047514:	2b01      	cmp	r3, #1
 8047516:	d01a      	beq.n	804754e <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8047518:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 804751a:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804751c:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 804751e:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047520:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8047522:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8047526:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8047528:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 804752a:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 804752c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8047530:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8047534:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8047536:	6951      	ldr	r1, [r2, #20]
 8047538:	f041 0101 	orr.w	r1, r1, #1
 804753c:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 804753e:	68d1      	ldr	r1, [r2, #12]
 8047540:	f041 0120 	orr.w	r1, r1, #32
 8047544:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8047546:	4618      	mov	r0, r3
 8047548:	4770      	bx	lr
      return HAL_ERROR;
 804754a:	2001      	movs	r0, #1
 804754c:	4770      	bx	lr
    return HAL_BUSY;
 804754e:	2002      	movs	r0, #2
}
 8047550:	4770      	bx	lr
	...

08047554 <HAL_UART_Transmit_DMA>:
{
 8047554:	b538      	push	{r3, r4, r5, lr}
 8047556:	4604      	mov	r4, r0
 8047558:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 804755a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 804755e:	2a20      	cmp	r2, #32
 8047560:	d12a      	bne.n	80475b8 <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 8047562:	b339      	cbz	r1, 80475b4 <HAL_UART_Transmit_DMA+0x60>
 8047564:	b333      	cbz	r3, 80475b4 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8047566:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 804756a:	2a01      	cmp	r2, #1
 804756c:	d024      	beq.n	80475b8 <HAL_UART_Transmit_DMA+0x64>
 804756e:	2201      	movs	r2, #1
 8047570:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047574:	2500      	movs	r5, #0
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8047576:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 8047578:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804757a:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804757c:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804757e:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8047582:	4a0e      	ldr	r2, [pc, #56]	; (80475bc <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8047584:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8047586:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8047588:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 804758a:	4a0d      	ldr	r2, [pc, #52]	; (80475c0 <HAL_UART_Transmit_DMA+0x6c>)
 804758c:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 804758e:	4a0d      	ldr	r2, [pc, #52]	; (80475c4 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 8047590:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8047594:	6822      	ldr	r2, [r4, #0]
 8047596:	3204      	adds	r2, #4
 8047598:	f7fc fdda 	bl	8044150 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 804759c:	6823      	ldr	r3, [r4, #0]
 804759e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80475a2:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80475a4:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 80475a6:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80475aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80475ae:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80475b0:	4628      	mov	r0, r5
}
 80475b2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80475b4:	2001      	movs	r0, #1
 80475b6:	e7fc      	b.n	80475b2 <HAL_UART_Transmit_DMA+0x5e>
    return HAL_BUSY;
 80475b8:	2002      	movs	r0, #2
 80475ba:	e7fa      	b.n	80475b2 <HAL_UART_Transmit_DMA+0x5e>
 80475bc:	080475c9 	.word	0x080475c9
 80475c0:	080475f7 	.word	0x080475f7
 80475c4:	08047679 	.word	0x08047679

080475c8 <UART_DMATransmitCplt>:
{
 80475c8:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80475ca:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80475cc:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80475ce:	681b      	ldr	r3, [r3, #0]
 80475d0:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80475d4:	d10a      	bne.n	80475ec <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 80475d6:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80475d8:	6813      	ldr	r3, [r2, #0]
 80475da:	695a      	ldr	r2, [r3, #20]
 80475dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80475e0:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80475e2:	68da      	ldr	r2, [r3, #12]
 80475e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80475e8:	60da      	str	r2, [r3, #12]
}
 80475ea:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80475ec:	4610      	mov	r0, r2
 80475ee:	f009 f97d 	bl	80508ec <HAL_UART_TxCpltCallback>
}
 80475f2:	e7fa      	b.n	80475ea <UART_DMATransmitCplt+0x22>

080475f4 <HAL_UART_TxHalfCpltCallback>:
 80475f4:	4770      	bx	lr

080475f6 <UART_DMATxHalfCplt>:
{
 80475f6:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80475f8:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80475fa:	f7ff fffb 	bl	80475f4 <HAL_UART_TxHalfCpltCallback>
}
 80475fe:	bd08      	pop	{r3, pc}

08047600 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8047600:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8047604:	2b22      	cmp	r3, #34	; 0x22
{
 8047606:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8047608:	d133      	bne.n	8047672 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 804760a:	6881      	ldr	r1, [r0, #8]
 804760c:	6904      	ldr	r4, [r0, #16]
 804760e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8047610:	6802      	ldr	r2, [r0, #0]
 8047612:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8047616:	d123      	bne.n	8047660 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8047618:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 804761a:	b9ec      	cbnz	r4, 8047658 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 804761c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8047620:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8047624:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8047626:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8047628:	3c01      	subs	r4, #1
 804762a:	b2a4      	uxth	r4, r4
 804762c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 804762e:	b98c      	cbnz	r4, 8047654 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8047630:	6803      	ldr	r3, [r0, #0]
 8047632:	68da      	ldr	r2, [r3, #12]
 8047634:	f022 0220 	bic.w	r2, r2, #32
 8047638:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 804763a:	68da      	ldr	r2, [r3, #12]
 804763c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8047640:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8047642:	695a      	ldr	r2, [r3, #20]
 8047644:	f022 0201 	bic.w	r2, r2, #1
 8047648:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 804764a:	2320      	movs	r3, #32
 804764c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8047650:	f7fa fa98 	bl	8041b84 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8047654:	2000      	movs	r0, #0
 8047656:	e00d      	b.n	8047674 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8047658:	b2d2      	uxtb	r2, r2
 804765a:	f823 2b01 	strh.w	r2, [r3], #1
 804765e:	e7e1      	b.n	8047624 <UART_Receive_IT+0x24>
 8047660:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8047662:	6852      	ldr	r2, [r2, #4]
 8047664:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8047666:	b90c      	cbnz	r4, 804766c <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8047668:	701a      	strb	r2, [r3, #0]
 804766a:	e7dc      	b.n	8047626 <UART_Receive_IT+0x26>
 804766c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8047670:	e7fa      	b.n	8047668 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8047672:	2002      	movs	r0, #2
}
 8047674:	bd10      	pop	{r4, pc}

08047676 <HAL_UART_ErrorCallback>:
 8047676:	4770      	bx	lr

08047678 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8047678:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 804767a:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 804767c:	680b      	ldr	r3, [r1, #0]
 804767e:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8047680:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8047684:	2821      	cmp	r0, #33	; 0x21
 8047686:	d10a      	bne.n	804769e <UART_DMAError+0x26>
 8047688:	0612      	lsls	r2, r2, #24
 804768a:	d508      	bpl.n	804769e <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 804768c:	2200      	movs	r2, #0
 804768e:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8047690:	68da      	ldr	r2, [r3, #12]
 8047692:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8047696:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8047698:	2220      	movs	r2, #32
 804769a:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 804769e:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80476a0:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80476a4:	2a22      	cmp	r2, #34	; 0x22
 80476a6:	d106      	bne.n	80476b6 <UART_DMAError+0x3e>
 80476a8:	065b      	lsls	r3, r3, #25
 80476aa:	d504      	bpl.n	80476b6 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 80476ac:	2300      	movs	r3, #0
 80476ae:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80476b0:	4608      	mov	r0, r1
 80476b2:	f7ff fd7d 	bl	80471b0 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80476b6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80476b8:	f043 0310 	orr.w	r3, r3, #16
 80476bc:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80476be:	4608      	mov	r0, r1
 80476c0:	f7ff ffd9 	bl	8047676 <HAL_UART_ErrorCallback>
}
 80476c4:	bd08      	pop	{r3, pc}
	...

080476c8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80476c8:	6803      	ldr	r3, [r0, #0]
 80476ca:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80476cc:	68d9      	ldr	r1, [r3, #12]
{
 80476ce:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80476d0:	0716      	lsls	r6, r2, #28
{
 80476d2:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80476d4:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80476d6:	d107      	bne.n	80476e8 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80476d8:	0696      	lsls	r6, r2, #26
 80476da:	d55a      	bpl.n	8047792 <HAL_UART_IRQHandler+0xca>
 80476dc:	068d      	lsls	r5, r1, #26
 80476de:	d558      	bpl.n	8047792 <HAL_UART_IRQHandler+0xca>
}
 80476e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80476e4:	f7ff bf8c 	b.w	8047600 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80476e8:	f015 0501 	ands.w	r5, r5, #1
 80476ec:	d102      	bne.n	80476f4 <HAL_UART_IRQHandler+0x2c>
 80476ee:	f411 7f90 	tst.w	r1, #288	; 0x120
 80476f2:	d04e      	beq.n	8047792 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80476f4:	07d0      	lsls	r0, r2, #31
 80476f6:	d505      	bpl.n	8047704 <HAL_UART_IRQHandler+0x3c>
 80476f8:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80476fa:	bf42      	ittt	mi
 80476fc:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80476fe:	f043 0301 	orrmi.w	r3, r3, #1
 8047702:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8047704:	0756      	lsls	r6, r2, #29
 8047706:	d504      	bpl.n	8047712 <HAL_UART_IRQHandler+0x4a>
 8047708:	b11d      	cbz	r5, 8047712 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 804770a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 804770c:	f043 0302 	orr.w	r3, r3, #2
 8047710:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8047712:	0790      	lsls	r0, r2, #30
 8047714:	d504      	bpl.n	8047720 <HAL_UART_IRQHandler+0x58>
 8047716:	b11d      	cbz	r5, 8047720 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8047718:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 804771a:	f043 0304 	orr.w	r3, r3, #4
 804771e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8047720:	0713      	lsls	r3, r2, #28
 8047722:	d506      	bpl.n	8047732 <HAL_UART_IRQHandler+0x6a>
 8047724:	068e      	lsls	r6, r1, #26
 8047726:	d400      	bmi.n	804772a <HAL_UART_IRQHandler+0x62>
 8047728:	b11d      	cbz	r5, 8047732 <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 804772a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 804772c:	f043 0308 	orr.w	r3, r3, #8
 8047730:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8047732:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8047734:	b343      	cbz	r3, 8047788 <HAL_UART_IRQHandler+0xc0>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8047736:	0695      	lsls	r5, r2, #26
 8047738:	d504      	bpl.n	8047744 <HAL_UART_IRQHandler+0x7c>
 804773a:	0688      	lsls	r0, r1, #26
 804773c:	d502      	bpl.n	8047744 <HAL_UART_IRQHandler+0x7c>
        UART_Receive_IT(huart);
 804773e:	4620      	mov	r0, r4
 8047740:	f7ff ff5e 	bl	8047600 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8047744:	6823      	ldr	r3, [r4, #0]
 8047746:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8047748:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 804774a:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 804774c:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 804774e:	d402      	bmi.n	8047756 <HAL_UART_IRQHandler+0x8e>
 8047750:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8047754:	d019      	beq.n	804778a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8047756:	f7ff fd2b 	bl	80471b0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804775a:	6823      	ldr	r3, [r4, #0]
 804775c:	695a      	ldr	r2, [r3, #20]
 804775e:	0652      	lsls	r2, r2, #25
 8047760:	d50f      	bpl.n	8047782 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047762:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8047764:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804776a:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 804776c:	b148      	cbz	r0, 8047782 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 804776e:	4b26      	ldr	r3, [pc, #152]	; (8047808 <HAL_UART_IRQHandler+0x140>)
 8047770:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8047772:	f7fc fd27 	bl	80441c4 <HAL_DMA_Abort_IT>
 8047776:	b138      	cbz	r0, 8047788 <HAL_UART_IRQHandler+0xc0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8047778:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 804777a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 804777e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8047780:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8047782:	4620      	mov	r0, r4
 8047784:	f7ff ff77 	bl	8047676 <HAL_UART_ErrorCallback>
}
 8047788:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 804778a:	f7ff ff74 	bl	8047676 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 804778e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8047790:	e7fa      	b.n	8047788 <HAL_UART_IRQHandler+0xc0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8047792:	0616      	lsls	r6, r2, #24
 8047794:	d528      	bpl.n	80477e8 <HAL_UART_IRQHandler+0x120>
 8047796:	060d      	lsls	r5, r1, #24
 8047798:	d526      	bpl.n	80477e8 <HAL_UART_IRQHandler+0x120>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 804779a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 804779e:	2a21      	cmp	r2, #33	; 0x21
 80477a0:	d1f2      	bne.n	8047788 <HAL_UART_IRQHandler+0xc0>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80477a2:	68a1      	ldr	r1, [r4, #8]
 80477a4:	6a22      	ldr	r2, [r4, #32]
 80477a6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80477aa:	d118      	bne.n	80477de <HAL_UART_IRQHandler+0x116>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80477ac:	8811      	ldrh	r1, [r2, #0]
 80477ae:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80477b2:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80477b4:	6921      	ldr	r1, [r4, #16]
 80477b6:	b981      	cbnz	r1, 80477da <HAL_UART_IRQHandler+0x112>
        huart->pTxBuffPtr += 2U;
 80477b8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80477ba:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80477bc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80477be:	3a01      	subs	r2, #1
 80477c0:	b292      	uxth	r2, r2
 80477c2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80477c4:	2a00      	cmp	r2, #0
 80477c6:	d1df      	bne.n	8047788 <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80477c8:	68da      	ldr	r2, [r3, #12]
 80477ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80477ce:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80477d0:	68da      	ldr	r2, [r3, #12]
 80477d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80477d6:	60da      	str	r2, [r3, #12]
 80477d8:	e7d6      	b.n	8047788 <HAL_UART_IRQHandler+0xc0>
        huart->pTxBuffPtr += 1U;
 80477da:	3201      	adds	r2, #1
 80477dc:	e7ed      	b.n	80477ba <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80477de:	1c51      	adds	r1, r2, #1
 80477e0:	6221      	str	r1, [r4, #32]
 80477e2:	7812      	ldrb	r2, [r2, #0]
 80477e4:	605a      	str	r2, [r3, #4]
 80477e6:	e7e9      	b.n	80477bc <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80477e8:	0650      	lsls	r0, r2, #25
 80477ea:	d5cd      	bpl.n	8047788 <HAL_UART_IRQHandler+0xc0>
 80477ec:	064a      	lsls	r2, r1, #25
 80477ee:	d5cb      	bpl.n	8047788 <HAL_UART_IRQHandler+0xc0>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80477f0:	68da      	ldr	r2, [r3, #12]
 80477f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80477f6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80477f8:	2320      	movs	r3, #32
 80477fa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80477fe:	4620      	mov	r0, r4
 8047800:	f009 f874 	bl	80508ec <HAL_UART_TxCpltCallback>
 8047804:	e7c0      	b.n	8047788 <HAL_UART_IRQHandler+0xc0>
 8047806:	bf00      	nop
 8047808:	0804780d 	.word	0x0804780d

0804780c <UART_DMAAbortOnError>:
{
 804780c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 804780e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8047810:	2300      	movs	r3, #0
 8047812:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8047814:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8047816:	f7ff ff2e 	bl	8047676 <HAL_UART_ErrorCallback>
}
 804781a:	bd08      	pop	{r3, pc}

0804781c <HAL_UART_AbortCpltCallback>:
 804781c:	4770      	bx	lr
	...

08047820 <HAL_UART_Abort_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8047820:	6803      	ldr	r3, [r0, #0]
 8047822:	68da      	ldr	r2, [r3, #12]
 8047824:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 8047828:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 804782a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804782c:	695a      	ldr	r2, [r3, #20]
{
 804782e:	4604      	mov	r4, r0
  if (huart->hdmatx != NULL)
 8047830:	6b00      	ldr	r0, [r0, #48]	; 0x30
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8047832:	f022 0201 	bic.w	r2, r2, #1
 8047836:	615a      	str	r2, [r3, #20]
  if (huart->hdmatx != NULL)
 8047838:	b128      	cbz	r0, 8047846 <HAL_UART_Abort_IT+0x26>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 804783a:	695a      	ldr	r2, [r3, #20]
 804783c:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8047840:	bf18      	it	ne
 8047842:	4a1f      	ldrne	r2, [pc, #124]	; (80478c0 <HAL_UART_Abort_IT+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 8047844:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8047846:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8047848:	b129      	cbz	r1, 8047856 <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804784a:	695a      	ldr	r2, [r3, #20]
 804784c:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8047850:	bf18      	it	ne
 8047852:	4a1c      	ldrne	r2, [pc, #112]	; (80478c4 <HAL_UART_Abort_IT+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 8047854:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8047856:	695a      	ldr	r2, [r3, #20]
 8047858:	0612      	lsls	r2, r2, #24
 804785a:	d41d      	bmi.n	8047898 <HAL_UART_Abort_IT+0x78>
  uint32_t AbortCplt = 0x01U;
 804785c:	2301      	movs	r3, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804785e:	6822      	ldr	r2, [r4, #0]
 8047860:	6951      	ldr	r1, [r2, #20]
 8047862:	0649      	lsls	r1, r1, #25
 8047864:	d527      	bpl.n	80478b6 <HAL_UART_Abort_IT+0x96>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047866:	6951      	ldr	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8047868:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804786a:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 804786e:	6151      	str	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8047870:	b308      	cbz	r0, 80478b6 <HAL_UART_Abort_IT+0x96>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8047872:	f7fc fca7 	bl	80441c4 <HAL_DMA_Abort_IT>
 8047876:	b300      	cbz	r0, 80478ba <HAL_UART_Abort_IT+0x9a>
        huart->hdmarx->XferAbortCallback = NULL;
 8047878:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804787a:	2200      	movs	r2, #0
 804787c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferCount = 0x00U;
 804787e:	2300      	movs	r3, #0
 8047880:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8047882:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047884:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 8047886:	2320      	movs	r3, #32
 8047888:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortCpltCallback(huart);
 804788c:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 804788e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 8047892:	f7ff ffc3 	bl	804781c <HAL_UART_AbortCpltCallback>
 8047896:	e010      	b.n	80478ba <HAL_UART_Abort_IT+0x9a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8047898:	695a      	ldr	r2, [r3, #20]
 804789a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 804789e:	615a      	str	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 80478a0:	2800      	cmp	r0, #0
 80478a2:	d0db      	beq.n	804785c <HAL_UART_Abort_IT+0x3c>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80478a4:	f7fc fc8e 	bl	80441c4 <HAL_DMA_Abort_IT>
 80478a8:	b118      	cbz	r0, 80478b2 <HAL_UART_Abort_IT+0x92>
        huart->hdmatx->XferAbortCallback = NULL;
 80478aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80478ac:	2200      	movs	r2, #0
 80478ae:	651a      	str	r2, [r3, #80]	; 0x50
 80478b0:	e7d4      	b.n	804785c <HAL_UART_Abort_IT+0x3c>
        AbortCplt = 0x00U;
 80478b2:	4603      	mov	r3, r0
 80478b4:	e7d3      	b.n	804785e <HAL_UART_Abort_IT+0x3e>
  if (AbortCplt == 0x01U)
 80478b6:	2b00      	cmp	r3, #0
 80478b8:	d1e1      	bne.n	804787e <HAL_UART_Abort_IT+0x5e>
}
 80478ba:	2000      	movs	r0, #0
 80478bc:	bd10      	pop	{r4, pc}
 80478be:	bf00      	nop
 80478c0:	080478f1 	.word	0x080478f1
 80478c4:	080478c9 	.word	0x080478c9

080478c8 <UART_DMARxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80478c8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferAbortCallback = NULL;
 80478ca:	6b42      	ldr	r2, [r0, #52]	; 0x34
{
 80478cc:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 80478ce:	2300      	movs	r3, #0
 80478d0:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 80478d2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80478d4:	b10a      	cbz	r2, 80478da <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 80478d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80478d8:	b94a      	cbnz	r2, 80478ee <UART_DMARxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 80478da:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80478dc:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80478de:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 80478e0:	2320      	movs	r3, #32
 80478e2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80478e6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 80478ea:	f7ff ff97 	bl	804781c <HAL_UART_AbortCpltCallback>
}
 80478ee:	bd08      	pop	{r3, pc}

080478f0 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80478f0:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 80478f2:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 80478f4:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 80478f6:	2300      	movs	r3, #0
 80478f8:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 80478fa:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80478fc:	b10a      	cbz	r2, 8047902 <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 80478fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8047900:	b94a      	cbnz	r2, 8047916 <UART_DMATxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 8047902:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8047904:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047906:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8047908:	2320      	movs	r3, #32
 804790a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 804790e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 8047912:	f7ff ff83 	bl	804781c <HAL_UART_AbortCpltCallback>
}
 8047916:	bd08      	pop	{r3, pc}

08047918 <HAL_UART_AbortReceiveCpltCallback>:
 8047918:	4770      	bx	lr
	...

0804791c <HAL_UART_AbortReceive_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 804791c:	6803      	ldr	r3, [r0, #0]
 804791e:	68da      	ldr	r2, [r3, #12]
 8047920:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 8047924:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8047926:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8047928:	695a      	ldr	r2, [r3, #20]
 804792a:	f022 0201 	bic.w	r2, r2, #1
 804792e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8047930:	695a      	ldr	r2, [r3, #20]
 8047932:	f012 0240 	ands.w	r2, r2, #64	; 0x40
{
 8047936:	4604      	mov	r4, r0
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8047938:	d017      	beq.n	804796a <HAL_UART_AbortReceive_IT+0x4e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804793a:	695a      	ldr	r2, [r3, #20]
 804793c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8047940:	615a      	str	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 8047942:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8047944:	b153      	cbz	r3, 804795c <HAL_UART_AbortReceive_IT+0x40>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8047946:	4a0a      	ldr	r2, [pc, #40]	; (8047970 <HAL_UART_AbortReceive_IT+0x54>)
 8047948:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804794a:	4618      	mov	r0, r3
 804794c:	f7fc fc3a 	bl	80441c4 <HAL_DMA_Abort_IT>
 8047950:	b110      	cbz	r0, 8047958 <HAL_UART_AbortReceive_IT+0x3c>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8047952:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8047954:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8047956:	4798      	blx	r3
}
 8047958:	2000      	movs	r0, #0
 804795a:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0x00U;
 804795c:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 804795e:	2320      	movs	r3, #32
 8047960:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 8047964:	f7ff ffd8 	bl	8047918 <HAL_UART_AbortReceiveCpltCallback>
 8047968:	e7f6      	b.n	8047958 <HAL_UART_AbortReceive_IT+0x3c>
    huart->RxXferCount = 0x00U;
 804796a:	85c2      	strh	r2, [r0, #46]	; 0x2e
 804796c:	e7f7      	b.n	804795e <HAL_UART_AbortReceive_IT+0x42>
 804796e:	bf00      	nop
 8047970:	08047975 	.word	0x08047975

08047974 <UART_DMARxOnlyAbortCallback>:
{
 8047974:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8047976:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8047978:	2300      	movs	r3, #0
 804797a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 804797c:	2320      	movs	r3, #32
 804797e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 8047982:	f7ff ffc9 	bl	8047918 <HAL_UART_AbortReceiveCpltCallback>
}
 8047986:	bd08      	pop	{r3, pc}

08047988 <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047988:	4b12      	ldr	r3, [pc, #72]	; (80479d4 <SDMMC_GetCmdResp2+0x4c>)
 804798a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 804798e:	681b      	ldr	r3, [r3, #0]
 8047990:	fbb3 f2f2 	udiv	r2, r3, r2
 8047994:	f241 3388 	movw	r3, #5000	; 0x1388
 8047998:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 804799a:	f113 33ff 	adds.w	r3, r3, #4294967295
 804799e:	d315      	bcc.n	80479cc <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80479a0:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80479a2:	f012 0f45 	tst.w	r2, #69	; 0x45
 80479a6:	d0f8      	beq.n	804799a <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80479a8:	0512      	lsls	r2, r2, #20
 80479aa:	d4f6      	bmi.n	804799a <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80479ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80479ae:	075b      	lsls	r3, r3, #29
 80479b0:	d503      	bpl.n	80479ba <SDMMC_GetCmdResp2+0x32>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80479b2:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80479b4:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80479b6:	4618      	mov	r0, r3
 80479b8:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80479ba:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80479bc:	f013 0301 	ands.w	r3, r3, #1
 80479c0:	d001      	beq.n	80479c6 <SDMMC_GetCmdResp2+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80479c2:	2301      	movs	r3, #1
 80479c4:	e7f6      	b.n	80479b4 <SDMMC_GetCmdResp2+0x2c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80479c6:	22c5      	movs	r2, #197	; 0xc5
 80479c8:	6382      	str	r2, [r0, #56]	; 0x38
 80479ca:	e7f4      	b.n	80479b6 <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 80479cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80479d0:	e7f1      	b.n	80479b6 <SDMMC_GetCmdResp2+0x2e>
 80479d2:	bf00      	nop
 80479d4:	20001048 	.word	0x20001048

080479d8 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80479d8:	4b0f      	ldr	r3, [pc, #60]	; (8047a18 <SDMMC_GetCmdResp3+0x40>)
 80479da:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80479de:	681b      	ldr	r3, [r3, #0]
 80479e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80479e4:	f241 3388 	movw	r3, #5000	; 0x1388
 80479e8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80479ea:	f113 33ff 	adds.w	r3, r3, #4294967295
 80479ee:	d30f      	bcc.n	8047a10 <SDMMC_GetCmdResp3+0x38>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80479f0:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80479f2:	f012 0f45 	tst.w	r2, #69	; 0x45
 80479f6:	d0f8      	beq.n	80479ea <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80479f8:	0512      	lsls	r2, r2, #20
 80479fa:	d4f6      	bmi.n	80479ea <SDMMC_GetCmdResp3+0x12>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80479fc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80479fe:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047a02:	bf15      	itete	ne
 8047a04:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047a06:	22c5      	moveq	r2, #197	; 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047a08:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047a0a:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8047a0c:	4618      	mov	r0, r3
 8047a0e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8047a10:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8047a14:	4770      	bx	lr
 8047a16:	bf00      	nop
 8047a18:	20001048 	.word	0x20001048

08047a1c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8047a1c:	4b44      	ldr	r3, [pc, #272]	; (8047b30 <SDMMC_GetCmdResp1+0x114>)
{
 8047a1e:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8047a20:	681b      	ldr	r3, [r3, #0]
 8047a22:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8047a26:	fbb3 f3f4 	udiv	r3, r3, r4
 8047a2a:	435a      	muls	r2, r3
    if (count-- == 0U)
 8047a2c:	2a00      	cmp	r2, #0
 8047a2e:	d04a      	beq.n	8047ac6 <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDIOx->STA;
 8047a30:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8047a32:	f013 0f45 	tst.w	r3, #69	; 0x45
 8047a36:	d008      	beq.n	8047a4a <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8047a38:	051c      	lsls	r4, r3, #20
 8047a3a:	d406      	bmi.n	8047a4a <SDMMC_GetCmdResp1+0x2e>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8047a3c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8047a3e:	075b      	lsls	r3, r3, #29
 8047a40:	d505      	bpl.n	8047a4e <SDMMC_GetCmdResp1+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047a42:	2304      	movs	r3, #4
 8047a44:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8047a46:	4618      	mov	r0, r3
}
 8047a48:	bd10      	pop	{r4, pc}
 8047a4a:	3a01      	subs	r2, #1
 8047a4c:	e7ee      	b.n	8047a2c <SDMMC_GetCmdResp1+0x10>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8047a4e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8047a50:	07dc      	lsls	r4, r3, #31
 8047a52:	d503      	bpl.n	8047a5c <SDMMC_GetCmdResp1+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047a54:	2301      	movs	r3, #1
 8047a56:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8047a58:	2001      	movs	r0, #1
 8047a5a:	e7f5      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047a5c:	23c5      	movs	r3, #197	; 0xc5
 8047a5e:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8047a60:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8047a62:	b2db      	uxtb	r3, r3
 8047a64:	4299      	cmp	r1, r3
 8047a66:	d1f7      	bne.n	8047a58 <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 8047a68:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8047a6a:	4832      	ldr	r0, [pc, #200]	; (8047b34 <SDMMC_GetCmdResp1+0x118>)
 8047a6c:	4018      	ands	r0, r3
 8047a6e:	2800      	cmp	r0, #0
 8047a70:	d0ea      	beq.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8047a72:	2b00      	cmp	r3, #0
 8047a74:	db2a      	blt.n	8047acc <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8047a76:	005a      	lsls	r2, r3, #1
 8047a78:	d42b      	bmi.n	8047ad2 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8047a7a:	009c      	lsls	r4, r3, #2
 8047a7c:	d42b      	bmi.n	8047ad6 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8047a7e:	00d9      	lsls	r1, r3, #3
 8047a80:	d42b      	bmi.n	8047ada <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8047a82:	011a      	lsls	r2, r3, #4
 8047a84:	d42c      	bmi.n	8047ae0 <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8047a86:	015c      	lsls	r4, r3, #5
 8047a88:	d42d      	bmi.n	8047ae6 <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8047a8a:	01d9      	lsls	r1, r3, #7
 8047a8c:	d42e      	bmi.n	8047aec <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8047a8e:	021a      	lsls	r2, r3, #8
 8047a90:	d42f      	bmi.n	8047af2 <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8047a92:	025c      	lsls	r4, r3, #9
 8047a94:	d430      	bmi.n	8047af8 <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8047a96:	0299      	lsls	r1, r3, #10
 8047a98:	d431      	bmi.n	8047afe <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8047a9a:	02da      	lsls	r2, r3, #11
 8047a9c:	d432      	bmi.n	8047b04 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8047a9e:	035c      	lsls	r4, r3, #13
 8047aa0:	d433      	bmi.n	8047b0a <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8047aa2:	0399      	lsls	r1, r3, #14
 8047aa4:	d434      	bmi.n	8047b10 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8047aa6:	03da      	lsls	r2, r3, #15
 8047aa8:	d435      	bmi.n	8047b16 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8047aaa:	041c      	lsls	r4, r3, #16
 8047aac:	d436      	bmi.n	8047b1c <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8047aae:	0459      	lsls	r1, r3, #17
 8047ab0:	d437      	bmi.n	8047b22 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8047ab2:	049a      	lsls	r2, r3, #18
 8047ab4:	d438      	bmi.n	8047b28 <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8047ab6:	f013 0f08 	tst.w	r3, #8
 8047aba:	bf0c      	ite	eq
 8047abc:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8047ac0:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8047ac4:	e7c0      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 8047ac6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8047aca:	e7bd      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8047acc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8047ad0:	e7ba      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8047ad2:	2040      	movs	r0, #64	; 0x40
 8047ad4:	e7b8      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8047ad6:	2080      	movs	r0, #128	; 0x80
 8047ad8:	e7b6      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8047ada:	f44f 7080 	mov.w	r0, #256	; 0x100
 8047ade:	e7b3      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8047ae0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8047ae4:	e7b0      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8047ae6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8047aea:	e7ad      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8047aec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8047af0:	e7aa      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8047af2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8047af6:	e7a7      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8047af8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8047afc:	e7a4      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8047afe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8047b02:	e7a1      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 8047b04:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8047b08:	e79e      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8047b0a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8047b0e:	e79b      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8047b10:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8047b14:	e798      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8047b16:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8047b1a:	e795      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8047b1c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8047b20:	e792      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8047b22:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8047b26:	e78f      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 8047b28:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8047b2c:	e78c      	b.n	8047a48 <SDMMC_GetCmdResp1+0x2c>
 8047b2e:	bf00      	nop
 8047b30:	20001048 	.word	0x20001048
 8047b34:	fdffe008 	.word	0xfdffe008

08047b38 <SDIO_Init>:
{
 8047b38:	b084      	sub	sp, #16
 8047b3a:	b510      	push	{r4, lr}
 8047b3c:	ac03      	add	r4, sp, #12
 8047b3e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8047b42:	460b      	mov	r3, r1
 8047b44:	9904      	ldr	r1, [sp, #16]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8047b46:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8047b48:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 8047b4a:	9905      	ldr	r1, [sp, #20]
 8047b4c:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8047b4e:	9906      	ldr	r1, [sp, #24]
 8047b50:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8047b52:	9907      	ldr	r1, [sp, #28]
 8047b54:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8047b56:	9908      	ldr	r1, [sp, #32]
}
 8047b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8047b5c:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8047b60:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8047b62:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8047b66:	4313      	orrs	r3, r2
 8047b68:	6043      	str	r3, [r0, #4]
}
 8047b6a:	b004      	add	sp, #16
 8047b6c:	2000      	movs	r0, #0
 8047b6e:	4770      	bx	lr

08047b70 <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 8047b70:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8047b74:	4770      	bx	lr

08047b76 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8047b76:	680b      	ldr	r3, [r1, #0]
 8047b78:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8047b7c:	2000      	movs	r0, #0
 8047b7e:	4770      	bx	lr

08047b80 <SDIO_PowerState_ON>:
{  
 8047b80:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8047b82:	2303      	movs	r3, #3
 8047b84:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 8047b86:	2002      	movs	r0, #2
 8047b88:	f008 fab0 	bl	80500ec <HAL_Delay>
}
 8047b8c:	2000      	movs	r0, #0
 8047b8e:	bd08      	pop	{r3, pc}

08047b90 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8047b90:	6800      	ldr	r0, [r0, #0]
}
 8047b92:	f000 0003 	and.w	r0, r0, #3
 8047b96:	4770      	bx	lr

08047b98 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8047b98:	680b      	ldr	r3, [r1, #0]
{
 8047b9a:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8047b9c:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8047b9e:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8047ba2:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8047ba4:	4323      	orrs	r3, r4
                       Command->Response         |\
 8047ba6:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8047ba8:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8047baa:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8047bac:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8047bb0:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8047bb2:	f022 020f 	bic.w	r2, r2, #15
 8047bb6:	4313      	orrs	r3, r2
 8047bb8:	60c3      	str	r3, [r0, #12]
}
 8047bba:	2000      	movs	r0, #0
 8047bbc:	bd10      	pop	{r4, pc}

08047bbe <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8047bbe:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8047bc0:	5840      	ldr	r0, [r0, r1]
}  
 8047bc2:	4770      	bx	lr

08047bc4 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8047bc4:	680b      	ldr	r3, [r1, #0]
{
 8047bc6:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 8047bc8:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8047bca:	684b      	ldr	r3, [r1, #4]
 8047bcc:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8047bce:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 8047bd2:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8047bd4:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8047bd6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 8047bd8:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 8047bda:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8047bdc:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8047bde:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8047be2:	4313      	orrs	r3, r2
 8047be4:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8047be6:	2000      	movs	r0, #0
 8047be8:	bd10      	pop	{r4, pc}

08047bea <SDMMC_CmdBlockLength>:
{
 8047bea:	b530      	push	{r4, r5, lr}
 8047bec:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047bee:	2410      	movs	r4, #16
 8047bf0:	2340      	movs	r3, #64	; 0x40
{
 8047bf2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8047bf4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047bf6:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047bfa:	2200      	movs	r2, #0
 8047bfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c00:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c02:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c06:	f7ff ffc7 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8047c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8047c0e:	4621      	mov	r1, r4
 8047c10:	4628      	mov	r0, r5
 8047c12:	f7ff ff03 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047c16:	b007      	add	sp, #28
 8047c18:	bd30      	pop	{r4, r5, pc}

08047c1a <SDMMC_CmdReadSingleBlock>:
{
 8047c1a:	b530      	push	{r4, r5, lr}
 8047c1c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c1e:	2411      	movs	r4, #17
 8047c20:	2340      	movs	r3, #64	; 0x40
{
 8047c22:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8047c24:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c26:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c2a:	2200      	movs	r2, #0
 8047c2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c30:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c36:	f7ff ffaf 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8047c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8047c3e:	4621      	mov	r1, r4
 8047c40:	4628      	mov	r0, r5
 8047c42:	f7ff feeb 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047c46:	b007      	add	sp, #28
 8047c48:	bd30      	pop	{r4, r5, pc}

08047c4a <SDMMC_CmdReadMultiBlock>:
{
 8047c4a:	b530      	push	{r4, r5, lr}
 8047c4c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c4e:	2412      	movs	r4, #18
 8047c50:	2340      	movs	r3, #64	; 0x40
{
 8047c52:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8047c54:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c56:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c5a:	2200      	movs	r2, #0
 8047c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c60:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c62:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c66:	f7ff ff97 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8047c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8047c6e:	4621      	mov	r1, r4
 8047c70:	4628      	mov	r0, r5
 8047c72:	f7ff fed3 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047c76:	b007      	add	sp, #28
 8047c78:	bd30      	pop	{r4, r5, pc}

08047c7a <SDMMC_CmdWriteSingleBlock>:
{
 8047c7a:	b530      	push	{r4, r5, lr}
 8047c7c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c7e:	2418      	movs	r4, #24
 8047c80:	2340      	movs	r3, #64	; 0x40
{
 8047c82:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8047c84:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c86:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c8a:	2200      	movs	r2, #0
 8047c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c90:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c96:	f7ff ff7f 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8047c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8047c9e:	4621      	mov	r1, r4
 8047ca0:	4628      	mov	r0, r5
 8047ca2:	f7ff febb 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047ca6:	b007      	add	sp, #28
 8047ca8:	bd30      	pop	{r4, r5, pc}

08047caa <SDMMC_CmdWriteMultiBlock>:
{
 8047caa:	b530      	push	{r4, r5, lr}
 8047cac:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047cae:	2419      	movs	r4, #25
 8047cb0:	2340      	movs	r3, #64	; 0x40
{
 8047cb2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8047cb4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047cb6:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047cba:	2200      	movs	r2, #0
 8047cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047cc0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047cc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047cc6:	f7ff ff67 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8047cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8047cce:	4621      	mov	r1, r4
 8047cd0:	4628      	mov	r0, r5
 8047cd2:	f7ff fea3 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047cd6:	b007      	add	sp, #28
 8047cd8:	bd30      	pop	{r4, r5, pc}
	...

08047cdc <SDMMC_CmdStopTransfer>:
{
 8047cdc:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8047cde:	2300      	movs	r3, #0
{
 8047ce0:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8047ce2:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047ce4:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047ce6:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047cea:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8047cec:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047cf0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047cf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047cf6:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047cf8:	f7ff ff4e 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8047cfc:	4a03      	ldr	r2, [pc, #12]	; (8047d0c <SDMMC_CmdStopTransfer+0x30>)
 8047cfe:	4621      	mov	r1, r4
 8047d00:	4628      	mov	r0, r5
 8047d02:	f7ff fe8b 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047d06:	b007      	add	sp, #28
 8047d08:	bd30      	pop	{r4, r5, pc}
 8047d0a:	bf00      	nop
 8047d0c:	05f5e100 	.word	0x05f5e100

08047d10 <SDMMC_CmdSelDesel>:
{
 8047d10:	b530      	push	{r4, r5, lr}
 8047d12:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d14:	2407      	movs	r4, #7
 8047d16:	2340      	movs	r3, #64	; 0x40
{
 8047d18:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8047d1a:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d1c:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d20:	2200      	movs	r2, #0
 8047d22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d26:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d28:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d2c:	f7ff ff34 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8047d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8047d34:	4621      	mov	r1, r4
 8047d36:	4628      	mov	r0, r5
 8047d38:	f7ff fe70 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047d3c:	b007      	add	sp, #28
 8047d3e:	bd30      	pop	{r4, r5, pc}

08047d40 <SDMMC_CmdGoIdleState>:
{
 8047d40:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8047d42:	2300      	movs	r3, #0
{
 8047d44:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8047d46:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047d4a:	e9cd 3303 	strd	r3, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d4e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047d54:	9305      	str	r3, [sp, #20]
{
 8047d56:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d58:	f7ff ff1e 	bl	8047b98 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047d5c:	4b0b      	ldr	r3, [pc, #44]	; (8047d8c <SDMMC_CmdGoIdleState+0x4c>)
 8047d5e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8047d62:	681b      	ldr	r3, [r3, #0]
 8047d64:	fbb3 f2f2 	udiv	r2, r3, r2
 8047d68:	f241 3388 	movw	r3, #5000	; 0x1388
 8047d6c:	4353      	muls	r3, r2
    if (count-- == 0U)
 8047d6e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8047d72:	d307      	bcc.n	8047d84 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8047d74:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8047d76:	0612      	lsls	r2, r2, #24
 8047d78:	d5f9      	bpl.n	8047d6e <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047d7a:	23c5      	movs	r3, #197	; 0xc5
 8047d7c:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8047d7e:	2000      	movs	r0, #0
}
 8047d80:	b006      	add	sp, #24
 8047d82:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8047d84:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8047d88:	e7fa      	b.n	8047d80 <SDMMC_CmdGoIdleState+0x40>
 8047d8a:	bf00      	nop
 8047d8c:	20001048 	.word	0x20001048

08047d90 <SDMMC_CmdOperCond>:
{
 8047d90:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8047d92:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
{
 8047d96:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8047d98:	2308      	movs	r3, #8
 8047d9a:	e9cd 1301 	strd	r1, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047d9e:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8047da2:	2300      	movs	r3, #0
 8047da4:	e9cd c303 	strd	ip, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047da8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047daa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047dae:	9305      	str	r3, [sp, #20]
{
 8047db0:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047db2:	f7ff fef1 	bl	8047b98 <SDIO_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047db6:	4b15      	ldr	r3, [pc, #84]	; (8047e0c <SDMMC_CmdOperCond+0x7c>)
 8047db8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8047dbc:	681b      	ldr	r3, [r3, #0]
 8047dbe:	fbb3 f2f2 	udiv	r2, r3, r2
 8047dc2:	f241 3388 	movw	r3, #5000	; 0x1388
 8047dc6:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8047dc8:	f113 33ff 	adds.w	r3, r3, #4294967295
 8047dcc:	d31a      	bcc.n	8047e04 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8047dce:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8047dd0:	f012 0f45 	tst.w	r2, #69	; 0x45
 8047dd4:	d0f8      	beq.n	8047dc8 <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8047dd6:	0512      	lsls	r2, r2, #20
 8047dd8:	d4f6      	bmi.n	8047dc8 <SDMMC_CmdOperCond+0x38>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8047dda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047ddc:	075b      	lsls	r3, r3, #29
 8047dde:	d503      	bpl.n	8047de8 <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047de0:	2004      	movs	r0, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047de2:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8047de4:	b006      	add	sp, #24
 8047de6:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8047de8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8047dea:	f012 0201 	ands.w	r2, r2, #1
 8047dee:	d001      	beq.n	8047df4 <SDMMC_CmdOperCond+0x64>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047df0:	2001      	movs	r0, #1
 8047df2:	e7f6      	b.n	8047de2 <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8047df4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8047df6:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8047dfa:	d0f3      	beq.n	8047de4 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8047dfc:	2340      	movs	r3, #64	; 0x40
 8047dfe:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8047e00:	4610      	mov	r0, r2
 8047e02:	e7ef      	b.n	8047de4 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 8047e04:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8047e08:	e7ec      	b.n	8047de4 <SDMMC_CmdOperCond+0x54>
 8047e0a:	bf00      	nop
 8047e0c:	20001048 	.word	0x20001048

08047e10 <SDMMC_CmdAppCommand>:
{
 8047e10:	b530      	push	{r4, r5, lr}
 8047e12:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e14:	2437      	movs	r4, #55	; 0x37
 8047e16:	2340      	movs	r3, #64	; 0x40
{
 8047e18:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8047e1a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e1c:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e20:	2200      	movs	r2, #0
 8047e22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e26:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e28:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e2c:	f7ff feb4 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8047e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8047e34:	4621      	mov	r1, r4
 8047e36:	4628      	mov	r0, r5
 8047e38:	f7ff fdf0 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047e3c:	b007      	add	sp, #28
 8047e3e:	bd30      	pop	{r4, r5, pc}

08047e40 <SDMMC_CmdAppOperCommand>:
{
 8047e40:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8047e42:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
{
 8047e46:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e48:	2229      	movs	r2, #41	; 0x29
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8047e4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e4e:	2340      	movs	r3, #64	; 0x40
 8047e50:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8047e54:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047e5a:	2100      	movs	r1, #0
 8047e5c:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8047e60:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e62:	a901      	add	r1, sp, #4
 8047e64:	f7ff fe98 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8047e68:	4620      	mov	r0, r4
 8047e6a:	f7ff fdb5 	bl	80479d8 <SDMMC_GetCmdResp3>
}
 8047e6e:	b006      	add	sp, #24
 8047e70:	bd10      	pop	{r4, pc}

08047e72 <SDMMC_CmdBusWidth>:
{
 8047e72:	b530      	push	{r4, r5, lr}
 8047e74:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e76:	2406      	movs	r4, #6
 8047e78:	2340      	movs	r3, #64	; 0x40
{
 8047e7a:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8047e7c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e7e:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e82:	2200      	movs	r2, #0
 8047e84:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e88:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e8e:	f7ff fe83 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8047e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8047e96:	4621      	mov	r1, r4
 8047e98:	4628      	mov	r0, r5
 8047e9a:	f7ff fdbf 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047e9e:	b007      	add	sp, #28
 8047ea0:	bd30      	pop	{r4, r5, pc}

08047ea2 <SDMMC_CmdSendSCR>:
{
 8047ea2:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8047ea4:	2300      	movs	r3, #0
{
 8047ea6:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8047ea8:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047eaa:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047eac:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047eb0:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8047eb2:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047eb6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047eb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047ebc:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047ebe:	f7ff fe6b 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8047ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8047ec6:	4621      	mov	r1, r4
 8047ec8:	4628      	mov	r0, r5
 8047eca:	f7ff fda7 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047ece:	b007      	add	sp, #28
 8047ed0:	bd30      	pop	{r4, r5, pc}

08047ed2 <SDMMC_CmdSendCID>:
{
 8047ed2:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8047ed4:	2300      	movs	r3, #0
{
 8047ed6:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8047ed8:	2202      	movs	r2, #2
 8047eda:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8047ede:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047ee0:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047ee4:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047ee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047eea:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047eec:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047eee:	f7ff fe53 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8047ef2:	4620      	mov	r0, r4
 8047ef4:	f7ff fd48 	bl	8047988 <SDMMC_GetCmdResp2>
}
 8047ef8:	b006      	add	sp, #24
 8047efa:	bd10      	pop	{r4, pc}

08047efc <SDMMC_CmdSendCSD>:
{
 8047efc:	b510      	push	{r4, lr}
 8047efe:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8047f00:	2209      	movs	r2, #9
 8047f02:	23c0      	movs	r3, #192	; 0xc0
 8047f04:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 8047f08:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047f0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047f0e:	2100      	movs	r1, #0
 8047f10:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8047f14:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047f16:	a901      	add	r1, sp, #4
 8047f18:	f7ff fe3e 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8047f1c:	4620      	mov	r0, r4
 8047f1e:	f7ff fd33 	bl	8047988 <SDMMC_GetCmdResp2>
}
 8047f22:	b006      	add	sp, #24
 8047f24:	bd10      	pop	{r4, pc}
	...

08047f28 <SDMMC_CmdSetRelAdd>:
{
 8047f28:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8047f2a:	2300      	movs	r3, #0
{
 8047f2c:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8047f2e:	2203      	movs	r2, #3
 8047f30:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047f34:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047f36:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047f3a:	460d      	mov	r5, r1
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047f3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047f40:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047f42:	9305      	str	r3, [sp, #20]
{
 8047f44:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047f46:	f7ff fe27 	bl	8047b98 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047f4a:	4b1e      	ldr	r3, [pc, #120]	; (8047fc4 <SDMMC_CmdSetRelAdd+0x9c>)
 8047f4c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8047f50:	681b      	ldr	r3, [r3, #0]
 8047f52:	fbb3 f2f2 	udiv	r2, r3, r2
 8047f56:	f241 3388 	movw	r3, #5000	; 0x1388
 8047f5a:	4353      	muls	r3, r2
    if (count-- == 0U)
 8047f5c:	f113 33ff 	adds.w	r3, r3, #4294967295
 8047f60:	d328      	bcc.n	8047fb4 <SDMMC_CmdSetRelAdd+0x8c>
    sta_reg = SDIOx->STA;
 8047f62:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8047f64:	f012 0f45 	tst.w	r2, #69	; 0x45
 8047f68:	d0f8      	beq.n	8047f5c <SDMMC_CmdSetRelAdd+0x34>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8047f6a:	0512      	lsls	r2, r2, #20
 8047f6c:	d4f6      	bmi.n	8047f5c <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8047f6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047f70:	0758      	lsls	r0, r3, #29
 8047f72:	d503      	bpl.n	8047f7c <SDMMC_CmdSetRelAdd+0x54>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047f74:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047f76:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8047f78:	b007      	add	sp, #28
 8047f7a:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8047f7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047f7e:	07d9      	lsls	r1, r3, #31
 8047f80:	d501      	bpl.n	8047f86 <SDMMC_CmdSetRelAdd+0x5e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047f82:	2001      	movs	r0, #1
 8047f84:	e7f7      	b.n	8047f76 <SDMMC_CmdSetRelAdd+0x4e>
  return (uint8_t)(SDIOx->RESPCMD);
 8047f86:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8047f88:	b2db      	uxtb	r3, r3
 8047f8a:	2b03      	cmp	r3, #3
 8047f8c:	d115      	bne.n	8047fba <SDMMC_CmdSetRelAdd+0x92>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047f8e:	23c5      	movs	r3, #197	; 0xc5
 8047f90:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8047f92:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8047f94:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8047f98:	d102      	bne.n	8047fa0 <SDMMC_CmdSetRelAdd+0x78>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8047f9a:	0c1b      	lsrs	r3, r3, #16
 8047f9c:	802b      	strh	r3, [r5, #0]
 8047f9e:	e7eb      	b.n	8047f78 <SDMMC_CmdSetRelAdd+0x50>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8047fa0:	045a      	lsls	r2, r3, #17
 8047fa2:	d40c      	bmi.n	8047fbe <SDMMC_CmdSetRelAdd+0x96>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8047fa4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8047fa8:	bf0c      	ite	eq
 8047faa:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8047fae:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8047fb2:	e7e1      	b.n	8047f78 <SDMMC_CmdSetRelAdd+0x50>
      return SDMMC_ERROR_TIMEOUT;
 8047fb4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8047fb8:	e7de      	b.n	8047f78 <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8047fba:	2001      	movs	r0, #1
 8047fbc:	e7dc      	b.n	8047f78 <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8047fbe:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8047fc2:	e7d9      	b.n	8047f78 <SDMMC_CmdSetRelAdd+0x50>
 8047fc4:	20001048 	.word	0x20001048

08047fc8 <SDMMC_CmdSendStatus>:
{
 8047fc8:	b530      	push	{r4, r5, lr}
 8047fca:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047fcc:	240d      	movs	r4, #13
 8047fce:	2340      	movs	r3, #64	; 0x40
{
 8047fd0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8047fd2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047fd4:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047fd8:	2200      	movs	r2, #0
 8047fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047fde:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047fe0:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047fe4:	f7ff fdd8 	bl	8047b98 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8047fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8047fec:	4621      	mov	r1, r4
 8047fee:	4628      	mov	r0, r5
 8047ff0:	f7ff fd14 	bl	8047a1c <SDMMC_GetCmdResp1>
}
 8047ff4:	b007      	add	sp, #28
 8047ff6:	bd30      	pop	{r4, r5, pc}

08047ff8 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8047ff8:	4b03      	ldr	r3, [pc, #12]	; (8048008 <disk_status+0x10>)
 8047ffa:	181a      	adds	r2, r3, r0
 8047ffc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8048000:	7a10      	ldrb	r0, [r2, #8]
 8048002:	685b      	ldr	r3, [r3, #4]
 8048004:	685b      	ldr	r3, [r3, #4]
 8048006:	4718      	bx	r3
 8048008:	200025f0 	.word	0x200025f0

0804800c <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 804800c:	4b06      	ldr	r3, [pc, #24]	; (8048028 <disk_initialize+0x1c>)
 804800e:	5c1a      	ldrb	r2, [r3, r0]
 8048010:	b942      	cbnz	r2, 8048024 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8048012:	2201      	movs	r2, #1
 8048014:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8048016:	181a      	adds	r2, r3, r0
 8048018:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 804801c:	7a10      	ldrb	r0, [r2, #8]
 804801e:	685b      	ldr	r3, [r3, #4]
 8048020:	681b      	ldr	r3, [r3, #0]
 8048022:	4718      	bx	r3
  }
  return stat;
}
 8048024:	2000      	movs	r0, #0
 8048026:	4770      	bx	lr
 8048028:	200025f0 	.word	0x200025f0

0804802c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 804802c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 804802e:	4c05      	ldr	r4, [pc, #20]	; (8048044 <disk_read+0x18>)
 8048030:	1825      	adds	r5, r4, r0
 8048032:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8048036:	6860      	ldr	r0, [r4, #4]
 8048038:	6884      	ldr	r4, [r0, #8]
 804803a:	7a28      	ldrb	r0, [r5, #8]
 804803c:	46a4      	mov	ip, r4
  return res;
}
 804803e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8048040:	4760      	bx	ip
 8048042:	bf00      	nop
 8048044:	200025f0 	.word	0x200025f0

08048048 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8048048:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 804804a:	4c05      	ldr	r4, [pc, #20]	; (8048060 <disk_write+0x18>)
 804804c:	1825      	adds	r5, r4, r0
 804804e:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8048052:	6860      	ldr	r0, [r4, #4]
 8048054:	68c4      	ldr	r4, [r0, #12]
 8048056:	7a28      	ldrb	r0, [r5, #8]
 8048058:	46a4      	mov	ip, r4
  return res;
}
 804805a:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 804805c:	4760      	bx	ip
 804805e:	bf00      	nop
 8048060:	200025f0 	.word	0x200025f0

08048064 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8048064:	4b05      	ldr	r3, [pc, #20]	; (804807c <disk_ioctl+0x18>)
{
 8048066:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8048068:	181c      	adds	r4, r3, r0
 804806a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 804806e:	7a20      	ldrb	r0, [r4, #8]
 8048070:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8048072:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8048076:	691b      	ldr	r3, [r3, #16]
 8048078:	4718      	bx	r3
 804807a:	bf00      	nop
 804807c:	200025f0 	.word	0x200025f0

08048080 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8048080:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8048082:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8048084:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8048086:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 804808a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 804808e:	4770      	bx	lr

08048090 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8048090:	6802      	ldr	r2, [r0, #0]
{
 8048092:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8048094:	b152      	cbz	r2, 80480ac <get_ldnumber+0x1c>
 8048096:	4611      	mov	r1, r2
 8048098:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 804809a:	f811 4b01 	ldrb.w	r4, [r1], #1
 804809e:	2c20      	cmp	r4, #32
 80480a0:	d90c      	bls.n	80480bc <get_ldnumber+0x2c>
 80480a2:	2c3a      	cmp	r4, #58	; 0x3a
 80480a4:	d1f8      	bne.n	8048098 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 80480a6:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80480a8:	428b      	cmp	r3, r1
 80480aa:	d002      	beq.n	80480b2 <get_ldnumber+0x22>
	int vol = -1;
 80480ac:	f04f 30ff 	mov.w	r0, #4294967295
 80480b0:	e005      	b.n	80480be <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80480b2:	7812      	ldrb	r2, [r2, #0]
 80480b4:	2a30      	cmp	r2, #48	; 0x30
 80480b6:	d1f9      	bne.n	80480ac <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 80480b8:	3301      	adds	r3, #1
 80480ba:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80480bc:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 80480be:	bd10      	pop	{r4, pc}

080480c0 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80480c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 80480c2:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80480c4:	f100 0738 	add.w	r7, r0, #56	; 0x38
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80480c8:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80480ca:	2301      	movs	r3, #1
 80480cc:	462a      	mov	r2, r5
 80480ce:	4639      	mov	r1, r7
 80480d0:	7840      	ldrb	r0, [r0, #1]
 80480d2:	f7ff ffb9 	bl	8048048 <disk_write>
 80480d6:	b9a0      	cbnz	r0, 8048102 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80480d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80480da:	6a22      	ldr	r2, [r4, #32]
			fs->wflag = 0;
 80480dc:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80480de:	1aeb      	subs	r3, r5, r3
 80480e0:	4293      	cmp	r3, r2
 80480e2:	d301      	bcc.n	80480e8 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 80480e4:	2000      	movs	r0, #0
}
 80480e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80480e8:	78a6      	ldrb	r6, [r4, #2]
 80480ea:	2e01      	cmp	r6, #1
 80480ec:	d9fa      	bls.n	80480e4 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 80480ee:	6a23      	ldr	r3, [r4, #32]
					disk_write(fs->drv, fs->win, wsect, 1);
 80480f0:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 80480f2:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80480f4:	462a      	mov	r2, r5
 80480f6:	2301      	movs	r3, #1
 80480f8:	4639      	mov	r1, r7
 80480fa:	f7ff ffa5 	bl	8048048 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80480fe:	3e01      	subs	r6, #1
 8048100:	e7f3      	b.n	80480ea <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8048102:	2001      	movs	r0, #1
 8048104:	e7ef      	b.n	80480e6 <sync_window.part.4+0x26>

08048106 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8048106:	78c3      	ldrb	r3, [r0, #3]
 8048108:	b10b      	cbz	r3, 804810e <sync_window+0x8>
 804810a:	f7ff bfd9 	b.w	80480c0 <sync_window.part.4>
}
 804810e:	4618      	mov	r0, r3
 8048110:	4770      	bx	lr

08048112 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8048112:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8048114:	428b      	cmp	r3, r1
{
 8048116:	b570      	push	{r4, r5, r6, lr}
 8048118:	4606      	mov	r6, r0
 804811a:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 804811c:	d012      	beq.n	8048144 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 804811e:	f7ff fff2 	bl	8048106 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8048122:	4604      	mov	r4, r0
 8048124:	b960      	cbnz	r0, 8048140 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8048126:	462a      	mov	r2, r5
 8048128:	2301      	movs	r3, #1
 804812a:	f106 0138 	add.w	r1, r6, #56	; 0x38
 804812e:	7870      	ldrb	r0, [r6, #1]
 8048130:	f7ff ff7c 	bl	804802c <disk_read>
 8048134:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8048136:	bf1c      	itt	ne
 8048138:	f04f 35ff 	movne.w	r5, #4294967295
 804813c:	2401      	movne	r4, #1
			fs->winsect = sector;
 804813e:	6375      	str	r5, [r6, #52]	; 0x34
}
 8048140:	4620      	mov	r0, r4
 8048142:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8048144:	2400      	movs	r4, #0
 8048146:	e7fb      	b.n	8048140 <move_window+0x2e>

08048148 <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8048148:	2300      	movs	r3, #0
{
 804814a:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 804814c:	70c3      	strb	r3, [r0, #3]
 804814e:	f04f 33ff 	mov.w	r3, #4294967295
 8048152:	6343      	str	r3, [r0, #52]	; 0x34
{
 8048154:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8048156:	f7ff ffdc 	bl	8048112 <move_window>
 804815a:	bb30      	cbnz	r0, 80481aa <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 804815c:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8048160:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
 8048164:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8048168:	f64a 2255 	movw	r2, #43605	; 0xaa55
 804816c:	4293      	cmp	r3, r2
 804816e:	d11e      	bne.n	80481ae <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8048170:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8048174:	2be9      	cmp	r3, #233	; 0xe9
 8048176:	d005      	beq.n	8048184 <check_fs+0x3c>
 8048178:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804817a:	4a10      	ldr	r2, [pc, #64]	; (80481bc <check_fs+0x74>)
 804817c:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8048180:	4293      	cmp	r3, r2
 8048182:	d116      	bne.n	80481b2 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8048184:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 8048188:	f7ff ff7a 	bl	8048080 <ld_dword>
 804818c:	4b0c      	ldr	r3, [pc, #48]	; (80481c0 <check_fs+0x78>)
 804818e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8048192:	4298      	cmp	r0, r3
 8048194:	d00f      	beq.n	80481b6 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8048196:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 804819a:	f7ff ff71 	bl	8048080 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 804819e:	4b09      	ldr	r3, [pc, #36]	; (80481c4 <check_fs+0x7c>)
 80481a0:	4298      	cmp	r0, r3
 80481a2:	bf14      	ite	ne
 80481a4:	2002      	movne	r0, #2
 80481a6:	2000      	moveq	r0, #0
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 80481a8:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80481aa:	2004      	movs	r0, #4
 80481ac:	e7fc      	b.n	80481a8 <check_fs+0x60>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80481ae:	2003      	movs	r0, #3
 80481b0:	e7fa      	b.n	80481a8 <check_fs+0x60>
	return 2;
 80481b2:	2002      	movs	r0, #2
 80481b4:	e7f8      	b.n	80481a8 <check_fs+0x60>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80481b6:	2000      	movs	r0, #0
 80481b8:	e7f6      	b.n	80481a8 <check_fs+0x60>
 80481ba:	bf00      	nop
 80481bc:	009000eb 	.word	0x009000eb
 80481c0:	00544146 	.word	0x00544146
 80481c4:	33544146 	.word	0x33544146

080481c8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80481c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80481cc:	2300      	movs	r3, #0
{
 80481ce:	b085      	sub	sp, #20
	*rfs = 0;
 80481d0:	600b      	str	r3, [r1, #0]
{
 80481d2:	4688      	mov	r8, r1
 80481d4:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 80481d6:	f7ff ff5b 	bl	8048090 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80481da:	1e07      	subs	r7, r0, #0
 80481dc:	f2c0 815e 	blt.w	804849c <find_volume+0x2d4>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80481e0:	4eb2      	ldr	r6, [pc, #712]	; (80484ac <find_volume+0x2e4>)
 80481e2:	eb06 0387 	add.w	r3, r6, r7, lsl #2
 80481e6:	6a1c      	ldr	r4, [r3, #32]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80481e8:	2c00      	cmp	r4, #0
 80481ea:	f000 8159 	beq.w	80484a0 <find_volume+0x2d8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80481ee:	f8c8 4000 	str.w	r4, [r8]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
	if (fs->fs_type) {					/* If the volume has been mounted */
 80481f2:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80481f4:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 80481f8:	b173      	cbz	r3, 8048218 <find_volume+0x50>
		stat = disk_status(fs->drv);
 80481fa:	7860      	ldrb	r0, [r4, #1]
 80481fc:	f7ff fefc 	bl	8047ff8 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8048200:	07c1      	lsls	r1, r0, #31
 8048202:	d409      	bmi.n	8048218 <find_volume+0x50>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8048204:	2d00      	cmp	r5, #0
 8048206:	f000 814d 	beq.w	80484a4 <find_volume+0x2dc>
 804820a:	f010 0004 	ands.w	r0, r0, #4
 804820e:	d000      	beq.n	8048212 <find_volume+0x4a>
				return FR_WRITE_PROTECTED;
 8048210:	200a      	movs	r0, #10
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 8048212:	b005      	add	sp, #20
 8048214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8048218:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 804821a:	b2f8      	uxtb	r0, r7
	fs->fs_type = 0;					/* Clear the file system object */
 804821c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 804821e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8048220:	f7ff fef4 	bl	804800c <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8048224:	07c2      	lsls	r2, r0, #31
 8048226:	f100 813f 	bmi.w	80484a8 <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 804822a:	b10d      	cbz	r5, 8048230 <find_volume+0x68>
 804822c:	0743      	lsls	r3, r0, #29
 804822e:	d4ef      	bmi.n	8048210 <find_volume+0x48>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8048230:	f104 020c 	add.w	r2, r4, #12
 8048234:	2102      	movs	r1, #2
 8048236:	7860      	ldrb	r0, [r4, #1]
 8048238:	f7ff ff14 	bl	8048064 <disk_ioctl>
 804823c:	b108      	cbz	r0, 8048242 <find_volume+0x7a>
 804823e:	2001      	movs	r0, #1
 8048240:	e7e7      	b.n	8048212 <find_volume+0x4a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8048242:	89a5      	ldrh	r5, [r4, #12]
 8048244:	f5a5 7300 	sub.w	r3, r5, #512	; 0x200
 8048248:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 804824c:	d8f7      	bhi.n	804823e <find_volume+0x76>
 804824e:	1e69      	subs	r1, r5, #1
 8048250:	400d      	ands	r5, r1
 8048252:	d1f4      	bne.n	804823e <find_volume+0x76>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8048254:	4629      	mov	r1, r5
 8048256:	4620      	mov	r0, r4
 8048258:	f7ff ff76 	bl	8048148 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 804825c:	2802      	cmp	r0, #2
 804825e:	f040 8101 	bne.w	8048464 <find_volume+0x29c>
 8048262:	f504 77ff 	add.w	r7, r4, #510	; 0x1fe
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8048266:	f817 0c04 	ldrb.w	r0, [r7, #-4]
 804826a:	b110      	cbz	r0, 8048272 <find_volume+0xaa>
 804826c:	4638      	mov	r0, r7
 804826e:	f7ff ff07 	bl	8048080 <ld_dword>
 8048272:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8048276:	3501      	adds	r5, #1
 8048278:	2d04      	cmp	r5, #4
 804827a:	f107 0710 	add.w	r7, r7, #16
 804827e:	d1f2      	bne.n	8048266 <find_volume+0x9e>
 8048280:	2500      	movs	r5, #0
			bsect = br[i];
 8048282:	f85d 7025 	ldr.w	r7, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8048286:	2f00      	cmp	r7, #0
 8048288:	f000 80e4 	beq.w	8048454 <find_volume+0x28c>
 804828c:	4639      	mov	r1, r7
 804828e:	4620      	mov	r0, r4
 8048290:	f7ff ff5a 	bl	8048148 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8048294:	2801      	cmp	r0, #1
 8048296:	f200 80de 	bhi.w	8048456 <find_volume+0x28e>
	rv = rv << 8 | ptr[0];
 804829a:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 804829e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80482a2:	89a1      	ldrh	r1, [r4, #12]
 80482a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80482a8:	4299      	cmp	r1, r3
 80482aa:	f040 80e0 	bne.w	804846e <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80482ae:	f894 304f 	ldrb.w	r3, [r4, #79]	; 0x4f
 80482b2:	f894 904e 	ldrb.w	r9, [r4, #78]	; 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80482b6:	ea59 2903 	orrs.w	r9, r9, r3, lsl #8
 80482ba:	d104      	bne.n	80482c6 <find_volume+0xfe>
 80482bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80482c0:	f7ff fede 	bl	8048080 <ld_dword>
 80482c4:	4681      	mov	r9, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80482c6:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
		fs->fsize = fasize;
 80482ca:	f8c4 9020 	str.w	r9, [r4, #32]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80482ce:	1e6b      	subs	r3, r5, #1
 80482d0:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80482d2:	70a5      	strb	r5, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80482d4:	f200 80cb 	bhi.w	804846e <find_volume+0x2a6>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80482d8:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 80482dc:	fa1f f388 	uxth.w	r3, r8
 80482e0:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80482e2:	2b00      	cmp	r3, #0
 80482e4:	f000 80c3 	beq.w	804846e <find_volume+0x2a6>
 80482e8:	f108 33ff 	add.w	r3, r8, #4294967295
 80482ec:	ea13 0f08 	tst.w	r3, r8
 80482f0:	f040 80bd 	bne.w	804846e <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80482f4:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 80482f8:	f894 a049 	ldrb.w	sl, [r4, #73]	; 0x49
 80482fc:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8048300:	094b      	lsrs	r3, r1, #5
 8048302:	fbba fbf3 	udiv	fp, sl, r3
 8048306:	fb03 a31b 	mls	r3, r3, fp, sl
 804830a:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 804830c:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8048310:	2b00      	cmp	r3, #0
 8048312:	f040 80ac 	bne.w	804846e <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8048316:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 804831a:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 804831e:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 8048322:	d103      	bne.n	804832c <find_volume+0x164>
 8048324:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8048328:	f7ff feaa 	bl	8048080 <ld_dword>
	rv = rv << 8 | ptr[0];
 804832c:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 8048330:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8048334:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8048338:	f000 8099 	beq.w	804846e <find_volume+0x2a6>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 804833c:	fb09 fc05 	mul.w	ip, r9, r5
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8048340:	eb0b 0203 	add.w	r2, fp, r3
 8048344:	4462      	add	r2, ip
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8048346:	4290      	cmp	r0, r2
 8048348:	f0c0 8091 	bcc.w	804846e <find_volume+0x2a6>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 804834c:	1a80      	subs	r0, r0, r2
 804834e:	fbb0 f0f8 	udiv	r0, r0, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8048352:	2800      	cmp	r0, #0
 8048354:	f000 808b 	beq.w	804846e <find_volume+0x2a6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8048358:	f64f 78f5 	movw	r8, #65525	; 0xfff5
 804835c:	4540      	cmp	r0, r8
 804835e:	bf8c      	ite	hi
 8048360:	f04f 0803 	movhi.w	r8, #3
 8048364:	f04f 0802 	movls.w	r8, #2
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8048368:	f640 75f5 	movw	r5, #4085	; 0xff5
 804836c:	42a8      	cmp	r0, r5
 804836e:	bf98      	it	ls
 8048370:	f04f 0801 	movls.w	r8, #1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8048374:	443b      	add	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8048376:	1c85      	adds	r5, r0, #2
		fs->database = bsect + sysect;					/* Data start sector */
 8048378:	443a      	add	r2, r7
		if (fmt == FS_FAT32) {
 804837a:	f1b8 0f03 	cmp.w	r8, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 804837e:	61e5      	str	r5, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8048380:	6267      	str	r7, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8048382:	62a3      	str	r3, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8048384:	6322      	str	r2, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8048386:	d176      	bne.n	8048476 <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8048388:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 804838c:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8048390:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8048394:	d16b      	bne.n	804846e <find_volume+0x2a6>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8048396:	f1ba 0f00 	cmp.w	sl, #0
 804839a:	d168      	bne.n	804846e <find_volume+0x2a6>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 804839c:	f104 0064 	add.w	r0, r4, #100	; 0x64
 80483a0:	f7ff fe6e 	bl	8048080 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80483a4:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80483a6:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80483a8:	1e4b      	subs	r3, r1, #1
 80483aa:	441d      	add	r5, r3
 80483ac:	fbb5 f1f1 	udiv	r1, r5, r1
 80483b0:	4549      	cmp	r1, r9
 80483b2:	d85c      	bhi.n	804846e <find_volume+0x2a6>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80483b4:	f04f 33ff 	mov.w	r3, #4294967295
 80483b8:	e9c4 3304 	strd	r3, r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80483bc:	f1b8 0f03 	cmp.w	r8, #3
		fs->fsi_flag = 0x80;
 80483c0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80483c4:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80483c6:	d12f      	bne.n	8048428 <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 80483c8:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 80483cc:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80483d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80483d4:	2b01      	cmp	r3, #1
 80483d6:	d127      	bne.n	8048428 <find_volume+0x260>
			&& move_window(fs, bsect + 1) == FR_OK)
 80483d8:	1c79      	adds	r1, r7, #1
 80483da:	4620      	mov	r0, r4
 80483dc:	f7ff fe99 	bl	8048112 <move_window>
 80483e0:	bb10      	cbnz	r0, 8048428 <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 80483e2:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 80483e6:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
			fs->fsi_flag = 0;
 80483ea:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 80483ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80483f0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80483f4:	4293      	cmp	r3, r2
 80483f6:	d117      	bne.n	8048428 <find_volume+0x260>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80483f8:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80483fc:	f7ff fe40 	bl	8048080 <ld_dword>
 8048400:	4b2b      	ldr	r3, [pc, #172]	; (80484b0 <find_volume+0x2e8>)
 8048402:	4298      	cmp	r0, r3
 8048404:	d110      	bne.n	8048428 <find_volume+0x260>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8048406:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 804840a:	f7ff fe39 	bl	8048080 <ld_dword>
 804840e:	4b29      	ldr	r3, [pc, #164]	; (80484b4 <find_volume+0x2ec>)
 8048410:	4298      	cmp	r0, r3
 8048412:	d109      	bne.n	8048428 <find_volume+0x260>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8048414:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8048418:	f7ff fe32 	bl	8048080 <ld_dword>
 804841c:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 804841e:	f504 7009 	add.w	r0, r4, #548	; 0x224
 8048422:	f7ff fe2d 	bl	8048080 <ld_dword>
 8048426:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8048428:	8cb3      	ldrh	r3, [r6, #36]	; 0x24
		if (Files[i].fs == fs) Files[i].fs = 0;
 804842a:	6832      	ldr	r2, [r6, #0]
	fs->fs_type = fmt;		/* FAT sub-type */
 804842c:	f884 8000 	strb.w	r8, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8048430:	3301      	adds	r3, #1
 8048432:	b29b      	uxth	r3, r3
		if (Files[i].fs == fs) Files[i].fs = 0;
 8048434:	4294      	cmp	r4, r2
	fs->id = ++Fsid;		/* File system mount ID */
 8048436:	84b3      	strh	r3, [r6, #36]	; 0x24
 8048438:	80e3      	strh	r3, [r4, #6]
	fs->cdir = 0;			/* Initialize current directory */
 804843a:	f04f 0300 	mov.w	r3, #0
		if (Files[i].fs == fs) Files[i].fs = 0;
 804843e:	bf08      	it	eq
 8048440:	6033      	streq	r3, [r6, #0]
	fs->cdir = 0;			/* Initialize current directory */
 8048442:	61a3      	str	r3, [r4, #24]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8048444:	6933      	ldr	r3, [r6, #16]
 8048446:	429c      	cmp	r4, r3
 8048448:	f04f 0000 	mov.w	r0, #0
 804844c:	f47f aee1 	bne.w	8048212 <find_volume+0x4a>
 8048450:	6130      	str	r0, [r6, #16]
 8048452:	e6de      	b.n	8048212 <find_volume+0x4a>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8048454:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8048456:	3501      	adds	r5, #1
 8048458:	2d04      	cmp	r5, #4
 804845a:	f47f af12 	bne.w	8048282 <find_volume+0xba>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 804845e:	2804      	cmp	r0, #4
 8048460:	d105      	bne.n	804846e <find_volume+0x2a6>
 8048462:	e6ec      	b.n	804823e <find_volume+0x76>
 8048464:	2804      	cmp	r0, #4
 8048466:	f43f aeea 	beq.w	804823e <find_volume+0x76>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 804846a:	2801      	cmp	r0, #1
 804846c:	d901      	bls.n	8048472 <find_volume+0x2aa>
 804846e:	200d      	movs	r0, #13
 8048470:	e6cf      	b.n	8048212 <find_volume+0x4a>
	bsect = 0;
 8048472:	462f      	mov	r7, r5
 8048474:	e711      	b.n	804829a <find_volume+0xd2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8048476:	f1ba 0f00 	cmp.w	sl, #0
 804847a:	d0f8      	beq.n	804846e <find_volume+0x2a6>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 804847c:	f1b8 0f02 	cmp.w	r8, #2
 8048480:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8048484:	bf18      	it	ne
 8048486:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8048488:	4463      	add	r3, ip
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 804848a:	bf18      	it	ne
 804848c:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8048490:	62e3      	str	r3, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8048492:	bf0c      	ite	eq
 8048494:	4605      	moveq	r5, r0
 8048496:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 804849a:	e785      	b.n	80483a8 <find_volume+0x1e0>
	if (vol < 0) return FR_INVALID_DRIVE;
 804849c:	200b      	movs	r0, #11
 804849e:	e6b8      	b.n	8048212 <find_volume+0x4a>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80484a0:	200c      	movs	r0, #12
 80484a2:	e6b6      	b.n	8048212 <find_volume+0x4a>
			return FR_OK;				/* The file system object is valid */
 80484a4:	4628      	mov	r0, r5
 80484a6:	e6b4      	b.n	8048212 <find_volume+0x4a>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80484a8:	2003      	movs	r0, #3
 80484aa:	e6b2      	b.n	8048212 <find_volume+0x4a>
 80484ac:	200025c8 	.word	0x200025c8
 80484b0:	41615252 	.word	0x41615252
 80484b4:	61417272 	.word	0x61417272

080484b8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80484b8:	b530      	push	{r4, r5, lr}
 80484ba:	b085      	sub	sp, #20
 80484bc:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80484c0:	a804      	add	r0, sp, #16
{
 80484c2:	4615      	mov	r5, r2
	const TCHAR *rp = path;
 80484c4:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80484c8:	f7ff fde2 	bl	8048090 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80484cc:	2800      	cmp	r0, #0
 80484ce:	db1f      	blt.n	8048510 <f_mount+0x58>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80484d0:	4b11      	ldr	r3, [pc, #68]	; (8048518 <f_mount+0x60>)
 80484d2:	0081      	lsls	r1, r0, #2
 80484d4:	185a      	adds	r2, r3, r1
 80484d6:	6a10      	ldr	r0, [r2, #32]

	if (cfs) {
 80484d8:	b150      	cbz	r0, 80484f0 <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80484da:	681a      	ldr	r2, [r3, #0]
 80484dc:	4290      	cmp	r0, r2
 80484de:	bf04      	itt	eq
 80484e0:	2200      	moveq	r2, #0
 80484e2:	601a      	streq	r2, [r3, #0]
 80484e4:	691a      	ldr	r2, [r3, #16]
 80484e6:	2400      	movs	r4, #0
 80484e8:	4290      	cmp	r0, r2
 80484ea:	bf08      	it	eq
 80484ec:	611c      	streq	r4, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80484ee:	7004      	strb	r4, [r0, #0]
	}

	if (fs) {
 80484f0:	9801      	ldr	r0, [sp, #4]
 80484f2:	b108      	cbz	r0, 80484f8 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 80484f4:	2200      	movs	r2, #0
 80484f6:	7002      	strb	r2, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80484f8:	440b      	add	r3, r1
 80484fa:	6218      	str	r0, [r3, #32]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80484fc:	b130      	cbz	r0, 804850c <f_mount+0x54>
 80484fe:	2d01      	cmp	r5, #1
 8048500:	d108      	bne.n	8048514 <f_mount+0x5c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8048502:	2200      	movs	r2, #0
 8048504:	a901      	add	r1, sp, #4
 8048506:	4668      	mov	r0, sp
 8048508:	f7ff fe5e 	bl	80481c8 <find_volume>
	LEAVE_FF(fs, res);
}
 804850c:	b005      	add	sp, #20
 804850e:	bd30      	pop	{r4, r5, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8048510:	200b      	movs	r0, #11
 8048512:	e7fb      	b.n	804850c <f_mount+0x54>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8048514:	2000      	movs	r0, #0
 8048516:	e7f9      	b.n	804850c <f_mount+0x54>
 8048518:	200025c8 	.word	0x200025c8

0804851c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 804851c:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 804851e:	4b0f      	ldr	r3, [pc, #60]	; (804855c <FATFS_LinkDriverEx+0x40>)
 8048520:	7a5d      	ldrb	r5, [r3, #9]
 8048522:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8048526:	b9b5      	cbnz	r5, 8048556 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8048528:	7a5d      	ldrb	r5, [r3, #9]
 804852a:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 804852c:	7a5d      	ldrb	r5, [r3, #9]
 804852e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8048532:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8048534:	7a58      	ldrb	r0, [r3, #9]
 8048536:	4418      	add	r0, r3
 8048538:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 804853a:	7a5a      	ldrb	r2, [r3, #9]
 804853c:	b2d2      	uxtb	r2, r2
 804853e:	1c50      	adds	r0, r2, #1
 8048540:	b2c0      	uxtb	r0, r0
 8048542:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8048544:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8048546:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8048548:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 804854a:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 804854c:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 804854e:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8048550:	70cc      	strb	r4, [r1, #3]
 8048552:	4620      	mov	r0, r4
    ret = 0;
  }

  return ret;
}
 8048554:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8048556:	2001      	movs	r0, #1
 8048558:	e7fc      	b.n	8048554 <FATFS_LinkDriverEx+0x38>
 804855a:	bf00      	nop
 804855c:	200025f0 	.word	0x200025f0

08048560 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8048560:	2200      	movs	r2, #0
 8048562:	f7ff bfdb 	b.w	804851c <FATFS_LinkDriverEx>

08048566 <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8048566:	780a      	ldrb	r2, [r1, #0]
 8048568:	7803      	ldrb	r3, [r0, #0]
 804856a:	4053      	eors	r3, r2
 804856c:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 804856e:	784a      	ldrb	r2, [r1, #1]
 8048570:	7843      	ldrb	r3, [r0, #1]
 8048572:	4053      	eors	r3, r2
 8048574:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8048576:	788a      	ldrb	r2, [r1, #2]
 8048578:	7883      	ldrb	r3, [r0, #2]
 804857a:	4053      	eors	r3, r2
 804857c:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 804857e:	78ca      	ldrb	r2, [r1, #3]
 8048580:	78c3      	ldrb	r3, [r0, #3]
 8048582:	4053      	eors	r3, r2
 8048584:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8048586:	790a      	ldrb	r2, [r1, #4]
 8048588:	7903      	ldrb	r3, [r0, #4]
 804858a:	4053      	eors	r3, r2
 804858c:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 804858e:	794a      	ldrb	r2, [r1, #5]
 8048590:	7943      	ldrb	r3, [r0, #5]
 8048592:	4053      	eors	r3, r2
 8048594:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8048596:	798a      	ldrb	r2, [r1, #6]
 8048598:	7983      	ldrb	r3, [r0, #6]
 804859a:	4053      	eors	r3, r2
 804859c:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 804859e:	79ca      	ldrb	r2, [r1, #7]
 80485a0:	79c3      	ldrb	r3, [r0, #7]
 80485a2:	4053      	eors	r3, r2
 80485a4:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 80485a6:	7a0a      	ldrb	r2, [r1, #8]
 80485a8:	7a03      	ldrb	r3, [r0, #8]
 80485aa:	4053      	eors	r3, r2
 80485ac:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 80485ae:	7a4a      	ldrb	r2, [r1, #9]
 80485b0:	7a43      	ldrb	r3, [r0, #9]
 80485b2:	4053      	eors	r3, r2
 80485b4:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 80485b6:	7a8a      	ldrb	r2, [r1, #10]
 80485b8:	7a83      	ldrb	r3, [r0, #10]
 80485ba:	4053      	eors	r3, r2
 80485bc:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 80485be:	7aca      	ldrb	r2, [r1, #11]
 80485c0:	7ac3      	ldrb	r3, [r0, #11]
 80485c2:	4053      	eors	r3, r2
 80485c4:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 80485c6:	7b0a      	ldrb	r2, [r1, #12]
 80485c8:	7b03      	ldrb	r3, [r0, #12]
 80485ca:	4053      	eors	r3, r2
 80485cc:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 80485ce:	7b4a      	ldrb	r2, [r1, #13]
 80485d0:	7b43      	ldrb	r3, [r0, #13]
 80485d2:	4053      	eors	r3, r2
 80485d4:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 80485d6:	7b8a      	ldrb	r2, [r1, #14]
 80485d8:	7b83      	ldrb	r3, [r0, #14]
 80485da:	4053      	eors	r3, r2
 80485dc:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 80485de:	7bca      	ldrb	r2, [r1, #15]
 80485e0:	7bc3      	ldrb	r3, [r0, #15]
 80485e2:	4053      	eors	r3, r2
 80485e4:	73c3      	strb	r3, [r0, #15]
#endif
}
 80485e6:	4770      	bx	lr

080485e8 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 80485e8:	b510      	push	{r4, lr}
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 80485ea:	780b      	ldrb	r3, [r1, #0]
 80485ec:	7814      	ldrb	r4, [r2, #0]
 80485ee:	4063      	eors	r3, r4
 80485f0:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 80485f2:	7854      	ldrb	r4, [r2, #1]
 80485f4:	784b      	ldrb	r3, [r1, #1]
 80485f6:	4063      	eors	r3, r4
 80485f8:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 80485fa:	7894      	ldrb	r4, [r2, #2]
 80485fc:	788b      	ldrb	r3, [r1, #2]
 80485fe:	4063      	eors	r3, r4
 8048600:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8048602:	78d4      	ldrb	r4, [r2, #3]
 8048604:	78cb      	ldrb	r3, [r1, #3]
 8048606:	4063      	eors	r3, r4
 8048608:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 804860a:	7914      	ldrb	r4, [r2, #4]
 804860c:	790b      	ldrb	r3, [r1, #4]
 804860e:	4063      	eors	r3, r4
 8048610:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8048612:	7954      	ldrb	r4, [r2, #5]
 8048614:	794b      	ldrb	r3, [r1, #5]
 8048616:	4063      	eors	r3, r4
 8048618:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 804861a:	7994      	ldrb	r4, [r2, #6]
 804861c:	798b      	ldrb	r3, [r1, #6]
 804861e:	4063      	eors	r3, r4
 8048620:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8048622:	79d4      	ldrb	r4, [r2, #7]
 8048624:	79cb      	ldrb	r3, [r1, #7]
 8048626:	4063      	eors	r3, r4
 8048628:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 804862a:	7a14      	ldrb	r4, [r2, #8]
 804862c:	7a0b      	ldrb	r3, [r1, #8]
 804862e:	4063      	eors	r3, r4
 8048630:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8048632:	7a54      	ldrb	r4, [r2, #9]
 8048634:	7a4b      	ldrb	r3, [r1, #9]
 8048636:	4063      	eors	r3, r4
 8048638:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 804863a:	7a8b      	ldrb	r3, [r1, #10]
 804863c:	7a94      	ldrb	r4, [r2, #10]
 804863e:	4063      	eors	r3, r4
 8048640:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8048642:	7ad4      	ldrb	r4, [r2, #11]
 8048644:	7acb      	ldrb	r3, [r1, #11]
 8048646:	4063      	eors	r3, r4
 8048648:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 804864a:	7b14      	ldrb	r4, [r2, #12]
 804864c:	7b0b      	ldrb	r3, [r1, #12]
 804864e:	4063      	eors	r3, r4
 8048650:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8048652:	7b54      	ldrb	r4, [r2, #13]
 8048654:	7b4b      	ldrb	r3, [r1, #13]
 8048656:	4063      	eors	r3, r4
 8048658:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 804865a:	7b94      	ldrb	r4, [r2, #14]
 804865c:	7b8b      	ldrb	r3, [r1, #14]
 804865e:	4063      	eors	r3, r4
 8048660:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8048662:	7bcb      	ldrb	r3, [r1, #15]
 8048664:	7bd2      	ldrb	r2, [r2, #15]
 8048666:	4053      	eors	r3, r2
 8048668:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 804866a:	bd10      	pop	{r4, pc}

0804866c <aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type aes_set_key( const uint8_t key[], length_type keylen, aes_context ctx[1] )
{
 804866c:	f1a1 0310 	sub.w	r3, r1, #16
 8048670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8048674:	b2dc      	uxtb	r4, r3
 8048676:	2c10      	cmp	r4, #16
 8048678:	d806      	bhi.n	8048688 <aes_set_key+0x1c>
 804867a:	2301      	movs	r3, #1
 804867c:	40a3      	lsls	r3, r4
 804867e:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8048682:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8048686:	b92b      	cbnz	r3, 8048694 <aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8048688:	2300      	movs	r3, #0
 804868a:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 804868e:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 8048690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048694:	1e53      	subs	r3, r2, #1
 8048696:	1844      	adds	r4, r0, r1
    while( nn-- )
 8048698:	42a0      	cmp	r0, r4
 804869a:	d150      	bne.n	804873e <aes_set_key+0xd2>
    hi = (keylen + 28) << 2;
 804869c:	f101 0e1c 	add.w	lr, r1, #28
 80486a0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80486a4:	fa5f fe8e 	uxtb.w	lr, lr
    ctx->rnd = (hi >> 4) - 1;
 80486a8:	ea4f 131e 	mov.w	r3, lr, lsr #4
 80486ac:	3b01      	subs	r3, #1
            t0 = s_box(t0);
 80486ae:	4c2c      	ldr	r4, [pc, #176]	; (8048760 <aes_set_key+0xf4>)
    ctx->rnd = (hi >> 4) - 1;
 80486b0:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80486b4:	f04f 0901 	mov.w	r9, #1
    ctx->rnd = (hi >> 4) - 1;
 80486b8:	460b      	mov	r3, r1
        t0 = ctx->ksch[cc - 4];
 80486ba:	18d5      	adds	r5, r2, r3
        if( cc % keylen == 0 )
 80486bc:	fbb3 f0f1 	udiv	r0, r3, r1
 80486c0:	fb01 3010 	mls	r0, r1, r0, r3
 80486c4:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
        t0 = ctx->ksch[cc - 4];
 80486c8:	f815 ac04 	ldrb.w	sl, [r5, #-4]
        t1 = ctx->ksch[cc - 3];
 80486cc:	f815 cc03 	ldrb.w	ip, [r5, #-3]
        t2 = ctx->ksch[cc - 2];
 80486d0:	f815 7c02 	ldrb.w	r7, [r5, #-2]
        t3 = ctx->ksch[cc - 1];
 80486d4:	f815 6c01 	ldrb.w	r6, [r5, #-1]
        if( cc % keylen == 0 )
 80486d8:	d136      	bne.n	8048748 <aes_set_key+0xdc>
            rc = f2(rc);
 80486da:	ea4f 10d9 	mov.w	r0, r9, lsr #7
            t0 = s_box(t1) ^ rc;
 80486de:	f814 800c 	ldrb.w	r8, [r4, ip]
            t1 = s_box(t2);
 80486e2:	f814 c007 	ldrb.w	ip, [r4, r7]
            t2 = s_box(t3);
 80486e6:	5da7      	ldrb	r7, [r4, r6]
            t3 = s_box(tt);
 80486e8:	f814 600a 	ldrb.w	r6, [r4, sl]
            rc = f2(rc);
 80486ec:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 80486f0:	4450      	add	r0, sl
 80486f2:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
            t0 = s_box(t1) ^ rc;
 80486f6:	ea89 0808 	eor.w	r8, r9, r8
            rc = f2(rc);
 80486fa:	ea80 0049 	eor.w	r0, r0, r9, lsl #1
 80486fe:	fa5f f980 	uxtb.w	r9, r0
            t0 = s_box(t1) ^ rc;
 8048702:	46c2      	mov	sl, r8
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8048704:	1a58      	subs	r0, r3, r1
 8048706:	b2c0      	uxtb	r0, r0
 8048708:	f812 8000 	ldrb.w	r8, [r2, r0]
 804870c:	ea8a 0a08 	eor.w	sl, sl, r8
 8048710:	f802 a003 	strb.w	sl, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8048714:	4410      	add	r0, r2
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048716:	3304      	adds	r3, #4
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8048718:	f890 8001 	ldrb.w	r8, [r0, #1]
 804871c:	ea8c 0c08 	eor.w	ip, ip, r8
 8048720:	f885 c001 	strb.w	ip, [r5, #1]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8048724:	f890 c002 	ldrb.w	ip, [r0, #2]
 8048728:	ea87 070c 	eor.w	r7, r7, ip
 804872c:	70af      	strb	r7, [r5, #2]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 804872e:	78c0      	ldrb	r0, [r0, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048730:	b2db      	uxtb	r3, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8048732:	4046      	eors	r6, r0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048734:	459e      	cmp	lr, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8048736:	70ee      	strb	r6, [r5, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048738:	d8bf      	bhi.n	80486ba <aes_set_key+0x4e>
    return 0;
 804873a:	2000      	movs	r0, #0
 804873c:	e7a8      	b.n	8048690 <aes_set_key+0x24>
        *d++ = *s++;
 804873e:	f810 5b01 	ldrb.w	r5, [r0], #1
 8048742:	f803 5f01 	strb.w	r5, [r3, #1]!
 8048746:	e7a7      	b.n	8048698 <aes_set_key+0x2c>
        else if( keylen > 24 && cc % keylen == 16 )
 8048748:	2918      	cmp	r1, #24
 804874a:	d9db      	bls.n	8048704 <aes_set_key+0x98>
 804874c:	2810      	cmp	r0, #16
            t0 = s_box(t0);
 804874e:	bf01      	itttt	eq
 8048750:	f814 a00a 	ldrbeq.w	sl, [r4, sl]
            t1 = s_box(t1);
 8048754:	f814 c00c 	ldrbeq.w	ip, [r4, ip]
            t2 = s_box(t2);
 8048758:	5de7      	ldrbeq	r7, [r4, r7]
            t3 = s_box(t3);
 804875a:	5da6      	ldrbeq	r6, [r4, r6]
 804875c:	e7d2      	b.n	8048704 <aes_set_key+0x98>
 804875e:	bf00      	nop
 8048760:	08054210 	.word	0x08054210

08048764 <aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const aes_context ctx[1] )
{
 8048764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8048768:	b09f      	sub	sp, #124	; 0x7c
    if( ctx->rnd )
 804876a:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
{
 804876e:	9118      	str	r1, [sp, #96]	; 0x60
 8048770:	920a      	str	r2, [sp, #40]	; 0x28
    if( ctx->rnd )
 8048772:	2b00      	cmp	r3, #0
 8048774:	f000 8168 	beq.w	8048a48 <aes_encrypt+0x2e4>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8048778:	ad1a      	add	r5, sp, #104	; 0x68
 804877a:	4601      	mov	r1, r0
 804877c:	4cb3      	ldr	r4, [pc, #716]	; (8048a4c <aes_encrypt+0x2e8>)
 804877e:	4628      	mov	r0, r5
 8048780:	f7ff ff32 	bl	80485e8 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8048784:	f04f 0b01 	mov.w	fp, #1
    xor_block(d, k);
 8048788:	9519      	str	r5, [sp, #100]	; 0x64
 804878a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804878c:	f89d c068 	ldrb.w	ip, [sp, #104]	; 0x68
 8048790:	f89d 706d 	ldrb.w	r7, [sp, #109]	; 0x6d
 8048794:	f89d 8072 	ldrb.w	r8, [sp, #114]	; 0x72
 8048798:	f89d e077 	ldrb.w	lr, [sp, #119]	; 0x77
 804879c:	f814 5008 	ldrb.w	r5, [r4, r8]
 80487a0:	f814 100e 	ldrb.w	r1, [r4, lr]
 80487a4:	f814 200c 	ldrb.w	r2, [r4, ip]
 80487a8:	f814 a007 	ldrb.w	sl, [r4, r7]
 80487ac:	eb03 130b 	add.w	r3, r3, fp, lsl #4
 80487b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80487b2:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 80487b6:	930c      	str	r3, [sp, #48]	; 0x30
 80487b8:	f89d 3071 	ldrb.w	r3, [sp, #113]	; 0x71
 80487bc:	930d      	str	r3, [sp, #52]	; 0x34
 80487be:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80487c0:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 80487c4:	5da6      	ldrb	r6, [r4, r6]
 80487c6:	930e      	str	r3, [sp, #56]	; 0x38
 80487c8:	5ce3      	ldrb	r3, [r4, r3]
 80487ca:	9300      	str	r3, [sp, #0]
 80487cc:	9601      	str	r6, [sp, #4]
 80487ce:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80487d2:	f89d 6070 	ldrb.w	r6, [sp, #112]	; 0x70
 80487d6:	9610      	str	r6, [sp, #64]	; 0x40
 80487d8:	f89d 6075 	ldrb.w	r6, [sp, #117]	; 0x75
 80487dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80487de:	5ce0      	ldrb	r0, [r4, r3]
 80487e0:	9611      	str	r6, [sp, #68]	; 0x44
 80487e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80487e4:	f89d 606a 	ldrb.w	r6, [sp, #106]	; 0x6a
 80487e8:	5ce3      	ldrb	r3, [r4, r3]
 80487ea:	9612      	str	r6, [sp, #72]	; 0x48
 80487ec:	5da6      	ldrb	r6, [r4, r6]
 80487ee:	9602      	str	r6, [sp, #8]
 80487f0:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 80487f4:	9613      	str	r6, [sp, #76]	; 0x4c
 80487f6:	5da6      	ldrb	r6, [r4, r6]
 80487f8:	9603      	str	r6, [sp, #12]
 80487fa:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80487fc:	5da6      	ldrb	r6, [r4, r6]
 80487fe:	9604      	str	r6, [sp, #16]
 8048800:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8048802:	5da6      	ldrb	r6, [r4, r6]
 8048804:	9605      	str	r6, [sp, #20]
 8048806:	f89d 6074 	ldrb.w	r6, [sp, #116]	; 0x74
 804880a:	9614      	str	r6, [sp, #80]	; 0x50
 804880c:	f89d 6069 	ldrb.w	r6, [sp, #105]	; 0x69
 8048810:	9615      	str	r6, [sp, #84]	; 0x54
 8048812:	f89d 606e 	ldrb.w	r6, [sp, #110]	; 0x6e
 8048816:	9616      	str	r6, [sp, #88]	; 0x58
 8048818:	5da6      	ldrb	r6, [r4, r6]
 804881a:	9606      	str	r6, [sp, #24]
 804881c:	f89d 6073 	ldrb.w	r6, [sp, #115]	; 0x73
 8048820:	9617      	str	r6, [sp, #92]	; 0x5c
 8048822:	5da6      	ldrb	r6, [r4, r6]
 8048824:	9607      	str	r6, [sp, #28]
 8048826:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8048828:	5da6      	ldrb	r6, [r4, r6]
 804882a:	9608      	str	r6, [sp, #32]
 804882c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 804882e:	5da6      	ldrb	r6, [r4, r6]
 8048830:	9609      	str	r6, [sp, #36]	; 0x24
        for( r = 1 ; r < ctx->rnd ; ++r )
 8048832:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8048834:	f896 90f0 	ldrb.w	r9, [r6, #240]	; 0xf0
 8048838:	45d9      	cmp	r9, fp
 804883a:	d832      	bhi.n	80488a2 <aes_encrypt+0x13e>
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 804883c:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8048840:	9b04      	ldr	r3, [sp, #16]
 8048842:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8048846:	9b08      	ldr	r3, [sp, #32]
 8048848:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 804884c:	9b01      	ldr	r3, [sp, #4]
 804884e:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8048852:	9b05      	ldr	r3, [sp, #20]
 8048854:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
 8048858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804885a:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 804885e:	9b02      	ldr	r3, [sp, #8]
 8048860:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8048864:	9b00      	ldr	r3, [sp, #0]
 8048866:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
 804886a:	9b06      	ldr	r3, [sp, #24]
 804886c:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8048870:	9b07      	ldr	r3, [sp, #28]
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8048872:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8048876:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 804887a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 804887e:	9b03      	ldr	r3, [sp, #12]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8048880:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8048884:	9818      	ldr	r0, [sp, #96]	; 0x60
 8048886:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8048888:	f88d a069 	strb.w	sl, [sp, #105]	; 0x69
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 804888c:	a91a      	add	r1, sp, #104	; 0x68
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 804888e:	f88d 506a 	strb.w	r5, [sp, #106]	; 0x6a
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8048892:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8048896:	f7ff fea7 	bl	80485e8 <copy_and_key>
 804889a:	2000      	movs	r0, #0
    }
    else
        return ( uint8_t )-1;
    return 0;
}
 804889c:	b01f      	add	sp, #124	; 0x7c
 804889e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80488a2:	44a4      	add	ip, r4
 80488a4:	4427      	add	r7, r4
 80488a6:	f89c 6100 	ldrb.w	r6, [ip, #256]	; 0x100
 80488aa:	ea85 0901 	eor.w	r9, r5, r1
 80488ae:	ea86 0909 	eor.w	r9, r6, r9
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80488b2:	44a0      	add	r8, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80488b4:	f897 6200 	ldrb.w	r6, [r7, #512]	; 0x200
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80488b8:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100
 80488bc:	4051      	eors	r1, r2
 80488be:	4079      	eors	r1, r7
 80488c0:	f898 7200 	ldrb.w	r7, [r8, #512]	; 0x200
 80488c4:	4079      	eors	r1, r7
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 80488c6:	44a6      	add	lr, r4
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80488c8:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 80488cc:	f898 1100 	ldrb.w	r1, [r8, #256]	; 0x100
 80488d0:	ea82 020a 	eor.w	r2, r2, sl
 80488d4:	404a      	eors	r2, r1
 80488d6:	f89e 1200 	ldrb.w	r1, [lr, #512]	; 0x200
 80488da:	404a      	eors	r2, r1
 80488dc:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80488e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80488e2:	4422      	add	r2, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80488e4:	ea89 0906 	eor.w	r9, r9, r6
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80488e8:	4616      	mov	r6, r2
 80488ea:	9a00      	ldr	r2, [sp, #0]
 80488ec:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80488f0:	f88d 9068 	strb.w	r9, [sp, #104]	; 0x68
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80488f4:	ea85 050a 	eor.w	r5, r5, sl
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80488f8:	4042      	eors	r2, r0
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80488fa:	f89c a200 	ldrb.w	sl, [ip, #512]	; 0x200
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80488fe:	404a      	eors	r2, r1
 8048900:	990d      	ldr	r1, [sp, #52]	; 0x34
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8048902:	ea8a 0505 	eor.w	r5, sl, r5
 8048906:	f89e a100 	ldrb.w	sl, [lr, #256]	; 0x100
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 804890a:	4421      	add	r1, r4
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 804890c:	ea85 050a 	eor.w	r5, r5, sl
 8048910:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8048914:	f891 5200 	ldrb.w	r5, [r1, #512]	; 0x200
 8048918:	406a      	eors	r2, r5
 804891a:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 804891e:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 8048922:	4058      	eors	r0, r3
 8048924:	4050      	eors	r0, r2
 8048926:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8048928:	4422      	add	r2, r4
 804892a:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 804892e:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8048932:	4048      	eors	r0, r1
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8048934:	9901      	ldr	r1, [sp, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8048936:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 804893a:	404b      	eors	r3, r1
 804893c:	4053      	eors	r3, r2
 804893e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8048940:	4422      	add	r2, r4
 8048942:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 8048946:	404b      	eors	r3, r1
 8048948:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 804894c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8048950:	404b      	eors	r3, r1
 8048952:	f896 1200 	ldrb.w	r1, [r6, #512]	; 0x200
 8048956:	404b      	eors	r3, r1
 8048958:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 804895c:	404b      	eors	r3, r1
 804895e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8048962:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8048964:	4423      	add	r3, r4
 8048966:	461a      	mov	r2, r3
 8048968:	e9dd 3102 	ldrd	r3, r1, [sp, #8]
 804896c:	404b      	eors	r3, r1
 804896e:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8048972:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8048976:	404b      	eors	r3, r1
 8048978:	9911      	ldr	r1, [sp, #68]	; 0x44
 804897a:	4421      	add	r1, r4
 804897c:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8048980:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8048984:	4043      	eors	r3, r0
 8048986:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804898a:	e9dd 3003 	ldrd	r3, r0, [sp, #12]
 804898e:	4043      	eors	r3, r0
 8048990:	404b      	eors	r3, r1
 8048992:	9912      	ldr	r1, [sp, #72]	; 0x48
 8048994:	4421      	add	r1, r4
 8048996:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 804899a:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804899e:	4043      	eors	r3, r0
 80489a0:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 80489a4:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 80489a8:	4043      	eors	r3, r0
 80489aa:	404b      	eors	r3, r1
 80489ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80489ae:	4421      	add	r1, r4
 80489b0:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 80489b4:	4043      	eors	r3, r0
 80489b6:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80489ba:	9805      	ldr	r0, [sp, #20]
 80489bc:	9b02      	ldr	r3, [sp, #8]
 80489be:	4043      	eors	r3, r0
 80489c0:	4053      	eors	r3, r2
 80489c2:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 80489c6:	4053      	eors	r3, r2
 80489c8:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80489cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80489ce:	4423      	add	r3, r4
 80489d0:	461a      	mov	r2, r3
 80489d2:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 80489d6:	404b      	eors	r3, r1
 80489d8:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 80489dc:	404b      	eors	r3, r1
 80489de:	9915      	ldr	r1, [sp, #84]	; 0x54
 80489e0:	4421      	add	r1, r4
 80489e2:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 80489e6:	4043      	eors	r3, r0
 80489e8:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80489ec:	e9dd 3007 	ldrd	r3, r0, [sp, #28]
 80489f0:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 80489f4:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80489f8:	4043      	eors	r3, r0
 80489fa:	404b      	eors	r3, r1
 80489fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80489fe:	4421      	add	r1, r4
 8048a00:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8048a04:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8048a08:	4043      	eors	r3, r0
 8048a0a:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8048a0e:	e9dd 3008 	ldrd	r3, r0, [sp, #32]
 8048a12:	4043      	eors	r3, r0
 8048a14:	404b      	eors	r3, r1
 8048a16:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8048a18:	4421      	add	r1, r4
 8048a1a:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8048a1e:	4043      	eors	r3, r0
 8048a20:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8048a24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8048a26:	9b06      	ldr	r3, [sp, #24]
 8048a28:	4043      	eors	r3, r0
 8048a2a:	4053      	eors	r3, r2
 8048a2c:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
    xor_block(d, k);
 8048a30:	9819      	ldr	r0, [sp, #100]	; 0x64
 8048a32:	990b      	ldr	r1, [sp, #44]	; 0x2c
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8048a34:	4053      	eors	r3, r2
 8048a36:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    xor_block(d, k);
 8048a3a:	f7ff fd94 	bl	8048566 <xor_block>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8048a3e:	f10b 0301 	add.w	r3, fp, #1
 8048a42:	fa5f fb83 	uxtb.w	fp, r3
 8048a46:	e6a0      	b.n	804878a <aes_encrypt+0x26>
        return ( uint8_t )-1;
 8048a48:	20ff      	movs	r0, #255	; 0xff
 8048a4a:	e727      	b.n	804889c <aes_encrypt+0x138>
 8048a4c:	08054210 	.word	0x08054210

08048a50 <AES_CMAC_Init>:
        }                          \
    } while (0) \


void AES_CMAC_Init(AES_CMAC_CTX *ctx)
{
 8048a50:	b510      	push	{r4, lr}
            memset1(ctx->X, 0, sizeof ctx->X);
 8048a52:	2210      	movs	r2, #16
{
 8048a54:	4604      	mov	r4, r0
            memset1(ctx->X, 0, sizeof ctx->X);
 8048a56:	2100      	movs	r1, #0
 8048a58:	30f1      	adds	r0, #241	; 0xf1
 8048a5a:	f005 ff74 	bl	804e946 <memset1>
            ctx->M_n = 0;
 8048a5e:	2100      	movs	r1, #0
 8048a60:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
        memset1(ctx->rijndael.ksch, '\0', 240);
 8048a64:	4620      	mov	r0, r4
 8048a66:	22f0      	movs	r2, #240	; 0xf0
}
 8048a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        memset1(ctx->rijndael.ksch, '\0', 240);
 8048a6c:	f005 bf6b 	b.w	804e946 <memset1>

08048a70 <AES_CMAC_SetKey>:
    
void AES_CMAC_SetKey(AES_CMAC_CTX *ctx, const uint8_t key[AES_CMAC_KEY_LENGTH])
{
 8048a70:	460b      	mov	r3, r1
           //rijndael_set_key_enc_only(&ctx->rijndael, key, 128);
       aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael);
 8048a72:	4602      	mov	r2, r0
 8048a74:	2110      	movs	r1, #16
 8048a76:	4618      	mov	r0, r3
 8048a78:	f7ff bdf8 	b.w	804866c <aes_set_key>

08048a7c <AES_CMAC_Update>:
}
    
void AES_CMAC_Update(AES_CMAC_CTX *ctx, const uint8_t *data, uint32_t len)
{
 8048a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8048a80:	4604      	mov	r4, r0
            uint32_t mlen;
        uint8_t in[16];
    
            if (ctx->M_n > 0) {
 8048a82:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
{
 8048a86:	b085      	sub	sp, #20
 8048a88:	460e      	mov	r6, r1
 8048a8a:	4615      	mov	r5, r2
 8048a8c:	f204 1801 	addw	r8, r4, #257	; 0x101
            if (ctx->M_n > 0) {
 8048a90:	b310      	cbz	r0, 8048ad8 <AES_CMAC_Update+0x5c>
                  mlen = MIN(16 - ctx->M_n, len);
 8048a92:	f1c0 0910 	rsb	r9, r0, #16
 8048a96:	4591      	cmp	r9, r2
 8048a98:	464f      	mov	r7, r9
 8048a9a:	bf28      	it	cs
 8048a9c:	4617      	movcs	r7, r2
                    memcpy1(ctx->M_last + ctx->M_n, data, mlen);
 8048a9e:	b2ba      	uxth	r2, r7
 8048aa0:	4440      	add	r0, r8
 8048aa2:	f005 ff3c 	bl	804e91e <memcpy1>
                    ctx->M_n += mlen;
 8048aa6:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8048aaa:	443b      	add	r3, r7
                    if (ctx->M_n < 16 || len == mlen)
 8048aac:	2b0f      	cmp	r3, #15
                    ctx->M_n += mlen;
 8048aae:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
                    if (ctx->M_n < 16 || len == mlen)
 8048ab2:	d91c      	bls.n	8048aee <AES_CMAC_Update+0x72>
 8048ab4:	45a9      	cmp	r9, r5
 8048ab6:	d21a      	bcs.n	8048aee <AES_CMAC_Update+0x72>
 8048ab8:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 8048abc:	4619      	mov	r1, r3
                            return;
                   XOR(ctx->M_last, ctx->X);
 8048abe:	781a      	ldrb	r2, [r3, #0]
 8048ac0:	7c18      	ldrb	r0, [r3, #16]
 8048ac2:	4042      	eors	r2, r0
 8048ac4:	f803 2b01 	strb.w	r2, [r3], #1
 8048ac8:	4543      	cmp	r3, r8
 8048aca:	d1f8      	bne.n	8048abe <AES_CMAC_Update+0x42>
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
            aes_encrypt( ctx->X, ctx->X, &ctx->rijndael);
 8048acc:	4622      	mov	r2, r4
 8048ace:	4608      	mov	r0, r1
 8048ad0:	f7ff fe48 	bl	8048764 <aes_encrypt>
                    data += mlen;
 8048ad4:	443e      	add	r6, r7
                    len -= mlen;
 8048ad6:	1bed      	subs	r5, r5, r7
            while (len > 16) {      /* not last block */

                    XOR(data, ctx->X);
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);

                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048ad8:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
            while (len > 16) {      /* not last block */
 8048adc:	2d10      	cmp	r5, #16
 8048ade:	d809      	bhi.n	8048af4 <AES_CMAC_Update+0x78>

                    data += 16;
                    len -= 16;
            }
            /* potential last block, save it */
            memcpy1(ctx->M_last, data, len);
 8048ae0:	b2aa      	uxth	r2, r5
 8048ae2:	4631      	mov	r1, r6
 8048ae4:	4640      	mov	r0, r8
 8048ae6:	f005 ff1a 	bl	804e91e <memcpy1>
            ctx->M_n = len;
 8048aea:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
}
 8048aee:	b005      	add	sp, #20
 8048af0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8048af4:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 8048af8:	1e73      	subs	r3, r6, #1
 8048afa:	f106 000f 	add.w	r0, r6, #15
                    XOR(data, ctx->X);
 8048afe:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 8048b02:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8048b06:	4283      	cmp	r3, r0
 8048b08:	ea81 010c 	eor.w	r1, r1, ip
 8048b0c:	7011      	strb	r1, [r2, #0]
 8048b0e:	d1f6      	bne.n	8048afe <AES_CMAC_Update+0x82>
                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048b10:	2210      	movs	r2, #16
 8048b12:	4639      	mov	r1, r7
 8048b14:	4668      	mov	r0, sp
 8048b16:	f005 ff02 	bl	804e91e <memcpy1>
            aes_encrypt( in, in, &ctx->rijndael);
 8048b1a:	4622      	mov	r2, r4
 8048b1c:	4669      	mov	r1, sp
 8048b1e:	4668      	mov	r0, sp
 8048b20:	f7ff fe20 	bl	8048764 <aes_encrypt>
                    memcpy1(&ctx->X[0], in, 16);
 8048b24:	2210      	movs	r2, #16
 8048b26:	4669      	mov	r1, sp
 8048b28:	4638      	mov	r0, r7
 8048b2a:	f005 fef8 	bl	804e91e <memcpy1>
                    data += 16;
 8048b2e:	3610      	adds	r6, #16
                    len -= 16;
 8048b30:	3d10      	subs	r5, #16
 8048b32:	e7d3      	b.n	8048adc <AES_CMAC_Update+0x60>

08048b34 <AES_CMAC_Final>:
   
void AES_CMAC_Final(uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX *ctx)
{
 8048b34:	b570      	push	{r4, r5, r6, lr}
 8048b36:	b088      	sub	sp, #32
 8048b38:	460c      	mov	r4, r1
            uint8_t K[16];
        uint8_t in[16];
            /* generate subkey K1 */
            memset1(K, '\0', 16);
 8048b3a:	2210      	movs	r2, #16
 8048b3c:	2100      	movs	r1, #0
{
 8048b3e:	4605      	mov	r5, r0
            memset1(K, '\0', 16);
 8048b40:	4668      	mov	r0, sp
 8048b42:	f005 ff00 	bl	804e946 <memset1>

            //rijndael_encrypt(&ctx->rijndael, K, K);

            aes_encrypt( K, K, &ctx->rijndael);
 8048b46:	4622      	mov	r2, r4
 8048b48:	4669      	mov	r1, sp
 8048b4a:	4668      	mov	r0, sp
 8048b4c:	f7ff fe0a 	bl	8048764 <aes_encrypt>

            if (K[0] & 0x80) {
 8048b50:	f99d 3000 	ldrsb.w	r3, [sp]
 8048b54:	2b00      	cmp	r3, #0
 8048b56:	466a      	mov	r2, sp
 8048b58:	f10d 010f 	add.w	r1, sp, #15
 8048b5c:	da3e      	bge.n	8048bdc <AES_CMAC_Final+0xa8>
                    LSHIFT(K, K);
 8048b5e:	7813      	ldrb	r3, [r2, #0]
 8048b60:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8048b64:	005b      	lsls	r3, r3, #1
 8048b66:	b25b      	sxtb	r3, r3
 8048b68:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 8048b6c:	4291      	cmp	r1, r2
 8048b6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8048b72:	d1f4      	bne.n	8048b5e <AES_CMAC_Final+0x2a>
 8048b74:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8048b78:	005b      	lsls	r3, r3, #1
                   K[15] ^= 0x87;
 8048b7a:	f083 0387 	eor.w	r3, r3, #135	; 0x87
            } else
                    LSHIFT(K, K);
 8048b7e:	f88d 300f 	strb.w	r3, [sp, #15]


            if (ctx->M_n == 16) {
 8048b82:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8048b86:	2b10      	cmp	r3, #16
 8048b88:	d137      	bne.n	8048bfa <AES_CMAC_Final+0xc6>
 8048b8a:	f204 1201 	addw	r2, r4, #257	; 0x101
                    /* last block was a complete block */
                    XOR(K, ctx->M_last);
 8048b8e:	2300      	movs	r3, #0
 8048b90:	7811      	ldrb	r1, [r2, #0]
 8048b92:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8048b96:	3301      	adds	r3, #1
 8048b98:	4041      	eors	r1, r0
 8048b9a:	2b10      	cmp	r3, #16
 8048b9c:	f802 1b01 	strb.w	r1, [r2], #1
 8048ba0:	d1f6      	bne.n	8048b90 <AES_CMAC_Final+0x5c>
 8048ba2:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 8048ba6:	f204 1001 	addw	r0, r4, #257	; 0x101
 8048baa:	4619      	mov	r1, r3
   
                  XOR(K, ctx->M_last);


           }
           XOR(ctx->M_last, ctx->X);
 8048bac:	781a      	ldrb	r2, [r3, #0]
 8048bae:	7c1e      	ldrb	r6, [r3, #16]
 8048bb0:	4072      	eors	r2, r6
 8048bb2:	f803 2b01 	strb.w	r2, [r3], #1
 8048bb6:	4298      	cmp	r0, r3
 8048bb8:	d1f8      	bne.n	8048bac <AES_CMAC_Final+0x78>

           //rijndael_encrypt(&ctx->rijndael, ctx->X, digest);

       memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048bba:	2210      	movs	r2, #16
 8048bbc:	eb0d 0002 	add.w	r0, sp, r2
 8048bc0:	f005 fead 	bl	804e91e <memcpy1>
       aes_encrypt(in, digest, &ctx->rijndael);
 8048bc4:	4622      	mov	r2, r4
 8048bc6:	4629      	mov	r1, r5
 8048bc8:	a804      	add	r0, sp, #16
 8048bca:	f7ff fdcb 	bl	8048764 <aes_encrypt>
           memset1(K, 0, sizeof K);
 8048bce:	2210      	movs	r2, #16
 8048bd0:	2100      	movs	r1, #0
 8048bd2:	4668      	mov	r0, sp
 8048bd4:	f005 feb7 	bl	804e946 <memset1>

}
 8048bd8:	b008      	add	sp, #32
 8048bda:	bd70      	pop	{r4, r5, r6, pc}
                    LSHIFT(K, K);
 8048bdc:	7813      	ldrb	r3, [r2, #0]
 8048bde:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8048be2:	005b      	lsls	r3, r3, #1
 8048be4:	b25b      	sxtb	r3, r3
 8048be6:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 8048bea:	428a      	cmp	r2, r1
 8048bec:	f802 3c01 	strb.w	r3, [r2, #-1]
 8048bf0:	d1f4      	bne.n	8048bdc <AES_CMAC_Final+0xa8>
 8048bf2:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8048bf6:	005b      	lsls	r3, r3, #1
 8048bf8:	e7c1      	b.n	8048b7e <AES_CMAC_Final+0x4a>
                  if (K[0] & 0x80) {
 8048bfa:	f99d 2000 	ldrsb.w	r2, [sp]
 8048bfe:	2a00      	cmp	r2, #0
 8048c00:	4668      	mov	r0, sp
 8048c02:	da28      	bge.n	8048c56 <AES_CMAC_Final+0x122>
                          LSHIFT(K, K);
 8048c04:	7802      	ldrb	r2, [r0, #0]
 8048c06:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8048c0a:	0052      	lsls	r2, r2, #1
 8048c0c:	b252      	sxtb	r2, r2
 8048c0e:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 8048c12:	4281      	cmp	r1, r0
 8048c14:	f800 2c01 	strb.w	r2, [r0, #-1]
 8048c18:	d1f4      	bne.n	8048c04 <AES_CMAC_Final+0xd0>
 8048c1a:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8048c1e:	0052      	lsls	r2, r2, #1
                          K[15] ^= 0x87;
 8048c20:	f082 0287 	eor.w	r2, r2, #135	; 0x87
                           LSHIFT(K, K);
 8048c24:	f88d 200f 	strb.w	r2, [sp, #15]
                   ctx->M_last[ctx->M_n] = 0x80;
 8048c28:	18e2      	adds	r2, r4, r3
 8048c2a:	2180      	movs	r1, #128	; 0x80
 8048c2c:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 8048c30:	2200      	movs	r2, #0
                   while (++ctx->M_n < 16)
 8048c32:	3301      	adds	r3, #1
 8048c34:	2b0f      	cmp	r3, #15
 8048c36:	d91d      	bls.n	8048c74 <AES_CMAC_Final+0x140>
 8048c38:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8048c3c:	f204 1201 	addw	r2, r4, #257	; 0x101
                  XOR(K, ctx->M_last);
 8048c40:	2300      	movs	r3, #0
 8048c42:	7811      	ldrb	r1, [r2, #0]
 8048c44:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8048c48:	3301      	adds	r3, #1
 8048c4a:	4041      	eors	r1, r0
 8048c4c:	2b10      	cmp	r3, #16
 8048c4e:	f802 1b01 	strb.w	r1, [r2], #1
 8048c52:	d1f6      	bne.n	8048c42 <AES_CMAC_Final+0x10e>
 8048c54:	e7a5      	b.n	8048ba2 <AES_CMAC_Final+0x6e>
                           LSHIFT(K, K);
 8048c56:	7802      	ldrb	r2, [r0, #0]
 8048c58:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8048c5c:	0052      	lsls	r2, r2, #1
 8048c5e:	b252      	sxtb	r2, r2
 8048c60:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 8048c64:	4281      	cmp	r1, r0
 8048c66:	f800 2c01 	strb.w	r2, [r0, #-1]
 8048c6a:	d1f4      	bne.n	8048c56 <AES_CMAC_Final+0x122>
 8048c6c:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8048c70:	0052      	lsls	r2, r2, #1
 8048c72:	e7d7      	b.n	8048c24 <AES_CMAC_Final+0xf0>
                         ctx->M_last[ctx->M_n] = 0;
 8048c74:	18e1      	adds	r1, r4, r3
 8048c76:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 8048c7a:	e7da      	b.n	8048c32 <AES_CMAC_Final+0xfe>

08048c7c <DummyCB>:
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
    return;
}
 8048c7c:	4770      	bx	lr
	...

08048c80 <GetKeyByID>:
{
 8048c80:	b530      	push	{r4, r5, lr}
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048c82:	4a0a      	ldr	r2, [pc, #40]	; (8048cac <GetKeyByID+0x2c>)
{
 8048c84:	2300      	movs	r3, #0
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048c86:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 8048c8a:	1915      	adds	r5, r2, r4
 8048c8c:	f895 522c 	ldrb.w	r5, [r5, #556]	; 0x22c
 8048c90:	4285      	cmp	r5, r0
 8048c92:	d105      	bne.n	8048ca0 <GetKeyByID+0x20>
            *keyItem = &( SeNvmCtx.KeyList[i] );
 8048c94:	f504 740b 	add.w	r4, r4, #556	; 0x22c
 8048c98:	4422      	add	r2, r4
 8048c9a:	600a      	str	r2, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 8048c9c:	2000      	movs	r0, #0
}
 8048c9e:	bd30      	pop	{r4, r5, pc}
 8048ca0:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8048ca2:	2b18      	cmp	r3, #24
 8048ca4:	d1ef      	bne.n	8048c86 <GetKeyByID+0x6>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048ca6:	2003      	movs	r0, #3
 8048ca8:	e7f9      	b.n	8048c9e <GetKeyByID+0x1e>
 8048caa:	bf00      	nop
 8048cac:	200025fc 	.word	0x200025fc

08048cb0 <ComputeCmac.part.0>:
 * \param[IN]  size           - Data buffer size
 * \param[IN]  keyID          - Key identifier to determine the AES key to be used
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8048cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8048cb2:	461c      	mov	r4, r3
 8048cb4:	b087      	sub	sp, #28
 8048cb6:	4605      	mov	r5, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    uint8_t Cmac[16];

    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8048cb8:	4812      	ldr	r0, [pc, #72]	; (8048d04 <ComputeCmac.part.0+0x54>)
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8048cba:	460e      	mov	r6, r1
 8048cbc:	4617      	mov	r7, r2
    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8048cbe:	f7ff fec7 	bl	8048a50 <AES_CMAC_Init>

    Key_t* keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 8048cc2:	4620      	mov	r0, r4
 8048cc4:	a901      	add	r1, sp, #4
 8048cc6:	f7ff ffdb 	bl	8048c80 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8048cca:	4604      	mov	r4, r0
 8048ccc:	b9b0      	cbnz	r0, 8048cfc <ComputeCmac.part.0+0x4c>
    {
        AES_CMAC_SetKey( SeNvmCtx.AesCmacCtx, keyItem->KeyValue );
 8048cce:	9901      	ldr	r1, [sp, #4]
 8048cd0:	480c      	ldr	r0, [pc, #48]	; (8048d04 <ComputeCmac.part.0+0x54>)
 8048cd2:	3101      	adds	r1, #1
 8048cd4:	f7ff fecc 	bl	8048a70 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 8048cd8:	b125      	cbz	r5, 8048ce4 <ComputeCmac.part.0+0x34>
        {
            AES_CMAC_Update( SeNvmCtx.AesCmacCtx, micBxBuffer, 16 );
 8048cda:	2210      	movs	r2, #16
 8048cdc:	4629      	mov	r1, r5
 8048cde:	4809      	ldr	r0, [pc, #36]	; (8048d04 <ComputeCmac.part.0+0x54>)
 8048ce0:	f7ff fecc 	bl	8048a7c <AES_CMAC_Update>
        }

        AES_CMAC_Update( SeNvmCtx.AesCmacCtx, buffer, size );
 8048ce4:	463a      	mov	r2, r7
 8048ce6:	4631      	mov	r1, r6
 8048ce8:	4806      	ldr	r0, [pc, #24]	; (8048d04 <ComputeCmac.part.0+0x54>)
 8048cea:	f7ff fec7 	bl	8048a7c <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, SeNvmCtx.AesCmacCtx );
 8048cee:	4905      	ldr	r1, [pc, #20]	; (8048d04 <ComputeCmac.part.0+0x54>)
 8048cf0:	a802      	add	r0, sp, #8
 8048cf2:	f7ff ff1f 	bl	8048b34 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 | ( uint32_t ) Cmac[0] );
 8048cf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8048cf8:	9a02      	ldr	r2, [sp, #8]
 8048cfa:	601a      	str	r2, [r3, #0]
    }

    return retval;
}
 8048cfc:	4620      	mov	r0, r4
 8048cfe:	b007      	add	sp, #28
 8048d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8048d02:	bf00      	nop
 8048d04:	20002710 	.word	0x20002710

08048d08 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit( SecureElementNvmEvent seNvmCtxChanged )
{
 8048d08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t itr = 0;
    uint8_t zeroKey[16] = { 0 };

    // Initialize with defaults
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048d0a:	4c34      	ldr	r4, [pc, #208]	; (8048ddc <SecureElementInit+0xd4>)
{
 8048d0c:	4606      	mov	r6, r0
    uint8_t zeroKey[16] = { 0 };
 8048d0e:	2210      	movs	r2, #16
 8048d10:	2100      	movs	r1, #0
 8048d12:	4668      	mov	r0, sp
 8048d14:	f008 f92d 	bl	8050f72 <memset>
    SeNvmCtx.KeyList[itr++].KeyID = GEN_APP_KEY;
 8048d18:	2301      	movs	r3, #1
 8048d1a:	f884 323d 	strb.w	r3, [r4, #573]	; 0x23d
    SeNvmCtx.KeyList[itr++].KeyID = NWK_KEY;
 8048d1e:	2302      	movs	r3, #2
 8048d20:	f884 324e 	strb.w	r3, [r4, #590]	; 0x24e
    SeNvmCtx.KeyList[itr++].KeyID = J_S_INT_KEY;
 8048d24:	2303      	movs	r3, #3
 8048d26:	f884 325f 	strb.w	r3, [r4, #607]	; 0x25f
    SeNvmCtx.KeyList[itr++].KeyID = J_S_ENC_KEY;
 8048d2a:	2304      	movs	r3, #4
 8048d2c:	f884 3270 	strb.w	r3, [r4, #624]	; 0x270
    SeNvmCtx.KeyList[itr++].KeyID = F_NWK_S_INT_KEY;
 8048d30:	2305      	movs	r3, #5
 8048d32:	f884 3281 	strb.w	r3, [r4, #641]	; 0x281
    SeNvmCtx.KeyList[itr++].KeyID = S_NWK_S_INT_KEY;
 8048d36:	2306      	movs	r3, #6
 8048d38:	f884 3292 	strb.w	r3, [r4, #658]	; 0x292
    SeNvmCtx.KeyList[itr++].KeyID = NWK_S_ENC_KEY;
 8048d3c:	2307      	movs	r3, #7
 8048d3e:	f884 32a3 	strb.w	r3, [r4, #675]	; 0x2a3
    SeNvmCtx.KeyList[itr++].KeyID = APP_S_KEY;
 8048d42:	2308      	movs	r3, #8
 8048d44:	f884 32b4 	strb.w	r3, [r4, #692]	; 0x2b4
    SeNvmCtx.KeyList[itr++].KeyID = MC_ROOT_KEY;
 8048d48:	2309      	movs	r3, #9
 8048d4a:	f884 32c5 	strb.w	r3, [r4, #709]	; 0x2c5
    SeNvmCtx.KeyList[itr++].KeyID = MC_KE_KEY;
 8048d4e:	237f      	movs	r3, #127	; 0x7f
 8048d50:	f884 32d6 	strb.w	r3, [r4, #726]	; 0x2d6
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_0;
 8048d54:	2380      	movs	r3, #128	; 0x80
 8048d56:	f884 32e7 	strb.w	r3, [r4, #743]	; 0x2e7
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_0;
 8048d5a:	2381      	movs	r3, #129	; 0x81
 8048d5c:	f884 32f8 	strb.w	r3, [r4, #760]	; 0x2f8
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_0;
 8048d60:	2382      	movs	r3, #130	; 0x82
 8048d62:	f884 3309 	strb.w	r3, [r4, #777]	; 0x309
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_1;
 8048d66:	2383      	movs	r3, #131	; 0x83
 8048d68:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_1;
 8048d6c:	2384      	movs	r3, #132	; 0x84
 8048d6e:	f884 332b 	strb.w	r3, [r4, #811]	; 0x32b
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_1;
 8048d72:	2385      	movs	r3, #133	; 0x85
 8048d74:	f884 333c 	strb.w	r3, [r4, #828]	; 0x33c
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_2;
 8048d78:	2386      	movs	r3, #134	; 0x86
 8048d7a:	f884 334d 	strb.w	r3, [r4, #845]	; 0x34d
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_2;
 8048d7e:	2387      	movs	r3, #135	; 0x87
 8048d80:	f884 335e 	strb.w	r3, [r4, #862]	; 0x35e
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_2;
 8048d84:	2388      	movs	r3, #136	; 0x88
 8048d86:	f884 336f 	strb.w	r3, [r4, #879]	; 0x36f
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_3;
 8048d8a:	2389      	movs	r3, #137	; 0x89
 8048d8c:	f884 3380 	strb.w	r3, [r4, #896]	; 0x380
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_3;
 8048d90:	238a      	movs	r3, #138	; 0x8a
 8048d92:	f884 3391 	strb.w	r3, [r4, #913]	; 0x391
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_3;
 8048d96:	238b      	movs	r3, #139	; 0x8b
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048d98:	2500      	movs	r5, #0
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_3;
 8048d9a:	f884 33a2 	strb.w	r3, [r4, #930]	; 0x3a2
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

    // Set standard keys
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 8048d9e:	2210      	movs	r2, #16
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;
 8048da0:	238c      	movs	r3, #140	; 0x8c
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 8048da2:	4669      	mov	r1, sp
 8048da4:	f504 706d 	add.w	r0, r4, #948	; 0x3b4
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;
 8048da8:	f884 33b3 	strb.w	r3, [r4, #947]	; 0x3b3
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048dac:	f884 522c 	strb.w	r5, [r4, #556]	; 0x22c
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 8048db0:	f005 fdb5 	bl	804e91e <memcpy1>

    memset1( SeNvmCtx.DevEui, 0, SE_EUI_SIZE );
 8048db4:	2210      	movs	r2, #16
 8048db6:	4629      	mov	r1, r5
 8048db8:	4620      	mov	r0, r4
 8048dba:	f005 fdc4 	bl	804e946 <memset1>
    memset1( SeNvmCtx.JoinEui, 0, SE_EUI_SIZE );
 8048dbe:	2210      	movs	r2, #16
 8048dc0:	4629      	mov	r1, r5
 8048dc2:	18a0      	adds	r0, r4, r2
 8048dc4:	f005 fdbf 	bl	804e946 <memset1>

    // Assign callback
    if( seNvmCtxChanged != 0 )
 8048dc8:	b126      	cbz	r6, 8048dd4 <SecureElementInit+0xcc>
    {
        SeNvmCtxChanged = seNvmCtxChanged;
 8048dca:	f8c4 63c4 	str.w	r6, [r4, #964]	; 0x3c4
    {
        SeNvmCtxChanged = DummyCB;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8048dce:	2000      	movs	r0, #0
 8048dd0:	b004      	add	sp, #16
 8048dd2:	bd70      	pop	{r4, r5, r6, pc}
        SeNvmCtxChanged = DummyCB;
 8048dd4:	4b02      	ldr	r3, [pc, #8]	; (8048de0 <SecureElementInit+0xd8>)
 8048dd6:	f8c4 33c4 	str.w	r3, [r4, #964]	; 0x3c4
 8048dda:	e7f8      	b.n	8048dce <SecureElementInit+0xc6>
 8048ddc:	200025fc 	.word	0x200025fc
 8048de0:	08048c7d 	.word	0x08048c7d

08048de4 <SecureElementRestoreNvmCtx>:

SecureElementStatus_t SecureElementRestoreNvmCtx( void* seNvmCtx )
{
 8048de4:	b508      	push	{r3, lr}
    // Restore nvm context
    if( seNvmCtx != 0 )
 8048de6:	4601      	mov	r1, r0
 8048de8:	b130      	cbz	r0, 8048df8 <SecureElementRestoreNvmCtx+0x14>
    {
        memcpy1( ( uint8_t* ) &SeNvmCtx, ( uint8_t* ) seNvmCtx, sizeof( SeNvmCtx ) );
 8048dea:	4804      	ldr	r0, [pc, #16]	; (8048dfc <SecureElementRestoreNvmCtx+0x18>)
 8048dec:	f44f 7271 	mov.w	r2, #964	; 0x3c4
 8048df0:	f005 fd95 	bl	804e91e <memcpy1>
        return SECURE_ELEMENT_SUCCESS;
 8048df4:	2000      	movs	r0, #0
    }
    else
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
}
 8048df6:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048df8:	2002      	movs	r0, #2
 8048dfa:	e7fc      	b.n	8048df6 <SecureElementRestoreNvmCtx+0x12>
 8048dfc:	200025fc 	.word	0x200025fc

08048e00 <SecureElementGetNvmCtx>:

void* SecureElementGetNvmCtx( size_t* seNvmCtxSize )
{
    *seNvmCtxSize = sizeof( SeNvmCtx );
 8048e00:	f44f 7371 	mov.w	r3, #964	; 0x3c4
 8048e04:	6003      	str	r3, [r0, #0]
    return &SeNvmCtx;
}
 8048e06:	4801      	ldr	r0, [pc, #4]	; (8048e0c <SecureElementGetNvmCtx+0xc>)
 8048e08:	4770      	bx	lr
 8048e0a:	bf00      	nop
 8048e0c:	200025fc 	.word	0x200025fc

08048e10 <SecureElementComputeAesCmac>:

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
{
 8048e10:	b430      	push	{r4, r5}
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 8048e12:	2b7e      	cmp	r3, #126	; 0x7e
{
 8048e14:	9c02      	ldr	r4, [sp, #8]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 8048e16:	d804      	bhi.n	8048e22 <SecureElementComputeAesCmac+0x12>
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 8048e18:	b131      	cbz	r1, 8048e28 <SecureElementComputeAesCmac+0x18>
 8048e1a:	b12c      	cbz	r4, 8048e28 <SecureElementComputeAesCmac+0x18>
        //Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
}
 8048e1c:	bc30      	pop	{r4, r5}
 8048e1e:	f7ff bf47 	b.w	8048cb0 <ComputeCmac.part.0>
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048e22:	2003      	movs	r0, #3
}
 8048e24:	bc30      	pop	{r4, r5}
 8048e26:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8048e28:	2002      	movs	r0, #2
 8048e2a:	e7fb      	b.n	8048e24 <SecureElementComputeAesCmac+0x14>

08048e2c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac, KeyIdentifier_t keyID )
{
 8048e2c:	b530      	push	{r4, r5, lr}
 8048e2e:	460d      	mov	r5, r1
 8048e30:	b085      	sub	sp, #20
 8048e32:	4614      	mov	r4, r2
    if( buffer == NULL )
 8048e34:	4601      	mov	r1, r0
 8048e36:	b170      	cbz	r0, 8048e56 <SecureElementVerifyAesCmac+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint32_t compCmac = 0;
 8048e38:	aa04      	add	r2, sp, #16
 8048e3a:	2000      	movs	r0, #0
 8048e3c:	f842 0d04 	str.w	r0, [r2, #-4]!
 8048e40:	9200      	str	r2, [sp, #0]
 8048e42:	462a      	mov	r2, r5
 8048e44:	f7ff ff34 	bl	8048cb0 <ComputeCmac.part.0>
    retval = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
    if( retval != SECURE_ELEMENT_SUCCESS )
 8048e48:	b918      	cbnz	r0, 8048e52 <SecureElementVerifyAesCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 8048e4a:	9803      	ldr	r0, [sp, #12]
 8048e4c:	1b00      	subs	r0, r0, r4
 8048e4e:	bf18      	it	ne
 8048e50:	2001      	movne	r0, #1
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
    }

    return retval;
}
 8048e52:	b005      	add	sp, #20
 8048e54:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048e56:	2002      	movs	r0, #2
 8048e58:	e7fb      	b.n	8048e52 <SecureElementVerifyAesCmac+0x26>
	...

08048e5c <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID, uint8_t* encBuffer )
{
 8048e5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8048e60:	460e      	mov	r6, r1
 8048e62:	4614      	mov	r4, r2
 8048e64:	4698      	mov	r8, r3
    if( buffer == NULL || encBuffer == NULL )
 8048e66:	4607      	mov	r7, r0
 8048e68:	b330      	cbz	r0, 8048eb8 <SecureElementAesEncrypt+0x5c>
 8048e6a:	b32b      	cbz	r3, 8048eb8 <SecureElementAesEncrypt+0x5c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 8048e6c:	f011 010f 	ands.w	r1, r1, #15
 8048e70:	d124      	bne.n	8048ebc <SecureElementAesEncrypt+0x60>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

    memset1( SeNvmCtx.AesContext.ksch, '\0', 240 );
 8048e72:	22f0      	movs	r2, #240	; 0xf0
 8048e74:	4812      	ldr	r0, [pc, #72]	; (8048ec0 <SecureElementAesEncrypt+0x64>)
 8048e76:	f005 fd66 	bl	804e946 <memset1>

    Key_t* pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 8048e7a:	a901      	add	r1, sp, #4
 8048e7c:	4620      	mov	r0, r4
 8048e7e:	f7ff feff 	bl	8048c80 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8048e82:	4605      	mov	r5, r0
 8048e84:	b958      	cbnz	r0, 8048e9e <SecureElementAesEncrypt+0x42>
    {
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 8048e86:	9801      	ldr	r0, [sp, #4]
 8048e88:	4a0d      	ldr	r2, [pc, #52]	; (8048ec0 <SecureElementAesEncrypt+0x64>)

        uint8_t block = 0;

        while( size != 0 )
        {
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8048e8a:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8048ec0 <SecureElementAesEncrypt+0x64>
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 8048e8e:	2110      	movs	r1, #16
 8048e90:	3001      	adds	r0, #1
 8048e92:	f7ff fbeb 	bl	804866c <aes_set_key>
 8048e96:	4634      	mov	r4, r6
 8048e98:	1b30      	subs	r0, r6, r4
 8048e9a:	b2c0      	uxtb	r0, r0
        while( size != 0 )
 8048e9c:	b91c      	cbnz	r4, 8048ea6 <SecureElementAesEncrypt+0x4a>
            block = block + 16;
            size = size - 16;
        }
    }
    return retval;
}
 8048e9e:	4628      	mov	r0, r5
 8048ea0:	b003      	add	sp, #12
 8048ea2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8048ea6:	eb08 0100 	add.w	r1, r8, r0
 8048eaa:	464a      	mov	r2, r9
 8048eac:	4438      	add	r0, r7
            size = size - 16;
 8048eae:	3c10      	subs	r4, #16
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8048eb0:	f7ff fc58 	bl	8048764 <aes_encrypt>
            size = size - 16;
 8048eb4:	b2a4      	uxth	r4, r4
 8048eb6:	e7ef      	b.n	8048e98 <SecureElementAesEncrypt+0x3c>
        return SECURE_ELEMENT_ERROR_NPE;
 8048eb8:	2502      	movs	r5, #2
 8048eba:	e7f0      	b.n	8048e9e <SecureElementAesEncrypt+0x42>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8048ebc:	2505      	movs	r5, #5
 8048ebe:	e7ee      	b.n	8048e9e <SecureElementAesEncrypt+0x42>
 8048ec0:	2000261c 	.word	0x2000261c

08048ec4 <SecureElementSetKey.part.2>:
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 8048ec4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8048ec6:	460e      	mov	r6, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048ec8:	491f      	ldr	r1, [pc, #124]	; (8048f48 <SecureElementSetKey.part.2+0x84>)
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 8048eca:	2300      	movs	r3, #0
 8048ecc:	460d      	mov	r5, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048ece:	011c      	lsls	r4, r3, #4
 8048ed0:	18e2      	adds	r2, r4, r3
 8048ed2:	440a      	add	r2, r1
 8048ed4:	f892 222c 	ldrb.w	r2, [r2, #556]	; 0x22c
 8048ed8:	4282      	cmp	r2, r0
 8048eda:	d12f      	bne.n	8048f3c <SecureElementSetKey.part.2+0x78>
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8048edc:	f080 0080 	eor.w	r0, r0, #128	; 0x80
 8048ee0:	2809      	cmp	r0, #9
 8048ee2:	bf9e      	ittt	ls
 8048ee4:	f240 2149 	movwls	r1, #585	; 0x249
 8048ee8:	40c1      	lsrls	r1, r0
 8048eea:	43c9      	mvnls	r1, r1
 8048eec:	441c      	add	r4, r3
 8048eee:	f204 242d 	addw	r4, r4, #557	; 0x22d
 8048ef2:	bf94      	ite	ls
 8048ef4:	f001 0101 	andls.w	r1, r1, #1
 8048ef8:	2101      	movhi	r1, #1
 8048efa:	442c      	add	r4, r5
                uint8_t decryptedKey[16] = { 0 };
 8048efc:	2210      	movs	r2, #16
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8048efe:	b9a1      	cbnz	r1, 8048f2a <SecureElementSetKey.part.2+0x66>
                uint8_t decryptedKey[16] = { 0 };
 8048f00:	4668      	mov	r0, sp
 8048f02:	f008 f836 	bl	8050f72 <memset>
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 8048f06:	466b      	mov	r3, sp
 8048f08:	227f      	movs	r2, #127	; 0x7f
 8048f0a:	2110      	movs	r1, #16
 8048f0c:	4630      	mov	r0, r6
 8048f0e:	f7ff ffa5 	bl	8048e5c <SecureElementAesEncrypt>
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 8048f12:	2210      	movs	r2, #16
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 8048f14:	4606      	mov	r6, r0
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 8048f16:	4669      	mov	r1, sp
 8048f18:	4620      	mov	r0, r4
 8048f1a:	f005 fd00 	bl	804e91e <memcpy1>
                SeNvmCtxChanged( );
 8048f1e:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 8048f22:	4798      	blx	r3
}
 8048f24:	4630      	mov	r0, r6
 8048f26:	b004      	add	sp, #16
 8048f28:	bd70      	pop	{r4, r5, r6, pc}
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, key, KEY_SIZE );
 8048f2a:	4631      	mov	r1, r6
 8048f2c:	4620      	mov	r0, r4
 8048f2e:	f005 fcf6 	bl	804e91e <memcpy1>
                SeNvmCtxChanged( );
 8048f32:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 8048f36:	4798      	blx	r3
                return SECURE_ELEMENT_SUCCESS;
 8048f38:	2600      	movs	r6, #0
 8048f3a:	e7f3      	b.n	8048f24 <SecureElementSetKey.part.2+0x60>
 8048f3c:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8048f3e:	2b18      	cmp	r3, #24
 8048f40:	d1c5      	bne.n	8048ece <SecureElementSetKey.part.2+0xa>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048f42:	2603      	movs	r6, #3
 8048f44:	e7ee      	b.n	8048f24 <SecureElementSetKey.part.2+0x60>
 8048f46:	bf00      	nop
 8048f48:	200025fc 	.word	0x200025fc

08048f4c <SecureElementSetKey>:
    if( key == NULL )
 8048f4c:	b109      	cbz	r1, 8048f52 <SecureElementSetKey+0x6>
 8048f4e:	f7ff bfb9 	b.w	8048ec4 <SecureElementSetKey.part.2>
}
 8048f52:	2002      	movs	r0, #2
 8048f54:	4770      	bx	lr

08048f56 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( Version_t version, uint8_t* input, KeyIdentifier_t rootKeyID, KeyIdentifier_t targetKeyID )
{
 8048f56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8048f58:	4607      	mov	r7, r0
 8048f5a:	b085      	sub	sp, #20
 8048f5c:	4614      	mov	r4, r2
 8048f5e:	461d      	mov	r5, r3
    if( input == NULL )
 8048f60:	460e      	mov	r6, r1
 8048f62:	b1d9      	cbz	r1, 8048f9c <SecureElementDeriveAndStoreKey+0x46>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint8_t key[16] = { 0 };
 8048f64:	2210      	movs	r2, #16
 8048f66:	2100      	movs	r1, #0
 8048f68:	4668      	mov	r0, sp
 8048f6a:	f008 f802 	bl	8050f72 <memset>

    // In case of MC_KE_KEY, prevent other keys than NwkKey or AppKey for LoRaWAN 1.1 or later
    if( targetKeyID == MC_KE_KEY )
 8048f6e:	2d7f      	cmp	r5, #127	; 0x7f
 8048f70:	d107      	bne.n	8048f82 <SecureElementDeriveAndStoreKey+0x2c>
    {
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 8048f72:	b924      	cbnz	r4, 8048f7e <SecureElementDeriveAndStoreKey+0x28>
 8048f74:	f417 0f7f 	tst.w	r7, #16711680	; 0xff0000
 8048f78:	d103      	bne.n	8048f82 <SecureElementDeriveAndStoreKey+0x2c>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048f7a:	2003      	movs	r0, #3
 8048f7c:	e00c      	b.n	8048f98 <SecureElementDeriveAndStoreKey+0x42>
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 8048f7e:	2c02      	cmp	r4, #2
 8048f80:	d0fb      	beq.n	8048f7a <SecureElementDeriveAndStoreKey+0x24>
        }
    }

    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 8048f82:	466b      	mov	r3, sp
 8048f84:	4622      	mov	r2, r4
 8048f86:	2110      	movs	r1, #16
 8048f88:	4630      	mov	r0, r6
 8048f8a:	f7ff ff67 	bl	8048e5c <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8048f8e:	b918      	cbnz	r0, 8048f98 <SecureElementDeriveAndStoreKey+0x42>
 8048f90:	4669      	mov	r1, sp
 8048f92:	4628      	mov	r0, r5
 8048f94:	f7ff ff96 	bl	8048ec4 <SecureElementSetKey.part.2>
    {
        return retval;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8048f98:	b005      	add	sp, #20
 8048f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048f9c:	2002      	movs	r0, #2
 8048f9e:	e7fb      	b.n	8048f98 <SecureElementDeriveAndStoreKey+0x42>

08048fa0 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 8048fa0:	b510      	push	{r4, lr}
    if( randomNum == NULL )
 8048fa2:	4604      	mov	r4, r0
 8048fa4:	b128      	cbz	r0, 8048fb2 <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random( );
 8048fa6:	4b04      	ldr	r3, [pc, #16]	; (8048fb8 <SecureElementRandomNumber+0x18>)
 8048fa8:	69db      	ldr	r3, [r3, #28]
 8048faa:	4798      	blx	r3
 8048fac:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 8048fae:	2000      	movs	r0, #0
}
 8048fb0:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048fb2:	2002      	movs	r0, #2
 8048fb4:	e7fc      	b.n	8048fb0 <SecureElementRandomNumber+0x10>
 8048fb6:	bf00      	nop
 8048fb8:	08054168 	.word	0x08054168

08048fbc <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 8048fbc:	b510      	push	{r4, lr}
    if( devEui == NULL )
 8048fbe:	4601      	mov	r1, r0
 8048fc0:	b148      	cbz	r0, 8048fd6 <SecureElementSetDevEui+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvmCtx.DevEui, devEui, SE_EUI_SIZE );
 8048fc2:	4c06      	ldr	r4, [pc, #24]	; (8048fdc <SecureElementSetDevEui+0x20>)
 8048fc4:	2210      	movs	r2, #16
 8048fc6:	4620      	mov	r0, r4
 8048fc8:	f005 fca9 	bl	804e91e <memcpy1>
    SeNvmCtxChanged( );
 8048fcc:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8048fd0:	4798      	blx	r3
    return SECURE_ELEMENT_SUCCESS;
 8048fd2:	2000      	movs	r0, #0
}
 8048fd4:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048fd6:	2002      	movs	r0, #2
 8048fd8:	e7fc      	b.n	8048fd4 <SecureElementSetDevEui+0x18>
 8048fda:	bf00      	nop
 8048fdc:	200025fc 	.word	0x200025fc

08048fe0 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
    return SeNvmCtx.DevEui;
}
 8048fe0:	4800      	ldr	r0, [pc, #0]	; (8048fe4 <SecureElementGetDevEui+0x4>)
 8048fe2:	4770      	bx	lr
 8048fe4:	200025fc 	.word	0x200025fc

08048fe8 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 8048fe8:	b510      	push	{r4, lr}
    if( joinEui == NULL )
 8048fea:	4601      	mov	r1, r0
 8048fec:	b148      	cbz	r0, 8049002 <SecureElementSetJoinEui+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE );
 8048fee:	4c06      	ldr	r4, [pc, #24]	; (8049008 <SecureElementSetJoinEui+0x20>)
 8048ff0:	2210      	movs	r2, #16
 8048ff2:	18a0      	adds	r0, r4, r2
 8048ff4:	f005 fc93 	bl	804e91e <memcpy1>
    SeNvmCtxChanged( );
 8048ff8:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8048ffc:	4798      	blx	r3
    return SECURE_ELEMENT_SUCCESS;
 8048ffe:	2000      	movs	r0, #0
}
 8049000:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8049002:	2002      	movs	r0, #2
 8049004:	e7fc      	b.n	8049000 <SecureElementSetJoinEui+0x18>
 8049006:	bf00      	nop
 8049008:	200025fc 	.word	0x200025fc

0804900c <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
    return SeNvmCtx.JoinEui;
}
 804900c:	4800      	ldr	r0, [pc, #0]	; (8049010 <SecureElementGetJoinEui+0x4>)
 804900e:	4770      	bx	lr
 8049010:	2000260c 	.word	0x2000260c

08049014 <OnRadioRxError>:
#endif
}

static void OnRadioRxError( void )
{
    LoRaMacRadioEvents.Events.RxError = 1;
 8049014:	4b05      	ldr	r3, [pc, #20]	; (804902c <OnRadioRxError+0x18>)
 8049016:	781a      	ldrb	r2, [r3, #0]
 8049018:	f042 0202 	orr.w	r2, r2, #2
 804901c:	701a      	strb	r2, [r3, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 804901e:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8049022:	b113      	cbz	r3, 804902a <OnRadioRxError+0x16>
 8049024:	68db      	ldr	r3, [r3, #12]
 8049026:	b103      	cbz	r3, 804902a <OnRadioRxError+0x16>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8049028:	4718      	bx	r3
    }
}
 804902a:	4770      	bx	lr
 804902c:	200029c4 	.word	0x200029c4

08049030 <UpdateRxSlotIdleState>:
#endif
}

static void UpdateRxSlotIdleState( void )
{
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8049030:	4b05      	ldr	r3, [pc, #20]	; (8049048 <UpdateRxSlotIdleState+0x18>)
 8049032:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8049036:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 804903a:	2a02      	cmp	r2, #2
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 804903c:	bf18      	it	ne
 804903e:	2206      	movne	r2, #6
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8049040:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
    }
}
 8049044:	4770      	bx	lr
 8049046:	bf00      	nop
 8049048:	200029c4 	.word	0x200029c4

0804904c <StopRetransmission>:
    return false;
}

static bool StopRetransmission( void )
{
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 804904c:	4b10      	ldr	r3, [pc, #64]	; (8049090 <StopRetransmission+0x44>)
 804904e:	f893 2485 	ldrb.w	r2, [r3, #1157]	; 0x485
 8049052:	0792      	lsls	r2, r2, #30
 8049054:	d503      	bpl.n	804905e <StopRetransmission+0x12>
 8049056:	f893 2431 	ldrb.w	r2, [r3, #1073]	; 0x431
 804905a:	2a01      	cmp	r2, #1
 804905c:	d909      	bls.n	8049072 <StopRetransmission+0x26>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 804905e:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8049062:	f892 10f2 	ldrb.w	r1, [r2, #242]	; 0xf2
 8049066:	b121      	cbz	r1, 8049072 <StopRetransmission+0x26>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8049068:	f8d2 10f4 	ldr.w	r1, [r2, #244]	; 0xf4
 804906c:	3101      	adds	r1, #1
 804906e:	f8c2 10f4 	str.w	r1, [r2, #244]	; 0xf4
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8049072:	2200      	movs	r2, #0
 8049074:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NodeAckRequested = false;
 8049078:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.AckTimeoutRetry = false;
 804907c:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8049080:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 8049084:	f022 0202 	bic.w	r2, r2, #2
 8049088:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344

    return true;
}
 804908c:	2001      	movs	r0, #1
 804908e:	4770      	bx	lr
 8049090:	200029c4 	.word	0x200029c4

08049094 <CallNvmCtxCallback>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 8049094:	4b03      	ldr	r3, [pc, #12]	; (80490a4 <CallNvmCtxCallback+0x10>)
 8049096:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 804909a:	b113      	cbz	r3, 80490a2 <CallNvmCtxCallback+0xe>
 804909c:	689b      	ldr	r3, [r3, #8]
 804909e:	b103      	cbz	r3, 80490a2 <CallNvmCtxCallback+0xe>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 80490a0:	4718      	bx	r3
    }
}
 80490a2:	4770      	bx	lr
 80490a4:	200029c4 	.word	0x200029c4

080490a8 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 80490a8:	2000      	movs	r0, #0
 80490aa:	f7ff bff3 	b.w	8049094 <CallNvmCtxCallback>

080490ae <EventRegionNvmCtxChanged>:
}

static void EventRegionNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 80490ae:	2001      	movs	r0, #1
 80490b0:	f7ff bff0 	b.w	8049094 <CallNvmCtxCallback>

080490b4 <EventCryptoNvmCtxChanged>:
}

static void EventCryptoNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 80490b4:	2002      	movs	r0, #2
 80490b6:	f7ff bfed 	b.w	8049094 <CallNvmCtxCallback>

080490ba <EventSecureElementNvmCtxChanged>:
}

static void EventSecureElementNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 80490ba:	2003      	movs	r0, #3
 80490bc:	f7ff bfea 	b.w	8049094 <CallNvmCtxCallback>

080490c0 <EventCommandsNvmCtxChanged>:
}

static void EventCommandsNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 80490c0:	2004      	movs	r0, #4
 80490c2:	f7ff bfe7 	b.w	8049094 <CallNvmCtxCallback>

080490c6 <EventClassBNvmCtxChanged>:
}

static void EventClassBNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 80490c6:	2005      	movs	r0, #5
 80490c8:	f7ff bfe4 	b.w	8049094 <CallNvmCtxCallback>

080490cc <EventConfirmQueueNvmCtxChanged>:
}

static void EventConfirmQueueNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 80490cc:	2006      	movs	r0, #6
 80490ce:	f7ff bfe1 	b.w	8049094 <CallNvmCtxCallback>
	...

080490d4 <GetMaxAppPayloadWithoutFOptsLength>:
{
 80490d4:	b507      	push	{r0, r1, r2, lr}
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80490d6:	4b0d      	ldr	r3, [pc, #52]	; (804910c <GetMaxAppPayloadWithoutFOptsLength+0x38>)
    getPhy.Datarate = datarate;
 80490d8:	f88d 0001 	strb.w	r0, [sp, #1]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80490dc:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 80490e0:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 80490e4:	f88d 2002 	strb.w	r2, [sp, #2]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80490e8:	220d      	movs	r2, #13
 80490ea:	f88d 2000 	strb.w	r2, [sp]
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 80490ee:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 80490f2:	b112      	cbz	r2, 80490fa <GetMaxAppPayloadWithoutFOptsLength+0x26>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80490f4:	220e      	movs	r2, #14
 80490f6:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80490fa:	4669      	mov	r1, sp
 80490fc:	7818      	ldrb	r0, [r3, #0]
 80490fe:	f003 fd26 	bl	804cb4e <RegionGetPhyParam>
}
 8049102:	b2c0      	uxtb	r0, r0
 8049104:	b003      	add	sp, #12
 8049106:	f85d fb04 	ldr.w	pc, [sp], #4
 804910a:	bf00      	nop
 804910c:	200029c4 	.word	0x200029c4

08049110 <OnAckTimeoutTimerEvent>:
{
 8049110:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 8049112:	4c10      	ldr	r4, [pc, #64]	; (8049154 <OnAckTimeoutTimerEvent+0x44>)
 8049114:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 8049118:	f005 fb12 	bl	804e740 <TimerStop>
    if( MacCtx.NodeAckRequested == true )
 804911c:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8049120:	4623      	mov	r3, r4
 8049122:	b112      	cbz	r2, 804912a <OnAckTimeoutTimerEvent+0x1a>
        MacCtx.AckTimeoutRetry = true;
 8049124:	2201      	movs	r2, #1
 8049126:	f884 2417 	strb.w	r2, [r4, #1047]	; 0x417
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804912a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 804912e:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 8049132:	2a02      	cmp	r2, #2
        MacCtx.MacFlags.Bits.MacDone = 1;
 8049134:	bf02      	ittt	eq
 8049136:	f893 2485 	ldrbeq.w	r2, [r3, #1157]	; 0x485
 804913a:	f042 0220 	orreq.w	r2, r2, #32
 804913e:	f883 2485 	strbeq.w	r2, [r3, #1157]	; 0x485
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8049142:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8049146:	b123      	cbz	r3, 8049152 <OnAckTimeoutTimerEvent+0x42>
 8049148:	68db      	ldr	r3, [r3, #12]
 804914a:	b113      	cbz	r3, 8049152 <OnAckTimeoutTimerEvent+0x42>
}
 804914c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        MacCtx.MacCallbacks->MacProcessNotify( );
 8049150:	4718      	bx	r3
}
 8049152:	bd10      	pop	{r4, pc}
 8049154:	200029c4 	.word	0x200029c4

08049158 <PrepareRxDoneAbort>:
{
 8049158:	b510      	push	{r4, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 804915a:	4c0d      	ldr	r4, [pc, #52]	; (8049190 <PrepareRxDoneAbort+0x38>)
	PRINTF("AbortRX\r\n");
 804915c:	480d      	ldr	r0, [pc, #52]	; (8049194 <PrepareRxDoneAbort+0x3c>)
 804915e:	f005 fb79 	bl	804e854 <TraceSend>
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8049162:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 8049166:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 804916a:	f8c4 2344 	str.w	r2, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == true )
 804916e:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8049172:	b112      	cbz	r2, 804917a <PrepareRxDoneAbort+0x22>
        OnAckTimeoutTimerEvent( NULL );
 8049174:	2000      	movs	r0, #0
 8049176:	f7ff ffcb 	bl	8049110 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 804917a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    MacCtx.MacFlags.Bits.MacDone = 1;
 804917e:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 8049182:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
}
 8049186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UpdateRxSlotIdleState( );
 804918a:	f7ff bf51 	b.w	8049030 <UpdateRxSlotIdleState>
 804918e:	bf00      	nop
 8049190:	200029c4 	.word	0x200029c4
 8049194:	080546e6 	.word	0x080546e6

08049198 <HandleRadioRxErrorTimeout>:
{
 8049198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804919c:	4c2a      	ldr	r4, [pc, #168]	; (8049248 <HandleRadioRxErrorTimeout+0xb0>)
 804919e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80491a2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80491a6:	2b02      	cmp	r3, #2
{
 80491a8:	4607      	mov	r7, r0
 80491aa:	460e      	mov	r6, r1
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80491ac:	d002      	beq.n	80491b4 <HandleRadioRxErrorTimeout+0x1c>
        Radio.Sleep( );
 80491ae:	4b27      	ldr	r3, [pc, #156]	; (804924c <HandleRadioRxErrorTimeout+0xb4>)
 80491b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80491b2:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80491b4:	f002 fd3e 	bl	804bc34 <LoRaMacClassBIsBeaconExpected>
 80491b8:	4605      	mov	r5, r0
 80491ba:	b128      	cbz	r0, 80491c8 <HandleRadioRxErrorTimeout+0x30>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 80491bc:	2002      	movs	r0, #2
 80491be:	f002 fd2f 	bl	804bc20 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 80491c2:	2000      	movs	r0, #0
 80491c4:	f002 fd31 	bl	804bc2a <LoRaMacClassBBeaconTimerEvent>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80491c8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80491cc:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80491d0:	2b01      	cmp	r3, #1
 80491d2:	d117      	bne.n	8049204 <HandleRadioRxErrorTimeout+0x6c>
        if( LoRaMacClassBIsPingExpected( ) == true )
 80491d4:	f002 fd30 	bl	804bc38 <LoRaMacClassBIsPingExpected>
 80491d8:	4680      	mov	r8, r0
 80491da:	b130      	cbz	r0, 80491ea <HandleRadioRxErrorTimeout+0x52>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80491dc:	2000      	movs	r0, #0
 80491de:	f002 fd20 	bl	804bc22 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80491e2:	2000      	movs	r0, #0
 80491e4:	f002 fd22 	bl	804bc2c <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 80491e8:	4645      	mov	r5, r8
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 80491ea:	f002 fd27 	bl	804bc3c <LoRaMacClassBIsMulticastExpected>
 80491ee:	b148      	cbz	r0, 8049204 <HandleRadioRxErrorTimeout+0x6c>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80491f0:	2000      	movs	r0, #0
 80491f2:	f002 fd17 	bl	804bc24 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80491f6:	2000      	movs	r0, #0
 80491f8:	f002 fd19 	bl	804bc2e <LoRaMacClassBMulticastSlotTimerEvent>
}
 80491fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    UpdateRxSlotIdleState( );
 8049200:	f7ff bf16 	b.w	8049030 <UpdateRxSlotIdleState>
    if( classBRx == false )
 8049204:	2d00      	cmp	r5, #0
 8049206:	d1f9      	bne.n	80491fc <HandleRadioRxErrorTimeout+0x64>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8049208:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 804920c:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049210:	b932      	cbnz	r2, 8049220 <HandleRadioRxErrorTimeout+0x88>
            if( MacCtx.NodeAckRequested == true )
 8049212:	b10b      	cbz	r3, 8049218 <HandleRadioRxErrorTimeout+0x80>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8049214:	f884 7441 	strb.w	r7, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8049218:	4638      	mov	r0, r7
 804921a:	f002 fecf 	bl	804bfbc <LoRaMacConfirmQueueSetStatusCmn>
 804921e:	e7ed      	b.n	80491fc <HandleRadioRxErrorTimeout+0x64>
            if( MacCtx.NodeAckRequested == true )
 8049220:	b10b      	cbz	r3, 8049226 <HandleRadioRxErrorTimeout+0x8e>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8049222:	f884 6441 	strb.w	r6, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8049226:	4630      	mov	r0, r6
 8049228:	f002 fec8 	bl	804bfbc <LoRaMacConfirmQueueSetStatusCmn>
            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804922c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049230:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049234:	2b02      	cmp	r3, #2
                MacCtx.MacFlags.Bits.MacDone = 1;
 8049236:	bf1e      	ittt	ne
 8049238:	f894 3485 	ldrbne.w	r3, [r4, #1157]	; 0x485
 804923c:	f043 0320 	orrne.w	r3, r3, #32
 8049240:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
 8049244:	e7da      	b.n	80491fc <HandleRadioRxErrorTimeout+0x64>
 8049246:	bf00      	nop
 8049248:	200029c4 	.word	0x200029c4
 804924c:	08054168 	.word	0x08054168

08049250 <ResetMacParameters>:
{
 8049250:	b573      	push	{r0, r1, r4, r5, r6, lr}
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 8049252:	4c30      	ldr	r4, [pc, #192]	; (8049314 <ResetMacParameters+0xc4>)
 8049254:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049258:	2500      	movs	r5, #0
    MacCtx.AckTimeoutRetries = 1;
 804925a:	2601      	movs	r6, #1
    MacCtx.ChannelsNbTransCounter = 0;
 804925c:	f44f 7280 	mov.w	r2, #256	; 0x100
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 8049260:	f883 51d4 	strb.w	r5, [r3, #468]	; 0x1d4
    MacCtx.NvmCtx->AdrAckCounter = 0;
 8049264:	f8c3 50f4 	str.w	r5, [r3, #244]	; 0xf4
    MacCtx.ChannelsNbTransCounter = 0;
 8049268:	f8a4 2414 	strh.w	r2, [r4, #1044]	; 0x414
    MacCtx.AckTimeoutRetries = 1;
 804926c:	f884 6416 	strb.w	r6, [r4, #1046]	; 0x416
    MacCtx.AckTimeoutRetry = false;
 8049270:	f884 5417 	strb.w	r5, [r4, #1047]	; 0x417
    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8049274:	791a      	ldrb	r2, [r3, #4]
 8049276:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804927a:	795a      	ldrb	r2, [r3, #5]
 804927c:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 8049280:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
    MacCtx.NvmCtx->MaxDCycle = 0;
 8049284:	f883 513c 	strb.w	r5, [r3, #316]	; 0x13c
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 8049288:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 804928c:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8049290:	c903      	ldmia	r1, {r0, r1}
 8049292:	f503 728e 	add.w	r2, r3, #284	; 0x11c
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 8049296:	f8a3 61c2 	strh.w	r6, [r3, #450]	; 0x1c2
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 804929a:	e882 0003 	stmia.w	r2, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804929e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80492a2:	c903      	ldmia	r1, {r0, r1}
 80492a4:	f503 7292 	add.w	r2, r3, #292	; 0x124
 80492a8:	e882 0003 	stmia.w	r2, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 80492ac:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80492b0:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 80492b4:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80492b8:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
    params.NvmCtx = NULL;
 80492bc:	a902      	add	r1, sp, #8
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 80492be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80492c0:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 80492c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80492c6:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    MacCtx.NodeAckRequested = false;
 80492ca:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
    MacCtx.NvmCtx->SrvAckRequested = false;
 80492ce:	f883 51c0 	strb.w	r5, [r3, #448]	; 0x1c0
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80492d2:	7818      	ldrb	r0, [r3, #0]
    params.NvmCtx = NULL;
 80492d4:	f841 5d08 	str.w	r5, [r1, #-8]!
    params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 80492d8:	f88d 6004 	strb.w	r6, [sp, #4]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80492dc:	f003 fc47 	bl	804cb6e <RegionInitDefaults>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 80492e0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    MacCtx.Channel = 0;
 80492e4:	f884 5419 	strb.w	r5, [r4, #1049]	; 0x419
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 80492e8:	f883 513e 	strb.w	r5, [r3, #318]	; 0x13e
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80492ec:	f884 53d0 	strb.w	r5, [r4, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 80492f0:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80492f4:	f8c4 23d4 	str.w	r2, [r4, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80492f8:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 80492fc:	f884 23e0 	strb.w	r2, [r4, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8049300:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8049304:	f884 33e1 	strb.w	r3, [r4, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8049308:	f884 53e2 	strb.w	r5, [r4, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 804930c:	f884 63e3 	strb.w	r6, [r4, #995]	; 0x3e3
}
 8049310:	b002      	add	sp, #8
 8049312:	bd70      	pop	{r4, r5, r6, pc}
 8049314:	200029c4 	.word	0x200029c4

08049318 <OpenContinuousRxCWindow>:
{
 8049318:	b510      	push	{r4, lr}
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 804931a:	4c0d      	ldr	r4, [pc, #52]	; (8049350 <OpenContinuousRxCWindow+0x38>)
 804931c:	2302      	movs	r3, #2
 804931e:	f884 33f7 	strb.w	r3, [r4, #1015]	; 0x3f7
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8049322:	2301      	movs	r3, #1
 8049324:	f884 33f6 	strb.w	r3, [r4, #1014]	; 0x3f6
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8049328:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804932c:	f204 4224 	addw	r2, r4, #1060	; 0x424
 8049330:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 8049334:	7818      	ldrb	r0, [r3, #0]
 8049336:	f003 fc4c 	bl	804cbd2 <RegionRxConfig>
 804933a:	b138      	cbz	r0, 804934c <OpenContinuousRxCWindow+0x34>
        Radio.Rx( 0 ); // Continuous mode
 804933c:	4b05      	ldr	r3, [pc, #20]	; (8049354 <OpenContinuousRxCWindow+0x3c>)
 804933e:	2000      	movs	r0, #0
 8049340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8049342:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8049344:	f894 33f7 	ldrb.w	r3, [r4, #1015]	; 0x3f7
 8049348:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 804934c:	bd10      	pop	{r4, pc}
 804934e:	bf00      	nop
 8049350:	200029c4 	.word	0x200029c4
 8049354:	08054168 	.word	0x08054168

08049358 <OnRadioRxTimeout>:
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8049358:	4b0d      	ldr	r3, [pc, #52]	; (8049390 <OnRadioRxTimeout+0x38>)
{
 804935a:	b507      	push	{r0, r1, r2, lr}
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 804935c:	781a      	ldrb	r2, [r3, #0]
 804935e:	f042 0201 	orr.w	r2, r2, #1
 8049362:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8049364:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8049368:	b113      	cbz	r3, 8049370 <OnRadioRxTimeout+0x18>
 804936a:	68db      	ldr	r3, [r3, #12]
 804936c:	b103      	cbz	r3, 8049370 <OnRadioRxTimeout+0x18>
        MacCtx.MacCallbacks->MacProcessNotify( );
 804936e:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY rxTimeOut\n\r" );
 8049370:	4668      	mov	r0, sp
 8049372:	f005 f934 	bl	804e5de <SysTimeGetMcuTime>
 8049376:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 804937a:	9900      	ldr	r1, [sp, #0]
 804937c:	4805      	ldr	r0, [pc, #20]	; (8049394 <OnRadioRxTimeout+0x3c>)
 804937e:	f005 fa69 	bl	804e854 <TraceSend>
 8049382:	4805      	ldr	r0, [pc, #20]	; (8049398 <OnRadioRxTimeout+0x40>)
}
 8049384:	b003      	add	sp, #12
 8049386:	f85d eb04 	ldr.w	lr, [sp], #4
    PRINTNOW(); PRINTF("PHY rxTimeOut\n\r" );
 804938a:	f005 ba63 	b.w	804e854 <TraceSend>
 804938e:	bf00      	nop
 8049390:	200029c4 	.word	0x200029c4
 8049394:	080546f0 	.word	0x080546f0
 8049398:	080546fb 	.word	0x080546fb

0804939c <OnRadioTxTimeout>:
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 804939c:	4b0d      	ldr	r3, [pc, #52]	; (80493d4 <OnRadioTxTimeout+0x38>)
{
 804939e:	b507      	push	{r0, r1, r2, lr}
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 80493a0:	781a      	ldrb	r2, [r3, #0]
 80493a2:	f042 0204 	orr.w	r2, r2, #4
 80493a6:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80493a8:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 80493ac:	b113      	cbz	r3, 80493b4 <OnRadioTxTimeout+0x18>
 80493ae:	68db      	ldr	r3, [r3, #12]
 80493b0:	b103      	cbz	r3, 80493b4 <OnRadioTxTimeout+0x18>
        MacCtx.MacCallbacks->MacProcessNotify( );
 80493b2:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY txTimeOut\n\r" );
 80493b4:	4668      	mov	r0, sp
 80493b6:	f005 f912 	bl	804e5de <SysTimeGetMcuTime>
 80493ba:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 80493be:	9900      	ldr	r1, [sp, #0]
 80493c0:	4805      	ldr	r0, [pc, #20]	; (80493d8 <OnRadioTxTimeout+0x3c>)
 80493c2:	f005 fa47 	bl	804e854 <TraceSend>
 80493c6:	4805      	ldr	r0, [pc, #20]	; (80493dc <OnRadioTxTimeout+0x40>)
}
 80493c8:	b003      	add	sp, #12
 80493ca:	f85d eb04 	ldr.w	lr, [sp], #4
    PRINTNOW(); PRINTF("PHY txTimeOut\n\r" );
 80493ce:	f005 ba41 	b.w	804e854 <TraceSend>
 80493d2:	bf00      	nop
 80493d4:	200029c4 	.word	0x200029c4
 80493d8:	080546f0 	.word	0x080546f0
 80493dc:	0805470b 	.word	0x0805470b

080493e0 <OnRadioRxDone>:
{
 80493e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80493e4:	4616      	mov	r6, r2
 80493e6:	461d      	mov	r5, r3
 80493e8:	4680      	mov	r8, r0
 80493ea:	460f      	mov	r7, r1
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 80493ec:	f005 f9e1 	bl	804e7b2 <TimerGetCurrentTime>
    LoRaMacRadioEvents.Events.RxDone = 1;
 80493f0:	4b0f      	ldr	r3, [pc, #60]	; (8049430 <OnRadioRxDone+0x50>)
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 80493f2:	4c10      	ldr	r4, [pc, #64]	; (8049434 <OnRadioRxDone+0x54>)
    LoRaMacRadioEvents.Events.RxDone = 1;
 80493f4:	781a      	ldrb	r2, [r3, #0]
    RxDoneParams.Size = size;
 80493f6:	8127      	strh	r7, [r4, #8]
    LoRaMacRadioEvents.Events.RxDone = 1;
 80493f8:	f042 0208 	orr.w	r2, r2, #8
 80493fc:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80493fe:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
    RxDoneParams.Rssi = rssi;
 8049402:	8166      	strh	r6, [r4, #10]
    RxDoneParams.Payload = payload;
 8049404:	e9c4 0800 	strd	r0, r8, [r4]
    RxDoneParams.Snr = snr;
 8049408:	7325      	strb	r5, [r4, #12]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 804940a:	b113      	cbz	r3, 8049412 <OnRadioRxDone+0x32>
 804940c:	68db      	ldr	r3, [r3, #12]
 804940e:	b103      	cbz	r3, 8049412 <OnRadioRxDone+0x32>
        MacCtx.MacCallbacks->MacProcessNotify( );
 8049410:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY rxDone\n\r" );
 8049412:	4668      	mov	r0, sp
 8049414:	f005 f8e3 	bl	804e5de <SysTimeGetMcuTime>
 8049418:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 804941c:	9900      	ldr	r1, [sp, #0]
 804941e:	4806      	ldr	r0, [pc, #24]	; (8049438 <OnRadioRxDone+0x58>)
 8049420:	f005 fa18 	bl	804e854 <TraceSend>
 8049424:	4805      	ldr	r0, [pc, #20]	; (804943c <OnRadioRxDone+0x5c>)
}
 8049426:	b002      	add	sp, #8
 8049428:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    PRINTNOW(); PRINTF("PHY rxDone\n\r" );
 804942c:	f005 ba12 	b.w	804e854 <TraceSend>
 8049430:	200029c4 	.word	0x200029c4
 8049434:	20006010 	.word	0x20006010
 8049438:	080546f0 	.word	0x080546f0
 804943c:	0805471b 	.word	0x0805471b

08049440 <OnRadioTxDone>:
{
 8049440:	b530      	push	{r4, r5, lr}
 8049442:	b085      	sub	sp, #20
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8049444:	f005 f9b5 	bl	804e7b2 <TimerGetCurrentTime>
 8049448:	4b12      	ldr	r3, [pc, #72]	; (8049494 <OnRadioTxDone+0x54>)
    MacCtx.LastTxSysTime = SysTimeGet( );
 804944a:	4c13      	ldr	r4, [pc, #76]	; (8049498 <OnRadioTxDone+0x58>)
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 804944c:	6018      	str	r0, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 804944e:	466d      	mov	r5, sp
 8049450:	4628      	mov	r0, r5
 8049452:	f005 f8a0 	bl	804e596 <SysTimeGet>
 8049456:	e895 0003 	ldmia.w	r5, {r0, r1}
 804945a:	f504 734f 	add.w	r3, r4, #828	; 0x33c
 804945e:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacRadioEvents.Events.TxDone = 1;
 8049462:	7823      	ldrb	r3, [r4, #0]
 8049464:	f043 0310 	orr.w	r3, r3, #16
 8049468:	7023      	strb	r3, [r4, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 804946a:	f8d4 334c 	ldr.w	r3, [r4, #844]	; 0x34c
 804946e:	b113      	cbz	r3, 8049476 <OnRadioTxDone+0x36>
 8049470:	68db      	ldr	r3, [r3, #12]
 8049472:	b103      	cbz	r3, 8049476 <OnRadioTxDone+0x36>
        MacCtx.MacCallbacks->MacProcessNotify( );
 8049474:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY txDone\n\r" );
 8049476:	a802      	add	r0, sp, #8
 8049478:	f005 f8b1 	bl	804e5de <SysTimeGetMcuTime>
 804947c:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 8049480:	9902      	ldr	r1, [sp, #8]
 8049482:	4806      	ldr	r0, [pc, #24]	; (804949c <OnRadioTxDone+0x5c>)
 8049484:	f005 f9e6 	bl	804e854 <TraceSend>
 8049488:	4805      	ldr	r0, [pc, #20]	; (80494a0 <OnRadioTxDone+0x60>)
}
 804948a:	b005      	add	sp, #20
 804948c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    PRINTNOW(); PRINTF("PHY txDone\n\r" );
 8049490:	f005 b9e0 	b.w	804e854 <TraceSend>
 8049494:	2000600c 	.word	0x2000600c
 8049498:	200029c4 	.word	0x200029c4
 804949c:	080546f0 	.word	0x080546f0
 80494a0:	08054728 	.word	0x08054728

080494a4 <SwitchClass>:
{
 80494a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch( MacCtx.NvmCtx->DeviceClass )
 80494a6:	4e3d      	ldr	r6, [pc, #244]	; (804959c <SwitchClass+0xf8>)
 80494a8:	f8d6 4488 	ldr.w	r4, [r6, #1160]	; 0x488
 80494ac:	f894 30f0 	ldrb.w	r3, [r4, #240]	; 0xf0
 80494b0:	2b01      	cmp	r3, #1
{
 80494b2:	4607      	mov	r7, r0
 80494b4:	4635      	mov	r5, r6
    switch( MacCtx.NvmCtx->DeviceClass )
 80494b6:	d010      	beq.n	80494da <SwitchClass+0x36>
 80494b8:	d303      	bcc.n	80494c2 <SwitchClass+0x1e>
 80494ba:	2b02      	cmp	r3, #2
 80494bc:	d064      	beq.n	8049588 <SwitchClass+0xe4>
 80494be:	2003      	movs	r0, #3
 80494c0:	e05c      	b.n	804957c <SwitchClass+0xd8>
            if( deviceClass == CLASS_A )
 80494c2:	b940      	cbnz	r0, 80494d6 <SwitchClass+0x32>
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 80494c4:	f504 7392 	add.w	r3, r4, #292	; 0x124
 80494c8:	f504 748e 	add.w	r4, r4, #284	; 0x11c
 80494cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80494d0:	e883 0003 	stmia.w	r3, {r0, r1}
 80494d4:	e7f3      	b.n	80494be <SwitchClass+0x1a>
            if( deviceClass == CLASS_B )
 80494d6:	2801      	cmp	r0, #1
 80494d8:	d108      	bne.n	80494ec <SwitchClass+0x48>
            status = LoRaMacClassBSwitchClass( deviceClass );
 80494da:	f002 fbb6 	bl	804bc4a <LoRaMacClassBSwitchClass>
            if( status == LORAMAC_STATUS_OK )
 80494de:	2800      	cmp	r0, #0
 80494e0:	d14c      	bne.n	804957c <SwitchClass+0xd8>
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80494e2:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80494e6:	f883 70f0 	strb.w	r7, [r3, #240]	; 0xf0
 80494ea:	e047      	b.n	804957c <SwitchClass+0xd8>
            if( deviceClass == CLASS_C )
 80494ec:	2802      	cmp	r0, #2
 80494ee:	d1e6      	bne.n	80494be <SwitchClass+0x1a>
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80494f0:	f505 7c74 	add.w	ip, r5, #976	; 0x3d0
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80494f4:	f884 00f0 	strb.w	r0, [r4, #240]	; 0xf0
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80494f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80494fc:	f506 7679 	add.w	r6, r6, #996	; 0x3e4
 8049500:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8049502:	f8dc 3000 	ldr.w	r3, [ip]
 8049506:	f846 3910 	str.w	r3, [r6], #-16
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 804950a:	2128      	movs	r1, #40	; 0x28
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 804950c:	f885 73f7 	strb.w	r7, [r5, #1015]	; 0x3f7
 8049510:	2300      	movs	r3, #0
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8049512:	fb01 4203 	mla	r2, r1, r3, r4
 8049516:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 804951a:	b388      	cbz	r0, 8049580 <SwitchClass+0xdc>
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 804951c:	6e53      	ldr	r3, [r2, #100]	; 0x64
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 804951e:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 8049522:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8049526:	f884 2128 	strb.w	r2, [r4, #296]	; 0x128
                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 804952a:	f895 2419 	ldrb.w	r2, [r5, #1049]	; 0x419
 804952e:	f885 23e4 	strb.w	r2, [r5, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8049532:	f8c5 33e8 	str.w	r3, [r5, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8049536:	f894 312d 	ldrb.w	r3, [r4, #301]	; 0x12d
 804953a:	f885 33f4 	strb.w	r3, [r5, #1012]	; 0x3f4
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 804953e:	f894 313f 	ldrb.w	r3, [r4, #319]	; 0x13f
 8049542:	f885 33f5 	strb.w	r3, [r5, #1013]	; 0x3f5
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8049546:	2303      	movs	r3, #3
 8049548:	f885 33f7 	strb.w	r3, [r5, #1015]	; 0x3f7
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 804954c:	2301      	movs	r3, #1
 804954e:	f885 33f6 	strb.w	r3, [r5, #1014]	; 0x3f6
                Radio.Sleep( );
 8049552:	4b13      	ldr	r3, [pc, #76]	; (80495a0 <SwitchClass+0xfc>)
                MacCtx.NodeAckRequested = false;
 8049554:	2400      	movs	r4, #0
                Radio.Sleep( );
 8049556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                MacCtx.NodeAckRequested = false;
 8049558:	f885 4418 	strb.w	r4, [r5, #1048]	; 0x418
                Radio.Sleep( );
 804955c:	4798      	blx	r3
                RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804955e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 8049562:	7818      	ldrb	r0, [r3, #0]
 8049564:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8049568:	f993 1128 	ldrsb.w	r1, [r3, #296]	; 0x128
 804956c:	9600      	str	r6, [sp, #0]
 804956e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8049572:	f003 fb1f 	bl	804cbb4 <RegionComputeRxWindowParameters>
                OpenContinuousRxCWindow( );
 8049576:	f7ff fecf 	bl	8049318 <OpenContinuousRxCWindow>
                status = LORAMAC_STATUS_OK;
 804957a:	4620      	mov	r0, r4
}
 804957c:	b003      	add	sp, #12
 804957e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8049580:	3301      	adds	r3, #1
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8049582:	2b04      	cmp	r3, #4
 8049584:	d1c5      	bne.n	8049512 <SwitchClass+0x6e>
 8049586:	e7e4      	b.n	8049552 <SwitchClass+0xae>
            if( deviceClass == CLASS_A )
 8049588:	2800      	cmp	r0, #0
 804958a:	d198      	bne.n	80494be <SwitchClass+0x1a>
                Radio.Sleep( );
 804958c:	4b04      	ldr	r3, [pc, #16]	; (80495a0 <SwitchClass+0xfc>)
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 804958e:	f884 00f0 	strb.w	r0, [r4, #240]	; 0xf0
                Radio.Sleep( );
 8049592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8049594:	4798      	blx	r3
                status = LORAMAC_STATUS_OK;
 8049596:	4638      	mov	r0, r7
 8049598:	e7f0      	b.n	804957c <SwitchClass+0xd8>
 804959a:	bf00      	nop
 804959c:	200029c4 	.word	0x200029c4
 80495a0:	08054168 	.word	0x08054168

080495a4 <RxWindowSetup.constprop.6>:
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
 80495a4:	b570      	push	{r4, r5, r6, lr}
    Radio.Standby( );
 80495a6:	4e0d      	ldr	r6, [pc, #52]	; (80495dc <RxWindowSetup.constprop.6+0x38>)
    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80495a8:	4c0d      	ldr	r4, [pc, #52]	; (80495e0 <RxWindowSetup.constprop.6+0x3c>)
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
 80495aa:	460d      	mov	r5, r1
    TimerStop( rxTimer );
 80495ac:	f005 f8c8 	bl	804e740 <TimerStop>
    Radio.Standby( );
 80495b0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80495b2:	4798      	blx	r3
    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80495b4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80495b8:	f204 4224 	addw	r2, r4, #1060	; 0x424
 80495bc:	4629      	mov	r1, r5
 80495be:	7818      	ldrb	r0, [r3, #0]
 80495c0:	f003 fb07 	bl	804cbd2 <RegionRxConfig>
 80495c4:	b140      	cbz	r0, 80495d8 <RxWindowSetup.constprop.6+0x34>
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 80495c6:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 80495ca:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 80495cc:	f8d2 0104 	ldr.w	r0, [r2, #260]	; 0x104
 80495d0:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80495d2:	7ceb      	ldrb	r3, [r5, #19]
 80495d4:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 80495d8:	bd70      	pop	{r4, r5, r6, pc}
 80495da:	bf00      	nop
 80495dc:	08054168 	.word	0x08054168
 80495e0:	200029c4 	.word	0x200029c4

080495e4 <OnRxWindow1TimerEvent>:
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 80495e4:	480e      	ldr	r0, [pc, #56]	; (8049620 <OnRxWindow1TimerEvent+0x3c>)
 80495e6:	f890 3419 	ldrb.w	r3, [r0, #1049]	; 0x419
 80495ea:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 80495ee:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
 80495f2:	f893 2119 	ldrb.w	r2, [r3, #281]	; 0x119
 80495f6:	f880 23bf 	strb.w	r2, [r0, #959]	; 0x3bf
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80495fa:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 80495fe:	f880 23cc 	strb.w	r2, [r0, #972]	; 0x3cc
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8049602:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8049606:	f880 33cd 	strb.w	r3, [r0, #973]	; 0x3cd
    MacCtx.RxWindow1Config.RxContinuous = false;
 804960a:	2300      	movs	r3, #0
 804960c:	f880 33ce 	strb.w	r3, [r0, #974]	; 0x3ce
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8049610:	f880 33cf 	strb.w	r3, [r0, #975]	; 0x3cf
    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8049614:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8049618:	f500 7061 	add.w	r0, r0, #900	; 0x384
 804961c:	f7ff bfc2 	b.w	80495a4 <RxWindowSetup.constprop.6>
 8049620:	200029c4 	.word	0x200029c4

08049624 <OnRxWindow2TimerEvent>:
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8049624:	4811      	ldr	r0, [pc, #68]	; (804966c <OnRxWindow2TimerEvent+0x48>)
 8049626:	f890 3484 	ldrb.w	r3, [r0, #1156]	; 0x484
 804962a:	b1eb      	cbz	r3, 8049668 <OnRxWindow2TimerEvent+0x44>
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 804962c:	f890 3419 	ldrb.w	r3, [r0, #1049]	; 0x419
 8049630:	f880 33d0 	strb.w	r3, [r0, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8049634:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
 8049638:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 804963c:	f8c0 23d4 	str.w	r2, [r0, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8049640:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8049644:	f880 23e0 	strb.w	r2, [r0, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8049648:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 804964c:	f880 33e1 	strb.w	r3, [r0, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8049650:	2300      	movs	r3, #0
 8049652:	f880 33e2 	strb.w	r3, [r0, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8049656:	2301      	movs	r3, #1
 8049658:	f880 33e3 	strb.w	r3, [r0, #995]	; 0x3e3
    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 804965c:	f500 7174 	add.w	r1, r0, #976	; 0x3d0
 8049660:	f500 7067 	add.w	r0, r0, #924	; 0x39c
 8049664:	f7ff bf9e 	b.w	80495a4 <RxWindowSetup.constprop.6>
}
 8049668:	4770      	bx	lr
 804966a:	bf00      	nop
 804966c:	200029c4 	.word	0x200029c4

08049670 <ProcessMacCommands.isra.1.constprop.7>:
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 8049670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049674:	b091      	sub	sp, #68	; 0x44
    uint8_t status = 0;
 8049676:	2700      	movs	r7, #0
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8049678:	4ec4      	ldr	r6, [pc, #784]	; (804998c <ProcessMacCommands.isra.1.constprop.7+0x31c>)
    uint8_t status = 0;
 804967a:	f88d 7015 	strb.w	r7, [sp, #21]
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 804967e:	4605      	mov	r5, r0
 8049680:	468a      	mov	sl, r1
 8049682:	4693      	mov	fp, r2
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8049684:	f8ad 7018 	strh.w	r7, [sp, #24]
 8049688:	46b8      	mov	r8, r7
    while( macIndex < commandsSize )
 804968a:	45d0      	cmp	r8, sl
 804968c:	d302      	bcc.n	8049694 <ProcessMacCommands.isra.1.constprop.7+0x24>
}
 804968e:	b011      	add	sp, #68	; 0x44
 8049690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch( payload[macIndex++] )
 8049694:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049698:	f108 0401 	add.w	r4, r8, #1
 804969c:	3b02      	subs	r3, #2
 804969e:	b2e4      	uxtb	r4, r4
 80496a0:	2b11      	cmp	r3, #17
 80496a2:	d8f4      	bhi.n	804968e <ProcessMacCommands.isra.1.constprop.7+0x1e>
 80496a4:	a201      	add	r2, pc, #4	; (adr r2, 80496ac <ProcessMacCommands.isra.1.constprop.7+0x3c>)
 80496a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80496aa:	bf00      	nop
 80496ac:	080496f5 	.word	0x080496f5
 80496b0:	08049725 	.word	0x08049725
 80496b4:	080497eb 	.word	0x080497eb
 80496b8:	08049817 	.word	0x08049817
 80496bc:	080498b5 	.word	0x080498b5
 80496c0:	080498dd 	.word	0x080498dd
 80496c4:	08049949 	.word	0x08049949
 80496c8:	08049991 	.word	0x08049991
 80496cc:	08049a29 	.word	0x08049a29
 80496d0:	0804968f 	.word	0x0804968f
 80496d4:	0804968f 	.word	0x0804968f
 80496d8:	08049a81 	.word	0x08049a81
 80496dc:	0804968f 	.word	0x0804968f
 80496e0:	0804968f 	.word	0x0804968f
 80496e4:	08049b23 	.word	0x08049b23
 80496e8:	08049b35 	.word	0x08049b35
 80496ec:	08049b79 	.word	0x08049b79
 80496f0:	08049ba3 	.word	0x08049ba3
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80496f4:	2003      	movs	r0, #3
 80496f6:	f002 fc79 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 80496fa:	b188      	cbz	r0, 8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80496fc:	2103      	movs	r1, #3
 80496fe:	2000      	movs	r0, #0
 8049700:	f002 fc28 	bl	804bf54 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8049704:	5d2b      	ldrb	r3, [r5, r4]
 8049706:	f886 345c 	strb.w	r3, [r6, #1116]	; 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 804970a:	f108 0403 	add.w	r4, r8, #3
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 804970e:	f108 0802 	add.w	r8, r8, #2
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8049712:	fa5f f888 	uxtb.w	r8, r8
 8049716:	b2e4      	uxtb	r4, r4
 8049718:	f815 3008 	ldrb.w	r3, [r5, r8]
 804971c:	f886 345d 	strb.w	r3, [r6, #1117]	; 0x45d
                uint8_t eirpDwellTime = payload[macIndex++];
 8049720:	46a0      	mov	r8, r4
 8049722:	e7b2      	b.n	804968a <ProcessMacCommands.isra.1.constprop.7+0x1a>
                int8_t linkAdrDatarate = DR_0;
 8049724:	2300      	movs	r3, #0
 8049726:	f88d 3016 	strb.w	r3, [sp, #22]
                int8_t linkAdrTxPower = TX_POWER_0;
 804972a:	f88d 3017 	strb.w	r3, [sp, #23]
                uint8_t linkAdrNbRep = 0;
 804972e:	f88d 301c 	strb.w	r3, [sp, #28]
                uint8_t linkAdrNbBytesParsed = 0;
 8049732:	f88d 3020 	strb.w	r3, [sp, #32]
                if( adrBlockFound == false )
 8049736:	2f00      	cmp	r7, #0
 8049738:	d14e      	bne.n	80497d8 <ProcessMacCommands.isra.1.constprop.7+0x168>
                    linkAdrReq.Payload = &payload[macIndex - 1];
 804973a:	1e63      	subs	r3, r4, #1
 804973c:	442b      	add	r3, r5
 804973e:	930d      	str	r3, [sp, #52]	; 0x34
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8049740:	f10a 0301 	add.w	r3, sl, #1
 8049744:	1b1c      	subs	r4, r3, r4
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8049746:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 804974a:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804974e:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 8049752:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8049756:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804975a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804975e:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8049762:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8049766:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 804976a:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 804976e:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 8049772:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8049776:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 804977a:	7818      	ldrb	r0, [r3, #0]
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 804977c:	920c      	str	r2, [sp, #48]	; 0x30
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 804977e:	ab08      	add	r3, sp, #32
 8049780:	9301      	str	r3, [sp, #4]
 8049782:	ab07      	add	r3, sp, #28
 8049784:	9300      	str	r3, [sp, #0]
 8049786:	f10d 0216 	add.w	r2, sp, #22
 804978a:	f10d 0317 	add.w	r3, sp, #23
 804978e:	a90c      	add	r1, sp, #48	; 0x30
 8049790:	f003 fa37 	bl	804cc02 <RegionLinkAdrReq>
 8049794:	f88d 0015 	strb.w	r0, [sp, #21]
                    if( ( status & 0x07 ) == 0x07 )
 8049798:	f000 0007 	and.w	r0, r0, #7
 804979c:	2807      	cmp	r0, #7
 804979e:	d10d      	bne.n	80497bc <ProcessMacCommands.isra.1.constprop.7+0x14c>
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 80497a0:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80497a4:	f89d 2016 	ldrb.w	r2, [sp, #22]
 80497a8:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80497ac:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80497b0:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80497b4:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80497b8:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 80497bc:	2700      	movs	r7, #0
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80497be:	f04f 0905 	mov.w	r9, #5
 80497c2:	b2fb      	uxtb	r3, r7
 80497c4:	f89d 4020 	ldrb.w	r4, [sp, #32]
 80497c8:	fbb4 f2f9 	udiv	r2, r4, r9
 80497cc:	4293      	cmp	r3, r2
 80497ce:	f107 0701 	add.w	r7, r7, #1
 80497d2:	d303      	bcc.n	80497dc <ProcessMacCommands.isra.1.constprop.7+0x16c>
                    macIndex += linkAdrNbBytesParsed - 1;
 80497d4:	4444      	add	r4, r8
 80497d6:	b2e4      	uxtb	r4, r4
 80497d8:	2701      	movs	r7, #1
 80497da:	e7a1      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 80497dc:	2201      	movs	r2, #1
 80497de:	f10d 0115 	add.w	r1, sp, #21
 80497e2:	2003      	movs	r0, #3
 80497e4:	f002 fa6e 	bl	804bcc4 <LoRaMacCommandsAddCmd>
 80497e8:	e7eb      	b.n	80497c2 <ProcessMacCommands.isra.1.constprop.7+0x152>
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80497ea:	5d2b      	ldrb	r3, [r5, r4]
 80497ec:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
 80497f0:	f003 030f 	and.w	r3, r3, #15
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80497f4:	2201      	movs	r2, #1
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80497f6:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
 80497fa:	f108 0802 	add.w	r8, r8, #2
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80497fe:	fa02 f303 	lsl.w	r3, r2, r3
 8049802:	f8a1 31c2 	strh.w	r3, [r1, #450]	; 0x1c2
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8049806:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 804980a:	2200      	movs	r2, #0
 804980c:	a906      	add	r1, sp, #24
 804980e:	2004      	movs	r0, #4
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8049810:	f002 fa58 	bl	804bcc4 <LoRaMacCommandsAddCmd>
 8049814:	e0b7      	b.n	8049986 <ProcessMacCommands.isra.1.constprop.7+0x316>
                status = 0x07;
 8049816:	2307      	movs	r3, #7
 8049818:	f88d 3015 	strb.w	r3, [sp, #21]
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 804981c:	5d2b      	ldrb	r3, [r5, r4]
 804981e:	f3c3 1202 	ubfx	r2, r3, #4, #3
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8049822:	f003 030f 	and.w	r3, r3, #15
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8049826:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 804982a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 804982e:	f108 0204 	add.w	r2, r8, #4
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8049832:	f108 0303 	add.w	r3, r8, #3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049836:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049838:	b2d2      	uxtb	r2, r2
 804983a:	f108 0405 	add.w	r4, r8, #5
                macIndex++;
 804983e:	f108 0802 	add.w	r8, r8, #2
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049842:	5ce9      	ldrb	r1, [r5, r3]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049844:	5cab      	ldrb	r3, [r5, r2]
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8049846:	fa5f f888 	uxtb.w	r8, r8
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804984a:	041b      	lsls	r3, r3, #16
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 804984c:	f815 2008 	ldrb.w	r2, [r5, r8]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049850:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049854:	4313      	orrs	r3, r2
                rxParamSetupReq.Frequency *= 100;
 8049856:	2264      	movs	r2, #100	; 0x64
 8049858:	4353      	muls	r3, r2
 804985a:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 804985c:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8049860:	a90c      	add	r1, sp, #48	; 0x30
 8049862:	7818      	ldrb	r0, [r3, #0]
 8049864:	f003 f9dd 	bl	804cc22 <RegionRxParamSetupReq>
                if( ( status & 0x07 ) == 0x07 )
 8049868:	f000 0307 	and.w	r3, r0, #7
 804986c:	2b07      	cmp	r3, #7
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804986e:	b2e4      	uxtb	r4, r4
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8049870:	f88d 0015 	strb.w	r0, [sp, #21]
                if( ( status & 0x07 ) == 0x07 )
 8049874:	d110      	bne.n	8049898 <ProcessMacCommands.isra.1.constprop.7+0x228>
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8049876:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 804987a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 804987e:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8049882:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8049886:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8049888:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 804988c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8049890:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8049894:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                macCmdPayload[0] = status;
 8049898:	a910      	add	r1, sp, #64	; 0x40
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 804989a:	2201      	movs	r2, #1
                macCmdPayload[0] = status;
 804989c:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 80498a0:	2005      	movs	r0, #5
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 80498a2:	f002 fa0f 	bl	804bcc4 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80498a6:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
 80498aa:	f043 0310 	orr.w	r3, r3, #16
 80498ae:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
 80498b2:	e735      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80498b4:	f8d6 334c 	ldr.w	r3, [r6, #844]	; 0x34c
 80498b8:	b173      	cbz	r3, 80498d8 <ProcessMacCommands.isra.1.constprop.7+0x268>
 80498ba:	681b      	ldr	r3, [r3, #0]
 80498bc:	b163      	cbz	r3, 80498d8 <ProcessMacCommands.isra.1.constprop.7+0x268>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80498be:	4798      	blx	r3
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80498c0:	f00b 033f 	and.w	r3, fp, #63	; 0x3f
                macCmdPayload[0] = batteryLevel;
 80498c4:	f88d 0018 	strb.w	r0, [sp, #24]
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80498c8:	f88d 3019 	strb.w	r3, [sp, #25]
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80498cc:	2202      	movs	r2, #2
 80498ce:	a906      	add	r1, sp, #24
 80498d0:	2006      	movs	r0, #6
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 80498d2:	f002 f9f7 	bl	804bcc4 <LoRaMacCommandsAddCmd>
 80498d6:	e723      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 80498d8:	20ff      	movs	r0, #255	; 0xff
 80498da:	e7f1      	b.n	80498c0 <ProcessMacCommands.isra.1.constprop.7+0x250>
                status = 0x03;
 80498dc:	2303      	movs	r3, #3
 80498de:	f88d 3015 	strb.w	r3, [sp, #21]
                newChannelReq.ChannelId = payload[macIndex++];
 80498e2:	5d2b      	ldrb	r3, [r5, r4]
 80498e4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                newChannelReq.NewChannel = &chParam;
 80498e8:	ab0c      	add	r3, sp, #48	; 0x30
 80498ea:	9308      	str	r3, [sp, #32]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80498ec:	f108 0204 	add.w	r2, r8, #4
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80498f0:	f108 0303 	add.w	r3, r8, #3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80498f4:	b2db      	uxtb	r3, r3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80498f6:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80498f8:	5ce9      	ldrb	r1, [r5, r3]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80498fa:	5cab      	ldrb	r3, [r5, r2]
                newChannelReq.ChannelId = payload[macIndex++];
 80498fc:	f108 0202 	add.w	r2, r8, #2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8049900:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049902:	041b      	lsls	r3, r3, #16
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8049904:	5caa      	ldrb	r2, [r5, r2]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049906:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804990a:	4313      	orrs	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 804990c:	f108 0406 	add.w	r4, r8, #6
                chParam.Frequency *= 100;
 8049910:	2264      	movs	r2, #100	; 0x64
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049912:	f108 0805 	add.w	r8, r8, #5
                chParam.Frequency *= 100;
 8049916:	4353      	muls	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8049918:	fa5f f888 	uxtb.w	r8, r8
                chParam.Frequency *= 100;
 804991c:	930c      	str	r3, [sp, #48]	; 0x30
                chParam.Rx1Frequency = 0;
 804991e:	2300      	movs	r3, #0
 8049920:	930d      	str	r3, [sp, #52]	; 0x34
                chParam.DrRange.Value = payload[macIndex++];
 8049922:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049926:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 804992a:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 804992e:	a908      	add	r1, sp, #32
 8049930:	7818      	ldrb	r0, [r3, #0]
 8049932:	f003 f97d 	bl	804cc30 <RegionNewChannelReq>
                macCmdPayload[0] = status;
 8049936:	a910      	add	r1, sp, #64	; 0x40
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8049938:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 804993c:	f801 0d28 	strb.w	r0, [r1, #-40]!
                chParam.DrRange.Value = payload[macIndex++];
 8049940:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8049942:	2201      	movs	r2, #1
 8049944:	2007      	movs	r0, #7
 8049946:	e7c4      	b.n	80498d2 <ProcessMacCommands.isra.1.constprop.7+0x262>
                uint8_t delay = payload[macIndex++] & 0x0F;
 8049948:	5d2b      	ldrb	r3, [r5, r4]
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 804994a:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
                    delay++;
 804994e:	f013 020f 	ands.w	r2, r3, #15
 8049952:	bf08      	it	eq
 8049954:	2201      	moveq	r2, #1
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8049956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804995a:	4353      	muls	r3, r2
 804995c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8049960:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8049964:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8049968:	2200      	movs	r2, #0
 804996a:	a906      	add	r1, sp, #24
 804996c:	2008      	movs	r0, #8
 804996e:	f002 f9a9 	bl	804bcc4 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8049972:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8049976:	f108 0802 	add.w	r8, r8, #2
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 804997a:	f043 0310 	orr.w	r3, r3, #16
                uint8_t delay = payload[macIndex++] & 0x0F;
 804997e:	fa5f f888 	uxtb.w	r8, r8
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8049982:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8049986:	4644      	mov	r4, r8
 8049988:	e6ca      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
 804998a:	bf00      	nop
 804998c:	200029c4 	.word	0x200029c4
                uint8_t eirpDwellTime = payload[macIndex++];
 8049990:	5d2b      	ldrb	r3, [r5, r4]
                txParamSetupReq.UplinkDwellTime = 0;
 8049992:	2200      	movs	r2, #0
 8049994:	f88d 201c 	strb.w	r2, [sp, #28]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8049998:	f013 0220 	ands.w	r2, r3, #32
                    txParamSetupReq.DownlinkDwellTime = 1;
 804999c:	bf18      	it	ne
 804999e:	2201      	movne	r2, #1
 80499a0:	f88d 201d 	strb.w	r2, [sp, #29]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80499a4:	06da      	lsls	r2, r3, #27
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80499a6:	f003 030f 	and.w	r3, r3, #15
                    txParamSetupReq.UplinkDwellTime = 1;
 80499aa:	bf48      	it	mi
 80499ac:	2201      	movmi	r2, #1
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80499ae:	f88d 301e 	strb.w	r3, [sp, #30]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80499b2:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    txParamSetupReq.UplinkDwellTime = 1;
 80499b6:	bf48      	it	mi
 80499b8:	f88d 201c 	strbmi.w	r2, [sp, #28]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80499bc:	a907      	add	r1, sp, #28
 80499be:	7818      	ldrb	r0, [r3, #0]
 80499c0:	f003 f93d 	bl	804cc3e <RegionTxParamSetupReq>
                uint8_t eirpDwellTime = payload[macIndex++];
 80499c4:	f108 0802 	add.w	r8, r8, #2
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80499c8:	3001      	adds	r0, #1
                uint8_t eirpDwellTime = payload[macIndex++];
 80499ca:	fa5f f888 	uxtb.w	r8, r8
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80499ce:	d0da      	beq.n	8049986 <ProcessMacCommands.isra.1.constprop.7+0x316>
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 80499d0:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80499d4:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80499d8:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 80499dc:	f89d 101d 	ldrb.w	r1, [sp, #29]
 80499e0:	f883 112d 	strb.w	r1, [r3, #301]	; 0x12d
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 80499e4:	f89d 101e 	ldrb.w	r1, [sp, #30]
 80499e8:	487e      	ldr	r0, [pc, #504]	; (8049be4 <ProcessMacCommands.isra.1.constprop.7+0x574>)
 80499ea:	5c41      	ldrb	r1, [r0, r1]
 80499ec:	ee07 1a90 	vmov	s15, r1
 80499f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80499f4:	2102      	movs	r1, #2
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 80499f6:	edc3 7a4c 	vstr	s15, [r3, #304]	; 0x130
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80499fa:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80499fe:	f88d 1020 	strb.w	r1, [sp, #32]
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049a02:	7818      	ldrb	r0, [r3, #0]
 8049a04:	a908      	add	r1, sp, #32
 8049a06:	f003 f8a2 	bl	804cb4e <RegionGetPhyParam>
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8049a0a:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049a0e:	900c      	str	r0, [sp, #48]	; 0x30
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8049a10:	f993 20f9 	ldrsb.w	r2, [r3, #249]	; 0xf9
 8049a14:	b240      	sxtb	r0, r0
 8049a16:	4290      	cmp	r0, r2
 8049a18:	bfb8      	it	lt
 8049a1a:	4610      	movlt	r0, r2
 8049a1c:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8049a20:	2200      	movs	r2, #0
 8049a22:	a906      	add	r1, sp, #24
 8049a24:	2009      	movs	r0, #9
 8049a26:	e6f3      	b.n	8049810 <ProcessMacCommands.isra.1.constprop.7+0x1a0>
                status = 0x03;
 8049a28:	2303      	movs	r3, #3
 8049a2a:	f88d 3015 	strb.w	r3, [sp, #21]
                dlChannelReq.ChannelId = payload[macIndex++];
 8049a2e:	5d2b      	ldrb	r3, [r5, r4]
 8049a30:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049a34:	f108 0204 	add.w	r2, r8, #4
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8049a38:	f108 0303 	add.w	r3, r8, #3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049a3c:	b2db      	uxtb	r3, r3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049a3e:	b2d2      	uxtb	r2, r2
 8049a40:	f108 0405 	add.w	r4, r8, #5
                dlChannelReq.ChannelId = payload[macIndex++];
 8049a44:	f108 0802 	add.w	r8, r8, #2
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049a48:	5ce9      	ldrb	r1, [r5, r3]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049a4a:	5cab      	ldrb	r3, [r5, r2]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8049a4c:	fa5f f888 	uxtb.w	r8, r8
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049a50:	041b      	lsls	r3, r3, #16
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8049a52:	f815 2008 	ldrb.w	r2, [r5, r8]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049a56:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049a5a:	4313      	orrs	r3, r2
                dlChannelReq.Rx1Frequency *= 100;
 8049a5c:	2264      	movs	r2, #100	; 0x64
 8049a5e:	4353      	muls	r3, r2
 8049a60:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8049a62:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8049a66:	a90c      	add	r1, sp, #48	; 0x30
 8049a68:	7818      	ldrb	r0, [r3, #0]
 8049a6a:	f003 f8ef 	bl	804cc4c <RegionDlChannelReq>
                macCmdPayload[0] = status;
 8049a6e:	a910      	add	r1, sp, #64	; 0x40
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8049a70:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8049a74:	f801 0d28 	strb.w	r0, [r1, #-40]!
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049a78:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8049a7a:	2201      	movs	r2, #1
 8049a7c:	200a      	movs	r0, #10
 8049a7e:	e710      	b.n	80498a2 <ProcessMacCommands.isra.1.constprop.7+0x232>
                SysTime_t sysTime = { 0 };
 8049a80:	2300      	movs	r3, #0
 8049a82:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8049a86:	f108 0203 	add.w	r2, r8, #3
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8049a8a:	f108 0302 	add.w	r3, r8, #2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8049a8e:	b2db      	uxtb	r3, r3
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8049a90:	b2d2      	uxtb	r2, r2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8049a92:	5ce9      	ldrb	r1, [r5, r3]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8049a94:	5cab      	ldrb	r3, [r5, r2]
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8049a96:	5d2a      	ldrb	r2, [r5, r4]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8049a98:	041b      	lsls	r3, r3, #16
 8049a9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049a9e:	4313      	orrs	r3, r2
 8049aa0:	f108 0204 	add.w	r2, r8, #4
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8049aa4:	f108 0406 	add.w	r4, r8, #6
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8049aa8:	b2d2      	uxtb	r2, r2
 8049aaa:	f108 0805 	add.w	r8, r8, #5
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8049aae:	fa5f f888 	uxtb.w	r8, r8
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8049ab2:	5caa      	ldrb	r2, [r5, r2]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8049ab4:	f815 1008 	ldrb.w	r1, [r5, r8]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8049ab8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8049abc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8049ac0:	434a      	muls	r2, r1
                sysTimeCurrent = SysTimeGet( );
 8049ac2:	f10d 0930 	add.w	r9, sp, #48	; 0x30
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8049ac6:	1212      	asrs	r2, r2, #8
                sysTimeCurrent = SysTimeGet( );
 8049ac8:	4648      	mov	r0, r9
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8049aca:	9303      	str	r3, [sp, #12]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8049acc:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
                sysTimeCurrent = SysTimeGet( );
 8049ad0:	f004 fd61 	bl	804e596 <SysTimeGet>
                sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8049ad4:	9b03      	ldr	r3, [sp, #12]
 8049ad6:	f103 5396 	add.w	r3, r3, #314572800	; 0x12c00000
 8049ada:	f503 13a9 	add.w	r3, r3, #1384448	; 0x152000
 8049ade:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
                sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8049ae2:	9308      	str	r3, [sp, #32]
 8049ae4:	f8d6 3340 	ldr.w	r3, [r6, #832]	; 0x340
 8049ae8:	9300      	str	r3, [sp, #0]
 8049aea:	f10d 0820 	add.w	r8, sp, #32
 8049aee:	f8d6 333c 	ldr.w	r3, [r6, #828]	; 0x33c
 8049af2:	e898 0006 	ldmia.w	r8, {r1, r2}
 8049af6:	a80a      	add	r0, sp, #40	; 0x28
 8049af8:	f004 fd10 	bl	804e51c <SysTimeSub>
 8049afc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8049afe:	9300      	str	r3, [sp, #0]
 8049b00:	e899 0006 	ldmia.w	r9, {r1, r2}
 8049b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8049b06:	4640      	mov	r0, r8
 8049b08:	f004 fcec 	bl	804e4e4 <SysTimeAdd>
                SysTimeSet( sysTime );
 8049b0c:	e898 0003 	ldmia.w	r8, {r0, r1}
 8049b10:	f004 fd20 	bl	804e554 <SysTimeSet>
                LoRaMacClassBDeviceTimeAns( );
 8049b14:	f002 f8a3 	bl	804bc5e <LoRaMacClassBDeviceTimeAns>
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8049b18:	2301      	movs	r3, #1
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8049b1a:	b2e4      	uxtb	r4, r4
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8049b1c:	f886 343c 	strb.w	r3, [r6, #1084]	; 0x43c
 8049b20:	e5fe      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8049b22:	f896 3484 	ldrb.w	r3, [r6, #1156]	; 0x484
 8049b26:	3b04      	subs	r3, #4
 8049b28:	2b01      	cmp	r3, #1
 8049b2a:	f67f adf9 	bls.w	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacClassBPingSlotInfoAns( );
 8049b2e:	f002 f892 	bl	804bc56 <LoRaMacClassBPingSlotInfoAns>
 8049b32:	e5f5      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                frequency = ( uint32_t )payload[macIndex++];
 8049b34:	f108 0202 	add.w	r2, r8, #2
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049b38:	b2d2      	uxtb	r2, r2
                frequency = ( uint32_t )payload[macIndex++];
 8049b3a:	5d29      	ldrb	r1, [r5, r4]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049b3c:	5ca8      	ldrb	r0, [r5, r2]
 8049b3e:	f108 0203 	add.w	r2, r8, #3
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049b42:	b2d2      	uxtb	r2, r2
                datarate = payload[macIndex++] & 0x0F;
 8049b44:	f108 0405 	add.w	r4, r8, #5
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049b48:	5cab      	ldrb	r3, [r5, r2]
 8049b4a:	f108 0804 	add.w	r8, r8, #4
                datarate = payload[macIndex++] & 0x0F;
 8049b4e:	fa5f f888 	uxtb.w	r8, r8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049b52:	041b      	lsls	r3, r3, #16
 8049b54:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                datarate = payload[macIndex++] & 0x0F;
 8049b58:	f815 0008 	ldrb.w	r0, [r5, r8]
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049b5c:	430b      	orrs	r3, r1
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8049b5e:	2164      	movs	r1, #100	; 0x64
 8049b60:	4359      	muls	r1, r3
 8049b62:	f000 000f 	and.w	r0, r0, #15
 8049b66:	f002 f877 	bl	804bc58 <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 8049b6a:	a910      	add	r1, sp, #64	; 0x40
                datarate = payload[macIndex++] & 0x0F;
 8049b6c:	b2e4      	uxtb	r4, r4
                macCmdPayload[0] = status;
 8049b6e:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8049b72:	2201      	movs	r2, #1
 8049b74:	2011      	movs	r0, #17
 8049b76:	e6ac      	b.n	80498d2 <ProcessMacCommands.isra.1.constprop.7+0x262>
                beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8049b78:	f108 0302 	add.w	r3, r8, #2
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8049b7c:	b2db      	uxtb	r3, r3
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049b7e:	4a1a      	ldr	r2, [pc, #104]	; (8049be8 <ProcessMacCommands.isra.1.constprop.7+0x578>)
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8049b80:	5ce8      	ldrb	r0, [r5, r3]
 8049b82:	5d2b      	ldrb	r3, [r5, r4]
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049b84:	6812      	ldr	r2, [r2, #0]
                beaconTimingChannel = payload[macIndex++];
 8049b86:	f108 0404 	add.w	r4, r8, #4
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8049b8a:	f108 0803 	add.w	r8, r8, #3
                beaconTimingChannel = payload[macIndex++];
 8049b8e:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049b92:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8049b96:	f815 1008 	ldrb.w	r1, [r5, r8]
                beaconTimingChannel = payload[macIndex++];
 8049b9a:	b2e4      	uxtb	r4, r4
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049b9c:	f002 f85e 	bl	804bc5c <LoRaMacClassBBeaconTimingAns>
 8049ba0:	e5be      	b.n	8049720 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    frequency = ( uint32_t )payload[macIndex++];
 8049ba2:	5d28      	ldrb	r0, [r5, r4]
 8049ba4:	f108 0302 	add.w	r3, r8, #2
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049ba8:	f108 0404 	add.w	r4, r8, #4
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049bac:	f108 0803 	add.w	r8, r8, #3
 8049bb0:	b2db      	uxtb	r3, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049bb2:	fa5f f888 	uxtb.w	r8, r8
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049bb6:	5cea      	ldrb	r2, [r5, r3]
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049bb8:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049bbc:	041b      	lsls	r3, r3, #16
 8049bbe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8049bc2:	4303      	orrs	r3, r0
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8049bc4:	2064      	movs	r0, #100	; 0x64
 8049bc6:	4358      	muls	r0, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049bc8:	b2e4      	uxtb	r4, r4
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8049bca:	f002 f849 	bl	804bc60 <LoRaMacClassBBeaconFreqReq>
 8049bce:	b130      	cbz	r0, 8049bde <ProcessMacCommands.isra.1.constprop.7+0x56e>
                        macCmdPayload[0] = 1;
 8049bd0:	2301      	movs	r3, #1
 8049bd2:	f88d 3018 	strb.w	r3, [sp, #24]
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8049bd6:	2201      	movs	r2, #1
 8049bd8:	a906      	add	r1, sp, #24
 8049bda:	2013      	movs	r0, #19
 8049bdc:	e679      	b.n	80498d2 <ProcessMacCommands.isra.1.constprop.7+0x262>
                        macCmdPayload[0] = 0;
 8049bde:	f88d 0018 	strb.w	r0, [sp, #24]
 8049be2:	e7f8      	b.n	8049bd6 <ProcessMacCommands.isra.1.constprop.7+0x566>
 8049be4:	08054510 	.word	0x08054510
 8049be8:	20006010 	.word	0x20006010

08049bec <LoRaMacIsBusy>:
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8049bec:	4b06      	ldr	r3, [pc, #24]	; (8049c08 <LoRaMacIsBusy+0x1c>)
 8049bee:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 8049bf2:	b932      	cbnz	r2, 8049c02 <LoRaMacIsBusy+0x16>
 8049bf4:	f893 0486 	ldrb.w	r0, [r3, #1158]	; 0x486
 8049bf8:	f110 30ff 	adds.w	r0, r0, #4294967295
 8049bfc:	bf18      	it	ne
 8049bfe:	2001      	movne	r0, #1
 8049c00:	4770      	bx	lr
    return true;
 8049c02:	2001      	movs	r0, #1
}
 8049c04:	4770      	bx	lr
 8049c06:	bf00      	nop
 8049c08:	200029c4 	.word	0x200029c4

08049c0c <PrepareFrame>:
{
 8049c0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049c10:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
    MacCtx.PktBufferLen = 0;
 8049c14:	4e58      	ldr	r6, [pc, #352]	; (8049d78 <PrepareFrame+0x16c>)
 8049c16:	2500      	movs	r5, #0
        fBufferSize = 0;
 8049c18:	42ab      	cmp	r3, r5
 8049c1a:	bf08      	it	eq
 8049c1c:	46ab      	moveq	fp, r5
 8049c1e:	469a      	mov	sl, r3
{
 8049c20:	4680      	mov	r8, r0
    PRINTF("PREPARE FRAME\r\n");
 8049c22:	4856      	ldr	r0, [pc, #344]	; (8049d7c <PrepareFrame+0x170>)
    MacCtx.PktBufferLen = 0;
 8049c24:	80b5      	strh	r5, [r6, #4]
{
 8049c26:	460f      	mov	r7, r1
 8049c28:	4691      	mov	r9, r2
    MacCtx.NodeAckRequested = false;
 8049c2a:	f886 5418 	strb.w	r5, [r6, #1048]	; 0x418
    size_t macCmdsSize = 0;
 8049c2e:	e9cd 5500 	strd	r5, r5, [sp]
    PRINTF("PREPARE FRAME\r\n");
 8049c32:	f004 fe0f 	bl	804e854 <TraceSend>
    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8049c36:	465a      	mov	r2, fp
 8049c38:	4651      	mov	r1, sl
 8049c3a:	f506 709e 	add.w	r0, r6, #316	; 0x13c
 8049c3e:	f004 fe6e 	bl	804e91e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8049c42:	fa5f f28b 	uxtb.w	r2, fp
 8049c46:	f886 223b 	strb.w	r2, [r6, #571]	; 0x23b
    MacCtx.PktBuffer[0] = macHdr->Value;
 8049c4a:	f898 3000 	ldrb.w	r3, [r8]
 8049c4e:	71b3      	strb	r3, [r6, #6]
    switch( macHdr->Bits.MType )
 8049c50:	f898 1000 	ldrb.w	r1, [r8]
 8049c54:	0949      	lsrs	r1, r1, #5
 8049c56:	2904      	cmp	r1, #4
 8049c58:	4634      	mov	r4, r6
 8049c5a:	d037      	beq.n	8049ccc <PrepareFrame+0xc0>
 8049c5c:	2907      	cmp	r1, #7
 8049c5e:	d079      	beq.n	8049d54 <PrepareFrame+0x148>
 8049c60:	2902      	cmp	r1, #2
 8049c62:	f040 8085 	bne.w	8049d70 <PrepareFrame+0x164>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8049c66:	2304      	movs	r3, #4
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8049c68:	4d45      	ldr	r5, [pc, #276]	; (8049d80 <PrepareFrame+0x174>)
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8049c6a:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8049c6e:	23ff      	movs	r3, #255	; 0xff
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8049c70:	f8c4 510c 	str.w	r5, [r4, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8049c74:	f884 3110 	strb.w	r3, [r4, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8049c78:	f898 3000 	ldrb.w	r3, [r8]
 8049c7c:	f884 3111 	strb.w	r3, [r4, #273]	; 0x111
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8049c80:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8049c84:	f884 912c 	strb.w	r9, [r4, #300]	; 0x12c
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8049c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8049c8a:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8049c8e:	783b      	ldrb	r3, [r7, #0]
 8049c90:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8049c94:	4668      	mov	r0, sp
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8049c96:	f505 739b 	add.w	r3, r5, #310	; 0x136
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8049c9a:	f884 2134 	strb.w	r2, [r4, #308]	; 0x134
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8049c9e:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8049ca2:	f002 fb8f 	bl	804c3c4 <LoRaMacCryptoGetFCntUp>
 8049ca6:	2800      	cmp	r0, #0
 8049ca8:	d164      	bne.n	8049d74 <PrepareFrame+0x168>
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8049caa:	9b00      	ldr	r3, [sp, #0]
            MacCtx.McpsConfirm.NbRetries = 0;
 8049cac:	f884 0445 	strb.w	r0, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.AckReceived = false;
 8049cb0:	f884 0444 	strb.w	r0, [r4, #1092]	; 0x444
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049cb4:	a801      	add	r0, sp, #4
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8049cb6:	f8a4 311a 	strh.w	r3, [r4, #282]	; 0x11a
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8049cba:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049cbe:	f002 f8af 	bl	804be20 <LoRaMacCommandsGetSizeSerializedCmds>
 8049cc2:	b138      	cbz	r0, 8049cd4 <PrepareFrame+0xc8>
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8049cc4:	2013      	movs	r0, #19
}
 8049cc6:	b003      	add	sp, #12
 8049cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MacCtx.NodeAckRequested = true;
 8049ccc:	2301      	movs	r3, #1
 8049cce:	f886 3418 	strb.w	r3, [r6, #1048]	; 0x418
 8049cd2:	e7c8      	b.n	8049c66 <PrepareFrame+0x5a>
            if( macCmdsSize > 0 )
 8049cd4:	9b01      	ldr	r3, [sp, #4]
 8049cd6:	b90b      	cbnz	r3, 8049cdc <PrepareFrame+0xd0>
    return LORAMAC_STATUS_OK;
 8049cd8:	2000      	movs	r0, #0
 8049cda:	e7f4      	b.n	8049cc6 <PrepareFrame+0xba>
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 8049cdc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ce0:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
 8049ce4:	f7ff f9f6 	bl	80490d4 <GetMaxAppPayloadWithoutFOptsLength>
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8049ce8:	f894 323b 	ldrb.w	r3, [r4, #571]	; 0x23b
 8049cec:	b1eb      	cbz	r3, 8049d2a <PrepareFrame+0x11e>
 8049cee:	9b01      	ldr	r3, [sp, #4]
 8049cf0:	2b0f      	cmp	r3, #15
 8049cf2:	d80f      	bhi.n	8049d14 <PrepareFrame+0x108>
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8049cf4:	f505 728b 	add.w	r2, r5, #278	; 0x116
 8049cf8:	a901      	add	r1, sp, #4
 8049cfa:	200f      	movs	r0, #15
 8049cfc:	f002 f89c 	bl	804be38 <LoRaMacCommandsSerializeCmds>
 8049d00:	2800      	cmp	r0, #0
 8049d02:	d1df      	bne.n	8049cc4 <PrepareFrame+0xb8>
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8049d04:	783b      	ldrb	r3, [r7, #0]
 8049d06:	9a01      	ldr	r2, [sp, #4]
 8049d08:	f362 0303 	bfi	r3, r2, #0, #4
 8049d0c:	703b      	strb	r3, [r7, #0]
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8049d0e:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
 8049d12:	e7d8      	b.n	8049cc6 <PrepareFrame+0xba>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8049d14:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049d18:	a901      	add	r1, sp, #4
 8049d1a:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 8049d1e:	f002 f88b 	bl	804be38 <LoRaMacCommandsSerializeCmds>
 8049d22:	2800      	cmp	r0, #0
 8049d24:	d1ce      	bne.n	8049cc4 <PrepareFrame+0xb8>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8049d26:	200a      	movs	r0, #10
 8049d28:	e7cd      	b.n	8049cc6 <PrepareFrame+0xba>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8049d2a:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049d2e:	a901      	add	r1, sp, #4
 8049d30:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 8049d34:	f002 f880 	bl	804be38 <LoRaMacCommandsSerializeCmds>
 8049d38:	2800      	cmp	r0, #0
 8049d3a:	d1c3      	bne.n	8049cc4 <PrepareFrame+0xb8>
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8049d3c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8049d40:	f884 012c 	strb.w	r0, [r4, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8049d44:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8049d48:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8049d4c:	9b01      	ldr	r3, [sp, #4]
 8049d4e:	f884 3134 	strb.w	r3, [r4, #308]	; 0x134
 8049d52:	e7b8      	b.n	8049cc6 <PrepareFrame+0xba>
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8049d54:	f1ba 0f00 	cmp.w	sl, #0
 8049d58:	d0be      	beq.n	8049cd8 <PrepareFrame+0xcc>
 8049d5a:	2a00      	cmp	r2, #0
 8049d5c:	d0bc      	beq.n	8049cd8 <PrepareFrame+0xcc>
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8049d5e:	4651      	mov	r1, sl
 8049d60:	1df0      	adds	r0, r6, #7
 8049d62:	f004 fddc 	bl	804e91e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8049d66:	f896 323b 	ldrb.w	r3, [r6, #571]	; 0x23b
 8049d6a:	3301      	adds	r3, #1
 8049d6c:	80b3      	strh	r3, [r6, #4]
 8049d6e:	e7b3      	b.n	8049cd8 <PrepareFrame+0xcc>
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8049d70:	2002      	movs	r0, #2
 8049d72:	e7a8      	b.n	8049cc6 <PrepareFrame+0xba>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8049d74:	2012      	movs	r0, #18
 8049d76:	e7a6      	b.n	8049cc6 <PrepareFrame+0xba>
 8049d78:	200029c4 	.word	0x200029c4
 8049d7c:	08054735 	.word	0x08054735
 8049d80:	200029ca 	.word	0x200029ca

08049d84 <SendFrameOnChannel>:
{
 8049d84:	b530      	push	{r4, r5, lr}
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049d86:	4c38      	ldr	r4, [pc, #224]	; (8049e68 <SendFrameOnChannel+0xe4>)
{
 8049d88:	b087      	sub	sp, #28
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049d8a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    txConfig.Channel = channel;
 8049d8e:	f88d 0008 	strb.w	r0, [sp, #8]
    int8_t txPower = 0;
 8049d92:	2200      	movs	r2, #0
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049d94:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
    int8_t txPower = 0;
 8049d98:	f88d 2007 	strb.w	r2, [sp, #7]
    txConfig.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 8049d9c:	f88d 200a 	strb.w	r2, [sp, #10]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8049da0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8049da4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8049da8:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8049daa:	88a3      	ldrh	r3, [r4, #4]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049dac:	f88d 1009 	strb.w	r1, [sp, #9]
{
 8049db0:	4605      	mov	r5, r0
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8049db2:	9203      	str	r2, [sp, #12]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8049db4:	f8ad 3014 	strh.w	r3, [sp, #20]
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8049db8:	f001 ff3c 	bl	804bc34 <LoRaMacClassBIsBeaconExpected>
 8049dbc:	2800      	cmp	r0, #0
 8049dbe:	d151      	bne.n	8049e64 <SendFrameOnChannel+0xe0>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8049dc0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049dc4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049dc8:	2b01      	cmp	r3, #1
 8049dca:	d10b      	bne.n	8049de4 <SendFrameOnChannel+0x60>
        if( LoRaMacClassBIsPingExpected( ) == true )
 8049dcc:	f001 ff34 	bl	804bc38 <LoRaMacClassBIsPingExpected>
 8049dd0:	b110      	cbz	r0, 8049dd8 <SendFrameOnChannel+0x54>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8049dd2:	200f      	movs	r0, #15
}
 8049dd4:	b007      	add	sp, #28
 8049dd6:	bd30      	pop	{r4, r5, pc}
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8049dd8:	f001 ff30 	bl	804bc3c <LoRaMacClassBIsMulticastExpected>
 8049ddc:	2800      	cmp	r0, #0
 8049dde:	d1f8      	bne.n	8049dd2 <SendFrameOnChannel+0x4e>
            LoRaMacClassBStopRxSlots( );
 8049de0:	f001 ff42 	bl	804bc68 <LoRaMacClassBStopRxSlots>
    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8049de4:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 8049de8:	4b20      	ldr	r3, [pc, #128]	; (8049e6c <SendFrameOnChannel+0xe8>)
 8049dea:	7800      	ldrb	r0, [r0, #0]
 8049dec:	f10d 0207 	add.w	r2, sp, #7
 8049df0:	a902      	add	r1, sp, #8
 8049df2:	f002 fef7 	bl	804cbe4 <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8049df6:	2301      	movs	r3, #1
 8049df8:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049dfc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049e00:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8049e04:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8049e08:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8049e0c:	f884 3443 	strb.w	r3, [r4, #1091]	; 0x443
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049e10:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
    MacCtx.McpsConfirm.Channel = channel;
 8049e14:	f8c4 5450 	str.w	r5, [r4, #1104]	; 0x450
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049e18:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049e1c:	f8c4 3458 	str.w	r3, [r4, #1112]	; 0x458
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8049e20:	f001 ff0e 	bl	804bc40 <LoRaMacClassBIsBeaconModeActive>
 8049e24:	b9b0      	cbnz	r0, 8049e54 <SendFrameOnChannel+0xd0>
    LoRaMacClassBHaltBeaconing( );
 8049e26:	f001 ff0e 	bl	804bc46 <LoRaMacClassBHaltBeaconing>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8049e2a:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8049e2e:	f043 0302 	orr.w	r3, r3, #2
 8049e32:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == false )
 8049e36:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049e3a:	b923      	cbnz	r3, 8049e46 <SendFrameOnChannel+0xc2>
        MacCtx.ChannelsNbTransCounter++;
 8049e3c:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8049e40:	3301      	adds	r3, #1
 8049e42:	f884 3414 	strb.w	r3, [r4, #1044]	; 0x414
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8049e46:	4b0a      	ldr	r3, [pc, #40]	; (8049e70 <SendFrameOnChannel+0xec>)
 8049e48:	480a      	ldr	r0, [pc, #40]	; (8049e74 <SendFrameOnChannel+0xf0>)
 8049e4a:	7921      	ldrb	r1, [r4, #4]
 8049e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8049e4e:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 8049e50:	2000      	movs	r0, #0
 8049e52:	e7bf      	b.n	8049dd4 <SendFrameOnChannel+0x50>
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8049e54:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
 8049e58:	f001 ff04 	bl	804bc64 <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 8049e5c:	2800      	cmp	r0, #0
 8049e5e:	d0e2      	beq.n	8049e26 <SendFrameOnChannel+0xa2>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8049e60:	2010      	movs	r0, #16
 8049e62:	e7b7      	b.n	8049dd4 <SendFrameOnChannel+0x50>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8049e64:	200e      	movs	r0, #14
 8049e66:	e7b5      	b.n	8049dd4 <SendFrameOnChannel+0x50>
 8049e68:	200029c4 	.word	0x200029c4
 8049e6c:	20002de0 	.word	0x20002de0
 8049e70:	08054168 	.word	0x08054168
 8049e74:	200029ca 	.word	0x200029ca

08049e78 <ScheduleTx>:
{
 8049e78:	b570      	push	{r4, r5, r6, lr}
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8049e7a:	4c80      	ldr	r4, [pc, #512]	; (804a07c <ScheduleTx+0x204>)
    TimerTime_t dutyCycleTimeOff = 0;
 8049e7c:	2300      	movs	r3, #0
{
 8049e7e:	b088      	sub	sp, #32
 8049e80:	4605      	mov	r5, r0
    PRINTF("ScheduleTx\r\n");
 8049e82:	487f      	ldr	r0, [pc, #508]	; (804a080 <ScheduleTx+0x208>)
    size_t macCmdsSize = 0;
 8049e84:	e9cd 3302 	strd	r3, r3, [sp, #8]
    PRINTF("ScheduleTx\r\n");
 8049e88:	f004 fce4 	bl	804e854 <TraceSend>
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8049e8c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049e90:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8049e94:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049e98:	2a00      	cmp	r2, #0
 8049e9a:	d15c      	bne.n	8049f56 <ScheduleTx+0xde>
        calcBackOff.Joined = true;
 8049e9c:	f88d 2014 	strb.w	r2, [sp, #20]
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8049ea0:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
    calcBackOff.Channel = channel;
 8049ea4:	f88d 1017 	strb.w	r1, [sp, #23]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049ea8:	f8d3 01cc 	ldr.w	r0, [r3, #460]	; 0x1cc
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8049eac:	f88d 2016 	strb.w	r2, [sp, #22]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049eb0:	f004 fc86 	bl	804e7c0 <TimerGetElapsedTime>
    calcBackOff.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049eb4:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
 8049eb8:	9307      	str	r3, [sp, #28]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049eba:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049ebe:	9006      	str	r0, [sp, #24]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049ec0:	075b      	lsls	r3, r3, #29
    calcBackOff.LastTxIsJoinRequest = false;
 8049ec2:	f04f 0000 	mov.w	r0, #0
 8049ec6:	f88d 0015 	strb.w	r0, [sp, #21]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049eca:	d505      	bpl.n	8049ed8 <ScheduleTx+0x60>
 8049ecc:	f002 f88e 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 8049ed0:	b110      	cbz	r0, 8049ed8 <ScheduleTx+0x60>
        calcBackOff.LastTxIsJoinRequest = true;
 8049ed2:	2301      	movs	r3, #1
 8049ed4:	f88d 3015 	strb.w	r3, [sp, #21]
    RegionCalcBackOff( MacCtx.NvmCtx->Region, &calcBackOff );
 8049ed8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049edc:	a905      	add	r1, sp, #20
 8049ede:	7818      	ldrb	r0, [r3, #0]
 8049ee0:	f002 fec4 	bl	804cc6c <RegionCalcBackOff>
    MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 8049ee4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ee8:	f8b3 21c2 	ldrh.w	r2, [r3, #450]	; 0x1c2
 8049eec:	1e51      	subs	r1, r2, #1
 8049eee:	f8d4 241c 	ldr.w	r2, [r4, #1052]	; 0x41c
 8049ef2:	434a      	muls	r2, r1
 8049ef4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8049ef8:	9205      	str	r2, [sp, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049efa:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8049efe:	f88d 201c 	strb.w	r2, [sp, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8049f02:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 8049f06:	f88d 201e 	strb.w	r2, [sp, #30]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049f0a:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8049f0e:	bb22      	cbnz	r2, 8049f5a <ScheduleTx+0xe2>
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049f10:	7818      	ldrb	r0, [r3, #0]
        nextChan.Joined = true;
 8049f12:	f88d 201d 	strb.w	r2, [sp, #29]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049f16:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8049f1a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8049f1e:	9206      	str	r2, [sp, #24]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049f20:	9300      	str	r3, [sp, #0]
 8049f22:	4a58      	ldr	r2, [pc, #352]	; (804a084 <ScheduleTx+0x20c>)
 8049f24:	ab02      	add	r3, sp, #8
 8049f26:	a905      	add	r1, sp, #20
 8049f28:	f002 fea6 	bl	804cc78 <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 8049f2c:	b1b8      	cbz	r0, 8049f5e <ScheduleTx+0xe6>
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8049f2e:	280b      	cmp	r0, #11
 8049f30:	d10f      	bne.n	8049f52 <ScheduleTx+0xda>
 8049f32:	b175      	cbz	r5, 8049f52 <ScheduleTx+0xda>
            if( dutyCycleTimeOff != 0 )
 8049f34:	9902      	ldr	r1, [sp, #8]
 8049f36:	b159      	cbz	r1, 8049f50 <ScheduleTx+0xd8>
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8049f38:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8049f3c:	4852      	ldr	r0, [pc, #328]	; (804a088 <ScheduleTx+0x210>)
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8049f3e:	f043 0320 	orr.w	r3, r3, #32
 8049f42:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8049f46:	f004 fc23 	bl	804e790 <TimerSetValue>
                TimerStart( &MacCtx.TxDelayedTimer );
 8049f4a:	484f      	ldr	r0, [pc, #316]	; (804a088 <ScheduleTx+0x210>)
 8049f4c:	f004 fb86 	bl	804e65c <TimerStart>
            return LORAMAC_STATUS_OK;
 8049f50:	2000      	movs	r0, #0
}
 8049f52:	b008      	add	sp, #32
 8049f54:	bd70      	pop	{r4, r5, r6, pc}
        calcBackOff.Joined = true;
 8049f56:	2201      	movs	r2, #1
 8049f58:	e7a0      	b.n	8049e9c <ScheduleTx+0x24>
        nextChan.Joined = true;
 8049f5a:	2201      	movs	r2, #1
 8049f5c:	e7d8      	b.n	8049f10 <ScheduleTx+0x98>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8049f5e:	f8d4 1488 	ldr.w	r1, [r4, #1160]	; 0x488
 8049f62:	4d4a      	ldr	r5, [pc, #296]	; (804a08c <ScheduleTx+0x214>)
 8049f64:	780e      	ldrb	r6, [r1, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region, MacCtx.NvmCtx->MacParams.DownlinkDwellTime, MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 8049f66:	f991 3119 	ldrsb.w	r3, [r1, #281]	; 0x119
 8049f6a:	f991 20f9 	ldrsb.w	r2, [r1, #249]	; 0xf9
 8049f6e:	f891 112d 	ldrb.w	r1, [r1, #301]	; 0x12d
 8049f72:	4630      	mov	r0, r6
 8049f74:	f002 fe96 	bl	804cca4 <RegionApplyDrOffset>
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8049f78:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8049f7c:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8049f80:	9500      	str	r5, [sp, #0]
 8049f82:	b241      	sxtb	r1, r0
 8049f84:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8049f88:	4630      	mov	r0, r6
 8049f8a:	f002 fe13 	bl	804cbb4 <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8049f8e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049f92:	3514      	adds	r5, #20
 8049f94:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8049f98:	f993 1120 	ldrsb.w	r1, [r3, #288]	; 0x120
 8049f9c:	7818      	ldrb	r0, [r3, #0]
 8049f9e:	9500      	str	r5, [sp, #0]
 8049fa0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8049fa4:	f002 fe06 	bl	804cbb4 <RegionComputeRxWindowParameters>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049fa8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049fac:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8049fb0:	b9e2      	cbnz	r2, 8049fec <ScheduleTx+0x174>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8049fb2:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8049fb6:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049fba:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8049fbe:	440a      	add	r2, r1
 8049fc0:	f8c4 23b4 	str.w	r2, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049fc4:	f8d4 23dc 	ldr.w	r2, [r4, #988]	; 0x3dc
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8049fc8:	f894 6419 	ldrb.w	r6, [r4, #1049]	; 0x419
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049fcc:	4413      	add	r3, r2
 8049fce:	f8c4 33b8 	str.w	r3, [r4, #952]	; 0x3b8
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8049fd2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049fd6:	f993 50f9 	ldrsb.w	r5, [r3, #249]	; 0xf9
    uint32_t fCntUp = 0;
 8049fda:	2300      	movs	r3, #0
 8049fdc:	9304      	str	r3, [sp, #16]
    switch( MacCtx.TxMsg.Type )
 8049fde:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 8049fe2:	b313      	cbz	r3, 804a02a <ScheduleTx+0x1b2>
 8049fe4:	2b04      	cmp	r3, #4
 8049fe6:	d02b      	beq.n	804a040 <ScheduleTx+0x1c8>
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8049fe8:	2003      	movs	r0, #3
 8049fea:	e7b2      	b.n	8049f52 <ScheduleTx+0xda>
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049fec:	a803      	add	r0, sp, #12
 8049fee:	f001 ff17 	bl	804be20 <LoRaMacCommandsGetSizeSerializedCmds>
 8049ff2:	2800      	cmp	r0, #0
 8049ff4:	d13d      	bne.n	804a072 <ScheduleTx+0x1fa>
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8049ff6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ffa:	f894 523b 	ldrb.w	r5, [r4, #571]	; 0x23b
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8049ffe:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 804a002:	f89d 600c 	ldrb.w	r6, [sp, #12]
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 804a006:	f7ff f865 	bl	80490d4 <GetMaxAppPayloadWithoutFOptsLength>
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 804a00a:	4435      	add	r5, r6
 804a00c:	b280      	uxth	r0, r0
 804a00e:	42a8      	cmp	r0, r5
 804a010:	d331      	bcc.n	804a076 <ScheduleTx+0x1fe>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 804a012:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804a016:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
 804a01a:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 804a01e:	440b      	add	r3, r1
 804a020:	f8c4 33b4 	str.w	r3, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 804a024:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 804a028:	e7cc      	b.n	8049fc4 <ScheduleTx+0x14c>
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 804a02a:	4819      	ldr	r0, [pc, #100]	; (804a090 <ScheduleTx+0x218>)
 804a02c:	f002 fa22 	bl	804c474 <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 804a030:	b9d8      	cbnz	r0, 804a06a <ScheduleTx+0x1f2>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 804a032:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
 804a036:	80a3      	strh	r3, [r4, #4]
    return SendFrameOnChannel( 0/*MacCtx.Channel  JP*/);
 804a038:	2000      	movs	r0, #0
 804a03a:	f7ff fea3 	bl	8049d84 <SendFrameOnChannel>
 804a03e:	e788      	b.n	8049f52 <ScheduleTx+0xda>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 804a040:	a804      	add	r0, sp, #16
 804a042:	f002 f9bf 	bl	804c3c4 <LoRaMacCryptoGetFCntUp>
 804a046:	b990      	cbnz	r0, 804a06e <ScheduleTx+0x1f6>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 804a048:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 804a04c:	b91b      	cbnz	r3, 804a056 <ScheduleTx+0x1de>
 804a04e:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804a052:	2b01      	cmp	r3, #1
 804a054:	d902      	bls.n	804a05c <ScheduleTx+0x1e4>
                fCntUp -= 1;
 804a056:	9b04      	ldr	r3, [sp, #16]
 804a058:	3b01      	subs	r3, #1
 804a05a:	9304      	str	r3, [sp, #16]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 804a05c:	4b0c      	ldr	r3, [pc, #48]	; (804a090 <ScheduleTx+0x218>)
 804a05e:	9804      	ldr	r0, [sp, #16]
 804a060:	4632      	mov	r2, r6
 804a062:	b2e9      	uxtb	r1, r5
 804a064:	f002 fa36 	bl	804c4d4 <LoRaMacCryptoSecureMessage>
 804a068:	e7e2      	b.n	804a030 <ScheduleTx+0x1b8>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 804a06a:	2011      	movs	r0, #17
 804a06c:	e771      	b.n	8049f52 <ScheduleTx+0xda>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 804a06e:	2012      	movs	r0, #18
 804a070:	e76f      	b.n	8049f52 <ScheduleTx+0xda>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a072:	2013      	movs	r0, #19
 804a074:	e76d      	b.n	8049f52 <ScheduleTx+0xda>
            return LORAMAC_STATUS_LENGTH_ERROR;
 804a076:	2008      	movs	r0, #8
 804a078:	e76b      	b.n	8049f52 <ScheduleTx+0xda>
 804a07a:	bf00      	nop
 804a07c:	200029c4 	.word	0x200029c4
 804a080:	08054745 	.word	0x08054745
 804a084:	20002ddd 	.word	0x20002ddd
 804a088:	20002d30 	.word	0x20002d30
 804a08c:	20002d80 	.word	0x20002d80
 804a090:	20002ad0 	.word	0x20002ad0

0804a094 <OnTxDelayedTimerEvent>:
{
 804a094:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 804a096:	4c12      	ldr	r4, [pc, #72]	; (804a0e0 <OnTxDelayedTimerEvent+0x4c>)
 804a098:	f504 705b 	add.w	r0, r4, #876	; 0x36c
 804a09c:	f004 fb50 	bl	804e740 <TimerStop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 804a0a0:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 804a0a4:	2001      	movs	r0, #1
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 804a0a6:	f023 0320 	bic.w	r3, r3, #32
 804a0aa:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 804a0ae:	f7ff fee3 	bl	8049e78 <ScheduleTx>
 804a0b2:	b1a0      	cbz	r0, 804a0de <OnTxDelayedTimerEvent+0x4a>
 804a0b4:	280b      	cmp	r0, #11
 804a0b6:	d012      	beq.n	804a0de <OnTxDelayedTimerEvent+0x4a>
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a0b8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a0bc:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 804a0c0:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 804a0c4:	2009      	movs	r0, #9
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 804a0c6:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804a0ca:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 804a0ce:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 804a0d2:	f001 ff73 	bl	804bfbc <LoRaMacConfirmQueueSetStatusCmn>
}
 804a0d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            StopRetransmission( );
 804a0da:	f7fe bfb7 	b.w	804904c <StopRetransmission>
}
 804a0de:	bd10      	pop	{r4, pc}
 804a0e0:	200029c4 	.word	0x200029c4

0804a0e4 <Send>:
{
 804a0e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a0e8:	4d47      	ldr	r5, [pc, #284]	; (804a208 <Send+0x124>)
{
 804a0ea:	4699      	mov	r9, r3
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a0ec:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
{
 804a0f0:	b08b      	sub	sp, #44	; 0x2c
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a0f2:	f993 60f9 	ldrsb.w	r6, [r3, #249]	; 0xf9
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a0f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 804a0fa:	9304      	str	r3, [sp, #16]
{
 804a0fc:	4604      	mov	r4, r0
    PRINTF("Send\r\n");
 804a0fe:	4843      	ldr	r0, [pc, #268]	; (804a20c <Send+0x128>)
{
 804a100:	460f      	mov	r7, r1
 804a102:	4690      	mov	r8, r2
    PRINTF("Send\r\n");
 804a104:	f004 fba6 	bl	804e854 <TraceSend>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 804a108:	f8d5 1488 	ldr.w	r1, [r5, #1160]	; 0x488
 804a10c:	f891 31d4 	ldrb.w	r3, [r1, #468]	; 0x1d4
 804a110:	b93b      	cbnz	r3, 804a122 <Send+0x3e>
    	PRINTF("NO NETWORK\r\n");
 804a112:	483f      	ldr	r0, [pc, #252]	; (804a210 <Send+0x12c>)
 804a114:	f004 fb9e 	bl	804e854 <TraceSend>
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 804a118:	2407      	movs	r4, #7
}
 804a11a:	4620      	mov	r0, r4
 804a11c:	b00b      	add	sp, #44	; 0x2c
 804a11e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 804a122:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
 804a126:	b90b      	cbnz	r3, 804a12c <Send+0x48>
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 804a128:	f8c1 31c8 	str.w	r3, [r1, #456]	; 0x1c8
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 804a12c:	f891 20f2 	ldrb.w	r2, [r1, #242]	; 0xf2
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 804a130:	f891 00f0 	ldrb.w	r0, [r1, #240]	; 0xf0
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 804a134:	f04f 0300 	mov.w	r3, #0
 804a138:	f362 13c7 	bfi	r3, r2, #7, #1
 804a13c:	f88d 300c 	strb.w	r3, [sp, #12]
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 804a140:	2801      	cmp	r0, #1
 804a142:	b2db      	uxtb	r3, r3
        fCtrl.Bits.FPending      = 1;
 804a144:	bf08      	it	eq
 804a146:	f043 0310 	orreq.w	r3, r3, #16
        fCtrl.Bits.FPending      = 0;
 804a14a:	f88d 300c 	strb.w	r3, [sp, #12]
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 804a14e:	f891 31c0 	ldrb.w	r3, [r1, #448]	; 0x1c0
 804a152:	b12b      	cbz	r3, 804a160 <Send+0x7c>
        fCtrl.Bits.Ack = 1;
 804a154:	f89d 300c 	ldrb.w	r3, [sp, #12]
 804a158:	f043 0320 	orr.w	r3, r3, #32
 804a15c:	f88d 300c 	strb.w	r3, [sp, #12]
    adrNext.Version = MacCtx.NvmCtx->Version;
 804a160:	f8d1 31d0 	ldr.w	r3, [r1, #464]	; 0x1d0
 804a164:	9305      	str	r3, [sp, #20]
    adrNext.UpdateChanMask = true;
 804a166:	2301      	movs	r3, #1
 804a168:	f88d 3018 	strb.w	r3, [sp, #24]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a16c:	f8d1 30f4 	ldr.w	r3, [r1, #244]	; 0xf4
 804a170:	9307      	str	r3, [sp, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 804a172:	f8b5 33f8 	ldrh.w	r3, [r5, #1016]	; 0x3f8
 804a176:	f8ad 3020 	strh.w	r3, [sp, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804a17a:	f8b5 33fa 	ldrh.w	r3, [r5, #1018]	; 0x3fa
 804a17e:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a182:	f891 30f9 	ldrb.w	r3, [r1, #249]	; 0xf9
 804a186:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    adrNext.TxPower = TX_POWER_0 /*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804a18a:	2300      	movs	r3, #0
 804a18c:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 804a190:	f88d 2019 	strb.w	r2, [sp, #25]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804a194:	f891 312c 	ldrb.w	r3, [r1, #300]	; 0x12c
 804a198:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 804a19c:	460a      	mov	r2, r1
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 804a19e:	a805      	add	r0, sp, #20
    adrNext.Region = MacCtx.NvmCtx->Region;
 804a1a0:	f812 3bf8 	ldrb.w	r3, [r2], #248
 804a1a4:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 804a1a8:	31f9      	adds	r1, #249	; 0xf9
 804a1aa:	ab04      	add	r3, sp, #16
 804a1ac:	f001 fcca 	bl	804bb44 <LoRaMacAdrCalcNext>
 804a1b0:	f89d 300c 	ldrb.w	r3, [sp, #12]
 804a1b4:	a90a      	add	r1, sp, #40	; 0x28
 804a1b6:	f360 1386 	bfi	r3, r0, #6, #1
 804a1ba:	f801 3d1c 	strb.w	r3, [r1, #-28]!
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 804a1be:	4620      	mov	r0, r4
 804a1c0:	f8cd 9000 	str.w	r9, [sp]
 804a1c4:	4643      	mov	r3, r8
 804a1c6:	463a      	mov	r2, r7
 804a1c8:	f7ff fd20 	bl	8049c0c <PrepareFrame>
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 804a1cc:	4604      	mov	r4, r0
 804a1ce:	b108      	cbz	r0, 804a1d4 <Send+0xf0>
 804a1d0:	280a      	cmp	r0, #10
 804a1d2:	d104      	bne.n	804a1de <Send+0xfa>
        status = ScheduleTx( false );
 804a1d4:	2000      	movs	r0, #0
 804a1d6:	f7ff fe4f 	bl	8049e78 <ScheduleTx>
    if( status != LORAMAC_STATUS_OK )
 804a1da:	4604      	mov	r4, r0
 804a1dc:	b138      	cbz	r0, 804a1ee <Send+0x10a>
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 804a1de:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 804a1e2:	2200      	movs	r2, #0
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 804a1e4:	f883 60f9 	strb.w	r6, [r3, #249]	; 0xf9
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 804a1e8:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 804a1ec:	e795      	b.n	804a11a <Send+0x36>
        MacCtx.NvmCtx->SrvAckRequested = false;
 804a1ee:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 804a1f2:	9a04      	ldr	r2, [sp, #16]
        MacCtx.NvmCtx->SrvAckRequested = false;
 804a1f4:	f883 01c0 	strb.w	r0, [r3, #448]	; 0x1c0
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 804a1f8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 804a1fc:	f001 fde4 	bl	804bdc8 <LoRaMacCommandsRemoveNoneStickyCmds>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a200:	2800      	cmp	r0, #0
 804a202:	bf18      	it	ne
 804a204:	2413      	movne	r4, #19
 804a206:	e788      	b.n	804a11a <Send+0x36>
 804a208:	200029c4 	.word	0x200029c4
 804a20c:	08054752 	.word	0x08054752
 804a210:	08054759 	.word	0x08054759

0804a214 <SendReJoinReq>:
{
 804a214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( joinReqType )
 804a216:	28ff      	cmp	r0, #255	; 0xff
    macHdr.Value = 0;
 804a218:	f04f 0400 	mov.w	r4, #0
{
 804a21c:	4607      	mov	r7, r0
    macHdr.Value = 0;
 804a21e:	4626      	mov	r6, r4
    switch( joinReqType )
 804a220:	d123      	bne.n	804a26a <SendReJoinReq+0x56>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 804a222:	4d13      	ldr	r5, [pc, #76]	; (804a270 <SendReJoinReq+0x5c>)
            SwitchClass( CLASS_A );
 804a224:	4620      	mov	r0, r4
 804a226:	f7ff f93d 	bl	80494a4 <SwitchClass>
            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 804a22a:	f364 1647 	bfi	r6, r4, #5, #3
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 804a22e:	1dab      	adds	r3, r5, #6
 804a230:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 804a234:	f885 4108 	strb.w	r4, [r5, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 804a238:	f885 7110 	strb.w	r7, [r5, #272]	; 0x110
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 804a23c:	f885 6111 	strb.w	r6, [r5, #273]	; 0x111
            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 804a240:	f7fe fee4 	bl	804900c <SecureElementGetJoinEui>
 804a244:	2208      	movs	r2, #8
 804a246:	4601      	mov	r1, r0
 804a248:	f505 7089 	add.w	r0, r5, #274	; 0x112
 804a24c:	f004 fb67 	bl	804e91e <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 804a250:	f7fe fec6 	bl	8048fe0 <SecureElementGetDevEui>
 804a254:	2208      	movs	r2, #8
 804a256:	4601      	mov	r1, r0
 804a258:	f505 708d 	add.w	r0, r5, #282	; 0x11a
 804a25c:	f004 fb5f 	bl	804e91e <memcpy1>
            allowDelayedTx = false;
 804a260:	4620      	mov	r0, r4
}
 804a262:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    status = ScheduleTx( allowDelayedTx );
 804a266:	f7ff be07 	b.w	8049e78 <ScheduleTx>
    bool allowDelayedTx = true;
 804a26a:	2001      	movs	r0, #1
 804a26c:	e7f9      	b.n	804a262 <SendReJoinReq+0x4e>
 804a26e:	bf00      	nop
 804a270:	200029c4 	.word	0x200029c4

0804a274 <SetTxContinuousWave>:
{
 804a274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    continuousWave.Channel = MacCtx.Channel;
 804a276:	4c12      	ldr	r4, [pc, #72]	; (804a2c0 <SetTxContinuousWave+0x4c>)
    continuousWave.Timeout = timeout;
 804a278:	f8ad 000c 	strh.w	r0, [sp, #12]
    continuousWave.Channel = MacCtx.Channel;
 804a27c:	f894 3419 	ldrb.w	r3, [r4, #1049]	; 0x419
 804a280:	f88d 3000 	strb.w	r3, [sp]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a284:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a288:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 804a28c:	f88d 2001 	strb.w	r2, [sp, #1]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 804a290:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 804a294:	f88d 2002 	strb.w	r2, [sp, #2]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 804a298:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 804a29c:	9201      	str	r2, [sp, #4]
    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 804a29e:	7818      	ldrb	r0, [r3, #0]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 804a2a0:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 804a2a4:	9202      	str	r2, [sp, #8]
    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 804a2a6:	4669      	mov	r1, sp
 804a2a8:	f002 fcf6 	bl	804cc98 <RegionSetContinuousWave>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804a2ac:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
}
 804a2b0:	2000      	movs	r0, #0
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804a2b2:	f043 0302 	orr.w	r3, r3, #2
 804a2b6:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
}
 804a2ba:	b004      	add	sp, #16
 804a2bc:	bd10      	pop	{r4, pc}
 804a2be:	bf00      	nop
 804a2c0:	200029c4 	.word	0x200029c4

0804a2c4 <SetTxContinuousWave1>:
    Radio.SetTxContinuousWave( frequency, power, timeout );
 804a2c4:	4b08      	ldr	r3, [pc, #32]	; (804a2e8 <SetTxContinuousWave1+0x24>)
{
 804a2c6:	b510      	push	{r4, lr}
 804a2c8:	460c      	mov	r4, r1
    Radio.SetTxContinuousWave( frequency, power, timeout );
 804a2ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804a2cc:	b251      	sxtb	r1, r2
 804a2ce:	4602      	mov	r2, r0
 804a2d0:	4620      	mov	r0, r4
 804a2d2:	4798      	blx	r3
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804a2d4:	4a05      	ldr	r2, [pc, #20]	; (804a2ec <SetTxContinuousWave1+0x28>)
 804a2d6:	f8d2 3344 	ldr.w	r3, [r2, #836]	; 0x344
 804a2da:	f043 0302 	orr.w	r3, r3, #2
 804a2de:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
 804a2e2:	2000      	movs	r0, #0
 804a2e4:	bd10      	pop	{r4, pc}
 804a2e6:	bf00      	nop
 804a2e8:	08054168 	.word	0x08054168
 804a2ec:	200029c4 	.word	0x200029c4

0804a2f0 <GetCtxs>:
{
 804a2f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    Contexts.MacNvmCtx = &NvmMacCtx;
 804a2f2:	4d18      	ldr	r5, [pc, #96]	; (804a354 <GetCtxs+0x64>)
 804a2f4:	4c18      	ldr	r4, [pc, #96]	; (804a358 <GetCtxs+0x68>)
 804a2f6:	f205 438c 	addw	r3, r5, #1164	; 0x48c
 804a2fa:	6023      	str	r3, [r4, #0]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804a2fc:	f104 0014 	add.w	r0, r4, #20
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 804a300:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 804a304:	6063      	str	r3, [r4, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804a306:	f002 f857 	bl	804c3b8 <LoRaMacCryptoGetNvmCtx>
    GetNvmCtxParams_t params ={ 0 };
 804a30a:	a902      	add	r1, sp, #8
 804a30c:	2300      	movs	r3, #0
 804a30e:	f841 3d04 	str.w	r3, [r1, #-4]!
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804a312:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804a316:	6120      	str	r0, [r4, #16]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804a318:	7818      	ldrb	r0, [r3, #0]
 804a31a:	f002 fc2e 	bl	804cb7a <RegionGetNvmCtx>
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 804a31e:	9b01      	ldr	r3, [sp, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804a320:	60a0      	str	r0, [r4, #8]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 804a322:	f104 001c 	add.w	r0, r4, #28
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 804a326:	60e3      	str	r3, [r4, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 804a328:	f7fe fd6a 	bl	8048e00 <SecureElementGetNvmCtx>
 804a32c:	61a0      	str	r0, [r4, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 804a32e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 804a332:	f001 fcc1 	bl	804bcb8 <LoRaMacCommandsGetNvmCtx>
 804a336:	6220      	str	r0, [r4, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 804a338:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 804a33c:	f001 fc6c 	bl	804bc18 <LoRaMacClassBGetNvmCtx>
 804a340:	62a0      	str	r0, [r4, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 804a342:	f104 0034 	add.w	r0, r4, #52	; 0x34
 804a346:	f001 fdcf 	bl	804bee8 <LoRaMacConfirmQueueGetNvmCtx>
 804a34a:	6320      	str	r0, [r4, #48]	; 0x30
}
 804a34c:	4620      	mov	r0, r4
 804a34e:	b003      	add	sp, #12
 804a350:	bd30      	pop	{r4, r5, pc}
 804a352:	bf00      	nop
 804a354:	200029c4 	.word	0x200029c4
 804a358:	20006020 	.word	0x20006020

0804a35c <RestoreCtxs>:
{
 804a35c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if( contexts == NULL )
 804a35e:	4604      	mov	r4, r0
 804a360:	2800      	cmp	r0, #0
 804a362:	d033      	beq.n	804a3cc <RestoreCtxs+0x70>
    if( MacCtx.MacState != LORAMAC_STOPPED )
 804a364:	4d1d      	ldr	r5, [pc, #116]	; (804a3dc <RestoreCtxs+0x80>)
 804a366:	f8d5 3344 	ldr.w	r3, [r5, #836]	; 0x344
 804a36a:	2b01      	cmp	r3, #1
 804a36c:	d130      	bne.n	804a3d0 <RestoreCtxs+0x74>
    if( contexts->MacNvmCtx != NULL )
 804a36e:	6801      	ldr	r1, [r0, #0]
 804a370:	b121      	cbz	r1, 804a37c <RestoreCtxs+0x20>
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 804a372:	8882      	ldrh	r2, [r0, #4]
 804a374:	f205 408c 	addw	r0, r5, #1164	; 0x48c
 804a378:	f004 fad1 	bl	804e91e <memcpy1>
    params.Type = INIT_TYPE_RESTORE_CTX;
 804a37c:	2302      	movs	r3, #2
    params.NvmCtx = contexts->RegionNvmCtx;
 804a37e:	a902      	add	r1, sp, #8
    params.Type = INIT_TYPE_RESTORE_CTX;
 804a380:	f88d 3004 	strb.w	r3, [sp, #4]
    params.NvmCtx = contexts->RegionNvmCtx;
 804a384:	68a3      	ldr	r3, [r4, #8]
 804a386:	f841 3d08 	str.w	r3, [r1, #-8]!
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a38a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804a38e:	7818      	ldrb	r0, [r3, #0]
 804a390:	f002 fbed 	bl	804cb6e <RegionInitDefaults>
    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 804a394:	69a0      	ldr	r0, [r4, #24]
 804a396:	f7fe fd25 	bl	8048de4 <SecureElementRestoreNvmCtx>
 804a39a:	b110      	cbz	r0, 804a3a2 <RestoreCtxs+0x46>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 804a39c:	2011      	movs	r0, #17
}
 804a39e:	b003      	add	sp, #12
 804a3a0:	bd30      	pop	{r4, r5, pc}
    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 804a3a2:	6920      	ldr	r0, [r4, #16]
 804a3a4:	f001 fffa 	bl	804c39c <LoRaMacCryptoRestoreNvmCtx>
 804a3a8:	2800      	cmp	r0, #0
 804a3aa:	d1f7      	bne.n	804a39c <RestoreCtxs+0x40>
    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 804a3ac:	6a20      	ldr	r0, [r4, #32]
 804a3ae:	f001 fc75 	bl	804bc9c <LoRaMacCommandsRestoreNvmCtx>
 804a3b2:	b978      	cbnz	r0, 804a3d4 <RestoreCtxs+0x78>
    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 804a3b4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 804a3b6:	f001 fc2d 	bl	804bc14 <LoRaMacClassBRestoreNvmCtx>
 804a3ba:	b168      	cbz	r0, 804a3d8 <RestoreCtxs+0x7c>
    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 804a3bc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 804a3be:	f001 fd87 	bl	804bed0 <LoRaMacConfirmQueueRestoreNvmCtx>
    return LORAMAC_STATUS_OK;
 804a3c2:	2800      	cmp	r0, #0
 804a3c4:	bf0c      	ite	eq
 804a3c6:	2015      	moveq	r0, #21
 804a3c8:	2000      	movne	r0, #0
 804a3ca:	e7e8      	b.n	804a39e <RestoreCtxs+0x42>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a3cc:	2003      	movs	r0, #3
 804a3ce:	e7e6      	b.n	804a39e <RestoreCtxs+0x42>
        return LORAMAC_STATUS_BUSY;
 804a3d0:	2001      	movs	r0, #1
 804a3d2:	e7e4      	b.n	804a39e <RestoreCtxs+0x42>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a3d4:	2013      	movs	r0, #19
 804a3d6:	e7e2      	b.n	804a39e <RestoreCtxs+0x42>
        return LORAMAC_STATUS_CLASS_B_ERROR;
 804a3d8:	2014      	movs	r0, #20
 804a3da:	e7e0      	b.n	804a39e <RestoreCtxs+0x42>
 804a3dc:	200029c4 	.word	0x200029c4

0804a3e0 <DetermineFrameType>:
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 804a3e0:	4602      	mov	r2, r0
 804a3e2:	b1d0      	cbz	r0, 804a41a <DetermineFrameType+0x3a>
 804a3e4:	b1c9      	cbz	r1, 804a41a <DetermineFrameType+0x3a>
    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 804a3e6:	7b03      	ldrb	r3, [r0, #12]
 804a3e8:	f013 000f 	ands.w	r0, r3, #15
 804a3ec:	d005      	beq.n	804a3fa <DetermineFrameType+0x1a>
 804a3ee:	f892 3020 	ldrb.w	r3, [r2, #32]
 804a3f2:	b113      	cbz	r3, 804a3fa <DetermineFrameType+0x1a>
        *fType = FRAME_TYPE_A;
 804a3f4:	2000      	movs	r0, #0
 804a3f6:	7008      	strb	r0, [r1, #0]
 804a3f8:	4770      	bx	lr
    else if( macMsg->FRMPayloadSize == 0 )
 804a3fa:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 804a3fe:	b91b      	cbnz	r3, 804a408 <DetermineFrameType+0x28>
        *fType = FRAME_TYPE_B;
 804a400:	2201      	movs	r2, #1
 804a402:	700a      	strb	r2, [r1, #0]
    return LORAMAC_STATUS_OK;
 804a404:	4618      	mov	r0, r3
 804a406:	4770      	bx	lr
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 804a408:	b948      	cbnz	r0, 804a41e <DetermineFrameType+0x3e>
 804a40a:	f892 3020 	ldrb.w	r3, [r2, #32]
 804a40e:	b913      	cbnz	r3, 804a416 <DetermineFrameType+0x36>
        *fType = FRAME_TYPE_C;
 804a410:	2302      	movs	r3, #2
        *fType = FRAME_TYPE_D;
 804a412:	700b      	strb	r3, [r1, #0]
 804a414:	4770      	bx	lr
 804a416:	2303      	movs	r3, #3
 804a418:	e7fb      	b.n	804a412 <DetermineFrameType+0x32>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a41a:	2003      	movs	r0, #3
 804a41c:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 804a41e:	2017      	movs	r0, #23
}
 804a420:	4770      	bx	lr
	...

0804a424 <LoRaMacProcess>:
{
 804a424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a428:	b0a1      	sub	sp, #132	; 0x84
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a42a:	f3ef 8310 	mrs	r3, PRIMASK
    events = LoRaMacRadioEvents;
 804a42e:	4cbd      	ldr	r4, [pc, #756]	; (804a724 <LoRaMacProcess+0x300>)
    LoRaMacRadioEvents.Value = 0;
 804a430:	2200      	movs	r2, #0
    events = LoRaMacRadioEvents;
 804a432:	6825      	ldr	r5, [r4, #0]
    LoRaMacRadioEvents.Value = 0;
 804a434:	6022      	str	r2, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a436:	f383 8810 	msr	PRIMASK, r3
    if( events.Value != 0 )
 804a43a:	2d00      	cmp	r5, #0
 804a43c:	f000 80c3 	beq.w	804a5c6 <LoRaMacProcess+0x1a2>
 804a440:	b2ed      	uxtb	r5, r5
        if( events.Events.TxDone == 1 )
 804a442:	06e9      	lsls	r1, r5, #27
 804a444:	d552      	bpl.n	804a4ec <LoRaMacProcess+0xc8>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804a446:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a44a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a44e:	2b02      	cmp	r3, #2
 804a450:	d002      	beq.n	804a458 <LoRaMacProcess+0x34>
        Radio.Sleep( );
 804a452:	4bb5      	ldr	r3, [pc, #724]	; (804a728 <LoRaMacProcess+0x304>)
 804a454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804a456:	4798      	blx	r3
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 804a458:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 804a45c:	48b3      	ldr	r0, [pc, #716]	; (804a72c <LoRaMacProcess+0x308>)
 804a45e:	f004 f997 	bl	804e790 <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer1 );
 804a462:	48b2      	ldr	r0, [pc, #712]	; (804a72c <LoRaMacProcess+0x308>)
 804a464:	f004 f8fa 	bl	804e65c <TimerStart>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 804a468:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
 804a46c:	48b0      	ldr	r0, [pc, #704]	; (804a730 <LoRaMacProcess+0x30c>)
 804a46e:	f004 f98f 	bl	804e790 <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer2 );
 804a472:	48af      	ldr	r0, [pc, #700]	; (804a730 <LoRaMacProcess+0x30c>)
 804a474:	f004 f8f2 	bl	804e65c <TimerStart>
    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 804a478:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a47c:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804a480:	2a02      	cmp	r2, #2
 804a482:	d002      	beq.n	804a48a <LoRaMacProcess+0x66>
 804a484:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 804a488:	b182      	cbz	r2, 804a4ac <LoRaMacProcess+0x88>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 804a48a:	a920      	add	r1, sp, #128	; 0x80
 804a48c:	2216      	movs	r2, #22
 804a48e:	f801 2d60 	strb.w	r2, [r1, #-96]!
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a492:	7818      	ldrb	r0, [r3, #0]
 804a494:	f002 fb5b 	bl	804cb4e <RegionGetPhyParam>
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 804a498:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a49c:	900a      	str	r0, [sp, #40]	; 0x28
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 804a49e:	4401      	add	r1, r0
 804a4a0:	48a4      	ldr	r0, [pc, #656]	; (804a734 <LoRaMacProcess+0x310>)
 804a4a2:	f004 f975 	bl	804e790 <TimerSetValue>
        TimerStart( &MacCtx.AckTimeoutTimer );
 804a4a6:	48a3      	ldr	r0, [pc, #652]	; (804a734 <LoRaMacProcess+0x310>)
 804a4a8:	f004 f8d8 	bl	804e65c <TimerStart>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 804a4ac:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a4b0:	f894 2419 	ldrb.w	r2, [r4, #1049]	; 0x419
 804a4b4:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    txDone.Channel = MacCtx.Channel;
 804a4b8:	f88d 2050 	strb.w	r2, [sp, #80]	; 0x50
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 804a4bc:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 804a4c0:	2a00      	cmp	r2, #0
 804a4c2:	f040 812c 	bne.w	804a71e <LoRaMacProcess+0x2fa>
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 804a4c6:	4e9c      	ldr	r6, [pc, #624]	; (804a738 <LoRaMacProcess+0x314>)
        txDone.Joined  = true;
 804a4c8:	f88d 2051 	strb.w	r2, [sp, #81]	; 0x51
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 804a4cc:	7818      	ldrb	r0, [r3, #0]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 804a4ce:	6832      	ldr	r2, [r6, #0]
 804a4d0:	9215      	str	r2, [sp, #84]	; 0x54
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 804a4d2:	a914      	add	r1, sp, #80	; 0x50
 804a4d4:	f002 fb45 	bl	804cb62 <RegionSetBandTxDone>
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 804a4d8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a4dc:	6832      	ldr	r2, [r6, #0]
 804a4de:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    if( MacCtx.NodeAckRequested == false )
 804a4e2:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804a4e6:	b90b      	cbnz	r3, 804a4ec <LoRaMacProcess+0xc8>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a4e8:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
        if( events.Events.RxDone == 1 )
 804a4ec:	072a      	lsls	r2, r5, #28
 804a4ee:	d540      	bpl.n	804a572 <LoRaMacProcess+0x14e>
    uint8_t *payload = RxDoneParams.Payload;
 804a4f0:	4b92      	ldr	r3, [pc, #584]	; (804a73c <LoRaMacProcess+0x318>)
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804a4f2:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
    uint8_t *payload = RxDoneParams.Payload;
 804a4f6:	f8d3 9004 	ldr.w	r9, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 804a4fa:	f8b3 8008 	ldrh.w	r8, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 804a4fe:	f9b3 a00a 	ldrsh.w	sl, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 804a502:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804a506:	6cd6      	ldr	r6, [r2, #76]	; 0x4c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 804a508:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 804a50c:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
    uint32_t downLinkCounter = 0;
 804a510:	2300      	movs	r3, #0
 804a512:	9307      	str	r3, [sp, #28]
    MacCtx.McpsConfirm.AckReceived = false;
 804a514:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
    MacCtx.McpsIndication.Multicast = 0;
 804a518:	f8a4 3422 	strh.w	r3, [r4, #1058]	; 0x422
    MacCtx.McpsIndication.FramePending = 0;
 804a51c:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 804a520:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 804a524:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.RxData = false;
 804a528:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 804a52c:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 804a530:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 804a534:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 804a538:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 804a53c:	f884 343c 	strb.w	r3, [r4, #1084]	; 0x43c
    Radio.Sleep( );
 804a540:	4b79      	ldr	r3, [pc, #484]	; (804a728 <LoRaMacProcess+0x304>)
    MacCtx.McpsIndication.Rssi = rssi;
 804a542:	f8a4 a42e 	strh.w	sl, [r4, #1070]	; 0x42e
    Radio.Sleep( );
 804a546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    MacCtx.McpsIndication.Snr = snr;
 804a548:	f884 7430 	strb.w	r7, [r4, #1072]	; 0x430
    Radio.Sleep( );
 804a54c:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 804a54e:	4878      	ldr	r0, [pc, #480]	; (804a730 <LoRaMacProcess+0x30c>)
 804a550:	f004 f8f6 	bl	804e740 <TimerStop>
    PRINTF("RxDone\r\n");
 804a554:	487a      	ldr	r0, [pc, #488]	; (804a740 <LoRaMacProcess+0x31c>)
 804a556:	f004 f97d 	bl	804e854 <TraceSend>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 804a55a:	4641      	mov	r1, r8
 804a55c:	4648      	mov	r0, r9
 804a55e:	f001 fb67 	bl	804bc30 <LoRaMacClassBRxBeacon>
 804a562:	4683      	mov	fp, r0
 804a564:	2800      	cmp	r0, #0
 804a566:	f000 80f7 	beq.w	804a758 <LoRaMacProcess+0x334>
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 804a56a:	f8a4 a47a 	strh.w	sl, [r4, #1146]	; 0x47a
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 804a56e:	f884 747c 	strb.w	r7, [r4, #1148]	; 0x47c
        if( events.Events.TxTimeout == 1 )
 804a572:	076f      	lsls	r7, r5, #29
 804a574:	d51b      	bpl.n	804a5ae <LoRaMacProcess+0x18a>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804a576:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a57a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a57e:	2b02      	cmp	r3, #2
 804a580:	d002      	beq.n	804a588 <LoRaMacProcess+0x164>
        Radio.Sleep( );
 804a582:	4b69      	ldr	r3, [pc, #420]	; (804a728 <LoRaMacProcess+0x304>)
 804a584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804a586:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 804a588:	f7fe fd52 	bl	8049030 <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 804a58c:	2002      	movs	r0, #2
 804a58e:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 804a592:	f001 fd13 	bl	804bfbc <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 804a596:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804a59a:	b113      	cbz	r3, 804a5a2 <LoRaMacProcess+0x17e>
        MacCtx.AckTimeoutRetry = true;
 804a59c:	2301      	movs	r3, #1
 804a59e:	f884 3417 	strb.w	r3, [r4, #1047]	; 0x417
    MacCtx.MacFlags.Bits.MacDone = 1;
 804a5a2:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a5a6:	f043 0320 	orr.w	r3, r3, #32
 804a5aa:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        if( events.Events.RxError == 1 )
 804a5ae:	07ae      	lsls	r6, r5, #30
 804a5b0:	d503      	bpl.n	804a5ba <LoRaMacProcess+0x196>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 804a5b2:	2106      	movs	r1, #6
 804a5b4:	2005      	movs	r0, #5
 804a5b6:	f7fe fdef 	bl	8049198 <HandleRadioRxErrorTimeout>
        if( events.Events.RxTimeout == 1 )
 804a5ba:	07ed      	lsls	r5, r5, #31
 804a5bc:	d503      	bpl.n	804a5c6 <LoRaMacProcess+0x1a2>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 804a5be:	2104      	movs	r1, #4
 804a5c0:	2003      	movs	r0, #3
 804a5c2:	f7fe fde9 	bl	8049198 <HandleRadioRxErrorTimeout>
    LoRaMacClassBProcess( );
 804a5c6:	f001 fb50 	bl	804bc6a <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 804a5ca:	f894 2485 	ldrb.w	r2, [r4, #1157]	; 0x485
 804a5ce:	0690      	lsls	r0, r2, #26
 804a5d0:	d56a      	bpl.n	804a6a8 <LoRaMacProcess+0x284>
    MacCtx.AllowRequests = requestState;
 804a5d2:	2300      	movs	r3, #0
 804a5d4:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 804a5d8:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a5dc:	0619      	lsls	r1, r3, #24
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804a5de:	bf44      	itt	mi
 804a5e0:	f023 0382 	bicmi.w	r3, r3, #130	; 0x82
 804a5e4:	f8c4 3344 	strmi.w	r3, [r4, #836]	; 0x344
}

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 804a5e8:	f012 0f05 	tst.w	r2, #5
 804a5ec:	f000 82e0 	beq.w	804abb0 <LoRaMacProcess+0x78c>
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804a5f0:	200b      	movs	r0, #11
 804a5f2:	f001 fcfb 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 804a5f6:	2800      	cmp	r0, #0
 804a5f8:	f000 82da 	beq.w	804abb0 <LoRaMacProcess+0x78c>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 804a5fc:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804a600:	07df      	lsls	r7, r3, #31
 804a602:	f100 82d5 	bmi.w	804abb0 <LoRaMacProcess+0x78c>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804a606:	075e      	lsls	r6, r3, #29
 804a608:	f140 82d2 	bpl.w	804abb0 <LoRaMacProcess+0x78c>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804a60c:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a610:	f023 0302 	bic.w	r3, r3, #2
 804a614:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacState == LORAMAC_IDLE )
 804a618:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 804a61c:	bb82      	cbnz	r2, 804a680 <LoRaMacProcess+0x25c>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 804a61e:	f894 5485 	ldrb.w	r5, [r4, #1157]	; 0x485
 804a622:	f015 0101 	ands.w	r1, r5, #1
            MacCtx.MacFlags.Bits.McpsReq = 0;
 804a626:	bf1e      	ittt	ne
 804a628:	462b      	movne	r3, r5
 804a62a:	f362 0300 	bfine	r3, r2, #0, #1
 804a62e:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804a632:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a636:	075e      	lsls	r6, r3, #29
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804a638:	bf44      	itt	mi
 804a63a:	f36f 0382 	bfcmi	r3, #2, #1
 804a63e:	f884 3485 	strbmi.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 804a642:	2301      	movs	r3, #1
 804a644:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
        if( reqEvents.Bits.McpsReq == 1 )
 804a648:	b121      	cbz	r1, 804a654 <LoRaMacProcess+0x230>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 804a64a:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804a64e:	483d      	ldr	r0, [pc, #244]	; (804a744 <LoRaMacProcess+0x320>)
 804a650:	681b      	ldr	r3, [r3, #0]
 804a652:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 804a654:	076d      	lsls	r5, r5, #29
 804a656:	d50b      	bpl.n	804a670 <LoRaMacProcess+0x24c>
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 804a658:	483b      	ldr	r0, [pc, #236]	; (804a748 <LoRaMacProcess+0x324>)
 804a65a:	f001 fcdf 	bl	804c01c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 804a65e:	f001 fd09 	bl	804c074 <LoRaMacConfirmQueueGetCnt>
 804a662:	b128      	cbz	r0, 804a670 <LoRaMacProcess+0x24c>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 804a664:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a668:	f043 0304 	orr.w	r3, r3, #4
 804a66c:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        LoRaMacClassBResumeBeaconing( );
 804a670:	f001 faea 	bl	804bc48 <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 804a674:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a678:	f36f 1345 	bfc	r3, #5, #1
 804a67c:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacState == LORAMAC_IDLE )
 804a680:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a684:	b96b      	cbnz	r3, 804a6a2 <LoRaMacProcess+0x27e>
        bool isStickyMacCommandPending = false;
 804a686:	a820      	add	r0, sp, #128	; 0x80
 804a688:	f800 3d30 	strb.w	r3, [r0, #-48]!
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 804a68c:	f001 fbf6 	bl	804be7c <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 804a690:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 804a694:	b12b      	cbz	r3, 804a6a2 <LoRaMacProcess+0x27e>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 804a696:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a69a:	f043 0310 	orr.w	r3, r3, #16
 804a69e:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 804a6a2:	2301      	movs	r3, #1
 804a6a4:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 804a6a8:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a6ac:	0718      	lsls	r0, r3, #28
 804a6ae:	d508      	bpl.n	804a6c2 <LoRaMacProcess+0x29e>
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 804a6b0:	f36f 03c3 	bfc	r3, #3, #1
 804a6b4:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 804a6b8:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804a6bc:	4823      	ldr	r0, [pc, #140]	; (804a74c <LoRaMacProcess+0x328>)
 804a6be:	68db      	ldr	r3, [r3, #12]
 804a6c0:	4798      	blx	r3
    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 804a6c2:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a6c6:	06d9      	lsls	r1, r3, #27
 804a6c8:	d510      	bpl.n	804a6ec <LoRaMacProcess+0x2c8>
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 804a6ca:	2306      	movs	r3, #6
 804a6cc:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804a6d0:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a6d4:	2500      	movs	r5, #0
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804a6d6:	68db      	ldr	r3, [r3, #12]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a6d8:	f88d 5051 	strb.w	r5, [sp, #81]	; 0x51
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804a6dc:	a814      	add	r0, sp, #80	; 0x50
 804a6de:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 804a6e0:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a6e4:	f365 1304 	bfi	r3, r5, #4, #1
 804a6e8:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804a6ec:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a6f0:	079a      	lsls	r2, r3, #30
 804a6f2:	d508      	bpl.n	804a706 <LoRaMacProcess+0x2e2>
        MacCtx.MacFlags.Bits.McpsInd = 0;
 804a6f4:	f36f 0341 	bfc	r3, #1, #1
 804a6f8:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 804a6fc:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804a700:	4813      	ldr	r0, [pc, #76]	; (804a750 <LoRaMacProcess+0x32c>)
 804a702:	685b      	ldr	r3, [r3, #4]
 804a704:	4798      	blx	r3
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 804a706:	f894 3484 	ldrb.w	r3, [r4, #1156]	; 0x484
 804a70a:	2b02      	cmp	r3, #2
 804a70c:	d104      	bne.n	804a718 <LoRaMacProcess+0x2f4>
    	PRINTF("Recebe em Classe C\r\n");
 804a70e:	4811      	ldr	r0, [pc, #68]	; (804a754 <LoRaMacProcess+0x330>)
 804a710:	f004 f8a0 	bl	804e854 <TraceSend>
        OpenContinuousRxCWindow( );
 804a714:	f7fe fe00 	bl	8049318 <OpenContinuousRxCWindow>
}
 804a718:	b021      	add	sp, #132	; 0x84
 804a71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txDone.Joined  = true;
 804a71e:	2201      	movs	r2, #1
 804a720:	e6d1      	b.n	804a4c6 <LoRaMacProcess+0xa2>
 804a722:	bf00      	nop
 804a724:	200029c4 	.word	0x200029c4
 804a728:	08054168 	.word	0x08054168
 804a72c:	20002d48 	.word	0x20002d48
 804a730:	20002d60 	.word	0x20002d60
 804a734:	20002dc0 	.word	0x20002dc0
 804a738:	2000600c 	.word	0x2000600c
 804a73c:	20006010 	.word	0x20006010
 804a740:	08054766 	.word	0x08054766
 804a744:	20002e04 	.word	0x20002e04
 804a748:	20002e18 	.word	0x20002e18
 804a74c:	20002e2c 	.word	0x20002e2c
 804a750:	20002de4 	.word	0x20002de4
 804a754:	08054780 	.word	0x08054780
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 804a758:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a75c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a760:	2b01      	cmp	r3, #1
 804a762:	d10c      	bne.n	804a77e <LoRaMacProcess+0x35a>
        if( LoRaMacClassBIsPingExpected( ) == true )
 804a764:	f001 fa68 	bl	804bc38 <LoRaMacClassBIsPingExpected>
 804a768:	4682      	mov	sl, r0
 804a76a:	b1c8      	cbz	r0, 804a7a0 <LoRaMacProcess+0x37c>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 804a76c:	4658      	mov	r0, fp
 804a76e:	f001 fa58 	bl	804bc22 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 804a772:	4658      	mov	r0, fp
 804a774:	f001 fa5a 	bl	804bc2c <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 804a778:	2304      	movs	r3, #4
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 804a77a:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
    macHdr.Value = payload[pktHeaderLen++];
 804a77e:	f899 a000 	ldrb.w	sl, [r9]
    switch( macHdr.Bits.MType )
 804a782:	ea4f 135a 	mov.w	r3, sl, lsr #5
 804a786:	3b01      	subs	r3, #1
 804a788:	2b06      	cmp	r3, #6
 804a78a:	f200 81fe 	bhi.w	804ab8a <LoRaMacProcess+0x766>
 804a78e:	e8df f013 	tbh	[pc, r3, lsl #1]
 804a792:	0013      	.short	0x0013
 804a794:	009401fc 	.word	0x009401fc
 804a798:	009101fc 	.word	0x009101fc
 804a79c:	01e701fc 	.word	0x01e701fc
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 804a7a0:	f001 fa4c 	bl	804bc3c <LoRaMacClassBIsMulticastExpected>
 804a7a4:	2800      	cmp	r0, #0
 804a7a6:	d0ea      	beq.n	804a77e <LoRaMacProcess+0x35a>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 804a7a8:	4650      	mov	r0, sl
 804a7aa:	f001 fa3b 	bl	804bc24 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 804a7ae:	4650      	mov	r0, sl
 804a7b0:	f001 fa3d 	bl	804bc2e <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 804a7b4:	2305      	movs	r3, #5
 804a7b6:	e7e0      	b.n	804a77a <LoRaMacProcess+0x356>
            macMsgJoinAccept.BufSize = size;
 804a7b8:	fa5f f888 	uxtb.w	r8, r8
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804a7bc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            macMsgJoinAccept.BufSize = size;
 804a7c0:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804a7c4:	f893 61d4 	ldrb.w	r6, [r3, #468]	; 0x1d4
            macMsgJoinAccept.Buffer = payload;
 804a7c8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804a7cc:	b11e      	cbz	r6, 804a7d6 <LoRaMacProcess+0x3b2>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804a7ce:	2301      	movs	r3, #1
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 804a7d0:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 804a7d4:	e10e      	b.n	804a9f4 <LoRaMacProcess+0x5d0>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 804a7d6:	f7fe fc19 	bl	804900c <SecureElementGetJoinEui>
 804a7da:	aa0a      	add	r2, sp, #40	; 0x28
 804a7dc:	4601      	mov	r1, r0
 804a7de:	20ff      	movs	r0, #255	; 0xff
 804a7e0:	f001 ffa8 	bl	804c734 <LoRaMacCryptoHandleJoinAccept>
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 804a7e4:	2800      	cmp	r0, #0
 804a7e6:	d15d      	bne.n	804a8a4 <LoRaMacProcess+0x480>
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804a7e8:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 804a7ec:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 804a7f0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804a7f4:	0412      	lsls	r2, r2, #16
 804a7f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 804a7fa:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804a7fe:	430a      	orrs	r2, r1
 804a800:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 804a802:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 804a804:	64da      	str	r2, [r3, #76]	; 0x4c
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 804a806:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 804a80a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 804a80e:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 804a812:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 804a816:	f3c2 0203 	ubfx	r2, r2, #0, #4
 804a81a:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 804a81e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 804a822:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 804a826:	b3da      	cbz	r2, 804a8a0 <LoRaMacProcess+0x47c>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 804a828:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 804a82c:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 804a830:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804a834:	434a      	muls	r2, r1
 804a836:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 804a83a:	2600      	movs	r6, #0
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 804a83c:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
                applyCFList.Size = size - 17;
 804a840:	f1a8 0811 	sub.w	r8, r8, #17
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 804a844:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 804a848:	f883 61d2 	strb.w	r6, [r3, #466]	; 0x1d2
                applyCFList.Size = size - 17;
 804a84c:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
                applyCFList.Payload = macMsgJoinAccept.CFList;
 804a850:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 804a854:	7818      	ldrb	r0, [r3, #0]
                applyCFList.Payload = macMsgJoinAccept.CFList;
 804a856:	9208      	str	r2, [sp, #32]
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 804a858:	a908      	add	r1, sp, #32
 804a85a:	f002 f99e 	bl	804cb9a <RegionApplyCFList>
                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 804a85e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a862:	2202      	movs	r2, #2
 804a864:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 804a868:	4630      	mov	r0, r6
 804a86a:	f001 fbbf 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 804a86e:	b118      	cbz	r0, 804a878 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 804a870:	4631      	mov	r1, r6
 804a872:	4630      	mov	r0, r6
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 804a874:	f001 fb6e 	bl	804bf54 <LoRaMacConfirmQueueSetStatus>
    if( MacCtx.NodeAckRequested == true )
 804a878:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804a87c:	2b00      	cmp	r3, #0
 804a87e:	f000 818a 	beq.w	804ab96 <LoRaMacProcess+0x772>
        if( MacCtx.McpsConfirm.AckReceived == true )
 804a882:	f894 3444 	ldrb.w	r3, [r4, #1092]	; 0x444
 804a886:	b113      	cbz	r3, 804a88e <LoRaMacProcess+0x46a>
            OnAckTimeoutTimerEvent( NULL );
 804a888:	2000      	movs	r0, #0
 804a88a:	f7fe fc41 	bl	8049110 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.MacDone = 1;
 804a88e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a892:	f043 0320 	orr.w	r3, r3, #32
 804a896:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    UpdateRxSlotIdleState( );
 804a89a:	f7fe fbc9 	bl	8049030 <UpdateRxSlotIdleState>
 804a89e:	e668      	b.n	804a572 <LoRaMacProcess+0x14e>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 804a8a0:	2201      	movs	r2, #1
 804a8a2:	e7c1      	b.n	804a828 <LoRaMacProcess+0x404>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 804a8a4:	4630      	mov	r0, r6
 804a8a6:	f001 fba1 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 804a8aa:	2800      	cmp	r0, #0
 804a8ac:	d0e4      	beq.n	804a878 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 804a8ae:	4631      	mov	r1, r6
 804a8b0:	2007      	movs	r0, #7
 804a8b2:	e7df      	b.n	804a874 <LoRaMacProcess+0x450>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 804a8b4:	2301      	movs	r3, #1
 804a8b6:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804a8ba:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a8be:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804a8c2:	f88d 2016 	strb.w	r2, [sp, #22]
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 804a8c6:	f894 2424 	ldrb.w	r2, [r4, #1060]	; 0x424
 804a8ca:	f88d 2015 	strb.w	r2, [sp, #21]
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 804a8ce:	220d      	movs	r2, #13
 804a8d0:	f88d 2014 	strb.w	r2, [sp, #20]
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 804a8d4:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 804a8d8:	b112      	cbz	r2, 804a8e0 <LoRaMacProcess+0x4bc>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 804a8da:	220e      	movs	r2, #14
 804a8dc:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a8e0:	7818      	ldrb	r0, [r3, #0]
 804a8e2:	a905      	add	r1, sp, #20
 804a8e4:	f002 f933 	bl	804cb4e <RegionGetPhyParam>
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 804a8e8:	f1a8 030d 	sub.w	r3, r8, #13
 804a8ec:	b21b      	sxth	r3, r3
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a8ee:	9006      	str	r0, [sp, #24]
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 804a8f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 804a8f4:	b200      	sxth	r0, r0
 804a8f6:	4283      	cmp	r3, r0
 804a8f8:	f73f af69 	bgt.w	804a7ce <LoRaMacProcess+0x3aa>
            macMsgData.FRMPayload = MacCtx.RxPayload;
 804a8fc:	4baa      	ldr	r3, [pc, #680]	; (804aba8 <LoRaMacProcess+0x784>)
 804a8fe:	931d      	str	r3, [sp, #116]	; 0x74
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804a900:	f10d 0b50 	add.w	fp, sp, #80	; 0x50
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 804a904:	23ff      	movs	r3, #255	; 0xff
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804a906:	4658      	mov	r0, fp
            macMsgData.Buffer = payload;
 804a908:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
            macMsgData.BufSize = size;
 804a90c:	f88d 8054 	strb.w	r8, [sp, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 804a910:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804a914:	f002 f81c 	bl	804c950 <LoRaMacParserData>
 804a918:	2800      	cmp	r0, #0
 804a91a:	f47f af58 	bne.w	804a7ce <LoRaMacProcess+0x3aa>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 804a91e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 804a920:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 804a924:	a908      	add	r1, sp, #32
 804a926:	4658      	mov	r0, fp
 804a928:	f7ff fd5a 	bl	804a3e0 <DetermineFrameType>
 804a92c:	2800      	cmp	r0, #0
 804a92e:	f47f af4e 	bne.w	804a7ce <LoRaMacProcess+0x3aa>
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 804a932:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a936:	9916      	ldr	r1, [sp, #88]	; 0x58
            downLinkCounter = 0;
 804a938:	9007      	str	r0, [sp, #28]
 804a93a:	461a      	mov	r2, r3
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 804a93c:	4681      	mov	r9, r0
 804a93e:	6d50      	ldr	r0, [r2, #84]	; 0x54
 804a940:	9003      	str	r0, [sp, #12]
 804a942:	4288      	cmp	r0, r1
 804a944:	d114      	bne.n	804a970 <LoRaMacProcess+0x54c>
 804a946:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 804a94a:	b188      	cbz	r0, 804a970 <LoRaMacProcess+0x54c>
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 804a94c:	2028      	movs	r0, #40	; 0x28
 804a94e:	fb00 3009 	mla	r0, r0, r9, r3
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 804a952:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 804a954:	f890 9052 	ldrb.w	r9, [r0, #82]	; 0x52
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 804a958:	6812      	ldr	r2, [r2, #0]
 804a95a:	9207      	str	r2, [sp, #28]
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804a95c:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804a960:	2a02      	cmp	r2, #2
 804a962:	d102      	bne.n	804a96a <LoRaMacProcess+0x546>
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 804a964:	2203      	movs	r2, #3
 804a966:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
                    multicast = 1;
 804a96a:	f04f 0801 	mov.w	r8, #1
 804a96e:	e009      	b.n	804a984 <LoRaMacProcess+0x560>
 804a970:	f109 0901 	add.w	r9, r9, #1
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 804a974:	f1b9 0f04 	cmp.w	r9, #4
 804a978:	f102 0228 	add.w	r2, r2, #40	; 0x28
 804a97c:	d1df      	bne.n	804a93e <LoRaMacProcess+0x51a>
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804a97e:	9603      	str	r6, [sp, #12]
            multicast = 0;
 804a980:	f04f 0800 	mov.w	r8, #0
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 804a984:	2215      	movs	r2, #21
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a986:	a905      	add	r1, sp, #20
 804a988:	7818      	ldrb	r0, [r3, #0]
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 804a98a:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a98e:	f002 f8de 	bl	804cb4e <RegionGetPhyParam>
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 804a992:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a996:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 804a998:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804a99c:	f892 21d2 	ldrb.w	r2, [r2, #466]	; 0x1d2
 804a9a0:	b281      	uxth	r1, r0
    switch( addrID )
 804a9a2:	f1b9 0f04 	cmp.w	r9, #4
 804a9a6:	d840      	bhi.n	804aa2a <LoRaMacProcess+0x606>
 804a9a8:	e8df f009 	tbb	[pc, r9]
 804a9ac:	312f3303 	.word	0x312f3303
 804a9b0:	27          	.byte	0x27
 804a9b1:	00          	.byte	0x00
            *fCntID = MC_FCNT_DOWN_0;
 804a9b2:	2604      	movs	r6, #4
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 804a9b4:	ab07      	add	r3, sp, #28
 804a9b6:	f8bd 205e 	ldrh.w	r2, [sp, #94]	; 0x5e
 804a9ba:	4630      	mov	r0, r6
 804a9bc:	f001 fd0e 	bl	804c3dc <LoRaMacCryptoGetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804a9c0:	b3a8      	cbz	r0, 804aa2e <LoRaMacProcess+0x60a>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 804a9c2:	2807      	cmp	r0, #7
 804a9c4:	d12b      	bne.n	804aa1e <LoRaMacProcess+0x5fa>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 804a9c6:	2308      	movs	r3, #8
 804a9c8:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 804a9cc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a9d0:	f893 21d2 	ldrb.w	r2, [r3, #466]	; 0x1d2
 804a9d4:	b95a      	cbnz	r2, 804a9ee <LoRaMacProcess+0x5ca>
 804a9d6:	f00a 02e0 	and.w	r2, sl, #224	; 0xe0
 804a9da:	2aa0      	cmp	r2, #160	; 0xa0
 804a9dc:	d107      	bne.n	804a9ee <LoRaMacProcess+0x5ca>
 804a9de:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 804a9e2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 804a9e4:	4291      	cmp	r1, r2
 804a9e6:	d102      	bne.n	804a9ee <LoRaMacProcess+0x5ca>
                        MacCtx.NvmCtx->SrvAckRequested = true;
 804a9e8:	2201      	movs	r2, #1
 804a9ea:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804a9ee:	9b07      	ldr	r3, [sp, #28]
 804a9f0:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
                PrepareRxDoneAbort( );
 804a9f4:	f7fe fbb0 	bl	8049158 <PrepareRxDoneAbort>
 804a9f8:	e5bb      	b.n	804a572 <LoRaMacProcess+0x14e>
            if( lrWanVersion.Fields.Minor == 1 )
 804a9fa:	2a01      	cmp	r2, #1
 804a9fc:	d10b      	bne.n	804aa16 <LoRaMacProcess+0x5f2>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 804a9fe:	b163      	cbz	r3, 804aa1a <LoRaMacProcess+0x5f6>
                    *fCntID = A_FCNT_DOWN;
 804aa00:	2b03      	cmp	r3, #3
 804aa02:	bf14      	ite	ne
 804aa04:	2601      	movne	r6, #1
 804aa06:	2602      	moveq	r6, #2
 804aa08:	e7d4      	b.n	804a9b4 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_2;
 804aa0a:	2606      	movs	r6, #6
 804aa0c:	e7d2      	b.n	804a9b4 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_3;
 804aa0e:	2607      	movs	r6, #7
 804aa10:	e7d0      	b.n	804a9b4 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_1;
 804aa12:	2605      	movs	r6, #5
 804aa14:	e7ce      	b.n	804a9b4 <LoRaMacProcess+0x590>
                *fCntID = FCNT_DOWN;
 804aa16:	2603      	movs	r6, #3
 804aa18:	e7cc      	b.n	804a9b4 <LoRaMacProcess+0x590>
                    *fCntID = A_FCNT_DOWN;
 804aa1a:	2602      	movs	r6, #2
 804aa1c:	e7ca      	b.n	804a9b4 <LoRaMacProcess+0x590>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 804aa1e:	2808      	cmp	r0, #8
 804aa20:	d103      	bne.n	804aa2a <LoRaMacProcess+0x606>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 804aa22:	230a      	movs	r3, #10
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804aa24:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 804aa28:	e7e1      	b.n	804a9ee <LoRaMacProcess+0x5ca>
 804aa2a:	2301      	movs	r3, #1
 804aa2c:	e7fa      	b.n	804aa24 <LoRaMacProcess+0x600>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 804aa2e:	f8cd b000 	str.w	fp, [sp]
 804aa32:	9b07      	ldr	r3, [sp, #28]
 804aa34:	9903      	ldr	r1, [sp, #12]
 804aa36:	4632      	mov	r2, r6
 804aa38:	4648      	mov	r0, r9
 804aa3a:	f001 fdb3 	bl	804c5a4 <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804aa3e:	b120      	cbz	r0, 804aa4a <LoRaMacProcess+0x626>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 804aa40:	2802      	cmp	r0, #2
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 804aa42:	bf0c      	ite	eq
 804aa44:	230b      	moveq	r3, #11
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 804aa46:	230c      	movne	r3, #12
 804aa48:	e6c2      	b.n	804a7d0 <LoRaMacProcess+0x3ac>
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 804aa4a:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 804aa4e:	f894 1431 	ldrb.w	r1, [r4, #1073]	; 0x431
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804aa52:	f884 0421 	strb.w	r0, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 804aa56:	f3c3 1200 	ubfx	r2, r3, #4, #1
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 804aa5a:	2901      	cmp	r1, #1
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 804aa5c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 804aa60:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 804aa64:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
                MacCtx.NvmCtx->AdrAckCounter = 0;
 804aa68:	bf98      	it	ls
 804aa6a:	f8d4 3488 	ldrls.w	r3, [r4, #1160]	; 0x488
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 804aa6e:	f884 2425 	strb.w	r2, [r4, #1061]	; 0x425
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804aa72:	9a07      	ldr	r2, [sp, #28]
            MacCtx.McpsIndication.Multicast = multicast;
 804aa74:	f884 8422 	strb.w	r8, [r4, #1058]	; 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 804aa78:	f8c4 0428 	str.w	r0, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 804aa7c:	f884 042c 	strb.w	r0, [r4, #1068]	; 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804aa80:	f8c4 2434 	str.w	r2, [r4, #1076]	; 0x434
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804aa84:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
                MacCtx.NvmCtx->AdrAckCounter = 0;
 804aa88:	bf98      	it	ls
 804aa8a:	f8c3 00f4 	strls.w	r0, [r3, #244]	; 0xf4
            if( multicast == 1 )
 804aa8e:	f1b8 0f00 	cmp.w	r8, #0
 804aa92:	d01b      	beq.n	804aacc <LoRaMacProcess+0x6a8>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 804aa94:	2302      	movs	r3, #2
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 804aa96:	2901      	cmp	r1, #1
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 804aa98:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 804aa9c:	f894 2440 	ldrb.w	r2, [r4, #1088]	; 0x440
 804aaa0:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 804aaa4:	d805      	bhi.n	804aab2 <LoRaMacProcess+0x68e>
        if( request == MCPS_CONFIRMED )
 804aaa6:	2a01      	cmp	r2, #1
 804aaa8:	d101      	bne.n	804aaae <LoRaMacProcess+0x68a>
            if( fCtrl.Bits.Ack == 1 )
 804aaaa:	069b      	lsls	r3, r3, #26
 804aaac:	d501      	bpl.n	804aab2 <LoRaMacProcess+0x68e>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 804aaae:	f001 f99d 	bl	804bdec <LoRaMacCommandsRemoveStickyAnsCmds>
            PRINTF("FRame type: %d\r\n", fType);
 804aab2:	f89d 1020 	ldrb.w	r1, [sp, #32]
 804aab6:	483d      	ldr	r0, [pc, #244]	; (804abac <LoRaMacProcess+0x788>)
 804aab8:	f003 fecc 	bl	804e854 <TraceSend>
            switch( fType )
 804aabc:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804aac0:	2b03      	cmp	r3, #3
 804aac2:	d847      	bhi.n	804ab54 <LoRaMacProcess+0x730>
 804aac4:	e8df f003 	tbb	[pc, r3]
 804aac8:	1f412e17 	.word	0x1f412e17
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 804aacc:	f00a 03e0 	and.w	r3, sl, #224	; 0xe0
 804aad0:	2ba0      	cmp	r3, #160	; 0xa0
 804aad2:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804aad6:	d10a      	bne.n	804aaee <LoRaMacProcess+0x6ca>
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804aad8:	f892 01d2 	ldrb.w	r0, [r2, #466]	; 0x1d2
                    MacCtx.NvmCtx->SrvAckRequested = true;
 804aadc:	2301      	movs	r3, #1
 804aade:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804aae2:	2800      	cmp	r0, #0
 804aae4:	d1d7      	bne.n	804aa96 <LoRaMacProcess+0x672>
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 804aae6:	981f      	ldr	r0, [sp, #124]	; 0x7c
 804aae8:	f8c2 01d8 	str.w	r0, [r2, #472]	; 0x1d8
 804aaec:	e7d3      	b.n	804aa96 <LoRaMacProcess+0x672>
                    MacCtx.NvmCtx->SrvAckRequested = false;
 804aaee:	2300      	movs	r3, #0
 804aaf0:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 804aaf4:	e7cf      	b.n	804aa96 <LoRaMacProcess+0x672>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804aaf6:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 804aafa:	463a      	mov	r2, r7
 804aafc:	f001 010f 	and.w	r1, r1, #15
 804ab00:	a818      	add	r0, sp, #96	; 0x60
 804ab02:	f7fe fdb5 	bl	8049670 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804ab06:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 804ab0a:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 804ab0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 804ab10:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 804ab14:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 804ab18:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 804ab1c:	2301      	movs	r3, #1
 804ab1e:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
 804ab22:	e00b      	b.n	804ab3c <LoRaMacProcess+0x718>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804ab24:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 804ab28:	463a      	mov	r2, r7
 804ab2a:	f001 010f 	and.w	r1, r1, #15
 804ab2e:	a818      	add	r0, sp, #96	; 0x60
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804ab30:	f7fe fd9e 	bl	8049670 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804ab34:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 804ab38:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
            MacCtx.MacFlags.Bits.McpsInd = 1;
 804ab3c:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804ab40:	f043 0302 	orr.w	r3, r3, #2
 804ab44:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
 804ab48:	e696      	b.n	804a878 <LoRaMacProcess+0x454>
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804ab4a:	463a      	mov	r2, r7
 804ab4c:	f89d 1078 	ldrb.w	r1, [sp, #120]	; 0x78
 804ab50:	981d      	ldr	r0, [sp, #116]	; 0x74
 804ab52:	e7ed      	b.n	804ab30 <LoRaMacProcess+0x70c>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804ab54:	2301      	movs	r3, #1
 804ab56:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    PrepareRxDoneAbort( );
 804ab5a:	f7fe fafd 	bl	8049158 <PrepareRxDoneAbort>
 804ab5e:	e7ed      	b.n	804ab3c <LoRaMacProcess+0x718>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 804ab60:	4e11      	ldr	r6, [pc, #68]	; (804aba8 <LoRaMacProcess+0x784>)
 804ab62:	f108 38ff 	add.w	r8, r8, #4294967295
 804ab66:	fa1f f288 	uxth.w	r2, r8
 804ab6a:	f109 0101 	add.w	r1, r9, #1
 804ab6e:	4630      	mov	r0, r6
 804ab70:	f003 fed5 	bl	804e91e <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 804ab74:	2303      	movs	r3, #3
 804ab76:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804ab7a:	2300      	movs	r3, #0
 804ab7c:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 804ab80:	f8c4 6428 	str.w	r6, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 804ab84:	f884 842c 	strb.w	r8, [r4, #1068]	; 0x42c
 804ab88:	e7d8      	b.n	804ab3c <LoRaMacProcess+0x718>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804ab8a:	2301      	movs	r3, #1
 804ab8c:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            PrepareRxDoneAbort( );
 804ab90:	f7fe fae2 	bl	8049158 <PrepareRxDoneAbort>
 804ab94:	e670      	b.n	804a878 <LoRaMacProcess+0x454>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804ab96:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804ab9a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804ab9e:	2b02      	cmp	r3, #2
 804aba0:	f47f ae75 	bne.w	804a88e <LoRaMacProcess+0x46a>
 804aba4:	e670      	b.n	804a888 <LoRaMacProcess+0x464>
 804aba6:	bf00      	nop
 804aba8:	20002c00 	.word	0x20002c00
 804abac:	0805476f 	.word	0x0805476f
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804abb0:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804abb4:	075d      	lsls	r5, r3, #29
 804abb6:	d50f      	bpl.n	804abd8 <LoRaMacProcess+0x7b4>
        if( ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 804abb8:	2000      	movs	r0, #0
 804abba:	f001 fa17 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 804abbe:	b390      	cbz	r0, 804ac26 <LoRaMacProcess+0x802>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 804abc0:	2000      	movs	r0, #0
 804abc2:	f001 f9e1 	bl	804bf88 <LoRaMacConfirmQueueGetStatus>
 804abc6:	b908      	cbnz	r0, 804abcc <LoRaMacProcess+0x7a8>
                MacCtx.ChannelsNbTransCounter = 0;
 804abc8:	f884 0414 	strb.w	r0, [r4, #1044]	; 0x414
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804abcc:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804abd0:	f023 0302 	bic.w	r3, r3, #2
 804abd4:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 804abd8:	f894 1485 	ldrb.w	r1, [r4, #1157]	; 0x485
 804abdc:	07c8      	lsls	r0, r1, #31
 804abde:	f57f ad1b 	bpl.w	804a618 <LoRaMacProcess+0x1f4>
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 804abe2:	f894 3440 	ldrb.w	r3, [r4, #1088]	; 0x440
 804abe6:	b10b      	cbz	r3, 804abec <LoRaMacProcess+0x7c8>
 804abe8:	2b03      	cmp	r3, #3
 804abea:	d127      	bne.n	804ac3c <LoRaMacProcess+0x818>
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 804abec:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.ChannelsNbTransCounter >=
 804abf0:	f894 0414 	ldrb.w	r0, [r4, #1044]	; 0x414
 804abf4:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 804abf8:	4290      	cmp	r0, r2
 804abfa:	d208      	bcs.n	804ac0e <LoRaMacProcess+0x7ea>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804abfc:	078a      	lsls	r2, r1, #30
 804abfe:	d552      	bpl.n	804aca6 <LoRaMacProcess+0x882>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804ac00:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804ac04:	b11b      	cbz	r3, 804ac0e <LoRaMacProcess+0x7ea>
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 804ac06:	f894 3431 	ldrb.w	r3, [r4, #1073]	; 0x431
 804ac0a:	2b00      	cmp	r3, #0
 804ac0c:	d14b      	bne.n	804aca6 <LoRaMacProcess+0x882>
            TimerStop( &MacCtx.TxDelayedTimer );
 804ac0e:	4839      	ldr	r0, [pc, #228]	; (804acf4 <LoRaMacProcess+0x8d0>)
 804ac10:	f003 fd96 	bl	804e740 <TimerStop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 804ac14:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804ac18:	f023 0320 	bic.w	r3, r3, #32
 804ac1c:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
            StopRetransmission( );
 804ac20:	f7fe fa14 	bl	804904c <StopRetransmission>
 804ac24:	e4f8      	b.n	804a618 <LoRaMacProcess+0x1f4>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 804ac26:	2004      	movs	r0, #4
 804ac28:	f001 f9e0 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
 804ac2c:	2800      	cmp	r0, #0
 804ac2e:	d1cd      	bne.n	804abcc <LoRaMacProcess+0x7a8>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 804ac30:	2005      	movs	r0, #5
 804ac32:	f001 f9db 	bl	804bfec <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 804ac36:	2800      	cmp	r0, #0
 804ac38:	d1c8      	bne.n	804abcc <LoRaMacProcess+0x7a8>
 804ac3a:	e7cd      	b.n	804abd8 <LoRaMacProcess+0x7b4>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 804ac3c:	2b01      	cmp	r3, #1
 804ac3e:	d132      	bne.n	804aca6 <LoRaMacProcess+0x882>
            if( MacCtx.AckTimeoutRetry == true )
 804ac40:	f894 2417 	ldrb.w	r2, [r4, #1047]	; 0x417
 804ac44:	2a00      	cmp	r2, #0
 804ac46:	f43f ace7 	beq.w	804a618 <LoRaMacProcess+0x1f4>
    if( MacCtx.AckTimeoutRetriesCounter >=
 804ac4a:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
        MacCtx.AckTimeoutRetries )
 804ac4e:	f894 5415 	ldrb.w	r5, [r4, #1045]	; 0x415
    if( MacCtx.AckTimeoutRetriesCounter >=
 804ac52:	42ab      	cmp	r3, r5
 804ac54:	d204      	bcs.n	804ac60 <LoRaMacProcess+0x83c>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804ac56:	f011 0202 	ands.w	r2, r1, #2
        if( MacCtx.McpsConfirm.AckReceived == true )
 804ac5a:	bf18      	it	ne
 804ac5c:	f894 2444 	ldrbne.w	r2, [r4, #1092]	; 0x444
                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804ac60:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 804ac64:	f890 11d2 	ldrb.w	r1, [r0, #466]	; 0x1d2
 804ac68:	2900      	cmp	r1, #0
 804ac6a:	d13f      	bne.n	804acec <LoRaMacProcess+0x8c8>
                    if( stopRetransmission == false )
 804ac6c:	bb3a      	cbnz	r2, 804acbe <LoRaMacProcess+0x89a>
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 804ac6e:	42ab      	cmp	r3, r5
 804ac70:	d219      	bcs.n	804aca6 <LoRaMacProcess+0x882>
        MacCtx.AckTimeoutRetriesCounter++;
 804ac72:	3301      	adds	r3, #1
 804ac74:	b2db      	uxtb	r3, r3
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 804ac76:	07df      	lsls	r7, r3, #31
        MacCtx.AckTimeoutRetriesCounter++;
 804ac78:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 804ac7c:	d513      	bpl.n	804aca6 <LoRaMacProcess+0x882>
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 804ac7e:	2322      	movs	r3, #34	; 0x22
 804ac80:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804ac84:	f890 312c 	ldrb.w	r3, [r0, #300]	; 0x12c
 804ac88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804ac8c:	f890 30f9 	ldrb.w	r3, [r0, #249]	; 0xf9
 804ac90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ac94:	a90a      	add	r1, sp, #40	; 0x28
 804ac96:	7800      	ldrb	r0, [r0, #0]
 804ac98:	f001 ff59 	bl	804cb4e <RegionGetPhyParam>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804ac9c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aca0:	9014      	str	r0, [sp, #80]	; 0x50
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804aca2:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
            MacCtx.MacFlags.Bits.MacDone = 0;
 804aca6:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804acaa:	2000      	movs	r0, #0
            MacCtx.MacFlags.Bits.MacDone = 0;
 804acac:	f36f 1345 	bfc	r3, #5, #1
 804acb0:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804acb4:	f884 0417 	strb.w	r0, [r4, #1047]	; 0x417
            OnTxDelayedTimerEvent( NULL );
 804acb8:	f7ff f9ec 	bl	804a094 <OnTxDelayedTimerEvent>
 804acbc:	e4ac      	b.n	804a618 <LoRaMacProcess+0x1f4>
    if( MacCtx.McpsConfirm.AckReceived == false )
 804acbe:	f894 5444 	ldrb.w	r5, [r4, #1092]	; 0x444
 804acc2:	b975      	cbnz	r5, 804ace2 <LoRaMacProcess+0x8be>
        params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 804acc4:	2301      	movs	r3, #1
 804acc6:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
        params.NvmCtx = Contexts.RegionNvmCtx;
 804acca:	4b0b      	ldr	r3, [pc, #44]	; (804acf8 <LoRaMacProcess+0x8d4>)
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804accc:	7800      	ldrb	r0, [r0, #0]
        params.NvmCtx = Contexts.RegionNvmCtx;
 804acce:	689b      	ldr	r3, [r3, #8]
 804acd0:	a920      	add	r1, sp, #128	; 0x80
 804acd2:	f841 3d30 	str.w	r3, [r1, #-48]!
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804acd6:	f001 ff4a 	bl	804cb6e <RegionInitDefaults>
        MacCtx.NodeAckRequested = false;
 804acda:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
        MacCtx.McpsConfirm.AckReceived = false;
 804acde:	f884 5444 	strb.w	r5, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 804ace2:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804ace6:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
 804acea:	e790      	b.n	804ac0e <LoRaMacProcess+0x7ea>
        if( stopRetransmission == true )
 804acec:	2a00      	cmp	r2, #0
 804acee:	d0da      	beq.n	804aca6 <LoRaMacProcess+0x882>
 804acf0:	e78d      	b.n	804ac0e <LoRaMacProcess+0x7ea>
 804acf2:	bf00      	nop
 804acf4:	20002d30 	.word	0x20002d30
 804acf8:	20006020 	.word	0x20006020

0804acfc <LoRaMacInitialization>:
    return 0;
}


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 804acfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804ad00:	4688      	mov	r8, r1
 804ad02:	b08f      	sub	sp, #60	; 0x3c
 804ad04:	4692      	mov	sl, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 804ad06:	4607      	mov	r7, r0
 804ad08:	2800      	cmp	r0, #0
 804ad0a:	f000 81da 	beq.w	804b0c2 <LoRaMacInitialization+0x3c6>
 804ad0e:	2900      	cmp	r1, #0
 804ad10:	f000 81d7 	beq.w	804b0c2 <LoRaMacInitialization+0x3c6>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 804ad14:	6803      	ldr	r3, [r0, #0]
 804ad16:	2b00      	cmp	r3, #0
 804ad18:	f000 81d3 	beq.w	804b0c2 <LoRaMacInitialization+0x3c6>
 804ad1c:	6843      	ldr	r3, [r0, #4]
 804ad1e:	2b00      	cmp	r3, #0
 804ad20:	f000 81cf 	beq.w	804b0c2 <LoRaMacInitialization+0x3c6>
        ( primitives->MacMcpsIndication == NULL ) ||
 804ad24:	6883      	ldr	r3, [r0, #8]
 804ad26:	2b00      	cmp	r3, #0
 804ad28:	f000 81cb 	beq.w	804b0c2 <LoRaMacInitialization+0x3c6>
        ( primitives->MacMlmeConfirm == NULL ) ||
 804ad2c:	68c3      	ldr	r3, [r0, #12]
 804ad2e:	2b00      	cmp	r3, #0
 804ad30:	f000 81c7 	beq.w	804b0c2 <LoRaMacInitialization+0x3c6>
        ( primitives->MacMlmeIndication == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 804ad34:	4610      	mov	r0, r2
 804ad36:	f001 ff06 	bl	804cb46 <RegionIsActive>
 804ad3a:	2800      	cmp	r0, #0
 804ad3c:	f000 81c3 	beq.w	804b0c6 <LoRaMacInitialization+0x3ca>

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804ad40:	4cb0      	ldr	r4, [pc, #704]	; (804b004 <LoRaMacInitialization+0x308>)
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 804ad42:	49b1      	ldr	r1, [pc, #708]	; (804b008 <LoRaMacInitialization+0x30c>)
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804ad44:	f204 458c 	addw	r5, r4, #1164	; 0x48c
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 804ad48:	4638      	mov	r0, r7
 804ad4a:	f001 f8a9 	bl	804bea0 <LoRaMacConfirmQueueInit>
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804ad4e:	4628      	mov	r0, r5
 804ad50:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 804ad54:	2100      	movs	r1, #0
 804ad56:	f003 fdf6 	bl	804e946 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 804ad5a:	f44f 6291 	mov.w	r2, #1160	; 0x488
 804ad5e:	2100      	movs	r1, #0
 804ad60:	1d20      	adds	r0, r4, #4
 804ad62:	f003 fdf0 	bl	804e946 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 804ad66:	f8c4 5488 	str.w	r5, [r4, #1160]	; 0x488
    Version_t lrWanVersion;
    lrWanVersion.Fields.Major    = 1;
    lrWanVersion.Fields.Minor    = 0;
    lrWanVersion.Fields.Revision = 3;
    lrWanVersion.Fields.Rfu      = 0;
    MacCtx.NvmCtx->Version = lrWanVersion;
 804ad6a:	4ba8      	ldr	r3, [pc, #672]	; (804b00c <LoRaMacInitialization+0x310>)
 804ad6c:	f8c4 365c 	str.w	r3, [r4, #1628]	; 0x65c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 804ad70:	ad0e      	add	r5, sp, #56	; 0x38
 804ad72:	230f      	movs	r3, #15
 804ad74:	f805 3d38 	strb.w	r3, [r5, #-56]!
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 804ad78:	2600      	movs	r6, #0
    MacCtx.AckTimeoutRetriesCounter = 1;
 804ad7a:	f04f 0901 	mov.w	r9, #1
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad7e:	4629      	mov	r1, r5
 804ad80:	4650      	mov	r0, sl
    MacCtx.NvmCtx->Region = region;
 804ad82:	f884 a48c 	strb.w	sl, [r4, #1164]	; 0x48c
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 804ad86:	f884 657c 	strb.w	r6, [r4, #1404]	; 0x57c
    MacCtx.NvmCtx->RepeaterSupport = false;
 804ad8a:	f884 65cb 	strb.w	r6, [r4, #1483]	; 0x5cb
    MacCtx.AckTimeoutRetriesCounter = 1;
 804ad8e:	f884 9416 	strb.w	r9, [r4, #1046]	; 0x416
    MacCtx.AckTimeoutRetries = 1;
 804ad92:	f884 9415 	strb.w	r9, [r4, #1045]	; 0x415
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad96:	f001 feda 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804ad9a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad9e:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804ada0:	1b80      	subs	r0, r0, r6
 804ada2:	bf18      	it	ne
 804ada4:	2001      	movne	r0, #1

    getPhy.Attribute = PHY_DEF_TX_POWER;
 804ada6:	220a      	movs	r2, #10
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804ada8:	f883 013d 	strb.w	r0, [r3, #317]	; 0x13d
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adac:	4629      	mov	r1, r5
 804adae:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_TX_POWER;
 804adb0:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adb4:	f001 fecb 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 804adb8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adbc:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 804adbe:	7118      	strb	r0, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 804adc0:	f04f 0a06 	mov.w	sl, #6
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adc4:	4629      	mov	r1, r5
 804adc6:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_TX_DR;
 804adc8:	f88d a000 	strb.w	sl, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adcc:	f001 febf 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 804add0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804add4:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 804add6:	7158      	strb	r0, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 804add8:	2210      	movs	r2, #16
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adda:	4629      	mov	r1, r5
 804addc:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 804adde:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ade2:	f001 feb4 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 804ade6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adea:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 804adec:	6118      	str	r0, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 804adee:	2211      	movs	r2, #17
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adf0:	4629      	mov	r1, r5
 804adf2:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 804adf4:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adf8:	f001 fea9 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 804adfc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae00:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 804ae02:	6158      	str	r0, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 804ae04:	2212      	movs	r2, #18
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae06:	4629      	mov	r1, r5
 804ae08:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 804ae0a:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae0e:	f001 fe9e 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 804ae12:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae16:	9001      	str	r0, [sp, #4]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 804ae18:	2213      	movs	r2, #19
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 804ae1a:	6198      	str	r0, [r3, #24]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae1c:	4629      	mov	r1, r5
 804ae1e:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 804ae20:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae24:	f001 fe93 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 804ae28:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae2c:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 804ae2e:	61d8      	str	r0, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 804ae30:	f04f 0b14 	mov.w	fp, #20
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae34:	4629      	mov	r1, r5
 804ae36:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 804ae38:	f88d b000 	strb.w	fp, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae3c:	f001 fe87 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 804ae40:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae44:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 804ae46:	6218      	str	r0, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 804ae48:	2217      	movs	r2, #23
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae4a:	4629      	mov	r1, r5
 804ae4c:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 804ae4e:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae52:	f001 fe7c 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 804ae56:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae5a:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 804ae5c:	f883 0025 	strb.w	r0, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 804ae60:	2218      	movs	r2, #24
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae62:	4629      	mov	r1, r5
 804ae64:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 804ae66:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae6a:	f001 fe70 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 804ae6e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae72:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 804ae74:	6298      	str	r0, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 804ae76:	6318      	str	r0, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 804ae78:	2219      	movs	r2, #25
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae7a:	4629      	mov	r1, r5
 804ae7c:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_RX2_DR;
 804ae7e:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae82:	f001 fe64 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 804ae86:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae8a:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 804ae8c:	b2c0      	uxtb	r0, r0
 804ae8e:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 804ae92:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 804ae96:	221e      	movs	r2, #30
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae98:	4629      	mov	r1, r5
 804ae9a:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 804ae9c:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aea0:	f001 fe55 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 804aea4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aea8:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 804aeaa:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 804aeae:	221f      	movs	r2, #31
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aeb0:	4629      	mov	r1, r5
 804aeb2:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 804aeb4:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aeb8:	f001 fe49 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 804aebc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aec0:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 804aec2:	f883 0039 	strb.w	r0, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 804aec6:	2220      	movs	r2, #32
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aec8:	4629      	mov	r1, r5
 804aeca:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 804aecc:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aed0:	f001 fe3d 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 804aed4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aed8:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 804aeda:	9a01      	ldr	r2, [sp, #4]
 804aedc:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aede:	4629      	mov	r1, r5
    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 804aee0:	2221      	movs	r2, #33	; 0x21
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aee2:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 804aee4:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aee8:	f001 fe31 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 804aeec:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aef0:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 804aef2:	9a01      	ldr	r2, [sp, #4]
 804aef4:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aef6:	4629      	mov	r1, r5
    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 804aef8:	220b      	movs	r2, #11
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aefa:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 804aefc:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804af00:	f001 fe25 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.AdrAckLimit = phyParam.Value;

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 804af04:	230c      	movs	r3, #12
 804af06:	f88d 3000 	strb.w	r3, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804af0a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804af0e:	9001      	str	r0, [sp, #4]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804af10:	4629      	mov	r1, r5
    MacCtx.AdrAckLimit = phyParam.Value;
 804af12:	f8a4 03f8 	strh.w	r0, [r4, #1016]	; 0x3f8
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804af16:	7818      	ldrb	r0, [r3, #0]
 804af18:	f001 fe19 	bl	804cb4e <RegionGetPhyParam>
    MacCtx.AdrAckDelay = phyParam.Value;

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 804af1c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    MacCtx.AdrAckDelay = phyParam.Value;
 804af20:	f8a4 03fa 	strh.w	r0, [r4, #1018]	; 0x3fa
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 20;
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 804af24:	691a      	ldr	r2, [r3, #16]
 804af26:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 804af2a:	695a      	ldr	r2, [r3, #20]
 804af2c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 804af30:	699a      	ldr	r2, [r3, #24]
 804af32:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 804af36:	69da      	ldr	r2, [r3, #28]
 804af38:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 804af3c:	6a1a      	ldr	r2, [r3, #32]
 804af3e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 804af42:	f883 9024 	strb.w	r9, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 20;
 804af46:	f8c3 b008 	str.w	fp, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 804af4a:	f883 a00c 	strb.w	sl, [r3, #12]
    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 804af4e:	f8c3 b0fc 	str.w	fp, [r3, #252]	; 0xfc
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 804af52:	f883 a100 	strb.w	sl, [r3, #256]	; 0x100
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 804af56:	f883 9118 	strb.w	r9, [r3, #280]	; 0x118
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804af5a:	9001      	str	r0, [sp, #4]

    ResetMacParameters( );
 804af5c:	f7fe f978 	bl	8049250 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 804af60:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
    MacCtx.NvmCtx->AggregatedTimeOff = 0;

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804af64:	492a      	ldr	r1, [pc, #168]	; (804b010 <LoRaMacInitialization+0x314>)
    MacCtx.NvmCtx->PublicNetwork = true;
 804af66:	f883 90f1 	strb.w	r9, [r3, #241]	; 0xf1
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804af6a:	f504 705b 	add.w	r0, r4, #876	; 0x36c
    MacCtx.MacFlags.Value = 0;
 804af6e:	f884 6485 	strb.w	r6, [r4, #1157]	; 0x485
    MacCtx.MacPrimitives = primitives;
 804af72:	f8c4 7348 	str.w	r7, [r4, #840]	; 0x348
    MacCtx.MacCallbacks = callbacks;
 804af76:	f8c4 834c 	str.w	r8, [r4, #844]	; 0x34c
    MacCtx.MacState = LORAMAC_STOPPED;
 804af7a:	f8c4 9344 	str.w	r9, [r4, #836]	; 0x344
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 804af7e:	f8c3 61c4 	str.w	r6, [r3, #452]	; 0x1c4
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 804af82:	f8c3 61c8 	str.w	r6, [r3, #456]	; 0x1c8
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804af86:	f003 fb5f 	bl	804e648 <TimerInit>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 804af8a:	4922      	ldr	r1, [pc, #136]	; (804b014 <LoRaMacInitialization+0x318>)
 804af8c:	f504 7061 	add.w	r0, r4, #900	; 0x384
 804af90:	f003 fb5a 	bl	804e648 <TimerInit>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 804af94:	4920      	ldr	r1, [pc, #128]	; (804b018 <LoRaMacInitialization+0x31c>)
 804af96:	f504 7067 	add.w	r0, r4, #924	; 0x39c
 804af9a:	f003 fb55 	bl	804e648 <TimerInit>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 804af9e:	491f      	ldr	r1, [pc, #124]	; (804b01c <LoRaMacInitialization+0x320>)
 804afa0:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 804afa4:	f003 fb50 	bl	804e648 <TimerInit>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = TimerGetCurrentTime( );
 804afa8:	f8d4 5488 	ldr.w	r5, [r4, #1160]	; 0x488
 804afac:	f003 fc01 	bl	804e7b2 <TimerGetCurrentTime>

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 804afb0:	4b1b      	ldr	r3, [pc, #108]	; (804b020 <LoRaMacInitialization+0x324>)
    MacCtx.NvmCtx->InitializationTime = TimerGetCurrentTime( );
 804afb2:	f8c5 01cc 	str.w	r0, [r5, #460]	; 0x1cc
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 804afb6:	f8c4 3350 	str.w	r3, [r4, #848]	; 0x350
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 804afba:	4b1a      	ldr	r3, [pc, #104]	; (804b024 <LoRaMacInitialization+0x328>)
 804afbc:	f8c4 3358 	str.w	r3, [r4, #856]	; 0x358
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 804afc0:	4b19      	ldr	r3, [pc, #100]	; (804b028 <LoRaMacInitialization+0x32c>)
 804afc2:	f8c4 3360 	str.w	r3, [r4, #864]	; 0x360
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
    Radio.Init( &MacCtx.RadioEvents );
 804afc6:	4d19      	ldr	r5, [pc, #100]	; (804b02c <LoRaMacInitialization+0x330>)
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 804afc8:	4b19      	ldr	r3, [pc, #100]	; (804b030 <LoRaMacInitialization+0x334>)
 804afca:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 804afce:	4b19      	ldr	r3, [pc, #100]	; (804b034 <LoRaMacInitialization+0x338>)
 804afd0:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
    Radio.Init( &MacCtx.RadioEvents );
 804afd4:	f504 7054 	add.w	r0, r4, #848	; 0x350
 804afd8:	68ab      	ldr	r3, [r5, #8]
 804afda:	4798      	blx	r3

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_INIT;
    params.NvmCtx = NULL;
 804afdc:	a90e      	add	r1, sp, #56	; 0x38
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804afde:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    params.NvmCtx = NULL;
 804afe2:	f841 6d28 	str.w	r6, [r1, #-40]!
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804afe6:	7818      	ldrb	r0, [r3, #0]
    params.Type = INIT_TYPE_INIT;
 804afe8:	f88d 6014 	strb.w	r6, [sp, #20]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804afec:	f001 fdbf 	bl	804cb6e <RegionInitDefaults>

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 804aff0:	4811      	ldr	r0, [pc, #68]	; (804b038 <LoRaMacInitialization+0x33c>)
 804aff2:	f7fd fe89 	bl	8048d08 <SecureElementInit>
 804aff6:	462e      	mov	r6, r5
 804aff8:	b300      	cbz	r0, 804b03c <LoRaMacInitialization+0x340>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 804affa:	2011      	movs	r0, #17
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );

    return LORAMAC_STATUS_OK;
}
 804affc:	b00f      	add	sp, #60	; 0x3c
 804affe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804b002:	bf00      	nop
 804b004:	200029c4 	.word	0x200029c4
 804b008:	080490cd 	.word	0x080490cd
 804b00c:	01000300 	.word	0x01000300
 804b010:	0804a095 	.word	0x0804a095
 804b014:	080495e5 	.word	0x080495e5
 804b018:	08049625 	.word	0x08049625
 804b01c:	08049111 	.word	0x08049111
 804b020:	08049441 	.word	0x08049441
 804b024:	080493e1 	.word	0x080493e1
 804b028:	08049015 	.word	0x08049015
 804b02c:	08054168 	.word	0x08054168
 804b030:	0804939d 	.word	0x0804939d
 804b034:	08049359 	.word	0x08049359
 804b038:	080490bb 	.word	0x080490bb
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 804b03c:	4824      	ldr	r0, [pc, #144]	; (804b0d0 <LoRaMacInitialization+0x3d4>)
 804b03e:	f001 f979 	bl	804c334 <LoRaMacCryptoInit>
 804b042:	2800      	cmp	r0, #0
 804b044:	d1d9      	bne.n	804affa <LoRaMacInitialization+0x2fe>
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 804b046:	4823      	ldr	r0, [pc, #140]	; (804b0d4 <LoRaMacInitialization+0x3d8>)
 804b048:	f000 fe18 	bl	804bc7c <LoRaMacCommandsInit>
 804b04c:	2800      	cmp	r0, #0
 804b04e:	d13c      	bne.n	804b0ca <LoRaMacInitialization+0x3ce>
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 804b050:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 804b054:	3050      	adds	r0, #80	; 0x50
 804b056:	f001 f9f7 	bl	804c448 <LoRaMacCryptoSetMulticastReference>
 804b05a:	4605      	mov	r5, r0
 804b05c:	2800      	cmp	r0, #0
 804b05e:	d1cc      	bne.n	804affa <LoRaMacInitialization+0x2fe>
    srand1( Radio.Random( ) );
 804b060:	69f3      	ldr	r3, [r6, #28]
 804b062:	4798      	blx	r3
 804b064:	f003 fc48 	bl	804e8f8 <srand1>
    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 804b068:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804b06c:	6e33      	ldr	r3, [r6, #96]	; 0x60
 804b06e:	f892 00f1 	ldrb.w	r0, [r2, #241]	; 0xf1
 804b072:	4798      	blx	r3
    Radio.Sleep( );
 804b074:	6b73      	ldr	r3, [r6, #52]	; 0x34
 804b076:	4798      	blx	r3
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 804b078:	f8d8 3004 	ldr.w	r3, [r8, #4]
 804b07c:	9302      	str	r3, [sp, #8]
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 804b07e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 804b082:	9303      	str	r3, [sp, #12]
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 804b084:	4b14      	ldr	r3, [pc, #80]	; (804b0d8 <LoRaMacInitialization+0x3dc>)
 804b086:	9306      	str	r3, [sp, #24]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 804b088:	f1a3 0248 	sub.w	r2, r3, #72	; 0x48
 804b08c:	9207      	str	r2, [sp, #28]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 804b08e:	f1a3 0214 	sub.w	r2, r3, #20
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 804b092:	331d      	adds	r3, #29
 804b094:	9309      	str	r3, [sp, #36]	; 0x24
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 804b096:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 804b09a:	9208      	str	r2, [sp, #32]
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 804b09c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 804b0a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 804b0a4:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 804b0a8:	920c      	str	r2, [sp, #48]	; 0x30
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 804b0aa:	3350      	adds	r3, #80	; 0x50
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 804b0ac:	a806      	add	r0, sp, #24
 804b0ae:	4a0b      	ldr	r2, [pc, #44]	; (804b0dc <LoRaMacInitialization+0x3e0>)
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 804b0b0:	930d      	str	r3, [sp, #52]	; 0x34
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 804b0b2:	a902      	add	r1, sp, #8
 804b0b4:	f000 fdad 	bl	804bc12 <LoRaMacClassBInit>
    MacCtx.AllowRequests = requestState;
 804b0b8:	2301      	movs	r3, #1
 804b0ba:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    return LORAMAC_STATUS_OK;
 804b0be:	4628      	mov	r0, r5
 804b0c0:	e79c      	b.n	804affc <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b0c2:	2003      	movs	r0, #3
 804b0c4:	e79a      	b.n	804affc <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 804b0c6:	2009      	movs	r0, #9
 804b0c8:	e798      	b.n	804affc <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804b0ca:	2013      	movs	r0, #19
 804b0cc:	e796      	b.n	804affc <LoRaMacInitialization+0x300>
 804b0ce:	bf00      	nop
 804b0d0:	080490b5 	.word	0x080490b5
 804b0d4:	080490c1 	.word	0x080490c1
 804b0d8:	20002e2c 	.word	0x20002e2c
 804b0dc:	080490c7 	.word	0x080490c7

0804b0e0 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
    MacCtx.MacState = LORAMAC_IDLE;
 804b0e0:	4b02      	ldr	r3, [pc, #8]	; (804b0ec <LoRaMacStart+0xc>)
 804b0e2:	2000      	movs	r0, #0
 804b0e4:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
    return LORAMAC_STATUS_OK;
}
 804b0e8:	4770      	bx	lr
 804b0ea:	bf00      	nop
 804b0ec:	200029c4 	.word	0x200029c4

0804b0f0 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 804b0f0:	b570      	push	{r4, r5, r6, lr}
 804b0f2:	4605      	mov	r5, r0
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804b0f4:	482c      	ldr	r0, [pc, #176]	; (804b1a8 <LoRaMacQueryTxPossible+0xb8>)
 804b0f6:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
{
 804b0fa:	b088      	sub	sp, #32
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804b0fc:	795a      	ldrb	r2, [r3, #5]
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804b0fe:	f8d3 60f4 	ldr.w	r6, [r3, #244]	; 0xf4
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804b102:	f88d 2002 	strb.w	r2, [sp, #2]
    int8_t txPower = TX_POWER_0/*MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower*/;
 804b106:	2200      	movs	r2, #0
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804b108:	9601      	str	r6, [sp, #4]
    int8_t txPower = TX_POWER_0/*MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower*/;
 804b10a:	f88d 2003 	strb.w	r2, [sp, #3]
    size_t macCmdsSize = 0;
 804b10e:	9202      	str	r2, [sp, #8]

    if( txInfo == NULL )
 804b110:	460c      	mov	r4, r1
 804b112:	b929      	cbnz	r1, 804b120 <LoRaMacQueryTxPossible+0x30>
    {
    	PRINTF("Invalid");
 804b114:	4825      	ldr	r0, [pc, #148]	; (804b1ac <LoRaMacQueryTxPossible+0xbc>)
 804b116:	f003 fb9d 	bl	804e854 <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b11a:	2003      	movs	r0, #3
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
        return LORAMAC_STATUS_LENGTH_ERROR;
    }
}
 804b11c:	b008      	add	sp, #32
 804b11e:	bd70      	pop	{r4, r5, r6, pc}
    adrNext.Version = MacCtx.NvmCtx->Version;
 804b120:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 804b124:	9103      	str	r1, [sp, #12]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804b126:	f893 10f2 	ldrb.w	r1, [r3, #242]	; 0xf2
 804b12a:	f88d 1011 	strb.w	r1, [sp, #17]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 804b12e:	f8b0 13f8 	ldrh.w	r1, [r0, #1016]	; 0x3f8
 804b132:	f8ad 1018 	strh.w	r1, [sp, #24]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804b136:	f8b0 13fa 	ldrh.w	r1, [r0, #1018]	; 0x3fa
    adrNext.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804b13a:	f88d 201d 	strb.w	r2, [sp, #29]
    adrNext.UpdateChanMask = false;
 804b13e:	f88d 2010 	strb.w	r2, [sp, #16]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804b142:	f8ad 101a 	strh.w	r1, [sp, #26]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b146:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804b14a:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
 804b14e:	f88d 101c 	strb.w	r1, [sp, #28]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b152:	f88d 201e 	strb.w	r2, [sp, #30]
    adrNext.Region = MacCtx.NvmCtx->Region;
 804b156:	781b      	ldrb	r3, [r3, #0]
 804b158:	f88d 301f 	strb.w	r3, [sp, #31]
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 804b15c:	f10d 0203 	add.w	r2, sp, #3
 804b160:	ab01      	add	r3, sp, #4
 804b162:	f10d 0102 	add.w	r1, sp, #2
 804b166:	a803      	add	r0, sp, #12
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804b168:	9605      	str	r6, [sp, #20]
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 804b16a:	f000 fceb 	bl	804bb44 <LoRaMacAdrCalcNext>
    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 804b16e:	f99d 0002 	ldrsb.w	r0, [sp, #2]
 804b172:	f7fd ffaf 	bl	80490d4 <GetMaxAppPayloadWithoutFOptsLength>
 804b176:	7060      	strb	r0, [r4, #1]
    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 804b178:	a802      	add	r0, sp, #8
 804b17a:	f000 fe51 	bl	804be20 <LoRaMacCommandsGetSizeSerializedCmds>
 804b17e:	b988      	cbnz	r0, 804b1a4 <LoRaMacQueryTxPossible+0xb4>
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 804b180:	9b02      	ldr	r3, [sp, #8]
 804b182:	2b0f      	cmp	r3, #15
 804b184:	d80a      	bhi.n	804b19c <LoRaMacQueryTxPossible+0xac>
 804b186:	7860      	ldrb	r0, [r4, #1]
 804b188:	4283      	cmp	r3, r0
 804b18a:	d807      	bhi.n	804b19c <LoRaMacQueryTxPossible+0xac>
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 804b18c:	1ac2      	subs	r2, r0, r3
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 804b18e:	442b      	add	r3, r5
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 804b190:	7022      	strb	r2, [r4, #0]
           return LORAMAC_STATUS_LENGTH_ERROR;
 804b192:	4298      	cmp	r0, r3
 804b194:	bf34      	ite	cc
 804b196:	2008      	movcc	r0, #8
 804b198:	2000      	movcs	r0, #0
 804b19a:	e7bf      	b.n	804b11c <LoRaMacQueryTxPossible+0x2c>
        txInfo->MaxPossibleApplicationDataSize = 0;
 804b19c:	2300      	movs	r3, #0
 804b19e:	7023      	strb	r3, [r4, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 804b1a0:	2008      	movs	r0, #8
 804b1a2:	e7bb      	b.n	804b11c <LoRaMacQueryTxPossible+0x2c>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804b1a4:	2013      	movs	r0, #19
 804b1a6:	e7b9      	b.n	804b11c <LoRaMacQueryTxPossible+0x2c>
 804b1a8:	200029c4 	.word	0x200029c4
 804b1ac:	08054795 	.word	0x08054795

0804b1b0 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 804b1b0:	b513      	push	{r0, r1, r4, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 804b1b2:	4604      	mov	r4, r0
 804b1b4:	2800      	cmp	r0, #0
 804b1b6:	f000 80d3 	beq.w	804b360 <LoRaMacMibGetRequestConfirm+0x1b0>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    switch( mibGet->Type )
 804b1ba:	7803      	ldrb	r3, [r0, #0]
 804b1bc:	2b34      	cmp	r3, #52	; 0x34
 804b1be:	f200 80cc 	bhi.w	804b35a <LoRaMacMibGetRequestConfirm+0x1aa>
 804b1c2:	e8df f003 	tbb	[pc, r3]
 804b1c6:	231b      	.short	0x231b
 804b1c8:	36302d29 	.word	0x36302d29
 804b1cc:	cacaca3c 	.word	0xcacaca3c
 804b1d0:	cacacaca 	.word	0xcacacaca
 804b1d4:	cacacaca 	.word	0xcacacaca
 804b1d8:	cacacaca 	.word	0xcacacaca
 804b1dc:	cacacaca 	.word	0xcacacaca
 804b1e0:	41cacaca 	.word	0x41cacaca
 804b1e4:	63584d47 	.word	0x63584d47
 804b1e8:	76797069 	.word	0x76797069
 804b1ec:	8e88827c 	.word	0x8e88827c
 804b1f0:	a5a09a94 	.word	0xa5a09a94
 804b1f4:	b5afabab 	.word	0xb5afabab
 804b1f8:	c5bb      	.short	0xc5bb
 804b1fa:	c2          	.byte	0xc2
 804b1fb:	00          	.byte	0x00
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 804b1fc:	4b59      	ldr	r3, [pc, #356]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1fe:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b202:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
            break;
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 804b206:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 804b208:	2000      	movs	r0, #0
            break;
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
            break;
 804b20a:	e089      	b.n	804b320 <LoRaMacMibGetRequestConfirm+0x170>
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 804b20c:	4b55      	ldr	r3, [pc, #340]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b20e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b212:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 804b216:	e7f6      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 804b218:	f7fd fee2 	bl	8048fe0 <SecureElementGetDevEui>
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 804b21c:	6060      	str	r0, [r4, #4]
 804b21e:	e7f3      	b.n	804b208 <LoRaMacMibGetRequestConfirm+0x58>
 804b220:	f7fd fef4 	bl	804900c <SecureElementGetJoinEui>
 804b224:	e7fa      	b.n	804b21c <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 804b226:	4b4f      	ldr	r3, [pc, #316]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b228:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b22c:	f893 30f2 	ldrb.w	r3, [r3, #242]	; 0xf2
 804b230:	e7e9      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 804b232:	4b4c      	ldr	r3, [pc, #304]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b234:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 804b23a:	6063      	str	r3, [r4, #4]
 804b23c:	e7e4      	b.n	804b208 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 804b23e:	4b49      	ldr	r3, [pc, #292]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b240:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804b246:	e7f8      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 804b248:	4b46      	ldr	r3, [pc, #280]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b24a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b24e:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 804b252:	e7d8      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 804b254:	4b43      	ldr	r3, [pc, #268]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b256:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b25a:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 804b25e:	e7d2      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            getPhy.Attribute = PHY_CHANNELS;
 804b260:	a902      	add	r1, sp, #8
 804b262:	231d      	movs	r3, #29
            getPhy.Attribute = PHY_CHANNELS_MASK;
 804b264:	f801 3d08 	strb.w	r3, [r1, #-8]!
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804b268:	4b3e      	ldr	r3, [pc, #248]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b26a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b26e:	7818      	ldrb	r0, [r3, #0]
 804b270:	f001 fc6d 	bl	804cb4e <RegionGetPhyParam>
 804b274:	e7d2      	b.n	804b21c <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 804b276:	4b3b      	ldr	r3, [pc, #236]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b278:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b27c:	3404      	adds	r4, #4
 804b27e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804b282:	e893 0003 	ldmia.w	r3, {r0, r1}
 804b286:	e884 0003 	stmia.w	r4, {r0, r1}
 804b28a:	e7bd      	b.n	804b208 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 804b28c:	4b35      	ldr	r3, [pc, #212]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b28e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b292:	3404      	adds	r4, #4
 804b294:	3328      	adds	r3, #40	; 0x28
 804b296:	e7f4      	b.n	804b282 <LoRaMacMibGetRequestConfirm+0xd2>
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 804b298:	4b32      	ldr	r3, [pc, #200]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b29a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b29e:	3404      	adds	r4, #4
 804b2a0:	f503 7392 	add.w	r3, r3, #292	; 0x124
 804b2a4:	e7ed      	b.n	804b282 <LoRaMacMibGetRequestConfirm+0xd2>
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804b2a6:	4b2f      	ldr	r3, [pc, #188]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2a8:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b2ac:	3404      	adds	r4, #4
 804b2ae:	3330      	adds	r3, #48	; 0x30
 804b2b0:	e7e7      	b.n	804b282 <LoRaMacMibGetRequestConfirm+0xd2>
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 804b2b2:	a902      	add	r1, sp, #8
 804b2b4:	231b      	movs	r3, #27
 804b2b6:	e7d5      	b.n	804b264 <LoRaMacMibGetRequestConfirm+0xb4>
            getPhy.Attribute = PHY_CHANNELS_MASK;
 804b2b8:	a902      	add	r1, sp, #8
 804b2ba:	231a      	movs	r3, #26
 804b2bc:	e7d2      	b.n	804b264 <LoRaMacMibGetRequestConfirm+0xb4>
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 804b2be:	4b29      	ldr	r3, [pc, #164]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2c0:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b2c4:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 804b2c8:	e79d      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 804b2ca:	4b26      	ldr	r3, [pc, #152]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2cc:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b2d0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804b2d4:	e7b1      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 804b2d6:	4b23      	ldr	r3, [pc, #140]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2d8:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b2dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 804b2e0:	e7ab      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 804b2e2:	4b20      	ldr	r3, [pc, #128]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2e4:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b2e8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 804b2ec:	e7a5      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 804b2ee:	4b1d      	ldr	r3, [pc, #116]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2f0:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b2f4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 804b2f8:	e79f      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 804b2fa:	4b1a      	ldr	r3, [pc, #104]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b2fc:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b300:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 804b304:	e799      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804b306:	4b17      	ldr	r3, [pc, #92]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b308:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b30c:	795b      	ldrb	r3, [r3, #5]
 804b30e:	e77a      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804b310:	4b14      	ldr	r3, [pc, #80]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b312:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b316:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 804b31a:	e774      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.ChannelsTxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804b31c:	2000      	movs	r0, #0
 804b31e:	7120      	strb	r0, [r4, #4]
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
            break;
        }
    }
    return status;
}
 804b320:	b002      	add	sp, #8
 804b322:	bd10      	pop	{r4, pc}
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 804b324:	4b0f      	ldr	r3, [pc, #60]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b326:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b32a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804b32e:	e784      	b.n	804b23a <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 804b330:	4b0c      	ldr	r3, [pc, #48]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b332:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b336:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 804b33a:	e764      	b.n	804b206 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 804b33c:	4b09      	ldr	r3, [pc, #36]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b33e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b342:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804b346:	6063      	str	r3, [r4, #4]
 804b348:	e75e      	b.n	804b208 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.Contexts = GetCtxs( );
 804b34a:	f7fe ffd1 	bl	804a2f0 <GetCtxs>
 804b34e:	e765      	b.n	804b21c <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804b350:	4b04      	ldr	r3, [pc, #16]	; (804b364 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b352:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804b358:	e7f5      	b.n	804b346 <LoRaMacMibGetRequestConfirm+0x196>
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 804b35a:	f000 fc78 	bl	804bc4e <LoRaMacClassBMibGetRequestConfirm>
            break;
 804b35e:	e7df      	b.n	804b320 <LoRaMacMibGetRequestConfirm+0x170>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b360:	2003      	movs	r0, #3
 804b362:	e7dd      	b.n	804b320 <LoRaMacMibGetRequestConfirm+0x170>
 804b364:	200029c4 	.word	0x200029c4

0804b368 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 804b368:	b530      	push	{r4, r5, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 804b36a:	4604      	mov	r4, r0
{
 804b36c:	b087      	sub	sp, #28
    if( mibSet == NULL )
 804b36e:	b930      	cbnz	r0, 804b37e <LoRaMacMibSetRequestConfirm+0x16>
    {
    	PRINTF("LORAMAC_STATUS_PARAMETER_INVALID\r\n");
 804b370:	4897      	ldr	r0, [pc, #604]	; (804b5d0 <LoRaMacMibSetRequestConfirm+0x268>)
 804b372:	f003 fa6f 	bl	804e854 <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b376:	2403      	movs	r4, #3
        }
    }
    EventRegionNvmCtxChanged( );
    EventMacNvmCtxChanged( );
    return status;
}
 804b378:	4620      	mov	r0, r4
 804b37a:	b007      	add	sp, #28
 804b37c:	bd30      	pop	{r4, r5, pc}
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 804b37e:	4d95      	ldr	r5, [pc, #596]	; (804b5d4 <LoRaMacMibSetRequestConfirm+0x26c>)
 804b380:	f8d5 3344 	ldr.w	r3, [r5, #836]	; 0x344
 804b384:	079b      	lsls	r3, r3, #30
 804b386:	d504      	bpl.n	804b392 <LoRaMacMibSetRequestConfirm+0x2a>
    	PRINTF("LORAMAC_STATUS_BUSY");
 804b388:	4893      	ldr	r0, [pc, #588]	; (804b5d8 <LoRaMacMibSetRequestConfirm+0x270>)
 804b38a:	f003 fa63 	bl	804e854 <TraceSend>
        return LORAMAC_STATUS_BUSY;
 804b38e:	2401      	movs	r4, #1
 804b390:	e7f2      	b.n	804b378 <LoRaMacMibSetRequestConfirm+0x10>
    switch( mibSet->Type )
 804b392:	7803      	ldrb	r3, [r0, #0]
 804b394:	2b35      	cmp	r3, #53	; 0x35
 804b396:	f200 8233 	bhi.w	804b800 <LoRaMacMibSetRequestConfirm+0x498>
 804b39a:	e8df f013 	tbh	[pc, r3, lsl #1]
 804b39e:	0036      	.short	0x0036
 804b3a0:	0044003b 	.word	0x0044003b
 804b3a4:	0053004f 	.word	0x0053004f
 804b3a8:	005e0059 	.word	0x005e0059
 804b3ac:	006d0063 	.word	0x006d0063
 804b3b0:	00770072 	.word	0x00770072
 804b3b4:	0081007c 	.word	0x0081007c
 804b3b8:	008b0086 	.word	0x008b0086
 804b3bc:	00950090 	.word	0x00950090
 804b3c0:	009f009a 	.word	0x009f009a
 804b3c4:	00a900a4 	.word	0x00a900a4
 804b3c8:	00b300ae 	.word	0x00b300ae
 804b3cc:	00bd00b8 	.word	0x00bd00b8
 804b3d0:	00c700c2 	.word	0x00c700c2
 804b3d4:	00d300cd 	.word	0x00d300cd
 804b3d8:	00e200d9 	.word	0x00e200d9
 804b3dc:	00e80231 	.word	0x00e80231
 804b3e0:	01210103 	.word	0x01210103
 804b3e4:	017c0158 	.word	0x017c0158
 804b3e8:	0180016d 	.word	0x0180016d
 804b3ec:	0190018a 	.word	0x0190018a
 804b3f0:	019c0196 	.word	0x019c0196
 804b3f4:	01a801a2 	.word	0x01a801a2
 804b3f8:	01eb01bb 	.word	0x01eb01bb
 804b3fc:	020401d3 	.word	0x020401d3
 804b400:	0212020b 	.word	0x0212020b
 804b404:	021d0218 	.word	0x021d0218
 804b408:	0224      	.short	0x0224
            status = SwitchClass( mibSet->Param.Class );
 804b40a:	7900      	ldrb	r0, [r0, #4]
 804b40c:	f7fe f84a 	bl	80494a4 <SwitchClass>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 804b410:	4604      	mov	r4, r0
            break;
 804b412:	e00e      	b.n	804b432 <LoRaMacMibSetRequestConfirm+0xca>
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 804b414:	7903      	ldrb	r3, [r0, #4]
 804b416:	2b02      	cmp	r3, #2
 804b418:	d00a      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 804b41a:	f8d5 2488 	ldr.w	r2, [r5, #1160]	; 0x488
 804b41e:	f882 31d4 	strb.w	r3, [r2, #468]	; 0x1d4
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 804b422:	2400      	movs	r4, #0
 804b424:	e005      	b.n	804b432 <LoRaMacMibSetRequestConfirm+0xca>
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 804b426:	6840      	ldr	r0, [r0, #4]
 804b428:	f7fd fdc8 	bl	8048fbc <SecureElementSetDevEui>
 804b42c:	2800      	cmp	r0, #0
 804b42e:	d0f8      	beq.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 804b430:	2403      	movs	r4, #3
    EventRegionNvmCtxChanged( );
 804b432:	f7fd fe3c 	bl	80490ae <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 804b436:	f7fd fe37 	bl	80490a8 <EventMacNvmCtxChanged>
    return status;
 804b43a:	e79d      	b.n	804b378 <LoRaMacMibSetRequestConfirm+0x10>
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 804b43c:	6840      	ldr	r0, [r0, #4]
 804b43e:	f7fd fdd3 	bl	8048fe8 <SecureElementSetJoinEui>
 804b442:	e7f3      	b.n	804b42c <LoRaMacMibSetRequestConfirm+0xc4>
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 804b444:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b448:	7902      	ldrb	r2, [r0, #4]
 804b44a:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 804b44e:	e7e8      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 804b450:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b454:	6842      	ldr	r2, [r0, #4]
 804b456:	649a      	str	r2, [r3, #72]	; 0x48
 804b458:	e7e3      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 804b45a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b45e:	6842      	ldr	r2, [r0, #4]
 804b460:	64da      	str	r2, [r3, #76]	; 0x4c
 804b462:	e7de      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            if( mibSet->Param.GenAppKey != NULL )
 804b464:	6841      	ldr	r1, [r0, #4]
 804b466:	2900      	cmp	r1, #0
 804b468:	d0e2      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( GEN_APP_KEY, mibSet->Param.GenAppKey ) )
 804b46a:	2001      	movs	r0, #1
 804b46c:	f001 f94e 	bl	804c70c <LoRaMacCryptoSetKey>
 804b470:	2800      	cmp	r0, #0
 804b472:	d0d6      	beq.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 804b474:	2411      	movs	r4, #17
 804b476:	e77f      	b.n	804b378 <LoRaMacMibSetRequestConfirm+0x10>
            if( mibSet->Param.AppKey != NULL )
 804b478:	6841      	ldr	r1, [r0, #4]
 804b47a:	2900      	cmp	r1, #0
 804b47c:	d0d8      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 804b47e:	2000      	movs	r0, #0
 804b480:	e7f4      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.NwkKey != NULL )
 804b482:	6841      	ldr	r1, [r0, #4]
 804b484:	2900      	cmp	r1, #0
 804b486:	d0d3      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 804b488:	2002      	movs	r0, #2
 804b48a:	e7ef      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.JSIntKey != NULL )
 804b48c:	6841      	ldr	r1, [r0, #4]
 804b48e:	2900      	cmp	r1, #0
 804b490:	d0ce      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( J_S_INT_KEY, mibSet->Param.JSIntKey ) )
 804b492:	2003      	movs	r0, #3
 804b494:	e7ea      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.JSEncKey != NULL )
 804b496:	6841      	ldr	r1, [r0, #4]
 804b498:	2900      	cmp	r1, #0
 804b49a:	d0c9      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( J_S_ENC_KEY, mibSet->Param.JSEncKey ) )
 804b49c:	2004      	movs	r0, #4
 804b49e:	e7e5      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.FNwkSIntKey != NULL )
 804b4a0:	6841      	ldr	r1, [r0, #4]
 804b4a2:	2900      	cmp	r1, #0
 804b4a4:	d0c4      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( F_NWK_S_INT_KEY, mibSet->Param.FNwkSIntKey ) )
 804b4a6:	2005      	movs	r0, #5
 804b4a8:	e7e0      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.SNwkSIntKey != NULL )
 804b4aa:	6841      	ldr	r1, [r0, #4]
 804b4ac:	2900      	cmp	r1, #0
 804b4ae:	d0bf      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( S_NWK_S_INT_KEY, mibSet->Param.SNwkSIntKey ) )
 804b4b0:	2006      	movs	r0, #6
 804b4b2:	e7db      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.NwkSEncKey != NULL )
 804b4b4:	6841      	ldr	r1, [r0, #4]
 804b4b6:	2900      	cmp	r1, #0
 804b4b8:	d0ba      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_ENC_KEY, mibSet->Param.NwkSEncKey ) )
 804b4ba:	2007      	movs	r0, #7
 804b4bc:	e7d6      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.AppSKey != NULL )
 804b4be:	6841      	ldr	r1, [r0, #4]
 804b4c0:	2900      	cmp	r1, #0
 804b4c2:	d0b5      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 804b4c4:	2008      	movs	r0, #8
 804b4c6:	e7d1      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKEKey != NULL )
 804b4c8:	6841      	ldr	r1, [r0, #4]
 804b4ca:	2900      	cmp	r1, #0
 804b4cc:	d0b0      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 804b4ce:	207f      	movs	r0, #127	; 0x7f
 804b4d0:	e7cc      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey0 != NULL )
 804b4d2:	6841      	ldr	r1, [r0, #4]
 804b4d4:	2900      	cmp	r1, #0
 804b4d6:	d0ab      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 804b4d8:	2080      	movs	r0, #128	; 0x80
 804b4da:	e7c7      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey0 != NULL )
 804b4dc:	6841      	ldr	r1, [r0, #4]
 804b4de:	2900      	cmp	r1, #0
 804b4e0:	d0a6      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 804b4e2:	2081      	movs	r0, #129	; 0x81
 804b4e4:	e7c2      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey0 != NULL )
 804b4e6:	6841      	ldr	r1, [r0, #4]
 804b4e8:	2900      	cmp	r1, #0
 804b4ea:	d0a1      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 804b4ec:	2082      	movs	r0, #130	; 0x82
 804b4ee:	e7bd      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey1 != NULL )
 804b4f0:	6841      	ldr	r1, [r0, #4]
 804b4f2:	2900      	cmp	r1, #0
 804b4f4:	d09c      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_1, mibSet->Param.McKey1 ) )
 804b4f6:	2083      	movs	r0, #131	; 0x83
 804b4f8:	e7b8      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey1 != NULL )
 804b4fa:	6841      	ldr	r1, [r0, #4]
 804b4fc:	2900      	cmp	r1, #0
 804b4fe:	d097      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_1, mibSet->Param.McAppSKey1 ) )
 804b500:	2084      	movs	r0, #132	; 0x84
 804b502:	e7b3      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey1 != NULL )
 804b504:	6841      	ldr	r1, [r0, #4]
 804b506:	2900      	cmp	r1, #0
 804b508:	d092      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_1, mibSet->Param.McNwkSKey1 ) )
 804b50a:	2085      	movs	r0, #133	; 0x85
 804b50c:	e7ae      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey2 != NULL )
 804b50e:	6841      	ldr	r1, [r0, #4]
 804b510:	2900      	cmp	r1, #0
 804b512:	d08d      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_2, mibSet->Param.McKey2 ) )
 804b514:	2086      	movs	r0, #134	; 0x86
 804b516:	e7a9      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey2 != NULL )
 804b518:	6841      	ldr	r1, [r0, #4]
 804b51a:	2900      	cmp	r1, #0
 804b51c:	d088      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_2, mibSet->Param.McAppSKey2 ) )
 804b51e:	2087      	movs	r0, #135	; 0x87
 804b520:	e7a4      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey2 != NULL )
 804b522:	6841      	ldr	r1, [r0, #4]
 804b524:	2900      	cmp	r1, #0
 804b526:	d083      	beq.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_2, mibSet->Param.McNwkSKey2 ) )
 804b528:	2088      	movs	r0, #136	; 0x88
 804b52a:	e79f      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey3 != NULL )
 804b52c:	6841      	ldr	r1, [r0, #4]
 804b52e:	2900      	cmp	r1, #0
 804b530:	f43f af7e 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_3, mibSet->Param.McKey3 ) )
 804b534:	2089      	movs	r0, #137	; 0x89
 804b536:	e799      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey3 != NULL )
 804b538:	6841      	ldr	r1, [r0, #4]
 804b53a:	2900      	cmp	r1, #0
 804b53c:	f43f af78 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_3, mibSet->Param.McAppSKey3 ) )
 804b540:	208a      	movs	r0, #138	; 0x8a
 804b542:	e793      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey3 != NULL )
 804b544:	6841      	ldr	r1, [r0, #4]
 804b546:	2900      	cmp	r1, #0
 804b548:	f43f af72 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_3, mibSet->Param.McNwkSKey3 ) )
 804b54c:	208b      	movs	r0, #139	; 0x8b
 804b54e:	e78d      	b.n	804b46c <LoRaMacMibSetRequestConfirm+0x104>
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 804b550:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b554:	7900      	ldrb	r0, [r0, #4]
 804b556:	f883 00f1 	strb.w	r0, [r3, #241]	; 0xf1
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 804b55a:	4b20      	ldr	r3, [pc, #128]	; (804b5dc <LoRaMacMibSetRequestConfirm+0x274>)
 804b55c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804b55e:	4798      	blx	r3
 804b560:	e75f      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 804b562:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b566:	7902      	ldrb	r2, [r0, #4]
 804b568:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 804b56c:	e759      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 804b56e:	7a03      	ldrb	r3, [r0, #8]
 804b570:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b574:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b578:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b57c:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b580:	a903      	add	r1, sp, #12
 804b582:	2207      	movs	r2, #7
 804b584:	7818      	ldrb	r0, [r3, #0]
 804b586:	f001 faff 	bl	804cb88 <RegionVerify>
 804b58a:	2800      	cmp	r0, #0
 804b58c:	f43f af50 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 804b590:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b594:	f503 738e 	add.w	r3, r3, #284	; 0x11c
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 804b598:	3404      	adds	r4, #4
 804b59a:	e894 0003 	ldmia.w	r4, {r0, r1}
 804b59e:	e883 0003 	stmia.w	r3, {r0, r1}
 804b5a2:	e73e      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 804b5a4:	7a03      	ldrb	r3, [r0, #8]
 804b5a6:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b5aa:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5ae:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b5b2:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b5b6:	a903      	add	r1, sp, #12
 804b5b8:	2207      	movs	r2, #7
 804b5ba:	7818      	ldrb	r0, [r3, #0]
 804b5bc:	f001 fae4 	bl	804cb88 <RegionVerify>
 804b5c0:	2800      	cmp	r0, #0
 804b5c2:	f43f af35 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 804b5c6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5ca:	3328      	adds	r3, #40	; 0x28
 804b5cc:	e7e4      	b.n	804b598 <LoRaMacMibSetRequestConfirm+0x230>
 804b5ce:	bf00      	nop
 804b5d0:	0805479d 	.word	0x0805479d
 804b5d4:	200029c4 	.word	0x200029c4
 804b5d8:	080547c0 	.word	0x080547c0
 804b5dc:	08054168 	.word	0x08054168
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 804b5e0:	7a03      	ldrb	r3, [r0, #8]
 804b5e2:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b5e6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5ea:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b5ee:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b5f2:	a903      	add	r1, sp, #12
 804b5f4:	2207      	movs	r2, #7
 804b5f6:	7818      	ldrb	r0, [r3, #0]
 804b5f8:	f001 fac6 	bl	804cb88 <RegionVerify>
 804b5fc:	2800      	cmp	r0, #0
 804b5fe:	f43f af17 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 804b602:	3404      	adds	r4, #4
 804b604:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b608:	e894 0003 	ldmia.w	r4, {r0, r1}
 804b60c:	f503 7292 	add.w	r2, r3, #292	; 0x124
 804b610:	e882 0003 	stmia.w	r2, {r0, r1}
                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 804b614:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804b618:	2a02      	cmp	r2, #2
 804b61a:	f47f af02 	bne.w	804b422 <LoRaMacMibSetRequestConfirm+0xba>
 804b61e:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 804b622:	2b00      	cmp	r3, #0
 804b624:	f43f aefd 	beq.w	804b422 <LoRaMacMibSetRequestConfirm+0xba>
                    Radio.Sleep( );
 804b628:	4b77      	ldr	r3, [pc, #476]	; (804b808 <LoRaMacMibSetRequestConfirm+0x4a0>)
                    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804b62a:	4c78      	ldr	r4, [pc, #480]	; (804b80c <LoRaMacMibSetRequestConfirm+0x4a4>)
                    Radio.Sleep( );
 804b62c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804b62e:	4798      	blx	r3
                    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804b630:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b634:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 804b638:	f993 1128 	ldrsb.w	r1, [r3, #296]	; 0x128
 804b63c:	7818      	ldrb	r0, [r3, #0]
 804b63e:	9400      	str	r4, [sp, #0]
 804b640:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804b644:	f001 fab6 	bl	804cbb4 <RegionComputeRxWindowParameters>
                    OpenContinuousRxCWindow( );
 804b648:	f7fd fe66 	bl	8049318 <OpenContinuousRxCWindow>
 804b64c:	e6e9      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 804b64e:	7a03      	ldrb	r3, [r0, #8]
 804b650:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b654:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b658:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b65c:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b660:	a903      	add	r1, sp, #12
 804b662:	2207      	movs	r2, #7
 804b664:	7818      	ldrb	r0, [r3, #0]
 804b666:	f001 fa8f 	bl	804cb88 <RegionVerify>
 804b66a:	2800      	cmp	r0, #0
 804b66c:	f43f aee0 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 804b670:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b674:	3330      	adds	r3, #48	; 0x30
 804b676:	e78f      	b.n	804b598 <LoRaMacMibSetRequestConfirm+0x230>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 804b678:	6843      	ldr	r3, [r0, #4]
 804b67a:	9304      	str	r3, [sp, #16]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 804b67c:	2301      	movs	r3, #1
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 804b67e:	f88d 3014 	strb.w	r3, [sp, #20]
            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 804b682:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b686:	a904      	add	r1, sp, #16
 804b688:	7818      	ldrb	r0, [r3, #0]
 804b68a:	f001 fa8c 	bl	804cba6 <RegionChanMaskSet>
 804b68e:	2800      	cmp	r0, #0
 804b690:	f47f aec7 	bne.w	804b422 <LoRaMacMibSetRequestConfirm+0xba>
 804b694:	e6cc      	b.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 804b696:	6843      	ldr	r3, [r0, #4]
 804b698:	9304      	str	r3, [sp, #16]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 804b69a:	2300      	movs	r3, #0
 804b69c:	e7ef      	b.n	804b67e <LoRaMacMibSetRequestConfirm+0x316>
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 804b69e:	7903      	ldrb	r3, [r0, #4]
 804b6a0:	1e5a      	subs	r2, r3, #1
 804b6a2:	2a0e      	cmp	r2, #14
 804b6a4:	f63f aec4 	bhi.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 804b6a8:	f8d5 2488 	ldr.w	r2, [r5, #1160]	; 0x488
 804b6ac:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118
 804b6b0:	e6b7      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 804b6b2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6b6:	6842      	ldr	r2, [r0, #4]
 804b6b8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 804b6bc:	e6b1      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 804b6be:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6c2:	6842      	ldr	r2, [r0, #4]
 804b6c4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 804b6c8:	e6ab      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 804b6ca:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6ce:	6842      	ldr	r2, [r0, #4]
 804b6d0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 804b6d4:	e6a5      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 804b6d6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6da:	6842      	ldr	r2, [r0, #4]
 804b6dc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 804b6e0:	e69f      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 804b6e2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6e6:	6842      	ldr	r2, [r0, #4]
 804b6e8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 804b6ec:	e699      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 804b6ee:	a906      	add	r1, sp, #24
 804b6f0:	7903      	ldrb	r3, [r0, #4]
 804b6f2:	f801 3d0c 	strb.w	r3, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 804b6f6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6fa:	2206      	movs	r2, #6
 804b6fc:	7818      	ldrb	r0, [r3, #0]
 804b6fe:	f001 fa43 	bl	804cb88 <RegionVerify>
 804b702:	2800      	cmp	r0, #0
 804b704:	f43f ae94 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 804b708:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b70c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b710:	715a      	strb	r2, [r3, #5]
 804b712:	e686      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 804b714:	7903      	ldrb	r3, [r0, #4]
 804b716:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b71a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b71e:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804b722:	f88d 200e 	strb.w	r2, [sp, #14]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 804b726:	a903      	add	r1, sp, #12
 804b728:	2205      	movs	r2, #5
 804b72a:	7818      	ldrb	r0, [r3, #0]
 804b72c:	f001 fa2c 	bl	804cb88 <RegionVerify>
 804b730:	2800      	cmp	r0, #0
 804b732:	f43f ae7d 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 804b736:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b73a:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b73e:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 804b742:	e66e      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 804b744:	a906      	add	r1, sp, #24
 804b746:	7903      	ldrb	r3, [r0, #4]
 804b748:	f801 3d0c 	strb.w	r3, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 804b74c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b750:	220a      	movs	r2, #10
 804b752:	7818      	ldrb	r0, [r3, #0]
 804b754:	f001 fa18 	bl	804cb88 <RegionVerify>
 804b758:	b930      	cbnz	r0, 804b768 <LoRaMacMibSetRequestConfirm+0x400>
            	PPRINTF("erro");
 804b75a:	4c2d      	ldr	r4, [pc, #180]	; (804b810 <LoRaMacMibSetRequestConfirm+0x4a8>)
 804b75c:	4620      	mov	r0, r4
 804b75e:	f003 f879 	bl	804e854 <TraceSend>
 804b762:	2800      	cmp	r0, #0
 804b764:	d1fa      	bne.n	804b75c <LoRaMacMibSetRequestConfirm+0x3f4>
 804b766:	e663      	b.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 804b768:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b76c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b770:	711a      	strb	r2, [r3, #4]
 804b772:	e656      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            verify.TxPower = TX_POWER_0/*mibSet->Param.ChannelsTxPower*/;
 804b774:	a906      	add	r1, sp, #24
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 804b776:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
            verify.TxPower = TX_POWER_0/*mibSet->Param.ChannelsTxPower*/;
 804b77a:	2400      	movs	r4, #0
 804b77c:	f801 4d0c 	strb.w	r4, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 804b780:	2209      	movs	r2, #9
 804b782:	7818      	ldrb	r0, [r3, #0]
 804b784:	f001 fa00 	bl	804cb88 <RegionVerify>
 804b788:	b930      	cbnz	r0, 804b798 <LoRaMacMibSetRequestConfirm+0x430>
            	PPRINTF("erro");
 804b78a:	4c21      	ldr	r4, [pc, #132]	; (804b810 <LoRaMacMibSetRequestConfirm+0x4a8>)
 804b78c:	4620      	mov	r0, r4
 804b78e:	f003 f861 	bl	804e854 <TraceSend>
 804b792:	2800      	cmp	r0, #0
 804b794:	d1fa      	bne.n	804b78c <LoRaMacMibSetRequestConfirm+0x424>
 804b796:	e64b      	b.n	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 804b798:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b79c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b7a0:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 804b7a4:	e645      	b.n	804b432 <LoRaMacMibSetRequestConfirm+0xca>
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 804b7a6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b7aa:	6842      	ldr	r2, [r0, #4]
 804b7ac:	609a      	str	r2, [r3, #8]
 804b7ae:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 804b7b2:	e636      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 804b7b4:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b7b8:	7902      	ldrb	r2, [r0, #4]
 804b7ba:	731a      	strb	r2, [r3, #12]
 804b7bc:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 804b7c0:	e62f      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 804b7c2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b7c6:	6842      	ldr	r2, [r0, #4]
 804b7c8:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 804b7cc:	e629      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 804b7ce:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b7d2:	6842      	ldr	r2, [r0, #4]
 804b7d4:	641a      	str	r2, [r3, #64]	; 0x40
 804b7d6:	e624      	b.n	804b422 <LoRaMacMibSetRequestConfirm+0xba>
            if( mibSet->Param.Contexts != 0 )
 804b7d8:	6840      	ldr	r0, [r0, #4]
 804b7da:	2800      	cmp	r0, #0
 804b7dc:	f43f ae28 	beq.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                status = RestoreCtxs( mibSet->Param.Contexts );
 804b7e0:	f7fe fdbc 	bl	804a35c <RestoreCtxs>
 804b7e4:	e614      	b.n	804b410 <LoRaMacMibSetRequestConfirm+0xa8>
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 804b7e6:	7983      	ldrb	r3, [r0, #6]
 804b7e8:	2b01      	cmp	r3, #1
 804b7ea:	f63f ae21 	bhi.w	804b430 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 804b7ee:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b7f2:	6842      	ldr	r2, [r0, #4]
 804b7f4:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 804b7f8:	6840      	ldr	r0, [r0, #4]
 804b7fa:	f000 fdc7 	bl	804c38c <LoRaMacCryptoSetLrWanVersion>
 804b7fe:	e637      	b.n	804b470 <LoRaMacMibSetRequestConfirm+0x108>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 804b800:	f000 fa27 	bl	804bc52 <LoRaMacMibClassBSetRequestConfirm>
 804b804:	e604      	b.n	804b410 <LoRaMacMibSetRequestConfirm+0xa8>
 804b806:	bf00      	nop
 804b808:	08054168 	.word	0x08054168
 804b80c:	20002da8 	.word	0x20002da8
 804b810:	080547d4 	.word	0x080547d4

0804b814 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 804b814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 804b816:	2300      	movs	r3, #0
 804b818:	f8ad 3000 	strh.w	r3, [sp]

    if( mlmeRequest == NULL )
 804b81c:	4606      	mov	r6, r0
 804b81e:	b930      	cbnz	r0, 804b82e <LoRaMacMlmeRequest+0x1a>
    {
    	PRINTF("INVALID\n\r");
 804b820:	4862      	ldr	r0, [pc, #392]	; (804b9ac <LoRaMacMlmeRequest+0x198>)
 804b822:	f003 f817 	bl	804e854 <TraceSend>
    	return LORAMAC_STATUS_PARAMETER_INVALID;
 804b826:	2403      	movs	r4, #3
    	PRINTF("LORA_MAC_OK\n\r");
        LoRaMacConfirmQueueAdd( &queueElement );
        EventMacNvmCtxChanged( );
    }
    return status;
}
 804b828:	4620      	mov	r0, r4
 804b82a:	b003      	add	sp, #12
 804b82c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if( LoRaMacIsBusy( ) == true )
 804b82e:	f7fe f9dd 	bl	8049bec <LoRaMacIsBusy>
 804b832:	b120      	cbz	r0, 804b83e <LoRaMacMlmeRequest+0x2a>
    	PRINTF("BUSY1\n\r");
 804b834:	485e      	ldr	r0, [pc, #376]	; (804b9b0 <LoRaMacMlmeRequest+0x19c>)
    	PRINTF("BUSY2\n\r");
 804b836:	f003 f80d 	bl	804e854 <TraceSend>
                return LORAMAC_STATUS_BUSY;
 804b83a:	2401      	movs	r4, #1
 804b83c:	e7f4      	b.n	804b828 <LoRaMacMlmeRequest+0x14>
    if( LoRaMacConfirmQueueIsFull( ) == true )
 804b83e:	f000 fc1f 	bl	804c080 <LoRaMacConfirmQueueIsFull>
 804b842:	b108      	cbz	r0, 804b848 <LoRaMacMlmeRequest+0x34>
    	PRINTF("BUSY2\n\r");
 804b844:	485b      	ldr	r0, [pc, #364]	; (804b9b4 <LoRaMacMlmeRequest+0x1a0>)
 804b846:	e7f6      	b.n	804b836 <LoRaMacMlmeRequest+0x22>
    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 804b848:	f000 fc14 	bl	804c074 <LoRaMacConfirmQueueGetCnt>
 804b84c:	4604      	mov	r4, r0
 804b84e:	b938      	cbnz	r0, 804b860 <LoRaMacMlmeRequest+0x4c>
    	PRINTF("gETcnT\n\r");
 804b850:	4859      	ldr	r0, [pc, #356]	; (804b9b8 <LoRaMacMlmeRequest+0x1a4>)
 804b852:	f002 ffff 	bl	804e854 <TraceSend>
    	memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 804b856:	2214      	movs	r2, #20
 804b858:	4621      	mov	r1, r4
 804b85a:	4858      	ldr	r0, [pc, #352]	; (804b9bc <LoRaMacMlmeRequest+0x1a8>)
 804b85c:	f003 f873 	bl	804e946 <memset1>
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b860:	4d57      	ldr	r5, [pc, #348]	; (804b9c0 <LoRaMacMlmeRequest+0x1ac>)
    MacCtx.MacFlags.Bits.MlmeReq = 1;
 804b862:	f895 2485 	ldrb.w	r2, [r5, #1157]	; 0x485
 804b866:	f042 0204 	orr.w	r2, r2, #4
 804b86a:	f885 2485 	strb.w	r2, [r5, #1157]	; 0x485
    queueElement.Request = mlmeRequest->Type;
 804b86e:	7832      	ldrb	r2, [r6, #0]
 804b870:	f88d 2004 	strb.w	r2, [sp, #4]
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b874:	2301      	movs	r3, #1
    queueElement.RestrictCommonReadyToHandle = false;
 804b876:	2100      	movs	r1, #0
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b878:	f885 3455 	strb.w	r3, [r5, #1109]	; 0x455
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b87c:	f88d 3005 	strb.w	r3, [sp, #5]
    queueElement.RestrictCommonReadyToHandle = false;
 804b880:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( mlmeRequest->Type )
 804b884:	2a0d      	cmp	r2, #13
 804b886:	f200 808d 	bhi.w	804b9a4 <LoRaMacMlmeRequest+0x190>
 804b88a:	e8df f002 	tbb	[pc, r2]
 804b88e:	8b07      	.short	0x8b07
 804b890:	5b483d8b 	.word	0x5b483d8b
 804b894:	648b8b8b 	.word	0x648b8b8b
 804b898:	7b6b7f8b 	.word	0x7b6b7f8b
        	PRINTF("JOIN\n\r");
 804b89c:	4849      	ldr	r0, [pc, #292]	; (804b9c4 <LoRaMacMlmeRequest+0x1b0>)
 804b89e:	f002 ffd9 	bl	804e854 <TraceSend>
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 804b8a2:	f8d5 2344 	ldr.w	r2, [r5, #836]	; 0x344
 804b8a6:	f012 0420 	ands.w	r4, r2, #32
 804b8aa:	d1c6      	bne.n	804b83a <LoRaMacMlmeRequest+0x26>
            ResetMacParameters( );
 804b8ac:	f7fd fcd0 	bl	8049250 <ResetMacParameters>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 804b8b0:	f8d5 7488 	ldr.w	r7, [r5, #1160]	; 0x488
 804b8b4:	f996 1004 	ldrsb.w	r1, [r6, #4]
 804b8b8:	7838      	ldrb	r0, [r7, #0]
 804b8ba:	4622      	mov	r2, r4
 804b8bc:	f001 f9cd 	bl	804cc5a <RegionAlternateDr>
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 804b8c0:	2307      	movs	r3, #7
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 804b8c2:	f887 00f9 	strb.w	r0, [r7, #249]	; 0xf9
            status = SendReJoinReq( JOIN_REQ );
 804b8c6:	20ff      	movs	r0, #255	; 0xff
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 804b8c8:	f88d 3005 	strb.w	r3, [sp, #5]
            status = SendReJoinReq( JOIN_REQ );
 804b8cc:	f7fe fca2 	bl	804a214 <SendReJoinReq>
            if( status != LORAMAC_STATUS_OK )
 804b8d0:	4604      	mov	r4, r0
 804b8d2:	b368      	cbz	r0, 804b930 <LoRaMacMlmeRequest+0x11c>
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 804b8d4:	f8d5 7488 	ldr.w	r7, [r5, #1160]	; 0x488
 804b8d8:	f996 1004 	ldrsb.w	r1, [r6, #4]
 804b8dc:	7838      	ldrb	r0, [r7, #0]
 804b8de:	2201      	movs	r2, #1
 804b8e0:	f001 f9bb 	bl	804cc5a <RegionAlternateDr>
 804b8e4:	f887 00f9 	strb.w	r0, [r7, #249]	; 0xf9
    	PRINTF("LORA_MAC_NOT_OK\n\r");
 804b8e8:	4837      	ldr	r0, [pc, #220]	; (804b9c8 <LoRaMacMlmeRequest+0x1b4>)
 804b8ea:	f002 ffb3 	bl	804e854 <TraceSend>
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 804b8ee:	f000 fbc1 	bl	804c074 <LoRaMacConfirmQueueGetCnt>
 804b8f2:	2800      	cmp	r0, #0
 804b8f4:	d198      	bne.n	804b828 <LoRaMacMlmeRequest+0x14>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804b8f6:	f895 3485 	ldrb.w	r3, [r5, #1157]	; 0x485
            MacCtx.NodeAckRequested = false;
 804b8fa:	f885 0418 	strb.w	r0, [r5, #1048]	; 0x418
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804b8fe:	f360 0382 	bfi	r3, r0, #2, #1
 804b902:	f885 3485 	strb.w	r3, [r5, #1157]	; 0x485
 804b906:	e78f      	b.n	804b828 <LoRaMacMlmeRequest+0x14>
        	PRINTF("LINK CHECK");
 804b908:	4830      	ldr	r0, [pc, #192]	; (804b9cc <LoRaMacMlmeRequest+0x1b8>)
 804b90a:	f002 ffa3 	bl	804e854 <TraceSend>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804b90e:	2200      	movs	r2, #0
 804b910:	4669      	mov	r1, sp
 804b912:	2002      	movs	r0, #2
 804b914:	f000 f9d6 	bl	804bcc4 <LoRaMacCommandsAddCmd>
 804b918:	b150      	cbz	r0, 804b930 <LoRaMacMlmeRequest+0x11c>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804b91a:	2413      	movs	r4, #19
 804b91c:	e7e4      	b.n	804b8e8 <LoRaMacMlmeRequest+0xd4>
        	PRINTF("TXCW\n\r");
 804b91e:	482c      	ldr	r0, [pc, #176]	; (804b9d0 <LoRaMacMlmeRequest+0x1bc>)
 804b920:	f002 ff98 	bl	804e854 <TraceSend>
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 804b924:	88b0      	ldrh	r0, [r6, #4]
 804b926:	f7fe fca5 	bl	804a274 <SetTxContinuousWave>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 804b92a:	4604      	mov	r4, r0
    if( status != LORAMAC_STATUS_OK )
 804b92c:	2800      	cmp	r0, #0
 804b92e:	d1db      	bne.n	804b8e8 <LoRaMacMlmeRequest+0xd4>
    	PRINTF("LORA_MAC_OK\n\r");
 804b930:	4828      	ldr	r0, [pc, #160]	; (804b9d4 <LoRaMacMlmeRequest+0x1c0>)
 804b932:	f002 ff8f 	bl	804e854 <TraceSend>
        LoRaMacConfirmQueueAdd( &queueElement );
 804b936:	a801      	add	r0, sp, #4
 804b938:	f000 fadc 	bl	804bef4 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 804b93c:	2400      	movs	r4, #0
 804b93e:	f7fd fbb3 	bl	80490a8 <EventMacNvmCtxChanged>
 804b942:	e771      	b.n	804b828 <LoRaMacMlmeRequest+0x14>
        	PRINTF("TXCW_1\n\r");
 804b944:	4824      	ldr	r0, [pc, #144]	; (804b9d8 <LoRaMacMlmeRequest+0x1c4>)
 804b946:	f002 ff85 	bl	804e854 <TraceSend>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 804b94a:	7b32      	ldrb	r2, [r6, #12]
 804b94c:	68b1      	ldr	r1, [r6, #8]
 804b94e:	88b0      	ldrh	r0, [r6, #4]
 804b950:	f7fe fcb8 	bl	804a2c4 <SetTxContinuousWave1>
 804b954:	e7e9      	b.n	804b92a <LoRaMacMlmeRequest+0x116>
        	PRINTF("Device Time\n\r");
 804b956:	4821      	ldr	r0, [pc, #132]	; (804b9dc <LoRaMacMlmeRequest+0x1c8>)
 804b958:	f002 ff7c 	bl	804e854 <TraceSend>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804b95c:	2200      	movs	r2, #0
 804b95e:	4669      	mov	r1, sp
 804b960:	200d      	movs	r0, #13
 804b962:	e7d7      	b.n	804b914 <LoRaMacMlmeRequest+0x100>
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804b964:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b968:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804b96c:	b9d3      	cbnz	r3, 804b9a4 <LoRaMacMlmeRequest+0x190>
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 804b96e:	7934      	ldrb	r4, [r6, #4]
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 804b970:	f004 0007 	and.w	r0, r4, #7
 804b974:	f000 f966 	bl	804bc44 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 804b978:	a902      	add	r1, sp, #8
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 804b97a:	2201      	movs	r2, #1
                macCmdPayload[0] = value;
 804b97c:	f801 4d08 	strb.w	r4, [r1, #-8]!
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 804b980:	2010      	movs	r0, #16
 804b982:	e7c7      	b.n	804b914 <LoRaMacMlmeRequest+0x100>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804b984:	2200      	movs	r2, #0
 804b986:	4669      	mov	r1, sp
 804b988:	2012      	movs	r0, #18
 804b98a:	e7c3      	b.n	804b914 <LoRaMacMlmeRequest+0x100>
            queueElement.RestrictCommonReadyToHandle = true;
 804b98c:	f88d 3007 	strb.w	r3, [sp, #7]
            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 804b990:	f000 f949 	bl	804bc26 <LoRaMacClassBIsAcquisitionInProgress>
 804b994:	4604      	mov	r4, r0
 804b996:	b938      	cbnz	r0, 804b9a8 <LoRaMacMlmeRequest+0x194>
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 804b998:	f000 f942 	bl	804bc20 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 804b99c:	4620      	mov	r0, r4
 804b99e:	f000 f944 	bl	804bc2a <LoRaMacClassBBeaconTimerEvent>
 804b9a2:	e7c5      	b.n	804b930 <LoRaMacMlmeRequest+0x11c>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 804b9a4:	2402      	movs	r4, #2
 804b9a6:	e79f      	b.n	804b8e8 <LoRaMacMlmeRequest+0xd4>
                status = LORAMAC_STATUS_BUSY;
 804b9a8:	2401      	movs	r4, #1
 804b9aa:	e79d      	b.n	804b8e8 <LoRaMacMlmeRequest+0xd4>
 804b9ac:	080547d9 	.word	0x080547d9
 804b9b0:	080547e3 	.word	0x080547e3
 804b9b4:	080547eb 	.word	0x080547eb
 804b9b8:	080547f3 	.word	0x080547f3
 804b9bc:	20002e18 	.word	0x20002e18
 804b9c0:	200029c4 	.word	0x200029c4
 804b9c4:	080547fc 	.word	0x080547fc
 804b9c8:	0805482c 	.word	0x0805482c
 804b9cc:	08054803 	.word	0x08054803
 804b9d0:	0805480e 	.word	0x0805480e
 804b9d4:	0805483e 	.word	0x0805483e
 804b9d8:	08054815 	.word	0x08054815
 804b9dc:	0805481e 	.word	0x0805481e

0804b9e0 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest )
{
 804b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
    bool readyToSend = false;

    if( mcpsRequest == NULL )
 804b9e4:	4605      	mov	r5, r0
{
 804b9e6:	b085      	sub	sp, #20
    if( mcpsRequest == NULL )
 804b9e8:	2800      	cmp	r0, #0
 804b9ea:	f000 809e 	beq.w	804bb2a <LoRaMacMcpsRequest+0x14a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    if( LoRaMacIsBusy( ) == true )
 804b9ee:	f7fe f8fd 	bl	8049bec <LoRaMacIsBusy>
 804b9f2:	4607      	mov	r7, r0
 804b9f4:	2800      	cmp	r0, #0
 804b9f6:	f040 809e 	bne.w	804bb36 <LoRaMacMcpsRequest+0x156>
    {
        return LORAMAC_STATUS_BUSY;
    }

    macHdr.Value = 0;
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 804b9fa:	4c50      	ldr	r4, [pc, #320]	; (804bb3c <LoRaMacMcpsRequest+0x15c>)
    macHdr.Value = 0;
 804b9fc:	f88d 0000 	strb.w	r0, [sp]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 804ba00:	2214      	movs	r2, #20
 804ba02:	4601      	mov	r1, r0
 804ba04:	f504 6088 	add.w	r0, r4, #1088	; 0x440
 804ba08:	f002 ff9d 	bl	804e946 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804ba0c:	2301      	movs	r3, #1

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 804ba0e:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416

    switch( mcpsRequest->Type )
 804ba12:	782a      	ldrb	r2, [r5, #0]
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804ba14:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    switch( mcpsRequest->Type )
 804ba18:	429a      	cmp	r2, r3
 804ba1a:	d05a      	beq.n	804bad2 <LoRaMacMcpsRequest+0xf2>
 804ba1c:	d304      	bcc.n	804ba28 <LoRaMacMcpsRequest+0x48>
 804ba1e:	2a03      	cmp	r2, #3
 804ba20:	d06e      	beq.n	804bb00 <LoRaMacMcpsRequest+0x120>
    int8_t datarate = DR_0;
 804ba22:	46bb      	mov	fp, r7
    uint8_t fPort = 0;
 804ba24:	46b8      	mov	r8, r7
 804ba26:	e011      	b.n	804ba4c <LoRaMacMcpsRequest+0x6c>
        case MCPS_UNCONFIRMED:
        {
            readyToSend = true;
            MacCtx.AckTimeoutRetries = 1;

            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804ba28:	f89d 2000 	ldrb.w	r2, [sp]
            MacCtx.AckTimeoutRetries = 1;
 804ba2c:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804ba30:	2102      	movs	r1, #2
 804ba32:	f361 1247 	bfi	r2, r1, #5, #3
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 804ba36:	f895 8004 	ldrb.w	r8, [r5, #4]
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 804ba3a:	f8d5 9008 	ldr.w	r9, [r5, #8]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 804ba3e:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 804ba42:	f995 b00e 	ldrsb.w	fp, [r5, #14]
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804ba46:	f88d 2000 	strb.w	r2, [sp]
            readyToSend = true;
 804ba4a:	461f      	mov	r7, r3
            break;
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804ba4c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804ba50:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804ba54:	f88d 2006 	strb.w	r2, [sp, #6]
    getPhy.Attribute = PHY_MIN_TX_DR;
 804ba58:	2602      	movs	r6, #2
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ba5a:	a901      	add	r1, sp, #4
 804ba5c:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_MIN_TX_DR;
 804ba5e:	f88d 6004 	strb.w	r6, [sp, #4]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ba62:	f001 f874 	bl	804cb4e <RegionGetPhyParam>
 804ba66:	9002      	str	r0, [sp, #8]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );

    if( readyToSend == true )
 804ba68:	b36f      	cbz	r7, 804bac6 <LoRaMacMcpsRequest+0xe6>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 804ba6a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804ba6e:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 804ba72:	b9b2      	cbnz	r2, 804baa2 <LoRaMacMcpsRequest+0xc2>
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 804ba74:	b240      	sxtb	r0, r0
 804ba76:	4558      	cmp	r0, fp
 804ba78:	bfb8      	it	lt
 804ba7a:	4658      	movlt	r0, fp
        {
            verify.DatarateParams.Datarate = datarate;
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804ba7c:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
            verify.DatarateParams.Datarate = datarate;
 804ba80:	f88d 000c 	strb.w	r0, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804ba84:	f88d 200e 	strb.w	r2, [sp, #14]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 804ba88:	a903      	add	r1, sp, #12
 804ba8a:	2205      	movs	r2, #5
 804ba8c:	7818      	ldrb	r0, [r3, #0]
 804ba8e:	f001 f87b 	bl	804cb88 <RegionVerify>
 804ba92:	2800      	cmp	r0, #0
 804ba94:	d046      	beq.n	804bb24 <LoRaMacMcpsRequest+0x144>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 804ba96:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804ba9a:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804ba9e:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
            	PRINTF("Invalid data rate\r\n");
                return LORAMAC_STATUS_PARAMETER_INVALID;
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize );
 804baa2:	4653      	mov	r3, sl
 804baa4:	464a      	mov	r2, r9
 804baa6:	4641      	mov	r1, r8
 804baa8:	4668      	mov	r0, sp
 804baaa:	f7fe fb1b 	bl	804a0e4 <Send>
        if( status == LORAMAC_STATUS_OK )
 804baae:	4606      	mov	r6, r0
 804bab0:	2800      	cmp	r0, #0
 804bab2:	d13c      	bne.n	804bb2e <LoRaMacMcpsRequest+0x14e>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 804bab4:	782b      	ldrb	r3, [r5, #0]
 804bab6:	f884 3440 	strb.w	r3, [r4, #1088]	; 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 804baba:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804babe:	f043 0301 	orr.w	r3, r3, #1
 804bac2:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        {
            MacCtx.NodeAckRequested = false;
        }
    }

    EventMacNvmCtxChanged( );
 804bac6:	f7fd faef 	bl	80490a8 <EventMacNvmCtxChanged>
    return status;
}
 804baca:	4630      	mov	r0, r6
 804bacc:	b005      	add	sp, #20
 804bace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 804bad2:	7beb      	ldrb	r3, [r5, #15]
 804bad4:	2b08      	cmp	r3, #8
 804bad6:	bf28      	it	cs
 804bad8:	2308      	movcs	r3, #8
 804bada:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 804bade:	f89d 3000 	ldrb.w	r3, [sp]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 804bae2:	f895 8004 	ldrb.w	r8, [r5, #4]
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 804bae6:	f8d5 9008 	ldr.w	r9, [r5, #8]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 804baea:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 804baee:	f995 b00e 	ldrsb.w	fp, [r5, #14]
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 804baf2:	2104      	movs	r1, #4
 804baf4:	f361 1347 	bfi	r3, r1, #5, #3
 804baf8:	f88d 3000 	strb.w	r3, [sp]
            readyToSend = true;
 804bafc:	4617      	mov	r7, r2
            break;
 804bafe:	e7a5      	b.n	804ba4c <LoRaMacMcpsRequest+0x6c>
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 804bb00:	f89d 2000 	ldrb.w	r2, [sp]
            MacCtx.AckTimeoutRetries = 1;
 804bb04:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 804bb08:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 804bb0c:	f88d 2000 	strb.w	r2, [sp]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 804bb10:	f8d5 9004 	ldr.w	r9, [r5, #4]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 804bb14:	f8b5 a008 	ldrh.w	sl, [r5, #8]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 804bb18:	f995 b00a 	ldrsb.w	fp, [r5, #10]
            readyToSend = true;
 804bb1c:	461f      	mov	r7, r3
    uint8_t fPort = 0;
 804bb1e:	f04f 0800 	mov.w	r8, #0
            break;
 804bb22:	e793      	b.n	804ba4c <LoRaMacMcpsRequest+0x6c>
            	PRINTF("Invalid data rate\r\n");
 804bb24:	4806      	ldr	r0, [pc, #24]	; (804bb40 <LoRaMacMcpsRequest+0x160>)
 804bb26:	f002 fe95 	bl	804e854 <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804bb2a:	2603      	movs	r6, #3
 804bb2c:	e7cd      	b.n	804baca <LoRaMacMcpsRequest+0xea>
            MacCtx.NodeAckRequested = false;
 804bb2e:	2300      	movs	r3, #0
 804bb30:	f884 3418 	strb.w	r3, [r4, #1048]	; 0x418
 804bb34:	e7c7      	b.n	804bac6 <LoRaMacMcpsRequest+0xe6>
        return LORAMAC_STATUS_BUSY;
 804bb36:	2601      	movs	r6, #1
 804bb38:	e7c7      	b.n	804baca <LoRaMacMcpsRequest+0xea>
 804bb3a:	bf00      	nop
 804bb3c:	200029c4 	.word	0x200029c4
 804bb40:	0805484c 	.word	0x0805484c

0804bb44 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 804bb44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if( adrNext->Version.Fields.Minor == 0 )
 804bb48:	7887      	ldrb	r7, [r0, #2]
{
 804bb4a:	b087      	sub	sp, #28
 804bb4c:	4604      	mov	r4, r0
 804bb4e:	468a      	mov	sl, r1
 804bb50:	4691      	mov	r9, r2
    if( adrNext->Version.Fields.Minor == 0 )
 804bb52:	2f00      	cmp	r7, #0
 804bb54:	d15b      	bne.n	804bc0e <LoRaMacAdrCalcNext+0xca>
    if( adrNext->AdrEnabled == true )
 804bb56:	7945      	ldrb	r5, [r0, #5]
    *adrAckCounter = adrNext->AdrAckCounter;
 804bb58:	6882      	ldr	r2, [r0, #8]
    int8_t datarate = adrNext->Datarate;
 804bb5a:	f990 8010 	ldrsb.w	r8, [r0, #16]
    *adrAckCounter = adrNext->AdrAckCounter;
 804bb5e:	601a      	str	r2, [r3, #0]
    if( adrNext->AdrEnabled == true )
 804bb60:	2d00      	cmp	r5, #0
 804bb62:	d052      	beq.n	804bc0a <LoRaMacAdrCalcNext+0xc6>
        getPhy.Attribute = PHY_MIN_TX_DR;
 804bb64:	2202      	movs	r2, #2
 804bb66:	f88d 2008 	strb.w	r2, [sp, #8]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bb6a:	a902      	add	r1, sp, #8
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804bb6c:	7c82      	ldrb	r2, [r0, #18]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bb6e:	7cc0      	ldrb	r0, [r0, #19]
 804bb70:	9301      	str	r3, [sp, #4]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804bb72:	f88d 200a 	strb.w	r2, [sp, #10]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bb76:	f000 ffea 	bl	804cb4e <RegionGetPhyParam>
        minTxDatarate = phyParam.Value;
 804bb7a:	fa4f fb80 	sxtb.w	fp, r0
        datarate = MAX( datarate, minTxDatarate );
 804bb7e:	45d8      	cmp	r8, fp
 804bb80:	4646      	mov	r6, r8
 804bb82:	bfb8      	it	lt
 804bb84:	465e      	movlt	r6, fp
        if( datarate == minTxDatarate )
 804bb86:	45d8      	cmp	r8, fp
 804bb88:	dc0b      	bgt.n	804bba2 <LoRaMacAdrCalcNext+0x5e>
            *adrAckCounter = 0;
 804bb8a:	9b01      	ldr	r3, [sp, #4]
 804bb8c:	601f      	str	r7, [r3, #0]
                        adrAckReq = false;
 804bb8e:	463d      	mov	r5, r7
    *txPowOut = txPower;
 804bb90:	2300      	movs	r3, #0
    *drOut = datarate;
 804bb92:	f88a 6000 	strb.w	r6, [sl]
    *txPowOut = txPower;
 804bb96:	f889 3000 	strb.w	r3, [r9]
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
    }
    return false;
}
 804bb9a:	4628      	mov	r0, r5
 804bb9c:	b007      	add	sp, #28
 804bb9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804bba2:	68a2      	ldr	r2, [r4, #8]
 804bba4:	89a1      	ldrh	r1, [r4, #12]
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804bba6:	89e3      	ldrh	r3, [r4, #14]
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804bba8:	428a      	cmp	r2, r1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804bbaa:	440b      	add	r3, r1
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804bbac:	bf34      	ite	cc
 804bbae:	2500      	movcc	r5, #0
 804bbb0:	2501      	movcs	r5, #1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804bbb2:	429a      	cmp	r2, r3
 804bbb4:	d3ec      	bcc.n	804bb90 <LoRaMacAdrCalcNext+0x4c>
                getPhy.Attribute = PHY_MAX_TX_POWER;
 804bbb6:	2308      	movs	r3, #8
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bbb8:	eb0d 0103 	add.w	r1, sp, r3
 804bbbc:	7ce0      	ldrb	r0, [r4, #19]
                getPhy.Attribute = PHY_MAX_TX_POWER;
 804bbbe:	f88d 3008 	strb.w	r3, [sp, #8]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bbc2:	f000 ffc4 	bl	804cb4e <RegionGetPhyParam>
                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 804bbc6:	89e3      	ldrh	r3, [r4, #14]
 804bbc8:	68a2      	ldr	r2, [r4, #8]
 804bbca:	fbb2 f8f3 	udiv	r8, r2, r3
 804bbce:	fb03 2818 	mls	r8, r3, r8, r2
 804bbd2:	f1b8 0f01 	cmp.w	r8, #1
 804bbd6:	d1db      	bne.n	804bb90 <LoRaMacAdrCalcNext+0x4c>
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 804bbd8:	2322      	movs	r3, #34	; 0x22
 804bbda:	f88d 3008 	strb.w	r3, [sp, #8]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bbde:	a902      	add	r1, sp, #8
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804bbe0:	7ca3      	ldrb	r3, [r4, #18]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bbe2:	7ce0      	ldrb	r0, [r4, #19]
                    getPhy.Datarate = datarate;
 804bbe4:	f88d 6009 	strb.w	r6, [sp, #9]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804bbe8:	f88d 300a 	strb.w	r3, [sp, #10]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bbec:	f000 ffaf 	bl	804cb4e <RegionGetPhyParam>
                    datarate = phyParam.Value;
 804bbf0:	b246      	sxtb	r6, r0
                    if( datarate == minTxDatarate )
 804bbf2:	45b3      	cmp	fp, r6
 804bbf4:	d1cc      	bne.n	804bb90 <LoRaMacAdrCalcNext+0x4c>
                        if( adrNext->UpdateChanMask == true )
 804bbf6:	7925      	ldrb	r5, [r4, #4]
 804bbf8:	2d00      	cmp	r5, #0
 804bbfa:	d0c9      	beq.n	804bb90 <LoRaMacAdrCalcNext+0x4c>
                            RegionInitDefaults( adrNext->Region, &params );
 804bbfc:	a904      	add	r1, sp, #16
 804bbfe:	7ce0      	ldrb	r0, [r4, #19]
                            params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 804bc00:	f88d 8014 	strb.w	r8, [sp, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 804bc04:	f000 ffb3 	bl	804cb6e <RegionInitDefaults>
 804bc08:	e7c1      	b.n	804bb8e <LoRaMacAdrCalcNext+0x4a>
    int8_t datarate = adrNext->Datarate;
 804bc0a:	4646      	mov	r6, r8
 804bc0c:	e7c0      	b.n	804bb90 <LoRaMacAdrCalcNext+0x4c>
    return false;
 804bc0e:	2500      	movs	r5, #0
 804bc10:	e7c3      	b.n	804bb9a <LoRaMacAdrCalcNext+0x56>

0804bc12 <LoRaMacClassBInit>:
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc12:	4770      	bx	lr

0804bc14 <LoRaMacClassBRestoreNvmCtx>:
        return false;
    }
#else
    return true;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc14:	2001      	movs	r0, #1
 804bc16:	4770      	bx	lr

0804bc18 <LoRaMacClassBGetNvmCtx>:
{
#ifdef LORAMAC_CLASSB_ENABLED
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 804bc18:	2300      	movs	r3, #0
 804bc1a:	6003      	str	r3, [r0, #0]
    return NULL;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc1c:	4618      	mov	r0, r3
 804bc1e:	4770      	bx	lr

0804bc20 <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc20:	4770      	bx	lr

0804bc22 <LoRaMacClassBSetPingSlotState>:
 804bc22:	4770      	bx	lr

0804bc24 <LoRaMacClassBSetMulticastSlotState>:
 804bc24:	4770      	bx	lr

0804bc26 <LoRaMacClassBIsAcquisitionInProgress>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc26:	2000      	movs	r0, #0
 804bc28:	4770      	bx	lr

0804bc2a <LoRaMacClassBBeaconTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc2a:	4770      	bx	lr

0804bc2c <LoRaMacClassBPingSlotTimerEvent>:
 804bc2c:	4770      	bx	lr

0804bc2e <LoRaMacClassBMulticastSlotTimerEvent>:
 804bc2e:	4770      	bx	lr

0804bc30 <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc30:	2000      	movs	r0, #0
 804bc32:	4770      	bx	lr

0804bc34 <LoRaMacClassBIsBeaconExpected>:
 804bc34:	2000      	movs	r0, #0
 804bc36:	4770      	bx	lr

0804bc38 <LoRaMacClassBIsPingExpected>:
 804bc38:	2000      	movs	r0, #0
 804bc3a:	4770      	bx	lr

0804bc3c <LoRaMacClassBIsMulticastExpected>:
 804bc3c:	2000      	movs	r0, #0
 804bc3e:	4770      	bx	lr

0804bc40 <LoRaMacClassBIsBeaconModeActive>:
 804bc40:	2000      	movs	r0, #0
 804bc42:	4770      	bx	lr

0804bc44 <LoRaMacClassBSetPingSlotInfo>:
 804bc44:	4770      	bx	lr

0804bc46 <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc46:	4770      	bx	lr

0804bc48 <LoRaMacClassBResumeBeaconing>:
 804bc48:	4770      	bx	lr

0804bc4a <LoRaMacClassBSwitchClass>:
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc4a:	2002      	movs	r0, #2
 804bc4c:	4770      	bx	lr

0804bc4e <LoRaMacClassBMibGetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc4e:	2002      	movs	r0, #2
 804bc50:	4770      	bx	lr

0804bc52 <LoRaMacMibClassBSetRequestConfirm>:
 804bc52:	2002      	movs	r0, #2
 804bc54:	4770      	bx	lr

0804bc56 <LoRaMacClassBPingSlotInfoAns>:
 804bc56:	4770      	bx	lr

0804bc58 <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc58:	2000      	movs	r0, #0
 804bc5a:	4770      	bx	lr

0804bc5c <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc5c:	4770      	bx	lr

0804bc5e <LoRaMacClassBDeviceTimeAns>:
 804bc5e:	4770      	bx	lr

0804bc60 <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc60:	2000      	movs	r0, #0
 804bc62:	4770      	bx	lr

0804bc64 <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bc64:	2000      	movs	r0, #0
 804bc66:	4770      	bx	lr

0804bc68 <LoRaMacClassBStopRxSlots>:
 804bc68:	4770      	bx	lr

0804bc6a <LoRaMacClassBProcess>:
 804bc6a:	4770      	bx	lr

0804bc6c <NvmCtxCallback>:
/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
    if( CommandsNvmCtxChanged != NULL )
 804bc6c:	4b02      	ldr	r3, [pc, #8]	; (804bc78 <NvmCtxCallback+0xc>)
 804bc6e:	681b      	ldr	r3, [r3, #0]
 804bc70:	b103      	cbz	r3, 804bc74 <NvmCtxCallback+0x8>
    {
        CommandsNvmCtxChanged( );
 804bc72:	4718      	bx	r3
    }
}
 804bc74:	4770      	bx	lr
 804bc76:	bf00      	nop
 804bc78:	2000302c 	.word	0x2000302c

0804bc7c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 804bc7c:	b538      	push	{r3, r4, r5, lr}
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 804bc7e:	4c06      	ldr	r4, [pc, #24]	; (804bc98 <LoRaMacCommandsInit+0x1c>)
{
 804bc80:	4605      	mov	r5, r0
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 804bc82:	22fc      	movs	r2, #252	; 0xfc
 804bc84:	1d20      	adds	r0, r4, #4
 804bc86:	2100      	movs	r1, #0
 804bc88:	f002 fe5d 	bl	804e946 <memset1>
    list->First = 0;
 804bc8c:	2000      	movs	r0, #0
    list->Last = 0;
 804bc8e:	e9c4 0001 	strd	r0, r0, [r4, #4]

    LinkedListInit( &NvmCtx.MacCommandList );

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 804bc92:	6025      	str	r5, [r4, #0]

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bc94:	bd38      	pop	{r3, r4, r5, pc}
 804bc96:	bf00      	nop
 804bc98:	2000302c 	.word	0x2000302c

0804bc9c <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 804bc9c:	b508      	push	{r3, lr}
    // Restore module context
    if( commandsNvmCtx != NULL )
 804bc9e:	4601      	mov	r1, r0
 804bca0:	b128      	cbz	r0, 804bcae <LoRaMacCommandsRestoreNvmCtx+0x12>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 804bca2:	4804      	ldr	r0, [pc, #16]	; (804bcb4 <LoRaMacCommandsRestoreNvmCtx+0x18>)
 804bca4:	22fc      	movs	r2, #252	; 0xfc
 804bca6:	f002 fe3a 	bl	804e91e <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 804bcaa:	2000      	movs	r0, #0
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
}
 804bcac:	bd08      	pop	{r3, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bcae:	2001      	movs	r0, #1
 804bcb0:	e7fc      	b.n	804bcac <LoRaMacCommandsRestoreNvmCtx+0x10>
 804bcb2:	bf00      	nop
 804bcb4:	20003030 	.word	0x20003030

0804bcb8 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
    *commandsNvmCtxSize = sizeof( NvmCtx );
 804bcb8:	23fc      	movs	r3, #252	; 0xfc
 804bcba:	6003      	str	r3, [r0, #0]
    return &NvmCtx;
}
 804bcbc:	4800      	ldr	r0, [pc, #0]	; (804bcc0 <LoRaMacCommandsGetNvmCtx+0x8>)
 804bcbe:	4770      	bx	lr
 804bcc0:	20003030 	.word	0x20003030

0804bcc4 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 804bcc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804bcc8:	4680      	mov	r8, r0
 804bcca:	4617      	mov	r7, r2
    if( payload == 0 )
 804bccc:	2900      	cmp	r1, #0
 804bcce:	d03f      	beq.n	804bd50 <LoRaMacCommandsAddCmd+0x8c>
 804bcd0:	4824      	ldr	r0, [pc, #144]	; (804bd64 <LoRaMacCommandsAddCmd+0xa0>)
 804bcd2:	2300      	movs	r3, #0
 804bcd4:	461a      	mov	r2, r3
 804bcd6:	1e46      	subs	r6, r0, #1
 804bcd8:	f100 0c0f 	add.w	ip, r0, #15
 804bcdc:	18c5      	adds	r5, r0, r3
 804bcde:	18f4      	adds	r4, r6, r3
 804bce0:	eb0c 0e03 	add.w	lr, ip, r3
        if( mem[size] != 0x00 )
 804bce4:	f814 9f01 	ldrb.w	r9, [r4, #1]!
 804bce8:	f1b9 0f00 	cmp.w	r9, #0
 804bcec:	d132      	bne.n	804bd54 <LoRaMacCommandsAddCmd+0x90>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 804bcee:	4574      	cmp	r4, lr
 804bcf0:	d1f8      	bne.n	804bce4 <LoRaMacCommandsAddCmd+0x20>
    if( list->First == 0 )
 804bcf2:	4c1d      	ldr	r4, [pc, #116]	; (804bd68 <LoRaMacCommandsAddCmd+0xa4>)
 804bcf4:	6860      	ldr	r0, [r4, #4]
 804bcf6:	b900      	cbnz	r0, 804bcfa <LoRaMacCommandsAddCmd+0x36>
        list->First = element;
 804bcf8:	6065      	str	r5, [r4, #4]
    if( list->Last )
 804bcfa:	68a0      	ldr	r0, [r4, #8]
 804bcfc:	b100      	cbz	r0, 804bd00 <LoRaMacCommandsAddCmd+0x3c>
        list->Last->Next = element;
 804bcfe:	6005      	str	r5, [r0, #0]
    element->Next = 0;
 804bd00:	eb04 1002 	add.w	r0, r4, r2, lsl #4
    list->Last = element;
 804bd04:	60a5      	str	r5, [r4, #8]
    element->Next = 0;
 804bd06:	2600      	movs	r6, #0
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
    newCmd->PayloadSize = payloadSize;
 804bd08:	1c55      	adds	r5, r2, #1
    element->Next = 0;
 804bd0a:	60c6      	str	r6, [r0, #12]
    newCmd->CID = cid;
 804bd0c:	f880 8010 	strb.w	r8, [r0, #16]
    newCmd->PayloadSize = payloadSize;
 804bd10:	eb04 1205 	add.w	r2, r4, r5, lsl #4
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 804bd14:	4815      	ldr	r0, [pc, #84]	; (804bd6c <LoRaMacCommandsAddCmd+0xa8>)
    newCmd->PayloadSize = payloadSize;
 804bd16:	6057      	str	r7, [r2, #4]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 804bd18:	4418      	add	r0, r3
 804bd1a:	b2ba      	uxth	r2, r7
 804bd1c:	f002 fdff 	bl	804e91e <memcpy1>
 804bd20:	f1b8 0f0a 	cmp.w	r8, #10
 804bd24:	d806      	bhi.n	804bd34 <LoRaMacCommandsAddCmd+0x70>
 804bd26:	2301      	movs	r3, #1
 804bd28:	fa03 f808 	lsl.w	r8, r3, r8
 804bd2c:	f418 6fa4 	tst.w	r8, #1312	; 0x520
 804bd30:	bf18      	it	ne
 804bd32:	461e      	movne	r6, r3
    newCmd->IsSticky = IsSticky( cid );
 804bd34:	eb04 1205 	add.w	r2, r4, r5, lsl #4
 804bd38:	7216      	strb	r6, [r2, #8]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 804bd3a:	f8d4 20fc 	ldr.w	r2, [r4, #252]	; 0xfc
 804bd3e:	3201      	adds	r2, #1
 804bd40:	443a      	add	r2, r7
 804bd42:	f8c4 20fc 	str.w	r2, [r4, #252]	; 0xfc

    NvmCtxCallback( );
 804bd46:	f7ff ff91 	bl	804bc6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 804bd4a:	2000      	movs	r0, #0
}
 804bd4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bd50:	2001      	movs	r0, #1
 804bd52:	e7fb      	b.n	804bd4c <LoRaMacCommandsAddCmd+0x88>
 804bd54:	3201      	adds	r2, #1
        if( itr == NUM_OF_MAC_COMMANDS )
 804bd56:	2a0f      	cmp	r2, #15
 804bd58:	f103 0310 	add.w	r3, r3, #16
 804bd5c:	d1be      	bne.n	804bcdc <LoRaMacCommandsAddCmd+0x18>
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 804bd5e:	2002      	movs	r0, #2
 804bd60:	e7f4      	b.n	804bd4c <LoRaMacCommandsAddCmd+0x88>
 804bd62:	bf00      	nop
 804bd64:	20003038 	.word	0x20003038
 804bd68:	2000302c 	.word	0x2000302c
 804bd6c:	2000303d 	.word	0x2000303d

0804bd70 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 804bd70:	b510      	push	{r4, lr}
    if( macCmd == NULL )
 804bd72:	b320      	cbz	r0, 804bdbe <LoRaMacCommandsRemoveCmd+0x4e>
    curElement = list->First;
 804bd74:	4a13      	ldr	r2, [pc, #76]	; (804bdc4 <LoRaMacCommandsRemoveCmd+0x54>)
 804bd76:	6853      	ldr	r3, [r2, #4]
    if( element != curElement )
 804bd78:	4298      	cmp	r0, r3
 804bd7a:	d104      	bne.n	804bd86 <LoRaMacCommandsRemoveCmd+0x16>
        list->First = element->Next;
 804bd7c:	6803      	ldr	r3, [r0, #0]
 804bd7e:	6053      	str	r3, [r2, #4]
        curElement = NULL;
 804bd80:	2300      	movs	r3, #0
 804bd82:	e004      	b.n	804bd8e <LoRaMacCommandsRemoveCmd+0x1e>
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 804bd84:	460b      	mov	r3, r1
 804bd86:	b113      	cbz	r3, 804bd8e <LoRaMacCommandsRemoveCmd+0x1e>
 804bd88:	6819      	ldr	r1, [r3, #0]
 804bd8a:	4288      	cmp	r0, r1
 804bd8c:	d1fa      	bne.n	804bd84 <LoRaMacCommandsRemoveCmd+0x14>
    if( list->Last == element )
 804bd8e:	6891      	ldr	r1, [r2, #8]
 804bd90:	4288      	cmp	r0, r1
        list->Last = PrevElement;
 804bd92:	bf08      	it	eq
 804bd94:	6093      	streq	r3, [r2, #8]
    if( PrevElement != NULL )
 804bd96:	b10b      	cbz	r3, 804bd9c <LoRaMacCommandsRemoveCmd+0x2c>
        PrevElement->Next = element->Next;
 804bd98:	6801      	ldr	r1, [r0, #0]
 804bd9a:	6019      	str	r1, [r3, #0]
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 804bd9c:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
 804bda0:	6881      	ldr	r1, [r0, #8]
 804bda2:	3b01      	subs	r3, #1
 804bda4:	1a5b      	subs	r3, r3, r1
    element->Next = NULL;
 804bda6:	2400      	movs	r4, #0
 804bda8:	6004      	str	r4, [r0, #0]
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 804bdaa:	4621      	mov	r1, r4
    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 804bdac:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 804bdb0:	2210      	movs	r2, #16
 804bdb2:	f002 fdc8 	bl	804e946 <memset1>
    if( FreeMacCommandSlot( macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    NvmCtxCallback( );
 804bdb6:	f7ff ff59 	bl	804bc6c <NvmCtxCallback>
 804bdba:	4620      	mov	r0, r4

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bdbc:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bdbe:	2001      	movs	r0, #1
 804bdc0:	e7fc      	b.n	804bdbc <LoRaMacCommandsRemoveCmd+0x4c>
 804bdc2:	bf00      	nop
 804bdc4:	2000302c 	.word	0x2000302c

0804bdc8 <LoRaMacCommandsRemoveNoneStickyCmds>:

    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 804bdc8:	b538      	push	{r3, r4, r5, lr}
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 804bdca:	4b07      	ldr	r3, [pc, #28]	; (804bde8 <LoRaMacCommandsRemoveNoneStickyCmds+0x20>)
 804bdcc:	685c      	ldr	r4, [r3, #4]

    // Loop through all elements
    while( curElement != NULL )
 804bdce:	b91c      	cbnz	r4, 804bdd8 <LoRaMacCommandsRemoveNoneStickyCmds+0x10>
        {
            curElement = curElement->Next;
        }
    }

    NvmCtxCallback( );
 804bdd0:	f7ff ff4c 	bl	804bc6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bdd4:	4620      	mov	r0, r4
 804bdd6:	bd38      	pop	{r3, r4, r5, pc}
        if( curElement->IsSticky == false )
 804bdd8:	7b23      	ldrb	r3, [r4, #12]
 804bdda:	6825      	ldr	r5, [r4, #0]
 804bddc:	b913      	cbnz	r3, 804bde4 <LoRaMacCommandsRemoveNoneStickyCmds+0x1c>
            LoRaMacCommandsRemoveCmd( curElement );
 804bdde:	4620      	mov	r0, r4
 804bde0:	f7ff ffc6 	bl	804bd70 <LoRaMacCommandsRemoveCmd>
{
 804bde4:	462c      	mov	r4, r5
 804bde6:	e7f2      	b.n	804bdce <LoRaMacCommandsRemoveNoneStickyCmds+0x6>
 804bde8:	2000302c 	.word	0x2000302c

0804bdec <LoRaMacCommandsRemoveStickyAnsCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 804bdec:	4b0b      	ldr	r3, [pc, #44]	; (804be1c <LoRaMacCommandsRemoveStickyAnsCmds+0x30>)
{
 804bdee:	b570      	push	{r4, r5, r6, lr}
    curElement = NvmCtx.MacCommandList.First;
 804bdf0:	685c      	ldr	r4, [r3, #4]
 804bdf2:	2501      	movs	r5, #1

    // Loop through all elements
    while( curElement != NULL )
 804bdf4:	b91c      	cbnz	r4, 804bdfe <LoRaMacCommandsRemoveStickyAnsCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
        }
        curElement = nexElement;
    }

    NvmCtxCallback( );
 804bdf6:	f7ff ff39 	bl	804bc6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bdfa:	4620      	mov	r0, r4
 804bdfc:	bd70      	pop	{r4, r5, r6, pc}
        if( IsSticky( curElement->CID ) == true )
 804bdfe:	7923      	ldrb	r3, [r4, #4]
        nexElement = curElement->Next;
 804be00:	6826      	ldr	r6, [r4, #0]
 804be02:	2b0a      	cmp	r3, #10
 804be04:	d807      	bhi.n	804be16 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
 804be06:	fa05 f303 	lsl.w	r3, r5, r3
 804be0a:	f413 6fa4 	tst.w	r3, #1312	; 0x520
 804be0e:	d002      	beq.n	804be16 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
            LoRaMacCommandsRemoveCmd( curElement );
 804be10:	4620      	mov	r0, r4
 804be12:	f7ff ffad 	bl	804bd70 <LoRaMacCommandsRemoveCmd>
{
 804be16:	4634      	mov	r4, r6
 804be18:	e7ec      	b.n	804bdf4 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
 804be1a:	bf00      	nop
 804be1c:	2000302c 	.word	0x2000302c

0804be20 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 804be20:	b128      	cbz	r0, 804be2e <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = NvmCtx.SerializedCmdsSize;
 804be22:	4b04      	ldr	r3, [pc, #16]	; (804be34 <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 804be24:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804be28:	6003      	str	r3, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 804be2a:	2000      	movs	r0, #0
 804be2c:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 804be2e:	2001      	movs	r0, #1
}
 804be30:	4770      	bx	lr
 804be32:	bf00      	nop
 804be34:	2000302c 	.word	0x2000302c

0804be38 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 804be38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804be3a:	4607      	mov	r7, r0
    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 804be3c:	4616      	mov	r6, r2
 804be3e:	b1ca      	cbz	r2, 804be74 <LoRaMacCommandsSerializeCmds+0x3c>
 804be40:	b1c1      	cbz	r1, 804be74 <LoRaMacCommandsSerializeCmds+0x3c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 804be42:	4b0d      	ldr	r3, [pc, #52]	; (804be78 <LoRaMacCommandsSerializeCmds+0x40>)
 804be44:	685c      	ldr	r4, [r3, #4]
    uint8_t itr = 0;
 804be46:	2300      	movs	r3, #0

    // Loop through all elements
    while( curElement != NULL )
 804be48:	b90c      	cbnz	r4, 804be4e <LoRaMacCommandsSerializeCmds+0x16>
            break;
        }
        curElement = curElement->Next;
    }

    return LORAMAC_COMMANDS_SUCCESS;
 804be4a:	2000      	movs	r0, #0
 804be4c:	e013      	b.n	804be76 <LoRaMacCommandsSerializeCmds+0x3e>
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 804be4e:	68a2      	ldr	r2, [r4, #8]
 804be50:	1af9      	subs	r1, r7, r3
 804be52:	3201      	adds	r2, #1
 804be54:	4291      	cmp	r1, r2
 804be56:	d3f8      	bcc.n	804be4a <LoRaMacCommandsSerializeCmds+0x12>
            buffer[itr++] = curElement->CID;
 804be58:	7922      	ldrb	r2, [r4, #4]
 804be5a:	54f2      	strb	r2, [r6, r3]
 804be5c:	1c5d      	adds	r5, r3, #1
 804be5e:	b2ed      	uxtb	r5, r5
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 804be60:	8922      	ldrh	r2, [r4, #8]
 804be62:	1d61      	adds	r1, r4, #5
 804be64:	1970      	adds	r0, r6, r5
 804be66:	f002 fd5a 	bl	804e91e <memcpy1>
            itr = itr + curElement->PayloadSize;
 804be6a:	68a3      	ldr	r3, [r4, #8]
        curElement = curElement->Next;
 804be6c:	6824      	ldr	r4, [r4, #0]
            itr = itr + curElement->PayloadSize;
 804be6e:	441d      	add	r5, r3
 804be70:	b2eb      	uxtb	r3, r5
 804be72:	e7e9      	b.n	804be48 <LoRaMacCommandsSerializeCmds+0x10>
        return LORAMAC_COMMANDS_ERROR_NPE;
 804be74:	2001      	movs	r0, #1
}
 804be76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804be78:	2000302c 	.word	0x2000302c

0804be7c <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
    if( cmdsPending == NULL )
 804be7c:	b160      	cbz	r0, 804be98 <LoRaMacCommandsStickyCmdsPending+0x1c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 804be7e:	4b07      	ldr	r3, [pc, #28]	; (804be9c <LoRaMacCommandsStickyCmdsPending+0x20>)

    *cmdsPending = false;
 804be80:	2200      	movs	r2, #0
    curElement = NvmCtx.MacCommandList.First;
 804be82:	685b      	ldr	r3, [r3, #4]
    *cmdsPending = false;
 804be84:	7002      	strb	r2, [r0, #0]

    // Loop through all elements
    while( curElement != NULL )
 804be86:	b11b      	cbz	r3, 804be90 <LoRaMacCommandsStickyCmdsPending+0x14>
    {
        if( curElement->IsSticky == true )
 804be88:	7b1a      	ldrb	r2, [r3, #12]
 804be8a:	b11a      	cbz	r2, 804be94 <LoRaMacCommandsStickyCmdsPending+0x18>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 804be8c:	2301      	movs	r3, #1
 804be8e:	7003      	strb	r3, [r0, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 804be90:	2000      	movs	r0, #0
 804be92:	4770      	bx	lr
        }
        curElement = curElement->Next;
 804be94:	681b      	ldr	r3, [r3, #0]
 804be96:	e7f6      	b.n	804be86 <LoRaMacCommandsStickyCmdsPending+0xa>
        return LORAMAC_COMMANDS_ERROR_NPE;
 804be98:	2001      	movs	r0, #1
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 804be9a:	4770      	bx	lr
 804be9c:	2000302c 	.word	0x2000302c

0804bea0 <LoRaMacConfirmQueueInit>:
    }
    return NULL;
}

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 804bea0:	b538      	push	{r3, r4, r5, lr}
    ConfirmQueueCtx.Primitives = primitives;
 804bea2:	4c0a      	ldr	r4, [pc, #40]	; (804becc <LoRaMacConfirmQueueInit+0x2c>)
 804bea4:	4623      	mov	r3, r4

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 804bea6:	2200      	movs	r2, #0
    ConfirmQueueCtx.Primitives = primitives;
 804bea8:	f843 0b14 	str.w	r0, [r3], #20
{
 804beac:	460d      	mov	r5, r1
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 804beae:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 804beb2:	4618      	mov	r0, r3
 804beb4:	2214      	movs	r2, #20
 804beb6:	21ff      	movs	r1, #255	; 0xff
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 804beb8:	6123      	str	r3, [r4, #16]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804beba:	e9c4 3301 	strd	r3, r3, [r4, #4]
    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 804bebe:	f002 fd42 	bl	804e946 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804bec2:	6923      	ldr	r3, [r4, #16]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 804bec4:	60e5      	str	r5, [r4, #12]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804bec6:	2201      	movs	r2, #1
 804bec8:	755a      	strb	r2, [r3, #21]
}
 804beca:	bd38      	pop	{r3, r4, r5, pc}
 804becc:	2000312c 	.word	0x2000312c

0804bed0 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 804bed0:	b508      	push	{r3, lr}
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 804bed2:	b128      	cbz	r0, 804bee0 <LoRaMacConfirmQueueRestoreNvmCtx+0x10>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 804bed4:	4601      	mov	r1, r0
 804bed6:	2216      	movs	r2, #22
 804bed8:	4802      	ldr	r0, [pc, #8]	; (804bee4 <LoRaMacConfirmQueueRestoreNvmCtx+0x14>)
 804beda:	f002 fd20 	bl	804e91e <memcpy1>
        return true;
 804bede:	2001      	movs	r0, #1
    }
    else
    {
        return false;
    }
}
 804bee0:	bd08      	pop	{r3, pc}
 804bee2:	bf00      	nop
 804bee4:	20003140 	.word	0x20003140

0804bee8 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 804bee8:	2316      	movs	r3, #22
 804beea:	6003      	str	r3, [r0, #0]
    return &ConfirmQueueNvmCtx;
}
 804beec:	4800      	ldr	r0, [pc, #0]	; (804bef0 <LoRaMacConfirmQueueGetNvmCtx+0x8>)
 804beee:	4770      	bx	lr
 804bef0:	20003140 	.word	0x20003140

0804bef4 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 804bef4:	b510      	push	{r4, lr}
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 804bef6:	490d      	ldr	r1, [pc, #52]	; (804bf2c <LoRaMacConfirmQueueAdd+0x38>)
 804bef8:	690b      	ldr	r3, [r1, #16]
 804befa:	7d1a      	ldrb	r2, [r3, #20]
 804befc:	2a04      	cmp	r2, #4
 804befe:	d813      	bhi.n	804bf28 <LoRaMacConfirmQueueAdd+0x34>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 804bf00:	688a      	ldr	r2, [r1, #8]
 804bf02:	7804      	ldrb	r4, [r0, #0]
 804bf04:	7014      	strb	r4, [r2, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 804bf06:	7844      	ldrb	r4, [r0, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 804bf08:	78c0      	ldrb	r0, [r0, #3]
 804bf0a:	70d0      	strb	r0, [r2, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 804bf0c:	2000      	movs	r0, #0
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 804bf0e:	7054      	strb	r4, [r2, #1]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 804bf10:	7090      	strb	r0, [r2, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 804bf12:	7d18      	ldrb	r0, [r3, #20]
 804bf14:	3001      	adds	r0, #1
 804bf16:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bf18:	f103 0010 	add.w	r0, r3, #16
 804bf1c:	4282      	cmp	r2, r0
        bufferPointer++;
 804bf1e:	bf18      	it	ne
 804bf20:	1d13      	addne	r3, r2, #4
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 804bf22:	608b      	str	r3, [r1, #8]

    return true;
 804bf24:	2001      	movs	r0, #1
}
 804bf26:	bd10      	pop	{r4, pc}
        return false;
 804bf28:	2000      	movs	r0, #0
 804bf2a:	e7fc      	b.n	804bf26 <LoRaMacConfirmQueueAdd+0x32>
 804bf2c:	2000312c 	.word	0x2000312c

0804bf30 <LoRaMacConfirmQueueRemoveFirst>:
    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt == 0 )
 804bf30:	4a07      	ldr	r2, [pc, #28]	; (804bf50 <LoRaMacConfirmQueueRemoveFirst+0x20>)
 804bf32:	6913      	ldr	r3, [r2, #16]
 804bf34:	7d18      	ldrb	r0, [r3, #20]
 804bf36:	b148      	cbz	r0, 804bf4c <LoRaMacConfirmQueueRemoveFirst+0x1c>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 804bf38:	6851      	ldr	r1, [r2, #4]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 804bf3a:	3801      	subs	r0, #1
 804bf3c:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bf3e:	f103 0010 	add.w	r0, r3, #16
 804bf42:	4281      	cmp	r1, r0
        bufferPointer++;
 804bf44:	bf18      	it	ne
 804bf46:	1d0b      	addne	r3, r1, #4
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 804bf48:	6053      	str	r3, [r2, #4]

    return true;
 804bf4a:	2001      	movs	r0, #1
}
 804bf4c:	4770      	bx	lr
 804bf4e:	bf00      	nop
 804bf50:	2000312c 	.word	0x2000312c

0804bf54 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 804bf54:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804bf56:	4c0b      	ldr	r4, [pc, #44]	; (804bf84 <LoRaMacConfirmQueueSetStatus+0x30>)
 804bf58:	6922      	ldr	r2, [r4, #16]
 804bf5a:	7d13      	ldrb	r3, [r2, #20]
 804bf5c:	b12b      	cbz	r3, 804bf6a <LoRaMacConfirmQueueSetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 804bf5e:	e9d4 3401 	ldrd	r3, r4, [r4, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bf62:	f102 0510 	add.w	r5, r2, #16
    while( element != bufferEnd )
 804bf66:	429c      	cmp	r4, r3
 804bf68:	d100      	bne.n	804bf6c <LoRaMacConfirmQueueSetStatus+0x18>
        {
            element->Status = status;
            element->ReadyToHandle = true;
        }
    }
}
 804bf6a:	bd70      	pop	{r4, r5, r6, pc}
        if( element->Request == request )
 804bf6c:	781e      	ldrb	r6, [r3, #0]
 804bf6e:	428e      	cmp	r6, r1
 804bf70:	d004      	beq.n	804bf7c <LoRaMacConfirmQueueSetStatus+0x28>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bf72:	42ab      	cmp	r3, r5
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bf74:	bf0c      	ite	eq
 804bf76:	4613      	moveq	r3, r2
        bufferPointer++;
 804bf78:	3304      	addne	r3, #4
 804bf7a:	e7f4      	b.n	804bf66 <LoRaMacConfirmQueueSetStatus+0x12>
            element->ReadyToHandle = true;
 804bf7c:	2201      	movs	r2, #1
            element->Status = status;
 804bf7e:	7058      	strb	r0, [r3, #1]
            element->ReadyToHandle = true;
 804bf80:	709a      	strb	r2, [r3, #2]
 804bf82:	e7f2      	b.n	804bf6a <LoRaMacConfirmQueueSetStatus+0x16>
 804bf84:	2000312c 	.word	0x2000312c

0804bf88 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 804bf88:	b530      	push	{r4, r5, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804bf8a:	490b      	ldr	r1, [pc, #44]	; (804bfb8 <LoRaMacConfirmQueueGetStatus+0x30>)
 804bf8c:	690a      	ldr	r2, [r1, #16]
 804bf8e:	7d13      	ldrb	r3, [r2, #20]
 804bf90:	b12b      	cbz	r3, 804bf9e <LoRaMacConfirmQueueGetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 804bf92:	e9d1 3101 	ldrd	r3, r1, [r1, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bf96:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 804bf9a:	4299      	cmp	r1, r3
 804bf9c:	d101      	bne.n	804bfa2 <LoRaMacConfirmQueueGetStatus+0x1a>
        if( element != NULL )
        {
            return element->Status;
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 804bf9e:	2001      	movs	r0, #1
}
 804bfa0:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 804bfa2:	781d      	ldrb	r5, [r3, #0]
 804bfa4:	4285      	cmp	r5, r0
 804bfa6:	d004      	beq.n	804bfb2 <LoRaMacConfirmQueueGetStatus+0x2a>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bfa8:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bfaa:	bf0c      	ite	eq
 804bfac:	4613      	moveq	r3, r2
        bufferPointer++;
 804bfae:	3304      	addne	r3, #4
 804bfb0:	e7f3      	b.n	804bf9a <LoRaMacConfirmQueueGetStatus+0x12>
            return element->Status;
 804bfb2:	7858      	ldrb	r0, [r3, #1]
 804bfb4:	e7f4      	b.n	804bfa0 <LoRaMacConfirmQueueGetStatus+0x18>
 804bfb6:	bf00      	nop
 804bfb8:	2000312c 	.word	0x2000312c

0804bfbc <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 804bfbc:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 804bfbe:	490a      	ldr	r1, [pc, #40]	; (804bfe8 <LoRaMacConfirmQueueSetStatusCmn+0x2c>)

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 804bfc0:	690a      	ldr	r2, [r1, #16]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 804bfc2:	684b      	ldr	r3, [r1, #4]

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804bfc4:	7d14      	ldrb	r4, [r2, #20]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 804bfc6:	7550      	strb	r0, [r2, #21]
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804bfc8:	b16c      	cbz	r4, 804bfe6 <LoRaMacConfirmQueueSetStatusCmn+0x2a>
            if( element->RestrictCommonReadyToHandle == false )
            {
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
 804bfca:	6889      	ldr	r1, [r1, #8]
                element->ReadyToHandle = true;
 804bfcc:	2501      	movs	r5, #1
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bfce:	f102 0410 	add.w	r4, r2, #16
            if( element->RestrictCommonReadyToHandle == false )
 804bfd2:	78de      	ldrb	r6, [r3, #3]
            element->Status = status;
 804bfd4:	7058      	strb	r0, [r3, #1]
            if( element->RestrictCommonReadyToHandle == false )
 804bfd6:	b906      	cbnz	r6, 804bfda <LoRaMacConfirmQueueSetStatusCmn+0x1e>
                element->ReadyToHandle = true;
 804bfd8:	709d      	strb	r5, [r3, #2]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bfda:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bfdc:	bf0c      	ite	eq
 804bfde:	4613      	moveq	r3, r2
        bufferPointer++;
 804bfe0:	3304      	addne	r3, #4
        }while( element != ConfirmQueueCtx.BufferEnd );
 804bfe2:	4299      	cmp	r1, r3
 804bfe4:	d1f5      	bne.n	804bfd2 <LoRaMacConfirmQueueSetStatusCmn+0x16>
    }
}
 804bfe6:	bd70      	pop	{r4, r5, r6, pc}
 804bfe8:	2000312c 	.word	0x2000312c

0804bfec <LoRaMacConfirmQueueIsCmdActive>:
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 804bfec:	4a0a      	ldr	r2, [pc, #40]	; (804c018 <LoRaMacConfirmQueueIsCmdActive+0x2c>)
 804bfee:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bff2:	6912      	ldr	r2, [r2, #16]
{
 804bff4:	b530      	push	{r4, r5, lr}
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bff6:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 804bffa:	4299      	cmp	r1, r3
 804bffc:	d101      	bne.n	804c002 <LoRaMacConfirmQueueIsCmdActive+0x16>
    {
        return true;
    }
    return false;
 804bffe:	2000      	movs	r0, #0
}
 804c000:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 804c002:	781d      	ldrb	r5, [r3, #0]
 804c004:	4285      	cmp	r5, r0
 804c006:	d004      	beq.n	804c012 <LoRaMacConfirmQueueIsCmdActive+0x26>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804c008:	42a3      	cmp	r3, r4
        bufferPointer++;
 804c00a:	bf14      	ite	ne
 804c00c:	3304      	addne	r3, #4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804c00e:	4613      	moveq	r3, r2
 804c010:	e7f3      	b.n	804bffa <LoRaMacConfirmQueueIsCmdActive+0xe>
        return true;
 804c012:	2001      	movs	r0, #1
 804c014:	e7f4      	b.n	804c000 <LoRaMacConfirmQueueIsCmdActive+0x14>
 804c016:	bf00      	nop
 804c018:	2000312c 	.word	0x2000312c

0804c01c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 804c01c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 804c020:	4c13      	ldr	r4, [pc, #76]	; (804c070 <LoRaMacConfirmQueueHandleCb+0x54>)
 804c022:	6923      	ldr	r3, [r4, #16]
 804c024:	f893 8014 	ldrb.w	r8, [r3, #20]
{
 804c028:	4606      	mov	r6, r0
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 804c02a:	2500      	movs	r5, #0
 804c02c:	b2eb      	uxtb	r3, r5
 804c02e:	4598      	cmp	r8, r3
 804c030:	d802      	bhi.n	804c038 <LoRaMacConfirmQueueHandleCb+0x1c>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
        }
    }
}
 804c032:	b002      	add	sp, #8
 804c034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804c038:	6863      	ldr	r3, [r4, #4]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 804c03a:	789f      	ldrb	r7, [r3, #2]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804c03c:	7819      	ldrb	r1, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 804c03e:	785a      	ldrb	r2, [r3, #1]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804c040:	7031      	strb	r1, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 804c042:	7072      	strb	r2, [r6, #1]
        if( readyToHandle == true )
 804c044:	b15f      	cbz	r7, 804c05e <LoRaMacConfirmQueueHandleCb+0x42>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 804c046:	6823      	ldr	r3, [r4, #0]
 804c048:	4630      	mov	r0, r6
 804c04a:	689b      	ldr	r3, [r3, #8]
 804c04c:	4798      	blx	r3
        LoRaMacConfirmQueueRemoveFirst( );
 804c04e:	f7ff ff6f 	bl	804bf30 <LoRaMacConfirmQueueRemoveFirst>
        if( readyToHandle == false )
 804c052:	b917      	cbnz	r7, 804c05a <LoRaMacConfirmQueueHandleCb+0x3e>
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 804c054:	a801      	add	r0, sp, #4
 804c056:	f7ff ff4d 	bl	804bef4 <LoRaMacConfirmQueueAdd>
 804c05a:	3501      	adds	r5, #1
 804c05c:	e7e6      	b.n	804c02c <LoRaMacConfirmQueueHandleCb+0x10>
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 804c05e:	78db      	ldrb	r3, [r3, #3]
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 804c060:	f88d 1004 	strb.w	r1, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 804c064:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 804c068:	f88d 3007 	strb.w	r3, [sp, #7]
 804c06c:	e7ef      	b.n	804c04e <LoRaMacConfirmQueueHandleCb+0x32>
 804c06e:	bf00      	nop
 804c070:	2000312c 	.word	0x2000312c

0804c074 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 804c074:	4b01      	ldr	r3, [pc, #4]	; (804c07c <LoRaMacConfirmQueueGetCnt+0x8>)
 804c076:	691b      	ldr	r3, [r3, #16]
}
 804c078:	7d18      	ldrb	r0, [r3, #20]
 804c07a:	4770      	bx	lr
 804c07c:	2000312c 	.word	0x2000312c

0804c080 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 804c080:	4b03      	ldr	r3, [pc, #12]	; (804c090 <LoRaMacConfirmQueueIsFull+0x10>)
 804c082:	691b      	ldr	r3, [r3, #16]
 804c084:	7d18      	ldrb	r0, [r3, #20]
    }
    else
    {
        return false;
    }
}
 804c086:	2804      	cmp	r0, #4
 804c088:	bf94      	ite	ls
 804c08a:	2000      	movls	r0, #0
 804c08c:	2001      	movhi	r0, #1
 804c08e:	4770      	bx	lr
 804c090:	2000312c 	.word	0x2000312c

0804c094 <GetLastFcntDown>:
{
    if( lastDown == NULL )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 804c094:	3801      	subs	r0, #1
 804c096:	2806      	cmp	r0, #6
 804c098:	d82b      	bhi.n	804c0f2 <GetLastFcntDown+0x5e>
 804c09a:	e8df f000 	tbb	[pc, r0]
 804c09e:	0d04      	.short	0x0d04
 804c0a0:	221e1913 	.word	0x221e1913
 804c0a4:	26          	.byte	0x26
 804c0a5:	00          	.byte	0x00
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 804c0a6:	4b14      	ldr	r3, [pc, #80]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0a8:	685a      	ldr	r2, [r3, #4]
 804c0aa:	4613      	mov	r3, r2
 804c0ac:	f853 0f10 	ldr.w	r0, [r3, #16]!
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
            break;
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804c0b0:	6008      	str	r0, [r1, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804c0b2:	6313      	str	r3, [r2, #48]	; 0x30
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 804c0b4:	2000      	movs	r0, #0
            break;
 804c0b6:	4770      	bx	lr
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804c0b8:	4b0f      	ldr	r3, [pc, #60]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0ba:	685a      	ldr	r2, [r3, #4]
 804c0bc:	4613      	mov	r3, r2
 804c0be:	f853 0f14 	ldr.w	r0, [r3, #20]!
 804c0c2:	e7f5      	b.n	804c0b0 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 804c0c4:	4b0c      	ldr	r3, [pc, #48]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0c6:	685a      	ldr	r2, [r3, #4]
 804c0c8:	4613      	mov	r3, r2
 804c0ca:	f853 0f18 	ldr.w	r0, [r3, #24]!
 804c0ce:	e7ef      	b.n	804c0b0 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 804c0d0:	4b09      	ldr	r3, [pc, #36]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0d2:	685b      	ldr	r3, [r3, #4]
 804c0d4:	69db      	ldr	r3, [r3, #28]
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804c0d6:	600b      	str	r3, [r1, #0]
 804c0d8:	e7ec      	b.n	804c0b4 <GetLastFcntDown+0x20>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 804c0da:	4b07      	ldr	r3, [pc, #28]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0dc:	685b      	ldr	r3, [r3, #4]
 804c0de:	6a1b      	ldr	r3, [r3, #32]
 804c0e0:	e7f9      	b.n	804c0d6 <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804c0e2:	4b05      	ldr	r3, [pc, #20]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0e4:	685b      	ldr	r3, [r3, #4]
 804c0e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804c0e8:	e7f5      	b.n	804c0d6 <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804c0ea:	4b03      	ldr	r3, [pc, #12]	; (804c0f8 <GetLastFcntDown+0x64>)
 804c0ec:	685b      	ldr	r3, [r3, #4]
 804c0ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804c0f0:	e7f1      	b.n	804c0d6 <GetLastFcntDown+0x42>
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 804c0f2:	2005      	movs	r0, #5
}
 804c0f4:	4770      	bx	lr
 804c0f6:	bf00      	nop
 804c0f8:	20003158 	.word	0x20003158

0804c0fc <DummyCB>:
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
    return;
}
 804c0fc:	4770      	bx	lr

0804c0fe <PayloadEncrypt>:
{
 804c0fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804c102:	b089      	sub	sp, #36	; 0x24
 804c104:	460f      	mov	r7, r1
 804c106:	4690      	mov	r8, r2
 804c108:	4699      	mov	r9, r3
 804c10a:	9d11      	ldr	r5, [sp, #68]	; 0x44
    if( buffer == 0 )
 804c10c:	4606      	mov	r6, r0
 804c10e:	2800      	cmp	r0, #0
 804c110:	d058      	beq.n	804c1c4 <PayloadEncrypt+0xc6>
    uint8_t sBlock[16] = { 0 };
 804c112:	2210      	movs	r2, #16
 804c114:	2100      	movs	r1, #0
 804c116:	4668      	mov	r0, sp
 804c118:	f004 ff2b 	bl	8050f72 <memset>
    uint8_t aBlock[16] = { 0 };
 804c11c:	2210      	movs	r2, #16
 804c11e:	2100      	movs	r1, #0
 804c120:	eb0d 0002 	add.w	r0, sp, r2
 804c124:	f004 ff25 	bl	8050f72 <memset>
    aBlock[5] = dir;
 804c128:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 804c12c:	f88d 3015 	strb.w	r3, [sp, #21]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 804c130:	ea4f 2319 	mov.w	r3, r9, lsr #8
 804c134:	f88d 3017 	strb.w	r3, [sp, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 804c138:	ea4f 4319 	mov.w	r3, r9, lsr #16
 804c13c:	f88d 3018 	strb.w	r3, [sp, #24]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 804c140:	0a2b      	lsrs	r3, r5, #8
    aBlock[0] = 0x01;
 804c142:	2401      	movs	r4, #1
    aBlock[6] = address & 0xFF;
 804c144:	f88d 9016 	strb.w	r9, [sp, #22]
    aBlock[10] = frameCounter & 0xFF;
 804c148:	f88d 501a 	strb.w	r5, [sp, #26]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 804c14c:	ea4f 6919 	mov.w	r9, r9, lsr #24
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 804c150:	f88d 301b 	strb.w	r3, [sp, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 804c154:	0c2b      	lsrs	r3, r5, #16
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 804c156:	0e2d      	lsrs	r5, r5, #24
 804c158:	f88d 501d 	strb.w	r5, [sp, #29]
    aBlock[0] = 0x01;
 804c15c:	f88d 4010 	strb.w	r4, [sp, #16]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 804c160:	f88d 9019 	strb.w	r9, [sp, #25]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 804c164:	f88d 301c 	strb.w	r3, [sp, #28]
    while( size > 0 )
 804c168:	463d      	mov	r5, r7
 804c16a:	eba7 0905 	sub.w	r9, r7, r5
 804c16e:	2d00      	cmp	r5, #0
 804c170:	fa5f f989 	uxtb.w	r9, r9
 804c174:	dc03      	bgt.n	804c17e <PayloadEncrypt+0x80>
    return LORAMAC_CRYPTO_SUCCESS;
 804c176:	2000      	movs	r0, #0
}
 804c178:	b009      	add	sp, #36	; 0x24
 804c17a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c17e:	2110      	movs	r1, #16
        aBlock[15] = ctr & 0xFF;
 804c180:	f88d 401f 	strb.w	r4, [sp, #31]
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c184:	466b      	mov	r3, sp
        ctr++;
 804c186:	3401      	adds	r4, #1
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c188:	4642      	mov	r2, r8
 804c18a:	eb0d 0001 	add.w	r0, sp, r1
        ctr++;
 804c18e:	b2a4      	uxth	r4, r4
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c190:	f7fc fe64 	bl	8048e5c <SecureElementAesEncrypt>
 804c194:	b9c0      	cbnz	r0, 804c1c8 <PayloadEncrypt+0xca>
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 804c196:	2d10      	cmp	r5, #16
 804c198:	46ac      	mov	ip, r5
 804c19a:	bfa8      	it	ge
 804c19c:	f04f 0c10 	movge.w	ip, #16
 804c1a0:	b2c3      	uxtb	r3, r0
 804c1a2:	4563      	cmp	r3, ip
 804c1a4:	f100 0001 	add.w	r0, r0, #1
 804c1a8:	db02      	blt.n	804c1b0 <PayloadEncrypt+0xb2>
 804c1aa:	3d10      	subs	r5, #16
 804c1ac:	b22d      	sxth	r5, r5
 804c1ae:	e7dc      	b.n	804c16a <PayloadEncrypt+0x6c>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 804c1b0:	aa08      	add	r2, sp, #32
 804c1b2:	eb09 0103 	add.w	r1, r9, r3
 804c1b6:	4413      	add	r3, r2
 804c1b8:	5c72      	ldrb	r2, [r6, r1]
 804c1ba:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 804c1be:	4053      	eors	r3, r2
 804c1c0:	5473      	strb	r3, [r6, r1]
 804c1c2:	e7ed      	b.n	804c1a0 <PayloadEncrypt+0xa2>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c1c4:	200a      	movs	r0, #10
 804c1c6:	e7d7      	b.n	804c178 <PayloadEncrypt+0x7a>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c1c8:	200f      	movs	r0, #15
 804c1ca:	e7d5      	b.n	804c178 <PayloadEncrypt+0x7a>

0804c1cc <DeriveSessionKey10x>:
{
 804c1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 804c1ce:	4604      	mov	r4, r0
 804c1d0:	b085      	sub	sp, #20
 804c1d2:	460f      	mov	r7, r1
 804c1d4:	4616      	mov	r6, r2
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 804c1d6:	461d      	mov	r5, r3
 804c1d8:	b34b      	cbz	r3, 804c22e <DeriveSessionKey10x+0x62>
    uint8_t compBase[16] = { 0 };
 804c1da:	2210      	movs	r2, #16
 804c1dc:	2100      	movs	r1, #0
 804c1de:	4668      	mov	r0, sp
 804c1e0:	f004 fec7 	bl	8050f72 <memset>
    switch( keyID )
 804c1e4:	2c08      	cmp	r4, #8
            compBase[0] = 0x01;
 804c1e6:	bf14      	ite	ne
 804c1e8:	2301      	movne	r3, #1
            compBase[0] = 0x02;
 804c1ea:	2302      	moveq	r3, #2
    memcpy1( compBase + 1, joinNonce, 3 );
 804c1ec:	2203      	movs	r2, #3
 804c1ee:	4639      	mov	r1, r7
 804c1f0:	f10d 0001 	add.w	r0, sp, #1
            compBase[0] = 0x02;
 804c1f4:	f88d 3000 	strb.w	r3, [sp]
    memcpy1( compBase + 1, joinNonce, 3 );
 804c1f8:	f002 fb91 	bl	804e91e <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 804c1fc:	2203      	movs	r2, #3
 804c1fe:	4631      	mov	r1, r6
 804c200:	a801      	add	r0, sp, #4
 804c202:	f002 fb8c 	bl	804e91e <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 804c206:	2202      	movs	r2, #2
 804c208:	4629      	mov	r1, r5
 804c20a:	f10d 0007 	add.w	r0, sp, #7
 804c20e:	f002 fb86 	bl	804e91e <memcpy1>
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 804c212:	4b08      	ldr	r3, [pc, #32]	; (804c234 <DeriveSessionKey10x+0x68>)
 804c214:	6858      	ldr	r0, [r3, #4]
 804c216:	2202      	movs	r2, #2
 804c218:	4623      	mov	r3, r4
 804c21a:	4669      	mov	r1, sp
 804c21c:	6800      	ldr	r0, [r0, #0]
 804c21e:	f7fc fe9a 	bl	8048f56 <SecureElementDeriveAndStoreKey>
    return LORAMAC_CRYPTO_SUCCESS;
 804c222:	2800      	cmp	r0, #0
 804c224:	bf14      	ite	ne
 804c226:	200f      	movne	r0, #15
 804c228:	2000      	moveq	r0, #0
}
 804c22a:	b005      	add	sp, #20
 804c22c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c22e:	200a      	movs	r0, #10
 804c230:	e7fb      	b.n	804c22a <DeriveSessionKey10x+0x5e>
 804c232:	bf00      	nop
 804c234:	20003158 	.word	0x20003158

0804c238 <LoRaMacCryptoDeriveMcKEKey.part.2>:
    }

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
 804c238:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }
    uint8_t compBase[16] = { 0 };
 804c23a:	2210      	movs	r2, #16
 804c23c:	2100      	movs	r1, #0
 804c23e:	4668      	mov	r0, sp
 804c240:	f004 fe97 	bl	8050f72 <memset>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 804c244:	4b07      	ldr	r3, [pc, #28]	; (804c264 <LoRaMacCryptoDeriveMcKEKey.part.2+0x2c>)
 804c246:	6858      	ldr	r0, [r3, #4]
 804c248:	2209      	movs	r2, #9
 804c24a:	237f      	movs	r3, #127	; 0x7f
 804c24c:	4669      	mov	r1, sp
 804c24e:	6800      	ldr	r0, [r0, #0]
 804c250:	f7fc fe81 	bl	8048f56 <SecureElementDeriveAndStoreKey>
 804c254:	2800      	cmp	r0, #0
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 804c256:	bf14      	ite	ne
 804c258:	200f      	movne	r0, #15
 804c25a:	2000      	moveq	r0, #0
 804c25c:	b005      	add	sp, #20
 804c25e:	f85d fb04 	ldr.w	pc, [sp], #4
 804c262:	bf00      	nop
 804c264:	20003158 	.word	0x20003158

0804c268 <VerifyCmacB0.constprop.3>:
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
 804c268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804c26c:	b0c5      	sub	sp, #276	; 0x114
 804c26e:	460c      	mov	r4, r1
 804c270:	4617      	mov	r7, r2
 804c272:	4699      	mov	r9, r3
 804c274:	9e4c      	ldr	r6, [sp, #304]	; 0x130
 804c276:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    if( msg == 0 )
 804c278:	4680      	mov	r8, r0
 804c27a:	2800      	cmp	r0, #0
 804c27c:	d053      	beq.n	804c326 <VerifyCmacB0.constprop.3+0xbe>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 804c27e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 804c282:	d852      	bhi.n	804c32a <VerifyCmacB0.constprop.3+0xc2>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 804c284:	f44f 7288 	mov.w	r2, #272	; 0x110
 804c288:	2100      	movs	r1, #0
 804c28a:	4668      	mov	r0, sp
 804c28c:	f002 fb5b 	bl	804e946 <memset1>
    b0[0] = 0x49;
 804c290:	2349      	movs	r3, #73	; 0x49
 804c292:	f88d 3000 	strb.w	r3, [sp]
    if( ( isAck == true ) && ( dir == DOWNLINK ) )
 804c296:	f1b9 0f00 	cmp.w	r9, #0
 804c29a:	d03f      	beq.n	804c31c <VerifyCmacB0.constprop.3+0xb4>
        confFCnt = ( uint16_t )( CryptoCtx.NvmCtx->FCntList.FCntUp % 65536 );
 804c29c:	4b24      	ldr	r3, [pc, #144]	; (804c330 <VerifyCmacB0.constprop.3+0xc8>)
 804c29e:	685b      	ldr	r3, [r3, #4]
 804c2a0:	68db      	ldr	r3, [r3, #12]
        b0[1] = confFCnt & 0xFF;
 804c2a2:	f88d 3001 	strb.w	r3, [sp, #1]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
 804c2a6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 804c2aa:	f88d 3002 	strb.w	r3, [sp, #2]
    b0[5] = dir;
 804c2ae:	2201      	movs	r2, #1
 804c2b0:	f88d 2005 	strb.w	r2, [sp, #5]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 804c2b4:	0a32      	lsrs	r2, r6, #8
 804c2b6:	f88d 2007 	strb.w	r2, [sp, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804c2ba:	0c32      	lsrs	r2, r6, #16
 804c2bc:	f88d 2008 	strb.w	r2, [sp, #8]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 804c2c0:	0a2a      	lsrs	r2, r5, #8
 804c2c2:	f88d 200b 	strb.w	r2, [sp, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804c2c6:	0c2a      	lsrs	r2, r5, #16
    b0[3] = 0x00;
 804c2c8:	2300      	movs	r3, #0
    b0[6] = devAddr & 0xFF;
 804c2ca:	f88d 6006 	strb.w	r6, [sp, #6]
    b0[10] = fCnt & 0xFF;
 804c2ce:	f88d 500a 	strb.w	r5, [sp, #10]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804c2d2:	f88d 200c 	strb.w	r2, [sp, #12]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 804c2d6:	4641      	mov	r1, r8
 804c2d8:	4622      	mov	r2, r4
 804c2da:	a804      	add	r0, sp, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804c2dc:	0e36      	lsrs	r6, r6, #24
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c2de:	0e2d      	lsrs	r5, r5, #24
    b0[3] = 0x00;
 804c2e0:	f88d 3003 	strb.w	r3, [sp, #3]
    b0[4] = 0x00;
 804c2e4:	f88d 3004 	strb.w	r3, [sp, #4]
    b0[14] = 0x00;
 804c2e8:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804c2ec:	f88d 6009 	strb.w	r6, [sp, #9]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c2f0:	f88d 500d 	strb.w	r5, [sp, #13]
    b0[15] = msgLen & 0xFF;
 804c2f4:	f88d 400f 	strb.w	r4, [sp, #15]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 804c2f8:	f002 fb11 	bl	804e91e <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 804c2fc:	f104 0110 	add.w	r1, r4, #16
 804c300:	463b      	mov	r3, r7
 804c302:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 804c304:	b289      	uxth	r1, r1
 804c306:	4668      	mov	r0, sp
 804c308:	f7fc fd90 	bl	8048e2c <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 804c30c:	b118      	cbz	r0, 804c316 <VerifyCmacB0.constprop.3+0xae>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c30e:	2801      	cmp	r0, #1
 804c310:	bf0c      	ite	eq
 804c312:	2001      	moveq	r0, #1
 804c314:	200f      	movne	r0, #15
}
 804c316:	b045      	add	sp, #276	; 0x114
 804c318:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        b0[1] = 0x00;
 804c31c:	f88d 9001 	strb.w	r9, [sp, #1]
        b0[2] = 0x00;
 804c320:	f88d 9002 	strb.w	r9, [sp, #2]
 804c324:	e7c3      	b.n	804c2ae <VerifyCmacB0.constprop.3+0x46>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c326:	200a      	movs	r0, #10
 804c328:	e7f5      	b.n	804c316 <VerifyCmacB0.constprop.3+0xae>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804c32a:	200e      	movs	r0, #14
 804c32c:	e7f3      	b.n	804c316 <VerifyCmacB0.constprop.3+0xae>
 804c32e:	bf00      	nop
 804c330:	20003158 	.word	0x20003158

0804c334 <LoRaMacCryptoInit>:
{
 804c334:	b538      	push	{r3, r4, r5, lr}
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 804c336:	4c11      	ldr	r4, [pc, #68]	; (804c37c <LoRaMacCryptoInit+0x48>)
 804c338:	f104 030c 	add.w	r3, r4, #12
 804c33c:	6063      	str	r3, [r4, #4]
    if( cryptoNvmCtxChanged != 0 )
 804c33e:	b1d0      	cbz	r0, 804c376 <LoRaMacCryptoInit+0x42>
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 804c340:	60a0      	str	r0, [r4, #8]
    memset1( (uint8_t*) CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 804c342:	480f      	ldr	r0, [pc, #60]	; (804c380 <LoRaMacCryptoInit+0x4c>)
 804c344:	2234      	movs	r2, #52	; 0x34
 804c346:	2100      	movs	r1, #0
 804c348:	f002 fafd 	bl	804e946 <memset1>
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 804c34c:	6863      	ldr	r3, [r4, #4]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Rfu = 0;
 804c34e:	4a0d      	ldr	r2, [pc, #52]	; (804c384 <LoRaMacCryptoInit+0x50>)
 804c350:	601a      	str	r2, [r3, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c352:	4619      	mov	r1, r3
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 804c354:	f04f 32ff 	mov.w	r2, #4294967295
 804c358:	2500      	movs	r5, #0
 804c35a:	e9c3 5203 	strd	r5, r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804c35e:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c360:	f841 2f18 	str.w	r2, [r1, #24]!
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
 804c364:	e9c3 2207 	strd	r2, r2, [r3, #28]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 804c368:	6319      	str	r1, [r3, #48]	; 0x30
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
 804c36a:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c36e:	68a3      	ldr	r3, [r4, #8]
 804c370:	4798      	blx	r3
}
 804c372:	4628      	mov	r0, r5
 804c374:	bd38      	pop	{r3, r4, r5, pc}
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 804c376:	4b04      	ldr	r3, [pc, #16]	; (804c388 <LoRaMacCryptoInit+0x54>)
 804c378:	60a3      	str	r3, [r4, #8]
 804c37a:	e7e2      	b.n	804c342 <LoRaMacCryptoInit+0xe>
 804c37c:	20003158 	.word	0x20003158
 804c380:	20003164 	.word	0x20003164
 804c384:	01010100 	.word	0x01010100
 804c388:	0804c0fd 	.word	0x0804c0fd

0804c38c <LoRaMacCryptoSetLrWanVersion>:
    CryptoCtx.NvmCtx->LrWanVersion = version;
 804c38c:	4b02      	ldr	r3, [pc, #8]	; (804c398 <LoRaMacCryptoSetLrWanVersion+0xc>)
 804c38e:	685b      	ldr	r3, [r3, #4]
 804c390:	6018      	str	r0, [r3, #0]
}
 804c392:	2000      	movs	r0, #0
 804c394:	4770      	bx	lr
 804c396:	bf00      	nop
 804c398:	20003158 	.word	0x20003158

0804c39c <LoRaMacCryptoRestoreNvmCtx>:
{
 804c39c:	b508      	push	{r3, lr}
    if( cryptoNvmCtx != 0 )
 804c39e:	4601      	mov	r1, r0
 804c3a0:	b128      	cbz	r0, 804c3ae <LoRaMacCryptoRestoreNvmCtx+0x12>
        memcpy1( ( uint8_t* ) &NvmCryptoCtx, ( uint8_t* ) cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 804c3a2:	4804      	ldr	r0, [pc, #16]	; (804c3b4 <LoRaMacCryptoRestoreNvmCtx+0x18>)
 804c3a4:	2234      	movs	r2, #52	; 0x34
 804c3a6:	f002 faba 	bl	804e91e <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 804c3aa:	2000      	movs	r0, #0
}
 804c3ac:	bd08      	pop	{r3, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c3ae:	200a      	movs	r0, #10
 804c3b0:	e7fc      	b.n	804c3ac <LoRaMacCryptoRestoreNvmCtx+0x10>
 804c3b2:	bf00      	nop
 804c3b4:	20003164 	.word	0x20003164

0804c3b8 <LoRaMacCryptoGetNvmCtx>:
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 804c3b8:	2334      	movs	r3, #52	; 0x34
 804c3ba:	6003      	str	r3, [r0, #0]
}
 804c3bc:	4800      	ldr	r0, [pc, #0]	; (804c3c0 <LoRaMacCryptoGetNvmCtx+0x8>)
 804c3be:	4770      	bx	lr
 804c3c0:	20003164 	.word	0x20003164

0804c3c4 <LoRaMacCryptoGetFCntUp>:
    if( currentUp == NULL )
 804c3c4:	b130      	cbz	r0, 804c3d4 <LoRaMacCryptoGetFCntUp+0x10>
    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 804c3c6:	4b04      	ldr	r3, [pc, #16]	; (804c3d8 <LoRaMacCryptoGetFCntUp+0x14>)
 804c3c8:	685b      	ldr	r3, [r3, #4]
 804c3ca:	68db      	ldr	r3, [r3, #12]
 804c3cc:	3301      	adds	r3, #1
 804c3ce:	6003      	str	r3, [r0, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 804c3d0:	2000      	movs	r0, #0
 804c3d2:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c3d4:	200a      	movs	r0, #10
}
 804c3d6:	4770      	bx	lr
 804c3d8:	20003158 	.word	0x20003158

0804c3dc <LoRaMacCryptoGetFCntDown>:
{
 804c3dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804c3de:	4617      	mov	r7, r2
    uint32_t lastDown = 0;
 804c3e0:	2200      	movs	r2, #0
{
 804c3e2:	460e      	mov	r6, r1
    uint32_t lastDown = 0;
 804c3e4:	9201      	str	r2, [sp, #4]
    if( currentDown == NULL )
 804c3e6:	461d      	mov	r5, r3
 804c3e8:	b353      	cbz	r3, 804c440 <LoRaMacCryptoGetFCntDown+0x64>
    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 804c3ea:	a901      	add	r1, sp, #4
 804c3ec:	f7ff fe52 	bl	804c094 <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804c3f0:	b9e8      	cbnz	r0, 804c42e <LoRaMacCryptoGetFCntDown+0x52>
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 804c3f2:	9c01      	ldr	r4, [sp, #4]
 804c3f4:	1c63      	adds	r3, r4, #1
 804c3f6:	d110      	bne.n	804c41a <LoRaMacCryptoGetFCntDown+0x3e>
         *currentDown = frameFcnt;
 804c3f8:	602f      	str	r7, [r5, #0]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c3fa:	4b12      	ldr	r3, [pc, #72]	; (804c444 <LoRaMacCryptoGetFCntDown+0x68>)
 804c3fc:	685b      	ldr	r3, [r3, #4]
 804c3fe:	789b      	ldrb	r3, [r3, #2]
 804c400:	b9ab      	cbnz	r3, 804c42e <LoRaMacCryptoGetFCntDown+0x52>
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 804c402:	682b      	ldr	r3, [r5, #0]
 804c404:	b2b6      	uxth	r6, r6
 804c406:	1b1c      	subs	r4, r3, r4
 804c408:	eb63 0503 	sbc.w	r5, r3, r3
 804c40c:	2700      	movs	r7, #0
 804c40e:	42b4      	cmp	r4, r6
 804c410:	eb75 0307 	sbcs.w	r3, r5, r7
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 804c414:	bfa8      	it	ge
 804c416:	2008      	movge	r0, #8
 804c418:	e009      	b.n	804c42e <LoRaMacCryptoGetFCntDown+0x52>
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 804c41a:	b2a3      	uxth	r3, r4
 804c41c:	1afb      	subs	r3, r7, r3
        if( fCntDiff > 0 )
 804c41e:	2b00      	cmp	r3, #0
 804c420:	dd02      	ble.n	804c428 <LoRaMacCryptoGetFCntDown+0x4c>
            *currentDown = lastDown + fCntDiff;
 804c422:	4423      	add	r3, r4
 804c424:	602b      	str	r3, [r5, #0]
 804c426:	e7e8      	b.n	804c3fa <LoRaMacCryptoGetFCntDown+0x1e>
        else if( fCntDiff == 0 )
 804c428:	d103      	bne.n	804c432 <LoRaMacCryptoGetFCntDown+0x56>
            *currentDown = lastDown;
 804c42a:	602c      	str	r4, [r5, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 804c42c:	2007      	movs	r0, #7
}
 804c42e:	b003      	add	sp, #12
 804c430:	bdf0      	pop	{r4, r5, r6, r7, pc}
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 804c432:	0c21      	lsrs	r1, r4, #16
 804c434:	0409      	lsls	r1, r1, #16
 804c436:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 804c43a:	4439      	add	r1, r7
 804c43c:	6029      	str	r1, [r5, #0]
 804c43e:	e7dc      	b.n	804c3fa <LoRaMacCryptoGetFCntDown+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c440:	200a      	movs	r0, #10
 804c442:	e7f4      	b.n	804c42e <LoRaMacCryptoGetFCntDown+0x52>
 804c444:	20003158 	.word	0x20003158

0804c448 <LoRaMacCryptoSetMulticastReference>:
    if( multicastList == NULL )
 804c448:	b178      	cbz	r0, 804c46a <LoRaMacCryptoSetMulticastReference+0x22>
    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 804c44a:	4b09      	ldr	r3, [pc, #36]	; (804c470 <LoRaMacCryptoSetMulticastReference+0x28>)
 804c44c:	685b      	ldr	r3, [r3, #4]
 804c44e:	f103 021c 	add.w	r2, r3, #28
 804c452:	61c2      	str	r2, [r0, #28]
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 804c454:	f103 0220 	add.w	r2, r3, #32
 804c458:	6442      	str	r2, [r0, #68]	; 0x44
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804c45a:	f103 0224 	add.w	r2, r3, #36	; 0x24
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804c45e:	3328      	adds	r3, #40	; 0x28
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804c460:	66c2      	str	r2, [r0, #108]	; 0x6c
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804c462:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    return LORAMAC_CRYPTO_SUCCESS;
 804c466:	2000      	movs	r0, #0
 804c468:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c46a:	200a      	movs	r0, #10
}
 804c46c:	4770      	bx	lr
 804c46e:	bf00      	nop
 804c470:	20003158 	.word	0x20003158

0804c474 <LoRaMacCryptoPrepareJoinRequest>:
{
 804c474:	b530      	push	{r4, r5, lr}
    if( macMsg == 0 )
 804c476:	4604      	mov	r4, r0
{
 804c478:	b085      	sub	sp, #20
    if( macMsg == 0 )
 804c47a:	b320      	cbz	r0, 804c4c6 <LoRaMacCryptoPrepareJoinRequest+0x52>
    uint32_t devNonce = 0;
 804c47c:	a804      	add	r0, sp, #16
 804c47e:	2300      	movs	r3, #0
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 804c480:	4d13      	ldr	r5, [pc, #76]	; (804c4d0 <LoRaMacCryptoPrepareJoinRequest+0x5c>)
    uint32_t devNonce = 0;
 804c482:	f840 3d04 	str.w	r3, [r0, #-4]!
    SecureElementRandomNumber( &devNonce );
 804c486:	f7fc fd8b 	bl	8048fa0 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 804c48a:	686b      	ldr	r3, [r5, #4]
 804c48c:	9a03      	ldr	r2, [sp, #12]
 804c48e:	809a      	strh	r2, [r3, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c490:	68ab      	ldr	r3, [r5, #8]
 804c492:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 804c494:	686b      	ldr	r3, [r5, #4]
 804c496:	889b      	ldrh	r3, [r3, #4]
 804c498:	82e3      	strh	r3, [r4, #22]
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c49a:	4620      	mov	r0, r4
 804c49c:	f000 fab3 	bl	804ca06 <LoRaMacSerializerJoinRequest>
 804c4a0:	b110      	cbz	r0, 804c4a8 <LoRaMacCryptoPrepareJoinRequest+0x34>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804c4a2:	2011      	movs	r0, #17
}
 804c4a4:	b005      	add	sp, #20
 804c4a6:	bd30      	pop	{r4, r5, pc}
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 804c4a8:	f104 0318 	add.w	r3, r4, #24
 804c4ac:	9300      	str	r3, [sp, #0]
 804c4ae:	2213      	movs	r2, #19
 804c4b0:	2302      	movs	r3, #2
 804c4b2:	6821      	ldr	r1, [r4, #0]
 804c4b4:	f7fc fcac 	bl	8048e10 <SecureElementComputeAesCmac>
 804c4b8:	b938      	cbnz	r0, 804c4ca <LoRaMacCryptoPrepareJoinRequest+0x56>
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c4ba:	4620      	mov	r0, r4
 804c4bc:	f000 faa3 	bl	804ca06 <LoRaMacSerializerJoinRequest>
 804c4c0:	2800      	cmp	r0, #0
 804c4c2:	d0ef      	beq.n	804c4a4 <LoRaMacCryptoPrepareJoinRequest+0x30>
 804c4c4:	e7ed      	b.n	804c4a2 <LoRaMacCryptoPrepareJoinRequest+0x2e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c4c6:	200a      	movs	r0, #10
 804c4c8:	e7ec      	b.n	804c4a4 <LoRaMacCryptoPrepareJoinRequest+0x30>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c4ca:	200f      	movs	r0, #15
 804c4cc:	e7ea      	b.n	804c4a4 <LoRaMacCryptoPrepareJoinRequest+0x30>
 804c4ce:	bf00      	nop
 804c4d0:	20003158 	.word	0x20003158

0804c4d4 <LoRaMacCryptoSecureMessage>:
{
 804c4d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 804c4d6:	4605      	mov	r5, r0
 804c4d8:	b087      	sub	sp, #28
    if( macMsg == NULL )
 804c4da:	461c      	mov	r4, r3
 804c4dc:	b32b      	cbz	r3, 804c52a <LoRaMacCryptoSecureMessage+0x56>
    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 804c4de:	4e30      	ldr	r6, [pc, #192]	; (804c5a0 <LoRaMacCryptoSecureMessage+0xcc>)
 804c4e0:	6873      	ldr	r3, [r6, #4]
 804c4e2:	68db      	ldr	r3, [r3, #12]
 804c4e4:	4283      	cmp	r3, r0
 804c4e6:	d859      	bhi.n	804c59c <LoRaMacCryptoSecureMessage+0xc8>
    if( macMsg->FPort == 0 )
 804c4e8:	f894 2020 	ldrb.w	r2, [r4, #32]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 804c4ec:	2a00      	cmp	r2, #0
 804c4ee:	bf14      	ite	ne
 804c4f0:	2208      	movne	r2, #8
 804c4f2:	2207      	moveq	r2, #7
    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 804c4f4:	4283      	cmp	r3, r0
 804c4f6:	d309      	bcc.n	804c50c <LoRaMacCryptoSecureMessage+0x38>
    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 804c4f8:	6873      	ldr	r3, [r6, #4]
 804c4fa:	60dd      	str	r5, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c4fc:	68b3      	ldr	r3, [r6, #8]
 804c4fe:	4798      	blx	r3
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c500:	4620      	mov	r0, r4
 804c502:	f000 fab4 	bl	804ca6e <LoRaMacSerializerData>
 804c506:	b170      	cbz	r0, 804c526 <LoRaMacCryptoSecureMessage+0x52>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804c508:	2011      	movs	r0, #17
 804c50a:	e00a      	b.n	804c522 <LoRaMacCryptoSecureMessage+0x4e>
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 804c50c:	2300      	movs	r3, #0
 804c50e:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 804c512:	9001      	str	r0, [sp, #4]
 804c514:	9300      	str	r3, [sp, #0]
 804c516:	68a3      	ldr	r3, [r4, #8]
 804c518:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804c51a:	f7ff fdf0 	bl	804c0fe <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c51e:	2800      	cmp	r0, #0
 804c520:	d0ea      	beq.n	804c4f8 <LoRaMacCryptoSecureMessage+0x24>
}
 804c522:	b007      	add	sp, #28
 804c524:	bdf0      	pop	{r4, r5, r6, r7, pc}
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c526:	6821      	ldr	r1, [r4, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 804c528:	b909      	cbnz	r1, 804c52e <LoRaMacCryptoSecureMessage+0x5a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c52a:	200a      	movs	r0, #10
 804c52c:	e7f9      	b.n	804c522 <LoRaMacCryptoSecureMessage+0x4e>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c52e:	7926      	ldrb	r6, [r4, #4]
 804c530:	3e04      	subs	r6, #4
 804c532:	b2b2      	uxth	r2, r6
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 804c534:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 804c538:	d82e      	bhi.n	804c598 <LoRaMacCryptoSecureMessage+0xc4>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c53a:	68a3      	ldr	r3, [r4, #8]
    b0[6] = devAddr & 0xFF;
 804c53c:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[0] = 0x49;
 804c540:	2749      	movs	r7, #73	; 0x49
 804c542:	9702      	str	r7, [sp, #8]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 804c544:	0a1f      	lsrs	r7, r3, #8
 804c546:	f88d 700f 	strb.w	r7, [sp, #15]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804c54a:	0c1f      	lsrs	r7, r3, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804c54c:	0e1b      	lsrs	r3, r3, #24
 804c54e:	f88d 3011 	strb.w	r3, [sp, #17]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 804c552:	0a2b      	lsrs	r3, r5, #8
 804c554:	f88d 3013 	strb.w	r3, [sp, #19]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804c558:	0c2b      	lsrs	r3, r5, #16
 804c55a:	f88d 3014 	strb.w	r3, [sp, #20]
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c55e:	f104 032c 	add.w	r3, r4, #44	; 0x2c
    b0[3] = 0x00;
 804c562:	f8ad 000c 	strh.w	r0, [sp, #12]
    b0[10] = fCnt & 0xFF;
 804c566:	f88d 5012 	strb.w	r5, [sp, #18]
    b0[14] = 0x00;
 804c56a:	f88d 0016 	strb.w	r0, [sp, #22]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c56e:	0e2d      	lsrs	r5, r5, #24
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 804c570:	9300      	str	r3, [sp, #0]
 804c572:	a802      	add	r0, sp, #8
 804c574:	2307      	movs	r3, #7
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804c576:	f88d 7010 	strb.w	r7, [sp, #16]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c57a:	f88d 5015 	strb.w	r5, [sp, #21]
    b0[15] = msgLen & 0xFF;
 804c57e:	f88d 6017 	strb.w	r6, [sp, #23]
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 804c582:	f7fc fc45 	bl	8048e10 <SecureElementComputeAesCmac>
 804c586:	b928      	cbnz	r0, 804c594 <LoRaMacCryptoSecureMessage+0xc0>
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c588:	4620      	mov	r0, r4
 804c58a:	f000 fa70 	bl	804ca6e <LoRaMacSerializerData>
 804c58e:	2800      	cmp	r0, #0
 804c590:	d0c7      	beq.n	804c522 <LoRaMacCryptoSecureMessage+0x4e>
 804c592:	e7b9      	b.n	804c508 <LoRaMacCryptoSecureMessage+0x34>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c594:	200f      	movs	r0, #15
 804c596:	e7c4      	b.n	804c522 <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804c598:	200e      	movs	r0, #14
 804c59a:	e7c2      	b.n	804c522 <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804c59c:	2006      	movs	r0, #6
 804c59e:	e7c0      	b.n	804c522 <LoRaMacCryptoSecureMessage+0x4e>
 804c5a0:	20003158 	.word	0x20003158

0804c5a4 <LoRaMacCryptoUnsecureMessage>:
{
 804c5a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804c5a8:	b086      	sub	sp, #24
 804c5aa:	4604      	mov	r4, r0
 804c5ac:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 804c5ae:	4689      	mov	r9, r1
 804c5b0:	4690      	mov	r8, r2
 804c5b2:	461d      	mov	r5, r3
    if( macMsg == 0 )
 804c5b4:	2e00      	cmp	r6, #0
 804c5b6:	d07a      	beq.n	804c6ae <LoRaMacCryptoUnsecureMessage+0x10a>
    uint32_t lastDown = 0;
 804c5b8:	a906      	add	r1, sp, #24
 804c5ba:	2300      	movs	r3, #0
 804c5bc:	f841 3d04 	str.w	r3, [r1, #-4]!
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 804c5c0:	4610      	mov	r0, r2
 804c5c2:	f7ff fd67 	bl	804c094 <GetLastFcntDown>
 804c5c6:	b120      	cbz	r0, 804c5d2 <LoRaMacCryptoUnsecureMessage+0x2e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804c5c8:	2706      	movs	r7, #6
}
 804c5ca:	4638      	mov	r0, r7
 804c5cc:	b006      	add	sp, #24
 804c5ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if( ( currentDown > lastDown ) ||
 804c5d2:	9b05      	ldr	r3, [sp, #20]
 804c5d4:	429d      	cmp	r5, r3
 804c5d6:	d801      	bhi.n	804c5dc <LoRaMacCryptoUnsecureMessage+0x38>
 804c5d8:	3301      	adds	r3, #1
 804c5da:	d1f5      	bne.n	804c5c8 <LoRaMacCryptoUnsecureMessage+0x24>
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 804c5dc:	4630      	mov	r0, r6
 804c5de:	f000 f9b7 	bl	804c950 <LoRaMacParserData>
 804c5e2:	2800      	cmp	r0, #0
 804c5e4:	d165      	bne.n	804c6b2 <LoRaMacCryptoUnsecureMessage+0x10e>
        if( KeyAddrList[i].AddrID == addrID )
 804c5e6:	4b34      	ldr	r3, [pc, #208]	; (804c6b8 <LoRaMacCryptoUnsecureMessage+0x114>)
 804c5e8:	461a      	mov	r2, r3
 804c5ea:	f813 1020 	ldrb.w	r1, [r3, r0, lsl #2]
 804c5ee:	42a1      	cmp	r1, r4
 804c5f0:	ea4f 0780 	mov.w	r7, r0, lsl #2
 804c5f4:	d104      	bne.n	804c600 <LoRaMacCryptoUnsecureMessage+0x5c>
    if( address != macMsg->FHDR.DevAddr )
 804c5f6:	68b3      	ldr	r3, [r6, #8]
 804c5f8:	454b      	cmp	r3, r9
 804c5fa:	d006      	beq.n	804c60a <LoRaMacCryptoUnsecureMessage+0x66>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 804c5fc:	2702      	movs	r7, #2
 804c5fe:	e7e4      	b.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
 804c600:	3001      	adds	r0, #1
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 804c602:	2805      	cmp	r0, #5
 804c604:	d1f1      	bne.n	804c5ea <LoRaMacCryptoUnsecureMessage+0x46>
 804c606:	270c      	movs	r7, #12
 804c608:	e7df      	b.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c60a:	4c2c      	ldr	r4, [pc, #176]	; (804c6bc <LoRaMacCryptoUnsecureMessage+0x118>)
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804c60c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c60e:	6861      	ldr	r1, [r4, #4]
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 804c610:	7b33      	ldrb	r3, [r6, #12]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c612:	7889      	ldrb	r1, [r1, #2]
    payloadDecryptionKeyID = curItem->AppSkey;
 804c614:	443a      	add	r2, r7
        isAck = false;
 804c616:	2900      	cmp	r1, #0
    payloadDecryptionKeyID = curItem->AppSkey;
 804c618:	f892 a001 	ldrb.w	sl, [r2, #1]
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804c61c:	7931      	ldrb	r1, [r6, #4]
 804c61e:	7892      	ldrb	r2, [r2, #2]
 804c620:	f8cd 9000 	str.w	r9, [sp]
 804c624:	e9cd 5001 	strd	r5, r0, [sp, #4]
 804c628:	f1a1 0104 	sub.w	r1, r1, #4
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 804c62c:	f3c3 1340 	ubfx	r3, r3, #5, #1
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804c630:	b289      	uxth	r1, r1
 804c632:	bf08      	it	eq
 804c634:	2300      	moveq	r3, #0
 804c636:	6830      	ldr	r0, [r6, #0]
 804c638:	f7ff fe16 	bl	804c268 <VerifyCmacB0.constprop.3>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c63c:	4607      	mov	r7, r0
 804c63e:	2800      	cmp	r0, #0
 804c640:	d1c3      	bne.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
    if( macMsg->FPort == 0 )
 804c642:	f896 3020 	ldrb.w	r3, [r6, #32]
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 804c646:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 804c64a:	9501      	str	r5, [sp, #4]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 804c64c:	2b00      	cmp	r3, #0
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 804c64e:	f04f 0301 	mov.w	r3, #1
 804c652:	9300      	str	r3, [sp, #0]
 804c654:	bf18      	it	ne
 804c656:	4652      	movne	r2, sl
 804c658:	464b      	mov	r3, r9
 804c65a:	bf08      	it	eq
 804c65c:	2207      	moveq	r2, #7
 804c65e:	6a70      	ldr	r0, [r6, #36]	; 0x24
 804c660:	f7ff fd4d 	bl	804c0fe <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c664:	4607      	mov	r7, r0
 804c666:	2800      	cmp	r0, #0
 804c668:	d1af      	bne.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
    switch( fCntID )
 804c66a:	f108 38ff 	add.w	r8, r8, #4294967295
 804c66e:	f1b8 0f06 	cmp.w	r8, #6
 804c672:	d807      	bhi.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
 804c674:	e8df f008 	tbb	[pc, r8]
 804c678:	0f0c0904 	.word	0x0f0c0904
 804c67c:	1512      	.short	0x1512
 804c67e:	18          	.byte	0x18
 804c67f:	00          	.byte	0x00
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 804c680:	6863      	ldr	r3, [r4, #4]
 804c682:	611d      	str	r5, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c684:	68a3      	ldr	r3, [r4, #8]
 804c686:	4798      	blx	r3
 804c688:	e79f      	b.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 804c68a:	6863      	ldr	r3, [r4, #4]
 804c68c:	615d      	str	r5, [r3, #20]
 804c68e:	e7f9      	b.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 804c690:	6863      	ldr	r3, [r4, #4]
 804c692:	619d      	str	r5, [r3, #24]
 804c694:	e7f6      	b.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 804c696:	6863      	ldr	r3, [r4, #4]
 804c698:	61dd      	str	r5, [r3, #28]
 804c69a:	e7f3      	b.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown1 = currentDown;
 804c69c:	6863      	ldr	r3, [r4, #4]
 804c69e:	621d      	str	r5, [r3, #32]
 804c6a0:	e7f0      	b.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown2 = currentDown;
 804c6a2:	6863      	ldr	r3, [r4, #4]
 804c6a4:	625d      	str	r5, [r3, #36]	; 0x24
 804c6a6:	e7ed      	b.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
 804c6a8:	6863      	ldr	r3, [r4, #4]
 804c6aa:	629d      	str	r5, [r3, #40]	; 0x28
 804c6ac:	e7ea      	b.n	804c684 <LoRaMacCryptoUnsecureMessage+0xe0>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c6ae:	270a      	movs	r7, #10
 804c6b0:	e78b      	b.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804c6b2:	2710      	movs	r7, #16
 804c6b4:	e789      	b.n	804c5ca <LoRaMacCryptoUnsecureMessage+0x26>
 804c6b6:	bf00      	nop
 804c6b8:	20001058 	.word	0x20001058
 804c6bc:	20003158 	.word	0x20003158

0804c6c0 <LoRaMacCryptoDeriveMcRootKey>:
{
 804c6c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804c6c2:	4b11      	ldr	r3, [pc, #68]	; (804c708 <LoRaMacCryptoDeriveMcRootKey+0x48>)
 804c6c4:	685e      	ldr	r6, [r3, #4]
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804c6c6:	4604      	mov	r4, r0
 804c6c8:	78b5      	ldrb	r5, [r6, #2]
 804c6ca:	b910      	cbnz	r0, 804c6d2 <LoRaMacCryptoDeriveMcRootKey+0x12>
 804c6cc:	b92d      	cbnz	r5, 804c6da <LoRaMacCryptoDeriveMcRootKey+0x1a>
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 804c6ce:	200b      	movs	r0, #11
 804c6d0:	e017      	b.n	804c702 <LoRaMacCryptoDeriveMcRootKey+0x42>
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804c6d2:	2801      	cmp	r0, #1
 804c6d4:	d101      	bne.n	804c6da <LoRaMacCryptoDeriveMcRootKey+0x1a>
        ( ( keyID == GEN_APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 ) ) )
 804c6d6:	2d01      	cmp	r5, #1
 804c6d8:	d0f9      	beq.n	804c6ce <LoRaMacCryptoDeriveMcRootKey+0xe>
    uint8_t compBase[16] = { 0 };
 804c6da:	2210      	movs	r2, #16
 804c6dc:	2100      	movs	r1, #0
 804c6de:	4668      	mov	r0, sp
 804c6e0:	f004 fc47 	bl	8050f72 <memset>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 804c6e4:	2d01      	cmp	r5, #1
        compBase[0] = 0x20;
 804c6e6:	bf04      	itt	eq
 804c6e8:	2320      	moveq	r3, #32
 804c6ea:	f88d 3000 	strbeq.w	r3, [sp]
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 804c6ee:	4622      	mov	r2, r4
 804c6f0:	2309      	movs	r3, #9
 804c6f2:	4669      	mov	r1, sp
 804c6f4:	6830      	ldr	r0, [r6, #0]
 804c6f6:	f7fc fc2e 	bl	8048f56 <SecureElementDeriveAndStoreKey>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c6fa:	2800      	cmp	r0, #0
 804c6fc:	bf0c      	ite	eq
 804c6fe:	2000      	moveq	r0, #0
 804c700:	200f      	movne	r0, #15
}
 804c702:	b004      	add	sp, #16
 804c704:	bd70      	pop	{r4, r5, r6, pc}
 804c706:	bf00      	nop
 804c708:	20003158 	.word	0x20003158

0804c70c <LoRaMacCryptoSetKey>:
{
 804c70c:	b510      	push	{r4, lr}
 804c70e:	4604      	mov	r4, r0
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 804c710:	f7fc fc1c 	bl	8048f4c <SecureElementSetKey>
 804c714:	b108      	cbz	r0, 804c71a <LoRaMacCryptoSetKey+0xe>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c716:	200f      	movs	r0, #15
}
 804c718:	bd10      	pop	{r4, pc}
    if( ( keyID == GEN_APP_KEY ) || ( keyID == APP_KEY ) )
 804c71a:	2c01      	cmp	r4, #1
 804c71c:	d808      	bhi.n	804c730 <LoRaMacCryptoSetKey+0x24>
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 804c71e:	4620      	mov	r0, r4
 804c720:	f7ff ffce 	bl	804c6c0 <LoRaMacCryptoDeriveMcRootKey>
 804c724:	2800      	cmp	r0, #0
 804c726:	d1f6      	bne.n	804c716 <LoRaMacCryptoSetKey+0xa>
 804c728:	f7ff fd86 	bl	804c238 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 804c72c:	2800      	cmp	r0, #0
 804c72e:	d1f2      	bne.n	804c716 <LoRaMacCryptoSetKey+0xa>
    return LORAMAC_CRYPTO_SUCCESS;
 804c730:	2000      	movs	r0, #0
 804c732:	e7f1      	b.n	804c718 <LoRaMacCryptoSetKey+0xc>

0804c734 <LoRaMacCryptoHandleJoinAccept>:
{
 804c734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804c738:	4681      	mov	r9, r0
 804c73a:	b0c7      	sub	sp, #284	; 0x11c
 804c73c:	4688      	mov	r8, r1
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 804c73e:	4614      	mov	r4, r2
 804c740:	2a00      	cmp	r2, #0
 804c742:	f000 80af 	beq.w	804c8a4 <LoRaMacCryptoHandleJoinAccept+0x170>
 804c746:	2900      	cmp	r1, #0
 804c748:	f000 80ac 	beq.w	804c8a4 <LoRaMacCryptoHandleJoinAccept+0x170>
    uint8_t micComputationOffset = 0;
 804c74c:	28ff      	cmp	r0, #255	; 0xff
 804c74e:	bf0c      	ite	eq
 804c750:	250c      	moveq	r5, #12
 804c752:	2500      	movne	r5, #0
    memset1( procBuffer, 0, ( macMsg->BufSize + micComputationOffset ) );
 804c754:	7912      	ldrb	r2, [r2, #4]
 804c756:	b2ae      	uxth	r6, r5
 804c758:	4432      	add	r2, r6
 804c75a:	2100      	movs	r1, #0
 804c75c:	a803      	add	r0, sp, #12
 804c75e:	f002 f8f2 	bl	804e946 <memset1>
    if( SecureElementAesEncrypt( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ), encryptionKeyID, ( procBuffer + micComputationOffset ) ) != SECURE_ELEMENT_SUCCESS )
 804c762:	7921      	ldrb	r1, [r4, #4]
 804c764:	6820      	ldr	r0, [r4, #0]
 804c766:	ab03      	add	r3, sp, #12
 804c768:	441d      	add	r5, r3
 804c76a:	3901      	subs	r1, #1
 804c76c:	462b      	mov	r3, r5
 804c76e:	2202      	movs	r2, #2
 804c770:	b289      	uxth	r1, r1
 804c772:	3001      	adds	r0, #1
 804c774:	f7fc fb72 	bl	8048e5c <SecureElementAesEncrypt>
 804c778:	b118      	cbz	r0, 804c782 <LoRaMacCryptoHandleJoinAccept+0x4e>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c77a:	200f      	movs	r0, #15
}
 804c77c:	b047      	add	sp, #284	; 0x11c
 804c77e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    memcpy1( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( procBuffer + micComputationOffset ), ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ) );
 804c782:	7922      	ldrb	r2, [r4, #4]
 804c784:	6820      	ldr	r0, [r4, #0]
 804c786:	3a01      	subs	r2, #1
 804c788:	3001      	adds	r0, #1
 804c78a:	b292      	uxth	r2, r2
 804c78c:	4629      	mov	r1, r5
 804c78e:	f002 f8c6 	bl	804e91e <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 804c792:	4620      	mov	r0, r4
 804c794:	f000 f88e 	bl	804c8b4 <LoRaMacParserJoinAccept>
 804c798:	2800      	cmp	r0, #0
 804c79a:	f040 8085 	bne.w	804c8a8 <LoRaMacCryptoHandleJoinAccept+0x174>
    if( macMsg->DLSettings.Bits.OptNeg == 1 )
 804c79e:	f994 2010 	ldrsb.w	r2, [r4, #16]
 804c7a2:	4d43      	ldr	r5, [pc, #268]	; (804c8b0 <LoRaMacCryptoHandleJoinAccept+0x17c>)
 804c7a4:	2a00      	cmp	r2, #0
 804c7a6:	686b      	ldr	r3, [r5, #4]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 804c7a8:	bfba      	itte	lt
 804c7aa:	2201      	movlt	r2, #1
 804c7ac:	709a      	strblt	r2, [r3, #2]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 0;
 804c7ae:	7098      	strbge	r0, [r3, #2]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c7b0:	789b      	ldrb	r3, [r3, #2]
        micComputationKeyID = J_S_INT_KEY;
 804c7b2:	bfb4      	ite	lt
 804c7b4:	2703      	movlt	r7, #3
        micComputationKeyID = NWK_KEY;
 804c7b6:	2702      	movge	r7, #2
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c7b8:	2b00      	cmp	r3, #0
 804c7ba:	d145      	bne.n	804c848 <LoRaMacCryptoHandleJoinAccept+0x114>
        if( SecureElementVerifyAesCmac( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c7bc:	7921      	ldrb	r1, [r4, #4]
 804c7be:	6a62      	ldr	r2, [r4, #36]	; 0x24
 804c7c0:	6820      	ldr	r0, [r4, #0]
 804c7c2:	3904      	subs	r1, #4
 804c7c4:	463b      	mov	r3, r7
 804c7c6:	b289      	uxth	r1, r1
 804c7c8:	f7fc fb30 	bl	8048e2c <SecureElementVerifyAesCmac>
 804c7cc:	2800      	cmp	r0, #0
 804c7ce:	d1d4      	bne.n	804c77a <LoRaMacCryptoHandleJoinAccept+0x46>
        retval = LoRaMacCryptoDeriveMcRootKey( GEN_APP_KEY );
 804c7d0:	2001      	movs	r0, #1
 804c7d2:	f7ff ff75 	bl	804c6c0 <LoRaMacCryptoDeriveMcRootKey>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c7d6:	2800      	cmp	r0, #0
 804c7d8:	d1d0      	bne.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
 804c7da:	f7ff fd2d 	bl	804c238 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c7de:	2800      	cmp	r0, #0
 804c7e0:	d1cc      	bne.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c7e2:	686b      	ldr	r3, [r5, #4]
 804c7e4:	1da6      	adds	r6, r4, #6
 804c7e6:	3409      	adds	r4, #9
 804c7e8:	3304      	adds	r3, #4
 804c7ea:	4622      	mov	r2, r4
 804c7ec:	4631      	mov	r1, r6
 804c7ee:	2008      	movs	r0, #8
 804c7f0:	f7ff fcec 	bl	804c1cc <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c7f4:	2800      	cmp	r0, #0
 804c7f6:	d1c1      	bne.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( NWK_S_ENC_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c7f8:	686b      	ldr	r3, [r5, #4]
 804c7fa:	4622      	mov	r2, r4
 804c7fc:	3304      	adds	r3, #4
 804c7fe:	4631      	mov	r1, r6
 804c800:	2007      	movs	r0, #7
 804c802:	f7ff fce3 	bl	804c1cc <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c806:	2800      	cmp	r0, #0
 804c808:	d1b8      	bne.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( F_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c80a:	686b      	ldr	r3, [r5, #4]
 804c80c:	4622      	mov	r2, r4
 804c80e:	3304      	adds	r3, #4
 804c810:	4631      	mov	r1, r6
 804c812:	2005      	movs	r0, #5
 804c814:	f7ff fcda 	bl	804c1cc <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c818:	2800      	cmp	r0, #0
 804c81a:	d1af      	bne.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c81c:	686b      	ldr	r3, [r5, #4]
 804c81e:	4622      	mov	r2, r4
 804c820:	3304      	adds	r3, #4
 804c822:	4631      	mov	r1, r6
 804c824:	2006      	movs	r0, #6
 804c826:	f7ff fcd1 	bl	804c1cc <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c82a:	2800      	cmp	r0, #0
 804c82c:	d1a6      	bne.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804c82e:	686b      	ldr	r3, [r5, #4]
    CryptoCtx.RJcount0 = 0;
 804c830:	8028      	strh	r0, [r5, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c832:	f04f 32ff 	mov.w	r2, #4294967295
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804c836:	60d8      	str	r0, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c838:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804c83a:	e9c3 2204 	strd	r2, r2, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c83e:	68ab      	ldr	r3, [r5, #8]
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804c840:	9001      	str	r0, [sp, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c842:	4798      	blx	r3
    return LORAMAC_CRYPTO_SUCCESS;
 804c844:	9801      	ldr	r0, [sp, #4]
 804c846:	e799      	b.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804c848:	2208      	movs	r2, #8
 804c84a:	4641      	mov	r1, r8
 804c84c:	f10d 000d 	add.w	r0, sp, #13
        procBuffer[bufItr++] = ( uint8_t ) joinReqType;
 804c850:	f88d 900c 	strb.w	r9, [sp, #12]
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804c854:	f002 f86d 	bl	804e932 <memcpyr>
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 804c858:	686b      	ldr	r3, [r5, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c85a:	7921      	ldrb	r1, [r4, #4]
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 804c85c:	889a      	ldrh	r2, [r3, #4]
 804c85e:	f88d 2015 	strb.w	r2, [sp, #21]
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804c862:	889b      	ldrh	r3, [r3, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c864:	6a62      	ldr	r2, [r4, #36]	; 0x24
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804c866:	0a1b      	lsrs	r3, r3, #8
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c868:	3905      	subs	r1, #5
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804c86a:	f88d 3016 	strb.w	r3, [sp, #22]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c86e:	4431      	add	r1, r6
        procBuffer[bufItr++] = macMsg->MHDR.Value;
 804c870:	7963      	ldrb	r3, [r4, #5]
 804c872:	f88d 3017 	strb.w	r3, [sp, #23]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c876:	b289      	uxth	r1, r1
 804c878:	463b      	mov	r3, r7
 804c87a:	a803      	add	r0, sp, #12
 804c87c:	f7fc fad6 	bl	8048e2c <SecureElementVerifyAesCmac>
 804c880:	2800      	cmp	r0, #0
 804c882:	f47f af7a 	bne.w	804c77a <LoRaMacCryptoHandleJoinAccept+0x46>
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 804c886:	7a23      	ldrb	r3, [r4, #8]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[1] << 8 );
 804c888:	79e1      	ldrb	r1, [r4, #7]
        currentJoinNonce = ( uint32_t ) macMsg->JoinNonce[0];
 804c88a:	79a2      	ldrb	r2, [r4, #6]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 804c88c:	041b      	lsls	r3, r3, #16
 804c88e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804c892:	4313      	orrs	r3, r2
        if( currentJoinNonce > CryptoCtx.NvmCtx->JoinNonce )
 804c894:	686a      	ldr	r2, [r5, #4]
 804c896:	6891      	ldr	r1, [r2, #8]
 804c898:	4299      	cmp	r1, r3
 804c89a:	d207      	bcs.n	804c8ac <LoRaMacCryptoHandleJoinAccept+0x178>
            CryptoCtx.NvmCtx->JoinNonce = currentJoinNonce;
 804c89c:	6093      	str	r3, [r2, #8]
            CryptoCtx.EventCryptoNvmCtxChanged( );
 804c89e:	68ab      	ldr	r3, [r5, #8]
 804c8a0:	4798      	blx	r3
 804c8a2:	e795      	b.n	804c7d0 <LoRaMacCryptoHandleJoinAccept+0x9c>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c8a4:	200a      	movs	r0, #10
 804c8a6:	e769      	b.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804c8a8:	2010      	movs	r0, #16
 804c8aa:	e767      	b.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
            return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 804c8ac:	2003      	movs	r0, #3
 804c8ae:	e765      	b.n	804c77c <LoRaMacCryptoHandleJoinAccept+0x48>
 804c8b0:	20003158 	.word	0x20003158

0804c8b4 <LoRaMacParserJoinAccept>:
*/
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 804c8b4:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804c8b6:	4604      	mov	r4, r0
 804c8b8:	2800      	cmp	r0, #0
 804c8ba:	d045      	beq.n	804c948 <LoRaMacParserJoinAccept+0x94>
 804c8bc:	6801      	ldr	r1, [r0, #0]
 804c8be:	2900      	cmp	r1, #0
 804c8c0:	d042      	beq.n	804c948 <LoRaMacParserJoinAccept+0x94>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804c8c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 804c8c6:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 804c8c8:	2203      	movs	r2, #3
 804c8ca:	3006      	adds	r0, #6
 804c8cc:	f002 f827 	bl	804e91e <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 804c8d0:	4620      	mov	r0, r4
 804c8d2:	2203      	movs	r2, #3
 804c8d4:	f850 1b09 	ldr.w	r1, [r0], #9
 804c8d8:	3104      	adds	r1, #4
 804c8da:	f002 f820 	bl	804e91e <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 804c8de:	6821      	ldr	r1, [r4, #0]
 804c8e0:	79cb      	ldrb	r3, [r1, #7]
 804c8e2:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c8e4:	7a0a      	ldrb	r2, [r1, #8]
 804c8e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804c8ea:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c8ec:	7a4a      	ldrb	r2, [r1, #9]
 804c8ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804c8f2:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c8f4:	7a8a      	ldrb	r2, [r1, #10]
 804c8f6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c8fa:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 804c8fc:	7acb      	ldrb	r3, [r1, #11]
 804c8fe:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804c900:	7b0b      	ldrb	r3, [r1, #12]
 804c902:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_C_FLIST_FIELD_SIZE )
 804c904:	7923      	ldrb	r3, [r4, #4]
 804c906:	2b21      	cmp	r3, #33	; 0x21
 804c908:	d11a      	bne.n	804c940 <LoRaMacParserJoinAccept+0x8c>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_C_FLIST_FIELD_SIZE );
 804c90a:	2210      	movs	r2, #16
 804c90c:	310d      	adds	r1, #13
 804c90e:	f104 0012 	add.w	r0, r4, #18
 804c912:	f002 f804 	bl	804e91e <memcpy1>
        bufItr = bufItr + LORAMAC_C_FLIST_FIELD_SIZE;
 804c916:	221d      	movs	r2, #29
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804c918:	6821      	ldr	r1, [r4, #0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c91a:	1c50      	adds	r0, r2, #1
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804c91c:	5c8b      	ldrb	r3, [r1, r2]
 804c91e:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c920:	5c08      	ldrb	r0, [r1, r0]
 804c922:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c926:	1c90      	adds	r0, r2, #2
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c928:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c92a:	5c08      	ldrb	r0, [r1, r0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c92c:	3203      	adds	r2, #3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c92e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 804c932:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c934:	5c8a      	ldrb	r2, [r1, r2]
 804c936:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c93a:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 804c93c:	2000      	movs	r0, #0
}
 804c93e:	bd10      	pop	{r4, pc}
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 804c940:	2b11      	cmp	r3, #17
 804c942:	dc03      	bgt.n	804c94c <LoRaMacParserJoinAccept+0x98>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804c944:	220d      	movs	r2, #13
 804c946:	e7e7      	b.n	804c918 <LoRaMacParserJoinAccept+0x64>
        return LORAMAC_PARSER_ERROR_NPE;
 804c948:	2002      	movs	r0, #2
 804c94a:	e7f8      	b.n	804c93e <LoRaMacParserJoinAccept+0x8a>
        return LORAMAC_PARSER_FAIL;
 804c94c:	2001      	movs	r0, #1
 804c94e:	e7f6      	b.n	804c93e <LoRaMacParserJoinAccept+0x8a>

0804c950 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 804c950:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804c952:	4604      	mov	r4, r0
 804c954:	2800      	cmp	r0, #0
 804c956:	d054      	beq.n	804ca02 <LoRaMacParserData+0xb2>
 804c958:	6801      	ldr	r1, [r0, #0]
 804c95a:	2900      	cmp	r1, #0
 804c95c:	d051      	beq.n	804ca02 <LoRaMacParserData+0xb2>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804c95e:	780b      	ldrb	r3, [r1, #0]
 804c960:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 804c962:	784b      	ldrb	r3, [r1, #1]
 804c964:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c966:	788a      	ldrb	r2, [r1, #2]
 804c968:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804c96c:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c96e:	78ca      	ldrb	r2, [r1, #3]
 804c970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804c974:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c976:	790a      	ldrb	r2, [r1, #4]
 804c978:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c97c:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 804c97e:	794b      	ldrb	r3, [r1, #5]
 804c980:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 804c982:	798b      	ldrb	r3, [r1, #6]
 804c984:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 804c986:	79ca      	ldrb	r2, [r1, #7]
 804c988:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804c98c:	7b02      	ldrb	r2, [r0, #12]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 804c98e:	81c3      	strh	r3, [r0, #14]
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804c990:	f002 020f 	and.w	r2, r2, #15
 804c994:	3108      	adds	r1, #8
 804c996:	3010      	adds	r0, #16
 804c998:	f001 ffc1 	bl	804e91e <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c99c:	7b23      	ldrb	r3, [r4, #12]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 804c99e:	2200      	movs	r2, #0
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c9a0:	f003 030f 	and.w	r3, r3, #15
    macMsg->FPort = 0;
 804c9a4:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 804c9a8:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 804c9ac:	7922      	ldrb	r2, [r4, #4]
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c9ae:	f103 0008 	add.w	r0, r3, #8
    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 804c9b2:	1a11      	subs	r1, r2, r0
 804c9b4:	2904      	cmp	r1, #4
 804c9b6:	dd0d      	ble.n	804c9d4 <LoRaMacParserData+0x84>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 804c9b8:	6821      	ldr	r1, [r4, #0]
 804c9ba:	3309      	adds	r3, #9

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804c9bc:	3a04      	subs	r2, #4
 804c9be:	1ad2      	subs	r2, r2, r3
        macMsg->FPort = macMsg->Buffer[bufItr++];
 804c9c0:	5c08      	ldrb	r0, [r1, r0]
 804c9c2:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804c9c6:	b2d2      	uxtb	r2, r2
 804c9c8:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 804c9cc:	4419      	add	r1, r3
 804c9ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804c9d0:	f001 ffa5 	bl	804e91e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804c9d4:	7923      	ldrb	r3, [r4, #4]
 804c9d6:	6822      	ldr	r2, [r4, #0]
 804c9d8:	441a      	add	r2, r3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );

    return LORAMAC_PARSER_SUCCESS;
 804c9da:	2000      	movs	r0, #0
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804c9dc:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 804c9e0:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 804c9e2:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 804c9e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804c9ea:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 804c9ec:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 804c9f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 804c9f4:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 804c9f6:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 804c9fa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c9fe:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 804ca00:	bd10      	pop	{r4, pc}
        return LORAMAC_PARSER_ERROR_NPE;
 804ca02:	2002      	movs	r0, #2
 804ca04:	e7fc      	b.n	804ca00 <LoRaMacParserData+0xb0>

0804ca06 <LoRaMacSerializerJoinRequest>:
*/
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 804ca06:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804ca08:	4604      	mov	r4, r0
 804ca0a:	b360      	cbz	r0, 804ca66 <LoRaMacSerializerJoinRequest+0x60>
 804ca0c:	6803      	ldr	r3, [r0, #0]
 804ca0e:	b353      	cbz	r3, 804ca66 <LoRaMacSerializerJoinRequest+0x60>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 804ca10:	7902      	ldrb	r2, [r0, #4]
 804ca12:	2a16      	cmp	r2, #22
 804ca14:	d929      	bls.n	804ca6a <LoRaMacSerializerJoinRequest+0x64>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 804ca16:	7942      	ldrb	r2, [r0, #5]
 804ca18:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804ca1a:	4605      	mov	r5, r0
 804ca1c:	2208      	movs	r2, #8
 804ca1e:	f855 0b0e 	ldr.w	r0, [r5], #14
 804ca22:	1da1      	adds	r1, r4, #6
 804ca24:	3001      	adds	r0, #1
 804ca26:	f001 ff84 	bl	804e932 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 804ca2a:	6820      	ldr	r0, [r4, #0]
 804ca2c:	2208      	movs	r2, #8
 804ca2e:	3009      	adds	r0, #9
 804ca30:	4629      	mov	r1, r5
 804ca32:	f001 ff7e 	bl	804e932 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 804ca36:	6823      	ldr	r3, [r4, #0]
 804ca38:	8ae2      	ldrh	r2, [r4, #22]
 804ca3a:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 804ca3c:	8ae3      	ldrh	r3, [r4, #22]
 804ca3e:	6822      	ldr	r2, [r4, #0]
 804ca40:	0a1b      	lsrs	r3, r3, #8
 804ca42:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804ca44:	6823      	ldr	r3, [r4, #0]
 804ca46:	69a2      	ldr	r2, [r4, #24]
 804ca48:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804ca4a:	69a3      	ldr	r3, [r4, #24]
 804ca4c:	6822      	ldr	r2, [r4, #0]
 804ca4e:	0a1b      	lsrs	r3, r3, #8
 804ca50:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804ca52:	6823      	ldr	r3, [r4, #0]
 804ca54:	8b62      	ldrh	r2, [r4, #26]
 804ca56:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 804ca58:	6823      	ldr	r3, [r4, #0]
 804ca5a:	7ee2      	ldrb	r2, [r4, #27]
 804ca5c:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 804ca5e:	2317      	movs	r3, #23
 804ca60:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804ca62:	2000      	movs	r0, #0
}
 804ca64:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804ca66:	2001      	movs	r0, #1
 804ca68:	e7fc      	b.n	804ca64 <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804ca6a:	2002      	movs	r0, #2
 804ca6c:	e7fa      	b.n	804ca64 <LoRaMacSerializerJoinRequest+0x5e>

0804ca6e <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 804ca6e:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804ca70:	4604      	mov	r4, r0
 804ca72:	2800      	cmp	r0, #0
 804ca74:	d063      	beq.n	804cb3e <LoRaMacSerializerData+0xd0>
 804ca76:	6801      	ldr	r1, [r0, #0]
 804ca78:	2900      	cmp	r1, #0
 804ca7a:	d060      	beq.n	804cb3e <LoRaMacSerializerData+0xd0>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADD_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804ca7c:	7b03      	ldrb	r3, [r0, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804ca7e:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804ca82:	f003 030f 	and.w	r3, r3, #15
    if( macMsg->FRMPayloadSize > 0 )
 804ca86:	2a00      	cmp	r2, #0
 804ca88:	d157      	bne.n	804cb3a <LoRaMacSerializerData+0xcc>
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804ca8a:	3308      	adds	r3, #8
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
    }

    computedBufSize += macMsg->FRMPayloadSize;
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 804ca8c:	3204      	adds	r2, #4

    if( macMsg->BufSize < computedBufSize )
 804ca8e:	7920      	ldrb	r0, [r4, #4]
 804ca90:	4413      	add	r3, r2
 804ca92:	4298      	cmp	r0, r3
 804ca94:	d355      	bcc.n	804cb42 <LoRaMacSerializerData+0xd4>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 804ca96:	7963      	ldrb	r3, [r4, #5]
 804ca98:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 804ca9a:	6823      	ldr	r3, [r4, #0]
 804ca9c:	68a2      	ldr	r2, [r4, #8]
 804ca9e:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 804caa0:	68a3      	ldr	r3, [r4, #8]
 804caa2:	6822      	ldr	r2, [r4, #0]
 804caa4:	0a1b      	lsrs	r3, r3, #8
 804caa6:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 804caa8:	6823      	ldr	r3, [r4, #0]
 804caaa:	8962      	ldrh	r2, [r4, #10]
 804caac:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 804caae:	6823      	ldr	r3, [r4, #0]
 804cab0:	7ae2      	ldrb	r2, [r4, #11]
 804cab2:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 804cab4:	6823      	ldr	r3, [r4, #0]
 804cab6:	7b22      	ldrb	r2, [r4, #12]
 804cab8:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 804caba:	6823      	ldr	r3, [r4, #0]
 804cabc:	89e2      	ldrh	r2, [r4, #14]
 804cabe:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 804cac0:	89e3      	ldrh	r3, [r4, #14]
 804cac2:	6822      	ldr	r2, [r4, #0]
 804cac4:	0a1b      	lsrs	r3, r3, #8
 804cac6:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804cac8:	7b22      	ldrb	r2, [r4, #12]
 804caca:	6820      	ldr	r0, [r4, #0]
 804cacc:	f002 020f 	and.w	r2, r2, #15
 804cad0:	f104 0110 	add.w	r1, r4, #16
 804cad4:	3008      	adds	r0, #8
 804cad6:	f001 ff22 	bl	804e91e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804cada:	7b23      	ldrb	r3, [r4, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804cadc:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804cae0:	f003 030f 	and.w	r3, r3, #15
 804cae4:	f103 0508 	add.w	r5, r3, #8
    if( macMsg->FRMPayloadSize > 0 )
 804cae8:	b12a      	cbz	r2, 804caf6 <LoRaMacSerializerData+0x88>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 804caea:	6822      	ldr	r2, [r4, #0]
 804caec:	f894 1020 	ldrb.w	r1, [r4, #32]
 804caf0:	5551      	strb	r1, [r2, r5]
 804caf2:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 804caf6:	6820      	ldr	r0, [r4, #0]
 804caf8:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 804cafc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 804cafe:	4428      	add	r0, r5
 804cb00:	f001 ff0d 	bl	804e91e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804cb04:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804cb08:	6822      	ldr	r2, [r4, #0]
 804cb0a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804cb0c:	442b      	add	r3, r5
    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804cb0e:	54d1      	strb	r1, [r2, r3]
 804cb10:	1c5a      	adds	r2, r3, #1
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804cb12:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 804cb14:	6820      	ldr	r0, [r4, #0]
 804cb16:	b292      	uxth	r2, r2
 804cb18:	0a09      	lsrs	r1, r1, #8
 804cb1a:	5481      	strb	r1, [r0, r2]
 804cb1c:	1c9a      	adds	r2, r3, #2
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804cb1e:	6821      	ldr	r1, [r4, #0]
 804cb20:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 804cb22:	b292      	uxth	r2, r2
 804cb24:	5488      	strb	r0, [r1, r2]
 804cb26:	1cda      	adds	r2, r3, #3
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 804cb28:	b292      	uxth	r2, r2
 804cb2a:	6821      	ldr	r1, [r4, #0]
 804cb2c:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 804cb30:	5488      	strb	r0, [r1, r2]
 804cb32:	3304      	adds	r3, #4

    macMsg->BufSize = bufItr;
 804cb34:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804cb36:	2000      	movs	r0, #0
}
 804cb38:	bd38      	pop	{r3, r4, r5, pc}
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 804cb3a:	3309      	adds	r3, #9
 804cb3c:	e7a6      	b.n	804ca8c <LoRaMacSerializerData+0x1e>
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804cb3e:	2001      	movs	r0, #1
 804cb40:	e7fa      	b.n	804cb38 <LoRaMacSerializerData+0xca>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804cb42:	2002      	movs	r0, #2
 804cb44:	e7f8      	b.n	804cb38 <LoRaMacSerializerData+0xca>

0804cb46 <RegionIsActive>:
        default:
        {
            return false;
        }
    }
}
 804cb46:	1e43      	subs	r3, r0, #1
 804cb48:	4258      	negs	r0, r3
 804cb4a:	4158      	adcs	r0, r3
 804cb4c:	4770      	bx	lr

0804cb4e <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
    PhyParam_t phyParam = { 0 };
    switch( region )
 804cb4e:	2801      	cmp	r0, #1
{
 804cb50:	b082      	sub	sp, #8
    switch( region )
 804cb52:	d103      	bne.n	804cb5c <RegionGetPhyParam+0xe>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 804cb54:	4608      	mov	r0, r1
        default:
        {
            return phyParam;
        }
    }
}
 804cb56:	b002      	add	sp, #8
        AU915_GET_PHY_PARAM( );
 804cb58:	f000 b8d2 	b.w	804cd00 <RegionAU915GetPhyParam>
}
 804cb5c:	2000      	movs	r0, #0
 804cb5e:	b002      	add	sp, #8
 804cb60:	4770      	bx	lr

0804cb62 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
    switch( region )
 804cb62:	2801      	cmp	r0, #1
 804cb64:	d102      	bne.n	804cb6c <RegionSetBandTxDone+0xa>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 804cb66:	4608      	mov	r0, r1
 804cb68:	f000 b974 	b.w	804ce54 <RegionAU915SetBandTxDone>
        default:
        {
            return;
        }
    }
}
 804cb6c:	4770      	bx	lr

0804cb6e <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
    switch( region )
 804cb6e:	2801      	cmp	r0, #1
 804cb70:	d102      	bne.n	804cb78 <RegionInitDefaults+0xa>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 804cb72:	4608      	mov	r0, r1
 804cb74:	f000 b97e 	b.w	804ce74 <RegionAU915InitDefaults>
        default:
        {
            break;
        }
    }
}
 804cb78:	4770      	bx	lr

0804cb7a <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
    switch( region )
 804cb7a:	2801      	cmp	r0, #1
 804cb7c:	d102      	bne.n	804cb84 <RegionGetNvmCtx+0xa>
    {
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
 804cb7e:	4608      	mov	r0, r1
 804cb80:	f000 b9f4 	b.w	804cf6c <RegionAU915GetNvmCtx>
        default:
        {
           return 0;
        }
    }
}
 804cb84:	2000      	movs	r0, #0
 804cb86:	4770      	bx	lr

0804cb88 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
    switch( region )
 804cb88:	2801      	cmp	r0, #1
{
 804cb8a:	460b      	mov	r3, r1
    switch( region )
 804cb8c:	d103      	bne.n	804cb96 <RegionVerify+0xe>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 804cb8e:	4611      	mov	r1, r2
 804cb90:	4618      	mov	r0, r3
 804cb92:	f000 b9f3 	b.w	804cf7c <RegionAU915Verify>
        default:
        {
            return false;
        }
    }
}
 804cb96:	2000      	movs	r0, #0
 804cb98:	4770      	bx	lr

0804cb9a <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
    switch( region )
 804cb9a:	2801      	cmp	r0, #1
 804cb9c:	d102      	bne.n	804cba4 <RegionApplyCFList+0xa>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 804cb9e:	4608      	mov	r0, r1
 804cba0:	f000 ba18 	b.w	804cfd4 <RegionAU915ApplyCFList>
        default:
        {
            break;
        }
    }
}
 804cba4:	4770      	bx	lr

0804cba6 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
    switch( region )
 804cba6:	2801      	cmp	r0, #1
 804cba8:	d102      	bne.n	804cbb0 <RegionChanMaskSet+0xa>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 804cbaa:	4608      	mov	r0, r1
 804cbac:	f000 ba38 	b.w	804d020 <RegionAU915ChanMaskSet>
        default:
        {
            return false;
        }
    }
}
 804cbb0:	2000      	movs	r0, #0
 804cbb2:	4770      	bx	lr

0804cbb4 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 804cbb4:	b410      	push	{r4}
    switch( region )
 804cbb6:	2801      	cmp	r0, #1
{
 804cbb8:	460c      	mov	r4, r1
 804cbba:	4611      	mov	r1, r2
 804cbbc:	461a      	mov	r2, r3
 804cbbe:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804cbc0:	d104      	bne.n	804cbcc <RegionComputeRxWindowParameters+0x18>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 804cbc2:	4620      	mov	r0, r4
        default:
        {
            break;
        }
    }
}
 804cbc4:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 804cbc8:	f000 ba56 	b.w	804d078 <RegionAU915ComputeRxWindowParameters>
}
 804cbcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cbd0:	4770      	bx	lr

0804cbd2 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
    switch( region )
 804cbd2:	2801      	cmp	r0, #1
{
 804cbd4:	460b      	mov	r3, r1
    switch( region )
 804cbd6:	d103      	bne.n	804cbe0 <RegionRxConfig+0xe>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 804cbd8:	4611      	mov	r1, r2
 804cbda:	4618      	mov	r0, r3
 804cbdc:	f000 ba8e 	b.w	804d0fc <RegionAU915RxConfig>
        default:
        {
            return false;
        }
    }
}
 804cbe0:	2000      	movs	r0, #0
 804cbe2:	4770      	bx	lr

0804cbe4 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
    switch( region )
 804cbe4:	2801      	cmp	r0, #1
{
 804cbe6:	b410      	push	{r4}
 804cbe8:	460c      	mov	r4, r1
 804cbea:	4611      	mov	r1, r2
    switch( region )
 804cbec:	d105      	bne.n	804cbfa <RegionTxConfig+0x16>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 804cbee:	4620      	mov	r0, r4
 804cbf0:	461a      	mov	r2, r3
        default:
        {
            return false;
        }
    }
}
 804cbf2:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_TX_CONFIG( );
 804cbf6:	f000 badb 	b.w	804d1b0 <RegionAU915TxConfig>
}
 804cbfa:	2000      	movs	r0, #0
 804cbfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cc00:	4770      	bx	lr

0804cc02 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804cc02:	b430      	push	{r4, r5}
    switch( region )
 804cc04:	2801      	cmp	r0, #1
{
 804cc06:	460c      	mov	r4, r1
 804cc08:	4611      	mov	r1, r2
 804cc0a:	461a      	mov	r2, r3
 804cc0c:	e9dd 3502 	ldrd	r3, r5, [sp, #8]
    switch( region )
 804cc10:	d104      	bne.n	804cc1c <RegionLinkAdrReq+0x1a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 804cc12:	9502      	str	r5, [sp, #8]
 804cc14:	4620      	mov	r0, r4
        default:
        {
            return 0;
        }
    }
}
 804cc16:	bc30      	pop	{r4, r5}
        AU915_LINK_ADR_REQ( );
 804cc18:	f000 bb46 	b.w	804d2a8 <RegionAU915LinkAdrReq>
}
 804cc1c:	2000      	movs	r0, #0
 804cc1e:	bc30      	pop	{r4, r5}
 804cc20:	4770      	bx	lr

0804cc22 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
    switch( region )
 804cc22:	2801      	cmp	r0, #1
 804cc24:	d102      	bne.n	804cc2c <RegionRxParamSetupReq+0xa>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 804cc26:	4608      	mov	r0, r1
 804cc28:	f000 bc4a 	b.w	804d4c0 <RegionAU915RxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804cc2c:	2000      	movs	r0, #0
 804cc2e:	4770      	bx	lr

0804cc30 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
    switch( region )
 804cc30:	2801      	cmp	r0, #1
 804cc32:	d102      	bne.n	804cc3a <RegionNewChannelReq+0xa>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 804cc34:	4608      	mov	r0, r1
 804cc36:	f000 bc69 	b.w	804d50c <RegionAU915NewChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804cc3a:	2000      	movs	r0, #0
 804cc3c:	4770      	bx	lr

0804cc3e <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
    switch( region )
 804cc3e:	2801      	cmp	r0, #1
 804cc40:	d102      	bne.n	804cc48 <RegionTxParamSetupReq+0xa>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 804cc42:	4608      	mov	r0, r1
 804cc44:	f000 bc64 	b.w	804d510 <RegionAU915TxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804cc48:	2000      	movs	r0, #0
 804cc4a:	4770      	bx	lr

0804cc4c <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
    switch( region )
 804cc4c:	2801      	cmp	r0, #1
 804cc4e:	d102      	bne.n	804cc56 <RegionDlChannelReq+0xa>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 804cc50:	4608      	mov	r0, r1
 804cc52:	f000 bc5f 	b.w	804d514 <RegionAU915DlChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804cc56:	2000      	movs	r0, #0
 804cc58:	4770      	bx	lr

0804cc5a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
    switch( region )
 804cc5a:	2801      	cmp	r0, #1
{
 804cc5c:	460b      	mov	r3, r1
    switch( region )
 804cc5e:	d103      	bne.n	804cc68 <RegionAlternateDr+0xe>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 804cc60:	4611      	mov	r1, r2
 804cc62:	4618      	mov	r0, r3
 804cc64:	f000 bc58 	b.w	804d518 <RegionAU915AlternateDr>
        default:
        {
            return 0;
        }
    }
}
 804cc68:	2000      	movs	r0, #0
 804cc6a:	4770      	bx	lr

0804cc6c <RegionCalcBackOff>:

void RegionCalcBackOff( LoRaMacRegion_t region, CalcBackOffParams_t* calcBackOff )
{
    switch( region )
 804cc6c:	2801      	cmp	r0, #1
 804cc6e:	d102      	bne.n	804cc76 <RegionCalcBackOff+0xa>
    {
        AS923_CALC_BACKOFF( );
        AU915_CALC_BACKOFF( );
 804cc70:	4608      	mov	r0, r1
 804cc72:	f000 bc63 	b.w	804d53c <RegionAU915CalcBackOff>
        default:
        {
            break;
        }
    }
}
 804cc76:	4770      	bx	lr

0804cc78 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804cc78:	b410      	push	{r4}
    switch( region )
 804cc7a:	2801      	cmp	r0, #1
{
 804cc7c:	460c      	mov	r4, r1
 804cc7e:	4611      	mov	r1, r2
 804cc80:	461a      	mov	r2, r3
 804cc82:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804cc84:	d104      	bne.n	804cc90 <RegionNextChannel+0x18>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 804cc86:	4620      	mov	r0, r4
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 804cc88:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_NEXT_CHANNEL( );
 804cc8c:	f000 bc74 	b.w	804d578 <RegionAU915NextChannel>
}
 804cc90:	2009      	movs	r0, #9
 804cc92:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cc96:	4770      	bx	lr

0804cc98 <RegionSetContinuousWave>:
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
    switch( region )
 804cc98:	2801      	cmp	r0, #1
 804cc9a:	d102      	bne.n	804cca2 <RegionSetContinuousWave+0xa>
    {
        AS923_SET_CONTINUOUS_WAVE( );
        AU915_SET_CONTINUOUS_WAVE( );
 804cc9c:	4608      	mov	r0, r1
 804cc9e:	f000 bd0d 	b.w	804d6bc <RegionAU915SetContinuousWave>
        default:
        {
            break;
        }
    }
}
 804cca2:	4770      	bx	lr

0804cca4 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
    switch( region )
 804cca4:	2801      	cmp	r0, #1
{
 804cca6:	b410      	push	{r4}
 804cca8:	460c      	mov	r4, r1
 804ccaa:	4611      	mov	r1, r2
    switch( region )
 804ccac:	d105      	bne.n	804ccba <RegionApplyDrOffset+0x16>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 804ccae:	4620      	mov	r0, r4
 804ccb0:	461a      	mov	r2, r3
        default:
        {
            return dr;
        }
    }
}
 804ccb2:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_APPLY_DR_OFFSET( );
 804ccb6:	f000 bd25 	b.w	804d704 <RegionAU915ApplyDrOffset>
}
 804ccba:	b2d0      	uxtb	r0, r2
 804ccbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 804ccc0:	4770      	bx	lr
	...

0804ccc4 <VerifyRfFreq>:
}

static bool VerifyRfFreq( uint32_t freq )
{
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 804ccc4:	4b0a      	ldr	r3, [pc, #40]	; (804ccf0 <VerifyRfFreq+0x2c>)
{
 804ccc6:	b510      	push	{r4, lr}
    if( Radio.CheckRfFrequency( freq ) == false )
 804ccc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
 804ccca:	4604      	mov	r4, r0
    if( Radio.CheckRfFrequency( freq ) == false )
 804cccc:	4798      	blx	r3
 804ccce:	b170      	cbz	r0, 804ccee <VerifyRfFreq+0x2a>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 804ccd0:	4b08      	ldr	r3, [pc, #32]	; (804ccf4 <VerifyRfFreq+0x30>)
 804ccd2:	4a09      	ldr	r2, [pc, #36]	; (804ccf8 <VerifyRfFreq+0x34>)
 804ccd4:	4423      	add	r3, r4
 804ccd6:	4293      	cmp	r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 804ccd8:	bf9f      	itttt	ls
 804ccda:	4a08      	ldrls	r2, [pc, #32]	; (804ccfc <VerifyRfFreq+0x38>)
 804ccdc:	fbb3 f0f2 	udivls	r0, r3, r2
 804cce0:	fb02 3010 	mlsls	r0, r2, r0, r3
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 804cce4:	fab0 f080 	clzls	r0, r0
 804cce8:	bf94      	ite	ls
 804ccea:	0940      	lsrls	r0, r0, #5
        return false;
 804ccec:	2000      	movhi	r0, #0
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
    {
        return false;
    }
    return true;
}
 804ccee:	bd10      	pop	{r4, pc}
 804ccf0:	08054168 	.word	0x08054168
 804ccf4:	c8f78f60 	.word	0xc8f78f60
 804ccf8:	00401640 	.word	0x00401640
 804ccfc:	000927c0 	.word	0x000927c0

0804cd00 <RegionAU915GetPhyParam>:
    *delayTx = delayTransmission;
    return nbEnabledChannels;
}

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 804cd00:	b507      	push	{r0, r1, r2, lr}
    PhyParam_t phyParam = { 0 };
 804cd02:	2300      	movs	r3, #0
 804cd04:	9300      	str	r3, [sp, #0]

    switch( getPhy->Attribute )
 804cd06:	7803      	ldrb	r3, [r0, #0]
 804cd08:	3b01      	subs	r3, #1
 804cd0a:	2b34      	cmp	r3, #52	; 0x34
 804cd0c:	d832      	bhi.n	804cd74 <RegionAU915GetPhyParam+0x74>
 804cd0e:	e8df f003 	tbb	[pc, r3]
 804cd12:	1f1b      	.short	0x1f1b
 804cd14:	21313131 	.word	0x21313131
 804cd18:	31313131 	.word	0x31313131
 804cd1c:	4d43413f 	.word	0x4d43413f
 804cd20:	5e5b5831 	.word	0x5e5b5831
 804cd24:	6a676461 	.word	0x6a676461
 804cd28:	751d7331 	.word	0x751d7331
 804cd2c:	7d7b7977 	.word	0x7d7b7977
 804cd30:	24827f31 	.word	0x24827f31
 804cd34:	31313131 	.word	0x31313131
 804cd38:	31313131 	.word	0x31313131
 804cd3c:	31313131 	.word	0x31313131
 804cd40:	1d843131 	.word	0x1d843131
 804cd44:	1d8c      	.short	0x1d8c
 804cd46:	1d          	.byte	0x1d
 804cd47:	00          	.byte	0x00
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 804cd48:	78c3      	ldrb	r3, [r0, #3]
 804cd4a:	b91b      	cbnz	r3, 804cd54 <RegionAU915GetPhyParam+0x54>
            phyParam.Value = AU915_RX_WND_2_FREQ;
            break;
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 804cd4c:	2308      	movs	r3, #8
 804cd4e:	e002      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0)
 804cd50:	7883      	ldrb	r3, [r0, #2]
 804cd52:	b17b      	cbz	r3, 804cd74 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_DEFAULT_DATARATE;
 804cd54:	2302      	movs	r3, #2
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
            break;
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804cd56:	9300      	str	r3, [sp, #0]
            break;
 804cd58:	e00c      	b.n	804cd74 <RegionAU915GetPhyParam+0x74>
            if( getPhy->UplinkDwellTime == 0)
 804cd5a:	7882      	ldrb	r2, [r0, #2]
 804cd5c:	f990 3001 	ldrsb.w	r3, [r0, #1]
 804cd60:	b962      	cbnz	r2, 804cd7c <RegionAU915GetPhyParam+0x7c>
    if( dr == minDr )
 804cd62:	b12b      	cbz	r3, 804cd70 <RegionAU915GetPhyParam+0x70>
    else if( dr == DR_8 )
 804cd64:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804cd66:	bf1a      	itte	ne
 804cd68:	f103 33ff 	addne.w	r3, r3, #4294967295
 804cd6c:	b2da      	uxtbne	r2, r3
        nextLowerDr = DR_6;
 804cd6e:	2206      	moveq	r2, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_TX_MIN_DATARATE );
 804cd70:	b252      	sxtb	r2, r2
 804cd72:	9200      	str	r2, [sp, #0]
            break;
        }
    }

    return phyParam;
}
 804cd74:	9800      	ldr	r0, [sp, #0]
 804cd76:	b003      	add	sp, #12
 804cd78:	f85d fb04 	ldr.w	pc, [sp], #4
    if( dr == minDr )
 804cd7c:	2b02      	cmp	r3, #2
 804cd7e:	d005      	beq.n	804cd8c <RegionAU915GetPhyParam+0x8c>
    else if( dr == DR_8 )
 804cd80:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804cd82:	bf1a      	itte	ne
 804cd84:	f103 33ff 	addne.w	r3, r3, #4294967295
 804cd88:	b2db      	uxtbne	r3, r3
        nextLowerDr = DR_6;
 804cd8a:	2306      	moveq	r3, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_DWELL_LIMIT_DATARATE );
 804cd8c:	b25b      	sxtb	r3, r3
 804cd8e:	e7e2      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_LIMIT;
 804cd90:	2340      	movs	r3, #64	; 0x40
 804cd92:	e7e0      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_DELAY;
 804cd94:	2320      	movs	r3, #32
 804cd96:	e7de      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0 )
 804cd98:	7881      	ldrb	r1, [r0, #2]
 804cd9a:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804cd9e:	4b24      	ldr	r3, [pc, #144]	; (804ce30 <RegionAU915GetPhyParam+0x130>)
 804cda0:	b909      	cbnz	r1, 804cda6 <RegionAU915GetPhyParam+0xa6>
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 804cda2:	5c9b      	ldrb	r3, [r3, r2]
 804cda4:	e7d7      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 804cda6:	4413      	add	r3, r2
 804cda8:	7b9b      	ldrb	r3, [r3, #14]
 804cdaa:	e7d4      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
 804cdac:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804cdb0:	4b1f      	ldr	r3, [pc, #124]	; (804ce30 <RegionAU915GetPhyParam+0x130>)
            if( getPhy->UplinkDwellTime == 0)
 804cdb2:	7881      	ldrb	r1, [r0, #2]
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804cdb4:	4413      	add	r3, r2
            if( getPhy->UplinkDwellTime == 0)
 804cdb6:	b909      	cbnz	r1, 804cdbc <RegionAU915GetPhyParam+0xbc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804cdb8:	7f1b      	ldrb	r3, [r3, #28]
 804cdba:	e7cc      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 804cdbc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 804cdc0:	e7c9      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_RX_WINDOW;
 804cdc2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 804cdc6:	e7c6      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY1;
 804cdc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804cdcc:	e7c3      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY2;
 804cdce:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 804cdd2:	e7c0      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY1;
 804cdd4:	f241 3388 	movw	r3, #5000	; 0x1388
 804cdd8:	e7bd      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY2;
 804cdda:	f241 7370 	movw	r3, #6000	; 0x1770
 804cdde:	e7ba      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_FCNT_GAP;
 804cde0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 804cde4:	e7b7      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = ( AU915_ACKTIMEOUT + randr( -AU915_ACK_TIMEOUT_RND, AU915_ACK_TIMEOUT_RND ) );
 804cde6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 804cdea:	4812      	ldr	r0, [pc, #72]	; (804ce34 <RegionAU915GetPhyParam+0x134>)
 804cdec:	f001 fd8a 	bl	804e904 <randr>
 804cdf0:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 804cdf4:	9000      	str	r0, [sp, #0]
            break;
 804cdf6:	e7bd      	b.n	804cd74 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_RX_WND_2_FREQ;
 804cdf8:	4b0f      	ldr	r3, [pc, #60]	; (804ce38 <RegionAU915GetPhyParam+0x138>)
 804cdfa:	e7ac      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 804cdfc:	4b0f      	ldr	r3, [pc, #60]	; (804ce3c <RegionAU915GetPhyParam+0x13c>)
 804cdfe:	e7aa      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 804ce00:	4b0f      	ldr	r3, [pc, #60]	; (804ce40 <RegionAU915GetPhyParam+0x140>)
 804ce02:	e7a8      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 804ce04:	2348      	movs	r3, #72	; 0x48
 804ce06:	e7a6      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Channels = NvmCtx.Channels;
 804ce08:	4b0e      	ldr	r3, [pc, #56]	; (804ce44 <RegionAU915GetPhyParam+0x144>)
 804ce0a:	e7a4      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 804ce0c:	2301      	movs	r3, #1
 804ce0e:	e7a2      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 804ce10:	4b0d      	ldr	r3, [pc, #52]	; (804ce48 <RegionAU915GetPhyParam+0x148>)
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804ce12:	9300      	str	r3, [sp, #0]
            break;
 804ce14:	e7ae      	b.n	804cd74 <RegionAU915GetPhyParam+0x74>
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804ce16:	4b0d      	ldr	r3, [pc, #52]	; (804ce4c <RegionAU915GetPhyParam+0x14c>)
 804ce18:	e7fb      	b.n	804ce12 <RegionAU915GetPhyParam+0x112>
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 804ce1a:	f240 3313 	movw	r3, #787	; 0x313
 804ce1e:	f8ad 3000 	strh.w	r3, [sp]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 804ce22:	2301      	movs	r3, #1
 804ce24:	f88d 3002 	strb.w	r3, [sp, #2]
            break;
 804ce28:	e7a4      	b.n	804cd74 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804ce2a:	4b09      	ldr	r3, [pc, #36]	; (804ce50 <RegionAU915GetPhyParam+0x150>)
 804ce2c:	e793      	b.n	804cd56 <RegionAU915GetPhyParam+0x56>
 804ce2e:	bf00      	nop
 804ce30:	08054520 	.word	0x08054520
 804ce34:	fffffc18 	.word	0xfffffc18
 804ce38:	370870a0 	.word	0x370870a0
 804ce3c:	20003508 	.word	0x20003508
 804ce40:	20003520 	.word	0x20003520
 804ce44:	20003198 	.word	0x20003198
 804ce48:	41f00000 	.word	0x41f00000
 804ce4c:	3e19999a 	.word	0x3e19999a
 804ce50:	000927c0 	.word	0x000927c0

0804ce54 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
    RegionCommonSetBandTxDone( txDone->Joined, &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band], txDone->LastTxDoneTime );
 804ce54:	4906      	ldr	r1, [pc, #24]	; (804ce70 <RegionAU915SetBandTxDone+0x1c>)
 804ce56:	7803      	ldrb	r3, [r0, #0]
 804ce58:	220c      	movs	r2, #12
 804ce5a:	fb02 1303 	mla	r3, r2, r3, r1
 804ce5e:	6842      	ldr	r2, [r0, #4]
 804ce60:	7a5b      	ldrb	r3, [r3, #9]
 804ce62:	7840      	ldrb	r0, [r0, #1]
 804ce64:	3336      	adds	r3, #54	; 0x36
 804ce66:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 804ce6a:	f000 bcf1 	b.w	804d850 <RegionCommonSetBandTxDone>
 804ce6e:	bf00      	nop
 804ce70:	20003198 	.word	0x20003198

0804ce74 <RegionAU915InitDefaults>:
}

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 804ce74:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    Band_t bands[AU915_MAX_NB_BANDS] =
 804ce76:	2301      	movs	r3, #1
 804ce78:	f8ad 3000 	strh.w	r3, [sp]
    {
        AU915_BAND0
    };

    switch( params->Type )
 804ce7c:	7903      	ldrb	r3, [r0, #4]
    Band_t bands[AU915_MAX_NB_BANDS] =
 804ce7e:	2400      	movs	r4, #0
    switch( params->Type )
 804ce80:	2b01      	cmp	r3, #1
    Band_t bands[AU915_MAX_NB_BANDS] =
 804ce82:	f88d 4002 	strb.w	r4, [sp, #2]
 804ce86:	e9cd 4401 	strd	r4, r4, [sp, #4]
 804ce8a:	9403      	str	r4, [sp, #12]
    switch( params->Type )
 804ce8c:	d049      	beq.n	804cf22 <RegionAU915InitDefaults+0xae>
 804ce8e:	d303      	bcc.n	804ce98 <RegionAU915InitDefaults+0x24>
 804ce90:	2b02      	cmp	r3, #2
 804ce92:	d03d      	beq.n	804cf10 <RegionAU915InitDefaults+0x9c>
        default:
        {
            break;
        }
    }
}
 804ce94:	b004      	add	sp, #16
 804ce96:	bd70      	pop	{r4, r5, r6, pc}
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 804ce98:	2210      	movs	r2, #16
 804ce9a:	4669      	mov	r1, sp
 804ce9c:	482a      	ldr	r0, [pc, #168]	; (804cf48 <RegionAU915InitDefaults+0xd4>)
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804ce9e:	4d2b      	ldr	r5, [pc, #172]	; (804cf4c <RegionAU915InitDefaults+0xd8>)
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 804cea0:	f001 fd3d 	bl	804e91e <memcpy1>
 804cea4:	4b2a      	ldr	r3, [pc, #168]	; (804cf50 <RegionAU915InitDefaults+0xdc>)
 804cea6:	4a2b      	ldr	r2, [pc, #172]	; (804cf54 <RegionAU915InitDefaults+0xe0>)
 804cea8:	4619      	mov	r1, r3
 804ceaa:	4618      	mov	r0, r3
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 804ceac:	2650      	movs	r6, #80	; 0x50
                NvmCtx.Channels[i].Frequency = 915200000 + i * 200000;
 804ceae:	600a      	str	r2, [r1, #0]
 804ceb0:	f502 3243 	add.w	r2, r2, #199680	; 0x30c00
 804ceb4:	f502 72a0 	add.w	r2, r2, #320	; 0x140
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804ceb8:	42aa      	cmp	r2, r5
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 804ceba:	720e      	strb	r6, [r1, #8]
                NvmCtx.Channels[i].Band = 0;
 804cebc:	724c      	strb	r4, [r1, #9]
 804cebe:	f101 010c 	add.w	r1, r1, #12
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804cec2:	d1f4      	bne.n	804ceae <RegionAU915InitDefaults+0x3a>
 804cec4:	4a24      	ldr	r2, [pc, #144]	; (804cf58 <RegionAU915InitDefaults+0xe4>)
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804cec6:	4c25      	ldr	r4, [pc, #148]	; (804cf5c <RegionAU915InitDefaults+0xe8>)
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 804cec8:	2566      	movs	r5, #102	; 0x66
                NvmCtx.Channels[i].Band = 0;
 804ceca:	2100      	movs	r1, #0
                NvmCtx.Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 804cecc:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
 804ced0:	f502 12c3 	add.w	r2, r2, #1597440	; 0x186000
 804ced4:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804ced8:	42a2      	cmp	r2, r4
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 804ceda:	f883 5308 	strb.w	r5, [r3, #776]	; 0x308
                NvmCtx.Channels[i].Band = 0;
 804cede:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
 804cee2:	f103 030c 	add.w	r3, r3, #12
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804cee6:	d1f1      	bne.n	804cecc <RegionAU915InitDefaults+0x58>
            NvmCtx.ChannelsDefaultMask[1] = 0x0000;
 804cee8:	f8c0 138c 	str.w	r1, [r0, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
 804ceec:	f8c0 1390 	str.w	r1, [r0, #912]	; 0x390
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804cef0:	491b      	ldr	r1, [pc, #108]	; (804cf60 <RegionAU915InitDefaults+0xec>)
            NvmCtx.ChannelsDefaultMask[0] = 0x0001;
 804cef2:	2301      	movs	r3, #1
 804cef4:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804cef8:	2206      	movs	r2, #6
 804cefa:	f1a1 0018 	sub.w	r0, r1, #24
 804cefe:	f000 fc98 	bl	804d832 <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 804cf02:	4918      	ldr	r1, [pc, #96]	; (804cf64 <RegionAU915InitDefaults+0xf0>)
 804cf04:	2206      	movs	r2, #6
 804cf06:	f101 000c 	add.w	r0, r1, #12
 804cf0a:	f000 fc92 	bl	804d832 <RegionCommonChanMaskCopy>
            break;
 804cf0e:	e7c1      	b.n	804ce94 <RegionAU915InitDefaults+0x20>
            if( params->NvmCtx != 0 )
 804cf10:	6801      	ldr	r1, [r0, #0]
 804cf12:	2900      	cmp	r1, #0
 804cf14:	d0be      	beq.n	804ce94 <RegionAU915InitDefaults+0x20>
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 804cf16:	f44f 7265 	mov.w	r2, #916	; 0x394
 804cf1a:	480d      	ldr	r0, [pc, #52]	; (804cf50 <RegionAU915InitDefaults+0xdc>)
 804cf1c:	f001 fcff 	bl	804e91e <memcpy1>
 804cf20:	e7b8      	b.n	804ce94 <RegionAU915InitDefaults+0x20>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804cf22:	490f      	ldr	r1, [pc, #60]	; (804cf60 <RegionAU915InitDefaults+0xec>)
 804cf24:	2206      	movs	r2, #6
 804cf26:	f1a1 0018 	sub.w	r0, r1, #24
 804cf2a:	f000 fc82 	bl	804d832 <RegionCommonChanMaskCopy>
 804cf2e:	4b0e      	ldr	r3, [pc, #56]	; (804cf68 <RegionAU915InitDefaults+0xf4>)
 804cf30:	f103 010c 	add.w	r1, r3, #12
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 804cf34:	881a      	ldrh	r2, [r3, #0]
 804cf36:	f833 0c0c 	ldrh.w	r0, [r3, #-12]
 804cf3a:	4002      	ands	r2, r0
 804cf3c:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 804cf40:	428b      	cmp	r3, r1
 804cf42:	d1f7      	bne.n	804cf34 <RegionAU915InitDefaults+0xc0>
 804cf44:	e7a6      	b.n	804ce94 <RegionAU915InitDefaults+0x20>
 804cf46:	bf00      	nop
 804cf48:	200034f8 	.word	0x200034f8
 804cf4c:	37502800 	.word	0x37502800
 804cf50:	20003198 	.word	0x20003198
 804cf54:	368cd800 	.word	0x368cd800
 804cf58:	36978660 	.word	0x36978660
 804cf5c:	375ad660 	.word	0x375ad660
 804cf60:	20003520 	.word	0x20003520
 804cf64:	20003508 	.word	0x20003508
 804cf68:	20003514 	.word	0x20003514

0804cf6c <RegionAU915GetNvmCtx>:

void* RegionAU915GetNvmCtx( GetNvmCtxParams_t* params )
{
    params->nvmCtxSize = sizeof( RegionAU915NvmCtx_t );
 804cf6c:	f44f 7365 	mov.w	r3, #916	; 0x394
 804cf70:	6003      	str	r3, [r0, #0]
    return &NvmCtx;
}
 804cf72:	4801      	ldr	r0, [pc, #4]	; (804cf78 <RegionAU915GetNvmCtx+0xc>)
 804cf74:	4770      	bx	lr
 804cf76:	bf00      	nop
 804cf78:	20003198 	.word	0x20003198

0804cf7c <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 804cf7c:	b508      	push	{r3, lr}
 804cf7e:	4603      	mov	r3, r0
    switch( phyAttribute )
 804cf80:	290a      	cmp	r1, #10
 804cf82:	d825      	bhi.n	804cfd0 <RegionAU915Verify+0x54>
 804cf84:	e8df f001 	tbb	[pc, r1]
 804cf88:	24242406 	.word	0x24242406
 804cf8c:	160b0b24 	.word	0x160b0b24
 804cf90:	1f24      	.short	0x1f24
 804cf92:	1f          	.byte	0x1f
 804cf93:	00          	.byte	0x00
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 804cf94:	6800      	ldr	r0, [r0, #0]
            return AU915_DUTY_CYCLE_ENABLED;
        }
        default:
            return false;
    }
}
 804cf96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            return VerifyRfFreq( verify->Frequency );
 804cf9a:	f7ff be93 	b.w	804ccc4 <VerifyRfFreq>
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804cf9e:	7899      	ldrb	r1, [r3, #2]
 804cfa0:	f990 0000 	ldrsb.w	r0, [r0]
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 804cfa4:	220d      	movs	r2, #13
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804cfa6:	b961      	cbnz	r1, 804cfc2 <RegionAU915Verify+0x46>
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 804cfa8:	f000 fc03 	bl	804d7b2 <RegionCommonValueInRange>
 804cfac:	3000      	adds	r0, #0
 804cfae:	bf18      	it	ne
 804cfb0:	2001      	movne	r0, #1
}
 804cfb2:	bd08      	pop	{r3, pc}
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804cfb4:	789b      	ldrb	r3, [r3, #2]
 804cfb6:	f990 0000 	ldrsb.w	r0, [r0]
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 804cfba:	220d      	movs	r2, #13
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804cfbc:	b90b      	cbnz	r3, 804cfc2 <RegionAU915Verify+0x46>
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 804cfbe:	2108      	movs	r1, #8
 804cfc0:	e7f2      	b.n	804cfa8 <RegionAU915Verify+0x2c>
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 804cfc2:	2102      	movs	r1, #2
 804cfc4:	e7f0      	b.n	804cfa8 <RegionAU915Verify+0x2c>
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 804cfc6:	220e      	movs	r2, #14
 804cfc8:	2100      	movs	r1, #0
 804cfca:	f990 0000 	ldrsb.w	r0, [r0]
 804cfce:	e7eb      	b.n	804cfa8 <RegionAU915Verify+0x2c>
            return AU915_DUTY_CYCLE_ENABLED;
 804cfd0:	2000      	movs	r0, #0
 804cfd2:	e7ee      	b.n	804cfb2 <RegionAU915Verify+0x36>

0804cfd4 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 804cfd4:	b530      	push	{r4, r5, lr}
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 804cfd6:	7903      	ldrb	r3, [r0, #4]
 804cfd8:	2b10      	cmp	r3, #16
 804cfda:	d11d      	bne.n	804d018 <RegionAU915ApplyCFList+0x44>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 804cfdc:	6800      	ldr	r0, [r0, #0]
 804cfde:	7bc3      	ldrb	r3, [r0, #15]
 804cfe0:	2b01      	cmp	r3, #1
 804cfe2:	d119      	bne.n	804d018 <RegionAU915ApplyCFList+0x44>
 804cfe4:	4b0d      	ldr	r3, [pc, #52]	; (804d01c <RegionAU915ApplyCFList+0x48>)
 804cfe6:	2100      	movs	r1, #0
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
        if( chMaskItr == 4 )
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 804cfe8:	f2a3 356e 	subw	r5, r3, #878	; 0x36e
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 804cfec:	f810 2011 	ldrb.w	r2, [r0, r1, lsl #1]
 804cff0:	805a      	strh	r2, [r3, #2]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 804cff2:	eb00 0441 	add.w	r4, r0, r1, lsl #1
        if( chMaskItr == 4 )
 804cff6:	2904      	cmp	r1, #4
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 804cff8:	7864      	ldrb	r4, [r4, #1]
 804cffa:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 804cffe:	f823 2f02 	strh.w	r2, [r3, #2]!
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 804d002:	bf04      	itt	eq
 804d004:	b2d2      	uxtbeq	r2, r2
 804d006:	f8a5 2378 	strheq.w	r2, [r5, #888]	; 0x378
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 804d00a:	899a      	ldrh	r2, [r3, #12]
 804d00c:	881c      	ldrh	r4, [r3, #0]
 804d00e:	3101      	adds	r1, #1
 804d010:	4022      	ands	r2, r4
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 804d012:	2905      	cmp	r1, #5
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 804d014:	819a      	strh	r2, [r3, #12]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 804d016:	d1e9      	bne.n	804cfec <RegionAU915ApplyCFList+0x18>
    }
}
 804d018:	bd30      	pop	{r4, r5, pc}
 804d01a:	bf00      	nop
 804d01c:	20003506 	.word	0x20003506

0804d020 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 804d020:	b538      	push	{r3, r4, r5, lr}
    switch( chanMaskSet->ChannelsMaskType )
 804d022:	7904      	ldrb	r4, [r0, #4]
 804d024:	b11c      	cbz	r4, 804d02e <RegionAU915ChanMaskSet+0xe>
 804d026:	2c01      	cmp	r4, #1
 804d028:	d01c      	beq.n	804d064 <RegionAU915ChanMaskSet+0x44>
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 6 );
            break;
        }
        default:
            return false;
 804d02a:	2000      	movs	r0, #0
 804d02c:	e019      	b.n	804d062 <RegionAU915ChanMaskSet+0x42>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 6 );
 804d02e:	4d10      	ldr	r5, [pc, #64]	; (804d070 <RegionAU915ChanMaskSet+0x50>)
 804d030:	6801      	ldr	r1, [r0, #0]
 804d032:	2206      	movs	r2, #6
 804d034:	f505 705c 	add.w	r0, r5, #880	; 0x370
 804d038:	f000 fbfb 	bl	804d832 <RegionCommonChanMaskCopy>
            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 804d03c:	f895 3390 	ldrb.w	r3, [r5, #912]	; 0x390
 804d040:	f8a5 3390 	strh.w	r3, [r5, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 804d044:	f8a5 4392 	strh.w	r4, [r5, #914]	; 0x392
 804d048:	f505 735f 	add.w	r3, r5, #892	; 0x37c
 804d04c:	f505 7562 	add.w	r5, r5, #904	; 0x388
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 804d050:	881a      	ldrh	r2, [r3, #0]
 804d052:	f833 1c0c 	ldrh.w	r1, [r3, #-12]
 804d056:	400a      	ands	r2, r1
 804d058:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 804d05c:	42ab      	cmp	r3, r5
 804d05e:	d1f7      	bne.n	804d050 <RegionAU915ChanMaskSet+0x30>
    }
    return true;
 804d060:	2001      	movs	r0, #1
}
 804d062:	bd38      	pop	{r3, r4, r5, pc}
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 6 );
 804d064:	6801      	ldr	r1, [r0, #0]
 804d066:	4803      	ldr	r0, [pc, #12]	; (804d074 <RegionAU915ChanMaskSet+0x54>)
 804d068:	2206      	movs	r2, #6
 804d06a:	f000 fbe2 	bl	804d832 <RegionCommonChanMaskCopy>
 804d06e:	e7f7      	b.n	804d060 <RegionAU915ChanMaskSet+0x40>
 804d070:	20003198 	.word	0x20003198
 804d074:	20003520 	.word	0x20003520

0804d078 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 804d078:	b5f0      	push	{r4, r5, r6, r7, lr}
    double tSymbol = 0.0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 804d07a:	280d      	cmp	r0, #13
 804d07c:	bfa8      	it	ge
 804d07e:	200d      	movge	r0, #13
{
 804d080:	4616      	mov	r6, r2
    switch( BandwidthsAU915[drIndex] )
 804d082:	4a1a      	ldr	r2, [pc, #104]	; (804d0ec <RegionAU915ComputeRxWindowParameters+0x74>)
 804d084:	4f1a      	ldr	r7, [pc, #104]	; (804d0f0 <RegionAU915ComputeRxWindowParameters+0x78>)
{
 804d086:	ed2d 8b02 	vpush	{d8}
 804d08a:	461c      	mov	r4, r3
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 804d08c:	7058      	strb	r0, [r3, #1]
    switch( BandwidthsAU915[drIndex] )
 804d08e:	0083      	lsls	r3, r0, #2
{
 804d090:	460d      	mov	r5, r1
    switch( BandwidthsAU915[drIndex] )
 804d092:	18d1      	adds	r1, r2, r3
{
 804d094:	b083      	sub	sp, #12
    switch( BandwidthsAU915[drIndex] )
 804d096:	6b89      	ldr	r1, [r1, #56]	; 0x38
 804d098:	42b9      	cmp	r1, r7
 804d09a:	d025      	beq.n	804d0e8 <RegionAU915ComputeRxWindowParameters+0x70>
            return 0;
 804d09c:	4f15      	ldr	r7, [pc, #84]	; (804d0f4 <RegionAU915ComputeRxWindowParameters+0x7c>)
 804d09e:	42b9      	cmp	r1, r7
 804d0a0:	bf0c      	ite	eq
 804d0a2:	2102      	moveq	r1, #2
 804d0a4:	2100      	movne	r1, #0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804d0a6:	4413      	add	r3, r2
 804d0a8:	4402      	add	r2, r0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 804d0aa:	70a1      	strb	r1, [r4, #2]
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804d0ac:	f892 0078 	ldrb.w	r0, [r2, #120]	; 0x78
 804d0b0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 804d0b2:	f000 fc63 	bl	804d97c <RegionCommonComputeSymbolTimeLoRa>

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 804d0b6:	4b10      	ldr	r3, [pc, #64]	; (804d0f8 <RegionAU915ComputeRxWindowParameters+0x80>)
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804d0b8:	eeb0 8a40 	vmov.f32	s16, s0
 804d0bc:	eef0 8a60 	vmov.f32	s17, s1
    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 804d0c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 804d0c2:	4798      	blx	r3
 804d0c4:	eeb0 0a48 	vmov.f32	s0, s16
 804d0c8:	eef0 0a68 	vmov.f32	s1, s17
 804d0cc:	f104 030c 	add.w	r3, r4, #12
 804d0d0:	9300      	str	r3, [sp, #0]
 804d0d2:	4602      	mov	r2, r0
 804d0d4:	f104 0308 	add.w	r3, r4, #8
 804d0d8:	4631      	mov	r1, r6
 804d0da:	4628      	mov	r0, r5
 804d0dc:	f000 fc6a 	bl	804d9b4 <RegionCommonComputeRxWindowParameters>
}
 804d0e0:	b003      	add	sp, #12
 804d0e2:	ecbd 8b02 	vpop	{d8}
 804d0e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return 1;
 804d0e8:	2101      	movs	r1, #1
 804d0ea:	e7dc      	b.n	804d0a6 <RegionAU915ComputeRxWindowParameters+0x2e>
 804d0ec:	08054520 	.word	0x08054520
 804d0f0:	0003d090 	.word	0x0003d090
 804d0f4:	0007a120 	.word	0x0007a120
 804d0f8:	08054168 	.word	0x08054168

0804d0fc <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 804d0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int8_t dr = rxConfig->Datarate;
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;

    if( Radio.GetStatus( ) != RF_IDLE )
 804d100:	4e26      	ldr	r6, [pc, #152]	; (804d19c <RegionAU915RxConfig+0xa0>)
    int8_t dr = rxConfig->Datarate;
 804d102:	f990 8001 	ldrsb.w	r8, [r0, #1]
    if( Radio.GetStatus( ) != RF_IDLE )
 804d106:	68f3      	ldr	r3, [r6, #12]
    uint32_t frequency = rxConfig->Frequency;
 804d108:	6845      	ldr	r5, [r0, #4]
{
 804d10a:	b08d      	sub	sp, #52	; 0x34
 804d10c:	4604      	mov	r4, r0
 804d10e:	468b      	mov	fp, r1
    if( Radio.GetStatus( ) != RF_IDLE )
 804d110:	4798      	blx	r3
 804d112:	2800      	cmp	r0, #0
 804d114:	d140      	bne.n	804d198 <RegionAU915RxConfig+0x9c>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 804d116:	7ce3      	ldrb	r3, [r4, #19]
 804d118:	b933      	cbnz	r3, 804d128 <RegionAU915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 804d11a:	7825      	ldrb	r5, [r4, #0]
 804d11c:	4a20      	ldr	r2, [pc, #128]	; (804d1a0 <RegionAU915RxConfig+0xa4>)
 804d11e:	4b21      	ldr	r3, [pc, #132]	; (804d1a4 <RegionAU915RxConfig+0xa8>)
 804d120:	f005 0507 	and.w	r5, r5, #7
 804d124:	fb02 3505 	mla	r5, r2, r5, r3
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 804d128:	f8df 9080 	ldr.w	r9, [pc, #128]	; 804d1ac <RegionAU915RxConfig+0xb0>

    Radio.SetChannel( frequency );
 804d12c:	6973      	ldr	r3, [r6, #20]
    phyDr = DataratesAU915[dr];
 804d12e:	eb09 0a08 	add.w	sl, r9, r8
    Radio.SetChannel( frequency );
 804d132:	4628      	mov	r0, r5
    phyDr = DataratesAU915[dr];
 804d134:	f99a 2078 	ldrsb.w	r2, [sl, #120]	; 0x78
 804d138:	920b      	str	r2, [sp, #44]	; 0x2c
    Radio.SetChannel( frequency );
 804d13a:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 804d13c:	7ca3      	ldrb	r3, [r4, #18]
 804d13e:	8927      	ldrh	r7, [r4, #8]
 804d140:	9309      	str	r3, [sp, #36]	; 0x24
 804d142:	2000      	movs	r0, #0
 804d144:	2301      	movs	r3, #1
 804d146:	9702      	str	r7, [sp, #8]
 804d148:	2708      	movs	r7, #8
 804d14a:	e9cd 0307 	strd	r0, r3, [sp, #28]
 804d14e:	e9cd 0700 	strd	r0, r7, [sp]
 804d152:	e9cd 0005 	strd	r0, r0, [sp, #20]
 804d156:	e9cd 0003 	strd	r0, r0, [sp, #12]
 804d15a:	78a1      	ldrb	r1, [r4, #2]
 804d15c:	6a37      	ldr	r7, [r6, #32]
 804d15e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 804d160:	4618      	mov	r0, r3
 804d162:	47b8      	blx	r7

    if( rxConfig->RepeaterSupport == true )
 804d164:	7c63      	ldrb	r3, [r4, #17]
 804d166:	b1a3      	cbz	r3, 804d192 <RegionAU915RxConfig+0x96>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 804d168:	f89a 101c 	ldrb.w	r1, [sl, #28]
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORA_MAC_FRMPAYLOAD_OVERHEAD );
 804d16c:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 804d16e:	310d      	adds	r1, #13
 804d170:	b2c9      	uxtb	r1, r1
 804d172:	2001      	movs	r0, #1
 804d174:	4798      	blx	r3
    //TVL1( PRINTF( "RX on freq %d Hz at DR %d\n\r", frequency, dr );)
    PRINTF( "RX on freq %d Hz at DR %d band %d channel %d \n\r", frequency, dr, rxConfig->Bandwidth, rxConfig->Channel );
 804d176:	7822      	ldrb	r2, [r4, #0]
 804d178:	9200      	str	r2, [sp, #0]
 804d17a:	78a3      	ldrb	r3, [r4, #2]
 804d17c:	480a      	ldr	r0, [pc, #40]	; (804d1a8 <RegionAU915RxConfig+0xac>)
 804d17e:	4642      	mov	r2, r8
 804d180:	4629      	mov	r1, r5
 804d182:	f001 fb67 	bl	804e854 <TraceSend>
    *datarate = (uint8_t) dr;
 804d186:	f88b 8000 	strb.w	r8, [fp]
    return true;
 804d18a:	2001      	movs	r0, #1
}
 804d18c:	b00d      	add	sp, #52	; 0x34
 804d18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 804d192:	f819 1008 	ldrb.w	r1, [r9, r8]
 804d196:	e7e9      	b.n	804d16c <RegionAU915RxConfig+0x70>
        return false;
 804d198:	2000      	movs	r0, #0
 804d19a:	e7f7      	b.n	804d18c <RegionAU915RxConfig+0x90>
 804d19c:	08054168 	.word	0x08054168
 804d1a0:	000927c0 	.word	0x000927c0
 804d1a4:	370870a0 	.word	0x370870a0
 804d1a8:	08054860 	.word	0x08054860
 804d1ac:	08054520 	.word	0x08054520

0804d1b0 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 804d1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d1b4:	b08f      	sub	sp, #60	; 0x3c
 804d1b6:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804d1ba:	4b35      	ldr	r3, [pc, #212]	; (804d290 <RegionAU915TxConfig+0xe0>)
 804d1bc:	f990 1001 	ldrsb.w	r1, [r0, #1]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d1c0:	4e34      	ldr	r6, [pc, #208]	; (804d294 <RegionAU915TxConfig+0xe4>)
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804d1c2:	185a      	adds	r2, r3, r1
{
 804d1c4:	4604      	mov	r4, r0
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804d1c6:	f992 7078 	ldrsb.w	r7, [r2, #120]	; 0x78
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d1ca:	7802      	ldrb	r2, [r0, #0]
 804d1cc:	200c      	movs	r0, #12
 804d1ce:	fb00 6202 	mla	r2, r0, r2, r6
    switch( BandwidthsAU915[drIndex] )
 804d1d2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d1d6:	7a52      	ldrb	r2, [r2, #9]
    switch( BandwidthsAU915[drIndex] )
 804d1d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d1da:	eb06 1202 	add.w	r2, r6, r2, lsl #4
    txPowerResult =  MAX( txPower, maxBandTxPower );
 804d1de:	f992 9362 	ldrsb.w	r9, [r2, #866]	; 0x362
 804d1e2:	f994 2002 	ldrsb.w	r2, [r4, #2]
 804d1e6:	4591      	cmp	r9, r2
 804d1e8:	bfb8      	it	lt
 804d1ea:	4691      	movlt	r9, r2
    switch( BandwidthsAU915[drIndex] )
 804d1ec:	4a2a      	ldr	r2, [pc, #168]	; (804d298 <RegionAU915TxConfig+0xe8>)
 804d1ee:	4293      	cmp	r3, r2
 804d1f0:	d04b      	beq.n	804d28a <RegionAU915TxConfig+0xda>
            return 0;
 804d1f2:	4a2a      	ldr	r2, [pc, #168]	; (804d29c <RegionAU915TxConfig+0xec>)
 804d1f4:	4293      	cmp	r3, r2
 804d1f6:	bf0c      	ite	eq
 804d1f8:	f04f 0802 	moveq.w	r8, #2
 804d1fc:	f04f 0800 	movne.w	r8, #0
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804d200:	edd4 0a02 	vldr	s1, [r4, #8]
 804d204:	ed94 0a01 	vldr	s0, [r4, #4]
    //PRINTF( "TX power %d, txPowerLimited %d, txConfig->MaxEirp %d, txConfig->AntennaGain %d \n\r", phyTxPower, txPowerLimited, (int8_t)(txConfig->MaxEirp*100), (int8_t)(txConfig->AntennaGain*100));
    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804d208:	f8df a098 	ldr.w	sl, [pc, #152]	; 804d2a4 <RegionAU915TxConfig+0xf4>
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804d20c:	4648      	mov	r0, r9
 804d20e:	f000 fc33 	bl	804da78 <RegionCommonComputeTxPower>
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804d212:	7822      	ldrb	r2, [r4, #0]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804d214:	900d      	str	r0, [sp, #52]	; 0x34
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804d216:	f04f 0b0c 	mov.w	fp, #12
 804d21a:	fb0b f202 	mul.w	r2, fp, r2
 804d21e:	f8da 3014 	ldr.w	r3, [sl, #20]
 804d222:	58b0      	ldr	r0, [r6, r2]
 804d224:	4798      	blx	r3

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 804d226:	2200      	movs	r2, #0
 804d228:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 804d22c:	2501      	movs	r5, #1
 804d22e:	e9cd 2307 	strd	r2, r3, [sp, #28]
 804d232:	2308      	movs	r3, #8
 804d234:	e9cd 2205 	strd	r2, r2, [sp, #20]
 804d238:	e9cd 2503 	strd	r2, r5, [sp, #12]
 804d23c:	e9cd 5301 	strd	r5, r3, [sp, #4]
 804d240:	9700      	str	r7, [sp, #0]
 804d242:	4643      	mov	r3, r8
 804d244:	990d      	ldr	r1, [sp, #52]	; 0x34
 804d246:	f8da 7024 	ldr.w	r7, [sl, #36]	; 0x24
 804d24a:	4628      	mov	r0, r5
 804d24c:	47b8      	blx	r7
    PRINTF( "TX on freq %d Hz at DR %d BW %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate, bandwidth );
 804d24e:	7823      	ldrb	r3, [r4, #0]
 804d250:	f994 2001 	ldrsb.w	r2, [r4, #1]
 804d254:	4812      	ldr	r0, [pc, #72]	; (804d2a0 <RegionAU915TxConfig+0xf0>)
 804d256:	fb0b fb03 	mul.w	fp, fp, r3
 804d25a:	4643      	mov	r3, r8
 804d25c:	f856 100b 	ldr.w	r1, [r6, fp]
 804d260:	f001 faf8 	bl	804e854 <TraceSend>
    //TVL1( PRINTF( "TX on freq %d Hz at DR %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate );)

    // Setup maximum payload lenght of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 804d264:	f8da 305c 	ldr.w	r3, [sl, #92]	; 0x5c
 804d268:	7b21      	ldrb	r1, [r4, #12]
 804d26a:	4628      	mov	r0, r5
 804d26c:	4798      	blx	r3

    *txTimeOnAir = Radio.TimeOnAir( MODEM_LORA, txConfig->PktLen );
 804d26e:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
 804d272:	7b21      	ldrb	r1, [r4, #12]
 804d274:	4628      	mov	r0, r5
 804d276:	4798      	blx	r3
 804d278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804d27a:	6018      	str	r0, [r3, #0]
    *txPower = txPowerLimited;
 804d27c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c

    return true;
}
 804d27e:	4628      	mov	r0, r5
    *txPower = txPowerLimited;
 804d280:	f883 9000 	strb.w	r9, [r3]
}
 804d284:	b00f      	add	sp, #60	; 0x3c
 804d286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return 1;
 804d28a:	f04f 0801 	mov.w	r8, #1
 804d28e:	e7b7      	b.n	804d200 <RegionAU915TxConfig+0x50>
 804d290:	08054520 	.word	0x08054520
 804d294:	20003198 	.word	0x20003198
 804d298:	0003d090 	.word	0x0003d090
 804d29c:	0007a120 	.word	0x0007a120
 804d2a0:	08054890 	.word	0x08054890
 804d2a4:	08054168 	.word	0x08054168

0804d2a8 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804d2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d2ac:	b093      	sub	sp, #76	; 0x4c
    uint8_t status = 0x07;
    RegionCommonLinkAdrParams_t linkAdrParams;
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 804d2ae:	ae07      	add	r6, sp, #28
 804d2b0:	2400      	movs	r4, #0
{
 804d2b2:	4605      	mov	r5, r0
 804d2b4:	4689      	mov	r9, r1
 804d2b6:	4690      	mov	r8, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804d2b8:	497f      	ldr	r1, [pc, #508]	; (804d4b8 <RegionAU915LinkAdrReq+0x210>)
{
 804d2ba:	9301      	str	r3, [sp, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804d2bc:	2206      	movs	r2, #6
 804d2be:	4630      	mov	r0, r6
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 804d2c0:	9407      	str	r4, [sp, #28]
 804d2c2:	e9c6 4401 	strd	r4, r4, [r6, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804d2c6:	f000 fab4 	bl	804d832 <RegionCommonChanMaskCopy>
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 804d2ca:	46a2      	mov	sl, r4
    while( bytesProcessed < linkAdrReq->PayloadSize )
 804d2cc:	7a2b      	ldrb	r3, [r5, #8]
 804d2ce:	42a3      	cmp	r3, r4
 804d2d0:	d905      	bls.n	804d2de <RegionAU915LinkAdrReq+0x36>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 804d2d2:	6868      	ldr	r0, [r5, #4]
 804d2d4:	a905      	add	r1, sp, #20
 804d2d6:	4420      	add	r0, r4
 804d2d8:	f000 faf5 	bl	804d8c6 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 804d2dc:	b968      	cbnz	r0, 804d2fa <RegionAU915LinkAdrReq+0x52>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 804d2de:	f99d 3015 	ldrsb.w	r3, [sp, #21]
 804d2e2:	2b05      	cmp	r3, #5
 804d2e4:	dc69      	bgt.n	804d3ba <RegionAU915LinkAdrReq+0x112>
 804d2e6:	2204      	movs	r2, #4
 804d2e8:	2100      	movs	r1, #0
 804d2ea:	4630      	mov	r0, r6
 804d2ec:	f000 fa81 	bl	804d7f2 <RegionCommonCountChannels>
 804d2f0:	2801      	cmp	r0, #1
 804d2f2:	d862      	bhi.n	804d3ba <RegionAU915LinkAdrReq+0x112>
    {
        status &= 0xFE; // Channel mask KO
 804d2f4:	f04f 0a06 	mov.w	sl, #6
 804d2f8:	e061      	b.n	804d3be <RegionAU915LinkAdrReq+0x116>
        if( linkAdrParams.ChMaskCtrl == 6 )
 804d2fa:	f89d 2017 	ldrb.w	r2, [sp, #23]
 804d2fe:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        bytesProcessed += nextIndex;
 804d302:	4404      	add	r4, r0
        if( linkAdrParams.ChMaskCtrl == 6 )
 804d304:	2a06      	cmp	r2, #6
        bytesProcessed += nextIndex;
 804d306:	b2e4      	uxtb	r4, r4
        if( linkAdrParams.ChMaskCtrl == 6 )
 804d308:	d107      	bne.n	804d31a <RegionAU915LinkAdrReq+0x72>
            channelsMask[0] = 0xFFFF;
 804d30a:	f04f 32ff 	mov.w	r2, #4294967295
            channelsMask[1] = 0xFFFF;
 804d30e:	e9cd 2207 	strd	r2, r2, [sp, #28]
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 804d312:	b2db      	uxtb	r3, r3
 804d314:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 804d318:	e7d8      	b.n	804d2cc <RegionAU915LinkAdrReq+0x24>
        else if( linkAdrParams.ChMaskCtrl == 7 )
 804d31a:	2a07      	cmp	r2, #7
 804d31c:	d102      	bne.n	804d324 <RegionAU915LinkAdrReq+0x7c>
            channelsMask[1] = 0x0000;
 804d31e:	e9cd aa07 	strd	sl, sl, [sp, #28]
 804d322:	e7f6      	b.n	804d312 <RegionAU915LinkAdrReq+0x6a>
        else if( linkAdrParams.ChMaskCtrl == 5 )
 804d324:	2a05      	cmp	r2, #5
 804d326:	d142      	bne.n	804d3ae <RegionAU915LinkAdrReq+0x106>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 804d328:	b2db      	uxtb	r3, r3
 804d32a:	2000      	movs	r0, #0
 804d32c:	9300      	str	r3, [sp, #0]
            uint8_t cntChannelMask = 0;
 804d32e:	4602      	mov	r2, r0
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 804d330:	2301      	movs	r3, #1
 804d332:	fa03 fe00 	lsl.w	lr, r3, r0
 804d336:	ea00 0b03 	and.w	fp, r0, r3
 804d33a:	9f00      	ldr	r7, [sp, #0]
 804d33c:	ab12      	add	r3, sp, #72	; 0x48
 804d33e:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 804d342:	ea17 0f0e 	tst.w	r7, lr
 804d346:	fa0f f18e 	sxth.w	r1, lr
 804d34a:	f83c 3c2c 	ldrh.w	r3, [ip, #-44]
 804d34e:	d01b      	beq.n	804d388 <RegionAU915LinkAdrReq+0xe0>
                    if( ( i % 2 ) == 0 )
 804d350:	f1bb 0f00 	cmp.w	fp, #0
 804d354:	d10c      	bne.n	804d370 <RegionAU915LinkAdrReq+0xc8>
                        channelsMask[cntChannelMask] |= 0x00FF;
 804d356:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 804d35a:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 804d35e:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d362:	4319      	orrs	r1, r3
                        channelsMask[4] &= ~( bitMask << i );
 804d364:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
 804d368:	3001      	adds	r0, #1
            for( uint8_t i = 0; i <= 7; i++ )
 804d36a:	2808      	cmp	r0, #8
 804d36c:	d1e0      	bne.n	804d330 <RegionAU915LinkAdrReq+0x88>
 804d36e:	e7ad      	b.n	804d2cc <RegionAU915LinkAdrReq+0x24>
                        channelsMask[cntChannelMask] |= 0xFF00;
 804d370:	f063 03ff 	orn	r3, r3, #255	; 0xff
 804d374:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 804d378:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d37c:	4319      	orrs	r1, r3
                        cntChannelMask++;
 804d37e:	3201      	adds	r2, #1
                        channelsMask[4] &= ~( bitMask << i );
 804d380:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
                        cntChannelMask++;
 804d384:	b2d2      	uxtb	r2, r2
 804d386:	e7ef      	b.n	804d368 <RegionAU915LinkAdrReq+0xc0>
 804d388:	43c9      	mvns	r1, r1
                    if( ( i % 2 ) == 0 )
 804d38a:	f1bb 0f00 	cmp.w	fp, #0
 804d38e:	d107      	bne.n	804d3a0 <RegionAU915LinkAdrReq+0xf8>
                        channelsMask[cntChannelMask] &= 0xFF00;
 804d390:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 804d394:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 804d398:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d39c:	4019      	ands	r1, r3
 804d39e:	e7e1      	b.n	804d364 <RegionAU915LinkAdrReq+0xbc>
                        channelsMask[cntChannelMask] &= 0x00FF;
 804d3a0:	b2db      	uxtb	r3, r3
 804d3a2:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 804d3a6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d3aa:	4019      	ands	r1, r3
 804d3ac:	e7e7      	b.n	804d37e <RegionAU915LinkAdrReq+0xd6>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 804d3ae:	a912      	add	r1, sp, #72	; 0x48
 804d3b0:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 804d3b4:	f822 3c2c 	strh.w	r3, [r2, #-44]
 804d3b8:	e788      	b.n	804d2cc <RegionAU915LinkAdrReq+0x24>
    uint8_t bytesProcessed = 0;
 804d3ba:	f04f 0a07 	mov.w	sl, #7
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 804d3be:	2302      	movs	r3, #2
 804d3c0:	f88d 300c 	strb.w	r3, [sp, #12]
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
    phyParam = RegionAU915GetPhyParam( &getPhy );
 804d3c4:	a803      	add	r0, sp, #12
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 804d3c6:	7a6b      	ldrb	r3, [r5, #9]
 804d3c8:	f88d 300e 	strb.w	r3, [sp, #14]
    phyParam = RegionAU915GetPhyParam( &getPhy );
 804d3cc:	f7ff fc98 	bl	804cd00 <RegionAU915GetPhyParam>

    linkAdrVerifyParams.Status = status;
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 804d3d0:	7aab      	ldrb	r3, [r5, #10]
 804d3d2:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 804d3d6:	f89d 3015 	ldrb.w	r3, [sp, #21]
 804d3da:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 804d3de:	f89d 3016 	ldrb.w	r3, [sp, #22]
 804d3e2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 804d3e6:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804d3ea:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 804d3ee:	7aeb      	ldrb	r3, [r5, #11]
 804d3f0:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 804d3f4:	7b2b      	ldrb	r3, [r5, #12]
 804d3f6:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 804d3fa:	7b6b      	ldrb	r3, [r5, #13]
 804d3fc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 804d400:	2348      	movs	r3, #72	; 0x48
 804d402:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    linkAdrVerifyParams.ChannelsMask = channelsMask;
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 804d406:	230d      	movs	r3, #13
 804d408:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 804d40c:	230e      	movs	r3, #14
 804d40e:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 804d412:	682b      	ldr	r3, [r5, #0]
    linkAdrVerifyParams.Status = status;
 804d414:	f88d a02c 	strb.w	sl, [sp, #44]	; 0x2c
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 804d418:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 804d41c:	930a      	str	r3, [sp, #40]	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 804d41e:	f8df a09c 	ldr.w	sl, [pc, #156]	; 804d4bc <RegionAU915LinkAdrReq+0x214>
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 804d422:	960e      	str	r6, [sp, #56]	; 0x38

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804d424:	ab05      	add	r3, sp, #20
 804d426:	f10d 0216 	add.w	r2, sp, #22
 804d42a:	f10d 0115 	add.w	r1, sp, #21
 804d42e:	a80a      	add	r0, sp, #40	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 804d430:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804d434:	f000 fa61 	bl	804d8fa <RegionCommonLinkAdrReqVerifyParams>

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 804d438:	2807      	cmp	r0, #7
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804d43a:	4605      	mov	r5, r0
    if( status == 0x07 )
 804d43c:	d129      	bne.n	804d492 <RegionAU915LinkAdrReq+0x1ea>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 804d43e:	2206      	movs	r2, #6
 804d440:	4631      	mov	r1, r6
 804d442:	f50a 705c 	add.w	r0, sl, #880	; 0x370
 804d446:	f000 f9f4 	bl	804d832 <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 804d44a:	f8ba 337c 	ldrh.w	r3, [sl, #892]	; 0x37c
 804d44e:	f8ba 2370 	ldrh.w	r2, [sl, #880]	; 0x370
 804d452:	4013      	ands	r3, r2
 804d454:	f8aa 337c 	strh.w	r3, [sl, #892]	; 0x37c
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 804d458:	f8ba 2372 	ldrh.w	r2, [sl, #882]	; 0x372
 804d45c:	f8ba 337e 	ldrh.w	r3, [sl, #894]	; 0x37e
 804d460:	4013      	ands	r3, r2
 804d462:	f8aa 337e 	strh.w	r3, [sl, #894]	; 0x37e
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 804d466:	f8ba 2374 	ldrh.w	r2, [sl, #884]	; 0x374
 804d46a:	f8ba 3380 	ldrh.w	r3, [sl, #896]	; 0x380
 804d46e:	4013      	ands	r3, r2
 804d470:	f8aa 3380 	strh.w	r3, [sl, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 804d474:	f8ba 2376 	ldrh.w	r2, [sl, #886]	; 0x376
 804d478:	f8ba 3382 	ldrh.w	r3, [sl, #898]	; 0x382
 804d47c:	4013      	ands	r3, r2
 804d47e:	f8aa 3382 	strh.w	r3, [sl, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804d482:	f8ba 3378 	ldrh.w	r3, [sl, #888]	; 0x378
 804d486:	f8aa 3384 	strh.w	r3, [sl, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 804d48a:	f8ba 337a 	ldrh.w	r3, [sl, #890]	; 0x37a
 804d48e:	f8aa 3386 	strh.w	r3, [sl, #902]	; 0x386
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 804d492:	f89d 3015 	ldrb.w	r3, [sp, #21]
 804d496:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
    *nbRepOut = linkAdrParams.NbRep;
 804d49a:	9a01      	ldr	r2, [sp, #4]
    *txPowOut = linkAdrParams.TxPower;
 804d49c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 804d4a0:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 804d4a4:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804d4a8:	7013      	strb	r3, [r2, #0]
    *nbBytesParsed = bytesProcessed;
 804d4aa:	9b1c      	ldr	r3, [sp, #112]	; 0x70

    return status;
}
 804d4ac:	4628      	mov	r0, r5
    *nbBytesParsed = bytesProcessed;
 804d4ae:	701c      	strb	r4, [r3, #0]
}
 804d4b0:	b013      	add	sp, #76	; 0x4c
 804d4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d4b6:	bf00      	nop
 804d4b8:	20003508 	.word	0x20003508
 804d4bc:	20003198 	.word	0x20003198

0804d4c0 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 804d4c0:	b538      	push	{r3, r4, r5, lr}
 804d4c2:	4605      	mov	r5, r0
    uint8_t status = 0x07;

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 804d4c4:	6840      	ldr	r0, [r0, #4]
 804d4c6:	f7ff fbfd 	bl	804ccc4 <VerifyRfFreq>
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804d4ca:	220d      	movs	r2, #13
        status &= 0xFE; // Channel frequency KO
 804d4cc:	2800      	cmp	r0, #0
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804d4ce:	f04f 0108 	mov.w	r1, #8
 804d4d2:	f995 0000 	ldrsb.w	r0, [r5]
        status &= 0xFE; // Channel frequency KO
 804d4d6:	bf14      	ite	ne
 804d4d8:	2407      	movne	r4, #7
 804d4da:	2406      	moveq	r4, #6
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804d4dc:	f000 f969 	bl	804d7b2 <RegionCommonValueInRange>
 804d4e0:	b908      	cbnz	r0, 804d4e6 <RegionAU915RxParamSetupReq+0x26>
    {
        status &= 0xFD; // Datarate KO
 804d4e2:	f004 0405 	and.w	r4, r4, #5
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 804d4e6:	f995 3000 	ldrsb.w	r3, [r5]
 804d4ea:	2b07      	cmp	r3, #7
 804d4ec:	d001      	beq.n	804d4f2 <RegionAU915RxParamSetupReq+0x32>
 804d4ee:	2b0d      	cmp	r3, #13
 804d4f0:	dd01      	ble.n	804d4f6 <RegionAU915RxParamSetupReq+0x36>
        ( rxParamSetupReq->Datarate > DR_13 ) )
    {
        status &= 0xFD; // Datarate KO
 804d4f2:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 804d4f6:	2206      	movs	r2, #6
 804d4f8:	2100      	movs	r1, #0
 804d4fa:	f995 0001 	ldrsb.w	r0, [r5, #1]
 804d4fe:	f000 f958 	bl	804d7b2 <RegionCommonValueInRange>
 804d502:	b908      	cbnz	r0, 804d508 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 804d504:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    }

    return status;
}
 804d508:	4620      	mov	r0, r4
 804d50a:	bd38      	pop	{r3, r4, r5, pc}

0804d50c <RegionAU915NewChannelReq>:

uint8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Datarate and frequency KO
    return 0;
}
 804d50c:	2000      	movs	r0, #0
 804d50e:	4770      	bx	lr

0804d510 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Accept the request
    return 0;
}
 804d510:	2000      	movs	r0, #0
 804d512:	4770      	bx	lr

0804d514 <RegionAU915DlChannelReq>:
 804d514:	2000      	movs	r0, #0
 804d516:	4770      	bx	lr

0804d518 <RegionAU915AlternateDr>:
int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
    static int8_t trialsCount = 0;

    // Re-enable 500 kHz default channels
    NvmCtx.ChannelsMask[4] = CHANNELS_MASK_500KHZ_MASK;
 804d518:	4a07      	ldr	r2, [pc, #28]	; (804d538 <RegionAU915AlternateDr+0x20>)
 804d51a:	23ff      	movs	r3, #255	; 0xff
 804d51c:	f8a2 3378 	strh.w	r3, [r2, #888]	; 0x378

    if( ( trialsCount & 0x01 ) == 0x01 )
 804d520:	f892 3394 	ldrb.w	r3, [r2, #916]	; 0x394
 804d524:	f013 0f01 	tst.w	r3, #1
    }
    else
    {
        currentDr = DR_2;
    }
    trialsCount++;
 804d528:	f103 0301 	add.w	r3, r3, #1
 804d52c:	f882 3394 	strb.w	r3, [r2, #916]	; 0x394
    return currentDr;
}
 804d530:	bf14      	ite	ne
 804d532:	2006      	movne	r0, #6
 804d534:	2002      	moveq	r0, #2
 804d536:	4770      	bx	lr
 804d538:	20003198 	.word	0x20003198

0804d53c <RegionAU915CalcBackOff>:

void RegionAU915CalcBackOff( CalcBackOffParams_t* calcBackOff )
{
 804d53c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    RegionCommonCalcBackOffParams_t calcBackOffParams;

    calcBackOffParams.Channels = NvmCtx.Channels;
 804d53e:	4b0d      	ldr	r3, [pc, #52]	; (804d574 <RegionAU915CalcBackOff+0x38>)
 804d540:	9301      	str	r3, [sp, #4]
    calcBackOffParams.Bands = NvmCtx.Bands;
 804d542:	f503 7358 	add.w	r3, r3, #864	; 0x360
 804d546:	9302      	str	r3, [sp, #8]
    calcBackOffParams.LastTxIsJoinRequest = calcBackOff->LastTxIsJoinRequest;
 804d548:	7843      	ldrb	r3, [r0, #1]
 804d54a:	f88d 300c 	strb.w	r3, [sp, #12]
    calcBackOffParams.Joined = calcBackOff->Joined;
 804d54e:	7803      	ldrb	r3, [r0, #0]
 804d550:	f88d 300d 	strb.w	r3, [sp, #13]
    calcBackOffParams.DutyCycleEnabled = calcBackOff->DutyCycleEnabled;
 804d554:	7883      	ldrb	r3, [r0, #2]
 804d556:	f88d 300e 	strb.w	r3, [sp, #14]
    calcBackOffParams.Channel = calcBackOff->Channel;
 804d55a:	78c3      	ldrb	r3, [r0, #3]
 804d55c:	f88d 300f 	strb.w	r3, [sp, #15]
    calcBackOffParams.ElapsedTime = calcBackOff->ElapsedTime;
 804d560:	6843      	ldr	r3, [r0, #4]
 804d562:	9304      	str	r3, [sp, #16]
    calcBackOffParams.TxTimeOnAir = calcBackOff->TxTimeOnAir;
 804d564:	6883      	ldr	r3, [r0, #8]
 804d566:	9305      	str	r3, [sp, #20]

    RegionCommonCalcBackOff( &calcBackOffParams );
 804d568:	a801      	add	r0, sp, #4
 804d56a:	f000 fa9d 	bl	804daa8 <RegionCommonCalcBackOff>
}
 804d56e:	b007      	add	sp, #28
 804d570:	f85d fb04 	ldr.w	pc, [sp], #4
 804d574:	20003198 	.word	0x20003198

0804d578 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804d578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d57c:	b099      	sub	sp, #100	; 0x64
 804d57e:	4605      	mov	r5, r0
 804d580:	9104      	str	r1, [sp, #16]
 804d582:	4693      	mov	fp, r2
    uint8_t nbEnabledChannels = 0;
    uint8_t delayTx = 0;
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804d584:	2100      	movs	r1, #0
 804d586:	2248      	movs	r2, #72	; 0x48
 804d588:	a806      	add	r0, sp, #24
{
 804d58a:	461e      	mov	r6, r3
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804d58c:	f003 fcf1 	bl	8050f72 <memset>
    TimerTime_t nextTxDelay = 0;

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 804d590:	2204      	movs	r2, #4
 804d592:	2100      	movs	r1, #0
 804d594:	4846      	ldr	r0, [pc, #280]	; (804d6b0 <RegionAU915NextChannel+0x138>)
 804d596:	f8df 9120 	ldr.w	r9, [pc, #288]	; 804d6b8 <RegionAU915NextChannel+0x140>
 804d59a:	f000 f92a 	bl	804d7f2 <RegionCommonCountChannels>
 804d59e:	b930      	cbnz	r0, 804d5ae <RegionAU915NextChannel+0x36>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 804d5a0:	f509 715c 	add.w	r1, r9, #880	; 0x370
 804d5a4:	2204      	movs	r2, #4
 804d5a6:	f101 000c 	add.w	r0, r1, #12
 804d5aa:	f000 f942 	bl	804d832 <RegionCommonChanMaskCopy>
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 804d5ae:	f995 3008 	ldrsb.w	r3, [r5, #8]
 804d5b2:	2b05      	cmp	r3, #5
 804d5b4:	dd06      	ble.n	804d5c4 <RegionAU915NextChannel+0x4c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 804d5b6:	f899 3384 	ldrb.w	r3, [r9, #900]	; 0x384
 804d5ba:	b91b      	cbnz	r3, 804d5c4 <RegionAU915NextChannel+0x4c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804d5bc:	f8b9 3378 	ldrh.w	r3, [r9, #888]	; 0x378
 804d5c0:	f8a9 3384 	strh.w	r3, [r9, #900]	; 0x384
        }
    }

    TimerTime_t elapsed = TimerGetElapsedTime( nextChanParams->LastAggrTx );
 804d5c4:	6868      	ldr	r0, [r5, #4]
 804d5c6:	f001 f8fb 	bl	804e7c0 <TimerGetElapsedTime>
    if( ( nextChanParams->LastAggrTx == 0 ) || ( nextChanParams->AggrTimeOff <= elapsed ) )
 804d5ca:	686b      	ldr	r3, [r5, #4]
 804d5cc:	b113      	cbz	r3, 804d5d4 <RegionAU915NextChannel+0x5c>
 804d5ce:	682b      	ldr	r3, [r5, #0]
 804d5d0:	4283      	cmp	r3, r0
 804d5d2:	d860      	bhi.n	804d696 <RegionAU915NextChannel+0x11e>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 804d5d4:	2400      	movs	r4, #0

        // Update bands Time OFF
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804d5d6:	2301      	movs	r3, #1
 804d5d8:	7aa9      	ldrb	r1, [r5, #10]
 804d5da:	7a68      	ldrb	r0, [r5, #9]
        *aggregatedTimeOff = 0;
 804d5dc:	6034      	str	r4, [r6, #0]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804d5de:	4a35      	ldr	r2, [pc, #212]	; (804d6b4 <RegionAU915NextChannel+0x13c>)
 804d5e0:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 804d6b0 <RegionAU915NextChannel+0x138>
 804d5e4:	f000 f939 	bl	804d85a <RegionCommonUpdateBandTimeOff>

        // Search how many channels are enabled
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804d5e8:	f995 3008 	ldrsb.w	r3, [r5, #8]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804d5ec:	9001      	str	r0, [sp, #4]
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804d5ee:	9302      	str	r3, [sp, #8]
 804d5f0:	f5aa 785f 	sub.w	r8, sl, #892	; 0x37c
    uint8_t delayTransmission = 0;
 804d5f4:	4627      	mov	r7, r4
    uint8_t nbEnabledChannels = 0;
 804d5f6:	4625      	mov	r5, r4
 804d5f8:	b2e3      	uxtb	r3, r4
 804d5fa:	9303      	str	r3, [sp, #12]
{
 804d5fc:	2600      	movs	r6, #0
            if( ( channelsMask[k] & ( 1 << j ) ) != 0 )
 804d5fe:	f8ba 3000 	ldrh.w	r3, [sl]
 804d602:	4133      	asrs	r3, r6
 804d604:	07db      	lsls	r3, r3, #31
 804d606:	d51e      	bpl.n	804d646 <RegionAU915NextChannel+0xce>
 804d608:	230c      	movs	r3, #12
 804d60a:	19a2      	adds	r2, r4, r6
 804d60c:	fb03 9202 	mla	r2, r3, r2, r9
 804d610:	4373      	muls	r3, r6
                if( channels[i + j].Frequency == 0 )
 804d612:	9305      	str	r3, [sp, #20]
 804d614:	f858 1003 	ldr.w	r1, [r8, r3]
 804d618:	b1a9      	cbz	r1, 804d646 <RegionAU915NextChannel+0xce>
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804d61a:	7a11      	ldrb	r1, [r2, #8]
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804d61c:	9802      	ldr	r0, [sp, #8]
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804d61e:	f341 1203 	sbfx	r2, r1, #4, #4
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804d622:	f341 0103 	sbfx	r1, r1, #0, #4
 804d626:	b252      	sxtb	r2, r2
 804d628:	b249      	sxtb	r1, r1
 804d62a:	f000 f8c2 	bl	804d7b2 <RegionCommonValueInRange>
 804d62e:	b150      	cbz	r0, 804d646 <RegionAU915NextChannel+0xce>
                if( bands[channels[i + j].Band].TimeOff > 0 )
 804d630:	9b05      	ldr	r3, [sp, #20]
 804d632:	4a21      	ldr	r2, [pc, #132]	; (804d6b8 <RegionAU915NextChannel+0x140>)
 804d634:	4443      	add	r3, r8
 804d636:	7a5b      	ldrb	r3, [r3, #9]
 804d638:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 804d63c:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 804d640:	b303      	cbz	r3, 804d684 <RegionAU915NextChannel+0x10c>
                    delayTransmission++;
 804d642:	3701      	adds	r7, #1
 804d644:	b2ff      	uxtb	r7, r7
 804d646:	3601      	adds	r6, #1
        for( uint8_t j = 0; j < 16; j++ )
 804d648:	2e10      	cmp	r6, #16
 804d64a:	d1d8      	bne.n	804d5fe <RegionAU915NextChannel+0x86>
 804d64c:	3410      	adds	r4, #16
    for( uint8_t i = 0, k = 0; i < AU915_MAX_NB_CHANNELS; i += 16, k++ )
 804d64e:	2c50      	cmp	r4, #80	; 0x50
 804d650:	f10a 0a02 	add.w	sl, sl, #2
 804d654:	f108 08c0 	add.w	r8, r8, #192	; 0xc0
 804d658:	d1ce      	bne.n	804d5f8 <RegionAU915NextChannel+0x80>
    {
        delayTx++;
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
    }

    if( nbEnabledChannels > 0 )
 804d65a:	b31d      	cbz	r5, 804d6a4 <RegionAU915NextChannel+0x12c>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 804d65c:	1e69      	subs	r1, r5, #1
 804d65e:	2000      	movs	r0, #0
 804d660:	f001 f950 	bl	804e904 <randr>
 804d664:	ab18      	add	r3, sp, #96	; 0x60
 804d666:	4418      	add	r0, r3
 804d668:	9b04      	ldr	r3, [sp, #16]
 804d66a:	f810 1c48 	ldrb.w	r1, [r0, #-72]
 804d66e:	7019      	strb	r1, [r3, #0]
        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS - 8 );
 804d670:	2240      	movs	r2, #64	; 0x40
 804d672:	480f      	ldr	r0, [pc, #60]	; (804d6b0 <RegionAU915NextChannel+0x138>)
 804d674:	f000 f8a6 	bl	804d7c4 <RegionCommonChanDisable>

        *time = 0;
 804d678:	2000      	movs	r0, #0
 804d67a:	f8cb 0000 	str.w	r0, [fp]
        }
        // Datarate not supported by any channel
        *time = 0;
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 804d67e:	b019      	add	sp, #100	; 0x64
 804d680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                enabledChannels[nbEnabledChannels++] = i + j;
 804d684:	aa18      	add	r2, sp, #96	; 0x60
 804d686:	1c6b      	adds	r3, r5, #1
 804d688:	4415      	add	r5, r2
 804d68a:	9a03      	ldr	r2, [sp, #12]
 804d68c:	4432      	add	r2, r6
 804d68e:	f805 2c48 	strb.w	r2, [r5, #-72]
 804d692:	b2dd      	uxtb	r5, r3
 804d694:	e7d7      	b.n	804d646 <RegionAU915NextChannel+0xce>
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
 804d696:	1a1b      	subs	r3, r3, r0
 804d698:	9301      	str	r3, [sp, #4]
            *time = nextTxDelay;
 804d69a:	9b01      	ldr	r3, [sp, #4]
 804d69c:	f8cb 3000 	str.w	r3, [fp]
            return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 804d6a0:	200b      	movs	r0, #11
 804d6a2:	e7ec      	b.n	804d67e <RegionAU915NextChannel+0x106>
        if( delayTx > 0 )
 804d6a4:	2f00      	cmp	r7, #0
 804d6a6:	d1f8      	bne.n	804d69a <RegionAU915NextChannel+0x122>
        *time = 0;
 804d6a8:	f8cb 7000 	str.w	r7, [fp]
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 804d6ac:	200c      	movs	r0, #12
 804d6ae:	e7e6      	b.n	804d67e <RegionAU915NextChannel+0x106>
 804d6b0:	20003514 	.word	0x20003514
 804d6b4:	200034f8 	.word	0x200034f8
 804d6b8:	20003198 	.word	0x20003198

0804d6bc <RegionAU915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionAU915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 804d6bc:	b570      	push	{r4, r5, r6, lr}
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804d6be:	7801      	ldrb	r1, [r0, #0]
    int8_t phyTxPower = 0;
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 804d6c0:	4b0e      	ldr	r3, [pc, #56]	; (804d6fc <RegionAU915SetContinuousWave+0x40>)
 804d6c2:	220c      	movs	r2, #12
 804d6c4:	434a      	muls	r2, r1
 804d6c6:	1899      	adds	r1, r3, r2
 804d6c8:	589d      	ldr	r5, [r3, r2]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804d6ca:	7a4a      	ldrb	r2, [r1, #9]
{
 804d6cc:	4604      	mov	r4, r0
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804d6ce:	eb03 1302 	add.w	r3, r3, r2, lsl #4

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 804d6d2:	edd4 0a02 	vldr	s1, [r4, #8]
    txPowerResult =  MAX( txPower, maxBandTxPower );
 804d6d6:	f993 0362 	ldrsb.w	r0, [r3, #866]	; 0x362
 804d6da:	f994 3002 	ldrsb.w	r3, [r4, #2]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 804d6de:	ed94 0a01 	vldr	s0, [r4, #4]
 804d6e2:	4298      	cmp	r0, r3
 804d6e4:	bfb8      	it	lt
 804d6e6:	4618      	movlt	r0, r3
 804d6e8:	f000 f9c6 	bl	804da78 <RegionCommonComputeTxPower>

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 804d6ec:	4b04      	ldr	r3, [pc, #16]	; (804d700 <RegionAU915SetContinuousWave+0x44>)
 804d6ee:	89a2      	ldrh	r2, [r4, #12]
 804d6f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804d6f2:	4601      	mov	r1, r0
 804d6f4:	4628      	mov	r0, r5
}
 804d6f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 804d6fa:	4718      	bx	r3
 804d6fc:	20003198 	.word	0x20003198
 804d700:	08054168 	.word	0x08054168

0804d704 <RegionAU915ApplyDrOffset>:

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 804d704:	b510      	push	{r4, lr}
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 804d706:	4c07      	ldr	r4, [pc, #28]	; (804d724 <RegionAU915ApplyDrOffset+0x20>)
 804d708:	2306      	movs	r3, #6
 804d70a:	fb03 4101 	mla	r1, r3, r1, r4
 804d70e:	4411      	add	r1, r2
 804d710:	f991 3088 	ldrsb.w	r3, [r1, #136]	; 0x88

    if( datarate < 0 )
 804d714:	2b00      	cmp	r3, #0
 804d716:	da03      	bge.n	804d720 <RegionAU915ApplyDrOffset+0x1c>
    {
        if( downlinkDwellTime == 0 )
 804d718:	2800      	cmp	r0, #0
        {
            datarate = AU915_TX_MIN_DATARATE;
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 804d71a:	bf0c      	ite	eq
 804d71c:	2300      	moveq	r3, #0
 804d71e:	2302      	movne	r3, #2
        }
    }
    return datarate;
}
 804d720:	b2d8      	uxtb	r0, r3
 804d722:	bd10      	pop	{r4, pc}
 804d724:	08054520 	.word	0x08054520

0804d728 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( TimerTime_t elapsedTime )
{
    uint16_t dutyCycle = 0;

    if( elapsedTime < 3600000 )
 804d728:	4b06      	ldr	r3, [pc, #24]	; (804d744 <RegionCommonGetJoinDc+0x1c>)
 804d72a:	4298      	cmp	r0, r3
 804d72c:	d908      	bls.n	804d740 <RegionCommonGetJoinDc+0x18>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 804d72e:	4a06      	ldr	r2, [pc, #24]	; (804d748 <RegionCommonGetJoinDc+0x20>)
 804d730:	f242 7310 	movw	r3, #10000	; 0x2710
 804d734:	4290      	cmp	r0, r2
 804d736:	bf8c      	ite	hi
 804d738:	4618      	movhi	r0, r3
 804d73a:	f44f 707a 	movls.w	r0, #1000	; 0x3e8
 804d73e:	4770      	bx	lr
        dutyCycle = BACKOFF_DC_1_HOUR;
 804d740:	2064      	movs	r0, #100	; 0x64
    }
    return dutyCycle;
}
 804d742:	4770      	bx	lr
 804d744:	0036ee7f 	.word	0x0036ee7f
 804d748:	025c3f7f 	.word	0x025c3f7f

0804d74c <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 804d74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 804d750:	429a      	cmp	r2, r3
{
 804d752:	9f07      	ldr	r7, [sp, #28]
    if( ( value >= min ) && ( value <= max ) )
 804d754:	db03      	blt.n	804d75e <RegionCommonChanVerifyDr+0x12>
 804d756:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 804d75a:	429a      	cmp	r2, r3
 804d75c:	dd23      	ble.n	804d7a6 <RegionCommonChanVerifyDr+0x5a>
        return false;
 804d75e:	2000      	movs	r0, #0
}
 804d760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 804d764:	f831 8013 	ldrh.w	r8, [r1, r3, lsl #1]
 804d768:	2400      	movs	r4, #0
 804d76a:	fa48 f504 	asr.w	r5, r8, r4
 804d76e:	07ed      	lsls	r5, r5, #31
 804d770:	d50f      	bpl.n	804d792 <RegionCommonChanVerifyDr+0x46>
 804d772:	1935      	adds	r5, r6, r4
 804d774:	fb0e 7505 	mla	r5, lr, r5, r7
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804d778:	f895 c008 	ldrb.w	ip, [r5, #8]
 804d77c:	f34c 1503 	sbfx	r5, ip, #4, #4
    if( ( value >= min ) && ( value <= max ) )
 804d780:	f00c 0c0f 	and.w	ip, ip, #15
 804d784:	4562      	cmp	r2, ip
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804d786:	b26d      	sxtb	r5, r5
    if( ( value >= min ) && ( value <= max ) )
 804d788:	db03      	blt.n	804d792 <RegionCommonChanVerifyDr+0x46>
 804d78a:	f005 050f 	and.w	r5, r5, #15
 804d78e:	42aa      	cmp	r2, r5
 804d790:	dd0d      	ble.n	804d7ae <RegionCommonChanVerifyDr+0x62>
 804d792:	3401      	adds	r4, #1
        for( uint8_t j = 0; j < 16; j++ )
 804d794:	2c10      	cmp	r4, #16
 804d796:	d1e8      	bne.n	804d76a <RegionCommonChanVerifyDr+0x1e>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 804d798:	3301      	adds	r3, #1
 804d79a:	b2db      	uxtb	r3, r3
 804d79c:	011e      	lsls	r6, r3, #4
 804d79e:	b2f6      	uxtb	r6, r6
 804d7a0:	42b0      	cmp	r0, r6
 804d7a2:	d8df      	bhi.n	804d764 <RegionCommonChanVerifyDr+0x18>
 804d7a4:	e7db      	b.n	804d75e <RegionCommonChanVerifyDr+0x12>
 804d7a6:	2300      	movs	r3, #0
 804d7a8:	f04f 0e0c 	mov.w	lr, #12
 804d7ac:	e7f6      	b.n	804d79c <RegionCommonChanVerifyDr+0x50>
                    return true;
 804d7ae:	2001      	movs	r0, #1
 804d7b0:	e7d6      	b.n	804d760 <RegionCommonChanVerifyDr+0x14>

0804d7b2 <RegionCommonValueInRange>:
    if( ( value >= min ) && ( value <= max ) )
 804d7b2:	4288      	cmp	r0, r1
 804d7b4:	db04      	blt.n	804d7c0 <RegionCommonValueInRange+0xe>
    {
        return 1;
 804d7b6:	4290      	cmp	r0, r2
 804d7b8:	bfcc      	ite	gt
 804d7ba:	2000      	movgt	r0, #0
 804d7bc:	2001      	movle	r0, #1
 804d7be:	4770      	bx	lr
    }
    return 0;
 804d7c0:	2000      	movs	r0, #0
}
 804d7c2:	4770      	bx	lr

0804d7c4 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 804d7c4:	090b      	lsrs	r3, r1, #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804d7c6:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
{
 804d7ca:	b510      	push	{r4, lr}
    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804d7cc:	d80f      	bhi.n	804d7ee <RegionCommonChanDisable+0x2a>
 804d7ce:	4291      	cmp	r1, r2
 804d7d0:	d20d      	bcs.n	804d7ee <RegionCommonChanDisable+0x2a>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 804d7d2:	b21a      	sxth	r2, r3
 804d7d4:	f001 010f 	and.w	r1, r1, #15
 804d7d8:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
 804d7dc:	2301      	movs	r3, #1
 804d7de:	fa03 f101 	lsl.w	r1, r3, r1
 804d7e2:	ea24 0101 	bic.w	r1, r4, r1
 804d7e6:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]

    return true;
 804d7ea:	4618      	mov	r0, r3
}
 804d7ec:	bd10      	pop	{r4, pc}
        return false;
 804d7ee:	2000      	movs	r0, #0
 804d7f0:	e7fc      	b.n	804d7ec <RegionCommonChanDisable+0x28>

0804d7f2 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 804d7f2:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 804d7f4:	b140      	cbz	r0, 804d808 <RegionCommonCountChannels+0x16>
 804d7f6:	2300      	movs	r3, #0
 804d7f8:	eb00 0641 	add.w	r6, r0, r1, lsl #1
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804d7fc:	2701      	movs	r7, #1
    uint8_t nbChannels = 0;
 804d7fe:	4618      	mov	r0, r3
    {
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 804d800:	18cc      	adds	r4, r1, r3
 804d802:	b2e4      	uxtb	r4, r4
 804d804:	42a2      	cmp	r2, r4
 804d806:	d800      	bhi.n	804d80a <RegionCommonCountChannels+0x18>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
    }

    return nbChannels;
}
 804d808:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nbChannels += CountChannels( channelsMask[i], 16 );
 804d80a:	2500      	movs	r5, #0
 804d80c:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    uint8_t nbActiveBits = 0;
 804d810:	462c      	mov	r4, r5
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804d812:	fa07 fe05 	lsl.w	lr, r7, r5
 804d816:	ea3e 0e0c 	bics.w	lr, lr, ip
            nbActiveBits++;
 804d81a:	bf08      	it	eq
 804d81c:	3401      	addeq	r4, #1
 804d81e:	f105 0501 	add.w	r5, r5, #1
 804d822:	bf08      	it	eq
 804d824:	b2e4      	uxtbeq	r4, r4
    for( uint8_t j = 0; j < nbBits; j++ )
 804d826:	2d10      	cmp	r5, #16
 804d828:	d1f3      	bne.n	804d812 <RegionCommonCountChannels+0x20>
        nbChannels += CountChannels( channelsMask[i], 16 );
 804d82a:	4420      	add	r0, r4
 804d82c:	b2c0      	uxtb	r0, r0
 804d82e:	3301      	adds	r3, #1
 804d830:	e7e6      	b.n	804d800 <RegionCommonCountChannels+0xe>

0804d832 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 804d832:	b510      	push	{r4, lr}
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 804d834:	b100      	cbz	r0, 804d838 <RegionCommonChanMaskCopy+0x6>
 804d836:	b949      	cbnz	r1, 804d84c <RegionCommonChanMaskCopy+0x1a>
        for( uint8_t i = 0; i < len; i++ )
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
        }
    }
}
 804d838:	bd10      	pop	{r4, pc}
            channelsMaskDest[i] = channelsMaskSrc[i];
 804d83a:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 804d83e:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 804d842:	3301      	adds	r3, #1
        for( uint8_t i = 0; i < len; i++ )
 804d844:	b2dc      	uxtb	r4, r3
 804d846:	42a2      	cmp	r2, r4
 804d848:	d8f7      	bhi.n	804d83a <RegionCommonChanMaskCopy+0x8>
 804d84a:	e7f5      	b.n	804d838 <RegionCommonChanMaskCopy+0x6>
 804d84c:	2300      	movs	r3, #0
 804d84e:	e7f9      	b.n	804d844 <RegionCommonChanMaskCopy+0x12>

0804d850 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( bool joined, Band_t* band, TimerTime_t lastTxDone )
{
    if( joined == true )
    {
        band->LastTxDoneTime = lastTxDone;
 804d850:	608a      	str	r2, [r1, #8]
    if( joined == true )
 804d852:	b100      	cbz	r0, 804d856 <RegionCommonSetBandTxDone+0x6>
 804d854:	4770      	bx	lr
    }
    else
    {
        band->LastTxDoneTime = lastTxDone;
        band->LastJoinTxDoneTime = lastTxDone;
 804d856:	604a      	str	r2, [r1, #4]
    }
}
 804d858:	4770      	bx	lr

0804d85a <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, bool dutyCycle, Band_t* bands, uint8_t nbBands )
{
 804d85a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d85e:	4681      	mov	r9, r0
 804d860:	460e      	mov	r6, r1
 804d862:	4614      	mov	r4, r2
 804d864:	eb02 1803 	add.w	r8, r2, r3, lsl #4
    TimerTime_t nextTxDelay = TIMERTIME_T_MAX;
 804d868:	f04f 35ff 	mov.w	r5, #4294967295
            if( dutyCycle == true )
            {
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
                if( bands[i].TimeOff <= elapsed )
                {
                    bands[i].TimeOff = 0;
 804d86c:	2700      	movs	r7, #0
    for( uint8_t i = 0; i < nbBands; i++ )
 804d86e:	45a0      	cmp	r8, r4
 804d870:	d105      	bne.n	804d87e <RegionCommonUpdateBandTimeOff+0x24>
                bands[i].TimeOff = 0;
            }
        }
    }

    return ( nextTxDelay == TIMERTIME_T_MAX ) ? 0 : nextTxDelay;
 804d872:	1c6b      	adds	r3, r5, #1
}
 804d874:	bf14      	ite	ne
 804d876:	4628      	movne	r0, r5
 804d878:	2000      	moveq	r0, #0
 804d87a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if( joined == false )
 804d87e:	f1b9 0f00 	cmp.w	r9, #0
 804d882:	d118      	bne.n	804d8b6 <RegionCommonUpdateBandTimeOff+0x5c>
            TimerTime_t elapsedJoin = TimerGetElapsedTime( bands[i].LastJoinTxDoneTime );
 804d884:	6860      	ldr	r0, [r4, #4]
 804d886:	f000 ff9b 	bl	804e7c0 <TimerGetElapsedTime>
 804d88a:	4682      	mov	sl, r0
            TimerTime_t elapsedTx = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804d88c:	68a0      	ldr	r0, [r4, #8]
 804d88e:	f000 ff97 	bl	804e7c0 <TimerGetElapsedTime>
            TimerTime_t txDoneTime =  MAX( elapsedJoin,
 804d892:	2e00      	cmp	r6, #0
 804d894:	bf08      	it	eq
 804d896:	2000      	moveq	r0, #0
 804d898:	4550      	cmp	r0, sl
 804d89a:	bf38      	it	cc
 804d89c:	4650      	movcc	r0, sl
                if( bands[i].TimeOff <= elapsed )
 804d89e:	68e3      	ldr	r3, [r4, #12]
 804d8a0:	4283      	cmp	r3, r0
                    bands[i].TimeOff = 0;
 804d8a2:	bf98      	it	ls
 804d8a4:	60e7      	strls	r7, [r4, #12]
                if( bands[i].TimeOff != 0 )
 804d8a6:	68e3      	ldr	r3, [r4, #12]
 804d8a8:	b11b      	cbz	r3, 804d8b2 <RegionCommonUpdateBandTimeOff+0x58>
                    nextTxDelay = MIN( bands[i].TimeOff - elapsed, nextTxDelay );
 804d8aa:	1a1b      	subs	r3, r3, r0
 804d8ac:	429d      	cmp	r5, r3
 804d8ae:	bf28      	it	cs
 804d8b0:	461d      	movcs	r5, r3
 804d8b2:	3410      	adds	r4, #16
 804d8b4:	e7db      	b.n	804d86e <RegionCommonUpdateBandTimeOff+0x14>
            if( dutyCycle == true )
 804d8b6:	b11e      	cbz	r6, 804d8c0 <RegionCommonUpdateBandTimeOff+0x66>
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804d8b8:	68a0      	ldr	r0, [r4, #8]
 804d8ba:	f000 ff81 	bl	804e7c0 <TimerGetElapsedTime>
 804d8be:	e7ee      	b.n	804d89e <RegionCommonUpdateBandTimeOff+0x44>
                bands[i].TimeOff = 0;
 804d8c0:	60e6      	str	r6, [r4, #12]
                nextTxDelay = 0;
 804d8c2:	4635      	mov	r5, r6
 804d8c4:	e7f5      	b.n	804d8b2 <RegionCommonUpdateBandTimeOff+0x58>

0804d8c6 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 804d8c6:	7803      	ldrb	r3, [r0, #0]
 804d8c8:	2b03      	cmp	r3, #3
 804d8ca:	d114      	bne.n	804d8f6 <RegionCommonParseLinkAdrReq+0x30>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 804d8cc:	7843      	ldrb	r3, [r0, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804d8ce:	f003 020f 	and.w	r2, r3, #15
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804d8d2:	091b      	lsrs	r3, r3, #4
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804d8d4:	708a      	strb	r2, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804d8d6:	704b      	strb	r3, [r1, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 804d8d8:	7883      	ldrb	r3, [r0, #2]
 804d8da:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 804d8dc:	78c2      	ldrb	r2, [r0, #3]
 804d8de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804d8e2:	808b      	strh	r3, [r1, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 804d8e4:	7903      	ldrb	r3, [r0, #4]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804d8e6:	f3c3 1202 	ubfx	r2, r3, #4, #3
        linkAdrParams->NbRep &= 0x0F;
 804d8ea:	f003 030f 	and.w	r3, r3, #15
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804d8ee:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 804d8f0:	700b      	strb	r3, [r1, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 804d8f2:	2005      	movs	r0, #5
 804d8f4:	4770      	bx	lr
    uint8_t retIndex = 0;
 804d8f6:	2000      	movs	r0, #0
    }
    return retIndex;
}
 804d8f8:	4770      	bx	lr

0804d8fa <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 804d8fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d8fe:	4699      	mov	r9, r3
    int8_t datarate = verifyParams->Datarate;
    int8_t txPower = verifyParams->TxPower;
    int8_t nbRepetitions = verifyParams->NbRep;

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 804d900:	7943      	ldrb	r3, [r0, #5]
    uint8_t status = verifyParams->Status;
 804d902:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 804d904:	f990 8006 	ldrsb.w	r8, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 804d908:	f990 7007 	ldrsb.w	r7, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 804d90c:	7a06      	ldrb	r6, [r0, #8]
{
 804d90e:	4604      	mov	r4, r0
 804d910:	468b      	mov	fp, r1
 804d912:	4692      	mov	sl, r2
    if( verifyParams->AdrEnabled == false )
 804d914:	b34b      	cbz	r3, 804d96a <RegionCommonLinkAdrReqVerifyParams+0x70>
    int8_t nbRepetitions = verifyParams->NbRep;
 804d916:	b276      	sxtb	r6, r6
        nbRepetitions = verifyParams->CurrentNbRep;
        datarate =  verifyParams->CurrentDatarate;
        txPower =  verifyParams->CurrentTxPower;
    }

    if( status != 0 )
 804d918:	b1ed      	cbz	r5, 804d956 <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 804d91a:	69a2      	ldr	r2, [r4, #24]
 804d91c:	9201      	str	r2, [sp, #4]
 804d91e:	f994 2015 	ldrsb.w	r2, [r4, #21]
 804d922:	9200      	str	r2, [sp, #0]
 804d924:	f994 3014 	ldrsb.w	r3, [r4, #20]
 804d928:	7b20      	ldrb	r0, [r4, #12]
 804d92a:	6921      	ldr	r1, [r4, #16]
 804d92c:	4642      	mov	r2, r8
 804d92e:	f7ff ff0d 	bl	804d74c <RegionCommonChanVerifyDr>
 804d932:	b908      	cbnz	r0, 804d938 <RegionCommonLinkAdrReqVerifyParams+0x3e>
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
        {
            status &= 0xFD; // Datarate KO
 804d934:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 804d938:	f994 301d 	ldrsb.w	r3, [r4, #29]
 804d93c:	f994 201c 	ldrsb.w	r2, [r4, #28]
    if( ( value >= min ) && ( value <= max ) )
 804d940:	42bb      	cmp	r3, r7
 804d942:	dc19      	bgt.n	804d978 <RegionCommonLinkAdrReqVerifyParams+0x7e>
 804d944:	42ba      	cmp	r2, r7
 804d946:	da01      	bge.n	804d94c <RegionCommonLinkAdrReqVerifyParams+0x52>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 804d948:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 804d94c:	2d07      	cmp	r5, #7
 804d94e:	d102      	bne.n	804d956 <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        if( nbRepetitions == 0 )
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 804d950:	2e00      	cmp	r6, #0
 804d952:	bf08      	it	eq
 804d954:	2601      	moveq	r6, #1
    *dr = datarate;
    *txPow = txPower;
    *nbRep = nbRepetitions;

    return status;
}
 804d956:	4628      	mov	r0, r5
    *dr = datarate;
 804d958:	f88b 8000 	strb.w	r8, [fp]
    *txPow = txPower;
 804d95c:	f88a 7000 	strb.w	r7, [sl]
    *nbRep = nbRepetitions;
 804d960:	f889 6000 	strb.w	r6, [r9]
}
 804d964:	b003      	add	sp, #12
 804d966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        nbRepetitions = verifyParams->CurrentNbRep;
 804d96a:	f990 600b 	ldrsb.w	r6, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 804d96e:	f990 8009 	ldrsb.w	r8, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 804d972:	f990 700a 	ldrsb.w	r7, [r0, #10]
 804d976:	e7cf      	b.n	804d918 <RegionCommonLinkAdrReqVerifyParams+0x1e>
    if( ( value >= min ) && ( value <= max ) )
 804d978:	461f      	mov	r7, r3
 804d97a:	e7e7      	b.n	804d94c <RegionCommonLinkAdrReqVerifyParams+0x52>

0804d97c <RegionCommonComputeSymbolTimeLoRa>:

double RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804d97c:	2301      	movs	r3, #1
{
 804d97e:	b570      	push	{r4, r5, r6, lr}
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804d980:	fa03 f000 	lsl.w	r0, r3, r0
{
 804d984:	460e      	mov	r6, r1
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804d986:	f7f2 ff05 	bl	8040794 <__aeabi_i2d>
 804d98a:	4604      	mov	r4, r0
 804d98c:	4630      	mov	r0, r6
 804d98e:	460d      	mov	r5, r1
 804d990:	f7f2 fef0 	bl	8040774 <__aeabi_ui2d>
 804d994:	4602      	mov	r2, r0
 804d996:	460b      	mov	r3, r1
 804d998:	4620      	mov	r0, r4
 804d99a:	4629      	mov	r1, r5
 804d99c:	f7f3 f88e 	bl	8040abc <__aeabi_ddiv>
 804d9a0:	2200      	movs	r2, #0
 804d9a2:	4b03      	ldr	r3, [pc, #12]	; (804d9b0 <RegionCommonComputeSymbolTimeLoRa+0x34>)
 804d9a4:	f7f2 ff60 	bl	8040868 <__aeabi_dmul>
}
 804d9a8:	ec41 0b10 	vmov	d0, r0, r1
 804d9ac:	bd70      	pop	{r4, r5, r6, pc}
 804d9ae:	bf00      	nop
 804d9b0:	408f4000 	.word	0x408f4000

0804d9b4 <RegionCommonComputeRxWindowParameters>:
{
    return ( 8.0 / ( double )phyDr ); // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( double tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 804d9b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d9b8:	ec57 6b10 	vmov	r6, r7, d0
 804d9bc:	4604      	mov	r4, r0
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804d9be:	3804      	subs	r0, #4
 804d9c0:	0040      	lsls	r0, r0, #1
{
 804d9c2:	4615      	mov	r5, r2
 804d9c4:	469a      	mov	sl, r3
 804d9c6:	468b      	mov	fp, r1
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804d9c8:	f7f2 fee4 	bl	8040794 <__aeabi_i2d>
 804d9cc:	4632      	mov	r2, r6
 804d9ce:	463b      	mov	r3, r7
 804d9d0:	f7f2 ff4a 	bl	8040868 <__aeabi_dmul>
 804d9d4:	4680      	mov	r8, r0
 804d9d6:	ea4f 004b 	mov.w	r0, fp, lsl #1
 804d9da:	4689      	mov	r9, r1
 804d9dc:	f7f2 feca 	bl	8040774 <__aeabi_ui2d>
 804d9e0:	4602      	mov	r2, r0
 804d9e2:	460b      	mov	r3, r1
 804d9e4:	4640      	mov	r0, r8
 804d9e6:	4649      	mov	r1, r9
 804d9e8:	f7f2 fd88 	bl	80404fc <__adddf3>
 804d9ec:	4632      	mov	r2, r6
 804d9ee:	463b      	mov	r3, r7
 804d9f0:	f7f3 f864 	bl	8040abc <__aeabi_ddiv>
 804d9f4:	ec41 0b10 	vmov	d0, r0, r1
 804d9f8:	f006 f992 	bl	8053d20 <ceil>
 804d9fc:	ec51 0b10 	vmov	r0, r1, d0
 804da00:	f7f3 fa0a 	bl	8040e18 <__aeabi_d2uiz>
 804da04:	4284      	cmp	r4, r0
 804da06:	bf38      	it	cc
 804da08:	4604      	movcc	r4, r0
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804da0a:	2200      	movs	r2, #0
 804da0c:	4b18      	ldr	r3, [pc, #96]	; (804da70 <RegionCommonComputeRxWindowParameters+0xbc>)
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804da0e:	f8ca 4000 	str.w	r4, [sl]
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804da12:	4630      	mov	r0, r6
 804da14:	4639      	mov	r1, r7
 804da16:	f7f2 ff27 	bl	8040868 <__aeabi_dmul>
 804da1a:	4680      	mov	r8, r0
 804da1c:	4620      	mov	r0, r4
 804da1e:	4689      	mov	r9, r1
 804da20:	f7f2 fea8 	bl	8040774 <__aeabi_ui2d>
 804da24:	4632      	mov	r2, r6
 804da26:	463b      	mov	r3, r7
 804da28:	f7f2 ff1e 	bl	8040868 <__aeabi_dmul>
 804da2c:	2200      	movs	r2, #0
 804da2e:	4b11      	ldr	r3, [pc, #68]	; (804da74 <RegionCommonComputeRxWindowParameters+0xc0>)
 804da30:	f7f2 ff1a 	bl	8040868 <__aeabi_dmul>
 804da34:	4602      	mov	r2, r0
 804da36:	460b      	mov	r3, r1
 804da38:	4640      	mov	r0, r8
 804da3a:	4649      	mov	r1, r9
 804da3c:	f7f2 fd5c 	bl	80404f8 <__aeabi_dsub>
 804da40:	4606      	mov	r6, r0
 804da42:	4628      	mov	r0, r5
 804da44:	460f      	mov	r7, r1
 804da46:	f7f2 fe95 	bl	8040774 <__aeabi_ui2d>
 804da4a:	460b      	mov	r3, r1
 804da4c:	4602      	mov	r2, r0
 804da4e:	4639      	mov	r1, r7
 804da50:	4630      	mov	r0, r6
 804da52:	f7f2 fd51 	bl	80404f8 <__aeabi_dsub>
 804da56:	ec41 0b10 	vmov	d0, r0, r1
 804da5a:	f006 f961 	bl	8053d20 <ceil>
 804da5e:	ec51 0b10 	vmov	r0, r1, d0
 804da62:	f7f3 f9b1 	bl	8040dc8 <__aeabi_d2iz>
 804da66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804da68:	6018      	str	r0, [r3, #0]
}
 804da6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804da6e:	bf00      	nop
 804da70:	40100000 	.word	0x40100000
 804da74:	3fe00000 	.word	0x3fe00000

0804da78 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804da78:	0040      	lsls	r0, r0, #1
 804da7a:	ee07 0a90 	vmov	s15, r0
 804da7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
 804da82:	b508      	push	{r3, lr}
    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804da84:	ee30 0a67 	vsub.f32	s0, s0, s15
 804da88:	ee70 7a60 	vsub.f32	s15, s0, s1
 804da8c:	ee17 0a90 	vmov	r0, s15
 804da90:	f7f2 fe92 	bl	80407b8 <__aeabi_f2d>
 804da94:	ec41 0b10 	vmov	d0, r0, r1
 804da98:	f006 f9c2 	bl	8053e20 <floor>
 804da9c:	ec51 0b10 	vmov	r0, r1, d0
 804daa0:	f7f3 f992 	bl	8040dc8 <__aeabi_d2iz>

    return phyTxPower;
}
 804daa4:	b240      	sxtb	r0, r0
 804daa6:	bd08      	pop	{r3, pc}

0804daa8 <RegionCommonCalcBackOff>:

void RegionCommonCalcBackOff( RegionCommonCalcBackOffParams_t* calcBackOffParams )
{
 804daa8:	b570      	push	{r4, r5, r6, lr}
    uint8_t bandIdx = calcBackOffParams->Channels[calcBackOffParams->Channel].Band;
 804daaa:	7ac3      	ldrb	r3, [r0, #11]
 804daac:	6802      	ldr	r2, [r0, #0]
 804daae:	7a86      	ldrb	r6, [r0, #10]
 804dab0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 804dab4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    uint16_t dutyCycle = calcBackOffParams->Bands[bandIdx].DCycle;
 804dab8:	6842      	ldr	r2, [r0, #4]
 804daba:	7a5b      	ldrb	r3, [r3, #9]
 804dabc:	011b      	lsls	r3, r3, #4
 804dabe:	18d5      	adds	r5, r2, r3
 804dac0:	5ad1      	ldrh	r1, [r2, r3]
    uint16_t joinDutyCycle = 0;

    // Reset time-off to initial value.
    calcBackOffParams->Bands[bandIdx].TimeOff = 0;
 804dac2:	2300      	movs	r3, #0
 804dac4:	60eb      	str	r3, [r5, #12]

    if( calcBackOffParams->Joined == false )
 804dac6:	7a43      	ldrb	r3, [r0, #9]
{
 804dac8:	4604      	mov	r4, r0
    if( calcBackOffParams->Joined == false )
 804daca:	b973      	cbnz	r3, 804daea <RegionCommonCalcBackOff+0x42>
    {
        // Get the join duty cycle
        joinDutyCycle = RegionCommonGetJoinDc( calcBackOffParams->ElapsedTime );
 804dacc:	68c0      	ldr	r0, [r0, #12]
 804dace:	f7ff fe2b 	bl	804d728 <RegionCommonGetJoinDc>
        // Apply the most restricting duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
        // Reset the timeoff if the last frame was not a join request and when the duty cycle is not enabled
        if( ( calcBackOffParams->DutyCycleEnabled == false ) && ( calcBackOffParams->LastTxIsJoinRequest == false ) )
 804dad2:	b90e      	cbnz	r6, 804dad8 <RegionCommonCalcBackOff+0x30>
 804dad4:	7a23      	ldrb	r3, [r4, #8]
 804dad6:	b153      	cbz	r3, 804daee <RegionCommonCalcBackOff+0x46>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 804dad8:	4281      	cmp	r1, r0
 804dada:	bf38      	it	cc
 804dadc:	4601      	movcc	r1, r0
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
        else
        {
            // Apply band time-off.
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804dade:	b289      	uxth	r1, r1
    }
    else
    {
        if( calcBackOffParams->DutyCycleEnabled == true )
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804dae0:	6923      	ldr	r3, [r4, #16]
 804dae2:	3901      	subs	r1, #1
 804dae4:	4359      	muls	r1, r3
 804dae6:	60e9      	str	r1, [r5, #12]
        else
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
    }
}
 804dae8:	e001      	b.n	804daee <RegionCommonCalcBackOff+0x46>
        if( calcBackOffParams->DutyCycleEnabled == true )
 804daea:	2e00      	cmp	r6, #0
 804daec:	d1f8      	bne.n	804dae0 <RegionCommonCalcBackOff+0x38>
}
 804daee:	bd70      	pop	{r4, r5, r6, pc}

0804daf0 <certif_tx>:
  certifParam.DemodMargin = mlmeConfirm->DemodMargin;
  certifParam.NbGateways = mlmeConfirm->NbGateways;
}

static bool certif_tx( void )
{
 804daf0:	b510      	push	{r4, lr}
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;
  
  if( certifParam.LinkCheck == true )
 804daf2:	4c2a      	ldr	r4, [pc, #168]	; (804db9c <certif_tx+0xac>)
 804daf4:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
{
 804daf8:	b086      	sub	sp, #24
  if( certifParam.LinkCheck == true )
 804dafa:	b17b      	cbz	r3, 804db1c <certif_tx+0x2c>
  {
    certifParam.LinkCheck = false;
 804dafc:	2300      	movs	r3, #0
 804dafe:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
    certifParam.DataBufferSize = 3;
 804db02:	2303      	movs	r3, #3
 804db04:	70e3      	strb	r3, [r4, #3]
    certifParam.DataBuffer[0] = 5;
 804db06:	2305      	movs	r3, #5
 804db08:	7123      	strb	r3, [r4, #4]
    certifParam.DataBuffer[1] = certifParam.DemodMargin;
 804db0a:	f894 30f9 	ldrb.w	r3, [r4, #249]	; 0xf9
 804db0e:	7163      	strb	r3, [r4, #5]
    certifParam.DataBuffer[2] = certifParam.NbGateways;
 804db10:	f894 30fa 	ldrb.w	r3, [r4, #250]	; 0xfa
 804db14:	71a3      	strb	r3, [r4, #6]
  else
  {
    switch( certifParam.State )
    {
    case 4:
      certifParam.State = 1;
 804db16:	2301      	movs	r3, #1
 804db18:	7063      	strb	r3, [r4, #1]
      break;
 804db1a:	e004      	b.n	804db26 <certif_tx+0x36>
    switch( certifParam.State )
 804db1c:	7863      	ldrb	r3, [r4, #1]
 804db1e:	2b01      	cmp	r3, #1
 804db20:	d019      	beq.n	804db56 <certif_tx+0x66>
 804db22:	2b04      	cmp	r3, #4
 804db24:	d0f7      	beq.n	804db16 <certif_tx+0x26>
      certifParam.DataBuffer[1] = certifParam.DownLinkCounter;
      break;
    }
  }
    
  if( LoRaMacQueryTxPossible( certifParam.DataBufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 804db26:	a901      	add	r1, sp, #4
 804db28:	78e0      	ldrb	r0, [r4, #3]
 804db2a:	f7fd fae1 	bl	804b0f0 <LoRaMacQueryTxPossible>
 804db2e:	b1d0      	cbz	r0, 804db66 <certif_tx+0x76>
  {
      // Send empty frame in order to flush MAC commands
      mcpsReq.Type = MCPS_UNCONFIRMED;
 804db30:	2300      	movs	r3, #0
 804db32:	f88d 3008 	strb.w	r3, [sp, #8]
      mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 804db36:	9304      	str	r3, [sp, #16]
      mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 804db38:	f8ad 3014 	strh.w	r3, [sp, #20]
      {
          mcpsReq.Type = MCPS_UNCONFIRMED;
          mcpsReq.Req.Unconfirmed.fPort = CERTIF_PORT;
          mcpsReq.Req.Unconfirmed.fBufferSize = certifParam.DataBufferSize;
          mcpsReq.Req.Unconfirmed.fBuffer = &(certifParam.DataBuffer);
          mcpsReq.Req.Unconfirmed.Datarate = DR_0;
 804db3c:	f88d 3016 	strb.w	r3, [sp, #22]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
      }
  }

  /*cerification test on-going*/
  TimerStart( &CertifTxNextPacketTimer );
 804db40:	4817      	ldr	r0, [pc, #92]	; (804dba0 <certif_tx+0xb0>)
 804db42:	f000 fd8b 	bl	804e65c <TimerStart>
	
  if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804db46:	a802      	add	r0, sp, #8
 804db48:	f7fd ff4a 	bl	804b9e0 <LoRaMacMcpsRequest>
  {
      return false;
  }
    return true;
}
 804db4c:	3000      	adds	r0, #0
 804db4e:	bf18      	it	ne
 804db50:	2001      	movne	r0, #1
 804db52:	b006      	add	sp, #24
 804db54:	bd10      	pop	{r4, pc}
      certifParam.DataBufferSize = 2;
 804db56:	2302      	movs	r3, #2
 804db58:	70e3      	strb	r3, [r4, #3]
      certifParam.DataBuffer[0] = certifParam.DownLinkCounter >> 8;
 804db5a:	f8b4 30f6 	ldrh.w	r3, [r4, #246]	; 0xf6
      certifParam.DataBuffer[1] = certifParam.DownLinkCounter;
 804db5e:	7163      	strb	r3, [r4, #5]
      certifParam.DataBuffer[0] = certifParam.DownLinkCounter >> 8;
 804db60:	0a1a      	lsrs	r2, r3, #8
 804db62:	7122      	strb	r2, [r4, #4]
      break;
 804db64:	e7df      	b.n	804db26 <certif_tx+0x36>
      if( IsTxConfirmed == LORAWAN_UNCONFIRMED_MSG )
 804db66:	f894 30fc 	ldrb.w	r3, [r4, #252]	; 0xfc
 804db6a:	78e1      	ldrb	r1, [r4, #3]
 804db6c:	4a0d      	ldr	r2, [pc, #52]	; (804dba4 <certif_tx+0xb4>)
 804db6e:	20e0      	movs	r0, #224	; 0xe0
 804db70:	b93b      	cbnz	r3, 804db82 <certif_tx+0x92>
          mcpsReq.Type = MCPS_UNCONFIRMED;
 804db72:	f88d 3008 	strb.w	r3, [sp, #8]
          mcpsReq.Req.Unconfirmed.fPort = CERTIF_PORT;
 804db76:	f88d 000c 	strb.w	r0, [sp, #12]
          mcpsReq.Req.Unconfirmed.fBufferSize = certifParam.DataBufferSize;
 804db7a:	f8ad 1014 	strh.w	r1, [sp, #20]
          mcpsReq.Req.Unconfirmed.fBuffer = &(certifParam.DataBuffer);
 804db7e:	9204      	str	r2, [sp, #16]
 804db80:	e7dc      	b.n	804db3c <certif_tx+0x4c>
          mcpsReq.Type = MCPS_CONFIRMED;
 804db82:	2301      	movs	r3, #1
 804db84:	f88d 3008 	strb.w	r3, [sp, #8]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
 804db88:	f44f 6300 	mov.w	r3, #2048	; 0x800
          mcpsReq.Req.Confirmed.fPort = CERTIF_PORT;
 804db8c:	f88d 000c 	strb.w	r0, [sp, #12]
          mcpsReq.Req.Confirmed.fBufferSize = certifParam.DataBufferSize;
 804db90:	f8ad 1014 	strh.w	r1, [sp, #20]
          mcpsReq.Req.Confirmed.fBuffer = &(certifParam.DataBuffer);
 804db94:	9204      	str	r2, [sp, #16]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
 804db96:	f8ad 3016 	strh.w	r3, [sp, #22]
 804db9a:	e7d1      	b.n	804db40 <certif_tx+0x50>
 804db9c:	20003530 	.word	0x20003530
 804dba0:	20003630 	.word	0x20003630
 804dba4:	20003534 	.word	0x20003534

0804dba8 <OnCertifTxNextPacketTimerEvent>:
/*!
 * \brief Function executed on TxNextPacket Timeout event
 */
static void OnCertifTxNextPacketTimerEvent( void* context )
{
    certif_tx( );
 804dba8:	f7ff bfa2 	b.w	804daf0 <certif_tx>

0804dbac <certif_running>:
}
 804dbac:	4b01      	ldr	r3, [pc, #4]	; (804dbb4 <certif_running+0x8>)
 804dbae:	7818      	ldrb	r0, [r3, #0]
 804dbb0:	4770      	bx	lr
 804dbb2:	bf00      	nop
 804dbb4:	20003530 	.word	0x20003530

0804dbb8 <certif_DownLinkIncrement>:
    certifParam.DownLinkCounter++;
 804dbb8:	4a03      	ldr	r2, [pc, #12]	; (804dbc8 <certif_DownLinkIncrement+0x10>)
 804dbba:	f8b2 30f6 	ldrh.w	r3, [r2, #246]	; 0xf6
 804dbbe:	3301      	adds	r3, #1
 804dbc0:	f8a2 30f6 	strh.w	r3, [r2, #246]	; 0xf6
}
 804dbc4:	4770      	bx	lr
 804dbc6:	bf00      	nop
 804dbc8:	20003530 	.word	0x20003530

0804dbcc <certif_linkCheck>:
  certifParam.LinkCheck = true;
 804dbcc:	4b05      	ldr	r3, [pc, #20]	; (804dbe4 <certif_linkCheck+0x18>)
 804dbce:	2201      	movs	r2, #1
 804dbd0:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
  certifParam.DemodMargin = mlmeConfirm->DemodMargin;
 804dbd4:	7a02      	ldrb	r2, [r0, #8]
 804dbd6:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
  certifParam.NbGateways = mlmeConfirm->NbGateways;
 804dbda:	7a42      	ldrb	r2, [r0, #9]
 804dbdc:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
}
 804dbe0:	4770      	bx	lr
 804dbe2:	bf00      	nop
 804dbe4:	20003530 	.word	0x20003530

0804dbe8 <certif_rx>:
{
 804dbe8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if( certifParam.Running == false )
 804dbea:	4c63      	ldr	r4, [pc, #396]	; (804dd78 <certif_rx+0x190>)
 804dbec:	7823      	ldrb	r3, [r4, #0]
{
 804dbee:	b08d      	sub	sp, #52	; 0x34
 804dbf0:	460e      	mov	r6, r1
  if( certifParam.Running == false )
 804dbf2:	2b00      	cmp	r3, #0
 804dbf4:	d142      	bne.n	804dc7c <certif_rx+0x94>
      if( ( mcpsIndication->BufferSize == 4 ) &&
 804dbf6:	7b07      	ldrb	r7, [r0, #12]
 804dbf8:	2f04      	cmp	r7, #4
 804dbfa:	d13a      	bne.n	804dc72 <certif_rx+0x8a>
          ( mcpsIndication->Buffer[0] == 0x01 ) &&
 804dbfc:	6882      	ldr	r2, [r0, #8]
      if( ( mcpsIndication->BufferSize == 4 ) &&
 804dbfe:	7811      	ldrb	r1, [r2, #0]
 804dc00:	2901      	cmp	r1, #1
 804dc02:	d136      	bne.n	804dc72 <certif_rx+0x8a>
          ( mcpsIndication->Buffer[0] == 0x01 ) &&
 804dc04:	7851      	ldrb	r1, [r2, #1]
 804dc06:	2901      	cmp	r1, #1
 804dc08:	d133      	bne.n	804dc72 <certif_rx+0x8a>
          ( mcpsIndication->Buffer[1] == 0x01 ) &&
 804dc0a:	7891      	ldrb	r1, [r2, #2]
 804dc0c:	2901      	cmp	r1, #1
 804dc0e:	d130      	bne.n	804dc72 <certif_rx+0x8a>
          ( mcpsIndication->Buffer[2] == 0x01 ) &&
 804dc10:	78d6      	ldrb	r6, [r2, #3]
 804dc12:	2e01      	cmp	r6, #1
 804dc14:	d12d      	bne.n	804dc72 <certif_rx+0x8a>
          mibReq.Type = MIB_ADR;
 804dc16:	ad0c      	add	r5, sp, #48	; 0x30
          certifParam.DataBufferSize = 2;
 804dc18:	2202      	movs	r2, #2
          mibReq.Type = MIB_ADR;
 804dc1a:	f805 7d20 	strb.w	r7, [r5, #-32]!
          LoRaMacMibGetRequestConfirm( &mibReq );
 804dc1e:	4628      	mov	r0, r5
          certifParam.DataBufferSize = 2;
 804dc20:	70e2      	strb	r2, [r4, #3]
          IsTxConfirmed = LORAWAN_UNCONFIRMED_MSG;
 804dc22:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.DownLinkCounter = 0;
 804dc26:	f8a4 30f6 	strh.w	r3, [r4, #246]	; 0xf6
          certifParam.LinkCheck = false;
 804dc2a:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
          certifParam.DemodMargin = 0;
 804dc2e:	f884 30f9 	strb.w	r3, [r4, #249]	; 0xf9
          certifParam.NbGateways = 0;
 804dc32:	f884 30fa 	strb.w	r3, [r4, #250]	; 0xfa
          certifParam.Running = true;
 804dc36:	7026      	strb	r6, [r4, #0]
          certifParam.State = 1;
 804dc38:	7066      	strb	r6, [r4, #1]
          LoRaMacMibGetRequestConfirm( &mibReq );
 804dc3a:	f7fd fab9 	bl	804b1b0 <LoRaMacMibGetRequestConfirm>
          AdrEnableInit=mibReq.Param.AdrEnable;
 804dc3e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804dc42:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
          LoRaMacMibSetRequestConfirm( &mibReq );
 804dc46:	4628      	mov	r0, r5
          mibReq.Type = MIB_ADR;
 804dc48:	f88d 7010 	strb.w	r7, [sp, #16]
          mibReq.Param.AdrEnable = true;
 804dc4c:	f88d 6014 	strb.w	r6, [sp, #20]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804dc50:	f7fd fb8a 	bl	804b368 <LoRaMacMibSetRequestConfirm>
        TimerInit( &CertifTxNextPacketTimer, OnCertifTxNextPacketTimerEvent );
 804dc54:	4949      	ldr	r1, [pc, #292]	; (804dd7c <certif_rx+0x194>)
 804dc56:	f504 7080 	add.w	r0, r4, #256	; 0x100
 804dc5a:	f000 fcf5 	bl	804e648 <TimerInit>
        TimerSetValue( &CertifTxNextPacketTimer,  TEST_TX_DUTYCYCLE); 
 804dc5e:	f241 3188 	movw	r1, #5000	; 0x1388
 804dc62:	f504 7080 	add.w	r0, r4, #256	; 0x100
 804dc66:	f000 fd93 	bl	804e790 <TimerSetValue>
        certif_tx( );
 804dc6a:	f7ff ff41 	bl	804daf0 <certif_tx>
    if ( certifParam.Running == false )
 804dc6e:	7823      	ldrb	r3, [r4, #0]
 804dc70:	b913      	cbnz	r3, 804dc78 <certif_rx+0x90>
      TimerStop( &CertifTxNextPacketTimer );
 804dc72:	4843      	ldr	r0, [pc, #268]	; (804dd80 <certif_rx+0x198>)
 804dc74:	f000 fd64 	bl	804e740 <TimerStop>
}
 804dc78:	b00d      	add	sp, #52	; 0x34
 804dc7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      certifParam.State = mcpsIndication->Buffer[0];
 804dc7c:	6883      	ldr	r3, [r0, #8]
 804dc7e:	781a      	ldrb	r2, [r3, #0]
 804dc80:	7062      	strb	r2, [r4, #1]
      switch( certifParam.State )
 804dc82:	2a08      	cmp	r2, #8
 804dc84:	d8f3      	bhi.n	804dc6e <certif_rx+0x86>
 804dc86:	e8df f002 	tbb	[pc, r2]
 804dc8a:	1405      	.short	0x1405
 804dc8c:	2f211c17 	.word	0x2f211c17
 804dc90:	4b34      	.short	0x4b34
 804dc92:	74          	.byte	0x74
 804dc93:	00          	.byte	0x00
          certifParam.DownLinkCounter = 0;
 804dc94:	2300      	movs	r3, #0
 804dc96:	f8a4 30f6 	strh.w	r3, [r4, #246]	; 0xf6
          certifParam.Running = false;
 804dc9a:	7023      	strb	r3, [r4, #0]
          mibReq.Type = MIB_ADR;
 804dc9c:	2304      	movs	r3, #4
 804dc9e:	f88d 3010 	strb.w	r3, [sp, #16]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804dca2:	a804      	add	r0, sp, #16
          mibReq.Param.AdrEnable = AdrEnableInit;
 804dca4:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
 804dca8:	f88d 3014 	strb.w	r3, [sp, #20]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804dcac:	f7fd fb5c 	bl	804b368 <LoRaMacMibSetRequestConfirm>
 804dcb0:	e7dd      	b.n	804dc6e <certif_rx+0x86>
          certifParam.DataBufferSize = 2;
 804dcb2:	2302      	movs	r3, #2
 804dcb4:	70e3      	strb	r3, [r4, #3]
          break;
 804dcb6:	e7da      	b.n	804dc6e <certif_rx+0x86>
          IsTxConfirmed = LORAWAN_CONFIRMED_MSG;
 804dcb8:	2301      	movs	r3, #1
 804dcba:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.State = 1;
 804dcbe:	7063      	strb	r3, [r4, #1]
          break;
 804dcc0:	e7d5      	b.n	804dc6e <certif_rx+0x86>
          IsTxConfirmed = LORAWAN_UNCONFIRMED_MSG;
 804dcc2:	2300      	movs	r3, #0
 804dcc4:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.State = 1;
 804dcc8:	2301      	movs	r3, #1
 804dcca:	e7f8      	b.n	804dcbe <certif_rx+0xd6>
          certifParam.DataBufferSize = mcpsIndication->BufferSize;
 804dccc:	7b05      	ldrb	r5, [r0, #12]
 804dcce:	70e5      	strb	r5, [r4, #3]
          certifParam.DataBuffer[0] = 4;
 804dcd0:	2204      	movs	r2, #4
 804dcd2:	7122      	strb	r2, [r4, #4]
          for( uint8_t i = 1; i < certifParam.DataBufferSize; i++ )
 804dcd4:	2200      	movs	r2, #0
 804dcd6:	3201      	adds	r2, #1
 804dcd8:	b2d1      	uxtb	r1, r2
 804dcda:	428d      	cmp	r5, r1
 804dcdc:	d9c7      	bls.n	804dc6e <certif_rx+0x86>
              certifParam.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 804dcde:	5c98      	ldrb	r0, [r3, r2]
 804dce0:	18a1      	adds	r1, r4, r2
 804dce2:	3001      	adds	r0, #1
 804dce4:	7108      	strb	r0, [r1, #4]
 804dce6:	e7f6      	b.n	804dcd6 <certif_rx+0xee>
          mlmeReq.Type = MLME_LINK_CHECK;
 804dce8:	a80c      	add	r0, sp, #48	; 0x30
 804dcea:	2303      	movs	r3, #3
          mlmeReq.Type = MLME_DEVICE_TIME;
 804dcec:	f800 3d20 	strb.w	r3, [r0, #-32]!
 804dcf0:	e013      	b.n	804dd1a <certif_rx+0x132>
            mibReq.Type = MIB_ADR;
 804dcf2:	2304      	movs	r3, #4
            certifParam.DownLinkCounter = 0;
 804dcf4:	2500      	movs	r5, #0
            mibReq.Type = MIB_ADR;
 804dcf6:	f88d 3010 	strb.w	r3, [sp, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 804dcfa:	a804      	add	r0, sp, #16
            mibReq.Param.AdrEnable = AdrEnableInit;
 804dcfc:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
 804dd00:	f88d 3014 	strb.w	r3, [sp, #20]
            certifParam.DownLinkCounter = 0;
 804dd04:	f8a4 50f6 	strh.w	r5, [r4, #246]	; 0xf6
            certifParam.Running = false;
 804dd08:	7025      	strb	r5, [r4, #0]
            LoRaMacMibSetRequestConfirm( &mibReq );
 804dd0a:	f7fd fb2d 	bl	804b368 <LoRaMacMibSetRequestConfirm>
            mlmeReq.Req.Join = *JoinParameters;
 804dd0e:	7833      	ldrb	r3, [r6, #0]
            mlmeReq.Type = MLME_JOIN;
 804dd10:	f88d 5000 	strb.w	r5, [sp]
            mlmeReq.Req.Join = *JoinParameters;
 804dd14:	f88d 3004 	strb.w	r3, [sp, #4]
            LoRaMacMlmeRequest( &mlmeReq );
 804dd18:	4668      	mov	r0, sp
          LoRaMacMlmeRequest( &mlmeReq );
 804dd1a:	f7fd fd7b 	bl	804b814 <LoRaMacMlmeRequest>
 804dd1e:	e7a6      	b.n	804dc6e <certif_rx+0x86>
          if( mcpsIndication->BufferSize == 3 )
 804dd20:	7b02      	ldrb	r2, [r0, #12]
 804dd22:	2a03      	cmp	r2, #3
 804dd24:	d10c      	bne.n	804dd40 <certif_rx+0x158>
              mlmeReq.Type = MLME_TXCW;
 804dd26:	2204      	movs	r2, #4
 804dd28:	f88d 2010 	strb.w	r2, [sp, #16]
              mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 804dd2c:	785a      	ldrb	r2, [r3, #1]
 804dd2e:	789b      	ldrb	r3, [r3, #2]
 804dd30:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804dd34:	f8ad 3014 	strh.w	r3, [sp, #20]
              LoRaMacMlmeRequest( &mlmeReq );
 804dd38:	a804      	add	r0, sp, #16
 804dd3a:	f7fd fd6b 	bl	804b814 <LoRaMacMlmeRequest>
 804dd3e:	e7c3      	b.n	804dcc8 <certif_rx+0xe0>
          else if( mcpsIndication->BufferSize == 7 )
 804dd40:	2a07      	cmp	r2, #7
 804dd42:	d1c1      	bne.n	804dcc8 <certif_rx+0xe0>
              mlmeReq.Type = MLME_TXCW_1;
 804dd44:	2205      	movs	r2, #5
 804dd46:	f88d 2010 	strb.w	r2, [sp, #16]
              mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 804dd4a:	7859      	ldrb	r1, [r3, #1]
 804dd4c:	789a      	ldrb	r2, [r3, #2]
 804dd4e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 804dd52:	f8ad 2014 	strh.w	r2, [sp, #20]
              mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 804dd56:	791a      	ldrb	r2, [r3, #4]
 804dd58:	78d9      	ldrb	r1, [r3, #3]
 804dd5a:	0212      	lsls	r2, r2, #8
 804dd5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 804dd60:	7959      	ldrb	r1, [r3, #5]
 804dd62:	430a      	orrs	r2, r1
 804dd64:	2164      	movs	r1, #100	; 0x64
 804dd66:	434a      	muls	r2, r1
 804dd68:	9206      	str	r2, [sp, #24]
              mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 804dd6a:	799b      	ldrb	r3, [r3, #6]
 804dd6c:	f88d 301c 	strb.w	r3, [sp, #28]
 804dd70:	e7e2      	b.n	804dd38 <certif_rx+0x150>
          mlmeReq.Type = MLME_DEVICE_TIME;
 804dd72:	a80c      	add	r0, sp, #48	; 0x30
 804dd74:	2309      	movs	r3, #9
 804dd76:	e7b9      	b.n	804dcec <certif_rx+0x104>
 804dd78:	20003530 	.word	0x20003530
 804dd7c:	0804dba9 	.word	0x0804dba9
 804dd80:	20003630 	.word	0x20003630

0804dd84 <MlmeIndication>:
    MibRequestConfirm_t mibReq;
#endif /* LORAMAC_CLASSB_ENABLED */

    TVL2( PRINTNOW(); PRINTF("APP> MLMEInd STATUS: %s\r\n", EventInfoStatusStrings[MlmeIndication->Status] );    )

    switch( MlmeIndication->MlmeIndication )
 804dd84:	7803      	ldrb	r3, [r0, #0]
 804dd86:	2b06      	cmp	r3, #6
 804dd88:	d103      	bne.n	804dd92 <MlmeIndication+0xe>
    {
        case MLME_SCHEDULE_UPLINK:
        {
            // The MAC signals that we shall provide an uplink as soon as possible
            LoRaMainCallbacks->LORA_TxNeeded( );			
 804dd8a:	4b02      	ldr	r3, [pc, #8]	; (804dd94 <MlmeIndication+0x10>)
 804dd8c:	681b      	ldr	r3, [r3, #0]
 804dd8e:	69db      	ldr	r3, [r3, #28]
 804dd90:	4718      	bx	r3
        }
#endif /* LORAMAC_CLASSB_ENABLED */
        default:
            break;
    }
}
 804dd92:	4770      	bx	lr
 804dd94:	2000364c 	.word	0x2000364c

0804dd98 <McpsIndication>:
{
 804dd98:	b570      	push	{r4, r5, r6, lr}
    if( mcpsIndication->Status != LORAMAC_EVENT_INFO_STATUS_OK )
 804dd9a:	7843      	ldrb	r3, [r0, #1]
{
 804dd9c:	b08e      	sub	sp, #56	; 0x38
 804dd9e:	4604      	mov	r4, r0
    if( mcpsIndication->Status != LORAMAC_EVENT_INFO_STATUS_OK )
 804dda0:	2b00      	cmp	r3, #0
 804dda2:	d136      	bne.n	804de12 <McpsIndication+0x7a>
    if( mcpsIndication->FramePending == true )
 804dda4:	7943      	ldrb	r3, [r0, #5]
 804dda6:	2b01      	cmp	r3, #1
 804dda8:	d103      	bne.n	804ddb2 <McpsIndication+0x1a>
        LoRaMainCallbacks->LORA_TxNeeded( );
 804ddaa:	4b22      	ldr	r3, [pc, #136]	; (804de34 <McpsIndication+0x9c>)
 804ddac:	681b      	ldr	r3, [r3, #0]
 804ddae:	69db      	ldr	r3, [r3, #28]
 804ddb0:	4798      	blx	r3
    if (certif_running() == true )
 804ddb2:	f7ff fefb 	bl	804dbac <certif_running>
 804ddb6:	b108      	cbz	r0, 804ddbc <McpsIndication+0x24>
      certif_DownLinkIncrement( );
 804ddb8:	f7ff fefe 	bl	804dbb8 <certif_DownLinkIncrement>
    if( mcpsIndication->RxData == true )
 804ddbc:	7b63      	ldrb	r3, [r4, #13]
 804ddbe:	b133      	cbz	r3, 804ddce <McpsIndication+0x36>
      switch( mcpsIndication->Port )
 804ddc0:	78e3      	ldrb	r3, [r4, #3]
 804ddc2:	2be0      	cmp	r3, #224	; 0xe0
 804ddc4:	d127      	bne.n	804de16 <McpsIndication+0x7e>
          certif_rx( mcpsIndication, &JoinParameters );
 804ddc6:	491c      	ldr	r1, [pc, #112]	; (804de38 <McpsIndication+0xa0>)
 804ddc8:	4620      	mov	r0, r4
 804ddca:	f7ff ff0d 	bl	804dbe8 <certif_rx>
} 


static void TraceDownLinkFrame(McpsIndication_t *mcpsIndication)
{
    const char *slotStrings[] = { "1", "2", "C", "Ping-Slot", "Multicast Ping-Slot" };
 804ddce:	4e1b      	ldr	r6, [pc, #108]	; (804de3c <McpsIndication+0xa4>)
 804ddd0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 804ddd2:	ad09      	add	r5, sp, #36	; 0x24
 804ddd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 804ddd6:	6833      	ldr	r3, [r6, #0]
 804ddd8:	602b      	str	r3, [r5, #0]
                             slotStrings[mcpsIndication->RxSlot], \
                             mcpsIndication->Port, \
                             mcpsIndication->BufferSize, \
                             mcpsIndication->Rssi, \
                             mcpsIndication->Snr );)
	PRINTNOW();
 804ddda:	a807      	add	r0, sp, #28
 804dddc:	f000 fbff 	bl	804e5de <SysTimeGetMcuTime>
 804dde0:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 804dde4:	9907      	ldr	r1, [sp, #28]
 804dde6:	4816      	ldr	r0, [pc, #88]	; (804de40 <McpsIndication+0xa8>)
 804dde8:	f000 fd34 	bl	804e854 <TraceSend>
    PRINTF("#= D/L FRAME %lu =# RxWin %s, Port %d, data size %d, rssi %d, snr %d\r\n\r\n", \
 804ddec:	7c62      	ldrb	r2, [r4, #17]
 804ddee:	78e3      	ldrb	r3, [r4, #3]
 804ddf0:	4814      	ldr	r0, [pc, #80]	; (804de44 <McpsIndication+0xac>)
 804ddf2:	a90e      	add	r1, sp, #56	; 0x38
 804ddf4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 804ddf8:	f994 1010 	ldrsb.w	r1, [r4, #16]
 804ddfc:	9102      	str	r1, [sp, #8]
 804ddfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804de02:	9101      	str	r1, [sp, #4]
 804de04:	7b21      	ldrb	r1, [r4, #12]
 804de06:	9100      	str	r1, [sp, #0]
 804de08:	f852 2c14 	ldr.w	r2, [r2, #-20]
 804de0c:	6961      	ldr	r1, [r4, #20]
 804de0e:	f000 fd21 	bl	804e854 <TraceSend>
}
 804de12:	b00e      	add	sp, #56	; 0x38
 804de14:	bd70      	pop	{r4, r5, r6, pc}
          AppData.Port = mcpsIndication->Port;
 804de16:	f88d 3019 	strb.w	r3, [sp, #25]
          AppData.Buff = mcpsIndication->Buffer;
 804de1a:	a80e      	add	r0, sp, #56	; 0x38
          AppData.BuffSize = mcpsIndication->BufferSize;
 804de1c:	7b23      	ldrb	r3, [r4, #12]
 804de1e:	f88d 3018 	strb.w	r3, [sp, #24]
          AppData.Buff = mcpsIndication->Buffer;
 804de22:	68a3      	ldr	r3, [r4, #8]
 804de24:	f840 3d24 	str.w	r3, [r0, #-36]!
          LoRaMainCallbacks->LORA_RxData( &AppData );
 804de28:	4b02      	ldr	r3, [pc, #8]	; (804de34 <McpsIndication+0x9c>)
 804de2a:	681b      	ldr	r3, [r3, #0]
 804de2c:	691b      	ldr	r3, [r3, #16]
 804de2e:	4798      	blx	r3
 804de30:	e7cd      	b.n	804ddce <McpsIndication+0x36>
 804de32:	bf00      	nop
 804de34:	2000364c 	.word	0x2000364c
 804de38:	20003650 	.word	0x20003650
 804de3c:	080545d4 	.word	0x080545d4
 804de40:	080546f0 	.word	0x080546f0
 804de44:	080548b2 	.word	0x080548b2

0804de48 <McpsConfirm>:
{
 804de48:	b500      	push	{lr}
 804de4a:	b091      	sub	sp, #68	; 0x44
    mibReq.Type = MIB_DEVICE_CLASS;
 804de4c:	a810      	add	r0, sp, #64	; 0x40
 804de4e:	2300      	movs	r3, #0
 804de50:	f800 3d20 	strb.w	r3, [r0, #-32]!
    LoRaMacMibGetRequestConfirm( &mibReq );
 804de54:	f7fd f9ac 	bl	804b1b0 <LoRaMacMibGetRequestConfirm>
    mibGet.Type  = MIB_CHANNELS_MASK;
 804de58:	a810      	add	r0, sp, #64	; 0x40
 804de5a:	2324      	movs	r3, #36	; 0x24
 804de5c:	f800 3d40 	strb.w	r3, [r0, #-64]!
    if( LoRaMacMibGetRequestConfirm( &mibGet ) == LORAMAC_STATUS_OK )
 804de60:	f7fd f9a6 	bl	804b1b0 <LoRaMacMibGetRequestConfirm>
}
 804de64:	b011      	add	sp, #68	; 0x44
 804de66:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804de6c <LORA_Init>:
{
 804de6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804de70:	4a6f      	ldr	r2, [pc, #444]	; (804e030 <LORA_Init+0x1c4>)
  LoRaParamInit = LoRaParam;
 804de72:	4c70      	ldr	r4, [pc, #448]	; (804e034 <LORA_Init+0x1c8>)
{
 804de74:	b092      	sub	sp, #72	; 0x48
 804de76:	4605      	mov	r5, r0
 804de78:	460e      	mov	r6, r1
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804de7a:	6810      	ldr	r0, [r2, #0]
 804de7c:	6851      	ldr	r1, [r2, #4]
  LoRaMainCallbacks = callbacks;
 804de7e:	6025      	str	r5, [r4, #0]
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804de80:	ab0e      	add	r3, sp, #56	; 0x38
  uint8_t joinEui[] = LORAWAN_JOIN_EUI;
 804de82:	f10d 0840 	add.w	r8, sp, #64	; 0x40
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804de86:	c303      	stmia	r3!, {r0, r1}
  PPRINTF( "ABP\n\r"); 
 804de88:	4d6b      	ldr	r5, [pc, #428]	; (804e038 <LORA_Init+0x1cc>)
  LoRaParamInit = LoRaParam;
 804de8a:	60a6      	str	r6, [r4, #8]
  uint8_t joinEui[] = LORAWAN_JOIN_EUI;
 804de8c:	2300      	movs	r3, #0
 804de8e:	9310      	str	r3, [sp, #64]	; 0x40
 804de90:	f8c8 3004 	str.w	r3, [r8, #4]
  PPRINTF( "ABP\n\r"); 
 804de94:	4628      	mov	r0, r5
 804de96:	f000 fcdd 	bl	804e854 <TraceSend>
 804de9a:	2800      	cmp	r0, #0
 804de9c:	d1fa      	bne.n	804de94 <LORA_Init+0x28>
  PPRINTF( "DevEui= %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\n\r", HEX8(devEui));
 804de9e:	4d67      	ldr	r5, [pc, #412]	; (804e03c <LORA_Init+0x1d0>)
 804dea0:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 804dea4:	9004      	str	r0, [sp, #16]
 804dea6:	f89d 003e 	ldrb.w	r0, [sp, #62]	; 0x3e
 804deaa:	9003      	str	r0, [sp, #12]
 804deac:	f89d 003d 	ldrb.w	r0, [sp, #61]	; 0x3d
 804deb0:	9002      	str	r0, [sp, #8]
 804deb2:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 804deb6:	9001      	str	r0, [sp, #4]
 804deb8:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 804debc:	9000      	str	r0, [sp, #0]
 804debe:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
 804dec2:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 804dec6:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 804deca:	4628      	mov	r0, r5
 804decc:	f000 fcc2 	bl	804e854 <TraceSend>
 804ded0:	2800      	cmp	r0, #0
 804ded2:	d1e5      	bne.n	804dea0 <LORA_Init+0x34>
  PPRINTF( "DevAdd=  %08X\n\r", DevAddr) ;
 804ded4:	4e5a      	ldr	r6, [pc, #360]	; (804e040 <LORA_Init+0x1d4>)
 804ded6:	4d5b      	ldr	r5, [pc, #364]	; (804e044 <LORA_Init+0x1d8>)
 804ded8:	4631      	mov	r1, r6
 804deda:	4628      	mov	r0, r5
 804dedc:	f000 fcba 	bl	804e854 <TraceSend>
 804dee0:	2800      	cmp	r0, #0
 804dee2:	d1f9      	bne.n	804ded8 <LORA_Init+0x6c>
  PPRINTF( "NwkSKey= %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\n\r", HEX16(NwkSEncKey));
 804dee4:	4d58      	ldr	r5, [pc, #352]	; (804e048 <LORA_Init+0x1dc>)
 804dee6:	4f59      	ldr	r7, [pc, #356]	; (804e04c <LORA_Init+0x1e0>)
 804dee8:	462e      	mov	r6, r5
 804deea:	7be8      	ldrb	r0, [r5, #15]
 804deec:	78ab      	ldrb	r3, [r5, #2]
 804deee:	786a      	ldrb	r2, [r5, #1]
 804def0:	7829      	ldrb	r1, [r5, #0]
 804def2:	900c      	str	r0, [sp, #48]	; 0x30
 804def4:	7ba8      	ldrb	r0, [r5, #14]
 804def6:	900b      	str	r0, [sp, #44]	; 0x2c
 804def8:	7b68      	ldrb	r0, [r5, #13]
 804defa:	900a      	str	r0, [sp, #40]	; 0x28
 804defc:	7b28      	ldrb	r0, [r5, #12]
 804defe:	9009      	str	r0, [sp, #36]	; 0x24
 804df00:	7ae8      	ldrb	r0, [r5, #11]
 804df02:	9008      	str	r0, [sp, #32]
 804df04:	7aa8      	ldrb	r0, [r5, #10]
 804df06:	9007      	str	r0, [sp, #28]
 804df08:	7a68      	ldrb	r0, [r5, #9]
 804df0a:	9006      	str	r0, [sp, #24]
 804df0c:	7a28      	ldrb	r0, [r5, #8]
 804df0e:	9005      	str	r0, [sp, #20]
 804df10:	79e8      	ldrb	r0, [r5, #7]
 804df12:	9004      	str	r0, [sp, #16]
 804df14:	79a8      	ldrb	r0, [r5, #6]
 804df16:	9003      	str	r0, [sp, #12]
 804df18:	7968      	ldrb	r0, [r5, #5]
 804df1a:	9002      	str	r0, [sp, #8]
 804df1c:	7928      	ldrb	r0, [r5, #4]
 804df1e:	9001      	str	r0, [sp, #4]
 804df20:	78e8      	ldrb	r0, [r5, #3]
 804df22:	9000      	str	r0, [sp, #0]
 804df24:	4638      	mov	r0, r7
 804df26:	f000 fc95 	bl	804e854 <TraceSend>
 804df2a:	2800      	cmp	r0, #0
 804df2c:	d1dd      	bne.n	804deea <LORA_Init+0x7e>
  PPRINTF( "AppSKey= %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\n\r", HEX16(AppSKey));
 804df2e:	4d48      	ldr	r5, [pc, #288]	; (804e050 <LORA_Init+0x1e4>)
 804df30:	7ff0      	ldrb	r0, [r6, #31]
 804df32:	7cb3      	ldrb	r3, [r6, #18]
 804df34:	7c72      	ldrb	r2, [r6, #17]
 804df36:	7c31      	ldrb	r1, [r6, #16]
 804df38:	900c      	str	r0, [sp, #48]	; 0x30
 804df3a:	7fb0      	ldrb	r0, [r6, #30]
 804df3c:	900b      	str	r0, [sp, #44]	; 0x2c
 804df3e:	7f70      	ldrb	r0, [r6, #29]
 804df40:	900a      	str	r0, [sp, #40]	; 0x28
 804df42:	7f30      	ldrb	r0, [r6, #28]
 804df44:	9009      	str	r0, [sp, #36]	; 0x24
 804df46:	7ef0      	ldrb	r0, [r6, #27]
 804df48:	9008      	str	r0, [sp, #32]
 804df4a:	7eb0      	ldrb	r0, [r6, #26]
 804df4c:	9007      	str	r0, [sp, #28]
 804df4e:	7e70      	ldrb	r0, [r6, #25]
 804df50:	9006      	str	r0, [sp, #24]
 804df52:	7e30      	ldrb	r0, [r6, #24]
 804df54:	9005      	str	r0, [sp, #20]
 804df56:	7df0      	ldrb	r0, [r6, #23]
 804df58:	9004      	str	r0, [sp, #16]
 804df5a:	7db0      	ldrb	r0, [r6, #22]
 804df5c:	9003      	str	r0, [sp, #12]
 804df5e:	7d70      	ldrb	r0, [r6, #21]
 804df60:	9002      	str	r0, [sp, #8]
 804df62:	7d30      	ldrb	r0, [r6, #20]
 804df64:	9001      	str	r0, [sp, #4]
 804df66:	7cf0      	ldrb	r0, [r6, #19]
 804df68:	9000      	str	r0, [sp, #0]
 804df6a:	4628      	mov	r0, r5
 804df6c:	f000 fc72 	bl	804e854 <TraceSend>
 804df70:	4607      	mov	r7, r0
 804df72:	2800      	cmp	r0, #0
 804df74:	d1dc      	bne.n	804df30 <LORA_Init+0xc4>
  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 804df76:	4b37      	ldr	r3, [pc, #220]	; (804e054 <LORA_Init+0x1e8>)
 804df78:	60e3      	str	r3, [r4, #12]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 804df7a:	4b37      	ldr	r3, [pc, #220]	; (804e058 <LORA_Init+0x1ec>)
 804df7c:	6123      	str	r3, [r4, #16]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 804df7e:	4b37      	ldr	r3, [pc, #220]	; (804e05c <LORA_Init+0x1f0>)
 804df80:	6163      	str	r3, [r4, #20]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 804df82:	4b37      	ldr	r3, [pc, #220]	; (804e060 <LORA_Init+0x1f4>)
 804df84:	61a3      	str	r3, [r4, #24]
  LoRaMacCallbacks.GetBatteryLevel = LoRaMainCallbacks->BoardGetBatteryLevel;
 804df86:	6823      	ldr	r3, [r4, #0]
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804df88:	4936      	ldr	r1, [pc, #216]	; (804e064 <LORA_Init+0x1f8>)
  LoRaMacCallbacks.GetBatteryLevel = LoRaMainCallbacks->BoardGetBatteryLevel;
 804df8a:	681a      	ldr	r2, [r3, #0]
 804df8c:	61e2      	str	r2, [r4, #28]
  LoRaMacCallbacks.GetTemperatureLevel = LoRaMainCallbacks->BoardGetTemperatureLevel;
 804df8e:	685a      	ldr	r2, [r3, #4]
 804df90:	6222      	str	r2, [r4, #32]
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804df92:	f1a1 0010 	sub.w	r0, r1, #16
 804df96:	2201      	movs	r2, #1
  LoRaMacCallbacks.MacProcessNotify = LoRaMainCallbacks->MacProcessNotify;
 804df98:	6a1b      	ldr	r3, [r3, #32]
 804df9a:	62a3      	str	r3, [r4, #40]	; 0x28
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804df9c:	f7fc feae 	bl	804acfc <LoRaMacInitialization>
  mibReq.Type = MIB_DEV_EUI;
 804dfa0:	2302      	movs	r3, #2
 804dfa2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfa6:	4830      	ldr	r0, [pc, #192]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Param.AppKey = AppKey;
 804dfa8:	4d30      	ldr	r5, [pc, #192]	; (804e06c <LORA_Init+0x200>)
  mibReq.Param.DevEui = devEui;
 804dfaa:	ab0e      	add	r3, sp, #56	; 0x38
 804dfac:	6323      	str	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfae:	f7fd f9db 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_JOIN_EUI;
 804dfb2:	2303      	movs	r3, #3
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfb4:	482c      	ldr	r0, [pc, #176]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_JOIN_EUI;
 804dfb6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.JoinEui = joinEui;
 804dfba:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfbe:	f7fd f9d3 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_ADR;
 804dfc2:	2304      	movs	r3, #4
 804dfc4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.AdrEnable = LoRaParamInit->AdrEnable;
 804dfc8:	68a3      	ldr	r3, [r4, #8]
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfca:	4827      	ldr	r0, [pc, #156]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Param.AdrEnable = LoRaParamInit->AdrEnable;
 804dfcc:	781b      	ldrb	r3, [r3, #0]
 804dfce:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfd2:	f7fd f9c9 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_PUBLIC_NETWORK;
 804dfd6:	231d      	movs	r3, #29
 804dfd8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.EnablePublicNetwork = LoRaParamInit->EnablePublicNetwork;
 804dfdc:	68a3      	ldr	r3, [r4, #8]
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfde:	4822      	ldr	r0, [pc, #136]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Param.EnablePublicNetwork = LoRaParamInit->EnablePublicNetwork;
 804dfe0:	789b      	ldrb	r3, [r3, #2]
 804dfe2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfe6:	f7fd f9bf 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_APP_KEY;
 804dfea:	2308      	movs	r3, #8
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dfec:	481e      	ldr	r0, [pc, #120]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_APP_KEY;
 804dfee:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.AppKey = AppKey;
 804dff2:	6325      	str	r5, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dff4:	f7fd f9b8 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  mibReq.Param.NwkKey = NwkKey;
 804dff8:	3510      	adds	r5, #16
  mibReq.Type = MIB_NWK_KEY;
 804dffa:	2309      	movs	r3, #9
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dffc:	481a      	ldr	r0, [pc, #104]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_NWK_KEY;
 804dffe:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.NwkKey = NwkKey;
 804e002:	6325      	str	r5, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804e004:	f7fd f9b0 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  LoRaMacMibSetRequestConfirm( &mibReq );
 804e008:	4817      	ldr	r0, [pc, #92]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_DEVICE_CLASS;
 804e00a:	f884 702c 	strb.w	r7, [r4, #44]	; 0x2c
  mibReq.Param.Class= CLASS_A;
 804e00e:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804e012:	f7fd f9a9 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 804e016:	2330      	movs	r3, #48	; 0x30
 804e018:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  LoRaMacMibSetRequestConfirm( &mibReq );
 804e01c:	4812      	ldr	r0, [pc, #72]	; (804e068 <LORA_Init+0x1fc>)
  mibReq.Param.SystemMaxRxError = 20;
 804e01e:	2314      	movs	r3, #20
 804e020:	6323      	str	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804e022:	f7fd f9a1 	bl	804b368 <LoRaMacMibSetRequestConfirm>
  LoRaMacStart( );
 804e026:	f7fd f85b 	bl	804b0e0 <LoRaMacStart>
}
 804e02a:	b012      	add	sp, #72	; 0x48
 804e02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804e030:	080545e8 	.word	0x080545e8
 804e034:	2000364c 	.word	0x2000364c
 804e038:	080548fb 	.word	0x080548fb
 804e03c:	08054901 	.word	0x08054901
 804e040:	ff000002 	.word	0xff000002
 804e044:	08054933 	.word	0x08054933
 804e048:	2000106c 	.word	0x2000106c
 804e04c:	08054943 	.word	0x08054943
 804e050:	0805499e 	.word	0x0805499e
 804e054:	0804de49 	.word	0x0804de49
 804e058:	0804dd99 	.word	0x0804dd99
 804e05c:	0804e11d 	.word	0x0804e11d
 804e060:	0804dd85 	.word	0x0804dd85
 804e064:	20003668 	.word	0x20003668
 804e068:	20003678 	.word	0x20003678
 804e06c:	2000108c 	.word	0x2000108c

0804e070 <LORA_Join>:
{
 804e070:	b570      	push	{r4, r5, r6, lr}
    JoinParameters = mlmeReq.Req.Join;
 804e072:	4c26      	ldr	r4, [pc, #152]	; (804e10c <LORA_Join+0x9c>)
    mibReq.Param.FNwkSIntKey = FNwkSIntKey;
 804e074:	4e26      	ldr	r6, [pc, #152]	; (804e110 <LORA_Join+0xa0>)
    mlmeReq.Req.Join.Datarate = LoRaParamInit->TxDatarate;
 804e076:	68a3      	ldr	r3, [r4, #8]
    JoinParameters = mlmeReq.Req.Join;
 804e078:	785b      	ldrb	r3, [r3, #1]
 804e07a:	7123      	strb	r3, [r4, #4]
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e07c:	f104 052c 	add.w	r5, r4, #44	; 0x2c
    mibReq.Type = MIB_NET_ID;
 804e080:	2305      	movs	r3, #5
 804e082:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e086:	4628      	mov	r0, r5
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 804e088:	2300      	movs	r3, #0
 804e08a:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e08c:	f7fd f96c 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_DEV_ADDR;
 804e090:	2306      	movs	r3, #6
 804e092:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e096:	4628      	mov	r0, r5
    mibReq.Param.DevAddr = DevAddr;
 804e098:	4b1e      	ldr	r3, [pc, #120]	; (804e114 <LORA_Join+0xa4>)
 804e09a:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e09c:	f7fd f964 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_F_NWK_S_INT_KEY;
 804e0a0:	230c      	movs	r3, #12
 804e0a2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0a6:	4628      	mov	r0, r5
    mibReq.Param.FNwkSIntKey = FNwkSIntKey;
 804e0a8:	f106 0340 	add.w	r3, r6, #64	; 0x40
 804e0ac:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0ae:	f7fd f95b 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_S_NWK_S_INT_KEY;
 804e0b2:	230d      	movs	r3, #13
 804e0b4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0b8:	4628      	mov	r0, r5
    mibReq.Param.SNwkSIntKey = SNwkSIntKey;
 804e0ba:	f106 0350 	add.w	r3, r6, #80	; 0x50
 804e0be:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0c0:	f7fd f952 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_NWK_S_ENC_KEY;
 804e0c4:	230e      	movs	r3, #14
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0c6:	4628      	mov	r0, r5
    mibReq.Type = MIB_NWK_S_ENC_KEY;
 804e0c8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.NwkSEncKey = NwkSEncKey;
 804e0cc:	6326      	str	r6, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0ce:	f7fd f94b 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Param.AppSKey = AppSKey;
 804e0d2:	3610      	adds	r6, #16
    mibReq.Type = MIB_APP_S_KEY;
 804e0d4:	230f      	movs	r3, #15
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0d6:	4628      	mov	r0, r5
    mibReq.Type = MIB_APP_S_KEY;
 804e0d8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.AppSKey = AppSKey;
 804e0dc:	6326      	str	r6, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0de:	f7fd f943 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 804e0e2:	2301      	movs	r3, #1
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0e4:	4628      	mov	r0, r5
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 804e0e6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 804e0ea:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0ee:	f7fd f93b 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 804e0f2:	2335      	movs	r3, #53	; 0x35
 804e0f4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0f8:	4628      	mov	r0, r5
    mibReq.Param.AbpLrWanVersion = abpLrWanVersion;
 804e0fa:	4b07      	ldr	r3, [pc, #28]	; (804e118 <LORA_Join+0xa8>)
 804e0fc:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804e0fe:	f7fd f933 	bl	804b368 <LoRaMacMibSetRequestConfirm>
    LoRaMainCallbacks->LORA_HasJoined();
 804e102:	6823      	ldr	r3, [r4, #0]
}
 804e104:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LoRaMainCallbacks->LORA_HasJoined();
 804e108:	695b      	ldr	r3, [r3, #20]
 804e10a:	4718      	bx	r3
 804e10c:	2000364c 	.word	0x2000364c
 804e110:	2000106c 	.word	0x2000106c
 804e114:	ff000002 	.word	0xff000002
 804e118:	01000300 	.word	0x01000300

0804e11c <MlmeConfirm>:
    PRINTF("APP> MlmeConfirm STATUS: %s\r\n", EventInfoStatusStrings[mlmeConfirm->Status] );
 804e11c:	7842      	ldrb	r2, [r0, #1]
 804e11e:	4b13      	ldr	r3, [pc, #76]	; (804e16c <MlmeConfirm+0x50>)
 804e120:	eb03 0382 	add.w	r3, r3, r2, lsl #2
{
 804e124:	b510      	push	{r4, lr}
 804e126:	4604      	mov	r4, r0
    PRINTF("APP> MlmeConfirm STATUS: %s\r\n", EventInfoStatusStrings[mlmeConfirm->Status] );
 804e128:	6e19      	ldr	r1, [r3, #96]	; 0x60
 804e12a:	4811      	ldr	r0, [pc, #68]	; (804e170 <MlmeConfirm+0x54>)
 804e12c:	f000 fb92 	bl	804e854 <TraceSend>
    switch( mlmeConfirm->MlmeRequest )
 804e130:	7823      	ldrb	r3, [r4, #0]
 804e132:	b113      	cbz	r3, 804e13a <MlmeConfirm+0x1e>
 804e134:	2b03      	cmp	r3, #3
 804e136:	d00c      	beq.n	804e152 <MlmeConfirm+0x36>
}
 804e138:	bd10      	pop	{r4, pc}
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 804e13a:	7863      	ldrb	r3, [r4, #1]
 804e13c:	b92b      	cbnz	r3, 804e14a <MlmeConfirm+0x2e>
              LoRaMainCallbacks->LORA_HasJoined();
 804e13e:	4b0d      	ldr	r3, [pc, #52]	; (804e174 <MlmeConfirm+0x58>)
 804e140:	681b      	ldr	r3, [r3, #0]
}
 804e142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
              LoRaMainCallbacks->LORA_HasJoined();
 804e146:	695b      	ldr	r3, [r3, #20]
 804e148:	4718      	bx	r3
}
 804e14a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                LORA_Join();
 804e14e:	f7ff bf8f 	b.w	804e070 <LORA_Join>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 804e152:	7863      	ldrb	r3, [r4, #1]
 804e154:	2b00      	cmp	r3, #0
 804e156:	d1ef      	bne.n	804e138 <MlmeConfirm+0x1c>
                if (certif_running() == true )
 804e158:	f7ff fd28 	bl	804dbac <certif_running>
 804e15c:	2800      	cmp	r0, #0
 804e15e:	d0eb      	beq.n	804e138 <MlmeConfirm+0x1c>
                     certif_linkCheck( mlmeConfirm);
 804e160:	4620      	mov	r0, r4
}
 804e162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                     certif_linkCheck( mlmeConfirm);
 804e166:	f7ff bd31 	b.w	804dbcc <certif_linkCheck>
 804e16a:	bf00      	nop
 804e16c:	2000106c 	.word	0x2000106c
 804e170:	080549f9 	.word	0x080549f9
 804e174:	2000364c 	.word	0x2000364c

0804e178 <LORA_JoinStatus>:
{
 804e178:	b500      	push	{lr}
 804e17a:	b089      	sub	sp, #36	; 0x24
  mibReq.Type = MIB_NETWORK_ACTIVATION;
 804e17c:	a808      	add	r0, sp, #32
 804e17e:	2301      	movs	r3, #1
 804e180:	f800 3d20 	strb.w	r3, [r0, #-32]!
  LoRaMacMibGetRequestConfirm( &mibReq );
 804e184:	f7fd f814 	bl	804b1b0 <LoRaMacMibGetRequestConfirm>
  if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 804e188:	f89d 0004 	ldrb.w	r0, [sp, #4]
}
 804e18c:	3000      	adds	r0, #0
 804e18e:	bf18      	it	ne
 804e190:	2001      	movne	r0, #1
 804e192:	b009      	add	sp, #36	; 0x24
 804e194:	f85d fb04 	ldr.w	pc, [sp], #4

0804e198 <LORA_send>:
{
 804e198:	b570      	push	{r4, r5, r6, lr}
 804e19a:	b086      	sub	sp, #24
 804e19c:	4604      	mov	r4, r0
 804e19e:	460e      	mov	r6, r1
    if (certif_running() == true)
 804e1a0:	f7ff fd04 	bl	804dbac <certif_running>
 804e1a4:	4605      	mov	r5, r0
 804e1a6:	b128      	cbz	r0, 804e1b4 <LORA_send+0x1c>
    	PRINTF("Test mode");
 804e1a8:	481b      	ldr	r0, [pc, #108]	; (804e218 <LORA_send+0x80>)
 804e1aa:	f000 fb53 	bl	804e854 <TraceSend>
      return false;
 804e1ae:	2000      	movs	r0, #0
}  
 804e1b0:	b006      	add	sp, #24
 804e1b2:	bd70      	pop	{r4, r5, r6, pc}
    if( LoRaMacQueryTxPossible( AppData->BuffSize, &txInfo ) != LORAMAC_STATUS_OK )
 804e1b4:	a901      	add	r1, sp, #4
 804e1b6:	7920      	ldrb	r0, [r4, #4]
 804e1b8:	f7fc ff9a 	bl	804b0f0 <LoRaMacQueryTxPossible>
 804e1bc:	4b17      	ldr	r3, [pc, #92]	; (804e21c <LORA_send+0x84>)
 804e1be:	b178      	cbz	r0, 804e1e0 <LORA_send+0x48>
        mcpsReq.Req.Unconfirmed.Datarate = LoRaParamInit->TxDatarate;
 804e1c0:	689b      	ldr	r3, [r3, #8]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 804e1c2:	9504      	str	r5, [sp, #16]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 804e1c4:	f8ad 5014 	strh.w	r5, [sp, #20]
        mcpsReq.Req.Unconfirmed.Datarate = LoRaParamInit->TxDatarate;
 804e1c8:	785b      	ldrb	r3, [r3, #1]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 804e1ca:	f88d 5008 	strb.w	r5, [sp, #8]
    if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804e1ce:	a802      	add	r0, sp, #8
            mcpsReq.Req.Confirmed.Datarate = LoRaParamInit->TxDatarate;
 804e1d0:	f88d 3016 	strb.w	r3, [sp, #22]
    if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804e1d4:	f7fd fc04 	bl	804b9e0 <LoRaMacMcpsRequest>
 804e1d8:	3000      	adds	r0, #0
 804e1da:	bf18      	it	ne
 804e1dc:	2001      	movne	r0, #1
 804e1de:	e7e7      	b.n	804e1b0 <LORA_send+0x18>
 804e1e0:	689b      	ldr	r3, [r3, #8]
 804e1e2:	7960      	ldrb	r0, [r4, #5]
 804e1e4:	7921      	ldrb	r1, [r4, #4]
 804e1e6:	6822      	ldr	r2, [r4, #0]
 804e1e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
        if( IsTxConfirmed == LORAWAN_UNCONFIRMED_MSG )
 804e1ec:	b93e      	cbnz	r6, 804e1fe <LORA_send+0x66>
            mcpsReq.Type = MCPS_UNCONFIRMED;
 804e1ee:	f88d 6008 	strb.w	r6, [sp, #8]
            mcpsReq.Req.Unconfirmed.fPort = AppData->Port;
 804e1f2:	f88d 000c 	strb.w	r0, [sp, #12]
            mcpsReq.Req.Unconfirmed.fBufferSize = AppData->BuffSize;
 804e1f6:	f8ad 1014 	strh.w	r1, [sp, #20]
            mcpsReq.Req.Unconfirmed.fBuffer = AppData->Buff;
 804e1fa:	9204      	str	r2, [sp, #16]
 804e1fc:	e7e7      	b.n	804e1ce <LORA_send+0x36>
            mcpsReq.Type = MCPS_CONFIRMED;
 804e1fe:	2401      	movs	r4, #1
            mcpsReq.Req.Confirmed.fBuffer = AppData->Buff;
 804e200:	9204      	str	r2, [sp, #16]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 804e202:	2208      	movs	r2, #8
            mcpsReq.Type = MCPS_CONFIRMED;
 804e204:	f88d 4008 	strb.w	r4, [sp, #8]
            mcpsReq.Req.Confirmed.fPort = AppData->Port;
 804e208:	f88d 000c 	strb.w	r0, [sp, #12]
            mcpsReq.Req.Confirmed.fBufferSize = AppData->BuffSize;
 804e20c:	f8ad 1014 	strh.w	r1, [sp, #20]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 804e210:	f88d 2017 	strb.w	r2, [sp, #23]
 804e214:	e7db      	b.n	804e1ce <LORA_send+0x36>
 804e216:	bf00      	nop
 804e218:	08054a17 	.word	0x08054a17
 804e21c:	2000364c 	.word	0x2000364c

0804e220 <LORA_RequestClass>:
{
 804e220:	b570      	push	{r4, r5, r6, lr}
 804e222:	b088      	sub	sp, #32
  mibReq.Type = MIB_DEVICE_CLASS;
 804e224:	ae08      	add	r6, sp, #32
 804e226:	2400      	movs	r4, #0
 804e228:	f806 4d20 	strb.w	r4, [r6, #-32]!
{
 804e22c:	4605      	mov	r5, r0
  LoRaMacMibGetRequestConfirm( &mibReq );
 804e22e:	4630      	mov	r0, r6
 804e230:	f7fc ffbe 	bl	804b1b0 <LoRaMacMibGetRequestConfirm>
  currentClass = mibReq.Param.Class;
 804e234:	f89d 3004 	ldrb.w	r3, [sp, #4]
  if (currentClass != newClass)
 804e238:	42ab      	cmp	r3, r5
 804e23a:	d004      	beq.n	804e246 <LORA_RequestClass+0x26>
    switch (newClass)
 804e23c:	2d01      	cmp	r5, #1
 804e23e:	d014      	beq.n	804e26a <LORA_RequestClass+0x4a>
 804e240:	d304      	bcc.n	804e24c <LORA_RequestClass+0x2c>
 804e242:	2d02      	cmp	r5, #2
 804e244:	d015      	beq.n	804e272 <LORA_RequestClass+0x52>
}
 804e246:	4620      	mov	r0, r4
 804e248:	b008      	add	sp, #32
 804e24a:	bd70      	pop	{r4, r5, r6, pc}
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e24c:	4630      	mov	r0, r6
        mibReq.Param.Class = CLASS_A;
 804e24e:	f88d 4004 	strb.w	r4, [sp, #4]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e252:	f7fd f889 	bl	804b368 <LoRaMacMibSetRequestConfirm>
 804e256:	4604      	mov	r4, r0
 804e258:	b110      	cbz	r0, 804e260 <LORA_RequestClass+0x40>
          Errorstatus = LORA_ERROR;
 804e25a:	f04f 34ff 	mov.w	r4, #4294967295
 804e25e:	e7f2      	b.n	804e246 <LORA_RequestClass+0x26>
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_A);
 804e260:	4b0c      	ldr	r3, [pc, #48]	; (804e294 <LORA_RequestClass+0x74>)
 804e262:	681b      	ldr	r3, [r3, #0]
 804e264:	699b      	ldr	r3, [r3, #24]
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_C);
 804e266:	4798      	blx	r3
 804e268:	e7ed      	b.n	804e246 <LORA_RequestClass+0x26>
        PRINTF( "warning: LORAMAC_CLASSB_ENABLED has not been defined at compilation\n\r");
 804e26a:	480b      	ldr	r0, [pc, #44]	; (804e298 <LORA_RequestClass+0x78>)
 804e26c:	f000 faf2 	bl	804e854 <TraceSend>
        break;
 804e270:	e7e9      	b.n	804e246 <LORA_RequestClass+0x26>
        if (currentClass != CLASS_A)
 804e272:	1c1c      	adds	r4, r3, #0
 804e274:	bf18      	it	ne
 804e276:	2401      	movne	r4, #1
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e278:	4630      	mov	r0, r6
        if (currentClass != CLASS_A)
 804e27a:	4264      	negs	r4, r4
        mibReq.Param.Class = CLASS_C;
 804e27c:	f88d 5004 	strb.w	r5, [sp, #4]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e280:	f7fd f872 	bl	804b368 <LoRaMacMibSetRequestConfirm>
 804e284:	2800      	cmp	r0, #0
 804e286:	d1e8      	bne.n	804e25a <LORA_RequestClass+0x3a>
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_C);
 804e288:	4b02      	ldr	r3, [pc, #8]	; (804e294 <LORA_RequestClass+0x74>)
 804e28a:	681b      	ldr	r3, [r3, #0]
 804e28c:	4628      	mov	r0, r5
 804e28e:	699b      	ldr	r3, [r3, #24]
 804e290:	e7e9      	b.n	804e266 <LORA_RequestClass+0x46>
 804e292:	bf00      	nop
 804e294:	2000364c 	.word	0x2000364c
 804e298:	08054a21 	.word	0x08054a21

0804e29c <LPM_SetOffMode>:

/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void LPM_SetOffMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804e29c:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e29e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e2a2:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804e2a4:	b141      	cbz	r1, 804e2b8 <LPM_SetOffMode+0x1c>
 804e2a6:	2901      	cmp	r1, #1
 804e2a8:	d103      	bne.n	804e2b2 <LPM_SetOffMode+0x16>
  {
    case LPM_Disable:
    {
      OffModeDisable |= (uint32_t)id;
 804e2aa:	4b06      	ldr	r3, [pc, #24]	; (804e2c4 <LPM_SetOffMode+0x28>)
 804e2ac:	681a      	ldr	r2, [r3, #0]
 804e2ae:	4302      	orrs	r2, r0
 804e2b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e2b2:	f384 8810 	msr	PRIMASK, r4
  }
  
  RESTORE_PRIMASK( );

  return;
}
 804e2b6:	bd10      	pop	{r4, pc}
      OffModeDisable &= ~(uint32_t)id;
 804e2b8:	4902      	ldr	r1, [pc, #8]	; (804e2c4 <LPM_SetOffMode+0x28>)
 804e2ba:	680b      	ldr	r3, [r1, #0]
 804e2bc:	ea23 0300 	bic.w	r3, r3, r0
 804e2c0:	600b      	str	r3, [r1, #0]
      break;
 804e2c2:	e7f6      	b.n	804e2b2 <LPM_SetOffMode+0x16>
 804e2c4:	20003698 	.word	0x20003698

0804e2c8 <LPM_SetStopMode>:

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804e2c8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e2ca:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e2ce:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804e2d0:	b141      	cbz	r1, 804e2e4 <LPM_SetStopMode+0x1c>
 804e2d2:	2901      	cmp	r1, #1
 804e2d4:	d103      	bne.n	804e2de <LPM_SetStopMode+0x16>
  {
    case LPM_Disable:
    {
      StopModeDisable |= (uint32_t)id;
 804e2d6:	4b06      	ldr	r3, [pc, #24]	; (804e2f0 <LPM_SetStopMode+0x28>)
 804e2d8:	685a      	ldr	r2, [r3, #4]
 804e2da:	4302      	orrs	r2, r0
 804e2dc:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e2de:	f384 8810 	msr	PRIMASK, r4
      break;
  }
  RESTORE_PRIMASK( );

  return;
}
 804e2e2:	bd10      	pop	{r4, pc}
      StopModeDisable &= ~(uint32_t)id;
 804e2e4:	4902      	ldr	r1, [pc, #8]	; (804e2f0 <LPM_SetStopMode+0x28>)
 804e2e6:	684b      	ldr	r3, [r1, #4]
 804e2e8:	ea23 0300 	bic.w	r3, r3, r0
 804e2ec:	604b      	str	r3, [r1, #4]
      break;
 804e2ee:	e7f6      	b.n	804e2de <LPM_SetStopMode+0x16>
 804e2f0:	20003698 	.word	0x20003698

0804e2f4 <LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e2f4:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e2f8:	b672      	cpsid	i

  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );

  if(StopModeDisable )
 804e2fa:	4b06      	ldr	r3, [pc, #24]	; (804e314 <LPM_GetMode+0x20>)
 804e2fc:	6859      	ldr	r1, [r3, #4]
 804e2fe:	b939      	cbnz	r1, 804e310 <LPM_GetMode+0x1c>
  {
    mode_selected = LPM_SleepMode;
  }
  else
  {
    if(OffModeDisable)
 804e300:	681b      	ldr	r3, [r3, #0]
 804e302:	2b00      	cmp	r3, #0
    {
      mode_selected = LPM_StopMode;
    }
    else
    {
      mode_selected = LPM_OffMode;
 804e304:	bf14      	ite	ne
 804e306:	2001      	movne	r0, #1
 804e308:	2002      	moveq	r0, #2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e30a:	f382 8810 	msr	PRIMASK, r2
  }

  RESTORE_PRIMASK( );

  return mode_selected;
}
 804e30e:	4770      	bx	lr
    mode_selected = LPM_SleepMode;
 804e310:	2000      	movs	r0, #0
 804e312:	e7fa      	b.n	804e30a <LPM_GetMode+0x16>
 804e314:	20003698 	.word	0x20003698

0804e318 <add_elementSize_and_inc_writeIdx>:
  }
}

static void add_elementSize_and_inc_writeIdx(queue_param_t* queue,uint16_t element_size)
{
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804e318:	8843      	ldrh	r3, [r0, #2]
 804e31a:	6882      	ldr	r2, [r0, #8]
{
 804e31c:	b510      	push	{r4, lr}
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804e31e:	1c5c      	adds	r4, r3, #1
 804e320:	8044      	strh	r4, [r0, #2]
 804e322:	0a0c      	lsrs	r4, r1, #8
 804e324:	54d4      	strb	r4, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804e326:	8842      	ldrh	r2, [r0, #2]
 804e328:	88c3      	ldrh	r3, [r0, #6]
 804e32a:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804e32c:	bf04      	itt	eq
 804e32e:	2300      	moveq	r3, #0
 804e330:	8043      	strheq	r3, [r0, #2]
  }
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size);
 804e332:	8843      	ldrh	r3, [r0, #2]
 804e334:	6882      	ldr	r2, [r0, #8]
 804e336:	1c5c      	adds	r4, r3, #1
 804e338:	8044      	strh	r4, [r0, #2]
 804e33a:	54d1      	strb	r1, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804e33c:	88c3      	ldrh	r3, [r0, #6]
 804e33e:	8842      	ldrh	r2, [r0, #2]
 804e340:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804e342:	bf04      	itt	eq
 804e344:	2300      	moveq	r3, #0
 804e346:	8043      	strheq	r3, [r0, #2]
  }
}
 804e348:	bd10      	pop	{r4, pc}

0804e34a <circular_queue_init>:
  queue->queue_read_idx=0;
 804e34a:	2300      	movs	r3, #0
 804e34c:	6003      	str	r3, [r0, #0]
  queue->queue_write_idx=0;
 804e34e:	8083      	strh	r3, [r0, #4]
  queue->queue_buff=queue_buff;
 804e350:	6081      	str	r1, [r0, #8]
  queue->queue_size=queue_size;
 804e352:	80c2      	strh	r2, [r0, #6]
  queue->queue_full=0;
 804e354:	7303      	strb	r3, [r0, #12]
}
 804e356:	4770      	bx	lr

0804e358 <circular_queue_add>:
{
 804e358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804e35a:	8803      	ldrh	r3, [r0, #0]
{
 804e35c:	4615      	mov	r5, r2
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804e35e:	8842      	ldrh	r2, [r0, #2]
 804e360:	429a      	cmp	r2, r3
{
 804e362:	460e      	mov	r6, r1
    free_size=queue->queue_size-(queue->queue_write_idx-queue->queue_read_idx); 
 804e364:	bf24      	itt	cs
 804e366:	88c1      	ldrhcs	r1, [r0, #6]
 804e368:	185b      	addcs	r3, r3, r1
  if ( queue->queue_full==1)
 804e36a:	7b01      	ldrb	r1, [r0, #12]
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804e36c:	1a9b      	subs	r3, r3, r2
    free_size=0;
 804e36e:	2901      	cmp	r1, #1
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804e370:	b21b      	sxth	r3, r3
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e372:	f105 0101 	add.w	r1, r5, #1
    free_size=0;
 804e376:	bf08      	it	eq
 804e378:	2300      	moveq	r3, #0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e37a:	4299      	cmp	r1, r3
{
 804e37c:	4604      	mov	r4, r0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e37e:	da2c      	bge.n	804e3da <circular_queue_add+0x82>
      ((queue->queue_write_idx+buff_size+ELEMENT_SIZE_LEN<=queue->queue_size) 
 804e380:	88c1      	ldrh	r1, [r0, #6]
 804e382:	18a8      	adds	r0, r5, r2
 804e384:	3001      	adds	r0, #1
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e386:	4288      	cmp	r0, r1
 804e388:	db02      	blt.n	804e390 <circular_queue_add+0x38>
        || (queue->queue_write_idx>=queue->queue_size-ELEMENT_SIZE_LEN))) /*elementSize cut in 2 or elementSize at Top*/
 804e38a:	3902      	subs	r1, #2
 804e38c:	428a      	cmp	r2, r1
 804e38e:	db24      	blt.n	804e3da <circular_queue_add+0x82>
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804e390:	4629      	mov	r1, r5
 804e392:	4620      	mov	r0, r4
 804e394:	f7ff ffc0 	bl	804e318 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,buff_size);
 804e398:	8863      	ldrh	r3, [r4, #2]
 804e39a:	1e5a      	subs	r2, r3, #1
 804e39c:	68a3      	ldr	r3, [r4, #8]
 804e39e:	4413      	add	r3, r2
 804e3a0:	1972      	adds	r2, r6, r5
  while(size--)
 804e3a2:	42b2      	cmp	r2, r6
 804e3a4:	d114      	bne.n	804e3d0 <circular_queue_add+0x78>
    queue->queue_write_idx+=buff_size;
 804e3a6:	8862      	ldrh	r2, [r4, #2]
    if (queue->queue_write_idx==queue->queue_size)
 804e3a8:	88e3      	ldrh	r3, [r4, #6]
    queue->queue_write_idx+=buff_size;
 804e3aa:	4415      	add	r5, r2
 804e3ac:	b2ad      	uxth	r5, r5
    if (queue->queue_write_idx==queue->queue_size)
 804e3ae:	42ab      	cmp	r3, r5
        queue->queue_write_idx=0;
 804e3b0:	bf08      	it	eq
 804e3b2:	2300      	moveq	r3, #0
    queue->queue_write_idx+=buff_size;
 804e3b4:	8065      	strh	r5, [r4, #2]
        queue->queue_write_idx=0;
 804e3b6:	bf08      	it	eq
 804e3b8:	8063      	strheq	r3, [r4, #2]
    queue->queue_nb_element++; 
 804e3ba:	88a3      	ldrh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e3bc:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element++; 
 804e3be:	3301      	adds	r3, #1
 804e3c0:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e3c2:	8823      	ldrh	r3, [r4, #0]
 804e3c4:	429a      	cmp	r2, r3
      queue->queue_full=1;
 804e3c6:	bf04      	itt	eq
 804e3c8:	2301      	moveq	r3, #1
 804e3ca:	7323      	strbeq	r3, [r4, #12]
    status=0;
 804e3cc:	2000      	movs	r0, #0
}
 804e3ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *out++= *in++;
 804e3d0:	f816 1b01 	ldrb.w	r1, [r6], #1
 804e3d4:	f803 1f01 	strb.w	r1, [r3, #1]!
 804e3d8:	e7e3      	b.n	804e3a2 <circular_queue_add+0x4a>
  else if (buff_size+2*ELEMENT_SIZE_LEN<=free_buff_len)
 804e3da:	1ce9      	adds	r1, r5, #3
 804e3dc:	428b      	cmp	r3, r1
 804e3de:	dd31      	ble.n	804e444 <circular_queue_add+0xec>
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 804e3e0:	88e7      	ldrh	r7, [r4, #6]
 804e3e2:	3f02      	subs	r7, #2
 804e3e4:	1abf      	subs	r7, r7, r2
 804e3e6:	b2bf      	uxth	r7, r7
    add_elementSize_and_inc_writeIdx(queue,top_size);
 804e3e8:	4639      	mov	r1, r7
 804e3ea:	4620      	mov	r0, r4
 804e3ec:	f7ff ff94 	bl	804e318 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 804e3f0:	8863      	ldrh	r3, [r4, #2]
 804e3f2:	1e5a      	subs	r2, r3, #1
 804e3f4:	68a3      	ldr	r3, [r4, #8]
 804e3f6:	4413      	add	r3, r2
 804e3f8:	19f2      	adds	r2, r6, r7
  while(size--)
 804e3fa:	4296      	cmp	r6, r2
 804e3fc:	d118      	bne.n	804e430 <circular_queue_add+0xd8>
    buff_size-=top_size;
 804e3fe:	1bed      	subs	r5, r5, r7
    queue->queue_write_idx=0;
 804e400:	2300      	movs	r3, #0
    buff_size-=top_size;
 804e402:	b2ad      	uxth	r5, r5
    queue->queue_write_idx=0;
 804e404:	8063      	strh	r3, [r4, #2]
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804e406:	4629      	mov	r1, r5
 804e408:	4620      	mov	r0, r4
 804e40a:	f7ff ff85 	bl	804e318 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff+top_size,buff_size);
 804e40e:	8863      	ldrh	r3, [r4, #2]
 804e410:	1e5a      	subs	r2, r3, #1
 804e412:	68a3      	ldr	r3, [r4, #8]
 804e414:	4413      	add	r3, r2
 804e416:	1972      	adds	r2, r6, r5
  while(size--)
 804e418:	42b2      	cmp	r2, r6
 804e41a:	d10e      	bne.n	804e43a <circular_queue_add+0xe2>
    queue->queue_nb_element+=2;
 804e41c:	88a3      	ldrh	r3, [r4, #4]
    queue->queue_write_idx+=buff_size;
 804e41e:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element+=2;
 804e420:	3302      	adds	r3, #2
    queue->queue_write_idx+=buff_size;
 804e422:	4415      	add	r5, r2
    queue->queue_nb_element+=2;
 804e424:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e426:	8823      	ldrh	r3, [r4, #0]
    queue->queue_write_idx+=buff_size;
 804e428:	b2ad      	uxth	r5, r5
 804e42a:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e42c:	42ab      	cmp	r3, r5
 804e42e:	e7ca      	b.n	804e3c6 <circular_queue_add+0x6e>
    *out++= *in++;
 804e430:	f816 1b01 	ldrb.w	r1, [r6], #1
 804e434:	f803 1f01 	strb.w	r1, [r3, #1]!
 804e438:	e7df      	b.n	804e3fa <circular_queue_add+0xa2>
 804e43a:	f816 1b01 	ldrb.w	r1, [r6], #1
 804e43e:	f803 1f01 	strb.w	r1, [r3, #1]!
 804e442:	e7e9      	b.n	804e418 <circular_queue_add+0xc0>
    status=-1;
 804e444:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804e448:	e7c1      	b.n	804e3ce <circular_queue_add+0x76>

0804e44a <circular_queue_get>:
  if (queue->queue_nb_element==0)
 804e44a:	8883      	ldrh	r3, [r0, #4]
{
 804e44c:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804e44e:	b1ab      	cbz	r3, 804e47c <circular_queue_get+0x32>
    uint16_t read_idx=queue->queue_read_idx;
 804e450:	8805      	ldrh	r5, [r0, #0]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804e452:	6884      	ldr	r4, [r0, #8]
 804e454:	1c6b      	adds	r3, r5, #1
 804e456:	5d66      	ldrb	r6, [r4, r5]
    if (read_idx==queue->queue_size)
 804e458:	88c5      	ldrh	r5, [r0, #6]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804e45a:	b29b      	uxth	r3, r3
      read_idx=0;
 804e45c:	429d      	cmp	r5, r3
 804e45e:	bf08      	it	eq
 804e460:	2300      	moveq	r3, #0
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804e462:	1c58      	adds	r0, r3, #1
 804e464:	b280      	uxth	r0, r0
 804e466:	5ce3      	ldrb	r3, [r4, r3]
      read_idx=0;
 804e468:	4285      	cmp	r5, r0
 804e46a:	bf08      	it	eq
 804e46c:	2000      	moveq	r0, #0
    *buff= queue->queue_buff+read_idx;
 804e46e:	4420      	add	r0, r4
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804e470:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    *buff= queue->queue_buff+read_idx;
 804e474:	6008      	str	r0, [r1, #0]
    * buff_size=size;
 804e476:	8013      	strh	r3, [r2, #0]
    status=0;
 804e478:	2000      	movs	r0, #0
}
 804e47a:	bd70      	pop	{r4, r5, r6, pc}
    status=-1;
 804e47c:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804e480:	e7fb      	b.n	804e47a <circular_queue_get+0x30>

0804e482 <circular_queue_remove>:
  if (queue->queue_nb_element==0)
 804e482:	8882      	ldrh	r2, [r0, #4]
{
 804e484:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804e486:	b322      	cbz	r2, 804e4d2 <circular_queue_remove+0x50>
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e488:	8803      	ldrh	r3, [r0, #0]
    if (queue->queue_read_idx==queue->queue_size)
 804e48a:	88c4      	ldrh	r4, [r0, #6]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e48c:	6886      	ldr	r6, [r0, #8]
 804e48e:	1c59      	adds	r1, r3, #1
 804e490:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804e492:	42a1      	cmp	r1, r4
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e494:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804e496:	bf08      	it	eq
 804e498:	2100      	moveq	r1, #0
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e49a:	5cf3      	ldrb	r3, [r6, r3]
      queue->queue_read_idx=0;
 804e49c:	bf08      	it	eq
 804e49e:	8001      	strheq	r1, [r0, #0]
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e4a0:	8805      	ldrh	r5, [r0, #0]
 804e4a2:	1c69      	adds	r1, r5, #1
 804e4a4:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804e4a6:	428c      	cmp	r4, r1
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e4a8:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804e4aa:	bf08      	it	eq
 804e4ac:	2100      	moveq	r1, #0
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e4ae:	5d75      	ldrb	r5, [r6, r5]
      queue->queue_read_idx=0;
 804e4b0:	bf08      	it	eq
 804e4b2:	8001      	strheq	r1, [r0, #0]
    queue->queue_read_idx+=size;
 804e4b4:	8801      	ldrh	r1, [r0, #0]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e4b6:	021b      	lsls	r3, r3, #8
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e4b8:	432b      	orrs	r3, r5
    queue->queue_read_idx+=size;
 804e4ba:	440b      	add	r3, r1
 804e4bc:	b29b      	uxth	r3, r3
    if (queue->queue_read_idx==queue->queue_size)
 804e4be:	429c      	cmp	r4, r3
        queue->queue_read_idx=0;
 804e4c0:	bf08      	it	eq
 804e4c2:	2300      	moveq	r3, #0
 804e4c4:	8003      	strh	r3, [r0, #0]
    queue->queue_nb_element--;
 804e4c6:	3a01      	subs	r2, #1
    queue->queue_full=0;
 804e4c8:	2300      	movs	r3, #0
    queue->queue_nb_element--;
 804e4ca:	8082      	strh	r2, [r0, #4]
    queue->queue_full=0;
 804e4cc:	7303      	strb	r3, [r0, #12]
    status=0;
 804e4ce:	4618      	mov	r0, r3
}
 804e4d0:	bd70      	pop	{r4, r5, r6, pc}
      status=-1;
 804e4d2:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804e4d6:	e7fb      	b.n	804e4d0 <circular_queue_remove+0x4e>

0804e4d8 <circular_queue_sense>:
  if (queue->queue_nb_element==0)
 804e4d8:	8880      	ldrh	r0, [r0, #4]
 804e4da:	fab0 f080 	clz	r0, r0
 804e4de:	0940      	lsrs	r0, r0, #5
}
 804e4e0:	4240      	negs	r0, r0
 804e4e2:	4770      	bx	lr

0804e4e4 <SysTimeAdd>:
static void CalendarDiv60( uint32_t in, uint32_t* out, uint32_t* remainder );

const char *WeekDayString[]={ "Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat" };

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 804e4e4:	b082      	sub	sp, #8
 804e4e6:	b082      	sub	sp, #8
 804e4e8:	f10d 0c08 	add.w	ip, sp, #8
 804e4ec:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds + b.Seconds;
 804e4f0:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e4f2:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804e4f6:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds + b.Seconds;
 804e4f8:	4413      	add	r3, r2
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e4fa:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804e4fe:	440a      	add	r2, r1
 804e500:	b292      	uxth	r2, r2
 804e502:	b211      	sxth	r1, r2
    if( c.SubSeconds >= 1000 )
 804e504:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
    {
        c.Seconds++;
        c.SubSeconds -= 1000;
 804e508:	bfa2      	ittt	ge
 804e50a:	f5a2 727a 	subge.w	r2, r2, #1000	; 0x3e8
        c.Seconds++;
 804e50e:	3301      	addge	r3, #1
        c.SubSeconds -= 1000;
 804e510:	b211      	sxthge	r1, r2
    }
    return c;
 804e512:	6003      	str	r3, [r0, #0]
 804e514:	8081      	strh	r1, [r0, #4]
}
 804e516:	b002      	add	sp, #8
 804e518:	b002      	add	sp, #8
 804e51a:	4770      	bx	lr

0804e51c <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 804e51c:	b082      	sub	sp, #8
 804e51e:	b082      	sub	sp, #8
 804e520:	f10d 0c08 	add.w	ip, sp, #8
 804e524:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds - b.Seconds;
 804e528:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e52a:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804e52e:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds - b.Seconds;
 804e530:	1ad3      	subs	r3, r2, r3
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e532:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804e536:	1a52      	subs	r2, r2, r1
 804e538:	b292      	uxth	r2, r2
 804e53a:	b211      	sxth	r1, r2
    if( c.SubSeconds < 0 )
 804e53c:	2900      	cmp	r1, #0
    {
        c.Seconds--;
        c.SubSeconds += 1000;
 804e53e:	bfbe      	ittt	lt
 804e540:	f502 727a 	addlt.w	r2, r2, #1000	; 0x3e8
        c.Seconds--;
 804e544:	f103 33ff 	addlt.w	r3, r3, #4294967295
        c.SubSeconds += 1000;
 804e548:	b211      	sxthlt	r1, r2
    }
    return c;
 804e54a:	6003      	str	r3, [r0, #0]
 804e54c:	8081      	strh	r1, [r0, #4]
}
 804e54e:	b002      	add	sp, #8
 804e550:	b002      	add	sp, #8
 804e552:	4770      	bx	lr

0804e554 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 804e554:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804e556:	466b      	mov	r3, sp
 804e558:	e883 0003 	stmia.w	r3, {r0, r1}
    SysTime_t DeltaTime;
  
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e55c:	a804      	add	r0, sp, #16
 804e55e:	2300      	movs	r3, #0
 804e560:	f820 3d04 	strh.w	r3, [r0, #-4]!
 804e564:	9302      	str	r3, [sp, #8]

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e566:	f000 ff93 	bl	804f490 <HW_RTC_GetCalendarTime>
    c.Seconds = a.Seconds - b.Seconds;
 804e56a:	9b00      	ldr	r3, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e56c:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e570:	9002      	str	r0, [sp, #8]
    c.Seconds = a.Seconds - b.Seconds;
 804e572:	1a18      	subs	r0, r3, r0
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e574:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 804e578:	1a5b      	subs	r3, r3, r1
 804e57a:	b29b      	uxth	r3, r3
 804e57c:	b219      	sxth	r1, r3
    if( c.SubSeconds < 0 )
 804e57e:	2900      	cmp	r1, #0
        c.SubSeconds += 1000;
 804e580:	bfbe      	ittt	lt
 804e582:	f503 737a 	addlt.w	r3, r3, #1000	; 0x3e8
        c.Seconds--;
 804e586:	f100 30ff 	addlt.w	r0, r0, #4294967295
        c.SubSeconds += 1000;
 804e58a:	b219      	sxthlt	r1, r3

    // sysTime is epoch
    DeltaTime = SysTimeSub( sysTime, calendarTime );

    HW_RTC_BKUPWrite( DeltaTime.Seconds, ( uint32_t )DeltaTime.SubSeconds );
 804e58c:	f000 ff94 	bl	804f4b8 <HW_RTC_BKUPWrite>
}
 804e590:	b005      	add	sp, #20
 804e592:	f85d fb04 	ldr.w	pc, [sp], #4

0804e596 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 804e596:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804e598:	4604      	mov	r4, r0
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e59a:	a804      	add	r0, sp, #16
 804e59c:	2300      	movs	r3, #0
 804e59e:	f820 3d0c 	strh.w	r3, [r0, #-12]!
 804e5a2:	9300      	str	r3, [sp, #0]
    SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
    SysTime_t DeltaTime;

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e5a4:	f000 ff74 	bl	804f490 <HW_RTC_GetCalendarTime>

    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804e5a8:	a903      	add	r1, sp, #12
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e5aa:	9000      	str	r0, [sp, #0]
    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804e5ac:	a802      	add	r0, sp, #8
 804e5ae:	f000 ff95 	bl	804f4dc <HW_RTC_BKUPRead>
    c.Seconds = a.Seconds + b.Seconds;
 804e5b2:	9b00      	ldr	r3, [sp, #0]
 804e5b4:	9a02      	ldr	r2, [sp, #8]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e5b6:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c.Seconds = a.Seconds + b.Seconds;
 804e5ba:	441a      	add	r2, r3
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e5bc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 804e5c0:	440b      	add	r3, r1
 804e5c2:	b29b      	uxth	r3, r3
 804e5c4:	b219      	sxth	r1, r3
    if( c.SubSeconds >= 1000 )
 804e5c6:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
        c.SubSeconds -= 1000;
 804e5ca:	bfa2      	ittt	ge
 804e5cc:	f5a3 737a 	subge.w	r3, r3, #1000	; 0x3e8
        c.Seconds++;
 804e5d0:	3201      	addge	r2, #1
        c.SubSeconds -= 1000;
 804e5d2:	b219      	sxthge	r1, r3

    sysTime = SysTimeAdd( DeltaTime, calendarTime );

    return sysTime;
}
 804e5d4:	4620      	mov	r0, r4
    return sysTime;
 804e5d6:	6022      	str	r2, [r4, #0]
 804e5d8:	80a1      	strh	r1, [r4, #4]
}
 804e5da:	b004      	add	sp, #16
 804e5dc:	bd10      	pop	{r4, pc}

0804e5de <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 804e5de:	b537      	push	{r0, r1, r2, r4, r5, lr}
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e5e0:	2300      	movs	r3, #0
{
 804e5e2:	4604      	mov	r4, r0

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e5e4:	a801      	add	r0, sp, #4
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e5e6:	9300      	str	r3, [sp, #0]
 804e5e8:	f8ad 3004 	strh.w	r3, [sp, #4]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e5ec:	f000 ff50 	bl	804f490 <HW_RTC_GetCalendarTime>
 804e5f0:	466d      	mov	r5, sp
 804e5f2:	9000      	str	r0, [sp, #0]
    
    return calendarTime;
 804e5f4:	e895 0003 	ldmia.w	r5, {r0, r1}
 804e5f8:	e884 0003 	stmia.w	r4, {r0, r1}
}
 804e5fc:	4620      	mov	r0, r4
 804e5fe:	b003      	add	sp, #12
 804e600:	bd30      	pop	{r4, r5, pc}

0804e602 <TimerSetTimeout>:
    cur = cur->Next;
  }
  return false;
}
static void TimerSetTimeout( TimerEvent_t *obj )
{
 804e602:	b570      	push	{r4, r5, r6, lr}
 804e604:	4604      	mov	r4, r0
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804e606:	f000 fd59 	bl	804f0bc <HW_RTC_GetMinimumTimeout>
  obj->IsNext2Expire = true; 
 804e60a:	2301      	movs	r3, #1
 804e60c:	7263      	strb	r3, [r4, #9]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804e60e:	4605      	mov	r5, r0

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 804e610:	6826      	ldr	r6, [r4, #0]
 804e612:	f000 fd69 	bl	804f0e8 <HW_RTC_GetTimerElapsedTime>
 804e616:	4428      	add	r0, r5
 804e618:	4286      	cmp	r6, r0
 804e61a:	d203      	bcs.n	804e624 <TimerSetTimeout+0x22>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 804e61c:	f000 fd64 	bl	804f0e8 <HW_RTC_GetTimerElapsedTime>
 804e620:	4428      	add	r0, r5
 804e622:	6020      	str	r0, [r4, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 804e624:	6820      	ldr	r0, [r4, #0]
}
 804e626:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_RTC_SetAlarm( obj->Timestamp );
 804e62a:	f000 bd89 	b.w	804f140 <HW_RTC_SetAlarm>
	...

0804e630 <TimerInsertNewHeadTimer>:
  obj->Next = NULL;
}

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;
 804e630:	4b04      	ldr	r3, [pc, #16]	; (804e644 <TimerInsertNewHeadTimer+0x14>)
 804e632:	681a      	ldr	r2, [r3, #0]

  if( cur != NULL )
 804e634:	b10a      	cbz	r2, 804e63a <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsNext2Expire = false;
 804e636:	2100      	movs	r1, #0
 804e638:	7251      	strb	r1, [r2, #9]
  }

  obj->Next = cur;
 804e63a:	6142      	str	r2, [r0, #20]
  TimerListHead = obj;
 804e63c:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 804e63e:	f7ff bfe0 	b.w	804e602 <TimerSetTimeout>
 804e642:	bf00      	nop
 804e644:	200036a0 	.word	0x200036a0

0804e648 <TimerInit>:
  obj->Timestamp = 0;
 804e648:	2300      	movs	r3, #0
  obj->ReloadValue = 0;
 804e64a:	e9c0 3300 	strd	r3, r3, [r0]
  obj->IsStarted = false;
 804e64e:	7203      	strb	r3, [r0, #8]
  obj->IsNext2Expire = false;
 804e650:	7243      	strb	r3, [r0, #9]
  obj->Context = NULL;
 804e652:	e9c0 1303 	strd	r1, r3, [r0, #12]
  obj->Next = NULL;
 804e656:	6143      	str	r3, [r0, #20]
}
 804e658:	4770      	bx	lr
	...

0804e65c <TimerStart>:
{
 804e65c:	b570      	push	{r4, r5, r6, lr}
 804e65e:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e660:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e664:	b672      	cpsid	i
  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 804e666:	b170      	cbz	r0, 804e686 <TimerStart+0x2a>
  TimerEvent_t* cur = TimerListHead;
 804e668:	4e16      	ldr	r6, [pc, #88]	; (804e6c4 <TimerStart+0x68>)
 804e66a:	6831      	ldr	r1, [r6, #0]
 804e66c:	460b      	mov	r3, r1
  while( cur != NULL )
 804e66e:	b96b      	cbnz	r3, 804e68c <TimerStart+0x30>
  obj->Timestamp = obj->ReloadValue;
 804e670:	6862      	ldr	r2, [r4, #4]
 804e672:	6022      	str	r2, [r4, #0]
  obj->IsStarted = true;
 804e674:	2201      	movs	r2, #1
 804e676:	7222      	strb	r2, [r4, #8]
  obj->IsNext2Expire = false;
 804e678:	7263      	strb	r3, [r4, #9]
  if( TimerListHead == NULL )
 804e67a:	b959      	cbnz	r1, 804e694 <TimerStart+0x38>
    HW_RTC_SetTimerContext( );
 804e67c:	f000 fe5a 	bl	804f334 <HW_RTC_SetTimerContext>
      TimerInsertNewHeadTimer( obj);
 804e680:	4620      	mov	r0, r4
 804e682:	f7ff ffd5 	bl	804e630 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e686:	f385 8810 	msr	PRIMASK, r5
}
 804e68a:	bd70      	pop	{r4, r5, r6, pc}
    if( cur == obj )
 804e68c:	429c      	cmp	r4, r3
 804e68e:	d0fa      	beq.n	804e686 <TimerStart+0x2a>
    cur = cur->Next;
 804e690:	695b      	ldr	r3, [r3, #20]
 804e692:	e7ec      	b.n	804e66e <TimerStart+0x12>
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 804e694:	f000 fd28 	bl	804f0e8 <HW_RTC_GetTimerElapsedTime>
    obj->Timestamp += elapsedTime;
 804e698:	6823      	ldr	r3, [r4, #0]
 804e69a:	4418      	add	r0, r3
    if( obj->Timestamp < TimerListHead->Timestamp )
 804e69c:	6833      	ldr	r3, [r6, #0]
    obj->Timestamp += elapsedTime;
 804e69e:	6020      	str	r0, [r4, #0]
    if( obj->Timestamp < TimerListHead->Timestamp )
 804e6a0:	681a      	ldr	r2, [r3, #0]
 804e6a2:	4290      	cmp	r0, r2
 804e6a4:	d3ec      	bcc.n	804e680 <TimerStart+0x24>
  TimerEvent_t* next = TimerListHead->Next;
 804e6a6:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 804e6a8:	6959      	ldr	r1, [r3, #20]
 804e6aa:	b911      	cbnz	r1, 804e6b2 <TimerStart+0x56>
  cur->Next = obj;
 804e6ac:	615c      	str	r4, [r3, #20]
  obj->Next = NULL;
 804e6ae:	6161      	str	r1, [r4, #20]
 804e6b0:	e7e9      	b.n	804e686 <TimerStart+0x2a>
    if( obj->Timestamp  > next->Timestamp )
 804e6b2:	6811      	ldr	r1, [r2, #0]
 804e6b4:	4288      	cmp	r0, r1
 804e6b6:	d902      	bls.n	804e6be <TimerStart+0x62>
        next = next->Next;
 804e6b8:	4613      	mov	r3, r2
 804e6ba:	6952      	ldr	r2, [r2, #20]
 804e6bc:	e7f4      	b.n	804e6a8 <TimerStart+0x4c>
        cur->Next = obj;
 804e6be:	615c      	str	r4, [r3, #20]
        obj->Next = next;
 804e6c0:	6162      	str	r2, [r4, #20]
 804e6c2:	e7e0      	b.n	804e686 <TimerStart+0x2a>
 804e6c4:	200036a0 	.word	0x200036a0

0804e6c8 <TimerIrqHandler>:
{
 804e6c8:	b570      	push	{r4, r5, r6, lr}
  uint32_t old =  HW_RTC_GetTimerContext( );
 804e6ca:	f000 fedb 	bl	804f484 <HW_RTC_GetTimerContext>
  if ( TimerListHead != NULL )
 804e6ce:	4c1b      	ldr	r4, [pc, #108]	; (804e73c <TimerIrqHandler+0x74>)
  uint32_t old =  HW_RTC_GetTimerContext( );
 804e6d0:	4605      	mov	r5, r0
  uint32_t now =  HW_RTC_SetTimerContext( );
 804e6d2:	f000 fe2f 	bl	804f334 <HW_RTC_SetTimerContext>
  if ( TimerListHead != NULL )
 804e6d6:	6822      	ldr	r2, [r4, #0]
 804e6d8:	b19a      	cbz	r2, 804e702 <TimerIrqHandler+0x3a>
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 804e6da:	1b40      	subs	r0, r0, r5
 804e6dc:	4613      	mov	r3, r2
        next->Timestamp = 0 ;
 804e6de:	2500      	movs	r5, #0
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 804e6e0:	695b      	ldr	r3, [r3, #20]
 804e6e2:	b92b      	cbnz	r3, 804e6f0 <TimerIrqHandler+0x28>
    cur->IsStarted = false;
 804e6e4:	7213      	strb	r3, [r2, #8]
    exec_cb( cur->Callback, cur->Context );
 804e6e6:	68d3      	ldr	r3, [r2, #12]
    TimerListHead = TimerListHead->Next;
 804e6e8:	6951      	ldr	r1, [r2, #20]
 804e6ea:	6021      	str	r1, [r4, #0]
    exec_cb( cur->Callback, cur->Context );
 804e6ec:	b93b      	cbnz	r3, 804e6fe <TimerIrqHandler+0x36>
 804e6ee:	e7fe      	b.n	804e6ee <TimerIrqHandler+0x26>
      if (next->Timestamp > DeltaContext)
 804e6f0:	6819      	ldr	r1, [r3, #0]
 804e6f2:	4281      	cmp	r1, r0
        next->Timestamp -= DeltaContext;
 804e6f4:	bf86      	itte	hi
 804e6f6:	1a09      	subhi	r1, r1, r0
 804e6f8:	6019      	strhi	r1, [r3, #0]
        next->Timestamp = 0 ;
 804e6fa:	601d      	strls	r5, [r3, #0]
 804e6fc:	e7f0      	b.n	804e6e0 <TimerIrqHandler+0x18>
    exec_cb( cur->Callback, cur->Context );
 804e6fe:	6910      	ldr	r0, [r2, #16]
 804e700:	4798      	blx	r3
   cur->IsStarted = false;
 804e702:	2600      	movs	r6, #0
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804e704:	6823      	ldr	r3, [r4, #0]
 804e706:	b92b      	cbnz	r3, 804e714 <TimerIrqHandler+0x4c>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804e708:	6820      	ldr	r0, [r4, #0]
 804e70a:	b980      	cbnz	r0, 804e72e <TimerIrqHandler+0x66>
}
 804e70c:	bd70      	pop	{r4, r5, r6, pc}
   exec_cb( cur->Callback, cur->Context );
 804e70e:	6918      	ldr	r0, [r3, #16]
 804e710:	4790      	blx	r2
 804e712:	e7f7      	b.n	804e704 <TimerIrqHandler+0x3c>
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804e714:	681d      	ldr	r5, [r3, #0]
 804e716:	f000 fce7 	bl	804f0e8 <HW_RTC_GetTimerElapsedTime>
 804e71a:	4285      	cmp	r5, r0
 804e71c:	d2f4      	bcs.n	804e708 <TimerIrqHandler+0x40>
   cur = TimerListHead;
 804e71e:	6823      	ldr	r3, [r4, #0]
   TimerListHead = TimerListHead->Next;
 804e720:	695a      	ldr	r2, [r3, #20]
 804e722:	6022      	str	r2, [r4, #0]
   exec_cb( cur->Callback, cur->Context );
 804e724:	68da      	ldr	r2, [r3, #12]
   cur->IsStarted = false;
 804e726:	721e      	strb	r6, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 804e728:	2a00      	cmp	r2, #0
 804e72a:	d1f0      	bne.n	804e70e <TimerIrqHandler+0x46>
 804e72c:	e7fe      	b.n	804e72c <TimerIrqHandler+0x64>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804e72e:	7a43      	ldrb	r3, [r0, #9]
 804e730:	2b00      	cmp	r3, #0
 804e732:	d1eb      	bne.n	804e70c <TimerIrqHandler+0x44>
}
 804e734:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerSetTimeout( TimerListHead );
 804e738:	f7ff bf63 	b.w	804e602 <TimerSetTimeout>
 804e73c:	200036a0 	.word	0x200036a0

0804e740 <TimerStop>:
{
 804e740:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e742:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e746:	b672      	cpsid	i
  TimerEvent_t* prev = TimerListHead;
 804e748:	4d10      	ldr	r5, [pc, #64]	; (804e78c <TimerStop+0x4c>)
 804e74a:	682b      	ldr	r3, [r5, #0]
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 804e74c:	b103      	cbz	r3, 804e750 <TimerStop+0x10>
 804e74e:	b910      	cbnz	r0, 804e756 <TimerStop+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e750:	f386 8810 	msr	PRIMASK, r6
}  
 804e754:	bd70      	pop	{r4, r5, r6, pc}
  obj->IsStarted = false;
 804e756:	2200      	movs	r2, #0
  if( TimerListHead == obj ) // Stop the Head                  
 804e758:	4283      	cmp	r3, r0
  obj->IsStarted = false;
 804e75a:	7202      	strb	r2, [r0, #8]
  if( TimerListHead == obj ) // Stop the Head                  
 804e75c:	d10e      	bne.n	804e77c <TimerStop+0x3c>
    if( TimerListHead->IsNext2Expire == true ) // The head is already running 
 804e75e:	7a59      	ldrb	r1, [r3, #9]
 804e760:	695c      	ldr	r4, [r3, #20]
 804e762:	b141      	cbz	r1, 804e776 <TimerStop+0x36>
      TimerListHead->IsNext2Expire = false;
 804e764:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 804e766:	b124      	cbz	r4, 804e772 <TimerStop+0x32>
        TimerSetTimeout( TimerListHead );
 804e768:	4620      	mov	r0, r4
        TimerListHead = TimerListHead->Next;
 804e76a:	602c      	str	r4, [r5, #0]
        TimerSetTimeout( TimerListHead );
 804e76c:	f7ff ff49 	bl	804e602 <TimerSetTimeout>
 804e770:	e7ee      	b.n	804e750 <TimerStop+0x10>
        HW_RTC_StopAlarm( );
 804e772:	f000 fccf 	bl	804f114 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 804e776:	602c      	str	r4, [r5, #0]
 804e778:	e7ea      	b.n	804e750 <TimerStop+0x10>
 804e77a:	4613      	mov	r3, r2
        cur = cur->Next;
 804e77c:	695a      	ldr	r2, [r3, #20]
    while( cur != NULL )
 804e77e:	2a00      	cmp	r2, #0
 804e780:	d0e6      	beq.n	804e750 <TimerStop+0x10>
      if( cur == obj )
 804e782:	4290      	cmp	r0, r2
 804e784:	d1f9      	bne.n	804e77a <TimerStop+0x3a>
        if( cur->Next != NULL )
 804e786:	6942      	ldr	r2, [r0, #20]
          prev->Next = cur;
 804e788:	615a      	str	r2, [r3, #20]
 804e78a:	e7e1      	b.n	804e750 <TimerStop+0x10>
 804e78c:	200036a0 	.word	0x200036a0

0804e790 <TimerSetValue>:
{
 804e790:	b538      	push	{r3, r4, r5, lr}
 804e792:	4605      	mov	r5, r0
  uint32_t ticks = HW_RTC_ms2Tick( value );
 804e794:	4608      	mov	r0, r1
 804e796:	f000 fc93 	bl	804f0c0 <HW_RTC_ms2Tick>
 804e79a:	4604      	mov	r4, r0
  TimerStop( obj );
 804e79c:	4628      	mov	r0, r5
 804e79e:	f7ff ffcf 	bl	804e740 <TimerStop>
  minValue = HW_RTC_GetMinimumTimeout( );
 804e7a2:	f000 fc8b 	bl	804f0bc <HW_RTC_GetMinimumTimeout>
 804e7a6:	42a0      	cmp	r0, r4
 804e7a8:	bf38      	it	cc
 804e7aa:	4620      	movcc	r0, r4
  obj->ReloadValue = ticks;
 804e7ac:	e9c5 0000 	strd	r0, r0, [r5]
}
 804e7b0:	bd38      	pop	{r3, r4, r5, pc}

0804e7b2 <TimerGetCurrentTime>:
{
 804e7b2:	b508      	push	{r3, lr}
  uint32_t now = HW_RTC_GetTimerValue( );
 804e7b4:	f000 fca6 	bl	804f104 <HW_RTC_GetTimerValue>
}
 804e7b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return  HW_RTC_Tick2ms(now);
 804e7bc:	f000 bc89 	b.w	804f0d2 <HW_RTC_Tick2ms>

0804e7c0 <TimerGetElapsedTime>:
{
 804e7c0:	b538      	push	{r3, r4, r5, lr}
  if ( past == 0 )
 804e7c2:	4605      	mov	r5, r0
 804e7c4:	b150      	cbz	r0, 804e7dc <TimerGetElapsedTime+0x1c>
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 804e7c6:	f000 fc9d 	bl	804f104 <HW_RTC_GetTimerValue>
 804e7ca:	4604      	mov	r4, r0
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 804e7cc:	4628      	mov	r0, r5
 804e7ce:	f000 fc77 	bl	804f0c0 <HW_RTC_ms2Tick>
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804e7d2:	1a20      	subs	r0, r4, r0
}
 804e7d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804e7d8:	f000 bc7b 	b.w	804f0d2 <HW_RTC_Tick2ms>
}
 804e7dc:	bd38      	pop	{r3, r4, r5, pc}
	...

0804e7e0 <Trace_TxCpltCallback>:
}

/* Private Functions Definition ------------------------------------------------------*/

static void Trace_TxCpltCallback(void)
{
 804e7e0:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e7e2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e7e6:	b672      	cpsid	i

  BACKUP_PRIMASK();

  DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  circular_queue_remove(&MsgTraceQueue);
 804e7e8:	480f      	ldr	r0, [pc, #60]	; (804e828 <Trace_TxCpltCallback+0x48>)
 804e7ea:	f7ff fe4a 	bl	804e482 <circular_queue_remove>
  //DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  //DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
  /* Sense if new data to be sent */
  status=circular_queue_sense(&MsgTraceQueue);
 804e7ee:	480e      	ldr	r0, [pc, #56]	; (804e828 <Trace_TxCpltCallback+0x48>)
 804e7f0:	f7ff fe72 	bl	804e4d8 <circular_queue_sense>

  if ( status == 0) 
 804e7f4:	b970      	cbnz	r0, 804e814 <Trace_TxCpltCallback+0x34>
  {
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804e7f6:	f10d 0202 	add.w	r2, sp, #2
 804e7fa:	a901      	add	r1, sp, #4
 804e7fc:	480a      	ldr	r0, [pc, #40]	; (804e828 <Trace_TxCpltCallback+0x48>)
 804e7fe:	f7ff fe24 	bl	804e44a <circular_queue_get>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e802:	f384 8810 	msr	PRIMASK, r4
    RESTORE_PRIMASK();
    //DBG_GPIO_SET(GPIOB, GPIO_PIN_14);
    //DBG_GPIO_RST(GPIOB, GPIO_PIN_14);
    OutputTrace(buffer, bufSize);
 804e806:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 804e80a:	9801      	ldr	r0, [sp, #4]
 804e80c:	f002 f866 	bl	80508dc <vcom_Trace>

    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
    TracePeripheralReady = SET;
    RESTORE_PRIMASK();
  }
}
 804e810:	b002      	add	sp, #8
 804e812:	bd10      	pop	{r4, pc}
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
 804e814:	2100      	movs	r1, #0
 804e816:	2020      	movs	r0, #32
 804e818:	f7ff fd56 	bl	804e2c8 <LPM_SetStopMode>
    TracePeripheralReady = SET;
 804e81c:	4b03      	ldr	r3, [pc, #12]	; (804e82c <Trace_TxCpltCallback+0x4c>)
 804e81e:	2201      	movs	r2, #1
 804e820:	701a      	strb	r2, [r3, #0]
 804e822:	f384 8810 	msr	PRIMASK, r4
}
 804e826:	e7f3      	b.n	804e810 <Trace_TxCpltCallback+0x30>
 804e828:	200036a4 	.word	0x200036a4
 804e82c:	200011a4 	.word	0x200011a4

0804e830 <TraceInit>:
{
 804e830:	b508      	push	{r3, lr}
  OutputInit(Trace_TxCpltCallback);
 804e832:	4806      	ldr	r0, [pc, #24]	; (804e84c <TraceInit+0x1c>)
 804e834:	f002 f836 	bl	80508a4 <vcom_Init>
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804e838:	4805      	ldr	r0, [pc, #20]	; (804e850 <TraceInit+0x20>)
 804e83a:	f44f 7280 	mov.w	r2, #256	; 0x100
 804e83e:	f100 0110 	add.w	r1, r0, #16
}
 804e842:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804e846:	f7ff bd80 	b.w	804e34a <circular_queue_init>
 804e84a:	bf00      	nop
 804e84c:	0804e7e1 	.word	0x0804e7e1
 804e850:	200036a4 	.word	0x200036a4

0804e854 <TraceSend>:
{
 804e854:	b40f      	push	{r0, r1, r2, r3}
 804e856:	b5f0      	push	{r4, r5, r6, r7, lr}
 804e858:	b0c5      	sub	sp, #276	; 0x114
 804e85a:	ab4a      	add	r3, sp, #296	; 0x128
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804e85c:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 804e860:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start( vaArgs, strFormat);
 804e864:	9302      	str	r3, [sp, #8]
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804e866:	a804      	add	r0, sp, #16
 804e868:	f003 fa06 	bl	8051c78 <vsniprintf>
 804e86c:	f8ad 0006 	strh.w	r0, [sp, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e870:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e874:	b672      	cpsid	i
  status =circular_queue_add(&MsgTraceQueue,(uint8_t*)buf, bufSize);
 804e876:	4814      	ldr	r0, [pc, #80]	; (804e8c8 <TraceSend+0x74>)
 804e878:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 804e87c:	a904      	add	r1, sp, #16
 804e87e:	f7ff fd6b 	bl	804e358 <circular_queue_add>
  if ((status==0 ) && (TracePeripheralReady==SET))
 804e882:	4605      	mov	r5, r0
 804e884:	b9e0      	cbnz	r0, 804e8c0 <TraceSend+0x6c>
 804e886:	4f11      	ldr	r7, [pc, #68]	; (804e8cc <TraceSend+0x78>)
 804e888:	783c      	ldrb	r4, [r7, #0]
 804e88a:	b2e4      	uxtb	r4, r4
 804e88c:	2c01      	cmp	r4, #1
 804e88e:	d117      	bne.n	804e8c0 <TraceSend+0x6c>
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804e890:	f10d 0206 	add.w	r2, sp, #6
 804e894:	a903      	add	r1, sp, #12
 804e896:	480c      	ldr	r0, [pc, #48]	; (804e8c8 <TraceSend+0x74>)
 804e898:	f7ff fdd7 	bl	804e44a <circular_queue_get>
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804e89c:	4621      	mov	r1, r4
 804e89e:	2020      	movs	r0, #32
    TracePeripheralReady = RESET;
 804e8a0:	703d      	strb	r5, [r7, #0]
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804e8a2:	f7ff fd11 	bl	804e2c8 <LPM_SetStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e8a6:	f386 8810 	msr	PRIMASK, r6
    OutputTrace(buffer, bufSize);
 804e8aa:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 804e8ae:	9803      	ldr	r0, [sp, #12]
 804e8b0:	f002 f814 	bl	80508dc <vcom_Trace>
}
 804e8b4:	4628      	mov	r0, r5
 804e8b6:	b045      	add	sp, #276	; 0x114
 804e8b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 804e8bc:	b004      	add	sp, #16
 804e8be:	4770      	bx	lr
 804e8c0:	f386 8810 	msr	PRIMASK, r6
  return status;
 804e8c4:	e7f6      	b.n	804e8b4 <TraceSend+0x60>
 804e8c6:	bf00      	nop
 804e8c8:	200036a4 	.word	0x200036a4
 804e8cc:	200011a4 	.word	0x200011a4

0804e8d0 <rand1>:

static uint32_t next = 1;

int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 804e8d0:	4b07      	ldr	r3, [pc, #28]	; (804e8f0 <rand1+0x20>)
 804e8d2:	4908      	ldr	r1, [pc, #32]	; (804e8f4 <rand1+0x24>)
 804e8d4:	6818      	ldr	r0, [r3, #0]
 804e8d6:	f243 0239 	movw	r2, #12345	; 0x3039
 804e8da:	fb01 2000 	mla	r0, r1, r0, r2
 804e8de:	6018      	str	r0, [r3, #0]
 804e8e0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 804e8e4:	fbb0 f3f3 	udiv	r3, r0, r3
 804e8e8:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 804e8ec:	1ac0      	subs	r0, r0, r3
 804e8ee:	4770      	bx	lr
 804e8f0:	200011a8 	.word	0x200011a8
 804e8f4:	41c64e6d 	.word	0x41c64e6d

0804e8f8 <srand1>:

void srand1( uint32_t seed )
{
    next = seed;
 804e8f8:	4b01      	ldr	r3, [pc, #4]	; (804e900 <srand1+0x8>)
 804e8fa:	6018      	str	r0, [r3, #0]
}
 804e8fc:	4770      	bx	lr
 804e8fe:	bf00      	nop
 804e900:	200011a8 	.word	0x200011a8

0804e904 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 804e904:	b538      	push	{r3, r4, r5, lr}
 804e906:	4605      	mov	r5, r0
 804e908:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 804e90a:	f7ff ffe1 	bl	804e8d0 <rand1>
 804e90e:	1b61      	subs	r1, r4, r5
 804e910:	3101      	adds	r1, #1
 804e912:	fb90 f3f1 	sdiv	r3, r0, r1
 804e916:	fb03 0011 	mls	r0, r3, r1, r0
}
 804e91a:	4428      	add	r0, r5
 804e91c:	bd38      	pop	{r3, r4, r5, pc}

0804e91e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804e91e:	3801      	subs	r0, #1
 804e920:	440a      	add	r2, r1
    while( size-- )
 804e922:	4291      	cmp	r1, r2
 804e924:	d100      	bne.n	804e928 <memcpy1+0xa>
    {
        *dst++ = *src++;
    }
}
 804e926:	4770      	bx	lr
        *dst++ = *src++;
 804e928:	f811 3b01 	ldrb.w	r3, [r1], #1
 804e92c:	f800 3f01 	strb.w	r3, [r0, #1]!
 804e930:	e7f7      	b.n	804e922 <memcpy1+0x4>

0804e932 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804e932:	4410      	add	r0, r2
 804e934:	440a      	add	r2, r1
    dst = dst + ( size - 1 );
    while( size-- )
 804e936:	4291      	cmp	r1, r2
 804e938:	d100      	bne.n	804e93c <memcpyr+0xa>
    {
        *dst-- = *src++;
    }
}
 804e93a:	4770      	bx	lr
        *dst-- = *src++;
 804e93c:	f811 3b01 	ldrb.w	r3, [r1], #1
 804e940:	f800 3d01 	strb.w	r3, [r0, #-1]!
 804e944:	e7f7      	b.n	804e936 <memcpyr+0x4>

0804e946 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 804e946:	4402      	add	r2, r0
    while( size-- )
 804e948:	4290      	cmp	r0, r2
 804e94a:	d100      	bne.n	804e94e <memset1+0x8>
    {
        *dst++ = value;
    }
}
 804e94c:	4770      	bx	lr
        *dst++ = value;
 804e94e:	f800 1b01 	strb.w	r1, [r0], #1
 804e952:	e7f9      	b.n	804e948 <memset1+0x2>

0804e954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 804e954:	f8df d034 	ldr.w	sp, [pc, #52]	; 804e98c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 804e958:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 804e95a:	e003      	b.n	804e964 <LoopCopyDataInit>

0804e95c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 804e95c:	4b0c      	ldr	r3, [pc, #48]	; (804e990 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 804e95e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 804e960:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 804e962:	3104      	adds	r1, #4

0804e964 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 804e964:	480b      	ldr	r0, [pc, #44]	; (804e994 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 804e966:	4b0c      	ldr	r3, [pc, #48]	; (804e998 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 804e968:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 804e96a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 804e96c:	d3f6      	bcc.n	804e95c <CopyDataInit>
  ldr  r2, =_sbss
 804e96e:	4a0b      	ldr	r2, [pc, #44]	; (804e99c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 804e970:	e002      	b.n	804e978 <LoopFillZerobss>

0804e972 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 804e972:	2300      	movs	r3, #0
  str  r3, [r2], #4
 804e974:	f842 3b04 	str.w	r3, [r2], #4

0804e978 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 804e978:	4b09      	ldr	r3, [pc, #36]	; (804e9a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 804e97a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 804e97c:	d3f9      	bcc.n	804e972 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 804e97e:	f7f4 fee5 	bl	804374c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 804e982:	f002 fac7 	bl	8050f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 804e986:	f000 ffed 	bl	804f964 <main>
  bx  lr    
 804e98a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 804e98c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 804e990:	08055620 	.word	0x08055620
  ldr  r0, =_sdata
 804e994:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 804e998:	200013e0 	.word	0x200013e0
  ldr  r2, =_sbss
 804e99c:	200013e0 	.word	0x200013e0
  ldr  r3, = _ebss
 804e9a0:	200063dc 	.word	0x200063dc

0804e9a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 804e9a4:	e7fe      	b.n	804e9a4 <ADC_IRQHandler>

0804e9a6 <BSP_sensor_Init>:
  BSP_HUMIDITY_Sensor_Enable(HUMIDITY_handle);
  BSP_TEMPERATURE_Sensor_Enable(TEMPERATURE_handle);
  BSP_PRESSURE_Sensor_Enable(PRESSURE_handle);
#endif
  /* USER CODE END 6 */
}
 804e9a6:	4770      	bx	lr

0804e9a8 <Str2Int>:
  * @param  pIntNum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *pInputStr, uint32_t *pIntNum)
{
 804e9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  uint32_t res = 0U;
  uint32_t val = 0U;

  if ((pInputStr[0U] == '0') && ((pInputStr[1U] == 'x') || (pInputStr[1U] == 'X')))
 804e9aa:	7803      	ldrb	r3, [r0, #0]
 804e9ac:	2b30      	cmp	r3, #48	; 0x30
 804e9ae:	d127      	bne.n	804ea00 <Str2Int+0x58>
 804e9b0:	7843      	ldrb	r3, [r0, #1]
 804e9b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 804e9b6:	2b58      	cmp	r3, #88	; 0x58
 804e9b8:	d122      	bne.n	804ea00 <Str2Int+0x58>
 804e9ba:	2400      	movs	r4, #0
 804e9bc:	2502      	movs	r5, #2
  {
    i = 2U;
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804e9be:	5d43      	ldrb	r3, [r0, r5]
 804e9c0:	b193      	cbz	r3, 804e9e8 <Str2Int+0x40>
    {
      if (ISVALIDHEX(pInputStr[i]))
 804e9c2:	f023 0620 	bic.w	r6, r3, #32
 804e9c6:	3e41      	subs	r6, #65	; 0x41
 804e9c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 804e9cc:	2e05      	cmp	r6, #5
 804e9ce:	b2d7      	uxtb	r7, r2
 804e9d0:	d901      	bls.n	804e9d6 <Str2Int+0x2e>
 804e9d2:	2f09      	cmp	r7, #9
 804e9d4:	d808      	bhi.n	804e9e8 <Str2Int+0x40>
      {
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804e9d6:	2f09      	cmp	r7, #9
 804e9d8:	ea4f 1404 	mov.w	r4, r4, lsl #4
 804e9dc:	d809      	bhi.n	804e9f2 <Str2Int+0x4a>
 804e9de:	4613      	mov	r3, r2
      {
        /* Return 0, Invalid input */
        res = 0U;
        break;
      }
      i++;
 804e9e0:	3501      	adds	r5, #1
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804e9e2:	2d0b      	cmp	r5, #11
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804e9e4:	441c      	add	r4, r3
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804e9e6:	d1ea      	bne.n	804e9be <Str2Int+0x16>
    }

    /* valid result */
    if (pInputStr[i] == '\0')
 804e9e8:	5d43      	ldrb	r3, [r0, r5]
 804e9ea:	bb4b      	cbnz	r3, 804ea40 <Str2Int+0x98>
    {
      *pIntNum = val;
 804e9ec:	600c      	str	r4, [r1, #0]
      res = 1U;
 804e9ee:	2001      	movs	r0, #1
 804e9f0:	e027      	b.n	804ea42 <Str2Int+0x9a>
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804e9f2:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 804e9f6:	2a05      	cmp	r2, #5
 804e9f8:	bf94      	ite	ls
 804e9fa:	3b37      	subls	r3, #55	; 0x37
 804e9fc:	3b57      	subhi	r3, #87	; 0x57
 804e9fe:	e7ef      	b.n	804e9e0 <Str2Int+0x38>
 804ea00:	1e44      	subs	r4, r0, #1
 804ea02:	f100 060a 	add.w	r6, r0, #10
 804ea06:	2300      	movs	r3, #0
        *pIntNum = val;
        res = 1U;
      }
      else if (ISVALIDDEC(pInputStr[i]))
      {
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804ea08:	270a      	movs	r7, #10
      if (pInputStr[i] == '\0')
 804ea0a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 804ea0e:	b90a      	cbnz	r2, 804ea14 <Str2Int+0x6c>
        *pIntNum = val;
 804ea10:	600b      	str	r3, [r1, #0]
        res = 1U;
 804ea12:	e7ec      	b.n	804e9ee <Str2Int+0x46>
      else if (((pInputStr[i] == 'k') || (pInputStr[i] == 'K')) && (i > 0U))
 804ea14:	f002 05df 	and.w	r5, r2, #223	; 0xdf
 804ea18:	2d4b      	cmp	r5, #75	; 0x4b
 804ea1a:	d103      	bne.n	804ea24 <Str2Int+0x7c>
 804ea1c:	4284      	cmp	r4, r0
 804ea1e:	d007      	beq.n	804ea30 <Str2Int+0x88>
        val = val << 10U;
 804ea20:	029b      	lsls	r3, r3, #10
 804ea22:	e7f5      	b.n	804ea10 <Str2Int+0x68>
      else if (((pInputStr[i] == 'm') || (pInputStr[i] == 'M')) && (i > 0U))
 804ea24:	2d4d      	cmp	r5, #77	; 0x4d
 804ea26:	d103      	bne.n	804ea30 <Str2Int+0x88>
 804ea28:	4284      	cmp	r4, r0
 804ea2a:	d009      	beq.n	804ea40 <Str2Int+0x98>
        val = val << 20U;
 804ea2c:	051b      	lsls	r3, r3, #20
 804ea2e:	e7ef      	b.n	804ea10 <Str2Int+0x68>
      else if (ISVALIDDEC(pInputStr[i]))
 804ea30:	3a30      	subs	r2, #48	; 0x30
 804ea32:	b2d5      	uxtb	r5, r2
 804ea34:	2d09      	cmp	r5, #9
 804ea36:	d803      	bhi.n	804ea40 <Str2Int+0x98>
    while ((i < 11U) && (res != 1U))
 804ea38:	42b4      	cmp	r4, r6
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804ea3a:	fb07 2303 	mla	r3, r7, r3, r2
    while ((i < 11U) && (res != 1U))
 804ea3e:	d1e4      	bne.n	804ea0a <Str2Int+0x62>
      res = 1U;
 804ea40:	2000      	movs	r0, #0
      i++;
    }
  }

  return res;
}
 804ea42:	bdf0      	pop	{r4, r5, r6, r7, pc}

0804ea44 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte(uint8_t uParam)
{
 804ea44:	b507      	push	{r0, r1, r2, lr}
 804ea46:	ab02      	add	r3, sp, #8
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804ea48:	2264      	movs	r2, #100	; 0x64
{
 804ea4a:	f803 0d01 	strb.w	r0, [r3, #-1]!
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804ea4e:	2101      	movs	r1, #1
 804ea50:	4618      	mov	r0, r3
 804ea52:	f002 f8e7 	bl	8050c24 <COM_Transmit>
}
 804ea56:	b003      	add	sp, #12
 804ea58:	f85d fb04 	ldr.w	pc, [sp], #4

0804ea5c <Error_Handler>:
  __HAL_RCC_DBGMCU_CLK_DISABLE();
#endif
}

void Error_Handler(void)
{
 804ea5c:	b508      	push	{r3, lr}
	PRINTF("Erro Handler");
 804ea5e:	4802      	ldr	r0, [pc, #8]	; (804ea68 <Error_Handler+0xc>)
 804ea60:	f7ff fef8 	bl	804e854 <TraceSend>
 804ea64:	e7fe      	b.n	804ea64 <Error_Handler+0x8>
 804ea66:	bf00      	nop
 804ea68:	08054de9 	.word	0x08054de9

0804ea6c <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 804ea6c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 804ea6e:	f7f5 fcef 	bl	8044450 <HAL_FLASH_Unlock>
 804ea72:	b950      	cbnz	r0, 804ea8a <FLASH_INT_If_Clear_Error+0x1e>
  {

    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PGPERR | FLASH_SR_PGSERR);
 804ea74:	4b06      	ldr	r3, [pc, #24]	; (804ea90 <FLASH_INT_If_Clear_Error+0x24>)
 804ea76:	22f0      	movs	r2, #240	; 0xf0
 804ea78:	60da      	str	r2, [r3, #12]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 804ea7a:	f7f5 fcfb 	bl	8044474 <HAL_FLASH_Lock>
 804ea7e:	b118      	cbz	r0, 804ea88 <FLASH_INT_If_Clear_Error+0x1c>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 804ea80:	4804      	ldr	r0, [pc, #16]	; (804ea94 <FLASH_INT_If_Clear_Error+0x28>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804ea82:	f002 ff4f 	bl	8051924 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 804ea86:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 804ea88:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804ea8a:	4803      	ldr	r0, [pc, #12]	; (804ea98 <FLASH_INT_If_Clear_Error+0x2c>)
 804ea8c:	e7f9      	b.n	804ea82 <FLASH_INT_If_Clear_Error+0x16>
 804ea8e:	bf00      	nop
 804ea90:	40023c00 	.word	0x40023c00
 804ea94:	08054df6 	.word	0x08054df6
 804ea98:	08054e0f 	.word	0x08054e0f

0804ea9c <FLASH_If_Read>:
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804ea9c:	f1b1 4f10 	cmp.w	r1, #2415919104	; 0x90000000
{
 804eaa0:	b508      	push	{r3, lr}
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804eaa2:	d203      	bcs.n	804eaac <FLASH_If_Read+0x10>
  memcpy(pDestination, pSource, uLength);
 804eaa4:	f002 fa5a 	bl	8050f5c <memcpy>
    return FLASH_INT_If_Read(pDestination, pSource, uLength);
 804eaa8:	2000      	movs	r0, #0
}
 804eaaa:	bd08      	pop	{r3, pc}
    return FLASH_EXT_If_Read(pDestination, pSource, uLength);
 804eaac:	2001      	movs	r0, #1
 804eaae:	e7fc      	b.n	804eaaa <FLASH_If_Read+0xe>

0804eab0 <FLASH_INT_If_Erase_Size>:
{
 804eab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 804eab2:	b087      	sub	sp, #28
  uint32_t sector_error = 0U;
 804eab4:	2300      	movs	r3, #0
{
 804eab6:	4605      	mov	r5, r0
 804eab8:	460f      	mov	r7, r1
  uint32_t sector_error = 0U;
 804eaba:	9300      	str	r3, [sp, #0]
  e_ret_status = FLASH_INT_If_Clear_Error();
 804eabc:	f7ff ffd6 	bl	804ea6c <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804eac0:	4604      	mov	r4, r0
 804eac2:	bb90      	cbnz	r0, 804eb2a <FLASH_INT_If_Erase_Size+0x7a>
    if (HAL_FLASH_Unlock() == HAL_OK)
 804eac4:	f7f5 fcc4 	bl	8044450 <HAL_FLASH_Unlock>
 804eac8:	4604      	mov	r4, r0
 804eaca:	bba8      	cbnz	r0, 804eb38 <FLASH_INT_If_Erase_Size+0x88>

static uint32_t GetSector(uint32_t Add)
{
  uint32_t sector = 0;

  while (Add >= FlashSectorsAddress[sector + 1])
 804eacc:	4b1b      	ldr	r3, [pc, #108]	; (804eb3c <FLASH_INT_If_Erase_Size+0x8c>)
  uint32_t sector = 0;
 804eace:	4606      	mov	r6, r0
 804ead0:	4618      	mov	r0, r3
  while (Add >= FlashSectorsAddress[sector + 1])
 804ead2:	1c72      	adds	r2, r6, #1
 804ead4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 804ead8:	428d      	cmp	r5, r1
 804eada:	d229      	bcs.n	804eb30 <FLASH_INT_If_Erase_Size+0x80>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804eadc:	3f01      	subs	r7, #1
 804eade:	443d      	add	r5, r7
  uint32_t sector = 0;
 804eae0:	2300      	movs	r3, #0
  while (Add >= FlashSectorsAddress[sector + 1])
 804eae2:	1c5a      	adds	r2, r3, #1
 804eae4:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 804eae8:	428d      	cmp	r5, r1
 804eaea:	d223      	bcs.n	804eb34 <FLASH_INT_If_Erase_Size+0x84>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804eaec:	f1c6 0501 	rsb	r5, r6, #1
 804eaf0:	441d      	add	r5, r3
      p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 804eaf2:	2300      	movs	r3, #0
 804eaf4:	9301      	str	r3, [sp, #4]
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804eaf6:	4f12      	ldr	r7, [pc, #72]	; (804eb40 <FLASH_INT_If_Erase_Size+0x90>)
      p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 804eaf8:	2302      	movs	r3, #2
 804eafa:	9305      	str	r3, [sp, #20]
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804eafc:	2d02      	cmp	r5, #2
 804eafe:	462b      	mov	r3, r5
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804eb00:	4669      	mov	r1, sp
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804eb02:	bf28      	it	cs
 804eb04:	2302      	movcs	r3, #2
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804eb06:	a801      	add	r0, sp, #4
        p_erase_init.NbSectors = chunk_nb_sectors;
 804eb08:	e9cd 6303 	strd	r6, r3, [sp, #12]
        nb_sectors -= chunk_nb_sectors;
 804eb0c:	1aed      	subs	r5, r5, r3
        first_sector += chunk_nb_sectors;
 804eb0e:	441e      	add	r6, r3
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804eb10:	f7f5 fd94 	bl	804463c <HAL_FLASHEx_Erase>
 804eb14:	b110      	cbz	r0, 804eb1c <FLASH_INT_If_Erase_Size+0x6c>
          HAL_FLASH_GetError();
 804eb16:	f7f5 fcb7 	bl	8044488 <HAL_FLASH_GetError>
          e_ret_status = HAL_ERROR;
 804eb1a:	2401      	movs	r4, #1
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804eb1c:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 804eb20:	603b      	str	r3, [r7, #0]
      } while (nb_sectors > 0);
 804eb22:	2d00      	cmp	r5, #0
 804eb24:	d1ea      	bne.n	804eafc <FLASH_INT_If_Erase_Size+0x4c>
      HAL_FLASH_Lock();
 804eb26:	f7f5 fca5 	bl	8044474 <HAL_FLASH_Lock>
}
 804eb2a:	4620      	mov	r0, r4
 804eb2c:	b007      	add	sp, #28
 804eb2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    sector++;
 804eb30:	4616      	mov	r6, r2
 804eb32:	e7ce      	b.n	804ead2 <FLASH_INT_If_Erase_Size+0x22>
 804eb34:	4613      	mov	r3, r2
 804eb36:	e7d4      	b.n	804eae2 <FLASH_INT_If_Erase_Size+0x32>
      e_ret_status = HAL_ERROR;
 804eb38:	2401      	movs	r4, #1
 804eb3a:	e7f6      	b.n	804eb2a <FLASH_INT_If_Erase_Size+0x7a>
 804eb3c:	200011ac 	.word	0x200011ac
 804eb40:	40003000 	.word	0x40003000

0804eb44 <FLASH_If_Erase_Size>:
  if ((uint32_t) pStart < EXTERNAL_FLASH_ADDRESS)
 804eb44:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804eb48:	d201      	bcs.n	804eb4e <FLASH_If_Erase_Size+0xa>
    return FLASH_INT_If_Erase_Size(pStart, uLength);
 804eb4a:	f7ff bfb1 	b.w	804eab0 <FLASH_INT_If_Erase_Size>
}
 804eb4e:	2001      	movs	r0, #1
 804eb50:	4770      	bx	lr

0804eb52 <FLASH_INT_If_Write>:
{
 804eb52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804eb56:	4605      	mov	r5, r0
 804eb58:	460e      	mov	r6, r1
 804eb5a:	4617      	mov	r7, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 804eb5c:	f7ff ff86 	bl	804ea6c <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804eb60:	4604      	mov	r4, r0
 804eb62:	b940      	cbnz	r0, 804eb76 <FLASH_INT_If_Write+0x24>
    if (HAL_FLASH_Unlock() != HAL_OK)
 804eb64:	f7f5 fc74 	bl	8044450 <HAL_FLASH_Unlock>
 804eb68:	4604      	mov	r4, r0
 804eb6a:	b9c8      	cbnz	r0, 804eba0 <FLASH_INT_If_Write+0x4e>
 804eb6c:	442f      	add	r7, r5
      for (i = 0U; i < uLength; i++)
 804eb6e:	42bd      	cmp	r5, r7
 804eb70:	d104      	bne.n	804eb7c <FLASH_INT_If_Write+0x2a>
      HAL_FLASH_Lock();
 804eb72:	f7f5 fc7f 	bl	8044474 <HAL_FLASH_Lock>
}
 804eb76:	4620      	mov	r0, r4
 804eb78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, (uint32_t) pDestination,  *((uint8_t *)(pdata + i))) == HAL_OK)
 804eb7c:	7832      	ldrb	r2, [r6, #0]
 804eb7e:	2300      	movs	r3, #0
 804eb80:	4629      	mov	r1, r5
 804eb82:	2000      	movs	r0, #0
 804eb84:	46b0      	mov	r8, r6
 804eb86:	f7f5 fcaf 	bl	80444e8 <HAL_FLASH_Program>
 804eb8a:	b938      	cbnz	r0, 804eb9c <FLASH_INT_If_Write+0x4a>
          if (*(uint8_t *)pDestination != *(uint8_t *)(pdata + i))
 804eb8c:	f815 3b01 	ldrb.w	r3, [r5], #1
 804eb90:	f898 2000 	ldrb.w	r2, [r8]
 804eb94:	429a      	cmp	r2, r3
 804eb96:	f106 0601 	add.w	r6, r6, #1
 804eb9a:	d0e8      	beq.n	804eb6e <FLASH_INT_If_Write+0x1c>
          e_ret_status = HAL_ERROR;
 804eb9c:	2401      	movs	r4, #1
 804eb9e:	e7e8      	b.n	804eb72 <FLASH_INT_If_Write+0x20>
      return HAL_ERROR;
 804eba0:	2401      	movs	r4, #1
 804eba2:	e7e8      	b.n	804eb76 <FLASH_INT_If_Write+0x24>

0804eba4 <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 804eba4:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804eba8:	d201      	bcs.n	804ebae <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 804ebaa:	f7ff bfd2 	b.w	804eb52 <FLASH_INT_If_Write>
}
 804ebae:	2001      	movs	r0, #1
 804ebb0:	4770      	bx	lr
	...

0804ebb4 <Ymodem_HeaderPktRxCpltCallback>:
  * @brief  Ymodem Header Packet Transfer completed callback.
  * @param  uFileSize Dimension of the file that will be received (Bytes).
  * @retval None
  */
HAL_StatusTypeDef Ymodem_HeaderPktRxCpltCallback(uint32_t uFileSize)
{
 804ebb4:	b510      	push	{r4, lr}
  /*Reset of the ymodem variables */
  m_uFileSizeYmodem = 0U;
  m_uPacketsReceived = 0U;
 804ebb6:	4b07      	ldr	r3, [pc, #28]	; (804ebd4 <Ymodem_HeaderPktRxCpltCallback+0x20>)
 804ebb8:	2400      	movs	r4, #0
  m_uNbrBlocksYmodem = 0U;

  /*Filesize information is stored*/
  m_uFileSizeYmodem = uFileSize;
 804ebba:	e9c3 4000 	strd	r4, r0, [r3]

  /*Compute the number of blocks */
#ifndef MINICOM_YMODEM
  /* Teraterm sends 1kB YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_1K_SIZE - 1U)) / PACKET_1K_SIZE;
 804ebbe:	f200 30ff 	addw	r0, r0, #1023	; 0x3ff
 804ebc2:	0a80      	lsrs	r0, r0, #10
 804ebc4:	6098      	str	r0, [r3, #8]
  /* Minicom sends 128 bytes YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_SIZE - 1U)) / PACKET_SIZE;
#endif /* MINICOM_YMODEM */

  /* NOTE : delay inserted for Ymodem protocol*/
  HAL_Delay(1000U);
 804ebc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804ebca:	f001 fa8f 	bl	80500ec <HAL_Delay>

  return HAL_OK;
}
 804ebce:	4620      	mov	r0, r4
 804ebd0:	bd10      	pop	{r4, pc}
 804ebd2:	bf00      	nop
 804ebd4:	200037b4 	.word	0x200037b4

0804ebd8 <Ymodem_DataPktRxCpltCallback>:
  * @retval None
  */
#ifndef MINICOM_YMODEM
/* Teraterm YMODEM */
HAL_StatusTypeDef Ymodem_DataPktRxCpltCallback(uint8_t *pData, uint32_t uFlashDestination, uint32_t uSize)
{
 804ebd8:	b570      	push	{r4, r5, r6, lr}
  uint32_t uOldSize;
#if !defined(SFU_NO_SWAP)
  SE_FwRawHeaderTypeDef fw_header_dwl;
#endif /* (SFU_NO_SWAP) */

  m_uPacketsReceived++;
 804ebda:	4c43      	ldr	r4, [pc, #268]	; (804ece8 <Ymodem_DataPktRxCpltCallback+0x110>)
 804ebdc:	6823      	ldr	r3, [r4, #0]
{
 804ebde:	4615      	mov	r5, r2

  /*Increase the number of received packets*/
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804ebe0:	68a2      	ldr	r2, [r4, #8]
  m_uPacketsReceived++;
 804ebe2:	3301      	adds	r3, #1
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804ebe4:	4293      	cmp	r3, r2
{
 804ebe6:	b0d0      	sub	sp, #320	; 0x140
 804ebe8:	4606      	mov	r6, r0
  m_uPacketsReceived++;
 804ebea:	6023      	str	r3, [r4, #0]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804ebec:	d106      	bne.n	804ebfc <Ymodem_DataPktRxCpltCallback+0x24>
  {
    /*Extracting actual payload from last packet*/
    if (0 == (m_uFileSizeYmodem % PACKET_1K_SIZE))
 804ebee:	6865      	ldr	r5, [r4, #4]
 804ebf0:	f3c5 0509 	ubfx	r5, r5, #0, #10
    {
      /* The last packet must be fully considered */
      uSize = PACKET_1K_SIZE;
 804ebf4:	2d00      	cmp	r5, #0
 804ebf6:	bf08      	it	eq
 804ebf8:	f44f 6580 	moveq.w	r5, #1024	; 0x400
      uSize = m_uFileSizeYmodem - ((uint32_t)(m_uFileSizeYmodem / PACKET_1K_SIZE) * PACKET_1K_SIZE);
    }
  }

  /* First packet : Contains header information: PartialFwSize and PartialFwOffset information */
  if (m_uPacketsReceived == 1)
 804ebfc:	2b01      	cmp	r3, #1
 804ebfe:	d112      	bne.n	804ec26 <Ymodem_DataPktRxCpltCallback+0x4e>
    /* End of Image to be downloaded */
#if defined(SFU_NO_SWAP)
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->FwSize + SFU_IMG_IMAGE_OFFSET;
#else
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
                   + (((SE_FwRawHeaderTypeDef *)pData)->PartialFwOffset % SLOT_SIZE(SLOT_SWAP))
 804ec00:	4b3a      	ldr	r3, [pc, #232]	; (804ecec <Ymodem_DataPktRxCpltCallback+0x114>)
 804ec02:	4a3b      	ldr	r2, [pc, #236]	; (804ecf0 <Ymodem_DataPktRxCpltCallback+0x118>)
 804ec04:	69db      	ldr	r3, [r3, #28]
 804ec06:	69d2      	ldr	r2, [r2, #28]
 804ec08:	68f0      	ldr	r0, [r6, #12]
 804ec0a:	3301      	adds	r3, #1
 804ec0c:	1a9b      	subs	r3, r3, r2
 804ec0e:	fbb0 f2f3 	udiv	r2, r0, r3
 804ec12:	fb03 0312 	mls	r3, r3, r2, r0
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804ec16:	6932      	ldr	r2, [r6, #16]
    m_uDwlImgCurrent = uFlashDestination;
 804ec18:	e9c4 1103 	strd	r1, r1, [r4, #12]
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804ec1c:	4411      	add	r1, r2
                   + SFU_IMG_IMAGE_OFFSET;
 804ec1e:	f501 7100 	add.w	r1, r1, #512	; 0x200
 804ec22:	4419      	add	r1, r3
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804ec24:	6161      	str	r1, [r4, #20]
#endif /* SFU_NO_SWAP */
  }

  /* This packet : contains end of FW header */
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804ec26:	68e3      	ldr	r3, [r4, #12]
 804ec28:	6920      	ldr	r0, [r4, #16]
 804ec2a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 804ec2e:	4283      	cmp	r3, r0
 804ec30:	d946      	bls.n	804ecc0 <Ymodem_DataPktRxCpltCallback+0xe8>
      ((m_uDwlImgCurrent + uSize) >= (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)))
 804ec32:	1942      	adds	r2, r0, r5
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804ec34:	4293      	cmp	r3, r2
 804ec36:	d843      	bhi.n	804ecc0 <Ymodem_DataPktRxCpltCallback+0xe8>
    uLength = SFU_IMG_IMAGE_OFFSET % PACKET_1K_SIZE;
    if (uLength == 0)
    {
      uLength = PACKET_1K_SIZE;
    }
    if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uLength) == HAL_OK)
 804ec38:	f44f 7200 	mov.w	r2, #512	; 0x200
 804ec3c:	4631      	mov	r1, r6
 804ec3e:	f7ff ffb1 	bl	804eba4 <FLASH_If_Write>
 804ec42:	2800      	cmp	r0, #0
 804ec44:	d13e      	bne.n	804ecc4 <Ymodem_DataPktRxCpltCallback+0xec>
#else
      /*
       * Read header from dwl area : in some configuration header can be transmitted with 2 YMODEM packets
       * ==> pData contains only the last part of the header and cannot be used to retrieve PartialFwOffset
       */
      e_ret_status = FLASH_If_Read((uint8_t *)&fw_header_dwl, (void *) m_uDwlImgStart, SE_FW_HEADER_TOT_LEN);
 804ec46:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804ec4a:	68e1      	ldr	r1, [r4, #12]
 804ec4c:	4668      	mov	r0, sp
 804ec4e:	f7ff ff25 	bl	804ea9c <FLASH_If_Read>

      /* Shift the DWL area pointer, to align image with (PartialFwOffset % sector size) in DWL area */
      m_uDwlImgCurrent += uLength + fw_header_dwl.PartialFwOffset % SLOT_SIZE(SLOT_SWAP);
 804ec52:	4b26      	ldr	r3, [pc, #152]	; (804ecec <Ymodem_DataPktRxCpltCallback+0x114>)
 804ec54:	4a26      	ldr	r2, [pc, #152]	; (804ecf0 <Ymodem_DataPktRxCpltCallback+0x118>)
 804ec56:	69db      	ldr	r3, [r3, #28]
 804ec58:	69d2      	ldr	r2, [r2, #28]
 804ec5a:	9903      	ldr	r1, [sp, #12]
 804ec5c:	3301      	adds	r3, #1
 804ec5e:	1a9b      	subs	r3, r3, r2
 804ec60:	fbb1 f2f3 	udiv	r2, r1, r3
 804ec64:	fb03 1312 	mls	r3, r3, r2, r1
 804ec68:	6922      	ldr	r2, [r4, #16]
 804ec6a:	f502 7200 	add.w	r2, r2, #512	; 0x200
 804ec6e:	4413      	add	r3, r2
 804ec70:	6123      	str	r3, [r4, #16]
#endif /* SFU_NO_SWAP */

      /* Update remaining packet size to write */
      uSize -= uLength;
 804ec72:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200

      /* Update pData pointer to received packet data */
      pData += uLength;
 804ec76:	f506 7600 	add.w	r6, r6, #512	; 0x200
      e_ret_status = HAL_ERROR;
    }
  }

  /* Skip data write if all has been already written as part of the header */
  if (uSize != 0U)
 804ec7a:	b19d      	cbz	r5, 804eca4 <Ymodem_DataPktRxCpltCallback+0xcc>
  {
    /*Adjust dimension to unitary flash programming length */
    if (uSize % FLASH_IF_MIN_WRITE_LEN != 0U)
 804ec7c:	076b      	lsls	r3, r5, #29
 804ec7e:	d00b      	beq.n	804ec98 <Ymodem_DataPktRxCpltCallback+0xc0>
    {
      uOldSize = uSize;
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ec80:	6962      	ldr	r2, [r4, #20]
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ec82:	f025 0307 	bic.w	r3, r5, #7
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ec86:	3208      	adds	r2, #8
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ec88:	3308      	adds	r3, #8
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ec8a:	6162      	str	r2, [r4, #20]
 804ec8c:	4435      	add	r5, r6
      while (uOldSize < uSize)
      {
        pData[uOldSize] = 0xFF;
 804ec8e:	21ff      	movs	r1, #255	; 0xff
      while (uOldSize < uSize)
 804ec90:	1baa      	subs	r2, r5, r6
 804ec92:	429a      	cmp	r2, r3
 804ec94:	d318      	bcc.n	804ecc8 <Ymodem_DataPktRxCpltCallback+0xf0>
 804ec96:	461d      	mov	r5, r3
    }

    /* Write Data in Flash - size has to be 64-bit aligned */

    /* Write in flash only if not beyond allowed area */
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804ec98:	6923      	ldr	r3, [r4, #16]
 804ec9a:	6962      	ldr	r2, [r4, #20]
 804ec9c:	1959      	adds	r1, r3, r5
 804ec9e:	4291      	cmp	r1, r2
 804eca0:	d915      	bls.n	804ecce <Ymodem_DataPktRxCpltCallback+0xf6>
        e_ret_status = HAL_ERROR;
      }
    }
    else
    {
      e_ret_status = HAL_ERROR;
 804eca2:	2001      	movs	r0, #1
    }
  }

  /* Last packet : reset m_uPacketsReceived */
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 804eca4:	68a3      	ldr	r3, [r4, #8]
 804eca6:	6822      	ldr	r2, [r4, #0]
 804eca8:	429a      	cmp	r2, r3
  {
    m_uPacketsReceived = 0U;
 804ecaa:	bf04      	itt	eq
 804ecac:	2300      	moveq	r3, #0
 804ecae:	6023      	streq	r3, [r4, #0]
  }

  /* Reset data counters in case of error */
  if (e_ret_status == HAL_ERROR)
 804ecb0:	2801      	cmp	r0, #1
  {

    /*Reset of the ymodem variables */
    m_uFileSizeYmodem = 0U;
 804ecb2:	bf02      	ittt	eq
 804ecb4:	2300      	moveq	r3, #0
    m_uPacketsReceived = 0U;
 804ecb6:	e9c4 3300 	strdeq	r3, r3, [r4]
    m_uNbrBlocksYmodem = 0U;
 804ecba:	60a3      	streq	r3, [r4, #8]
  }
  return e_ret_status;
}
 804ecbc:	b050      	add	sp, #320	; 0x140
 804ecbe:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef e_ret_status = HAL_OK;
 804ecc0:	2000      	movs	r0, #0
 804ecc2:	e7da      	b.n	804ec7a <Ymodem_DataPktRxCpltCallback+0xa2>
      e_ret_status = HAL_ERROR;
 804ecc4:	2001      	movs	r0, #1
 804ecc6:	e7d8      	b.n	804ec7a <Ymodem_DataPktRxCpltCallback+0xa2>
        pData[uOldSize] = 0xFF;
 804ecc8:	f805 1b01 	strb.w	r1, [r5], #1
 804eccc:	e7e0      	b.n	804ec90 <Ymodem_DataPktRxCpltCallback+0xb8>
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804ecce:	2800      	cmp	r0, #0
 804ecd0:	d1e7      	bne.n	804eca2 <Ymodem_DataPktRxCpltCallback+0xca>
      if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uSize) == HAL_OK)
 804ecd2:	462a      	mov	r2, r5
 804ecd4:	4631      	mov	r1, r6
 804ecd6:	4618      	mov	r0, r3
 804ecd8:	f7ff ff64 	bl	804eba4 <FLASH_If_Write>
 804ecdc:	2800      	cmp	r0, #0
 804ecde:	d1e0      	bne.n	804eca2 <Ymodem_DataPktRxCpltCallback+0xca>
        m_uDwlImgCurrent += uSize;
 804ece0:	6923      	ldr	r3, [r4, #16]
 804ece2:	441d      	add	r5, r3
 804ece4:	6125      	str	r5, [r4, #16]
 804ece6:	e7dd      	b.n	804eca4 <Ymodem_DataPktRxCpltCallback+0xcc>
 804ece8:	200037b4 	.word	0x200037b4
 804ecec:	08054630 	.word	0x08054630
 804ecf0:	08054610 	.word	0x08054610

0804ecf4 <FW_UPDATE_Run>:
{
 804ecf4:	b530      	push	{r4, r5, lr}
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804ecf6:	4831      	ldr	r0, [pc, #196]	; (804edbc <FW_UPDATE_Run+0xc8>)
{
 804ecf8:	b0d7      	sub	sp, #348	; 0x15c
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804ecfa:	f7ff fdab 	bl	804e854 <TraceSend>
  refresh_iwdg();
 804ecfe:	f001 fd21 	bl	8050744 <refresh_iwdg>
  SFU_APP_GetDownloadAreaInfo(SLOT_DWL_1, &fw_image_dwl_area);
 804ed02:	a902      	add	r1, sp, #8
 804ed04:	2004      	movs	r0, #4
 804ed06:	f001 f8ff 	bl	804ff08 <SFU_APP_GetDownloadAreaInfo>
  refresh_iwdg();
 804ed0a:	f001 fd1b 	bl	8050744 <refresh_iwdg>
  YMODEM_CallbacksTypeDef ymodemCb = {Ymodem_HeaderPktRxCpltCallback, Ymodem_DataPktRxCpltCallback};
 804ed0e:	4b2c      	ldr	r3, [pc, #176]	; (804edc0 <FW_UPDATE_Run+0xcc>)
 804ed10:	e893 0003 	ldmia.w	r3, {r0, r1}
 804ed14:	ac06      	add	r4, sp, #24
 804ed16:	e884 0003 	stmia.w	r4, {r0, r1}
  PRINTF("  -- Send Firmware \r\n\n");
 804ed1a:	482a      	ldr	r0, [pc, #168]	; (804edc4 <FW_UPDATE_Run+0xd0>)
 804ed1c:	f7ff fd9a 	bl	804e854 <TraceSend>
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804ed20:	4b29      	ldr	r3, [pc, #164]	; (804edc8 <FW_UPDATE_Run+0xd4>)
 804ed22:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804ed26:	601a      	str	r2, [r3, #0]
  refresh_iwdg();
 804ed28:	f001 fd0c 	bl	8050744 <refresh_iwdg>
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804ed2c:	4827      	ldr	r0, [pc, #156]	; (804edcc <FW_UPDATE_Run+0xd8>)
 804ed2e:	f7ff fd91 	bl	804e854 <TraceSend>
  if ((ret = FLASH_If_Erase_Size((void *)(pFwImageDwlArea->DownloadAddr), pFwImageDwlArea->MaxSizeInBytes)) == HAL_OK)
 804ed32:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
 804ed36:	f7ff ff05 	bl	804eb44 <FLASH_If_Erase_Size>
 804ed3a:	bb80      	cbnz	r0, 804ed9e <FW_UPDATE_Run+0xaa>
	  PRINTF("  -- -- File> Transfer> YMODEM> Send ");
 804ed3c:	4824      	ldr	r0, [pc, #144]	; (804edd0 <FW_UPDATE_Run+0xdc>)
 804ed3e:	f7ff fd89 	bl	804e854 <TraceSend>
	 refresh_iwdg();
 804ed42:	f001 fcff 	bl	8050744 <refresh_iwdg>
    Ymodem_Init();
 804ed46:	f001 ff85 	bl	8050c54 <Ymodem_Init>
    e_result = Ymodem_Receive(&u_fw_size, pFwImageDwlArea->DownloadAddr, &ymodemCb);
 804ed4a:	4622      	mov	r2, r4
 804ed4c:	9903      	ldr	r1, [sp, #12]
 804ed4e:	a801      	add	r0, sp, #4
 804ed50:	f001 ff82 	bl	8050c58 <Ymodem_Receive>
 804ed54:	4605      	mov	r5, r0
    PRINTF("\r\n\n");
 804ed56:	481f      	ldr	r0, [pc, #124]	; (804edd4 <FW_UPDATE_Run+0xe0>)
 804ed58:	f7ff fd7c 	bl	804e854 <TraceSend>
    if ((e_result == COM_OK))
 804ed5c:	bb35      	cbnz	r5, 804edac <FW_UPDATE_Run+0xb8>
    	PRINTF("  -- -- Programming Completed Successfully!\r\n\n");
 804ed5e:	481e      	ldr	r0, [pc, #120]	; (804edd8 <FW_UPDATE_Run+0xe4>)
 804ed60:	f7ff fd78 	bl	804e854 <TraceSend>
    	PRINTF("  -- -- Bytes: %ld\r\n\n", u_fw_size);
 804ed64:	9901      	ldr	r1, [sp, #4]
 804ed66:	481d      	ldr	r0, [pc, #116]	; (804eddc <FW_UPDATE_Run+0xe8>)
 804ed68:	f7ff fd74 	bl	804e854 <TraceSend>
    ret = FLASH_If_Read(fw_header_dwl_slot, (void *) fw_image_dwl_area.DownloadAddr, SE_FW_HEADER_TOT_LEN);
 804ed6c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804ed70:	9903      	ldr	r1, [sp, #12]
 804ed72:	4620      	mov	r0, r4
 804ed74:	f7ff fe92 	bl	804ea9c <FLASH_If_Read>
 804ed78:	4605      	mov	r5, r0
    (void)SFU_APP_InstallAtNextReset((uint8_t *) fw_header_dwl_slot);
 804ed7a:	4620      	mov	r0, r4
 804ed7c:	f001 f8a8 	bl	804fed0 <SFU_APP_InstallAtNextReset>
    PRINTF("  -- Image correctly downloaded - reboot\r\n\n");
 804ed80:	4817      	ldr	r0, [pc, #92]	; (804ede0 <FW_UPDATE_Run+0xec>)
 804ed82:	f7ff fd67 	bl	804e854 <TraceSend>
    COM_Transmit((uint8_t*)&answer_update_success_buffer, sizeof(answer_update_success_buffer), 100);
 804ed86:	2264      	movs	r2, #100	; 0x64
 804ed88:	2103      	movs	r1, #3
 804ed8a:	4816      	ldr	r0, [pc, #88]	; (804ede4 <FW_UPDATE_Run+0xf0>)
 804ed8c:	f001 ff4a 	bl	8050c24 <COM_Transmit>
    HAL_Delay(1000U);
 804ed90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804ed94:	f001 f9aa 	bl	80500ec <HAL_Delay>
    HAL_NVIC_SystemReset();
 804ed98:	f7f5 f8fa 	bl	8043f90 <HAL_NVIC_SystemReset>
  if (ret != HAL_OK)
 804ed9c:	b115      	cbz	r5, 804eda4 <FW_UPDATE_Run+0xb0>
	  PRINTF("  -- !!Operation failed!! \r\n\n");
 804ed9e:	4812      	ldr	r0, [pc, #72]	; (804ede8 <FW_UPDATE_Run+0xf4>)
 804eda0:	f7ff fd58 	bl	804e854 <TraceSend>
  HAL_NVIC_SystemReset();
 804eda4:	f7f5 f8f4 	bl	8043f90 <HAL_NVIC_SystemReset>
}
 804eda8:	b057      	add	sp, #348	; 0x15c
 804edaa:	bd30      	pop	{r4, r5, pc}
    else if (e_result == COM_ABORT)
 804edac:	2d02      	cmp	r5, #2
    	PRINTF("  -- -- !!Aborted by user!!\r\n\n");
 804edae:	bf0c      	ite	eq
 804edb0:	480e      	ldreq	r0, [pc, #56]	; (804edec <FW_UPDATE_Run+0xf8>)
    	PRINTF("  -- -- !!Error during file download!!\r\n\n");
 804edb2:	480f      	ldrne	r0, [pc, #60]	; (804edf0 <FW_UPDATE_Run+0xfc>)
 804edb4:	f7ff fd4e 	bl	804e854 <TraceSend>
 804edb8:	e7f1      	b.n	804ed9e <FW_UPDATE_Run+0xaa>
 804edba:	bf00      	nop
 804edbc:	08054e2a 	.word	0x08054e2a
 804edc0:	080545f0 	.word	0x080545f0
 804edc4:	08054e6a 	.word	0x08054e6a
 804edc8:	40003000 	.word	0x40003000
 804edcc:	08054e81 	.word	0x08054e81
 804edd0:	08054ea6 	.word	0x08054ea6
 804edd4:	08054fa0 	.word	0x08054fa0
 804edd8:	08054ecc 	.word	0x08054ecc
 804eddc:	08054efb 	.word	0x08054efb
 804ede0:	08054f11 	.word	0x08054f11
 804ede4:	20001013 	.word	0x20001013
 804ede8:	08054f86 	.word	0x08054f86
 804edec:	08054f3d 	.word	0x08054f3d
 804edf0:	08054f5c 	.word	0x08054f5c

0804edf4 <HW_GPIO_GetBitPos>:

  if ((GPIO_Pin & 0xFF00) != 0)
  {
    PinPos |= 0x8;
  }
  if ((GPIO_Pin & 0xF0F0) != 0)
 804edf4:	4a0a      	ldr	r2, [pc, #40]	; (804ee20 <HW_GPIO_GetBitPos+0x2c>)
    PinPos |= 0x8;
 804edf6:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
 804edfa:	bf14      	ite	ne
 804edfc:	2308      	movne	r3, #8
 804edfe:	2300      	moveq	r3, #0
  if ((GPIO_Pin & 0xF0F0) != 0)
 804ee00:	4210      	tst	r0, r2
  {
    PinPos |= 0x4;
  }
  if ((GPIO_Pin & 0xCCCC) != 0)
 804ee02:	4a08      	ldr	r2, [pc, #32]	; (804ee24 <HW_GPIO_GetBitPos+0x30>)
    PinPos |= 0x4;
 804ee04:	bf18      	it	ne
 804ee06:	f043 0304 	orrne.w	r3, r3, #4
  if ((GPIO_Pin & 0xCCCC) != 0)
 804ee0a:	4210      	tst	r0, r2
  {
    PinPos |= 0x2;
  }
  if ((GPIO_Pin & 0xAAAA) != 0)
 804ee0c:	4a06      	ldr	r2, [pc, #24]	; (804ee28 <HW_GPIO_GetBitPos+0x34>)
    PinPos |= 0x2;
 804ee0e:	bf18      	it	ne
 804ee10:	f043 0302 	orrne.w	r3, r3, #2
  if ((GPIO_Pin & 0xAAAA) != 0)
 804ee14:	4210      	tst	r0, r2
  {
    PinPos |= 0x1;
 804ee16:	bf18      	it	ne
 804ee18:	f043 0301 	orrne.w	r3, r3, #1
  }


  return PinPos;
}
 804ee1c:	4618      	mov	r0, r3
 804ee1e:	4770      	bx	lr
 804ee20:	fffff0f0 	.word	0xfffff0f0
 804ee24:	ffffcccc 	.word	0xffffcccc
 804ee28:	ffffaaaa 	.word	0xffffaaaa

0804ee2c <HW_GPIO_Init>:
{
 804ee2c:	b430      	push	{r4, r5}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804ee2e:	4b28      	ldr	r3, [pc, #160]	; (804eed0 <HW_GPIO_Init+0xa4>)
 804ee30:	4298      	cmp	r0, r3
{
 804ee32:	b086      	sub	sp, #24
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804ee34:	f04f 0400 	mov.w	r4, #0
 804ee38:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 804ee3c:	d032      	beq.n	804eea4 <HW_GPIO_Init+0x78>
 804ee3e:	d80f      	bhi.n	804ee60 <HW_GPIO_Init+0x34>
 804ee40:	4d24      	ldr	r5, [pc, #144]	; (804eed4 <HW_GPIO_Init+0xa8>)
 804ee42:	42a8      	cmp	r0, r5
 804ee44:	d01e      	beq.n	804ee84 <HW_GPIO_Init+0x58>
 804ee46:	2300      	movs	r3, #0
 804ee48:	9305      	str	r3, [sp, #20]
 804ee4a:	4b23      	ldr	r3, [pc, #140]	; (804eed8 <HW_GPIO_Init+0xac>)
 804ee4c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804ee4e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 804ee52:	631c      	str	r4, [r3, #48]	; 0x30
 804ee54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ee56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804ee5a:	9305      	str	r3, [sp, #20]
 804ee5c:	9b05      	ldr	r3, [sp, #20]
 804ee5e:	e01b      	b.n	804ee98 <HW_GPIO_Init+0x6c>
 804ee60:	4d1e      	ldr	r5, [pc, #120]	; (804eedc <HW_GPIO_Init+0xb0>)
 804ee62:	42a8      	cmp	r0, r5
 804ee64:	d029      	beq.n	804eeba <HW_GPIO_Init+0x8e>
 804ee66:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 804ee6a:	42a8      	cmp	r0, r5
 804ee6c:	d1eb      	bne.n	804ee46 <HW_GPIO_Init+0x1a>
 804ee6e:	9404      	str	r4, [sp, #16]
 804ee70:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804ee72:	f044 0408 	orr.w	r4, r4, #8
 804ee76:	631c      	str	r4, [r3, #48]	; 0x30
 804ee78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ee7a:	f003 0308 	and.w	r3, r3, #8
 804ee7e:	9304      	str	r3, [sp, #16]
 804ee80:	9b04      	ldr	r3, [sp, #16]
 804ee82:	e009      	b.n	804ee98 <HW_GPIO_Init+0x6c>
 804ee84:	9401      	str	r4, [sp, #4]
 804ee86:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804ee88:	f044 0401 	orr.w	r4, r4, #1
 804ee8c:	631c      	str	r4, [r3, #48]	; 0x30
 804ee8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ee90:	f003 0301 	and.w	r3, r3, #1
 804ee94:	9301      	str	r3, [sp, #4]
 804ee96:	9b01      	ldr	r3, [sp, #4]
  initStruct->Pin = GPIO_Pin ;
 804ee98:	6011      	str	r1, [r2, #0]
  HAL_GPIO_Init(port, initStruct);
 804ee9a:	4611      	mov	r1, r2
}
 804ee9c:	b006      	add	sp, #24
 804ee9e:	bc30      	pop	{r4, r5}
  HAL_GPIO_Init(port, initStruct);
 804eea0:	f7f5 bc1a 	b.w	80446d8 <HAL_GPIO_Init>
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804eea4:	9402      	str	r4, [sp, #8]
 804eea6:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804eea8:	f044 0402 	orr.w	r4, r4, #2
 804eeac:	631c      	str	r4, [r3, #48]	; 0x30
 804eeae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804eeb0:	f003 0302 	and.w	r3, r3, #2
 804eeb4:	9302      	str	r3, [sp, #8]
 804eeb6:	9b02      	ldr	r3, [sp, #8]
 804eeb8:	e7ee      	b.n	804ee98 <HW_GPIO_Init+0x6c>
 804eeba:	9403      	str	r4, [sp, #12]
 804eebc:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804eebe:	f044 0404 	orr.w	r4, r4, #4
 804eec2:	631c      	str	r4, [r3, #48]	; 0x30
 804eec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804eec6:	f003 0304 	and.w	r3, r3, #4
 804eeca:	9303      	str	r3, [sp, #12]
 804eecc:	9b03      	ldr	r3, [sp, #12]
 804eece:	e7e3      	b.n	804ee98 <HW_GPIO_Init+0x6c>
 804eed0:	40020400 	.word	0x40020400
 804eed4:	40020000 	.word	0x40020000
 804eed8:	40023800 	.word	0x40023800
 804eedc:	40020800 	.word	0x40020800

0804eee0 <HW_GPIO_SetIrq>:
{
 804eee0:	b538      	push	{r3, r4, r5, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804eee2:	4608      	mov	r0, r1
{
 804eee4:	461c      	mov	r4, r3
 804eee6:	4615      	mov	r5, r2
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804eee8:	f7ff ff84 	bl	804edf4 <HW_GPIO_GetBitPos>
 804eeec:	4b08      	ldr	r3, [pc, #32]	; (804ef10 <HW_GPIO_SetIrq+0x30>)
    GpioIrq[ BitPos ] = irqHandler;
 804eeee:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  if (irqHandler != NULL)
 804eef2:	b164      	cbz	r4, 804ef0e <HW_GPIO_SetIrq+0x2e>
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804eef4:	4608      	mov	r0, r1
 804eef6:	f001 f95d 	bl	80501b4 <MSP_GetIRQn>
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804eefa:	4629      	mov	r1, r5
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804eefc:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804eefe:	2200      	movs	r2, #0
 804ef00:	f7f4 fff0 	bl	8043ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IRQnb);
 804ef04:	4620      	mov	r0, r4
}
 804ef06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_NVIC_EnableIRQ(IRQnb);
 804ef0a:	f7f5 b81f 	b.w	8043f4c <HAL_NVIC_EnableIRQ>
}
 804ef0e:	bd38      	pop	{r3, r4, r5, pc}
 804ef10:	200037cc 	.word	0x200037cc

0804ef14 <HW_GPIO_IrqHandler>:
{
 804ef14:	b510      	push	{r4, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin);
 804ef16:	f7ff ff6d 	bl	804edf4 <HW_GPIO_GetBitPos>
  if (GpioIrq[ BitPos ]  != NULL)
 804ef1a:	4b04      	ldr	r3, [pc, #16]	; (804ef2c <HW_GPIO_IrqHandler+0x18>)
 804ef1c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804ef20:	b11b      	cbz	r3, 804ef2a <HW_GPIO_IrqHandler+0x16>
    GpioIrq[ BitPos ](NULL);
 804ef22:	2000      	movs	r0, #0
}
 804ef24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GpioIrq[ BitPos ](NULL);
 804ef28:	4718      	bx	r3
}
 804ef2a:	bd10      	pop	{r4, pc}
 804ef2c:	200037cc 	.word	0x200037cc

0804ef30 <HW_GPIO_Write>:
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (GPIO_PinState) value);
 804ef30:	b2d2      	uxtb	r2, r2
 804ef32:	f7f5 bd45 	b.w	80449c0 <HAL_GPIO_WritePin>
	...

0804ef38 <HW_I2C1_Init>:



/* I2C1 init function */
void HW_I2C1_Init(void)
{
 804ef38:	b508      	push	{r3, lr}
//  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
//  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
//  {
//    Error_Handler();
//  }
	hi2c1.Instance = I2C1;
 804ef3a:	480b      	ldr	r0, [pc, #44]	; (804ef68 <HW_I2C1_Init+0x30>)
	hi2c1.Init.ClockSpeed = 100000;
 804ef3c:	4a0b      	ldr	r2, [pc, #44]	; (804ef6c <HW_I2C1_Init+0x34>)
 804ef3e:	4b0c      	ldr	r3, [pc, #48]	; (804ef70 <HW_I2C1_Init+0x38>)
 804ef40:	e9c0 2300 	strd	r2, r3, [r0]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 804ef44:	2300      	movs	r3, #0
	hi2c1.Init.OwnAddress1 = 0;
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 804ef46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	hi2c1.Init.OwnAddress1 = 0;
 804ef4a:	e9c0 3302 	strd	r3, r3, [r0, #8]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 804ef4e:	e9c0 2304 	strd	r2, r3, [r0, #16]
	hi2c1.Init.OwnAddress2 = 0;
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 804ef52:	e9c0 3306 	strd	r3, r3, [r0, #24]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 804ef56:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 804ef58:	f7f5 ff18 	bl	8044d8c <HAL_I2C_Init>
 804ef5c:	b118      	cbz	r0, 804ef66 <HW_I2C1_Init+0x2e>
	{
		Error_Handler();
	}

}
 804ef5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 804ef62:	f7ff bd7b 	b.w	804ea5c <Error_Handler>
}
 804ef66:	bd08      	pop	{r3, pc}
 804ef68:	20006058 	.word	0x20006058
 804ef6c:	40005400 	.word	0x40005400
 804ef70:	000186a0 	.word	0x000186a0

0804ef74 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 804ef74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ef78:	2200      	movs	r2, #0
{
 804ef7a:	4605      	mov	r5, r0
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ef7c:	4826      	ldr	r0, [pc, #152]	; (804f018 <HW_RTC_GetCalendarValue+0xa4>)
  * @param  RTCx RTC Instance
  * @retval Sub second value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 804ef7e:	4f27      	ldr	r7, [pc, #156]	; (804f01c <HW_RTC_GetCalendarValue+0xa8>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804ef80:	f8df 8094 	ldr.w	r8, [pc, #148]	; 804f018 <HW_RTC_GetCalendarValue+0xa4>
{
 804ef84:	460c      	mov	r4, r1
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ef86:	f7f6 ff14 	bl	8045db2 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804ef8a:	2200      	movs	r2, #0
 804ef8c:	4629      	mov	r1, r5
 804ef8e:	4640      	mov	r0, r8
 804ef90:	6abe      	ldr	r6, [r7, #40]	; 0x28
 804ef92:	f7f6 ff35 	bl	8045e00 <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ef96:	2200      	movs	r2, #0
 804ef98:	4621      	mov	r1, r4
 804ef9a:	4640      	mov	r0, r8
 804ef9c:	f7f6 ff09 	bl	8045db2 <HAL_RTC_GetTime>
 804efa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804efa2:	b2b6      	uxth	r6, r6
 804efa4:	b29b      	uxth	r3, r3

  }
  while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 804efa6:	42b3      	cmp	r3, r6
 804efa8:	d1ef      	bne.n	804ef8a <HW_RTC_GetCalendarValue+0x16>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804efaa:	78eb      	ldrb	r3, [r5, #3]

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 804efac:	4a1c      	ldr	r2, [pc, #112]	; (804f020 <HW_RTC_GetCalendarValue+0xac>)
 804efae:	491d      	ldr	r1, [pc, #116]	; (804f024 <HW_RTC_GetCalendarValue+0xb0>)
 804efb0:	f013 0f03 	tst.w	r3, #3
 804efb4:	bf08      	it	eq
 804efb6:	4611      	moveq	r1, r2

  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804efb8:	786a      	ldrb	r2, [r5, #1]
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804efba:	f240 50b5 	movw	r0, #1461	; 0x5b5
 804efbe:	4358      	muls	r0, r3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804efc0:	3a01      	subs	r2, #1
 804efc2:	233d      	movs	r3, #61	; 0x3d
 804efc4:	4353      	muls	r3, r2
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804efc6:	1cc6      	adds	r6, r0, #3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804efc8:	3301      	adds	r3, #1
 804efca:	2002      	movs	r0, #2
 804efcc:	fb93 f3f0 	sdiv	r3, r3, r0

  seconds += (RTC_DateStruct->Date - 1);
 804efd0:	78a8      	ldrb	r0, [r5, #2]
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804efd2:	0052      	lsls	r2, r2, #1
 804efd4:	3801      	subs	r0, #1
 804efd6:	eb00 0096 	add.w	r0, r0, r6, lsr #2
 804efda:	fa21 f202 	lsr.w	r2, r1, r2
 804efde:	4403      	add	r3, r0
 804efe0:	f002 0203 	and.w	r2, r2, #3
  seconds += (RTC_DateStruct->Date - 1);
 804efe4:	1a9b      	subs	r3, r3, r2

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;

  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804efe6:	7862      	ldrb	r2, [r4, #1]
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 804efe8:	7821      	ldrb	r1, [r4, #0]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804efea:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 804efee:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 804eff2:	0092      	lsls	r2, r2, #2
 804eff4:	fb00 2201 	mla	r2, r0, r1, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804eff8:	78a1      	ldrb	r1, [r4, #2]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804effa:	440a      	add	r2, r1
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804effc:	490a      	ldr	r1, [pc, #40]	; (804f028 <HW_RTC_GetCalendarValue+0xb4>)
 804effe:	fb01 2303 	mla	r3, r1, r3, r2



  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 804f002:	0d9e      	lsrs	r6, r3, #22
 804f004:	029d      	lsls	r5, r3, #10
 804f006:	6863      	ldr	r3, [r4, #4]
 804f008:	f5c3 53f9 	rsb	r3, r3, #7968	; 0x1f20
 804f00c:	331f      	adds	r3, #31

  return (calendarValue);
}
 804f00e:	18e8      	adds	r0, r5, r3
 804f010:	f146 0100 	adc.w	r1, r6, #0
 804f014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804f018:	2000380c 	.word	0x2000380c
 804f01c:	40002800 	.word	0x40002800
 804f020:	00445550 	.word	0x00445550
 804f024:	0099aaa0 	.word	0x0099aaa0
 804f028:	00015180 	.word	0x00015180

0804f02c <write_Time>:
void write_Time(void) {
 804f02c:	b510      	push	{r4, lr}
	HAL_RTC_GetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f02e:	4c12      	ldr	r4, [pc, #72]	; (804f078 <write_Time+0x4c>)
void write_Time(void) {
 804f030:	b086      	sub	sp, #24
	HAL_RTC_GetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f032:	a901      	add	r1, sp, #4
 804f034:	2200      	movs	r2, #0
 804f036:	4620      	mov	r0, r4
 804f038:	f7f6 febb 	bl	8045db2 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f03c:	2200      	movs	r2, #0
 804f03e:	4669      	mov	r1, sp
 804f040:	4620      	mov	r0, r4
 804f042:	f7f6 fedd 	bl	8045e00 <HAL_RTC_GetDate>
	PRINTF("\nDR8 %d\n", RTC_BKP_DR8);
}

void write_sram_bckp(uint8_t data, uint32_t addr){
 // Write to Backup SRAM with 32-Bit Data
 (*(__IO uint8_t *) (addr)) = data;
 804f046:	4b0d      	ldr	r3, [pc, #52]	; (804f07c <write_Time+0x50>)
	write_sram_bckp(RTC_TimeStruct.Hours, BKPSRAM_BASE+5);
 804f048:	f89d 2004 	ldrb.w	r2, [sp, #4]
 (*(__IO uint8_t *) (addr)) = data;
 804f04c:	701a      	strb	r2, [r3, #0]
	write_sram_bckp(RTC_TimeStruct.Minutes, BKPSRAM_BASE+6);
 804f04e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 (*(__IO uint8_t *) (addr)) = data;
 804f052:	705a      	strb	r2, [r3, #1]
	write_sram_bckp(RTC_TimeStruct.Seconds, BKPSRAM_BASE+7);
 804f054:	f89d 2006 	ldrb.w	r2, [sp, #6]
 (*(__IO uint8_t *) (addr)) = data;
 804f058:	709a      	strb	r2, [r3, #2]
	write_sram_bckp(RTC_DateStruct.Year, BKPSRAM_BASE+8);
 804f05a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 (*(__IO uint8_t *) (addr)) = data;
 804f05e:	70da      	strb	r2, [r3, #3]
	write_sram_bckp(RTC_DateStruct.Month, BKPSRAM_BASE+9);
 804f060:	f89d 2001 	ldrb.w	r2, [sp, #1]
 (*(__IO uint8_t *) (addr)) = data;
 804f064:	711a      	strb	r2, [r3, #4]
	write_sram_bckp(RTC_DateStruct.Date, BKPSRAM_BASE+10);
 804f066:	f89d 2002 	ldrb.w	r2, [sp, #2]
 (*(__IO uint8_t *) (addr)) = data;
 804f06a:	715a      	strb	r2, [r3, #5]
	write_sram_bckp(RTC_DateStruct.WeekDay, BKPSRAM_BASE+11);
 804f06c:	f89d 2000 	ldrb.w	r2, [sp]
 (*(__IO uint8_t *) (addr)) = data;
 804f070:	719a      	strb	r2, [r3, #6]
}
 804f072:	b006      	add	sp, #24
 804f074:	bd10      	pop	{r4, pc}
 804f076:	bf00      	nop
 804f078:	2000380c 	.word	0x2000380c
 804f07c:	40024005 	.word	0x40024005

0804f080 <RTC_AlarmConfig>:
void RTC_AlarmConfig(void){ // 30
 804f080:	b500      	push	{lr}
 804f082:	b08b      	sub	sp, #44	; 0x2c
	RTC_AlarmTypeDef RTC_AlarmStructure2 = {0};
 804f084:	2224      	movs	r2, #36	; 0x24
 804f086:	2100      	movs	r1, #0
 804f088:	4668      	mov	r0, sp
 804f08a:	f001 ff72 	bl	8050f72 <memset>
	RTC_AlarmStructure2.AlarmTime.Minutes = 3;
 804f08e:	2303      	movs	r3, #3
 804f090:	f88d 3001 	strb.w	r3, [sp, #1]
	RTC_AlarmStructure2.AlarmTime.Seconds = 1;//RTC_TimeStruct.Seconds;
 804f094:	2301      	movs	r3, #1
 804f096:	f88d 3002 	strb.w	r3, [sp, #2]
	RTC_AlarmStructure2.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS;// | RTC_ALARMMASK_MINUTES | RTC_ALARMMASK_HOURS;
 804f09a:	4b06      	ldr	r3, [pc, #24]	; (804f0b4 <RTC_AlarmConfig+0x34>)
 804f09c:	9305      	str	r3, [sp, #20]
	HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure2, RTC_FORMAT_BIN);
 804f09e:	2200      	movs	r2, #0
	RTC_AlarmStructure2.Alarm = RTC_ALARM_B;
 804f0a0:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure2, RTC_FORMAT_BIN);
 804f0a4:	4669      	mov	r1, sp
 804f0a6:	4804      	ldr	r0, [pc, #16]	; (804f0b8 <RTC_AlarmConfig+0x38>)
	RTC_AlarmStructure2.Alarm = RTC_ALARM_B;
 804f0a8:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure2, RTC_FORMAT_BIN);
 804f0aa:	f7f6 fdcb 	bl	8045c44 <HAL_RTC_SetAlarm_IT>
}
 804f0ae:	b00b      	add	sp, #44	; 0x2c
 804f0b0:	f85d fb04 	ldr.w	pc, [sp], #4
 804f0b4:	80800000 	.word	0x80800000
 804f0b8:	2000380c 	.word	0x2000380c

0804f0bc <HW_RTC_GetMinimumTimeout>:
}
 804f0bc:	2003      	movs	r0, #3
 804f0be:	4770      	bx	lr

0804f0c0 <HW_RTC_ms2Tick>:
{
 804f0c0:	b508      	push	{r3, lr}
 804f0c2:	4601      	mov	r1, r0
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804f0c4:	227d      	movs	r2, #125	; 0x7d
 804f0c6:	2300      	movs	r3, #0
 804f0c8:	01c0      	lsls	r0, r0, #7
 804f0ca:	0e49      	lsrs	r1, r1, #25
 804f0cc:	f7f1 ff14 	bl	8040ef8 <__aeabi_uldivmod>
}
 804f0d0:	bd08      	pop	{r3, pc}

0804f0d2 <HW_RTC_Tick2ms>:
  tick = tick & PREDIV_S;
 804f0d2:	f641 723f 	movw	r2, #7999	; 0x1f3f
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804f0d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  tick = tick & PREDIV_S;
 804f0da:	4002      	ands	r2, r0
  uint32_t seconds = tick >> N_PREDIV_S;
 804f0dc:	0a80      	lsrs	r0, r0, #10
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804f0de:	435a      	muls	r2, r3
 804f0e0:	4358      	muls	r0, r3
}
 804f0e2:	eb00 2092 	add.w	r0, r0, r2, lsr #10
 804f0e6:	4770      	bx	lr

0804f0e8 <HW_RTC_GetTimerElapsedTime>:
{
 804f0e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804f0ea:	a901      	add	r1, sp, #4
 804f0ec:	4668      	mov	r0, sp
 804f0ee:	f7ff ff41 	bl	804ef74 <HW_RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 804f0f2:	4b03      	ldr	r3, [pc, #12]	; (804f100 <HW_RTC_GetTimerElapsedTime+0x18>)
 804f0f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 804f0f6:	1ac0      	subs	r0, r0, r3
 804f0f8:	b007      	add	sp, #28
 804f0fa:	f85d fb04 	ldr.w	pc, [sp], #4
 804f0fe:	bf00      	nop
 804f100:	2000380c 	.word	0x2000380c

0804f104 <HW_RTC_GetTimerValue>:
{
 804f104:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804f106:	a901      	add	r1, sp, #4
 804f108:	4668      	mov	r0, sp
 804f10a:	f7ff ff33 	bl	804ef74 <HW_RTC_GetCalendarValue>
}
 804f10e:	b007      	add	sp, #28
 804f110:	f85d fb04 	ldr.w	pc, [sp], #4

0804f114 <HW_RTC_StopAlarm>:
{
 804f114:	b510      	push	{r4, lr}
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 804f116:	4c08      	ldr	r4, [pc, #32]	; (804f138 <HW_RTC_StopAlarm+0x24>)
 804f118:	f44f 7180 	mov.w	r1, #256	; 0x100
 804f11c:	4620      	mov	r0, r4
 804f11e:	f7f6 fbeb 	bl	80458f8 <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 804f122:	6822      	ldr	r2, [r4, #0]
 804f124:	68d3      	ldr	r3, [r2, #12]
 804f126:	b2db      	uxtb	r3, r3
 804f128:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804f12c:	60d3      	str	r3, [r2, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804f12e:	4b03      	ldr	r3, [pc, #12]	; (804f13c <HW_RTC_StopAlarm+0x28>)
 804f130:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804f134:	615a      	str	r2, [r3, #20]
}
 804f136:	bd10      	pop	{r4, pc}
 804f138:	2000380c 	.word	0x2000380c
 804f13c:	40013c00 	.word	0x40013c00

0804f140 <HW_RTC_SetAlarm>:
{
 804f140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804f144:	4c52      	ldr	r4, [pc, #328]	; (804f290 <HW_RTC_SetAlarm+0x150>)
{
 804f146:	4606      	mov	r6, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804f148:	f9b4 504c 	ldrsh.w	r5, [r4, #76]	; 0x4c
 804f14c:	f7ff ffcc 	bl	804f0e8 <HW_RTC_GetTimerElapsedTime>
 804f150:	3503      	adds	r5, #3
 804f152:	1a30      	subs	r0, r6, r0
 804f154:	4285      	cmp	r5, r0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804f156:	bf34      	ite	cc
 804f158:	2100      	movcc	r1, #0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Disable);
 804f15a:	2101      	movcs	r1, #1
 804f15c:	2004      	movs	r0, #4
 804f15e:	f7ff f8b3 	bl	804e2c8 <LPM_SetStopMode>
  if (LPM_GetMode() == LPM_StopMode)
 804f162:	f7ff f8c7 	bl	804e2f4 <LPM_GetMode>
 804f166:	2801      	cmp	r0, #1
    timeout = timeout -  McuWakeUpTimeCal;
 804f168:	bf08      	it	eq
 804f16a:	f9b4 304c 	ldrsheq.w	r3, [r4, #76]	; 0x4c
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804f16e:	f894 0055 	ldrb.w	r0, [r4, #85]	; 0x55
 804f172:	6da1      	ldr	r1, [r4, #88]	; 0x58
 804f174:	9001      	str	r0, [sp, #4]
    timeout = timeout -  McuWakeUpTimeCal;
 804f176:	bf08      	it	eq
 804f178:	1af6      	subeq	r6, r6, r3
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804f17a:	9100      	str	r1, [sp, #0]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804f17c:	f894 506a 	ldrb.w	r5, [r4, #106]	; 0x6a
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804f180:	f894 7054 	ldrb.w	r7, [r4, #84]	; 0x54
 804f184:	f894 8056 	ldrb.w	r8, [r4, #86]	; 0x56
 804f188:	f894 a057 	ldrb.w	sl, [r4, #87]	; 0x57
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804f18c:	f894 9069 	ldrb.w	r9, [r4, #105]	; 0x69
 804f190:	f894 b06b 	ldrb.w	fp, [r4, #107]	; 0x6b
  HW_RTC_StopAlarm();
 804f194:	f7ff ffbe 	bl	804f114 <HW_RTC_StopAlarm>
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804f198:	9900      	ldr	r1, [sp, #0]
 804f19a:	9801      	ldr	r0, [sp, #4]
 804f19c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 804f1a0:	1a51      	subs	r1, r2, r1
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804f1a2:	4032      	ands	r2, r6
 804f1a4:	fa12 f181 	uxtah	r1, r2, r1
  while (timeoutValue >= SECONDS_IN_1DAY)
 804f1a8:	4a3a      	ldr	r2, [pc, #232]	; (804f294 <HW_RTC_SetAlarm+0x154>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804f1aa:	b289      	uxth	r1, r1
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 804f1ac:	0ab6      	lsrs	r6, r6, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804f1ae:	b2ab      	uxth	r3, r5
  while (timeoutValue >= SECONDS_IN_1DAY)
 804f1b0:	4296      	cmp	r6, r2
 804f1b2:	d847      	bhi.n	804f244 <HW_RTC_SetAlarm+0x104>
  rtcAlarmHours = RTC_TimeStruct.Hours;
 804f1b4:	b2ba      	uxth	r2, r7
  while (timeoutValue >= SECONDS_IN_1HOUR)
 804f1b6:	f5b6 6f61 	cmp.w	r6, #3600	; 0xe10
 804f1ba:	d24a      	bcs.n	804f252 <HW_RTC_SetAlarm+0x112>
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804f1bc:	2e3b      	cmp	r6, #59	; 0x3b
    rtcAlarmMinutes++;
 804f1be:	b280      	uxth	r0, r0
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804f1c0:	d84c      	bhi.n	804f25c <HW_RTC_SetAlarm+0x11c>
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 804f1c2:	44b0      	add	r8, r6
  while (rtcAlarmSubSeconds >= (PREDIV_S + 1))
 804f1c4:	f5b1 5ffa 	cmp.w	r1, #8000	; 0x1f40
    rtcAlarmSeconds++;
 804f1c8:	fa1f f888 	uxth.w	r8, r8
  while (rtcAlarmSubSeconds >= (PREDIV_S + 1))
 804f1cc:	d249      	bcs.n	804f262 <HW_RTC_SetAlarm+0x122>
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 804f1ce:	f1b8 0f3b 	cmp.w	r8, #59	; 0x3b
 804f1d2:	d84c      	bhi.n	804f26e <HW_RTC_SetAlarm+0x12e>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 804f1d4:	283b      	cmp	r0, #59	; 0x3b
 804f1d6:	d851      	bhi.n	804f27c <HW_RTC_SetAlarm+0x13c>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 804f1d8:	2a17      	cmp	r2, #23
 804f1da:	d854      	bhi.n	804f286 <HW_RTC_SetAlarm+0x146>
 804f1dc:	4d2e      	ldr	r5, [pc, #184]	; (804f298 <HW_RTC_SetAlarm+0x158>)
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 804f1de:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  if (RTC_DateStruct.Year % 4 == 0)
 804f1e2:	f01b 0f03 	tst.w	fp, #3
 804f1e6:	f109 39ff 	add.w	r9, r9, #4294967295
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804f1ea:	bf16      	itet	ne
 804f1ec:	444d      	addne	r5, r9
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 804f1ee:	f815 6009 	ldrbeq.w	r6, [r5, r9]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804f1f2:	7b2e      	ldrbne	r6, [r5, #12]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 804f1f4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804f1f8:	f5c1 51f9 	rsb	r1, r1, #7968	; 0x1f20
 804f1fc:	311f      	adds	r1, #31
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804f1fe:	42b3      	cmp	r3, r6
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804f200:	62a1      	str	r1, [r4, #40]	; 0x28
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804f202:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804f206:	bf88      	it	hi
 804f208:	fb93 f5f6 	sdivhi	r5, r3, r6
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804f20c:	63e1      	str	r1, [r4, #60]	; 0x3c
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804f20e:	bf88      	it	hi
 804f210:	fb06 3315 	mlshi	r3, r6, r5, r3
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804f214:	4921      	ldr	r1, [pc, #132]	; (804f29c <HW_RTC_SetAlarm+0x15c>)
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 804f216:	f884 8026 	strb.w	r8, [r4, #38]	; 0x26
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804f21a:	bf88      	it	hi
 804f21c:	b29b      	uxthhi	r3, r3
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804f21e:	2200      	movs	r2, #0
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 804f220:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804f224:	f1a1 0024 	sub.w	r0, r1, #36	; 0x24
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804f228:	f44f 7380 	mov.w	r3, #256	; 0x100
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 804f22c:	f884 a027 	strb.w	sl, [r4, #39]	; 0x27
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804f230:	6422      	str	r2, [r4, #64]	; 0x40
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 804f232:	63a2      	str	r2, [r4, #56]	; 0x38
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804f234:	64a3      	str	r3, [r4, #72]	; 0x48
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 804f236:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
}
 804f23a:	b003      	add	sp, #12
 804f23c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804f240:	f7f6 bd00 	b.w	8045c44 <HAL_RTC_SetAlarm_IT>
    timeoutValue -= SECONDS_IN_1DAY;
 804f244:	f5a6 36a8 	sub.w	r6, r6, #86016	; 0x15000
    rtcAlarmDays++;
 804f248:	3301      	adds	r3, #1
    timeoutValue -= SECONDS_IN_1DAY;
 804f24a:	f5a6 76c0 	sub.w	r6, r6, #384	; 0x180
    rtcAlarmDays++;
 804f24e:	b29b      	uxth	r3, r3
 804f250:	e7ae      	b.n	804f1b0 <HW_RTC_SetAlarm+0x70>
    rtcAlarmHours++;
 804f252:	3201      	adds	r2, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 804f254:	f5a6 6661 	sub.w	r6, r6, #3600	; 0xe10
    rtcAlarmHours++;
 804f258:	b292      	uxth	r2, r2
 804f25a:	e7ac      	b.n	804f1b6 <HW_RTC_SetAlarm+0x76>
    timeoutValue -= SECONDS_IN_1MINUTE;
 804f25c:	3e3c      	subs	r6, #60	; 0x3c
    rtcAlarmMinutes++;
 804f25e:	3001      	adds	r0, #1
 804f260:	e7ac      	b.n	804f1bc <HW_RTC_SetAlarm+0x7c>
    rtcAlarmSubSeconds -= (PREDIV_S + 1);
 804f262:	f5a1 51fa 	sub.w	r1, r1, #8000	; 0x1f40
 804f266:	b289      	uxth	r1, r1
    rtcAlarmSeconds++;
 804f268:	f108 0801 	add.w	r8, r8, #1
 804f26c:	e7aa      	b.n	804f1c4 <HW_RTC_SetAlarm+0x84>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804f26e:	f1a8 083c 	sub.w	r8, r8, #60	; 0x3c
    rtcAlarmMinutes++;
 804f272:	3001      	adds	r0, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804f274:	fa1f f888 	uxth.w	r8, r8
    rtcAlarmMinutes++;
 804f278:	b280      	uxth	r0, r0
 804f27a:	e7a8      	b.n	804f1ce <HW_RTC_SetAlarm+0x8e>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804f27c:	383c      	subs	r0, #60	; 0x3c
    rtcAlarmHours++;
 804f27e:	3201      	adds	r2, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804f280:	b280      	uxth	r0, r0
    rtcAlarmHours++;
 804f282:	b292      	uxth	r2, r2
 804f284:	e7a6      	b.n	804f1d4 <HW_RTC_SetAlarm+0x94>
    rtcAlarmHours -= HOURS_IN_1DAY;
 804f286:	3a18      	subs	r2, #24
    rtcAlarmDays++;
 804f288:	3301      	adds	r3, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 804f28a:	b292      	uxth	r2, r2
    rtcAlarmDays++;
 804f28c:	b29b      	uxth	r3, r3
 804f28e:	e7a3      	b.n	804f1d8 <HW_RTC_SetAlarm+0x98>
 804f290:	2000380c 	.word	0x2000380c
 804f294:	0001517f 	.word	0x0001517f
 804f298:	080545f8 	.word	0x080545f8
 804f29c:	20003830 	.word	0x20003830

0804f2a0 <HW_RTC_IrqHandler>:
{
 804f2a0:	b510      	push	{r4, lr}
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804f2a2:	2100      	movs	r1, #0
 804f2a4:	2004      	movs	r0, #4
 804f2a6:	f7ff f80f 	bl	804e2c8 <LPM_SetStopMode>
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804f2aa:	4c15      	ldr	r4, [pc, #84]	; (804f300 <HW_RTC_IrqHandler+0x60>)
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804f2ac:	4b15      	ldr	r3, [pc, #84]	; (804f304 <HW_RTC_IrqHandler+0x64>)
 804f2ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804f2b2:	615a      	str	r2, [r3, #20]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804f2b4:	6822      	ldr	r2, [r4, #0]
 804f2b6:	6893      	ldr	r3, [r2, #8]
 804f2b8:	04db      	lsls	r3, r3, #19
 804f2ba:	d50a      	bpl.n	804f2d2 <HW_RTC_IrqHandler+0x32>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 804f2bc:	68d3      	ldr	r3, [r2, #12]
 804f2be:	05d8      	lsls	r0, r3, #23
 804f2c0:	d507      	bpl.n	804f2d2 <HW_RTC_IrqHandler+0x32>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 804f2c2:	68d3      	ldr	r3, [r2, #12]
 804f2c4:	b2db      	uxtb	r3, r3
 804f2c6:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804f2ca:	60d3      	str	r3, [r2, #12]
      HAL_RTC_AlarmAEventCallback(hrtc);
 804f2cc:	4620      	mov	r0, r4
 804f2ce:	f000 ff6d 	bl	80501ac <HAL_RTC_AlarmAEventCallback>
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 804f2d2:	6822      	ldr	r2, [r4, #0]
 804f2d4:	6893      	ldr	r3, [r2, #8]
 804f2d6:	0499      	lsls	r1, r3, #18
 804f2d8:	d510      	bpl.n	804f2fc <HW_RTC_IrqHandler+0x5c>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 804f2da:	68d3      	ldr	r3, [r2, #12]
 804f2dc:	059b      	lsls	r3, r3, #22
 804f2de:	d50d      	bpl.n	804f2fc <HW_RTC_IrqHandler+0x5c>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 804f2e0:	68d3      	ldr	r3, [r2, #12]
 804f2e2:	b2db      	uxtb	r3, r3
 804f2e4:	f463 7320 	orn	r3, r3, #640	; 0x280
 804f2e8:	60d3      	str	r3, [r2, #12]
	flagsStation.alarm_b = 0;
 804f2ea:	4b07      	ldr	r3, [pc, #28]	; (804f308 <HW_RTC_IrqHandler+0x68>)
 804f2ec:	781a      	ldrb	r2, [r3, #0]
}
 804f2ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	flagsStation.alarm_b = 0;
 804f2f2:	f36f 1245 	bfc	r2, #5, #1
 804f2f6:	701a      	strb	r2, [r3, #0]
	RTC_AlarmConfig();
 804f2f8:	f7ff bec2 	b.w	804f080 <RTC_AlarmConfig>
}
 804f2fc:	bd10      	pop	{r4, pc}
 804f2fe:	bf00      	nop
 804f300:	2000380c 	.word	0x2000380c
 804f304:	40013c00 	.word	0x40013c00
 804f308:	20003e64 	.word	0x20003e64

0804f30c <HW_RTC_DelayMs>:
{
 804f30c:	4601      	mov	r1, r0
 804f30e:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804f310:	227d      	movs	r2, #125	; 0x7d
 804f312:	2300      	movs	r3, #0
 804f314:	01c0      	lsls	r0, r0, #7
 804f316:	0e49      	lsrs	r1, r1, #25
 804f318:	f7f1 fdee 	bl	8040ef8 <__aeabi_uldivmod>
 804f31c:	4604      	mov	r4, r0
  timeout = HW_RTC_GetTimerValue();
 804f31e:	f7ff fef1 	bl	804f104 <HW_RTC_GetTimerValue>
 804f322:	4605      	mov	r5, r0
  while (((HW_RTC_GetTimerValue() - timeout)) < delayValue)
 804f324:	f7ff feee 	bl	804f104 <HW_RTC_GetTimerValue>
 804f328:	1b40      	subs	r0, r0, r5
 804f32a:	42a0      	cmp	r0, r4
 804f32c:	d300      	bcc.n	804f330 <HW_RTC_DelayMs+0x24>
}
 804f32e:	bd38      	pop	{r3, r4, r5, pc}
    __NOP();
 804f330:	bf00      	nop
 804f332:	e7f7      	b.n	804f324 <HW_RTC_DelayMs+0x18>

0804f334 <HW_RTC_SetTimerContext>:
{
 804f334:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = (uint32_t) HW_RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 804f336:	4c04      	ldr	r4, [pc, #16]	; (804f348 <HW_RTC_SetTimerContext+0x14>)
 804f338:	f104 0154 	add.w	r1, r4, #84	; 0x54
 804f33c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 804f340:	f7ff fe18 	bl	804ef74 <HW_RTC_GetCalendarValue>
 804f344:	6520      	str	r0, [r4, #80]	; 0x50
}
 804f346:	bd10      	pop	{r4, pc}
 804f348:	2000380c 	.word	0x2000380c

0804f34c <HW_RTC_Init>:
{
 804f34c:	b570      	push	{r4, r5, r6, lr}
  if (HW_RTC_Initalized == false)
 804f34e:	483d      	ldr	r0, [pc, #244]	; (804f444 <HW_RTC_Init+0xf8>)
 804f350:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
{
 804f354:	b086      	sub	sp, #24
 804f356:	4605      	mov	r5, r0
  if (HW_RTC_Initalized == false)
 804f358:	2b00      	cmp	r3, #0
 804f35a:	d13c      	bne.n	804f3d6 <HW_RTC_Init+0x8a>
  RtcHandle.Instance = RTC;
 804f35c:	4a3a      	ldr	r2, [pc, #232]	; (804f448 <HW_RTC_Init+0xfc>)
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 804f35e:	6183      	str	r3, [r0, #24]
  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 804f360:	e9c0 2300 	strd	r2, r3, [r0]
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804f364:	217c      	movs	r1, #124	; 0x7c
 804f366:	f641 723f 	movw	r2, #7999	; 0x1f3f
 804f36a:	e9c0 1202 	strd	r1, r2, [r0, #8]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 804f36e:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if(HAL_RTC_Init(&RtcHandle)!=HAL_OK)
 804f372:	f7f6 fb40 	bl	80459f6 <HAL_RTC_Init>
 804f376:	4604      	mov	r4, r0
 804f378:	b100      	cbz	r0, 804f37c <HW_RTC_Init+0x30>
 804f37a:	e7fe      	b.n	804f37a <HW_RTC_Init+0x2e>
}
//BKPSRAM_BASE+4
uint8_t read_sram_bckp(uint32_t addr){
 // Check the written Data
 uint8_t data;
 data = (*(__IO uint8_t *) (addr));
 804f37c:	4e33      	ldr	r6, [pc, #204]	; (804f44c <HW_RTC_Init+0x100>)
 804f37e:	7833      	ldrb	r3, [r6, #0]
  if((read_sram_bckp(BKPSRAM_BASE+1)) != MEMO_NUMBER) {
 804f380:	2b08      	cmp	r3, #8
 804f382:	d02a      	beq.n	804f3da <HW_RTC_Init+0x8e>
	  PRINTF("\nINICIALIZAÇÃO\n");
 804f384:	4832      	ldr	r0, [pc, #200]	; (804f450 <HW_RTC_Init+0x104>)
 804f386:	f7ff fa65 	bl	804e854 <TraceSend>
 (*(__IO uint8_t *) (addr)) = data;
 804f38a:	4b32      	ldr	r3, [pc, #200]	; (804f454 <HW_RTC_Init+0x108>)
	  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f38c:	4622      	mov	r2, r4
 (*(__IO uint8_t *) (addr)) = data;
 804f38e:	701c      	strb	r4, [r3, #0]
	  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f390:	4669      	mov	r1, sp
	  RTC_DateStruct.WeekDay = RTC_WEEKDAY_FRIDAY;
 804f392:	4b31      	ldr	r3, [pc, #196]	; (804f458 <HW_RTC_Init+0x10c>)
 804f394:	9300      	str	r3, [sp, #0]
	  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f396:	4628      	mov	r0, r5
 804f398:	f7f6 fbf7 	bl	8045b8a <HAL_RTC_SetDate>
	  RTC_TimeStruct.Hours = 13;
 804f39c:	f641 130d 	movw	r3, #6413	; 0x190d
	  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f3a0:	4622      	mov	r2, r4
 804f3a2:	a901      	add	r1, sp, #4
 804f3a4:	4628      	mov	r0, r5
	  RTC_TimeStruct.TimeFormat = 0;
 804f3a6:	e9cd 3401 	strd	r3, r4, [sp, #4]
	  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804f3aa:	e9cd 4404 	strd	r4, r4, [sp, #16]
	  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f3ae:	f7f6 fb7b 	bl	8045aa8 <HAL_RTC_SetTime>
	  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 804f3b2:	4628      	mov	r0, r5
 804f3b4:	f7f6 fd85 	bl	8045ec2 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTCEx_SetSmoothCalib(&RtcHandle, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, 120);//130
 804f3b8:	2378      	movs	r3, #120	; 0x78
 804f3ba:	4622      	mov	r2, r4
 804f3bc:	4621      	mov	r1, r4
 804f3be:	4628      	mov	r0, r5
 804f3c0:	f7f6 fd47 	bl	8045e52 <HAL_RTCEx_SetSmoothCalib>
 (*(__IO uint8_t *) (addr)) = data;
 804f3c4:	2308      	movs	r3, #8
 804f3c6:	7033      	strb	r3, [r6, #0]
    RTC_AlarmConfig();
 804f3c8:	f7ff fe5a 	bl	804f080 <RTC_AlarmConfig>
    HW_RTC_SetTimerContext();
 804f3cc:	f7ff ffb2 	bl	804f334 <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 804f3d0:	2301      	movs	r3, #1
 804f3d2:	f885 306c 	strb.w	r3, [r5, #108]	; 0x6c
}
 804f3d6:	b006      	add	sp, #24
 804f3d8:	bd70      	pop	{r4, r5, r6, pc}
	  PRINTF("\nRESET\n");
 804f3da:	4820      	ldr	r0, [pc, #128]	; (804f45c <HW_RTC_Init+0x110>)
 804f3dc:	f7ff fa3a 	bl	804e854 <TraceSend>
 data = (*(__IO uint8_t *) (addr));
 804f3e0:	4b1f      	ldr	r3, [pc, #124]	; (804f460 <HW_RTC_Init+0x114>)
 804f3e2:	781b      	ldrb	r3, [r3, #0]
	  RTC_DateStruct.Year = read_sram_bckp(BKPSRAM_BASE+8);
 804f3e4:	f88d 3003 	strb.w	r3, [sp, #3]
 data = (*(__IO uint8_t *) (addr));
 804f3e8:	4b1e      	ldr	r3, [pc, #120]	; (804f464 <HW_RTC_Init+0x118>)
 804f3ea:	781b      	ldrb	r3, [r3, #0]
	  RTC_DateStruct.Month = read_sram_bckp(BKPSRAM_BASE+9);
 804f3ec:	f88d 3001 	strb.w	r3, [sp, #1]
 data = (*(__IO uint8_t *) (addr));
 804f3f0:	4b1d      	ldr	r3, [pc, #116]	; (804f468 <HW_RTC_Init+0x11c>)
 804f3f2:	781b      	ldrb	r3, [r3, #0]
	  RTC_DateStruct.Date = read_sram_bckp(BKPSRAM_BASE+10);
 804f3f4:	f88d 3002 	strb.w	r3, [sp, #2]
 data = (*(__IO uint8_t *) (addr));
 804f3f8:	4b1c      	ldr	r3, [pc, #112]	; (804f46c <HW_RTC_Init+0x120>)
	  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f3fa:	4622      	mov	r2, r4
 data = (*(__IO uint8_t *) (addr));
 804f3fc:	781b      	ldrb	r3, [r3, #0]
	  RTC_DateStruct.WeekDay = read_sram_bckp(BKPSRAM_BASE+11);
 804f3fe:	f88d 3000 	strb.w	r3, [sp]
	  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f402:	4669      	mov	r1, sp
 804f404:	4628      	mov	r0, r5
 804f406:	f7f6 fbc0 	bl	8045b8a <HAL_RTC_SetDate>
 data = (*(__IO uint8_t *) (addr));
 804f40a:	4b19      	ldr	r3, [pc, #100]	; (804f470 <HW_RTC_Init+0x124>)
		  PRINTF("Subseconds: %d\n", RTC_TimeStruct.SubSeconds);
 804f40c:	4819      	ldr	r0, [pc, #100]	; (804f474 <HW_RTC_Init+0x128>)
 data = (*(__IO uint8_t *) (addr));
 804f40e:	781b      	ldrb	r3, [r3, #0]
	  RTC_TimeStruct.Hours = read_sram_bckp(BKPSRAM_BASE+5);
 804f410:	f88d 3004 	strb.w	r3, [sp, #4]
 data = (*(__IO uint8_t *) (addr));
 804f414:	4b18      	ldr	r3, [pc, #96]	; (804f478 <HW_RTC_Init+0x12c>)
 804f416:	781b      	ldrb	r3, [r3, #0]
	  RTC_TimeStruct.Minutes = read_sram_bckp(BKPSRAM_BASE+6);
 804f418:	f88d 3005 	strb.w	r3, [sp, #5]
 data = (*(__IO uint8_t *) (addr));
 804f41c:	4b17      	ldr	r3, [pc, #92]	; (804f47c <HW_RTC_Init+0x130>)
 804f41e:	7819      	ldrb	r1, [r3, #0]
 804f420:	b2c9      	uxtb	r1, r1
	  RTC_TimeStruct.SubSeconds = read_sram_bckp(BKPSRAM_BASE+12);
 804f422:	9102      	str	r1, [sp, #8]
		  PRINTF("Subseconds: %d\n", RTC_TimeStruct.SubSeconds);
 804f424:	f7ff fa16 	bl	804e854 <TraceSend>
 data = (*(__IO uint8_t *) (addr));
 804f428:	4b15      	ldr	r3, [pc, #84]	; (804f480 <HW_RTC_Init+0x134>)
	  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f42a:	4622      	mov	r2, r4
 data = (*(__IO uint8_t *) (addr));
 804f42c:	781b      	ldrb	r3, [r3, #0]
		  RTC_TimeStruct.Seconds = read_sram_bckp(BKPSRAM_BASE+7);
 804f42e:	f88d 3006 	strb.w	r3, [sp, #6]
	  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f432:	a901      	add	r1, sp, #4
 804f434:	4628      	mov	r0, r5
	  RTC_TimeStruct.TimeFormat = 0;
 804f436:	f88d 4007 	strb.w	r4, [sp, #7]
	  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804f43a:	e9cd 4404 	strd	r4, r4, [sp, #16]
	  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f43e:	f7f6 fb33 	bl	8045aa8 <HAL_RTC_SetTime>
 804f442:	e7c1      	b.n	804f3c8 <HW_RTC_Init+0x7c>
 804f444:	2000380c 	.word	0x2000380c
 804f448:	40002800 	.word	0x40002800
 804f44c:	40024001 	.word	0x40024001
 804f450:	0805518c 	.word	0x0805518c
 804f454:	40024014 	.word	0x40024014
 804f458:	15030905 	.word	0x15030905
 804f45c:	0805519e 	.word	0x0805519e
 804f460:	40024008 	.word	0x40024008
 804f464:	40024009 	.word	0x40024009
 804f468:	4002400a 	.word	0x4002400a
 804f46c:	4002400b 	.word	0x4002400b
 804f470:	40024005 	.word	0x40024005
 804f474:	080551a6 	.word	0x080551a6
 804f478:	40024006 	.word	0x40024006
 804f47c:	4002400c 	.word	0x4002400c
 804f480:	40024007 	.word	0x40024007

0804f484 <HW_RTC_GetTimerContext>:
}
 804f484:	4b01      	ldr	r3, [pc, #4]	; (804f48c <HW_RTC_GetTimerContext+0x8>)
 804f486:	6d18      	ldr	r0, [r3, #80]	; 0x50
 804f488:	4770      	bx	lr
 804f48a:	bf00      	nop
 804f48c:	2000380c 	.word	0x2000380c

0804f490 <HW_RTC_GetCalendarTime>:
{
 804f490:	b530      	push	{r4, r5, lr}
 804f492:	b087      	sub	sp, #28
 804f494:	4605      	mov	r5, r0
  uint64_t calendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804f496:	a901      	add	r1, sp, #4
 804f498:	4668      	mov	r0, sp
 804f49a:	f7ff fd6b 	bl	804ef74 <HW_RTC_GetCalendarValue>
 804f49e:	4604      	mov	r4, r0
  *mSeconds = HW_RTC_Tick2ms(ticks);
 804f4a0:	f641 703f 	movw	r0, #7999	; 0x1f3f
 804f4a4:	4020      	ands	r0, r4
 804f4a6:	f7ff fe14 	bl	804f0d2 <HW_RTC_Tick2ms>
 804f4aa:	8028      	strh	r0, [r5, #0]
  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);
 804f4ac:	0aa0      	lsrs	r0, r4, #10
}
 804f4ae:	ea40 5081 	orr.w	r0, r0, r1, lsl #22
 804f4b2:	b007      	add	sp, #28
 804f4b4:	bd30      	pop	{r4, r5, pc}
	...

0804f4b8 <HW_RTC_BKUPWrite>:
{
 804f4b8:	b538      	push	{r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804f4ba:	4c07      	ldr	r4, [pc, #28]	; (804f4d8 <HW_RTC_BKUPWrite+0x20>)
{
 804f4bc:	460d      	mov	r5, r1
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804f4be:	4602      	mov	r2, r0
 804f4c0:	2100      	movs	r1, #0
 804f4c2:	4620      	mov	r0, r4
 804f4c4:	f7f6 fcbb 	bl	8045e3e <HAL_RTCEx_BKUPWrite>
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804f4c8:	462a      	mov	r2, r5
 804f4ca:	4620      	mov	r0, r4
 804f4cc:	2101      	movs	r1, #1
}
 804f4ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804f4d2:	f7f6 bcb4 	b.w	8045e3e <HAL_RTCEx_BKUPWrite>
 804f4d6:	bf00      	nop
 804f4d8:	2000380c 	.word	0x2000380c

0804f4dc <HW_RTC_BKUPRead>:
{
 804f4dc:	b570      	push	{r4, r5, r6, lr}
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804f4de:	4c07      	ldr	r4, [pc, #28]	; (804f4fc <HW_RTC_BKUPRead+0x20>)
{
 804f4e0:	4606      	mov	r6, r0
 804f4e2:	460d      	mov	r5, r1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804f4e4:	4620      	mov	r0, r4
 804f4e6:	2100      	movs	r1, #0
 804f4e8:	f7f6 fcae 	bl	8045e48 <HAL_RTCEx_BKUPRead>
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804f4ec:	2101      	movs	r1, #1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804f4ee:	6030      	str	r0, [r6, #0]
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804f4f0:	4620      	mov	r0, r4
 804f4f2:	f7f6 fca9 	bl	8045e48 <HAL_RTCEx_BKUPRead>
 804f4f6:	6028      	str	r0, [r5, #0]
}
 804f4f8:	bd70      	pop	{r4, r5, r6, pc}
 804f4fa:	bf00      	nop
 804f4fc:	2000380c 	.word	0x2000380c

0804f500 <write_sram_bckp>:
 (*(__IO uint8_t *) (addr)) = data;
 804f500:	7008      	strb	r0, [r1, #0]
}
 804f502:	4770      	bx	lr

0804f504 <read_sram_bckp>:
 data = (*(__IO uint8_t *) (addr));
 804f504:	7800      	ldrb	r0, [r0, #0]
 return data;
}
 804f506:	4770      	bx	lr

0804f508 <get_time_now>:
  // Calculate the resulting period
  return (TimerTime_t) interim;
}

void get_time_now (uint8_t* buffer_datetime)
{
 804f508:	b530      	push	{r4, r5, lr}
	RTC_DateTypeDef sDate;
	RTC_TimeTypeDef sTime;
	unsigned char *p;

	HAL_RTC_GetTime(&RtcHandle, &sTime, RTC_FORMAT_BIN);
 804f50a:	4d10      	ldr	r5, [pc, #64]	; (804f54c <get_time_now+0x44>)
{
 804f50c:	b087      	sub	sp, #28
 804f50e:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&RtcHandle, &sTime, RTC_FORMAT_BIN);
 804f510:	a901      	add	r1, sp, #4
 804f512:	2200      	movs	r2, #0
 804f514:	4628      	mov	r0, r5
 804f516:	f7f6 fc4c 	bl	8045db2 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&RtcHandle, &sDate, RTC_FORMAT_BIN);
 804f51a:	2200      	movs	r2, #0
 804f51c:	4669      	mov	r1, sp
 804f51e:	4628      	mov	r0, r5
 804f520:	f7f6 fc6e 	bl	8045e00 <HAL_RTC_GetDate>
    p++; //ignores WeekDay

    //put date in order month, day, year on buffer
    for (int i=0;i<sizeof(RTC_DateTypeDef)-1;i++)
    {
    	buffer_datetime[i]=*p++;
 804f524:	f89d 3001 	ldrb.w	r3, [sp, #1]
 804f528:	7023      	strb	r3, [r4, #0]
 804f52a:	f89d 3002 	ldrb.w	r3, [sp, #2]
 804f52e:	7063      	strb	r3, [r4, #1]
 804f530:	f89d 3003 	ldrb.w	r3, [sp, #3]
 804f534:	70a3      	strb	r3, [r4, #2]
    p = (unsigned char*)&sTime;

    //put time in order hour, minute, second on buffer
    for (int i=3;i<6;i++)
	{
    	buffer_datetime[i]=*p++;
 804f536:	f89d 3004 	ldrb.w	r3, [sp, #4]
 804f53a:	70e3      	strb	r3, [r4, #3]
 804f53c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 804f540:	7123      	strb	r3, [r4, #4]
 804f542:	f89d 3006 	ldrb.w	r3, [sp, #6]
 804f546:	7163      	strb	r3, [r4, #5]
	}
}
 804f548:	b007      	add	sp, #28
 804f54a:	bd30      	pop	{r4, r5, pc}
 804f54c:	2000380c 	.word	0x2000380c

0804f550 <DateTime_Update>:
 * @brief Update the RTC timer from RxData
 * @note The timer is based on the RTC
 * @param buffer_datetime_real	RxData buffer
 * @retval none
 */
void DateTime_Update(uint8_t* buffer_datetime_real) {
 804f550:	b530      	push	{r4, r5, lr}
 804f552:	b087      	sub	sp, #28
	RTC_TimeTypeDef RTC_TimeStruct_Real;
	RTC_DateTypeDef RTC_DateStruct_Real;

	// [Wd, Mo, D, Y, H, M, S]

	RTC_DateStruct_Real.Year = buffer_datetime_real[3]; // 0-infinite
 804f554:	78c3      	ldrb	r3, [r0, #3]
 804f556:	f88d 3003 	strb.w	r3, [sp, #3]
	RTC_DateStruct_Real.Month = buffer_datetime_real[1]; // 0-12
 804f55a:	7843      	ldrb	r3, [r0, #1]
	RTC_DateStruct_Real.Date = buffer_datetime_real[2]; // 1-31
	RTC_DateStruct_Real.WeekDay = buffer_datetime_real[0]; // Seg 1 ... Dom 7
	HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct_Real, RTC_FORMAT_BIN);
 804f55c:	4d14      	ldr	r5, [pc, #80]	; (804f5b0 <DateTime_Update+0x60>)
	RTC_DateStruct_Real.Month = buffer_datetime_real[1]; // 0-12
 804f55e:	f88d 3001 	strb.w	r3, [sp, #1]
	RTC_DateStruct_Real.WeekDay = buffer_datetime_real[0]; // Seg 1 ... Dom 7
 804f562:	a906      	add	r1, sp, #24
	RTC_DateStruct_Real.Date = buffer_datetime_real[2]; // 1-31
 804f564:	7883      	ldrb	r3, [r0, #2]
 804f566:	f88d 3002 	strb.w	r3, [sp, #2]
void DateTime_Update(uint8_t* buffer_datetime_real) {
 804f56a:	4604      	mov	r4, r0
	RTC_DateStruct_Real.WeekDay = buffer_datetime_real[0]; // Seg 1 ... Dom 7
 804f56c:	7803      	ldrb	r3, [r0, #0]
 804f56e:	f801 3d18 	strb.w	r3, [r1, #-24]!
	HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct_Real, RTC_FORMAT_BIN);
 804f572:	2200      	movs	r2, #0
 804f574:	4628      	mov	r0, r5
 804f576:	f7f6 fb08 	bl	8045b8a <HAL_RTC_SetDate>

	/*at 0:0:0*/
	RTC_TimeStruct_Real.Hours = buffer_datetime_real[4]; // 0-23
 804f57a:	7923      	ldrb	r3, [r4, #4]
 804f57c:	f88d 3004 	strb.w	r3, [sp, #4]
	RTC_TimeStruct_Real.Minutes = buffer_datetime_real[5]; // 0-59
 804f580:	7963      	ldrb	r3, [r4, #5]
 804f582:	f88d 3005 	strb.w	r3, [sp, #5]
	RTC_TimeStruct_Real.Seconds = buffer_datetime_real[6]; // 0-59
	RTC_TimeStruct_Real.TimeFormat = 0;
 804f586:	2200      	movs	r2, #0
	RTC_TimeStruct_Real.Seconds = buffer_datetime_real[6]; // 0-59
 804f588:	79a3      	ldrb	r3, [r4, #6]
 804f58a:	f88d 3006 	strb.w	r3, [sp, #6]
	RTC_TimeStruct_Real.SubSeconds = 0;
	RTC_TimeStruct_Real.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
	RTC_TimeStruct_Real.DayLightSaving = RTC_STOREOPERATION_RESET;
	HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct_Real, RTC_FORMAT_BIN);
 804f58e:	a901      	add	r1, sp, #4
 804f590:	4628      	mov	r0, r5
	RTC_TimeStruct_Real.TimeFormat = 0;
 804f592:	f88d 2007 	strb.w	r2, [sp, #7]
	RTC_TimeStruct_Real.SubSeconds = 0;
 804f596:	9202      	str	r2, [sp, #8]
	RTC_TimeStruct_Real.DayLightSaving = RTC_STOREOPERATION_RESET;
 804f598:	e9cd 2204 	strd	r2, r2, [sp, #16]
	HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct_Real, RTC_FORMAT_BIN);
 804f59c:	f7f6 fa84 	bl	8045aa8 <HAL_RTC_SetTime>

	HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR2, 0x32F2);
 804f5a0:	f243 22f2 	movw	r2, #13042	; 0x32f2
 804f5a4:	2102      	movs	r1, #2
 804f5a6:	4628      	mov	r0, r5
 804f5a8:	f7f6 fc49 	bl	8045e3e <HAL_RTCEx_BKUPWrite>

}
 804f5ac:	b007      	add	sp, #28
 804f5ae:	bd30      	pop	{r4, r5, pc}
 804f5b0:	2000380c 	.word	0x2000380c

0804f5b4 <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit();
}

void HW_SPI_IoInit(void)
{
 804f5b4:	b570      	push	{r4, r5, r6, lr}
 804f5b6:	b088      	sub	sp, #32

	GPIO_InitTypeDef initStruct = { 0 };
 804f5b8:	2214      	movs	r2, #20
 804f5ba:	2100      	movs	r1, #0
 804f5bc:	a803      	add	r0, sp, #12
 804f5be:	f001 fcd8 	bl	8050f72 <memset>
	if (hspi.Instance == SPI2) {
 804f5c2:	4b25      	ldr	r3, [pc, #148]	; (804f658 <HW_SPI_IoInit+0xa4>)
 804f5c4:	681a      	ldr	r2, [r3, #0]
 804f5c6:	4b25      	ldr	r3, [pc, #148]	; (804f65c <HW_SPI_IoInit+0xa8>)
 804f5c8:	429a      	cmp	r2, r3
 804f5ca:	d143      	bne.n	804f654 <HW_SPI_IoInit+0xa0>
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 804f5cc:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804f5d0:	2400      	movs	r4, #0
 804f5d2:	9400      	str	r4, [sp, #0]
 804f5d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		initStruct.Mode = GPIO_MODE_AF_PP;
		initStruct.Pull = GPIO_NOPULL;
		initStruct.Speed = GPIO_SPEED_HIGH;
		initStruct.Alternate = SPI2_AF;

		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804f5d6:	4822      	ldr	r0, [pc, #136]	; (804f660 <HW_SPI_IoInit+0xac>)
		__HAL_RCC_SPI2_CLK_ENABLE();
 804f5d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804f5dc:	641a      	str	r2, [r3, #64]	; 0x40
 804f5de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804f5e0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804f5e4:	9200      	str	r2, [sp, #0]
 804f5e6:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 804f5e8:	9401      	str	r4, [sp, #4]
 804f5ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f5ec:	f042 0204 	orr.w	r2, r2, #4
 804f5f0:	631a      	str	r2, [r3, #48]	; 0x30
 804f5f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f5f4:	f002 0204 	and.w	r2, r2, #4
 804f5f8:	9201      	str	r2, [sp, #4]
 804f5fa:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804f5fc:	9402      	str	r4, [sp, #8]
 804f5fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f600:	f042 0202 	orr.w	r2, r2, #2
 804f604:	631a      	str	r2, [r3, #48]	; 0x30
 804f606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804f608:	f003 0302 	and.w	r3, r3, #2
 804f60c:	9302      	str	r3, [sp, #8]
 804f60e:	9b02      	ldr	r3, [sp, #8]
		initStruct.Alternate = SPI2_AF;
 804f610:	2203      	movs	r2, #3
 804f612:	2305      	movs	r3, #5
 804f614:	e9cd 2306 	strd	r2, r3, [sp, #24]
		initStruct.Mode = GPIO_MODE_AF_PP;
 804f618:	2502      	movs	r5, #2
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804f61a:	aa03      	add	r2, sp, #12
 804f61c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		initStruct.Mode = GPIO_MODE_AF_PP;
 804f620:	9504      	str	r5, [sp, #16]
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804f622:	f7ff fc03 	bl	804ee2c <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 804f626:	aa03      	add	r2, sp, #12
 804f628:	2104      	movs	r1, #4
 804f62a:	480e      	ldr	r0, [pc, #56]	; (804f664 <HW_SPI_IoInit+0xb0>)
 804f62c:	f7ff fbfe 	bl	804ee2c <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 804f630:	aa03      	add	r2, sp, #12
 804f632:	2108      	movs	r1, #8
 804f634:	480b      	ldr	r0, [pc, #44]	; (804f664 <HW_SPI_IoInit+0xb0>)
 804f636:	f7ff fbf9 	bl	804ee2c <HW_GPIO_Init>

		initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804f63a:	2601      	movs	r6, #1
		initStruct.Pull = GPIO_NOPULL;

		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804f63c:	aa03      	add	r2, sp, #12
 804f63e:	4629      	mov	r1, r5
 804f640:	4807      	ldr	r0, [pc, #28]	; (804f660 <HW_SPI_IoInit+0xac>)
		initStruct.Pull = GPIO_NOPULL;
 804f642:	e9cd 6404 	strd	r6, r4, [sp, #16]
		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804f646:	f7ff fbf1 	bl	804ee2c <HW_GPIO_Init>

		HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 804f64a:	4632      	mov	r2, r6
 804f64c:	4629      	mov	r1, r5
 804f64e:	4804      	ldr	r0, [pc, #16]	; (804f660 <HW_SPI_IoInit+0xac>)
 804f650:	f7ff fc6e 	bl	804ef30 <HW_GPIO_Write>
	}
}
 804f654:	b008      	add	sp, #32
 804f656:	bd70      	pop	{r4, r5, r6, pc}
 804f658:	2000387c 	.word	0x2000387c
 804f65c:	40003800 	.word	0x40003800
 804f660:	40020400 	.word	0x40020400
 804f664:	40020800 	.word	0x40020800

0804f668 <HW_SPI_Init>:
{
 804f668:	b508      	push	{r3, lr}
  hspi.Instance = SPI_RADIO;
 804f66a:	4b1b      	ldr	r3, [pc, #108]	; (804f6d8 <HW_SPI_Init+0x70>)
 804f66c:	4a1b      	ldr	r2, [pc, #108]	; (804f6dc <HW_SPI_Init+0x74>)
 804f66e:	601a      	str	r2, [r3, #0]
/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency(uint32_t hz)
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
 804f670:	4a1b      	ldr	r2, [pc, #108]	; (804f6e0 <HW_SPI_Init+0x78>)
  uint32_t baudRate;

  while (SysClkTmp > hz)
 804f672:	481c      	ldr	r0, [pc, #112]	; (804f6e4 <HW_SPI_Init+0x7c>)
  uint32_t SysClkTmp = SystemCoreClock;
 804f674:	6811      	ldr	r1, [r2, #0]
  uint32_t divisor = 0;
 804f676:	2200      	movs	r2, #0
  while (SysClkTmp > hz)
 804f678:	4281      	cmp	r1, r0
 804f67a:	d904      	bls.n	804f686 <HW_SPI_Init+0x1e>
  {
    divisor++;
 804f67c:	3201      	adds	r2, #1
    SysClkTmp = (SysClkTmp >> 1);

    if (divisor >= 7)
 804f67e:	2a07      	cmp	r2, #7
    SysClkTmp = (SysClkTmp >> 1);
 804f680:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (divisor >= 7)
 804f684:	d1f8      	bne.n	804f678 <HW_SPI_Init+0x10>
    {
      break;
    }
  }

  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804f686:	f012 0104 	ands.w	r1, r2, #4
 804f68a:	bf18      	it	ne
 804f68c:	2120      	movne	r1, #32
             (((divisor & 0x2) == 0) ? 0x0 : SPI_CR1_BR_1) |
 804f68e:	f012 0002 	ands.w	r0, r2, #2
 804f692:	bf18      	it	ne
 804f694:	2010      	movne	r0, #16
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804f696:	f012 0201 	ands.w	r2, r2, #1
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804f69a:	ea41 0100 	orr.w	r1, r1, r0
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804f69e:	bf18      	it	ne
 804f6a0:	2208      	movne	r2, #8
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804f6a2:	430a      	orrs	r2, r1
  hspi.Init.BaudRatePrescaler = SpiFrequency(10000000);
 804f6a4:	61da      	str	r2, [r3, #28]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 804f6a6:	f44f 7182 	mov.w	r1, #260	; 0x104
 804f6aa:	2200      	movs	r2, #0
 804f6ac:	e9c3 1201 	strd	r1, r2, [r3, #4]
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804f6b0:	4809      	ldr	r0, [pc, #36]	; (804f6d8 <HW_SPI_Init+0x70>)
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 804f6b2:	60da      	str	r2, [r3, #12]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804f6b4:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 804f6b8:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 804f6bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 804f6be:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804f6c0:	6199      	str	r1, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 804f6c2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804f6c4:	f7f7 fa06 	bl	8046ad4 <HAL_SPI_Init>
 804f6c8:	b108      	cbz	r0, 804f6ce <HW_SPI_Init+0x66>
    Error_Handler();
 804f6ca:	f7ff f9c7 	bl	804ea5c <Error_Handler>
}
 804f6ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HW_SPI_IoInit();
 804f6d2:	f7ff bf6f 	b.w	804f5b4 <HW_SPI_IoInit>
 804f6d6:	bf00      	nop
 804f6d8:	2000387c 	.word	0x2000387c
 804f6dc:	40003800 	.word	0x40003800
 804f6e0:	20001048 	.word	0x20001048
 804f6e4:	00989680 	.word	0x00989680

0804f6e8 <HW_SPI_InOut>:
{
 804f6e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804f6ea:	f04f 33ff 	mov.w	r3, #4294967295
{
 804f6ee:	f8ad 000e 	strh.w	r0, [sp, #14]
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804f6f2:	9300      	str	r3, [sp, #0]
 804f6f4:	f10d 0216 	add.w	r2, sp, #22
 804f6f8:	2301      	movs	r3, #1
 804f6fa:	f10d 010e 	add.w	r1, sp, #14
 804f6fe:	4804      	ldr	r0, [pc, #16]	; (804f710 <HW_SPI_InOut+0x28>)
 804f700:	f7f7 fa25 	bl	8046b4e <HAL_SPI_TransmitReceive>
}
 804f704:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 804f708:	b007      	add	sp, #28
 804f70a:	f85d fb04 	ldr.w	pc, [sp], #4
 804f70e:	bf00      	nop
 804f710:	2000387c 	.word	0x2000387c

0804f714 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init()
{
 804f714:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 804f716:	2210      	movs	r2, #16
 804f718:	2100      	movs	r1, #0
 804f71a:	a802      	add	r0, sp, #8
 804f71c:	f001 fc29 	bl	8050f72 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 804f720:	4815      	ldr	r0, [pc, #84]	; (804f778 <MX_TIM2_Init+0x64>)
	htim2.Init.Prescaler = 799;
 804f722:	f240 321f 	movw	r2, #799	; 0x31f
 804f726:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804f72a:	2300      	movs	r3, #0
	htim2.Init.Prescaler = 799;
 804f72c:	e9c0 1200 	strd	r1, r2, [r0]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim2.Init.Period = 1999;
 804f730:	f240 72cf 	movw	r2, #1999	; 0x7cf
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804f734:	e9cd 3300 	strd	r3, r3, [sp]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804f738:	6083      	str	r3, [r0, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804f73a:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804f73e:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 804f740:	f7f7 fc3a 	bl	8046fb8 <HAL_TIM_Base_Init>
 804f744:	b108      	cbz	r0, 804f74a <MX_TIM2_Init+0x36>
		Error_Handler();
 804f746:	f7ff f989 	bl	804ea5c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f74a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804f74e:	a902      	add	r1, sp, #8
 804f750:	4809      	ldr	r0, [pc, #36]	; (804f778 <MX_TIM2_Init+0x64>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f752:	9302      	str	r3, [sp, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804f754:	f7f7 fc54 	bl	8047000 <HAL_TIM_ConfigClockSource>
 804f758:	b108      	cbz	r0, 804f75e <MX_TIM2_Init+0x4a>
		Error_Handler();
 804f75a:	f7ff f97f 	bl	804ea5c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804f75e:	2300      	movs	r3, #0
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804f760:	4669      	mov	r1, sp
 804f762:	4805      	ldr	r0, [pc, #20]	; (804f778 <MX_TIM2_Init+0x64>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804f764:	e9cd 3300 	strd	r3, r3, [sp]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804f768:	f7f7 fcde 	bl	8047128 <HAL_TIMEx_MasterConfigSynchronization>
 804f76c:	b108      	cbz	r0, 804f772 <MX_TIM2_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 804f76e:	f7ff f975 	bl	804ea5c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
}
 804f772:	b007      	add	sp, #28
 804f774:	f85d fb04 	ldr.w	pc, [sp], #4
 804f778:	200060ec 	.word	0x200060ec

0804f77c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 804f77c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 804f77e:	2210      	movs	r2, #16
 804f780:	2100      	movs	r1, #0
 804f782:	a802      	add	r0, sp, #8
 804f784:	f001 fbf5 	bl	8050f72 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 804f788:	4815      	ldr	r0, [pc, #84]	; (804f7e0 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 34999;//7999;
 804f78a:	4916      	ldr	r1, [pc, #88]	; (804f7e4 <MX_TIM3_Init+0x68>)
 804f78c:	f648 02b7 	movw	r2, #34999	; 0x88b7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804f790:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 34999;//7999;
 804f792:	e9c0 1200 	strd	r1, r2, [r0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 11999;//9999;
 804f796:	f642 62df 	movw	r2, #11999	; 0x2edf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804f79a:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 804f79e:	6083      	str	r3, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804f7a0:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804f7a4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 804f7a6:	f7f7 fc07 	bl	8046fb8 <HAL_TIM_Base_Init>
 804f7aa:	b108      	cbz	r0, 804f7b0 <MX_TIM3_Init+0x34>
  {
    Error_Handler();
 804f7ac:	f7ff f956 	bl	804ea5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f7b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804f7b4:	a902      	add	r1, sp, #8
 804f7b6:	480a      	ldr	r0, [pc, #40]	; (804f7e0 <MX_TIM3_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f7b8:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804f7ba:	f7f7 fc21 	bl	8047000 <HAL_TIM_ConfigClockSource>
 804f7be:	b108      	cbz	r0, 804f7c4 <MX_TIM3_Init+0x48>
  {
    Error_Handler();
 804f7c0:	f7ff f94c 	bl	804ea5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804f7c4:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804f7c6:	4669      	mov	r1, sp
 804f7c8:	4805      	ldr	r0, [pc, #20]	; (804f7e0 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804f7ca:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804f7ce:	f7f7 fcab 	bl	8047128 <HAL_TIMEx_MasterConfigSynchronization>
 804f7d2:	b108      	cbz	r0, 804f7d8 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 804f7d4:	f7ff f942 	bl	804ea5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 804f7d8:	b007      	add	sp, #28
 804f7da:	f85d fb04 	ldr.w	pc, [sp], #4
 804f7de:	bf00      	nop
 804f7e0:	200060ac 	.word	0x200060ac
 804f7e4:	40000400 	.word	0x40000400

0804f7e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 804f7e8:	6803      	ldr	r3, [r0, #0]
 804f7ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 804f7ee:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 804f7f0:	d116      	bne.n	804f820 <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 804f7f2:	2200      	movs	r2, #0
 804f7f4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 804f7f8:	9200      	str	r2, [sp, #0]
 804f7fa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804f7fc:	f041 0101 	orr.w	r1, r1, #1
 804f800:	6419      	str	r1, [r3, #64]	; 0x40
 804f802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804f804:	f003 0301 	and.w	r3, r3, #1
 804f808:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804f80a:	201c      	movs	r0, #28
 804f80c:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 804f80e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804f810:	f7f4 fb68 	bl	8043ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 804f814:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 804f816:	b003      	add	sp, #12
 804f818:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804f81c:	f7f4 bb96 	b.w	8043f4c <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM3)
 804f820:	4a0b      	ldr	r2, [pc, #44]	; (804f850 <HAL_TIM_Base_MspInit+0x68>)
 804f822:	4293      	cmp	r3, r2
 804f824:	d111      	bne.n	804f84a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 804f826:	2200      	movs	r2, #0
 804f828:	4b0a      	ldr	r3, [pc, #40]	; (804f854 <HAL_TIM_Base_MspInit+0x6c>)
 804f82a:	9201      	str	r2, [sp, #4]
 804f82c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804f82e:	f041 0102 	orr.w	r1, r1, #2
 804f832:	6419      	str	r1, [r3, #64]	; 0x40
 804f834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804f836:	f003 0302 	and.w	r3, r3, #2
 804f83a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804f83c:	201d      	movs	r0, #29
 804f83e:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 804f840:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804f842:	f7f4 fb4f 	bl	8043ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804f846:	201d      	movs	r0, #29
 804f848:	e7e5      	b.n	804f816 <HAL_TIM_Base_MspInit+0x2e>
}
 804f84a:	b003      	add	sp, #12
 804f84c:	f85d fb04 	ldr.w	pc, [sp], #4
 804f850:	40000400 	.word	0x40000400
 804f854:	40023800 	.word	0x40023800

0804f858 <LoraMacProcessNotify>:
  }
}

void LoraMacProcessNotify(void)
{
  LoraMacProcessRequest = LORA_SET;
 804f858:	4b01      	ldr	r3, [pc, #4]	; (804f860 <LoraMacProcessNotify+0x8>)
 804f85a:	2201      	movs	r2, #1
 804f85c:	701a      	strb	r2, [r3, #0]
}
 804f85e:	4770      	bx	lr
 804f860:	200038d4 	.word	0x200038d4

0804f864 <LORA_GetBatteryLevel>:
  * @retval the battery level  1 (very low) to 254 (fully charged)
  */
uint8_t LORA_GetBatteryLevel(void)
{
  return 0xFF;
}
 804f864:	20ff      	movs	r0, #255	; 0xff
 804f866:	4770      	bx	lr

0804f868 <LORA_TxNeeded>:
  AppData.BuffSize = 0;
 804f868:	4803      	ldr	r0, [pc, #12]	; (804f878 <LORA_TxNeeded+0x10>)
 804f86a:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f86e:	8083      	strh	r3, [r0, #4]
  LORA_send((lora_AppData_t*)&AppData, LORAWAN_UNCONFIRMED_MSG);
 804f870:	2100      	movs	r1, #0
 804f872:	f7fe bc91 	b.w	804e198 <LORA_send>
 804f876:	bf00      	nop
 804f878:	200011e0 	.word	0x200011e0

0804f87c <LORA_ConfirmClass>:
{
 804f87c:	b508      	push	{r3, lr}
  PRINTF("switch to class %c done\n\r", "ABC"[Class]);
 804f87e:	4b07      	ldr	r3, [pc, #28]	; (804f89c <LORA_ConfirmClass+0x20>)
 804f880:	5c19      	ldrb	r1, [r3, r0]
 804f882:	4807      	ldr	r0, [pc, #28]	; (804f8a0 <LORA_ConfirmClass+0x24>)
 804f884:	f7fe ffe6 	bl	804e854 <TraceSend>
  AppData.BuffSize = 0;
 804f888:	4806      	ldr	r0, [pc, #24]	; (804f8a4 <LORA_ConfirmClass+0x28>)
 804f88a:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f88e:	8083      	strh	r3, [r0, #4]
  LORA_send((lora_AppData_t*)&AppData, LORAWAN_UNCONFIRMED_MSG);
 804f890:	2100      	movs	r1, #0
}
 804f892:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LORA_send((lora_AppData_t*)&AppData, LORAWAN_UNCONFIRMED_MSG);
 804f896:	f7fe bc7f 	b.w	804e198 <LORA_send>
 804f89a:	bf00      	nop
 804f89c:	080551d9 	.word	0x080551d9
 804f8a0:	080551bf 	.word	0x080551bf
 804f8a4:	200011e0 	.word	0x200011e0

0804f8a8 <LORA_HasJoined>:
  LORA_RequestClass(LORAWAN_DEFAULT_CLASS);
 804f8a8:	2002      	movs	r0, #2
 804f8aa:	f7fe bcb9 	b.w	804e220 <LORA_RequestClass>
	...

0804f8b0 <OnTxTimerEvent>:
{
 804f8b0:	b510      	push	{r4, lr}
  TimerStart(&TxTimer);
 804f8b2:	4c03      	ldr	r4, [pc, #12]	; (804f8c0 <OnTxTimerEvent+0x10>)
 804f8b4:	1d20      	adds	r0, r4, #4
 804f8b6:	f7fe fed1 	bl	804e65c <TimerStart>
  AppProcessRequest = LORA_SET;
 804f8ba:	2301      	movs	r3, #1
 804f8bc:	7723      	strb	r3, [r4, #28]
}
 804f8be:	bd10      	pop	{r4, pc}
 804f8c0:	200038d4 	.word	0x200038d4

0804f8c4 <LoraStartTx.part.0>:
static void LoraStartTx(TxEventType_t EventType)
 804f8c4:	b510      	push	{r4, lr}
    TimerInit(&TxTimer, OnTxTimerEvent);
 804f8c6:	4c07      	ldr	r4, [pc, #28]	; (804f8e4 <LoraStartTx.part.0+0x20>)
 804f8c8:	4907      	ldr	r1, [pc, #28]	; (804f8e8 <LoraStartTx.part.0+0x24>)
 804f8ca:	4620      	mov	r0, r4
 804f8cc:	f7fe febc 	bl	804e648 <TimerInit>
    TimerSetValue(&TxTimer,  APP_TX_DUTYCYCLE);
 804f8d0:	4620      	mov	r0, r4
 804f8d2:	f64e 2160 	movw	r1, #60000	; 0xea60
 804f8d6:	f7fe ff5b 	bl	804e790 <TimerSetValue>
    OnTxTimerEvent(NULL);
 804f8da:	2000      	movs	r0, #0
}
 804f8dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    OnTxTimerEvent(NULL);
 804f8e0:	f7ff bfe6 	b.w	804f8b0 <OnTxTimerEvent>
 804f8e4:	200038d8 	.word	0x200038d8
 804f8e8:	0804f8b1 	.word	0x0804f8b1

0804f8ec <LORA_RxData>:
{
 804f8ec:	b510      	push	{r4, lr}
 804f8ee:	4604      	mov	r4, r0
  PRINTF("PACKET RECEIVED ON PORT %d\n\r", AppData->Port);
 804f8f0:	7941      	ldrb	r1, [r0, #5]
 804f8f2:	4818      	ldr	r0, [pc, #96]	; (804f954 <LORA_RxData+0x68>)
 804f8f4:	f7fe ffae 	bl	804e854 <TraceSend>
  switch (AppData->Port)
 804f8f8:	7963      	ldrb	r3, [r4, #5]
 804f8fa:	2b02      	cmp	r3, #2
 804f8fc:	d015      	beq.n	804f92a <LORA_RxData+0x3e>
 804f8fe:	2b03      	cmp	r3, #3
 804f900:	d109      	bne.n	804f916 <LORA_RxData+0x2a>
      if (AppData->BuffSize == 1)
 804f902:	7923      	ldrb	r3, [r4, #4]
 804f904:	2b01      	cmp	r3, #1
 804f906:	d106      	bne.n	804f916 <LORA_RxData+0x2a>
        switch (AppData->Buff[0])
 804f908:	6823      	ldr	r3, [r4, #0]
 804f90a:	7818      	ldrb	r0, [r3, #0]
 804f90c:	2801      	cmp	r0, #1
 804f90e:	d009      	beq.n	804f924 <LORA_RxData+0x38>
 804f910:	d307      	bcc.n	804f922 <LORA_RxData+0x36>
 804f912:	2802      	cmp	r0, #2
 804f914:	d006      	beq.n	804f924 <LORA_RxData+0x38>
  refresh_iwdg();
 804f916:	f000 ff15 	bl	8050744 <refresh_iwdg>
}
 804f91a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804f91e:	f7ff bfd1 	b.w	804f8c4 <LoraStartTx.part.0>
            LORA_RequestClass(CLASS_A);
 804f922:	2000      	movs	r0, #0
            LORA_RequestClass(CLASS_C);
 804f924:	f7fe fc7c 	bl	804e220 <LORA_RequestClass>
            break;
 804f928:	e7f5      	b.n	804f916 <LORA_RxData+0x2a>
    	if(AppData->BuffSize == 7)
 804f92a:	7923      	ldrb	r3, [r4, #4]
 804f92c:	2b07      	cmp	r3, #7
 804f92e:	d105      	bne.n	804f93c <LORA_RxData+0x50>
			DateTime_Update(AppData->Buff);
 804f930:	6820      	ldr	r0, [r4, #0]
 804f932:	f7ff fe0d 	bl	804f550 <DateTime_Update>
			PRINTF("DATE-TIME UPDATED \n\r");
 804f936:	4808      	ldr	r0, [pc, #32]	; (804f958 <LORA_RxData+0x6c>)
 804f938:	f7fe ff8c 	bl	804e854 <TraceSend>
		if (AppData->BuffSize == 0x0D)
 804f93c:	7923      	ldrb	r3, [r4, #4]
 804f93e:	2b0d      	cmp	r3, #13
 804f940:	d1e9      	bne.n	804f916 <LORA_RxData+0x2a>
			AppLedStateOn = AppData->Buff[0] & 0x01;
 804f942:	6823      	ldr	r3, [r4, #0]
 804f944:	781b      	ldrb	r3, [r3, #0]
			if (AppLedStateOn == RESET)
 804f946:	07db      	lsls	r3, r3, #31
				PRINTF("LED OFF\n\r");
 804f948:	bf54      	ite	pl
 804f94a:	4804      	ldrpl	r0, [pc, #16]	; (804f95c <LORA_RxData+0x70>)
				PRINTF("LED ON\n\r");
 804f94c:	4804      	ldrmi	r0, [pc, #16]	; (804f960 <LORA_RxData+0x74>)
 804f94e:	f7fe ff81 	bl	804e854 <TraceSend>
 804f952:	e7e0      	b.n	804f916 <LORA_RxData+0x2a>
 804f954:	080551dd 	.word	0x080551dd
 804f958:	080551fa 	.word	0x080551fa
 804f95c:	0805520f 	.word	0x0805520f
 804f960:	08055219 	.word	0x08055219

0804f964 <main>:
{
 804f964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  get_time_now(tempo2);
 804f968:	4cb8      	ldr	r4, [pc, #736]	; (804fc4c <main+0x2e8>)
  flags_ble.all_flags=RESET;						/* Reset all bluetooth flags */
 804f96a:	4db9      	ldr	r5, [pc, #740]	; (804fc50 <main+0x2ec>)
{
 804f96c:	b085      	sub	sp, #20
  flags_ble.all_flags=RESET;						/* Reset all bluetooth flags */
 804f96e:	2300      	movs	r3, #0
 804f970:	702b      	strb	r3, [r5, #0]
  HAL_Init();										/* STM32 HAL library initialization*/
 804f972:	f7f4 f85b 	bl	8043a2c <HAL_Init>
  refresh_iwdg();
 804f976:	f000 fee5 	bl	8050744 <refresh_iwdg>
  SystemClock_Config();								/* Configure the system clock*/
 804f97a:	f000 fd23 	bl	80503c4 <SystemClock_Config>
  refresh_iwdg();
 804f97e:	f000 fee1 	bl	8050744 <refresh_iwdg>
  HW_Init();										/* Configure the hardware*/
 804f982:	f000 fe27 	bl	80505d4 <HW_Init>
  refresh_iwdg();
 804f986:	f000 fedd 	bl	8050744 <refresh_iwdg>
  ble_config();
 804f98a:	f7f1 fcf3 	bl	8041374 <ble_config>
  refresh_iwdg();
 804f98e:	f000 fed9 	bl	8050744 <refresh_iwdg>
  init_station();									/* Initialize WeatherStation Peripherals */
 804f992:	f7f2 f93f 	bl	8041c14 <init_station>
  refresh_iwdg();
 804f996:	f000 fed5 	bl	8050744 <refresh_iwdg>
  init_irradiator();
 804f99a:	f7f2 f875 	bl	8041a88 <init_irradiator>
  refresh_iwdg();
 804f99e:	f000 fed1 	bl	8050744 <refresh_iwdg>
  get_time_now(tempo2);
 804f9a2:	4620      	mov	r0, r4
 804f9a4:	f7ff fdb0 	bl	804f508 <get_time_now>
  int hora = read_sram_bckp(BKPSRAM_BASE+5);
 804f9a8:	48aa      	ldr	r0, [pc, #680]	; (804fc54 <main+0x2f0>)
 804f9aa:	f7ff fdab 	bl	804f504 <read_sram_bckp>
 804f9ae:	4606      	mov	r6, r0
  int minute = read_sram_bckp(BKPSRAM_BASE+6);
 804f9b0:	48a9      	ldr	r0, [pc, #676]	; (804fc58 <main+0x2f4>)
 804f9b2:	f7ff fda7 	bl	804f504 <read_sram_bckp>
 804f9b6:	4607      	mov	r7, r0
  int segun = read_sram_bckp(BKPSRAM_BASE+7);
 804f9b8:	48a8      	ldr	r0, [pc, #672]	; (804fc5c <main+0x2f8>)
 804f9ba:	f7ff fda3 	bl	804f504 <read_sram_bckp>
  PRINTF("%d:%d:%d\n", tempo2[3], tempo2[4], tempo2[5]);
 804f9be:	7963      	ldrb	r3, [r4, #5]
 804f9c0:	7922      	ldrb	r2, [r4, #4]
 804f9c2:	78e1      	ldrb	r1, [r4, #3]
  int segun = read_sram_bckp(BKPSRAM_BASE+7);
 804f9c4:	4680      	mov	r8, r0
  PRINTF("%d:%d:%d\n", tempo2[3], tempo2[4], tempo2[5]);
 804f9c6:	48a6      	ldr	r0, [pc, #664]	; (804fc60 <main+0x2fc>)
 804f9c8:	f7fe ff44 	bl	804e854 <TraceSend>
  PRINTF("sram %d:%d:%d\n", hora, minute, segun);
 804f9cc:	463a      	mov	r2, r7
 804f9ce:	4631      	mov	r1, r6
 804f9d0:	4643      	mov	r3, r8
 804f9d2:	48a4      	ldr	r0, [pc, #656]	; (804fc64 <main+0x300>)
 804f9d4:	f7fe ff3e 	bl	804e854 <TraceSend>
	if(f_mount(&SDFatFS, (const TCHAR *)&SDPath, 1) != FR_OK)
 804f9d8:	2201      	movs	r2, #1
 804f9da:	49a3      	ldr	r1, [pc, #652]	; (804fc68 <main+0x304>)
 804f9dc:	48a3      	ldr	r0, [pc, #652]	; (804fc6c <main+0x308>)
 804f9de:	f7f8 fd6b 	bl	80484b8 <f_mount>
 804f9e2:	b110      	cbz	r0, 804f9ea <main+0x86>
		  PRINT_SD_CARD(PRINTF("Erro ao montar o cartao\r\n");)
 804f9e4:	48a2      	ldr	r0, [pc, #648]	; (804fc70 <main+0x30c>)
 804f9e6:	f7fe ff35 	bl	804e854 <TraceSend>
  refresh_iwdg();
 804f9ea:	f000 feab 	bl	8050744 <refresh_iwdg>
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);		/* Disable Stand-by mode */
 804f9ee:	2101      	movs	r1, #1
	PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n",
 804f9f0:	2600      	movs	r6, #0
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);		/* Disable Stand-by mode */
 804f9f2:	4608      	mov	r0, r1
 804f9f4:	f7fe fc52 	bl	804e29c <LPM_SetOffMode>
	PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n",
 804f9f8:	4633      	mov	r3, r6
 804f9fa:	2203      	movs	r2, #3
 804f9fc:	2101      	movs	r1, #1
 804f9fe:	9600      	str	r6, [sp, #0]
 804fa00:	489c      	ldr	r0, [pc, #624]	; (804fc74 <main+0x310>)
  flagsStation.all_flags=0;
 804fa02:	4c9d      	ldr	r4, [pc, #628]	; (804fc78 <main+0x314>)
		PRINTF("!!!!!!!!!!!!!! PLUVIOMETRO RESETADO !!!!!!!!!!!!!!\r\n");
 804fa04:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 804fcc8 <main+0x364>
		write_sram_bckp(pluviometer_count, BKPSRAM_BASE+20);
 804fa08:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 804fccc <main+0x368>
		vbat_int = (uint16_t)(double)(vbat*100);
 804fa0c:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 804fcd0 <main+0x36c>
	PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n",
 804fa10:	f7fe ff20 	bl	804e854 <TraceSend>
	PRINTF("MAC_VERSION= %02X.%02X.%02X.%02X\r\n",
 804fa14:	2204      	movs	r2, #4
 804fa16:	4611      	mov	r1, r2
 804fa18:	2302      	movs	r3, #2
 804fa1a:	9600      	str	r6, [sp, #0]
 804fa1c:	4897      	ldr	r0, [pc, #604]	; (804fc7c <main+0x318>)
 804fa1e:	f7fe ff19 	bl	804e854 <TraceSend>
  refresh_iwdg();
 804fa22:	f000 fe8f 	bl	8050744 <refresh_iwdg>
  turn_on_lora();
 804fa26:	f000 fbed 	bl	8050204 <turn_on_lora>
  LORA_Init(&LoRaMainCallbacks, &LoRaParamInit);	/* Configure the Lora Stack*/
 804fa2a:	4995      	ldr	r1, [pc, #596]	; (804fc80 <main+0x31c>)
 804fa2c:	1d08      	adds	r0, r1, #4
 804fa2e:	f7fe fa1d 	bl	804de6c <LORA_Init>
  refresh_iwdg();
 804fa32:	f000 fe87 	bl	8050744 <refresh_iwdg>
  LORA_Join();
 804fa36:	f7fe fb1b 	bl	804e070 <LORA_Join>
  refresh_iwdg();
 804fa3a:	f000 fe83 	bl	8050744 <refresh_iwdg>
 804fa3e:	f7ff ff41 	bl	804f8c4 <LoraStartTx.part.0>
  HAL_TIM_Base_Start_IT(&htim3);
 804fa42:	4890      	ldr	r0, [pc, #576]	; (804fc84 <main+0x320>)
 804fa44:	f7f7 f99c 	bl	8046d80 <HAL_TIM_Base_Start_IT>
		vbat_int = (uint16_t)(double)(vbat*100);
 804fa48:	f04f 0800 	mov.w	r8, #0
  flags_ble.all_flags=0;
 804fa4c:	702e      	strb	r6, [r5, #0]
  flagsStation.all_flags=0;
 804fa4e:	7026      	strb	r6, [r4, #0]
	refresh_iwdg();
 804fa50:	f000 fe78 	bl	8050744 <refresh_iwdg>
	write_Time();
 804fa54:	f7ff faea 	bl	804f02c <write_Time>
	if(flagsStation.alarm_b == 0) {
 804fa58:	7823      	ldrb	r3, [r4, #0]
 804fa5a:	f013 0620 	ands.w	r6, r3, #32
 804fa5e:	d10b      	bne.n	804fa78 <main+0x114>
		flagsStation.alarm_b = 1;
 804fa60:	f043 0320 	orr.w	r3, r3, #32
		PRINTF("!!!!!!!!!!!!!! PLUVIOMETRO RESETADO !!!!!!!!!!!!!!\r\n");
 804fa64:	4650      	mov	r0, sl
		flagsStation.alarm_b = 1;
 804fa66:	7023      	strb	r3, [r4, #0]
		PRINTF("!!!!!!!!!!!!!! PLUVIOMETRO RESETADO !!!!!!!!!!!!!!\r\n");
 804fa68:	f7fe fef4 	bl	804e854 <TraceSend>
		pluviometer_count = 0;
 804fa6c:	4b86      	ldr	r3, [pc, #536]	; (804fc88 <main+0x324>)
		write_sram_bckp(pluviometer_count, BKPSRAM_BASE+20);
 804fa6e:	4659      	mov	r1, fp
 804fa70:	4630      	mov	r0, r6
		pluviometer_count = 0;
 804fa72:	801e      	strh	r6, [r3, #0]
		write_sram_bckp(pluviometer_count, BKPSRAM_BASE+20);
 804fa74:	f7ff fd44 	bl	804f500 <write_sram_bckp>
	refresh_iwdg();
 804fa78:	f000 fe64 	bl	8050744 <refresh_iwdg>
	if(flagsStation.read_sensors)
 804fa7c:	7823      	ldrb	r3, [r4, #0]
 804fa7e:	06d8      	lsls	r0, r3, #27
 804fa80:	d520      	bpl.n	804fac4 <main+0x160>
		flagsStation.read_sensors=0;
 804fa82:	f36f 1304 	bfc	r3, #4, #1
		PRINTF("Leitura dos Sensores\r\n");
 804fa86:	4881      	ldr	r0, [pc, #516]	; (804fc8c <main+0x328>)
		flagsStation.read_sensors=0;
 804fa88:	7023      	strb	r3, [r4, #0]
		PRINTF("Leitura dos Sensores\r\n");
 804fa8a:	f7fe fee3 	bl	804e854 <TraceSend>
		refresh_iwdg();
 804fa8e:	f000 fe59 	bl	8050744 <refresh_iwdg>
		read_sensors(&Parameters);
 804fa92:	487f      	ldr	r0, [pc, #508]	; (804fc90 <main+0x32c>)
		vbat = get_battery_voltage();
 804fa94:	4e7f      	ldr	r6, [pc, #508]	; (804fc94 <main+0x330>)
		read_sensors(&Parameters);
 804fa96:	f7f2 f90b 	bl	8041cb0 <read_sensors>
		refresh_iwdg();
 804fa9a:	f000 fe53 	bl	8050744 <refresh_iwdg>
		PRINTF("Leitura da tensao da bateria\r\n");
 804fa9e:	487e      	ldr	r0, [pc, #504]	; (804fc98 <main+0x334>)
 804faa0:	f7fe fed8 	bl	804e854 <TraceSend>
		vbat = get_battery_voltage();
 804faa4:	f7f1 fbe0 	bl	8041268 <get_battery_voltage>
 804faa8:	ed86 0b00 	vstr	d0, [r6]
		refresh_iwdg();
 804faac:	f000 fe4a 	bl	8050744 <refresh_iwdg>
		vbat_int = (uint16_t)(double)(vbat*100);
 804fab0:	464b      	mov	r3, r9
 804fab2:	4642      	mov	r2, r8
 804fab4:	e9d6 0100 	ldrd	r0, r1, [r6]
 804fab8:	f7f0 fed6 	bl	8040868 <__aeabi_dmul>
 804fabc:	f7f1 f9ac 	bl	8040e18 <__aeabi_d2uiz>
 804fac0:	4b76      	ldr	r3, [pc, #472]	; (804fc9c <main+0x338>)
 804fac2:	8018      	strh	r0, [r3, #0]
	if(count_measures == 1 && flagsStation.active_irradiator == 0) {
 804fac4:	4f76      	ldr	r7, [pc, #472]	; (804fca0 <main+0x33c>)
	refresh_iwdg();
 804fac6:	f000 fe3d 	bl	8050744 <refresh_iwdg>
	if(count_measures == 1 && flagsStation.active_irradiator == 0) {
 804faca:	783b      	ldrb	r3, [r7, #0]
 804facc:	2b01      	cmp	r3, #1
 804face:	d10d      	bne.n	804faec <main+0x188>
 804fad0:	7823      	ldrb	r3, [r4, #0]
 804fad2:	0759      	lsls	r1, r3, #29
 804fad4:	d40a      	bmi.n	804faec <main+0x188>
		refresh_iwdg();
 804fad6:	f000 fe35 	bl	8050744 <refresh_iwdg>
		PRINTF("Irradiador transmitindo...\r\n");
 804fada:	4872      	ldr	r0, [pc, #456]	; (804fca4 <main+0x340>)
 804fadc:	f7fe feba 	bl	804e854 <TraceSend>
		flagsStation.active_irradiator = 1;
 804fae0:	7823      	ldrb	r3, [r4, #0]
 804fae2:	f043 0304 	orr.w	r3, r3, #4
 804fae6:	7023      	strb	r3, [r4, #0]
		refresh_iwdg();
 804fae8:	f000 fe2c 	bl	8050744 <refresh_iwdg>
	if(flagsStation.receive_measure_irrad == 1) {
 804faec:	7823      	ldrb	r3, [r4, #0]
 804faee:	4e6e      	ldr	r6, [pc, #440]	; (804fca8 <main+0x344>)
 804faf0:	f013 0f08 	tst.w	r3, #8
 804faf4:	d01d      	beq.n	804fb32 <main+0x1ce>
		flagsStation.receive_measure_irrad = 0;
 804faf6:	f36f 03c3 	bfc	r3, #3, #1
 804fafa:	7023      	strb	r3, [r4, #0]
		refresh_iwdg();
 804fafc:	f000 fe22 	bl	8050744 <refresh_iwdg>
		measures += getIntMeasure();
 804fb00:	f7f2 f812 	bl	8041b28 <getIntMeasure>
 804fb04:	4a69      	ldr	r2, [pc, #420]	; (804fcac <main+0x348>)
 804fb06:	6813      	ldr	r3, [r2, #0]
 804fb08:	4418      	add	r0, r3
		count_measures++;
 804fb0a:	783b      	ldrb	r3, [r7, #0]
		measures += getIntMeasure();
 804fb0c:	6010      	str	r0, [r2, #0]
		count_measures++;
 804fb0e:	3301      	adds	r3, #1
 804fb10:	703b      	strb	r3, [r7, #0]
		refresh_iwdg();
 804fb12:	f000 fe17 	bl	8050744 <refresh_iwdg>
		if(count_measures == MAX_MEASURES) {
 804fb16:	7838      	ldrb	r0, [r7, #0]
 804fb18:	2805      	cmp	r0, #5
 804fb1a:	d108      	bne.n	804fb2e <main+0x1ca>
			count_measures = 0;
 804fb1c:	2300      	movs	r3, #0
 804fb1e:	703b      	strb	r3, [r7, #0]
			mean = mediaCalculator(MAX_MEASURES);
 804fb20:	f7f2 f81e 	bl	8041b60 <mediaCalculator>
 804fb24:	4601      	mov	r1, r0
 804fb26:	6230      	str	r0, [r6, #32]
			PRINTF("Media irradiador:%ld W/m2\r\n", mean);
 804fb28:	4861      	ldr	r0, [pc, #388]	; (804fcb0 <main+0x34c>)
 804fb2a:	f7fe fe93 	bl	804e854 <TraceSend>
		refresh_iwdg();
 804fb2e:	f000 fe09 	bl	8050744 <refresh_iwdg>
	if (flags_ble.enable_handler){
 804fb32:	782b      	ldrb	r3, [r5, #0]
 804fb34:	069a      	lsls	r2, r3, #26
 804fb36:	d515      	bpl.n	804fb64 <main+0x200>
		flags_ble.enable_handler = 0;
 804fb38:	f36f 1345 	bfc	r3, #5, #1
		HAL_TIM_Base_Stop(&htim2);
 804fb3c:	485d      	ldr	r0, [pc, #372]	; (804fcb4 <main+0x350>)
		flags_ble.enable_handler = 0;
 804fb3e:	702b      	strb	r3, [r5, #0]
		HAL_TIM_Base_Stop(&htim2);
 804fb40:	f7f7 f907 	bl	8046d52 <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop(&htim3);
 804fb44:	484f      	ldr	r0, [pc, #316]	; (804fc84 <main+0x320>)
 804fb46:	f7f7 f904 	bl	8046d52 <HAL_TIM_Base_Stop>
		refresh_iwdg();
 804fb4a:	f000 fdfb 	bl	8050744 <refresh_iwdg>
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804fb4e:	485a      	ldr	r0, [pc, #360]	; (804fcb8 <main+0x354>)
 804fb50:	f7f1 fbd2 	bl	80412f8 <ble_handler>
		refresh_iwdg();
 804fb54:	f000 fdf6 	bl	8050744 <refresh_iwdg>
		HAL_TIM_Base_Start(&htim2);
 804fb58:	4856      	ldr	r0, [pc, #344]	; (804fcb4 <main+0x350>)
 804fb5a:	f7f7 f8e8 	bl	8046d2e <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start(&htim3);
 804fb5e:	4849      	ldr	r0, [pc, #292]	; (804fc84 <main+0x320>)
 804fb60:	f7f7 f8e5 	bl	8046d2e <HAL_TIM_Base_Start>
	if (flags_ble.update_mode==SET){
 804fb64:	782b      	ldrb	r3, [r5, #0]
 804fb66:	06db      	lsls	r3, r3, #27
 804fb68:	d538      	bpl.n	804fbdc <main+0x278>
			PRINTF("Update mode \r\n");
 804fb6a:	4854      	ldr	r0, [pc, #336]	; (804fcbc <main+0x358>)
 804fb6c:	f7fe fe72 	bl	804e854 <TraceSend>
			refresh_iwdg();
 804fb70:	f000 fde8 	bl	8050744 <refresh_iwdg>
			flags_ble.update_mode = RESET;
 804fb74:	782b      	ldrb	r3, [r5, #0]
 804fb76:	f36f 1304 	bfc	r3, #4, #1
 804fb7a:	702b      	strb	r3, [r5, #0]
			refresh_iwdg();
 804fb7c:	f000 fde2 	bl	8050744 <refresh_iwdg>
			HAL_NVIC_DisableIRQ(USART1_IRQn);
 804fb80:	2025      	movs	r0, #37	; 0x25
 804fb82:	f7f4 f9f1 	bl	8043f68 <HAL_NVIC_DisableIRQ>
			HAL_UART_AbortReceive_IT(&huart1);
 804fb86:	484e      	ldr	r0, [pc, #312]	; (804fcc0 <main+0x35c>)
 804fb88:	f7f7 fec8 	bl	804791c <HAL_UART_AbortReceive_IT>
			HAL_UART_DeInit(&huart1);
 804fb8c:	484c      	ldr	r0, [pc, #304]	; (804fcc0 <main+0x35c>)
 804fb8e:	f7f7 fbe3 	bl	8047358 <HAL_UART_DeInit>
			HAL_Delay(1);
 804fb92:	2001      	movs	r0, #1
 804fb94:	f000 faaa 	bl	80500ec <HAL_Delay>
			HAL_TIM_Base_Stop(&htim2);
 804fb98:	4846      	ldr	r0, [pc, #280]	; (804fcb4 <main+0x350>)
 804fb9a:	f7f7 f8da 	bl	8046d52 <HAL_TIM_Base_Stop>
			HAL_TIM_Base_Stop(&htim3);
 804fb9e:	4839      	ldr	r0, [pc, #228]	; (804fc84 <main+0x320>)
 804fba0:	f7f7 f8d7 	bl	8046d52 <HAL_TIM_Base_Stop>
			COM_Init();
 804fba4:	f001 f81e 	bl	8050be4 <COM_Init>
			HAL_Delay(1);
 804fba8:	2001      	movs	r0, #1
 804fbaa:	f000 fa9f 	bl	80500ec <HAL_Delay>
			COM_Flush();
 804fbae:	f001 f849 	bl	8050c44 <COM_Flush>
			refresh_iwdg();
 804fbb2:	f000 fdc7 	bl	8050744 <refresh_iwdg>
			FW_UPDATE_Run();
 804fbb6:	f7ff f89d 	bl	804ecf4 <FW_UPDATE_Run>
			refresh_iwdg();
 804fbba:	f000 fdc3 	bl	8050744 <refresh_iwdg>
			HAL_TIM_Base_Start(&htim2);
 804fbbe:	483d      	ldr	r0, [pc, #244]	; (804fcb4 <main+0x350>)
 804fbc0:	f7f7 f8b5 	bl	8046d2e <HAL_TIM_Base_Start>
			HAL_TIM_Base_Start(&htim3);
 804fbc4:	482f      	ldr	r0, [pc, #188]	; (804fc84 <main+0x320>)
 804fbc6:	f7f7 f8b2 	bl	8046d2e <HAL_TIM_Base_Start>
			MX_USART1_UART_Init();
 804fbca:	f7f1 fc33 	bl	8041434 <MX_USART1_UART_Init>
			HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804fbce:	2201      	movs	r2, #1
 804fbd0:	493c      	ldr	r1, [pc, #240]	; (804fcc4 <main+0x360>)
 804fbd2:	483b      	ldr	r0, [pc, #236]	; (804fcc0 <main+0x35c>)
 804fbd4:	f7f7 fc96 	bl	8047504 <HAL_UART_Receive_IT>
			refresh_iwdg();
 804fbd8:	f000 fdb4 	bl	8050744 <refresh_iwdg>
    if (AppProcessRequest == LORA_SET)
 804fbdc:	7f33      	ldrb	r3, [r6, #28]
 804fbde:	2b01      	cmp	r3, #1
 804fbe0:	d126      	bne.n	804fc30 <main+0x2cc>
    	HAL_TIM_Base_Stop(&htim3);
 804fbe2:	4828      	ldr	r0, [pc, #160]	; (804fc84 <main+0x320>)
	vbat_int = (uint16_t)(double)(vbat*100);
 804fbe4:	4f2d      	ldr	r7, [pc, #180]	; (804fc9c <main+0x338>)
    	HAL_TIM_Base_Stop(&htim3);
 804fbe6:	f7f7 f8b4 	bl	8046d52 <HAL_TIM_Base_Stop>
    	HAL_TIM_Base_Stop(&htim2);
 804fbea:	4832      	ldr	r0, [pc, #200]	; (804fcb4 <main+0x350>)
 804fbec:	f7f7 f8b1 	bl	8046d52 <HAL_TIM_Base_Stop>
    	refresh_iwdg();
 804fbf0:	f000 fda8 	bl	8050744 <refresh_iwdg>
    	AppProcessRequest = LORA_RESET;
 804fbf4:	2300      	movs	r3, #0
 804fbf6:	7733      	strb	r3, [r6, #28]
	vbat = get_battery_voltage();
 804fbf8:	f7f1 fb36 	bl	8041268 <get_battery_voltage>
 804fbfc:	4b25      	ldr	r3, [pc, #148]	; (804fc94 <main+0x330>)
 804fbfe:	ec51 0b10 	vmov	r0, r1, d0
 804fc02:	ed83 0b00 	vstr	d0, [r3]
	vbat_int = (uint16_t)(double)(vbat*100);
 804fc06:	4642      	mov	r2, r8
 804fc08:	464b      	mov	r3, r9
 804fc0a:	f7f0 fe2d 	bl	8040868 <__aeabi_dmul>
 804fc0e:	f7f1 f903 	bl	8040e18 <__aeabi_d2uiz>
 804fc12:	8038      	strh	r0, [r7, #0]
	if (LORA_JoinStatus() != LORA_SET) {
 804fc14:	f7fe fab0 	bl	804e178 <LORA_JoinStatus>
 804fc18:	2801      	cmp	r0, #1
 804fc1a:	d05b      	beq.n	804fcd4 <main+0x370>
		LORA_Join();
 804fc1c:	f7fe fa28 	bl	804e070 <LORA_Join>
    	refresh_iwdg();
 804fc20:	f000 fd90 	bl	8050744 <refresh_iwdg>
    	HAL_TIM_Base_Start(&htim2);
 804fc24:	4823      	ldr	r0, [pc, #140]	; (804fcb4 <main+0x350>)
 804fc26:	f7f7 f882 	bl	8046d2e <HAL_TIM_Base_Start>
    	HAL_TIM_Base_Start(&htim3);
 804fc2a:	4816      	ldr	r0, [pc, #88]	; (804fc84 <main+0x320>)
 804fc2c:	f7f7 f87f 	bl	8046d2e <HAL_TIM_Base_Start>
    if (LoraMacProcessRequest == LORA_SET)
 804fc30:	7833      	ldrb	r3, [r6, #0]
 804fc32:	2b01      	cmp	r3, #1
 804fc34:	f47f af0c 	bne.w	804fa50 <main+0xec>
    	refresh_iwdg();
 804fc38:	f000 fd84 	bl	8050744 <refresh_iwdg>
    	LoraMacProcessRequest = LORA_RESET;
 804fc3c:	2300      	movs	r3, #0
 804fc3e:	7033      	strb	r3, [r6, #0]
    	LoRaMacProcess();
 804fc40:	f7fa fbf0 	bl	804a424 <LoRaMacProcess>
    	refresh_iwdg();
 804fc44:	f000 fd7e 	bl	8050744 <refresh_iwdg>
 804fc48:	e702      	b.n	804fa50 <main+0xec>
 804fc4a:	bf00      	nop
 804fc4c:	20006178 	.word	0x20006178
 804fc50:	20003dd0 	.word	0x20003dd0
 804fc54:	40024005 	.word	0x40024005
 804fc58:	40024006 	.word	0x40024006
 804fc5c:	40024007 	.word	0x40024007
 804fc60:	08055227 	.word	0x08055227
 804fc64:	08055222 	.word	0x08055222
 804fc68:	20003f79 	.word	0x20003f79
 804fc6c:	20004fb0 	.word	0x20004fb0
 804fc70:	08055231 	.word	0x08055231
 804fc74:	0805524b 	.word	0x0805524b
 804fc78:	20003e64 	.word	0x20003e64
 804fc7c:	0805526e 	.word	0x0805526e
 804fc80:	200011e8 	.word	0x200011e8
 804fc84:	200060ac 	.word	0x200060ac
 804fc88:	200024ac 	.word	0x200024ac
 804fc8c:	080552c6 	.word	0x080552c6
 804fc90:	20003e65 	.word	0x20003e65
 804fc94:	20006170 	.word	0x20006170
 804fc98:	080552dd 	.word	0x080552dd
 804fc9c:	200061b0 	.word	0x200061b0
 804fca0:	200024a5 	.word	0x200024a5
 804fca4:	080552fc 	.word	0x080552fc
 804fca8:	200038d4 	.word	0x200038d4
 804fcac:	200024a0 	.word	0x200024a0
 804fcb0:	08055319 	.word	0x08055319
 804fcb4:	200060ec 	.word	0x200060ec
 804fcb8:	20002470 	.word	0x20002470
 804fcbc:	08055335 	.word	0x08055335
 804fcc0:	20003dd4 	.word	0x20003dd4
 804fcc4:	20003dc8 	.word	0x20003dc8
 804fcc8:	08055291 	.word	0x08055291
 804fccc:	40024014 	.word	0x40024014
 804fcd0:	40590000 	.word	0x40590000
	get_time_now(AppData.Buff);
 804fcd4:	4b19      	ldr	r3, [pc, #100]	; (804fd3c <main+0x3d8>)
 804fcd6:	9303      	str	r3, [sp, #12]
 804fcd8:	6818      	ldr	r0, [r3, #0]
 804fcda:	f7ff fc15 	bl	804f508 <get_time_now>
	read_sensors(&Parameters);
 804fcde:	4818      	ldr	r0, [pc, #96]	; (804fd40 <main+0x3dc>)
 804fce0:	f7f1 ffe6 	bl	8041cb0 <read_sensors>
	AppData.Port = LORAWAN_APP_PORT;
 804fce4:	9b03      	ldr	r3, [sp, #12]
	memcpy(&(AppData.Buff[6]),Buffer_to_send,sizeof(Estation_Parameters));
 804fce6:	4917      	ldr	r1, [pc, #92]	; (804fd44 <main+0x3e0>)
	AppData.Port = LORAWAN_APP_PORT;
 804fce8:	2202      	movs	r2, #2
 804fcea:	715a      	strb	r2, [r3, #5]
	memcpy(&(AppData.Buff[6]),Buffer_to_send,sizeof(Estation_Parameters));
 804fcec:	681a      	ldr	r2, [r3, #0]
 804fcee:	f101 0c0c 	add.w	ip, r1, #12
 804fcf2:	1d90      	adds	r0, r2, #6
 804fcf4:	f851 eb04 	ldr.w	lr, [r1], #4
 804fcf8:	f840 eb04 	str.w	lr, [r0], #4
 804fcfc:	4561      	cmp	r1, ip
 804fcfe:	d1f9      	bne.n	804fcf4 <main+0x390>
 804fd00:	7809      	ldrb	r1, [r1, #0]
 804fd02:	7001      	strb	r1, [r0, #0]
	AppData.Buff[19]= (vbat_int>>8)&0xFF;
 804fd04:	8839      	ldrh	r1, [r7, #0]
	AppData.Buff[20]= vbat_int&0xFF;
 804fd06:	7511      	strb	r1, [r2, #20]
	AppData.Buff[19]= (vbat_int>>8)&0xFF;
 804fd08:	0a08      	lsrs	r0, r1, #8
	AppData.BuffSize = sizeof(Estation_Parameters)+8;
 804fd0a:	2115      	movs	r1, #21
 804fd0c:	7119      	strb	r1, [r3, #4]
	if(flagsStation.active_irradiator == 1) {
 804fd0e:	7821      	ldrb	r1, [r4, #0]
	AppData.Buff[19]= (vbat_int>>8)&0xFF;
 804fd10:	74d0      	strb	r0, [r2, #19]
	if(flagsStation.active_irradiator == 1) {
 804fd12:	f011 0104 	ands.w	r1, r1, #4
 804fd16:	d00c      	beq.n	804fd32 <main+0x3ce>
		AppData.Buff[21]= (mean>>8);
 804fd18:	6a31      	ldr	r1, [r6, #32]
		AppData.Buff[22]= mean;
 804fd1a:	7591      	strb	r1, [r2, #22]
		AppData.Buff[21]= (mean>>8);
 804fd1c:	0a08      	lsrs	r0, r1, #8
 804fd1e:	7550      	strb	r0, [r2, #21]
		LORA_send((lora_AppData_t*)&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804fd20:	2100      	movs	r1, #0
		AppData.BuffSize += 2;
 804fd22:	2217      	movs	r2, #23
		LORA_send((lora_AppData_t*)&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804fd24:	4805      	ldr	r0, [pc, #20]	; (804fd3c <main+0x3d8>)
		AppData.BuffSize += 2;
 804fd26:	711a      	strb	r2, [r3, #4]
		LORA_send((lora_AppData_t*)&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804fd28:	f7fe fa36 	bl	804e198 <LORA_send>
		mean = 0;
 804fd2c:	2300      	movs	r3, #0
 804fd2e:	6233      	str	r3, [r6, #32]
 804fd30:	e776      	b.n	804fc20 <main+0x2bc>
		LORA_send((lora_AppData_t*)&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804fd32:	4802      	ldr	r0, [pc, #8]	; (804fd3c <main+0x3d8>)
 804fd34:	f7fe fa30 	bl	804e198 <LORA_send>
 804fd38:	e772      	b.n	804fc20 <main+0x2bc>
 804fd3a:	bf00      	nop
 804fd3c:	200011e0 	.word	0x200011e0
 804fd40:	20003e65 	.word	0x20003e65
 804fd44:	200038f8 	.word	0x200038f8

0804fd48 <MX_SDIO_SD_Init>:
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 804fd48:	4b05      	ldr	r3, [pc, #20]	; (804fd60 <MX_SDIO_SD_Init+0x18>)
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 804fd4a:	4906      	ldr	r1, [pc, #24]	; (804fd64 <MX_SDIO_SD_Init+0x1c>)
 804fd4c:	2200      	movs	r2, #0
 804fd4e:	e9c3 1200 	strd	r1, r2, [r3]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 804fd52:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 804fd56:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hsd.Init.ClockDiv = 5;
 804fd5a:	2205      	movs	r2, #5
 804fd5c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 804fd5e:	4770      	bx	lr
 804fd60:	20006274 	.word	0x20006274
 804fd64:	40012c00 	.word	0x40012c00

0804fd68 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 804fd68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804fd6c:	4606      	mov	r6, r0
 804fd6e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804fd70:	2214      	movs	r2, #20
 804fd72:	2100      	movs	r1, #0
 804fd74:	a803      	add	r0, sp, #12
 804fd76:	f001 f8fc 	bl	8050f72 <memset>
  if(sdHandle->Instance==SDIO)
 804fd7a:	6832      	ldr	r2, [r6, #0]
 804fd7c:	4b4d      	ldr	r3, [pc, #308]	; (804feb4 <HAL_SD_MspInit+0x14c>)
 804fd7e:	429a      	cmp	r2, r3
 804fd80:	f040 8094 	bne.w	804feac <HAL_SD_MspInit+0x144>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 804fd84:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 804fd88:	2500      	movs	r5, #0
 804fd8a:	9500      	str	r5, [sp, #0]
 804fd8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fd8e:	484a      	ldr	r0, [pc, #296]	; (804feb8 <HAL_SD_MspInit+0x150>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 804fd90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804fd94:	645a      	str	r2, [r3, #68]	; 0x44
 804fd96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804fd98:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 804fd9c:	9200      	str	r2, [sp, #0]
 804fd9e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804fda0:	9501      	str	r5, [sp, #4]
 804fda2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fda4:	f042 0204 	orr.w	r2, r2, #4
 804fda8:	631a      	str	r2, [r3, #48]	; 0x30
 804fdaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fdac:	f002 0204 	and.w	r2, r2, #4
 804fdb0:	9201      	str	r2, [sp, #4]
 804fdb2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804fdb4:	9502      	str	r5, [sp, #8]
 804fdb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fdb8:	f042 0208 	orr.w	r2, r2, #8
 804fdbc:	631a      	str	r2, [r3, #48]	; 0x30
 804fdbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fdc0:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804fdc4:	240c      	movs	r4, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804fdc6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fdc8:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804fdcc:	f04f 0901 	mov.w	r9, #1
 804fdd0:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fdd2:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804fdd6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804fdd8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fdda:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 804fdde:	e9cd 3a03 	strd	r3, sl, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804fde2:	e9cd 9705 	strd	r9, r7, [sp, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 804fde6:	f04f 0804 	mov.w	r8, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fdea:	f7f4 fc75 	bl	80446d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804fdee:	eb0d 0104 	add.w	r1, sp, r4
 804fdf2:	4832      	ldr	r0, [pc, #200]	; (804febc <HAL_SD_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804fdf4:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fdf6:	e9cd 8a03 	strd	r8, sl, [sp, #12]

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 804fdfa:	4c31      	ldr	r4, [pc, #196]	; (804fec0 <HAL_SD_MspInit+0x158>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804fdfc:	e9cd 9705 	strd	r9, r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804fe00:	f7f4 fc6a 	bl	80446d8 <HAL_GPIO_Init>
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804fe04:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 804fecc <HAL_SD_MspInit+0x164>
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804fe08:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804fe0a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804fe0e:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804fe12:	f44f 6980 	mov.w	r9, #1024	; 0x400
 804fe16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 804fe1a:	e9c4 9304 	strd	r9, r3, [r4, #16]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 804fe1e:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
 804fe22:	2320      	movs	r3, #32
 804fe24:	e9c4 a306 	strd	sl, r3, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fe28:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 804fe2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804fe30:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fe32:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 804fe36:	e9c4 5808 	strd	r5, r8, [r4, #32]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fe3a:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804fe3e:	f7f4 f8df 	bl	8044000 <HAL_DMA_Init>
 804fe42:	b108      	cbz	r0, 804fe48 <HAL_SD_MspInit+0xe0>
    {
      Error_Handler();
 804fe44:	f7fe fe0a 	bl	804ea5c <Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804fe48:	4a1e      	ldr	r2, [pc, #120]	; (804fec4 <HAL_SD_MspInit+0x15c>)
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 804fe4a:	6434      	str	r4, [r6, #64]	; 0x40
 804fe4c:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 804fe4e:	4c1e      	ldr	r4, [pc, #120]	; (804fec8 <HAL_SD_MspInit+0x160>)
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804fe50:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804fe54:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fe58:	2140      	movs	r1, #64	; 0x40
 804fe5a:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804fe5c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804fe60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fe64:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 804fe68:	6223      	str	r3, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804fe6a:	2704      	movs	r7, #4
 804fe6c:	2303      	movs	r3, #3
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804fe6e:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804fe72:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 804fe76:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804fe78:	e9c4 7309 	strd	r7, r3, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fe7c:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 804fe80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804fe84:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804fe86:	e9c4 5206 	strd	r5, r2, [r4, #24]
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fe8a:	e9c4 c30b 	strd	ip, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804fe8e:	f7f4 f8b7 	bl	8044000 <HAL_DMA_Init>
 804fe92:	b108      	cbz	r0, 804fe98 <HAL_SD_MspInit+0x130>
    {
      Error_Handler();
 804fe94:	f7fe fde2 	bl	804ea5c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804fe98:	2200      	movs	r2, #0
 804fe9a:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804fe9c:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804fe9e:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804fea0:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804fea2:	f7f4 f81f 	bl	8043ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 804fea6:	2031      	movs	r0, #49	; 0x31
 804fea8:	f7f4 f850 	bl	8043f4c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 804feac:	b008      	add	sp, #32
 804feae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804feb2:	bf00      	nop
 804feb4:	40012c00 	.word	0x40012c00
 804feb8:	40020800 	.word	0x40020800
 804febc:	40020c00 	.word	0x40020c00
 804fec0:	200061b4 	.word	0x200061b4
 804fec4:	400264a0 	.word	0x400264a0
 804fec8:	20006214 	.word	0x20006214
 804fecc:	40026458 	.word	0x40026458

0804fed0 <SFU_APP_InstallAtNextReset>:
  *         This function is used by the User Application to request a Firmware installation (at next reboot).
  * @param  fw_header FW header of the FW to be installed
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */
HAL_StatusTypeDef SFU_APP_InstallAtNextReset(uint8_t *fw_header)
{
 804fed0:	b513      	push	{r0, r1, r4, lr}
#if  !defined(SFU_NO_SWAP)
  if (fw_header == NULL)
 804fed2:	4604      	mov	r4, r0
 804fed4:	b910      	cbnz	r0, 804fedc <SFU_APP_InstallAtNextReset+0xc>
  {
    return HAL_ERROR;
 804fed6:	2001      	movs	r0, #1
  }
  return HAL_OK;
#else
  return HAL_OK;                   /* Nothing to do */
#endif /* !SFU_NO_SWAP */
}
 804fed8:	b002      	add	sp, #8
 804feda:	bd10      	pop	{r4, pc}
  ret = FLASH_If_Erase_Size((void *) SlotStartAdd[SLOT_SWAP], SFU_IMG_IMAGE_OFFSET);
 804fedc:	4b09      	ldr	r3, [pc, #36]	; (804ff04 <SFU_APP_InstallAtNextReset+0x34>)
 804fede:	69db      	ldr	r3, [r3, #28]
 804fee0:	9301      	str	r3, [sp, #4]
 804fee2:	f44f 7100 	mov.w	r1, #512	; 0x200
 804fee6:	4618      	mov	r0, r3
 804fee8:	f7fe fe2c 	bl	804eb44 <FLASH_If_Erase_Size>
  if (ret == HAL_OK)
 804feec:	2800      	cmp	r0, #0
 804feee:	d1f2      	bne.n	804fed6 <SFU_APP_InstallAtNextReset+0x6>
    ret = FLASH_If_Write((void *)SlotStartAdd[SLOT_SWAP], pfw_header, SE_FW_HEADER_TOT_LEN);
 804fef0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804fef4:	4621      	mov	r1, r4
 804fef6:	9801      	ldr	r0, [sp, #4]
 804fef8:	f7fe fe54 	bl	804eba4 <FLASH_If_Write>
    return HAL_ERROR;
 804fefc:	3000      	adds	r0, #0
 804fefe:	bf18      	it	ne
 804ff00:	2001      	movne	r0, #1
 804ff02:	e7e9      	b.n	804fed8 <SFU_APP_InstallAtNextReset+0x8>
 804ff04:	08054610 	.word	0x08054610

0804ff08 <SFU_APP_GetDownloadAreaInfo>:
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */

void SFU_APP_GetDownloadAreaInfo(uint32_t DwlSlot, SFU_FwImageFlashTypeDef *pArea)
{
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804ff08:	4b06      	ldr	r3, [pc, #24]	; (804ff24 <SFU_APP_GetDownloadAreaInfo+0x1c>)
 804ff0a:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804ff0e:	4b06      	ldr	r3, [pc, #24]	; (804ff28 <SFU_APP_GetDownloadAreaInfo+0x20>)
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804ff10:	604a      	str	r2, [r1, #4]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804ff12:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804ff16:	3301      	adds	r3, #1
 804ff18:	1a9b      	subs	r3, r3, r2
 804ff1a:	600b      	str	r3, [r1, #0]
  pArea->ImageOffsetInBytes = SFU_IMG_IMAGE_OFFSET;
 804ff1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 804ff20:	608b      	str	r3, [r1, #8]
}
 804ff22:	4770      	bx	lr
 804ff24:	08054610 	.word	0x08054610
 804ff28:	08054630 	.word	0x08054630

0804ff2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 804ff2c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804ff2e:	2214      	movs	r2, #20
{
 804ff30:	b08a      	sub	sp, #40	; 0x28
 804ff32:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804ff34:	2100      	movs	r1, #0
 804ff36:	eb0d 0002 	add.w	r0, sp, r2
 804ff3a:	f001 f81a 	bl	8050f72 <memset>
  if(hadc->Instance==ADC1)
 804ff3e:	6823      	ldr	r3, [r4, #0]
 804ff40:	4a21      	ldr	r2, [pc, #132]	; (804ffc8 <HAL_ADC_MspInit+0x9c>)
 804ff42:	4293      	cmp	r3, r2
 804ff44:	d11f      	bne.n	804ff86 <HAL_ADC_MspInit+0x5a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 804ff46:	4b21      	ldr	r3, [pc, #132]	; (804ffcc <HAL_ADC_MspInit+0xa0>)
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804ff48:	4821      	ldr	r0, [pc, #132]	; (804ffd0 <HAL_ADC_MspInit+0xa4>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 804ff4a:	2100      	movs	r1, #0
 804ff4c:	9101      	str	r1, [sp, #4]
 804ff4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804ff50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 804ff54:	645a      	str	r2, [r3, #68]	; 0x44
 804ff56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804ff58:	f402 7280 	and.w	r2, r2, #256	; 0x100
 804ff5c:	9201      	str	r2, [sp, #4]
 804ff5e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 804ff60:	9102      	str	r1, [sp, #8]
 804ff62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804ff64:	f042 0201 	orr.w	r2, r2, #1
 804ff68:	631a      	str	r2, [r3, #48]	; 0x30
 804ff6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ff6c:	f003 0301 	and.w	r3, r3, #1
 804ff70:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804ff72:	2110      	movs	r1, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 804ff74:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804ff76:	2303      	movs	r3, #3
 804ff78:	e9cd 1305 	strd	r1, r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804ff7c:	a905      	add	r1, sp, #20
    PA7     ------> ADC2_IN7		// MIK
    */
	GPIO_InitStruct.Pin = BIRUTA_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804ff7e:	f7f4 fbab 	bl	80446d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 804ff82:	b00a      	add	sp, #40	; 0x28
 804ff84:	bd10      	pop	{r4, pc}
  else if(hadc->Instance==ADC2)
 804ff86:	4a13      	ldr	r2, [pc, #76]	; (804ffd4 <HAL_ADC_MspInit+0xa8>)
 804ff88:	4293      	cmp	r3, r2
 804ff8a:	d1fa      	bne.n	804ff82 <HAL_ADC_MspInit+0x56>
    __HAL_RCC_ADC2_CLK_ENABLE();
 804ff8c:	4b0f      	ldr	r3, [pc, #60]	; (804ffcc <HAL_ADC_MspInit+0xa0>)
	HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804ff8e:	4812      	ldr	r0, [pc, #72]	; (804ffd8 <HAL_ADC_MspInit+0xac>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 804ff90:	2100      	movs	r1, #0
 804ff92:	9103      	str	r1, [sp, #12]
 804ff94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804ff96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 804ff9a:	645a      	str	r2, [r3, #68]	; 0x44
 804ff9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804ff9e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 804ffa2:	9203      	str	r2, [sp, #12]
 804ffa4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 804ffa6:	9104      	str	r1, [sp, #16]
 804ffa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804ffaa:	f042 0201 	orr.w	r2, r2, #1
 804ffae:	631a      	str	r2, [r3, #48]	; 0x30
 804ffb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ffb2:	f003 0301 	and.w	r3, r3, #1
 804ffb6:	9304      	str	r3, [sp, #16]
 804ffb8:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804ffba:	2280      	movs	r2, #128	; 0x80
 804ffbc:	2303      	movs	r3, #3
 804ffbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
	HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804ffc2:	a905      	add	r1, sp, #20
 804ffc4:	e7db      	b.n	804ff7e <HAL_ADC_MspInit+0x52>
 804ffc6:	bf00      	nop
 804ffc8:	40012000 	.word	0x40012000
 804ffcc:	40023800 	.word	0x40023800
 804ffd0:	40020800 	.word	0x40020800
 804ffd4:	40012100 	.word	0x40012100
 804ffd8:	40020000 	.word	0x40020000

0804ffdc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 804ffdc:	b530      	push	{r4, r5, lr}
 804ffde:	4604      	mov	r4, r0
 804ffe0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804ffe2:	2214      	movs	r2, #20
 804ffe4:	2100      	movs	r1, #0
 804ffe6:	a803      	add	r0, sp, #12
 804ffe8:	f000 ffc3 	bl	8050f72 <memset>
  if(hi2c->Instance==I2C1)
 804ffec:	6822      	ldr	r2, [r4, #0]
 804ffee:	4b14      	ldr	r3, [pc, #80]	; (8050040 <HAL_I2C_MspInit+0x64>)
 804fff0:	429a      	cmp	r2, r3
 804fff2:	d123      	bne.n	805003c <HAL_I2C_MspInit+0x60>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 804fff4:	4c13      	ldr	r4, [pc, #76]	; (8050044 <HAL_I2C_MspInit+0x68>)
    GPIO_InitStruct.Pin = SCL_BME280_Pin|SDA_BME280_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804fff6:	4814      	ldr	r0, [pc, #80]	; (8050048 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 804fff8:	2500      	movs	r5, #0
 804fffa:	9501      	str	r5, [sp, #4]
 804fffc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804fffe:	f043 0302 	orr.w	r3, r3, #2
 8050002:	6323      	str	r3, [r4, #48]	; 0x30
 8050004:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8050006:	f003 0302 	and.w	r3, r3, #2
 805000a:	9301      	str	r3, [sp, #4]
 805000c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 805000e:	22c0      	movs	r2, #192	; 0xc0
 8050010:	2312      	movs	r3, #18
 8050012:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8050016:	2101      	movs	r1, #1
 8050018:	2303      	movs	r3, #3
 805001a:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 805001e:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8050020:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8050022:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8050024:	f7f4 fb58 	bl	80446d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8050028:	9502      	str	r5, [sp, #8]
 805002a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 805002c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8050030:	6423      	str	r3, [r4, #64]	; 0x40
 8050032:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8050034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8050038:	9302      	str	r3, [sp, #8]
 805003a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 805003c:	b009      	add	sp, #36	; 0x24
 805003e:	bd30      	pop	{r4, r5, pc}
 8050040:	40005400 	.word	0x40005400
 8050044:	40023800 	.word	0x40023800
 8050048:	40020400 	.word	0x40020400

0805004c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 805004c:	b5f0      	push	{r4, r5, r6, r7, lr}
 805004e:	4604      	mov	r4, r0
 8050050:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8050052:	2214      	movs	r2, #20
 8050054:	2100      	movs	r1, #0
 8050056:	a803      	add	r0, sp, #12
 8050058:	f000 ff8b 	bl	8050f72 <memset>
  if(hspi->Instance==SPI2)
 805005c:	6822      	ldr	r2, [r4, #0]
 805005e:	4b1f      	ldr	r3, [pc, #124]	; (80500dc <HAL_SPI_MspInit+0x90>)
 8050060:	429a      	cmp	r2, r3
 8050062:	d138      	bne.n	80500d6 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8050064:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8050068:	2400      	movs	r4, #0
 805006a:	9400      	str	r4, [sp, #0]
 805006c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = LORA_MISO_Pin|LORA_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 805006e:	481c      	ldr	r0, [pc, #112]	; (80500e0 <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8050070:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8050074:	641a      	str	r2, [r3, #64]	; 0x40
 8050076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050078:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 805007c:	9200      	str	r2, [sp, #0]
 805007e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8050080:	9401      	str	r4, [sp, #4]
 8050082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050084:	f042 0204 	orr.w	r2, r2, #4
 8050088:	631a      	str	r2, [r3, #48]	; 0x30
 805008a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 805008c:	f002 0204 	and.w	r2, r2, #4
 8050090:	9201      	str	r2, [sp, #4]
 8050092:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8050094:	9402      	str	r4, [sp, #8]
 8050096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050098:	f042 0202 	orr.w	r2, r2, #2
 805009c:	631a      	str	r2, [r3, #48]	; 0x30
 805009e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80500a0:	f003 0302 	and.w	r3, r3, #2
 80500a4:	9302      	str	r3, [sp, #8]
 80500a6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80500a8:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80500aa:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80500ae:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80500b0:	2603      	movs	r6, #3
 80500b2:	2505      	movs	r5, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80500b4:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80500b8:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80500bc:	f7f4 fb0c 	bl	80446d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_SCK_Pin;
 80500c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 80500c4:	a903      	add	r1, sp, #12
 80500c6:	4807      	ldr	r0, [pc, #28]	; (80500e4 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80500c8:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80500ca:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80500ce:	e9cd 4605 	strd	r4, r6, [sp, #20]
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 80500d2:	f7f4 fb01 	bl	80446d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80500d6:	b009      	add	sp, #36	; 0x24
 80500d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80500da:	bf00      	nop
 80500dc:	40003800 	.word	0x40003800
 80500e0:	40020800 	.word	0x40020800
 80500e4:	40020400 	.word	0x40020400

080500e8 <HAL_InitTick>:
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Return function status */
  return HAL_OK;
}
 80500e8:	2000      	movs	r0, #0
 80500ea:	4770      	bx	lr

080500ec <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80500ec:	b082      	sub	sp, #8
 80500ee:	9001      	str	r0, [sp, #4]
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 80500f0:	9801      	ldr	r0, [sp, #4]
}
 80500f2:	b002      	add	sp, #8
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 80500f4:	f7ff b90a 	b.w	804f30c <HW_RTC_DelayMs>

080500f8 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 80500f8:	b082      	sub	sp, #8
  /* Enable Power Clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80500fa:	2300      	movs	r3, #0
 80500fc:	9301      	str	r3, [sp, #4]
 80500fe:	4b06      	ldr	r3, [pc, #24]	; (8050118 <HAL_MspInit+0x20>)
 8050100:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050102:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8050106:	641a      	str	r2, [r3, #64]	; 0x40
 8050108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 805010a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 805010e:	9301      	str	r3, [sp, #4]
 8050110:	9b01      	ldr	r3, [sp, #4]

  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  HW_GpioInit();
}
 8050112:	b002      	add	sp, #8
  HW_GpioInit();
 8050114:	f000 b87e 	b.w	8050214 <HW_GpioInit>
 8050118:	40023800 	.word	0x40023800

0805011c <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including
  *        the backup registers) and RCC_CSR register are set to their reset values.
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 805011c:	b510      	push	{r4, lr}
 805011e:	b092      	sub	sp, #72	; 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8050120:	2230      	movs	r2, #48	; 0x30
 8050122:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 8050124:	2410      	movs	r4, #16
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8050126:	a806      	add	r0, sp, #24
 8050128:	f000 ff23 	bl	8050f72 <memset>
  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 805012c:	2100      	movs	r1, #0
 805012e:	4622      	mov	r2, r4
 8050130:	a802      	add	r0, sp, #8
 8050132:	f000 ff1e 	bl	8050f72 <memset>

  __HAL_RCC_BKPSRAM_CLK_ENABLE();
 8050136:	2300      	movs	r3, #0
 8050138:	9301      	str	r3, [sp, #4]
 805013a:	4b19      	ldr	r3, [pc, #100]	; (80501a0 <HAL_RTC_MspInit+0x84>)
 805013c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 805013e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8050142:	631a      	str	r2, [r3, #48]	; 0x30
 8050144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050146:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 805014a:	9301      	str	r3, [sp, #4]
 805014c:	9b01      	ldr	r3, [sp, #4]
   // additional code for Backup RAM enable

   HAL_PWR_EnableBkUpAccess();
 805014e:	f7f5 f88d 	bl	804526c <HAL_PWR_EnableBkUpAccess>
   // additional code for Backup RAM enable

   HAL_PWREx_EnableBkUpReg();
 8050152:	f7f5 f891 	bl	8045278 <HAL_PWREx_EnableBkUpReg>
   // additional code for Backup RAM enable

  /*##-1- Configue the RTC clock soucre ######################################*/
  /* -a- Enable LSE Oscillator */
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8050156:	2309      	movs	r3, #9
 8050158:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 805015a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 805015e:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8050160:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8050162:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8050164:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8050166:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8050168:	f7f5 f8a0 	bl	80452ac <HAL_RCC_OscConfig>
 805016c:	b108      	cbz	r0, 8050172 <HAL_RTC_MspInit+0x56>
  {
    Error_Handler();
 805016e:	f7fe fc75 	bl	804ea5c <Error_Handler>
  }

  /* -b- Select LSI as RTC clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8050172:	2302      	movs	r3, #2
 8050174:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8050176:	a802      	add	r0, sp, #8
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
 8050178:	4b0a      	ldr	r3, [pc, #40]	; (80501a4 <HAL_RTC_MspInit+0x88>)
 805017a:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 805017c:	f7f5 fb24 	bl	80457c8 <HAL_RCCEx_PeriphCLKConfig>
 8050180:	b108      	cbz	r0, 8050186 <HAL_RTC_MspInit+0x6a>
  {
    Error_Handler();
 8050182:	f7fe fc6b 	bl	804ea5c <Error_Handler>
  }

  /*##-2- Enable the RTC peripheral Clock ####################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();//RTCCLK
 8050186:	4b08      	ldr	r3, [pc, #32]	; (80501a8 <HAL_RTC_MspInit+0x8c>)
 8050188:	2201      	movs	r2, #1
 805018a:	601a      	str	r2, [r3, #0]

  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 805018c:	2200      	movs	r2, #0
 805018e:	4611      	mov	r1, r2
 8050190:	2029      	movs	r0, #41	; 0x29
 8050192:	f7f3 fea7 	bl	8043ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8050196:	2029      	movs	r0, #41	; 0x29
 8050198:	f7f3 fed8 	bl	8043f4c <HAL_NVIC_EnableIRQ>
}
 805019c:	b012      	add	sp, #72	; 0x48
 805019e:	bd10      	pop	{r4, pc}
 80501a0:	40023800 	.word	0x40023800
 80501a4:	00080300 	.word	0x00080300
 80501a8:	42470e3c 	.word	0x42470e3c

080501ac <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
  TimerIrqHandler();
 80501ac:	f7fe ba8c 	b.w	804e6c8 <TimerIrqHandler>

080501b0 <HAL_GPIO_EXTI_Callback>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	HW_GPIO_IrqHandler(GPIO_Pin);
 80501b0:	f7fe beb0 	b.w	804ef14 <HW_GPIO_IrqHandler>

080501b4 <MSP_GetIRQn>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn(uint16_t GPIO_Pin)
{
  switch (GPIO_Pin)
 80501b4:	2810      	cmp	r0, #16
 80501b6:	d020      	beq.n	80501fa <MSP_GetIRQn+0x46>
 80501b8:	d80c      	bhi.n	80501d4 <MSP_GetIRQn+0x20>
 80501ba:	2802      	cmp	r0, #2
 80501bc:	d019      	beq.n	80501f2 <MSP_GetIRQn+0x3e>
 80501be:	d803      	bhi.n	80501c8 <MSP_GetIRQn+0x14>
 80501c0:	2801      	cmp	r0, #1
 80501c2:	d01c      	beq.n	80501fe <MSP_GetIRQn+0x4a>
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15:
    default:
      return EXTI15_10_IRQn;
 80501c4:	2028      	movs	r0, #40	; 0x28
 80501c6:	4770      	bx	lr
  switch (GPIO_Pin)
 80501c8:	2804      	cmp	r0, #4
 80501ca:	d014      	beq.n	80501f6 <MSP_GetIRQn+0x42>
 80501cc:	2808      	cmp	r0, #8
 80501ce:	d1f9      	bne.n	80501c4 <MSP_GetIRQn+0x10>
      return EXTI3_IRQn;
 80501d0:	2009      	movs	r0, #9
 80501d2:	4770      	bx	lr
  switch (GPIO_Pin)
 80501d4:	2880      	cmp	r0, #128	; 0x80
 80501d6:	d004      	beq.n	80501e2 <MSP_GetIRQn+0x2e>
 80501d8:	d805      	bhi.n	80501e6 <MSP_GetIRQn+0x32>
 80501da:	2820      	cmp	r0, #32
 80501dc:	d001      	beq.n	80501e2 <MSP_GetIRQn+0x2e>
 80501de:	2840      	cmp	r0, #64	; 0x40
 80501e0:	d1f0      	bne.n	80501c4 <MSP_GetIRQn+0x10>
      return EXTI9_5_IRQn;
 80501e2:	2017      	movs	r0, #23
 80501e4:	4770      	bx	lr
  switch (GPIO_Pin)
 80501e6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80501ea:	d0fa      	beq.n	80501e2 <MSP_GetIRQn+0x2e>
 80501ec:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80501f0:	e7f6      	b.n	80501e0 <MSP_GetIRQn+0x2c>
      return EXTI1_IRQn;
 80501f2:	2007      	movs	r0, #7
 80501f4:	4770      	bx	lr
      return EXTI2_IRQn;
 80501f6:	2008      	movs	r0, #8
 80501f8:	4770      	bx	lr
      return EXTI4_IRQn;
 80501fa:	200a      	movs	r0, #10
 80501fc:	4770      	bx	lr
      return EXTI0_IRQn;
 80501fe:	2006      	movs	r0, #6
  }
}
 8050200:	4770      	bx	lr
	...

08050204 <turn_on_lora>:

  vcom_IoDeInit();
}

void turn_on_lora(void){
	HAL_GPIO_WritePin(LORA_CONFIG_GPIO_Port, LORA_CONFIG_pin, GPIO_PIN_SET);
 8050204:	2201      	movs	r2, #1
 8050206:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 805020a:	4801      	ldr	r0, [pc, #4]	; (8050210 <turn_on_lora+0xc>)
 805020c:	f7f4 bbd8 	b.w	80449c0 <HAL_GPIO_WritePin>
 8050210:	40021000 	.word	0x40021000

08050214 <HW_GpioInit>:
void turn_off_lora(void){
	HAL_GPIO_WritePin(LORA_CONFIG_GPIO_Port, LORA_CONFIG_pin, GPIO_PIN_RESET);
}

void HW_GpioInit(void)
{
 8050214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8050218:	b08d      	sub	sp, #52	; 0x34
	 GPIO_InitTypeDef GPIO_InitStruct = {0};

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 805021a:	2400      	movs	r4, #0
 805021c:	4d65      	ldr	r5, [pc, #404]	; (80503b4 <HW_GpioInit+0x1a0>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();
	  __HAL_RCC_GPIOD_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 805021e:	4f66      	ldr	r7, [pc, #408]	; (80503b8 <HW_GpioInit+0x1a4>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8050220:	f8df 9198 	ldr.w	r9, [pc, #408]	; 80503bc <HW_GpioInit+0x1a8>
	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOB, LED_PLUVIOMETRO_Pin|LED_ANEMOMETRO_Pin, GPIO_PIN_RESET);

	  /*Configure GPIO pin : USER_BUTTON_Pin */
	  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8050224:	f8df a198 	ldr.w	sl, [pc, #408]	; 80503c0 <HW_GpioInit+0x1ac>
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8050228:	2214      	movs	r2, #20
 805022a:	2100      	movs	r1, #0
 805022c:	a807      	add	r0, sp, #28
 805022e:	f000 fea0 	bl	8050f72 <memset>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8050232:	9400      	str	r4, [sp, #0]
 8050234:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050236:	f043 0310 	orr.w	r3, r3, #16
 805023a:	632b      	str	r3, [r5, #48]	; 0x30
 805023c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805023e:	f003 0310 	and.w	r3, r3, #16
 8050242:	9300      	str	r3, [sp, #0]
 8050244:	9b00      	ldr	r3, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8050246:	9401      	str	r4, [sp, #4]
 8050248:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805024a:	f043 0304 	orr.w	r3, r3, #4
 805024e:	632b      	str	r3, [r5, #48]	; 0x30
 8050250:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050252:	f003 0304 	and.w	r3, r3, #4
 8050256:	9301      	str	r3, [sp, #4]
 8050258:	9b01      	ldr	r3, [sp, #4]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 805025a:	9402      	str	r4, [sp, #8]
 805025c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805025e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8050262:	632b      	str	r3, [r5, #48]	; 0x30
 8050264:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 805026a:	9302      	str	r3, [sp, #8]
 805026c:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 805026e:	9403      	str	r4, [sp, #12]
 8050270:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050272:	f043 0301 	orr.w	r3, r3, #1
 8050276:	632b      	str	r3, [r5, #48]	; 0x30
 8050278:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805027a:	f003 0301 	and.w	r3, r3, #1
 805027e:	9303      	str	r3, [sp, #12]
 8050280:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8050282:	9404      	str	r4, [sp, #16]
 8050284:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050286:	f043 0302 	orr.w	r3, r3, #2
 805028a:	632b      	str	r3, [r5, #48]	; 0x30
 805028c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805028e:	f003 0302 	and.w	r3, r3, #2
 8050292:	9304      	str	r3, [sp, #16]
 8050294:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8050296:	9405      	str	r4, [sp, #20]
 8050298:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805029a:	f043 0308 	orr.w	r3, r3, #8
 805029e:	632b      	str	r3, [r5, #48]	; 0x30
 80502a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80502a2:	f003 0308 	and.w	r3, r3, #8
 80502a6:	9305      	str	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 80502a8:	4622      	mov	r2, r4
 80502aa:	4638      	mov	r0, r7
 80502ac:	2140      	movs	r1, #64	; 0x40
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80502ae:	9b05      	ldr	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 80502b0:	f7f4 fb86 	bl	80449c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 80502b4:	4622      	mov	r2, r4
 80502b6:	4648      	mov	r0, r9
 80502b8:	2101      	movs	r1, #1
 80502ba:	f7f4 fb81 	bl	80449c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MEM_WP_GPIO_Port, MEM_WP_Pin, GPIO_PIN_SET);
 80502be:	2201      	movs	r2, #1
 80502c0:	4648      	mov	r0, r9
 80502c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80502c6:	f7f4 fb7b 	bl	80449c0 <HAL_GPIO_WritePin>
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80502ca:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80502cc:	f04f 0808 	mov.w	r8, #8
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80502d0:	a907      	add	r1, sp, #28
 80502d2:	4638      	mov	r0, r7

	  /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = ANEMOMETRO_Pin;
 80502d4:	f44f 4b80 	mov.w	fp, #16384	; 0x4000
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80502d8:	e9cd 8a07 	strd	r8, sl, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80502dc:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80502de:	f7f4 f9fb 	bl	80446d8 <HAL_GPIO_Init>
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 80502e2:	a907      	add	r1, sp, #28
 80502e4:	4638      	mov	r0, r7
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80502e6:	e9cd ba07 	strd	fp, sl, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80502ea:	9609      	str	r6, [sp, #36]	; 0x24
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 80502ec:	f7f4 f9f4 	bl	80446d8 <HAL_GPIO_Init>

      /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = PLUVIOMETRO_Pin;
 80502f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80502f4:	e9cd 3a07 	strd	r3, sl, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 80502f8:	a907      	add	r1, sp, #28
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80502fa:	2302      	movs	r3, #2
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 80502fc:	4638      	mov	r0, r7
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80502fe:	9309      	str	r3, [sp, #36]	; 0x24
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 8050300:	f7f4 f9ea 	bl	80446d8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : LORA_RESET_Pin MEM_WP_Pin */
	  GPIO_InitStruct.Pin = LORA_RESET_Pin|MEM_WP_Pin;
 8050304:	f240 1301 	movw	r3, #257	; 0x101
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8050308:	a907      	add	r1, sp, #28
 805030a:	4648      	mov	r0, r9
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 805030c:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8050310:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8050314:	f7f4 f9e0 	bl	80446d8 <HAL_GPIO_Init>

	  //Mosfet Lora config
	  GPIO_InitStruct.Pin = LORA_CONFIG_pin;
 8050318:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
	  HAL_GPIO_Init(LORA_CONFIG_GPIO_Port, &GPIO_InitStruct);
 805031c:	a907      	add	r1, sp, #28
 805031e:	4638      	mov	r0, r7

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8050320:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8050324:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8050328:	e9cd 6609 	strd	r6, r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(LORA_CONFIG_GPIO_Port, &GPIO_InitStruct);
 805032c:	f7f4 f9d4 	bl	80446d8 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8050330:	4632      	mov	r2, r6
 8050332:	4659      	mov	r1, fp
 8050334:	4638      	mov	r0, r7
 8050336:	f7f4 fb43 	bl	80449c0 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Pin = SD_DET_CARD_Pin;
 805033a:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 805033c:	a907      	add	r1, sp, #28
 805033e:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8050340:	e9cd 3407 	strd	r3, r4, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8050344:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 8050346:	f7f4 f9c7 	bl	80446d8 <HAL_GPIO_Init>

	  /* DMA controller clock enable */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 805034a:	9406      	str	r4, [sp, #24]
 805034c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805034e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8050352:	632b      	str	r3, [r5, #48]	; 0x30
 8050354:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

	  /* DMA interrupt init */
	  /* DMA2_Stream3_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 805035a:	4622      	mov	r2, r4
 805035c:	4621      	mov	r1, r4
	  __HAL_RCC_DMA2_CLK_ENABLE();
 805035e:	9306      	str	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8050360:	203b      	movs	r0, #59	; 0x3b
	  __HAL_RCC_DMA2_CLK_ENABLE();
 8050362:	9b06      	ldr	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8050364:	f7f3 fdbe 	bl	8043ee4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8050368:	203b      	movs	r0, #59	; 0x3b
 805036a:	f7f3 fdef 	bl	8043f4c <HAL_NVIC_EnableIRQ>
	  /* DMA2_Stream6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 805036e:	4622      	mov	r2, r4
 8050370:	4621      	mov	r1, r4
 8050372:	2045      	movs	r0, #69	; 0x45
 8050374:	f7f3 fdb6 	bl	8043ee4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8050378:	2045      	movs	r0, #69	; 0x45
 805037a:	f7f3 fde7 	bl	8043f4c <HAL_NVIC_EnableIRQ>


	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 805037e:	4622      	mov	r2, r4
 8050380:	4621      	mov	r1, r4
 8050382:	2006      	movs	r0, #6
 8050384:	f7f3 fdae 	bl	8043ee4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8050388:	2006      	movs	r0, #6
 805038a:	f7f3 fddf 	bl	8043f4c <HAL_NVIC_EnableIRQ>

  	  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 805038e:	4622      	mov	r2, r4
 8050390:	4621      	mov	r1, r4
 8050392:	4640      	mov	r0, r8
 8050394:	f7f3 fda6 	bl	8043ee4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8050398:	4640      	mov	r0, r8
 805039a:	f7f3 fdd7 	bl	8043f4c <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 805039e:	4622      	mov	r2, r4
 80503a0:	4621      	mov	r1, r4
 80503a2:	2028      	movs	r0, #40	; 0x28
 80503a4:	f7f3 fd9e 	bl	8043ee4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80503a8:	2028      	movs	r0, #40	; 0x28
 80503aa:	f7f3 fdcf 	bl	8043f4c <HAL_NVIC_EnableIRQ>

}
 80503ae:	b00d      	add	sp, #52	; 0x34
 80503b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80503b4:	40023800 	.word	0x40023800
 80503b8:	40021000 	.word	0x40021000
 80503bc:	40020400 	.word	0x40020400
 80503c0:	10110000 	.word	0x10110000

080503c4 <SystemClock_Config>:
  * @param  None
  * @retval None
  */

void SystemClock_Config(void)
{
 80503c4:	b510      	push	{r4, lr}
 80503c6:	b098      	sub	sp, #96	; 0x60
//
//	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
//		Error_Handler();
//	}

	 RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80503c8:	2210      	movs	r2, #16
 80503ca:	2100      	movs	r1, #0
 80503cc:	a80e      	add	r0, sp, #56	; 0x38
 80503ce:	f000 fdd0 	bl	8050f72 <memset>
	 RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80503d2:	2214      	movs	r2, #20
 80503d4:	2100      	movs	r1, #0
 80503d6:	a807      	add	r0, sp, #28
 80503d8:	f000 fdcb 	bl	8050f72 <memset>
	 RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80503dc:	2210      	movs	r2, #16
 80503de:	2100      	movs	r1, #0
 80503e0:	a803      	add	r0, sp, #12
 80503e2:	f000 fdc6 	bl	8050f72 <memset>

	 /** Configure the main internal regulator output voltage
	  */
	 __HAL_RCC_PWR_CLK_ENABLE();
 80503e6:	4b26      	ldr	r3, [pc, #152]	; (8050480 <SystemClock_Config+0xbc>)
 80503e8:	2100      	movs	r1, #0
 80503ea:	9101      	str	r1, [sp, #4]
 80503ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80503ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80503f2:	641a      	str	r2, [r3, #64]	; 0x40
 80503f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80503f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80503fa:	9301      	str	r3, [sp, #4]
 80503fc:	9b01      	ldr	r3, [sp, #4]
	 __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80503fe:	4b21      	ldr	r3, [pc, #132]	; (8050484 <SystemClock_Config+0xc0>)
 8050400:	9102      	str	r1, [sp, #8]
 8050402:	681a      	ldr	r2, [r3, #0]
 8050404:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8050408:	601a      	str	r2, [r3, #0]
 805040a:	681b      	ldr	r3, [r3, #0]
 805040c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8050410:	9302      	str	r3, [sp, #8]
	 /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
	 RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8050412:	2001      	movs	r0, #1
	 __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8050414:	9b02      	ldr	r3, [sp, #8]
	 RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8050416:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 805041a:	e9cd 030c 	strd	r0, r3, [sp, #48]	; 0x30
	 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 805041e:	2402      	movs	r4, #2
 8050420:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8050424:	e9cd 4312 	strd	r4, r3, [sp, #72]	; 0x48
	 RCC_OscInitStruct.PLL.PLLM = 4;
	 RCC_OscInitStruct.PLL.PLLN = 168;
 8050428:	f04f 0c04 	mov.w	ip, #4
 805042c:	23a8      	movs	r3, #168	; 0xa8
 805042e:	e9cd c314 	strd	ip, r3, [sp, #80]	; 0x50
	 RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	 RCC_OscInitStruct.PLL.PLLQ = 7;
	 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8050432:	a80c      	add	r0, sp, #48	; 0x30
	 RCC_OscInitStruct.PLL.PLLQ = 7;
 8050434:	2307      	movs	r3, #7
	 RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8050436:	9416      	str	r4, [sp, #88]	; 0x58
	 RCC_OscInitStruct.PLL.PLLQ = 7;
 8050438:	9317      	str	r3, [sp, #92]	; 0x5c
	 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 805043a:	f7f4 ff37 	bl	80452ac <HAL_RCC_OscConfig>
 805043e:	b108      	cbz	r0, 8050444 <SystemClock_Config+0x80>
	  Error_Handler();
 8050440:	f7fe fb0c 	bl	804ea5c <Error_Handler>
	 }
	 /** Initializes the CPU, AHB and APB buses clocks
	  */
	 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8050444:	230f      	movs	r3, #15
	   | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8050446:	2100      	movs	r1, #0
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8050448:	e9cd 3407 	strd	r3, r4, [sp, #28]
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 805044c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8050450:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8050454:	a807      	add	r0, sp, #28
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8050456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 805045a:	2105      	movs	r1, #5
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 805045c:	930b      	str	r3, [sp, #44]	; 0x2c
	 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 805045e:	f7f5 f8f9 	bl	8045654 <HAL_RCC_ClockConfig>
 8050462:	b108      	cbz	r0, 8050468 <SystemClock_Config+0xa4>
	  Error_Handler();
 8050464:	f7fe fafa 	bl	804ea5c <Error_Handler>
	 }
	 PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8050468:	2302      	movs	r3, #2
 805046a:	9303      	str	r3, [sp, #12]
	 PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
	 //RCC_RTCCLKSOURCE_LSI  RCC_RTCCLKSOURCE_HSE_DIV8

	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 805046c:	a803      	add	r0, sp, #12
	 PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
 805046e:	4b06      	ldr	r3, [pc, #24]	; (8050488 <SystemClock_Config+0xc4>)
 8050470:	9306      	str	r3, [sp, #24]
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8050472:	f7f5 f9a9 	bl	80457c8 <HAL_RCCEx_PeriphCLKConfig>
 8050476:	b108      	cbz	r0, 805047c <SystemClock_Config+0xb8>
		Error_Handler();
 8050478:	f7fe faf0 	bl	804ea5c <Error_Handler>
	 }
}
 805047c:	b018      	add	sp, #96	; 0x60
 805047e:	bd10      	pop	{r4, pc}
 8050480:	40023800 	.word	0x40023800
 8050484:	40007000 	.word	0x40007000
 8050488:	00080300 	.word	0x00080300

0805048c <HW_GetRandomSeed>:

uint32_t HW_GetRandomSeed(void)
{
  return ((*(uint32_t *)ID1) ^ (*(uint32_t *)ID2) ^ (*(uint32_t *)ID3));
 805048c:	4a03      	ldr	r2, [pc, #12]	; (805049c <HW_GetRandomSeed+0x10>)
 805048e:	4b04      	ldr	r3, [pc, #16]	; (80504a0 <HW_GetRandomSeed+0x14>)
 8050490:	6810      	ldr	r0, [r2, #0]
 8050492:	681b      	ldr	r3, [r3, #0]
 8050494:	4043      	eors	r3, r0
 8050496:	6850      	ldr	r0, [r2, #4]
}
 8050498:	4058      	eors	r0, r3
 805049a:	4770      	bx	lr
 805049c:	1fff7594 	.word	0x1fff7594
 80504a0:	1fff7590 	.word	0x1fff7590

080504a4 <HW_GetUniqueId>:
  * @param unique ID
  * @retval none
  */
void HW_GetUniqueId(uint8_t *id)
{
  id[7] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 24;
 80504a4:	4910      	ldr	r1, [pc, #64]	; (80504e8 <HW_GetUniqueId+0x44>)
 80504a6:	4a11      	ldr	r2, [pc, #68]	; (80504ec <HW_GetUniqueId+0x48>)
 80504a8:	680b      	ldr	r3, [r1, #0]
{
 80504aa:	b510      	push	{r4, lr}
  id[7] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 24;
 80504ac:	6814      	ldr	r4, [r2, #0]
 80504ae:	4423      	add	r3, r4
 80504b0:	0e1b      	lsrs	r3, r3, #24
 80504b2:	71c3      	strb	r3, [r0, #7]
  id[6] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 16;
 80504b4:	6814      	ldr	r4, [r2, #0]
 80504b6:	680b      	ldr	r3, [r1, #0]
 80504b8:	4423      	add	r3, r4
 80504ba:	0c1b      	lsrs	r3, r3, #16
 80504bc:	7183      	strb	r3, [r0, #6]
  id[5] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 8;
 80504be:	6814      	ldr	r4, [r2, #0]
 80504c0:	680b      	ldr	r3, [r1, #0]
 80504c2:	4423      	add	r3, r4
 80504c4:	0a1b      	lsrs	r3, r3, #8
 80504c6:	7143      	strb	r3, [r0, #5]
  id[4] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3));
 80504c8:	6812      	ldr	r2, [r2, #0]
 80504ca:	680b      	ldr	r3, [r1, #0]
 80504cc:	4413      	add	r3, r2
 80504ce:	7103      	strb	r3, [r0, #4]
  id[3] = ((*(uint32_t *)ID2)) >> 24;
 80504d0:	4b07      	ldr	r3, [pc, #28]	; (80504f0 <HW_GetUniqueId+0x4c>)
 80504d2:	78da      	ldrb	r2, [r3, #3]
 80504d4:	70c2      	strb	r2, [r0, #3]
  id[2] = ((*(uint32_t *)ID2)) >> 16;
 80504d6:	885a      	ldrh	r2, [r3, #2]
 80504d8:	7082      	strb	r2, [r0, #2]
  id[1] = ((*(uint32_t *)ID2)) >> 8;
 80504da:	681a      	ldr	r2, [r3, #0]
 80504dc:	0a12      	lsrs	r2, r2, #8
 80504de:	7042      	strb	r2, [r0, #1]
  id[0] = ((*(uint32_t *)ID2));
 80504e0:	681b      	ldr	r3, [r3, #0]
 80504e2:	7003      	strb	r3, [r0, #0]
}
 80504e4:	bd10      	pop	{r4, pc}
 80504e6:	bf00      	nop
 80504e8:	1fff7590 	.word	0x1fff7590
 80504ec:	1fff7598 	.word	0x1fff7598
 80504f0:	1fff7594 	.word	0x1fff7594

080504f4 <HW_AdcInit>:
  * @brief This function initializes the ADC
  * @param none
  * @retval none
  */
void HW_AdcInit(void)
{
 80504f4:	b510      	push	{r4, lr}
 80504f6:	b086      	sub	sp, #24
//  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
 80504f8:	2210      	movs	r2, #16
 80504fa:	2100      	movs	r1, #0
 80504fc:	a802      	add	r0, sp, #8
 80504fe:	f000 fd38 	bl	8050f72 <memset>
  if (AdcInitialized == false)
 8050502:	4a2d      	ldr	r2, [pc, #180]	; (80505b8 <HW_AdcInit+0xc4>)
 8050504:	7853      	ldrb	r3, [r2, #1]
 8050506:	2b00      	cmp	r3, #0
 8050508:	d153      	bne.n	80505b2 <HW_AdcInit+0xbe>
  {
    AdcInitialized = true;
 805050a:	2401      	movs	r4, #1

	hadc.Instance = ADC1;
 805050c:	482b      	ldr	r0, [pc, #172]	; (80505bc <HW_AdcInit+0xc8>)
    AdcInitialized = true;
 805050e:	7054      	strb	r4, [r2, #1]
	hadc.Instance = ADC1;
 8050510:	4a2b      	ldr	r2, [pc, #172]	; (80505c0 <HW_AdcInit+0xcc>)
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	hadc.Init.NbrOfConversion = 1;
	hadc.Init.DMAContinuousRequests = DISABLE;
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	 ADCCLK_ENABLE();
 8050512:	9301      	str	r3, [sp, #4]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8050514:	e9c0 2300 	strd	r2, r3, [r0]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8050518:	6083      	str	r3, [r0, #8]
	hadc.Init.ScanConvMode = DISABLE;
 805051a:	6103      	str	r3, [r0, #16]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 805051c:	62c3      	str	r3, [r0, #44]	; 0x2c
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 805051e:	60c3      	str	r3, [r0, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 8050520:	7603      	strb	r3, [r0, #24]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8050522:	f880 3020 	strb.w	r3, [r0, #32]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8050526:	4a27      	ldr	r2, [pc, #156]	; (80505c4 <HW_AdcInit+0xd0>)
	hadc.Init.DMAContinuousRequests = DISABLE;
 8050528:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
	 ADCCLK_ENABLE();
 805052c:	4b26      	ldr	r3, [pc, #152]	; (80505c8 <HW_AdcInit+0xd4>)
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 805052e:	6282      	str	r2, [r0, #40]	; 0x28
	hadc.Init.NbrOfConversion = 1;
 8050530:	61c4      	str	r4, [r0, #28]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8050532:	6144      	str	r4, [r0, #20]
	 ADCCLK_ENABLE();
 8050534:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8050536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 805053a:	645a      	str	r2, [r3, #68]	; 0x44
 805053c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 805053e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8050542:	9301      	str	r3, [sp, #4]
 8050544:	9b01      	ldr	r3, [sp, #4]
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8050546:	f7f3 fa9d 	bl	8043a84 <HAL_ADC_Init>
 805054a:	b108      	cbz	r0, 8050550 <HW_AdcInit+0x5c>
	{
		Error_Handler();
 805054c:	f7fe fa86 	bl	804ea5c <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_14;
 8050550:	230e      	movs	r3, #14
	sConfig.Rank = 1;
 8050552:	e9cd 3402 	strd	r3, r4, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
	sConfig.Offset = 0;
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8050556:	a902      	add	r1, sp, #8
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8050558:	2300      	movs	r3, #0
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 805055a:	4818      	ldr	r0, [pc, #96]	; (80505bc <HW_AdcInit+0xc8>)
	sConfig.Offset = 0;
 805055c:	e9cd 3304 	strd	r3, r3, [sp, #16]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8050560:	f7f3 fc1e 	bl	8043da0 <HAL_ADC_ConfigChannel>
 8050564:	b108      	cbz	r0, 805056a <HW_AdcInit+0x76>
	{
		Error_Handler();
 8050566:	f7fe fa79 	bl	804ea5c <Error_Handler>

	///////////////////////////////////////////////////////////////////////////

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc2.Instance = ADC2;
 805056a:	4818      	ldr	r0, [pc, #96]	; (80505cc <HW_AdcInit+0xd8>)
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 805056c:	4a18      	ldr	r2, [pc, #96]	; (80505d0 <HW_AdcInit+0xdc>)
 805056e:	2300      	movs	r3, #0
	  hadc2.Init.ContinuousConvMode = DISABLE;
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc2.Init.NbrOfConversion = 1;
 8050570:	2401      	movs	r4, #1
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8050572:	e9c0 2300 	strd	r2, r3, [r0]
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8050576:	4a13      	ldr	r2, [pc, #76]	; (80505c4 <HW_AdcInit+0xd0>)
	  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8050578:	6083      	str	r3, [r0, #8]
	  hadc2.Init.ScanConvMode = DISABLE;
 805057a:	6103      	str	r3, [r0, #16]
	  hadc2.Init.ContinuousConvMode = DISABLE;
 805057c:	7603      	strb	r3, [r0, #24]
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
 805057e:	f880 3020 	strb.w	r3, [r0, #32]
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8050582:	62c3      	str	r3, [r0, #44]	; 0x2c
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8050584:	6282      	str	r2, [r0, #40]	; 0x28
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8050586:	60c3      	str	r3, [r0, #12]
	  hadc2.Init.NbrOfConversion = 1;
 8050588:	61c4      	str	r4, [r0, #28]
	  hadc2.Init.DMAContinuousRequests = DISABLE;
 805058a:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 805058e:	6144      	str	r4, [r0, #20]
	  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8050590:	f7f3 fa78 	bl	8043a84 <HAL_ADC_Init>
 8050594:	b108      	cbz	r0, 805059a <HW_AdcInit+0xa6>
	  {
	    Error_Handler();
 8050596:	f7fe fa61 	bl	804ea5c <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_7;
 805059a:	2307      	movs	r3, #7
	  sConfig.Rank = 1;
 805059c:	e9cd 3402 	strd	r3, r4, [sp, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80505a0:	a902      	add	r1, sp, #8
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80505a2:	2300      	movs	r3, #0
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80505a4:	4809      	ldr	r0, [pc, #36]	; (80505cc <HW_AdcInit+0xd8>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80505a6:	9304      	str	r3, [sp, #16]
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80505a8:	f7f3 fbfa 	bl	8043da0 <HAL_ADC_ConfigChannel>
 80505ac:	b108      	cbz	r0, 80505b2 <HW_AdcInit+0xbe>
	  {
	    Error_Handler();
 80505ae:	f7fe fa55 	bl	804ea5c <Error_Handler>
	  }

  }
}
 80505b2:	b006      	add	sp, #24
 80505b4:	bd10      	pop	{r4, pc}
 80505b6:	bf00      	nop
 80505b8:	20003907 	.word	0x20003907
 80505bc:	2000634c 	.word	0x2000634c
 80505c0:	40012000 	.word	0x40012000
 80505c4:	0f000001 	.word	0x0f000001
 80505c8:	40023800 	.word	0x40023800
 80505cc:	200062f8 	.word	0x200062f8
 80505d0:	40012100 	.word	0x40012100

080505d4 <HW_Init>:
{
 80505d4:	b510      	push	{r4, lr}
  if (McuInitialized == false)
 80505d6:	4c1e      	ldr	r4, [pc, #120]	; (8050650 <HW_Init+0x7c>)
 80505d8:	7822      	ldrb	r2, [r4, #0]
 80505da:	2a00      	cmp	r2, #0
 80505dc:	d136      	bne.n	805064c <HW_Init+0x78>
    HW_AdcInit();
 80505de:	f7ff ff89 	bl	80504f4 <HW_AdcInit>
    Radio.IoInit();
 80505e2:	4b1c      	ldr	r3, [pc, #112]	; (8050654 <HW_Init+0x80>)
 80505e4:	681b      	ldr	r3, [r3, #0]
 80505e6:	4798      	blx	r3
    HW_SPI_Init();
 80505e8:	f7ff f83e 	bl	804f668 <HW_SPI_Init>
    TraceInit();
 80505ec:	f7fe f920 	bl	804e830 <TraceInit>
    HW_RTC_Init();
 80505f0:	f7fe feac 	bl	804f34c <HW_RTC_Init>
    HW_I2C1_Init();
 80505f4:	f7fe fca0 	bl	804ef38 <HW_I2C1_Init>
    BSP_sensor_Init();
 80505f8:	f7fe f9d5 	bl	804e9a6 <BSP_sensor_Init>
    Ble_Init_GPIO();
 80505fc:	f7f0 ff36 	bl	804146c <Ble_Init_GPIO>
    COM_Init();
 8050600:	f000 faf0 	bl	8050be4 <COM_Init>
    MX_USART1_UART_Init();
 8050604:	f7f0 ff16 	bl	8041434 <MX_USART1_UART_Init>
    MX_TIM2_Init();
 8050608:	f7ff f884 	bl	804f714 <MX_TIM2_Init>
    MX_TIM3_Init();
 805060c:	f7ff f8b6 	bl	804f77c <MX_TIM3_Init>
    MX_SDIO_SD_Init();
 8050610:	f7ff fb9a 	bl	804fd48 <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 8050614:	f7f3 f91e 	bl	8043854 <MX_FATFS_Init>
    HAL_TIM_Base_Start_IT(&htim2);
 8050618:	480f      	ldr	r0, [pc, #60]	; (8050658 <HW_Init+0x84>)
 805061a:	f7f6 fbb1 	bl	8046d80 <HAL_TIM_Base_Start_IT>
    HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 805061e:	2201      	movs	r2, #1
 8050620:	490e      	ldr	r1, [pc, #56]	; (805065c <HW_Init+0x88>)
 8050622:	480f      	ldr	r0, [pc, #60]	; (8050660 <HW_Init+0x8c>)
 8050624:	f7f6 ff6e 	bl	8047504 <HAL_UART_Receive_IT>
    init_battery_monitor(&hadc);							/* Initialize Battery monitor */
 8050628:	480e      	ldr	r0, [pc, #56]	; (8050664 <HW_Init+0x90>)
 805062a:	f7f0 fde5 	bl	80411f8 <init_battery_monitor>
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 805062e:	480e      	ldr	r0, [pc, #56]	; (8050668 <HW_Init+0x94>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8050630:	4a0e      	ldr	r2, [pc, #56]	; (805066c <HW_Init+0x98>)
 8050632:	2304      	movs	r3, #4
 8050634:	e9c0 2300 	strd	r2, r3, [r0]
  hiwdg.Init.Reload = 2499;
 8050638:	f640 13c3 	movw	r3, #2499	; 0x9c3
 805063c:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 805063e:	f7f4 fded 	bl	804521c <HAL_IWDG_Init>
 8050642:	b108      	cbz	r0, 8050648 <HW_Init+0x74>
  {
    Error_Handler();
 8050644:	f7fe fa0a 	bl	804ea5c <Error_Handler>
    McuInitialized = true;
 8050648:	2301      	movs	r3, #1
 805064a:	7023      	strb	r3, [r4, #0]
}
 805064c:	bd10      	pop	{r4, pc}
 805064e:	bf00      	nop
 8050650:	20003907 	.word	0x20003907
 8050654:	08054168 	.word	0x08054168
 8050658:	200060ec 	.word	0x200060ec
 805065c:	20003dc8 	.word	0x20003dc8
 8050660:	20003dd4 	.word	0x20003dd4
 8050664:	2000634c 	.word	0x2000634c
 8050668:	20006340 	.word	0x20006340
 805066c:	40003000 	.word	0x40003000

08050670 <HW_AdcReadChannel>:
{
 8050670:	b530      	push	{r4, r5, lr}
 8050672:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef adcConf = {0};
 8050674:	2210      	movs	r2, #16
 8050676:	2100      	movs	r1, #0
{
 8050678:	4605      	mov	r5, r0
  ADC_ChannelConfTypeDef adcConf = {0};
 805067a:	a802      	add	r0, sp, #8
 805067c:	f000 fc79 	bl	8050f72 <memset>
  HW_AdcInit();
 8050680:	f7ff ff38 	bl	80504f4 <HW_AdcInit>
  if (AdcInitialized == true)
 8050684:	4b17      	ldr	r3, [pc, #92]	; (80506e4 <HW_AdcReadChannel+0x74>)
 8050686:	7858      	ldrb	r0, [r3, #1]
 8050688:	b350      	cbz	r0, 80506e0 <HW_AdcReadChannel+0x70>
    ADCCLK_ENABLE();
 805068a:	4c17      	ldr	r4, [pc, #92]	; (80506e8 <HW_AdcReadChannel+0x78>)
 805068c:	2300      	movs	r3, #0
 805068e:	9301      	str	r3, [sp, #4]
 8050690:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8050692:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8050696:	6463      	str	r3, [r4, #68]	; 0x44
 8050698:	6c63      	ldr	r3, [r4, #68]	; 0x44
    adcConf.Channel = Channel;
 805069a:	9502      	str	r5, [sp, #8]
    ADCCLK_ENABLE();
 805069c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 80506a0:	4d12      	ldr	r5, [pc, #72]	; (80506ec <HW_AdcReadChannel+0x7c>)
    ADCCLK_ENABLE();
 80506a2:	9301      	str	r3, [sp, #4]
 80506a4:	9b01      	ldr	r3, [sp, #4]
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80506a6:	2303      	movs	r3, #3
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 80506a8:	a902      	add	r1, sp, #8
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80506aa:	9304      	str	r3, [sp, #16]
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 80506ac:	4628      	mov	r0, r5
    adcConf.Rank = 1;
 80506ae:	2301      	movs	r3, #1
 80506b0:	9303      	str	r3, [sp, #12]
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 80506b2:	f7f3 fb75 	bl	8043da0 <HAL_ADC_ConfigChannel>
    HAL_ADC_Start(&hadc);
 80506b6:	4628      	mov	r0, r5
 80506b8:	f7f3 fa8a 	bl	8043bd0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80506bc:	f04f 31ff 	mov.w	r1, #4294967295
 80506c0:	4628      	mov	r0, r5
 80506c2:	f7f3 fb19 	bl	8043cf8 <HAL_ADC_PollForConversion>
    adcData = HAL_ADC_GetValue(&hadc);
 80506c6:	4628      	mov	r0, r5
 80506c8:	f7f3 fb66 	bl	8043d98 <HAL_ADC_GetValue>
    __HAL_ADC_DISABLE(&hadc);
 80506cc:	682a      	ldr	r2, [r5, #0]
 80506ce:	6893      	ldr	r3, [r2, #8]
 80506d0:	f023 0301 	bic.w	r3, r3, #1
 80506d4:	6093      	str	r3, [r2, #8]
    ADCCLK_DISABLE();
 80506d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80506d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    adcData = HAL_ADC_GetValue(&hadc);
 80506dc:	b280      	uxth	r0, r0
    ADCCLK_DISABLE();
 80506de:	6463      	str	r3, [r4, #68]	; 0x44
}
 80506e0:	b007      	add	sp, #28
 80506e2:	bd30      	pop	{r4, r5, pc}
 80506e4:	20003907 	.word	0x20003907
 80506e8:	40023800 	.word	0x40023800
 80506ec:	2000634c 	.word	0x2000634c

080506f0 <HW_GetTemperatureLevel>:
{
 80506f0:	b510      	push	{r4, lr}
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_VREFINT);
 80506f2:	2011      	movs	r0, #17
 80506f4:	f7ff ffbc 	bl	8050670 <HW_AdcReadChannel>
  if (measuredLevel == 0)
 80506f8:	b1e8      	cbz	r0, 8050736 <HW_GetTemperatureLevel+0x46>
    batteryLevelmV = (((uint32_t) VDDA_VREFINT_CAL * (*VREFINT_CAL)) / measuredLevel);
 80506fa:	4b10      	ldr	r3, [pc, #64]	; (805073c <HW_GetTemperatureLevel+0x4c>)
 80506fc:	881b      	ldrh	r3, [r3, #0]
 80506fe:	f640 34b8 	movw	r4, #3000	; 0xbb8
 8050702:	435c      	muls	r4, r3
 8050704:	fbb4 f4f0 	udiv	r4, r4, r0
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_TEMPSENSOR);
 8050708:	2010      	movs	r0, #16
 805070a:	f7ff ffb1 	bl	8050670 <HW_AdcReadChannel>
  temperatureDegreeC = COMPUTE_TEMPERATURE(measuredLevel, batteryLevelmV);
 805070e:	4b0c      	ldr	r3, [pc, #48]	; (8050740 <HW_GetTemperatureLevel+0x50>)
 8050710:	881a      	ldrh	r2, [r3, #0]
 8050712:	3322      	adds	r3, #34	; 0x22
 8050714:	4360      	muls	r0, r4
 8050716:	881b      	ldrh	r3, [r3, #0]
 8050718:	f640 34b8 	movw	r4, #3000	; 0xbb8
 805071c:	fbb0 f0f4 	udiv	r0, r0, r4
 8050720:	2450      	movs	r4, #80	; 0x50
 8050722:	1a80      	subs	r0, r0, r2
 8050724:	4360      	muls	r0, r4
 8050726:	1a9b      	subs	r3, r3, r2
 8050728:	0200      	lsls	r0, r0, #8
 805072a:	fb90 f0f3 	sdiv	r0, r0, r3
 805072e:	f500 50f0 	add.w	r0, r0, #7680	; 0x1e00
}
 8050732:	b280      	uxth	r0, r0
 8050734:	bd10      	pop	{r4, pc}
    batteryLevelmV = 0;
 8050736:	4604      	mov	r4, r0
 8050738:	e7e6      	b.n	8050708 <HW_GetTemperatureLevel+0x18>
 805073a:	bf00      	nop
 805073c:	1fff75aa 	.word	0x1fff75aa
 8050740:	1fff75a8 	.word	0x1fff75a8

08050744 <refresh_iwdg>:
  /* USER CODE END IWDG_Init 2 */

}

void refresh_iwdg(void){
	HAL_IWDG_Refresh(&hiwdg);
 8050744:	4801      	ldr	r0, [pc, #4]	; (805074c <refresh_iwdg+0x8>)
 8050746:	f7f4 bd8a 	b.w	804525e <HAL_IWDG_Refresh>
 805074a:	bf00      	nop
 805074c:	20006340 	.word	0x20006340

08050750 <NMI_Handler>:
  * @retval None
  */

void NMI_Handler(void)
{
}
 8050750:	4770      	bx	lr

08050752 <HardFault_Handler>:

void HardFault_Handler(void)
{
  while (1)
  {
    __NOP();
 8050752:	bf00      	nop
 8050754:	e7fd      	b.n	8050752 <HardFault_Handler>

08050756 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8050756:	e7fe      	b.n	8050756 <MemManage_Handler>

08050758 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8050758:	e7fe      	b.n	8050758 <BusFault_Handler>

0805075a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 805075a:	e7fe      	b.n	805075a <UsageFault_Handler>

0805075c <SVC_Handler>:
 805075c:	4770      	bx	lr

0805075e <DebugMon_Handler>:
 805075e:	4770      	bx	lr

08050760 <PendSV_Handler>:
 8050760:	4770      	bx	lr

08050762 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8050762:	f7f3 b97d 	b.w	8043a60 <HAL_IncTick>
	...

08050768 <TIM2_IRQHandler>:
{

//	count_velo = aux_count_velo;
//	aux_count_velo = 0;
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8050768:	4801      	ldr	r0, [pc, #4]	; (8050770 <TIM2_IRQHandler+0x8>)
 805076a:	f7f6 bb1d 	b.w	8046da8 <HAL_TIM_IRQHandler>
 805076e:	bf00      	nop
 8050770:	200060ec 	.word	0x200060ec

08050774 <TIM3_IRQHandler>:
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8050774:	4801      	ldr	r0, [pc, #4]	; (805077c <TIM3_IRQHandler+0x8>)
 8050776:	f7f6 bb17 	b.w	8046da8 <HAL_TIM_IRQHandler>
 805077a:	bf00      	nop
 805077c:	200060ac 	.word	0x200060ac

08050780 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8050780:	b508      	push	{r3, lr}


	HAL_UART_IRQHandler(&huart1);
 8050782:	4815      	ldr	r0, [pc, #84]	; (80507d8 <USART1_IRQHandler+0x58>)
 8050784:	f7f6 ffa0 	bl	80476c8 <HAL_UART_IRQHandler>
//	=====================================
	if(ble_index>sizeof(message_ble))
 8050788:	4b14      	ldr	r3, [pc, #80]	; (80507dc <USART1_IRQHandler+0x5c>)
		ble_index=0;
	message_ble[ble_index] = rx_byte_uart1[0];
 805078a:	4915      	ldr	r1, [pc, #84]	; (80507e0 <USART1_IRQHandler+0x60>)
	if(ble_index>sizeof(message_ble))
 805078c:	681a      	ldr	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 805078e:	4815      	ldr	r0, [pc, #84]	; (80507e4 <USART1_IRQHandler+0x64>)
 8050790:	7809      	ldrb	r1, [r1, #0]
	if(ble_index>sizeof(message_ble))
 8050792:	2a0a      	cmp	r2, #10
		ble_index=0;
 8050794:	bf84      	itt	hi
 8050796:	2200      	movhi	r2, #0
 8050798:	601a      	strhi	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 805079a:	681a      	ldr	r2, [r3, #0]
 805079c:	5481      	strb	r1, [r0, r2]
	ble_index++;
 805079e:	3201      	adds	r2, #1
	if(ble_index>2){
 80507a0:	2a02      	cmp	r2, #2
	ble_index++;
 80507a2:	601a      	str	r2, [r3, #0]
	if(ble_index>2){
 80507a4:	dd0b      	ble.n	80507be <USART1_IRQHandler+0x3e>

	//*****Comentado por JP****
	//HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
	//HAL_UART_Abort_IT(&huart1);
	//**************************
		if(message_ble[0] == 0xa){
 80507a6:	7802      	ldrb	r2, [r0, #0]
 80507a8:	2a0a      	cmp	r2, #10
 80507aa:	d108      	bne.n	80507be <USART1_IRQHandler+0x3e>
			if(message_ble[ble_index-1] == 0xd)
 80507ac:	290d      	cmp	r1, #13
 80507ae:	d106      	bne.n	80507be <USART1_IRQHandler+0x3e>
			{
				// Sinaliza que chegou uma mensagem válida
				ble_index = 0;								// Zera o índice para nova mensagem
 80507b0:	2200      	movs	r2, #0
 80507b2:	601a      	str	r2, [r3, #0]
				//ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
				flags_ble.enable_handler=1;
 80507b4:	4a0c      	ldr	r2, [pc, #48]	; (80507e8 <USART1_IRQHandler+0x68>)
 80507b6:	7813      	ldrb	r3, [r2, #0]
 80507b8:	f043 0320 	orr.w	r3, r3, #32
 80507bc:	7013      	strb	r3, [r2, #0]
//			ble_index = 0;								// Zera o índice para nova mensagem
//			ble_handler(&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
//		}
//	}

	HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 80507be:	2025      	movs	r0, #37	; 0x25
 80507c0:	f7f3 fbf8 	bl	8043fb4 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart1);
 80507c4:	4804      	ldr	r0, [pc, #16]	; (80507d8 <USART1_IRQHandler+0x58>)
 80507c6:	f7f7 f82b 	bl	8047820 <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 80507ca:	2201      	movs	r2, #1
 80507cc:	4904      	ldr	r1, [pc, #16]	; (80507e0 <USART1_IRQHandler+0x60>)
 80507ce:	4802      	ldr	r0, [pc, #8]	; (80507d8 <USART1_IRQHandler+0x58>)

}
 80507d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 80507d4:	f7f6 be96 	b.w	8047504 <HAL_UART_Receive_IT>
 80507d8:	20003dd4 	.word	0x20003dd4
 80507dc:	2000246c 	.word	0x2000246c
 80507e0:	20003dc8 	.word	0x20003dc8
 80507e4:	20002470 	.word	0x20002470
 80507e8:	20003dd0 	.word	0x20003dd0

080507ec <USART2_IRQHandler>:

void USART2_IRQHandler(void) {

	HAL_UART_IRQHandler(&huart2);
 80507ec:	4801      	ldr	r0, [pc, #4]	; (80507f4 <USART2_IRQHandler+0x8>)
 80507ee:	f7f6 bf6b 	b.w	80476c8 <HAL_UART_IRQHandler>
 80507f2:	bf00      	nop
 80507f4:	20003e18 	.word	0x20003e18

080507f8 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80507f8:	4801      	ldr	r0, [pc, #4]	; (8050800 <SDIO_IRQHandler+0x8>)
 80507fa:	f7f5 bff7 	b.w	80467ec <HAL_SD_IRQHandler>
 80507fe:	bf00      	nop
 8050800:	20006274 	.word	0x20006274

08050804 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8050804:	4801      	ldr	r0, [pc, #4]	; (805080c <DMA2_Stream3_IRQHandler+0x8>)
 8050806:	f7f3 bcef 	b.w	80441e8 <HAL_DMA_IRQHandler>
 805080a:	bf00      	nop
 805080c:	200061b4 	.word	0x200061b4

08050810 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8050810:	4801      	ldr	r0, [pc, #4]	; (8050818 <DMA2_Stream6_IRQHandler+0x8>)
 8050812:	f7f3 bce9 	b.w	80441e8 <HAL_DMA_IRQHandler>
 8050816:	bf00      	nop
 8050818:	20006214 	.word	0x20006214

0805081c <USART3_IRQHandler>:
  /* USER CODE END DMA2_Stream6_IRQn 1 */
}

void USARTx_IRQHandler(void)
{
  vcom_IRQHandler();
 805081c:	f000 b872 	b.w	8050904 <vcom_IRQHandler>

08050820 <DMA1_Stream4_IRQHandler>:
}

void USARTx_DMA_TX_IRQHandler(void)
{
  vcom_DMA_TX_IRQHandler();
 8050820:	f000 b86a 	b.w	80508f8 <vcom_DMA_TX_IRQHandler>

08050824 <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler(void)
{
  HW_RTC_IrqHandler();
 8050824:	f7fe bd3c 	b.w	804f2a0 <HW_RTC_IrqHandler>

08050828 <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8050828:	2001      	movs	r0, #1
 805082a:	f7f4 b8cf 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

0805082e <EXTI1_IRQHandler>:
}

void EXTI1_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 805082e:	2002      	movs	r0, #2
 8050830:	f7f4 b8cc 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

08050834 <EXTI2_IRQHandler>:
}

void EXTI2_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8050834:	2004      	movs	r0, #4
 8050836:	f7f4 b8c9 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

0805083a <EXTI3_IRQHandler>:
}

void EXTI3_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 805083a:	2008      	movs	r0, #8
 805083c:	f7f4 b8c6 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

08050840 <EXTI4_IRQHandler>:
}

void EXTI4_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8050840:	2010      	movs	r0, #16
 8050842:	f7f4 b8c3 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

08050846 <EXTI9_5_IRQHandler>:
}


void EXTI9_5_IRQHandler(void)
{
 8050846:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8050848:	2020      	movs	r0, #32
 805084a:	f7f4 f8bf 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 805084e:	2040      	movs	r0, #64	; 0x40
 8050850:	f7f4 f8bc 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8050854:	2080      	movs	r0, #128	; 0x80
 8050856:	f7f4 f8b9 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 805085a:	f44f 7080 	mov.w	r0, #256	; 0x100
 805085e:	f7f4 f8b5 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8050862:	f44f 7000 	mov.w	r0, #512	; 0x200
}
 8050866:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 805086a:	f7f4 b8af 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

0805086e <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 805086e:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8050870:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8050874:	f7f4 f8aa 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8050878:	f44f 6000 	mov.w	r0, #2048	; 0x800
 805087c:	f7f4 f8a6 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8050880:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8050884:	f7f4 f8a2 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8050888:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 805088c:	f7f4 f89e 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8050890:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8050894:	f7f4 f89a 	bl	80449cc <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8050898:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 805089c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80508a0:	f7f4 b894 	b.w	80449cc <HAL_GPIO_EXTI_IRQHandler>

080508a4 <vcom_Init>:

static void (*TxCpltCallback)(void);
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void vcom_Init(void (*TxCb)(void))
{
 80508a4:	b508      	push	{r3, lr}
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTx;

  UartHandle.Init.BaudRate   = 115200;
 80508a6:	490b      	ldr	r1, [pc, #44]	; (80508d4 <vcom_Init+0x30>)
  TxCpltCallback = TxCb;
 80508a8:	4b0b      	ldr	r3, [pc, #44]	; (80508d8 <vcom_Init+0x34>)
  UartHandle.Init.BaudRate   = 115200;
 80508aa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80508ae:	e9c3 1201 	strd	r1, r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80508b2:	2200      	movs	r2, #0
  TxCpltCallback = TxCb;
 80508b4:	6018      	str	r0, [r3, #0]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80508b6:	e9c3 2203 	strd	r2, r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 80508ba:	615a      	str	r2, [r3, #20]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80508bc:	61da      	str	r2, [r3, #28]
  UartHandle.Init.Mode       = UART_MODE_TX;

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 80508be:	1d18      	adds	r0, r3, #4
  UartHandle.Init.Mode       = UART_MODE_TX;
 80508c0:	2208      	movs	r2, #8
 80508c2:	619a      	str	r2, [r3, #24]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 80508c4:	f7f6 fd1a 	bl	80472fc <HAL_UART_Init>
 80508c8:	b118      	cbz	r0, 80508d2 <vcom_Init+0x2e>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 80508ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80508ce:	f7fe b8c5 	b.w	804ea5c <Error_Handler>
}
 80508d2:	bd08      	pop	{r3, pc}
 80508d4:	40004800 	.word	0x40004800
 80508d8:	2000390c 	.word	0x2000390c

080508dc <vcom_Trace>:

void vcom_Trace(uint8_t *p_data, uint16_t size)
{
  HAL_UART_Transmit_DMA(&UartHandle, p_data, size);
 80508dc:	460a      	mov	r2, r1
 80508de:	4601      	mov	r1, r0
 80508e0:	4801      	ldr	r0, [pc, #4]	; (80508e8 <vcom_Trace+0xc>)
 80508e2:	f7f6 be37 	b.w	8047554 <HAL_UART_Transmit_DMA>
 80508e6:	bf00      	nop
 80508e8:	20003910 	.word	0x20003910

080508ec <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
  /* buffer transmission complete*/
  TxCpltCallback();
 80508ec:	4b01      	ldr	r3, [pc, #4]	; (80508f4 <HAL_UART_TxCpltCallback+0x8>)
 80508ee:	681b      	ldr	r3, [r3, #0]
 80508f0:	4718      	bx	r3
 80508f2:	bf00      	nop
 80508f4:	2000390c 	.word	0x2000390c

080508f8 <vcom_DMA_TX_IRQHandler>:
}

void vcom_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 80508f8:	4b01      	ldr	r3, [pc, #4]	; (8050900 <vcom_DMA_TX_IRQHandler+0x8>)
 80508fa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80508fc:	f7f3 bc74 	b.w	80441e8 <HAL_DMA_IRQHandler>
 8050900:	2000390c 	.word	0x2000390c

08050904 <vcom_IRQHandler>:
}

void vcom_IRQHandler(void)
{
  HAL_UART_IRQHandler(&UartHandle);
 8050904:	4801      	ldr	r0, [pc, #4]	; (805090c <vcom_IRQHandler+0x8>)
 8050906:	f7f6 bedf 	b.w	80476c8 <HAL_UART_IRQHandler>
 805090a:	bf00      	nop
 805090c:	20003910 	.word	0x20003910

08050910 <vcom_IoInit>:
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
	}
}

void vcom_IoInit(void)
{
 8050910:	b530      	push	{r4, r5, lr}
 8050912:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8050914:	4b17      	ldr	r3, [pc, #92]	; (8050974 <vcom_IoInit+0x64>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8050916:	4c18      	ldr	r4, [pc, #96]	; (8050978 <vcom_IoInit+0x68>)
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8050918:	2200      	movs	r2, #0
  USARTx_TX_GPIO_CLK_ENABLE();
 805091a:	9201      	str	r2, [sp, #4]
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 805091c:	9205      	str	r2, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 805091e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8050920:	f041 0102 	orr.w	r1, r1, #2
 8050924:	6319      	str	r1, [r3, #48]	; 0x30
 8050926:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8050928:	f001 0102 	and.w	r1, r1, #2
 805092c:	9101      	str	r1, [sp, #4]
 805092e:	9901      	ldr	r1, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 8050930:	9202      	str	r2, [sp, #8]
 8050932:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050934:	f042 0202 	orr.w	r2, r2, #2
 8050938:	631a      	str	r2, [r3, #48]	; 0x30
 805093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 805093c:	f003 0302 	and.w	r3, r3, #2
 8050940:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8050942:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USARTx_RX_GPIO_CLK_ENABLE();
 8050946:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8050948:	2302      	movs	r3, #2
 805094a:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 805094e:	2507      	movs	r5, #7
 8050950:	2303      	movs	r3, #3
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8050952:	a903      	add	r1, sp, #12
 8050954:	4620      	mov	r0, r4
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8050956:	e9cd 3506 	strd	r3, r5, [sp, #24]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 805095a:	f7f3 febd 	bl	80446d8 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 805095e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Alternate = USARTx_RX_AF;

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8050962:	a903      	add	r1, sp, #12
 8050964:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8050966:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8050968:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 805096a:	f7f3 feb5 	bl	80446d8 <HAL_GPIO_Init>
}
 805096e:	b009      	add	sp, #36	; 0x24
 8050970:	bd30      	pop	{r4, r5, pc}
 8050972:	bf00      	nop
 8050974:	40023800 	.word	0x40023800
 8050978:	40020400 	.word	0x40020400

0805097c <HAL_UART_MspInit>:
{
 805097c:	b5f0      	push	{r4, r5, r6, r7, lr}
 805097e:	4606      	mov	r6, r0
 8050980:	b08f      	sub	sp, #60	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8050982:	2214      	movs	r2, #20
 8050984:	2100      	movs	r1, #0
 8050986:	a809      	add	r0, sp, #36	; 0x24
 8050988:	f000 faf3 	bl	8050f72 <memset>
	if (huart->Instance == USART1) {
 805098c:	6833      	ldr	r3, [r6, #0]
 805098e:	4a5a      	ldr	r2, [pc, #360]	; (8050af8 <HAL_UART_MspInit+0x17c>)
 8050990:	4293      	cmp	r3, r2
 8050992:	f040 8085 	bne.w	8050aa0 <HAL_UART_MspInit+0x124>
		__HAL_RCC_USART1_CLK_ENABLE();
 8050996:	4b59      	ldr	r3, [pc, #356]	; (8050afc <HAL_UART_MspInit+0x180>)
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 8050998:	4859      	ldr	r0, [pc, #356]	; (8050b00 <HAL_UART_MspInit+0x184>)
		__HAL_RCC_USART1_CLK_ENABLE();
 805099a:	2400      	movs	r4, #0
 805099c:	9401      	str	r4, [sp, #4]
 805099e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80509a0:	f042 0210 	orr.w	r2, r2, #16
 80509a4:	645a      	str	r2, [r3, #68]	; 0x44
 80509a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80509a8:	f002 0210 	and.w	r2, r2, #16
 80509ac:	9201      	str	r2, [sp, #4]
 80509ae:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80509b0:	9402      	str	r4, [sp, #8]
 80509b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80509b4:	f042 0201 	orr.w	r2, r2, #1
 80509b8:	631a      	str	r2, [r3, #48]	; 0x30
 80509ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80509bc:	f003 0301 	and.w	r3, r3, #1
 80509c0:	9302      	str	r3, [sp, #8]
 80509c2:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80509c4:	2502      	movs	r5, #2
 80509c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80509ca:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 80509ce:	a909      	add	r1, sp, #36	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80509d0:	2307      	movs	r3, #7
 80509d2:	2703      	movs	r7, #3
 80509d4:	e9cd 730c 	strd	r7, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 80509d8:	f7f3 fe7e 	bl	80446d8 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 2);
 80509dc:	2025      	movs	r0, #37	; 0x25
 80509de:	462a      	mov	r2, r5
 80509e0:	4621      	mov	r1, r4
 80509e2:	f7f3 fa7f 	bl	8043ee4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80509e6:	2025      	movs	r0, #37	; 0x25
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 80509e8:	f7f3 fab0 	bl	8043f4c <HAL_NVIC_EnableIRQ>
/*	else */if (huart->Instance == USARTx) {
 80509ec:	6832      	ldr	r2, [r6, #0]
 80509ee:	4b45      	ldr	r3, [pc, #276]	; (8050b04 <HAL_UART_MspInit+0x188>)
 80509f0:	429a      	cmp	r2, r3
 80509f2:	d153      	bne.n	8050a9c <HAL_UART_MspInit+0x120>
		USARTx_TX_GPIO_CLK_ENABLE();
 80509f4:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80509f8:	2400      	movs	r4, #0
 80509fa:	9405      	str	r4, [sp, #20]
 80509fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		hdma_tx.Instance = USARTx_TX_DMA_CHANNEL;
 80509fe:	4d42      	ldr	r5, [pc, #264]	; (8050b08 <HAL_UART_MspInit+0x18c>)
		USARTx_TX_GPIO_CLK_ENABLE();
 8050a00:	f042 0202 	orr.w	r2, r2, #2
 8050a04:	631a      	str	r2, [r3, #48]	; 0x30
 8050a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a08:	f002 0202 	and.w	r2, r2, #2
 8050a0c:	9205      	str	r2, [sp, #20]
 8050a0e:	9a05      	ldr	r2, [sp, #20]
		USARTx_RX_GPIO_CLK_ENABLE();
 8050a10:	9406      	str	r4, [sp, #24]
 8050a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a14:	f042 0202 	orr.w	r2, r2, #2
 8050a18:	631a      	str	r2, [r3, #48]	; 0x30
 8050a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a1c:	f002 0202 	and.w	r2, r2, #2
 8050a20:	9206      	str	r2, [sp, #24]
 8050a22:	9a06      	ldr	r2, [sp, #24]
		USARTx_CLK_ENABLE();
 8050a24:	9407      	str	r4, [sp, #28]
 8050a26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050a28:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8050a2c:	641a      	str	r2, [r3, #64]	; 0x40
 8050a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050a30:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8050a34:	9207      	str	r2, [sp, #28]
 8050a36:	9a07      	ldr	r2, [sp, #28]
		DMAx_CLK_ENABLE();
 8050a38:	9408      	str	r4, [sp, #32]
 8050a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a3c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8050a40:	631a      	str	r2, [r3, #48]	; 0x30
 8050a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050a44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8050a48:	9308      	str	r3, [sp, #32]
 8050a4a:	9b08      	ldr	r3, [sp, #32]
		vcom_IoInit();
 8050a4c:	f7ff ff60 	bl	8050910 <vcom_IoInit>
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 8050a50:	4a2e      	ldr	r2, [pc, #184]	; (8050b0c <HAL_UART_MspInit+0x190>)
		hdma_tx.Init.Priority = DMA_PRIORITY_LOW;
 8050a52:	666c      	str	r4, [r5, #100]	; 0x64
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 8050a54:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8050a58:	e9c5 2311 	strd	r2, r3, [r5, #68]	; 0x44
		HAL_DMA_Init(&hdma_tx);
 8050a5c:	f105 0744 	add.w	r7, r5, #68	; 0x44
		hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8050a60:	2340      	movs	r3, #64	; 0x40
		hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8050a62:	e9c5 3413 	strd	r3, r4, [r5, #76]	; 0x4c
		HAL_DMA_Init(&hdma_tx);
 8050a66:	4638      	mov	r0, r7
		hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 8050a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
		hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8050a6c:	e9c5 3415 	strd	r3, r4, [r5, #84]	; 0x54
		hdma_tx.Init.Mode = DMA_NORMAL;
 8050a70:	e9c5 4417 	strd	r4, r4, [r5, #92]	; 0x5c
		HAL_DMA_Init(&hdma_tx);
 8050a74:	f7f3 fac4 	bl	8044000 <HAL_DMA_Init>
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8050a78:	2201      	movs	r2, #1
 8050a7a:	4621      	mov	r1, r4
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8050a7c:	6337      	str	r7, [r6, #48]	; 0x30
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8050a7e:	200f      	movs	r0, #15
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8050a80:	67ee      	str	r6, [r5, #124]	; 0x7c
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8050a82:	f7f3 fa2f 	bl	8043ee4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 8050a86:	200f      	movs	r0, #15
 8050a88:	f7f3 fa60 	bl	8043f4c <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 8050a8c:	2027      	movs	r0, #39	; 0x27
 8050a8e:	2201      	movs	r2, #1
 8050a90:	4621      	mov	r1, r4
 8050a92:	f7f3 fa27 	bl	8043ee4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 8050a96:	2027      	movs	r0, #39	; 0x27
 8050a98:	f7f3 fa58 	bl	8043f4c <HAL_NVIC_EnableIRQ>
}
 8050a9c:	b00f      	add	sp, #60	; 0x3c
 8050a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if (huart->Instance == USART2) {
 8050aa0:	4a1b      	ldr	r2, [pc, #108]	; (8050b10 <HAL_UART_MspInit+0x194>)
 8050aa2:	4293      	cmp	r3, r2
 8050aa4:	d1a2      	bne.n	80509ec <HAL_UART_MspInit+0x70>
		__HAL_RCC_USART2_CLK_ENABLE();
 8050aa6:	4b15      	ldr	r3, [pc, #84]	; (8050afc <HAL_UART_MspInit+0x180>)
 8050aa8:	2400      	movs	r4, #0
 8050aaa:	9403      	str	r4, [sp, #12]
 8050aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050aae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8050ab2:	641a      	str	r2, [r3, #64]	; 0x40
 8050ab4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050ab6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8050aba:	9203      	str	r2, [sp, #12]
 8050abc:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8050abe:	9404      	str	r4, [sp, #16]
 8050ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050ac2:	f042 0201 	orr.w	r2, r2, #1
 8050ac6:	631a      	str	r2, [r3, #48]	; 0x30
 8050ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050aca:	f003 0301 	and.w	r3, r3, #1
 8050ace:	9304      	str	r3, [sp, #16]
 8050ad0:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8050ad2:	210c      	movs	r1, #12
 8050ad4:	2302      	movs	r3, #2
 8050ad6:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8050ada:	2003      	movs	r0, #3
 8050adc:	2307      	movs	r3, #7
 8050ade:	e9cd 030c 	strd	r0, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(RFID_TX_GPIO_Port, &GPIO_InitStruct);
 8050ae2:	a909      	add	r1, sp, #36	; 0x24
 8050ae4:	4806      	ldr	r0, [pc, #24]	; (8050b00 <HAL_UART_MspInit+0x184>)
 8050ae6:	f7f3 fdf7 	bl	80446d8 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8050aea:	2026      	movs	r0, #38	; 0x26
 8050aec:	4622      	mov	r2, r4
 8050aee:	4621      	mov	r1, r4
 8050af0:	f7f3 f9f8 	bl	8043ee4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8050af4:	2026      	movs	r0, #38	; 0x26
 8050af6:	e777      	b.n	80509e8 <HAL_UART_MspInit+0x6c>
 8050af8:	40011000 	.word	0x40011000
 8050afc:	40023800 	.word	0x40023800
 8050b00:	40020000 	.word	0x40020000
 8050b04:	40004800 	.word	0x40004800
 8050b08:	2000390c 	.word	0x2000390c
 8050b0c:	40026070 	.word	0x40026070
 8050b10:	40004400 	.word	0x40004400

08050b14 <vcom_IoDeInit>:

void vcom_IoDeInit(void)
{
 8050b14:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8050b16:	2300      	movs	r3, #0
{
 8050b18:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8050b1a:	e9cd 3303 	strd	r3, r3, [sp, #12]

  USARTx_TX_GPIO_CLK_ENABLE();
 8050b1e:	9300      	str	r3, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8050b20:	9305      	str	r3, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 8050b22:	4b0f      	ldr	r3, [pc, #60]	; (8050b60 <vcom_IoDeInit+0x4c>)

  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStructure.Pull = GPIO_NOPULL;

  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8050b24:	4d0f      	ldr	r5, [pc, #60]	; (8050b64 <vcom_IoDeInit+0x50>)
  USARTx_TX_GPIO_CLK_ENABLE();
 8050b26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050b28:	f042 0202 	orr.w	r2, r2, #2
 8050b2c:	631a      	str	r2, [r3, #48]	; 0x30
 8050b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050b30:	f003 0302 	and.w	r3, r3, #2
 8050b34:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 8050b36:	ac06      	add	r4, sp, #24
  USARTx_TX_GPIO_CLK_ENABLE();
 8050b38:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 8050b3a:	2303      	movs	r3, #3
 8050b3c:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 8050b3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8050b42:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8050b46:	4628      	mov	r0, r5
 8050b48:	4621      	mov	r1, r4
 8050b4a:	f7f3 fdc5 	bl	80446d8 <HAL_GPIO_Init>

  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 8050b4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 8050b52:	4621      	mov	r1, r4
 8050b54:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 8050b56:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 8050b58:	f7f3 fdbe 	bl	80446d8 <HAL_GPIO_Init>
}
 8050b5c:	b007      	add	sp, #28
 8050b5e:	bd30      	pop	{r4, r5, pc}
 8050b60:	40023800 	.word	0x40023800
 8050b64:	40020400 	.word	0x40020400

08050b68 <HAL_UART_MspDeInit>:
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 8050b68:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == USART1) {
 8050b6a:	4a1a      	ldr	r2, [pc, #104]	; (8050bd4 <HAL_UART_MspDeInit+0x6c>)
 8050b6c:	6803      	ldr	r3, [r0, #0]
 8050b6e:	4c1a      	ldr	r4, [pc, #104]	; (8050bd8 <HAL_UART_MspDeInit+0x70>)
 8050b70:	4293      	cmp	r3, r2
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 8050b72:	4605      	mov	r5, r0
	if (huart->Instance == USART1) {
 8050b74:	d10d      	bne.n	8050b92 <HAL_UART_MspDeInit+0x2a>
		__HAL_RCC_USART1_CLK_DISABLE();
 8050b76:	6c63      	ldr	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 8050b78:	4818      	ldr	r0, [pc, #96]	; (8050bdc <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART1_CLK_DISABLE();
 8050b7a:	f023 0310 	bic.w	r3, r3, #16
 8050b7e:	6463      	str	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 8050b80:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8050b84:	f7f3 fe88 	bl	8044898 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 8050b88:	2025      	movs	r0, #37	; 0x25
}
 8050b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 8050b8e:	f7f3 b9eb 	b.w	8043f68 <HAL_NVIC_DisableIRQ>
	} else if (huart->Instance == USART2) {
 8050b92:	4a13      	ldr	r2, [pc, #76]	; (8050be0 <HAL_UART_MspDeInit+0x78>)
 8050b94:	4293      	cmp	r3, r2
 8050b96:	d109      	bne.n	8050bac <HAL_UART_MspDeInit+0x44>
		__HAL_RCC_USART2_CLK_DISABLE();
 8050b98:	6c23      	ldr	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 8050b9a:	4810      	ldr	r0, [pc, #64]	; (8050bdc <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART2_CLK_DISABLE();
 8050b9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8050ba0:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 8050ba2:	210c      	movs	r1, #12
 8050ba4:	f7f3 fe78 	bl	8044898 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART2_IRQn);
 8050ba8:	2026      	movs	r0, #38	; 0x26
 8050baa:	e7ee      	b.n	8050b8a <HAL_UART_MspDeInit+0x22>
		vcom_IoDeInit();
 8050bac:	f7ff ffb2 	bl	8050b14 <vcom_IoDeInit>
		USARTx_FORCE_RESET();
 8050bb0:	6a23      	ldr	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 8050bb2:	6b68      	ldr	r0, [r5, #52]	; 0x34
		USARTx_FORCE_RESET();
 8050bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8050bb8:	6223      	str	r3, [r4, #32]
		USARTx_RELEASE_RESET();
 8050bba:	6a23      	ldr	r3, [r4, #32]
 8050bbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8050bc0:	6223      	str	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 8050bc2:	b108      	cbz	r0, 8050bc8 <HAL_UART_MspDeInit+0x60>
			HAL_DMA_DeInit(huart->hdmarx);
 8050bc4:	f7f3 fa9a 	bl	80440fc <HAL_DMA_DeInit>
		if (huart->hdmatx != 0) {
 8050bc8:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8050bca:	b108      	cbz	r0, 8050bd0 <HAL_UART_MspDeInit+0x68>
			HAL_DMA_DeInit(huart->hdmatx);
 8050bcc:	f7f3 fa96 	bl	80440fc <HAL_DMA_DeInit>
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 8050bd0:	200f      	movs	r0, #15
 8050bd2:	e7da      	b.n	8050b8a <HAL_UART_MspDeInit+0x22>
 8050bd4:	40011000 	.word	0x40011000
 8050bd8:	40023800 	.word	0x40023800
 8050bdc:	40020000 	.word	0x40020000
 8050be0:	40004400 	.word	0x40004400

08050be4 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 8050be4:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 8050be6:	4b0c      	ldr	r3, [pc, #48]	; (8050c18 <COM_Init+0x34>)
 8050be8:	6818      	ldr	r0, [r3, #0]
 8050bea:	2300      	movs	r3, #0
 8050bec:	2202      	movs	r2, #2
 8050bee:	4619      	mov	r1, r3
 8050bf0:	6880      	ldr	r0, [r0, #8]
 8050bf2:	f000 fe9f 	bl	8051934 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  /*UartHandleUpdate*/huart1.Instance = COM_UART;
 8050bf6:	4809      	ldr	r0, [pc, #36]	; (8050c1c <COM_Init+0x38>)
  /*UartHandleUpdate*/huart1.Init.BaudRate = 9600;
 8050bf8:	4a09      	ldr	r2, [pc, #36]	; (8050c20 <COM_Init+0x3c>)
 8050bfa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8050bfe:	e9c0 2300 	strd	r2, r3, [r0]
  /*UartHandleUpdate*/huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8050c02:	2300      	movs	r3, #0
  /*UartHandleUpdate*/huart1.Init.StopBits = UART_STOPBITS_1;
 8050c04:	e9c0 3302 	strd	r3, r3, [r0, #8]
  /*UartHandleUpdate*/huart1.Init.Parity = UART_PARITY_NONE;
 8050c08:	6103      	str	r3, [r0, #16]
  /*UartHandleUpdate*/huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8050c0a:	6183      	str	r3, [r0, #24]
  /*UartHandleUpdate*/huart1.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8050c0c:	230c      	movs	r3, #12
 8050c0e:	6143      	str	r3, [r0, #20]

  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
}
 8050c10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
 8050c14:	f7f6 bb72 	b.w	80472fc <HAL_UART_Init>
 8050c18:	20001210 	.word	0x20001210
 8050c1c:	20003dd4 	.word	0x20003dd4
 8050c20:	40011000 	.word	0x40011000

08050c24 <COM_Transmit>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Transmit operation.
  */
HAL_StatusTypeDef COM_Transmit(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{ //UartHandleUpdate
  return HAL_UART_Transmit(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 8050c24:	4613      	mov	r3, r2
 8050c26:	460a      	mov	r2, r1
 8050c28:	4601      	mov	r1, r0
 8050c2a:	4801      	ldr	r0, [pc, #4]	; (8050c30 <COM_Transmit+0xc>)
 8050c2c:	f7f6 bbac 	b.w	8047388 <HAL_UART_Transmit>
 8050c30:	20003dd4 	.word	0x20003dd4

08050c34 <COM_Receive>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
  return HAL_UART_Receive(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 8050c34:	4613      	mov	r3, r2
 8050c36:	460a      	mov	r2, r1
 8050c38:	4601      	mov	r1, r0
 8050c3a:	4801      	ldr	r0, [pc, #4]	; (8050c40 <COM_Receive+0xc>)
 8050c3c:	f7f6 bc00 	b.w	8047440 <HAL_UART_Receive>
 8050c40:	20003dd4 	.word	0x20003dd4

08050c44 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 8050c44:	4b02      	ldr	r3, [pc, #8]	; (8050c50 <COM_Flush+0xc>)
 8050c46:	681b      	ldr	r3, [r3, #0]
  return HAL_OK;
}
 8050c48:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 8050c4a:	685b      	ldr	r3, [r3, #4]
}
 8050c4c:	4770      	bx	lr
 8050c4e:	bf00      	nop
 8050c50:	20003dd4 	.word	0x20003dd4

08050c54 <Ymodem_Init>:
  * @param None.
  * @retval None.
  */
void Ymodem_Init(void)
{
}
 8050c54:	4770      	bx	lr
	...

08050c58 <Ymodem_Receive>:
  * @param  puSize The uSize of the file.
  * @param  uFlashDestination where the file has to be downloaded.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive(uint32_t *puSize, uint32_t uFlashDestination, YMODEM_CallbacksTypeDef *appCb)
{
 8050c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8050c5c:	b08d      	sub	sp, #52	; 0x34
 8050c5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8050c62:	4692      	mov	sl, r2
  uint8_t *file_ptr;
  uint8_t file_size[FILE_SIZE_LENGTH + 1U];
  uint8_t tmp;
  uint32_t packets_received;
  COM_StatusTypeDef e_result = COM_OK;
  refresh_iwdg();
 8050c64:	f7ff fd6e 	bl	8050744 <refresh_iwdg>
    *pData = char1;
 8050c68:	4fa1      	ldr	r7, [pc, #644]	; (8050ef0 <Ymodem_Receive+0x298>)
  uint32_t session_begin = 0U;
 8050c6a:	f04f 0900 	mov.w	r9, #0
 8050c6e:	2600      	movs	r6, #0
 8050c70:	e0dd      	b.n	8050e2e <Ymodem_Receive+0x1d6>
    switch (char1)
 8050c72:	2b61      	cmp	r3, #97	; 0x61
 8050c74:	d004      	beq.n	8050c80 <Ymodem_Receive+0x28>
 8050c76:	2b72      	cmp	r3, #114	; 0x72
 8050c78:	d077      	beq.n	8050d6a <Ymodem_Receive+0x112>
 8050c7a:	2b41      	cmp	r3, #65	; 0x41
 8050c7c:	f040 8085 	bne.w	8050d8a <Ymodem_Receive+0x132>
        status = HAL_BUSY;
 8050c80:	2402      	movs	r4, #2
  uint32_t packet_size = 0U;
 8050c82:	2500      	movs	r5, #0
 8050c84:	e001      	b.n	8050c8a <Ymodem_Receive+0x32>
        packet_size = PACKET_1K_SIZE;
 8050c86:	f44f 6580 	mov.w	r5, #1024	; 0x400
    *pData = char1;
 8050c8a:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8050c8e:	703b      	strb	r3, [r7, #0]
    if (packet_size >= PACKET_SIZE)
 8050c90:	2d7f      	cmp	r5, #127	; 0x7f
 8050c92:	d97e      	bls.n	8050d92 <Ymodem_Receive+0x13a>
      status = COM_Receive(&pData[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, uTimeout);
 8050c94:	fa1f fb85 	uxth.w	fp, r5
 8050c98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050c9c:	f10b 0104 	add.w	r1, fp, #4
 8050ca0:	4894      	ldr	r0, [pc, #592]	; (8050ef4 <Ymodem_Receive+0x29c>)
 8050ca2:	f7ff ffc7 	bl	8050c34 <COM_Receive>
      if (status == HAL_OK)
 8050ca6:	4604      	mov	r4, r0
 8050ca8:	2800      	cmp	r0, #0
 8050caa:	d173      	bne.n	8050d94 <Ymodem_Receive+0x13c>
        if (pData[PACKET_NUMBER_INDEX] != ((pData[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 8050cac:	78fb      	ldrb	r3, [r7, #3]
 8050cae:	78ba      	ldrb	r2, [r7, #2]
 8050cb0:	43db      	mvns	r3, r3
 8050cb2:	b2db      	uxtb	r3, r3
 8050cb4:	429a      	cmp	r2, r3
 8050cb6:	d16f      	bne.n	8050d98 <Ymodem_Receive+0x140>
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 8050cb8:	197b      	adds	r3, r7, r5
    out ^= 0x1021;
 8050cba:	f241 0e21 	movw	lr, #4129	; 0x1021
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 8050cbe:	791a      	ldrb	r2, [r3, #4]
          crc += pData[ packet_size + PACKET_DATA_INDEX + 1U ];
 8050cc0:	795b      	ldrb	r3, [r3, #5]
 8050cc2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8050cc6:	4a8c      	ldr	r2, [pc, #560]	; (8050ef8 <Ymodem_Receive+0x2a0>)
 8050cc8:	9301      	str	r3, [sp, #4]
 8050cca:	1c51      	adds	r1, r2, #1
 8050ccc:	f10b 33ff 	add.w	r3, fp, #4294967295
 8050cd0:	fa11 f383 	uxtah	r3, r1, r3
      crc = crc_update(crc, *pdata & i);
 8050cd4:	f812 cf01 	ldrb.w	ip, [r2, #1]!
 8050cd8:	2008      	movs	r0, #8
    for (i = 0x80; i; i >>= 1)
 8050cda:	2180      	movs	r1, #128	; 0x80
  uint16_t xor = crc_in >> 15;
 8050cdc:	ea4f 3bd4 	mov.w	fp, r4, lsr #15
  uint16_t out = crc_in << 1;
 8050ce0:	0064      	lsls	r4, r4, #1
 8050ce2:	b2a4      	uxth	r4, r4
  if (incr)
 8050ce4:	ea1c 0f01 	tst.w	ip, r1
    out++;
 8050ce8:	bf1c      	itt	ne
 8050cea:	3401      	addne	r4, #1
 8050cec:	b2a4      	uxthne	r4, r4
  if (xor)
 8050cee:	f1bb 0f00 	cmp.w	fp, #0
 8050cf2:	d001      	beq.n	8050cf8 <Ymodem_Receive+0xa0>
    out ^= 0x1021;
 8050cf4:	ea84 040e 	eor.w	r4, r4, lr
    for (i = 0x80; i; i >>= 1)
 8050cf8:	3801      	subs	r0, #1
 8050cfa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8050cfe:	d1ed      	bne.n	8050cdc <Ymodem_Receive+0x84>
  for (crc = 0; size > 0; size--, pdata++)
 8050d00:	429a      	cmp	r2, r3
 8050d02:	d1e7      	bne.n	8050cd4 <Ymodem_Receive+0x7c>
 8050d04:	2310      	movs	r3, #16
    out ^= 0x1021;
 8050d06:	f241 0221 	movw	r2, #4129	; 0x1021
  uint16_t xor = crc_in >> 15;
 8050d0a:	0be1      	lsrs	r1, r4, #15
  uint16_t out = crc_in << 1;
 8050d0c:	0064      	lsls	r4, r4, #1
 8050d0e:	b2a4      	uxth	r4, r4
  if (xor)
 8050d10:	b101      	cbz	r1, 8050d14 <Ymodem_Receive+0xbc>
    out ^= 0x1021;
 8050d12:	4054      	eors	r4, r2
 8050d14:	3b01      	subs	r3, #1
  for (i = 0; i < 16; i++)
 8050d16:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8050d1a:	d1f6      	bne.n	8050d0a <Ymodem_Receive+0xb2>
          if (crc16(&pData[PACKET_DATA_INDEX], packet_size) != crc)
 8050d1c:	9b01      	ldr	r3, [sp, #4]
 8050d1e:	42a3      	cmp	r3, r4
 8050d20:	d13a      	bne.n	8050d98 <Ymodem_Receive+0x140>
              *puSize = filesize;
              file_done = 1U;           /* file reception ended */
              break;
            default:
              /* Normal packet */
              if (m_aPacketData[PACKET_NUMBER_INDEX] != (packets_received & 0xff))
 8050d22:	78ba      	ldrb	r2, [r7, #2]
 8050d24:	b2f3      	uxtb	r3, r6
 8050d26:	429a      	cmp	r2, r3
 8050d28:	f040 8081 	bne.w	8050e2e <Ymodem_Receive+0x1d6>
                /* Serial_PutByte(NAK); */
              }
              else
              {
                /* first packet : header (file name + file size) */
                if (packets_received == 0U)
 8050d2c:	2e00      	cmp	r6, #0
 8050d2e:	f040 80bb 	bne.w	8050ea8 <Ymodem_Receive+0x250>
                {
                  /* File name packet */
                  if (m_aPacketData[PACKET_DATA_INDEX] != 0U)
 8050d32:	793b      	ldrb	r3, [r7, #4]
 8050d34:	2b00      	cmp	r3, #0
 8050d36:	f040 809e 	bne.w	8050e76 <Ymodem_Receive+0x21e>

                  }
                  /* File header packet is empty, end session */
                  else
                  {
                    Serial_PutByte(ACK);
 8050d3a:	2006      	movs	r0, #6
 8050d3c:	f7fd fe82 	bl	804ea44 <Serial_PutByte>
 8050d40:	4630      	mov	r0, r6
          break;
      }
    }
  }
  return e_result;
}
 8050d42:	b00d      	add	sp, #52	; 0x34
 8050d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((COM_Receive(&char1, 1U, uTimeout) == HAL_OK) && (char1 == CA))
 8050d48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050d4c:	2101      	movs	r1, #1
 8050d4e:	f10d 0017 	add.w	r0, sp, #23
 8050d52:	f7ff ff6f 	bl	8050c34 <COM_Receive>
 8050d56:	4604      	mov	r4, r0
 8050d58:	b9c8      	cbnz	r0, 8050d8e <Ymodem_Receive+0x136>
 8050d5a:	f89d 3017 	ldrb.w	r3, [sp, #23]
          packet_size = 2U;                               /* specific packet_size to indicate transmission aborted */
 8050d5e:	2b18      	cmp	r3, #24
 8050d60:	bf16      	itet	ne
 8050d62:	2500      	movne	r5, #0
 8050d64:	2502      	moveq	r5, #2
 8050d66:	2401      	movne	r4, #1
 8050d68:	e78f      	b.n	8050c8a <Ymodem_Receive+0x32>
        COM_Receive(&char1, 1U, uTimeout);                /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 8050d6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050d6e:	2101      	movs	r1, #1
 8050d70:	f10d 0017 	add.w	r0, sp, #23
 8050d74:	f7ff ff5e 	bl	8050c34 <COM_Receive>
        COM_Receive(&char1, 1U, uTimeout);
 8050d78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050d7c:	2101      	movs	r1, #1
 8050d7e:	f10d 0017 	add.w	r0, sp, #23
 8050d82:	f7ff ff57 	bl	8050c34 <COM_Receive>
        packet_size = 3U;                                 /* specific packet_size to indicate transmission started */
 8050d86:	2503      	movs	r5, #3
 8050d88:	e77f      	b.n	8050c8a <Ymodem_Receive+0x32>
        status = HAL_ERROR;
 8050d8a:	2401      	movs	r4, #1
 8050d8c:	e779      	b.n	8050c82 <Ymodem_Receive+0x2a>
          status = HAL_ERROR;
 8050d8e:	2401      	movs	r4, #1
 8050d90:	e77b      	b.n	8050c8a <Ymodem_Receive+0x32>
      switch (ReceivePacket(m_aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 8050d92:	b17c      	cbz	r4, 8050db4 <Ymodem_Receive+0x15c>
 8050d94:	2c02      	cmp	r4, #2
 8050d96:	d008      	beq.n	8050daa <Ymodem_Receive+0x152>
          if (session_begin > 0U)
 8050d98:	f1b9 0f00 	cmp.w	r9, #0
 8050d9c:	d001      	beq.n	8050da2 <Ymodem_Receive+0x14a>
            errors ++;
 8050d9e:	f108 0801 	add.w	r8, r8, #1
          if (errors > MAX_ERRORS)
 8050da2:	f1b8 0f05 	cmp.w	r8, #5
 8050da6:	f240 809b 	bls.w	8050ee0 <Ymodem_Receive+0x288>
          Serial_PutByte(CA);
 8050daa:	2018      	movs	r0, #24
 8050dac:	f7fd fe4a 	bl	804ea44 <Serial_PutByte>
          Serial_PutByte(CA);
 8050db0:	2018      	movs	r0, #24
 8050db2:	e00d      	b.n	8050dd0 <Ymodem_Receive+0x178>
          switch (packet_length)
 8050db4:	2d02      	cmp	r5, #2
 8050db6:	d00a      	beq.n	8050dce <Ymodem_Receive+0x176>
 8050db8:	2d03      	cmp	r5, #3
 8050dba:	d038      	beq.n	8050e2e <Ymodem_Receive+0x1d6>
 8050dbc:	2d00      	cmp	r5, #0
 8050dbe:	d1b0      	bne.n	8050d22 <Ymodem_Receive+0xca>
              Serial_PutByte(ACK);
 8050dc0:	2006      	movs	r0, #6
 8050dc2:	f7fd fe3f 	bl	804ea44 <Serial_PutByte>
              *puSize = filesize;
 8050dc6:	9a02      	ldr	r2, [sp, #8]
 8050dc8:	9b06      	ldr	r3, [sp, #24]
 8050dca:	6013      	str	r3, [r2, #0]
 8050dcc:	e74f      	b.n	8050c6e <Ymodem_Receive+0x16>
              Serial_PutByte(ACK);
 8050dce:	2006      	movs	r0, #6
          Serial_PutByte(CA);
 8050dd0:	f7fd fe38 	bl	804ea44 <Serial_PutByte>
          break;
 8050dd4:	e066      	b.n	8050ea4 <Ymodem_Receive+0x24c>
                      m_aFileName[i++] = *file_ptr++;
 8050dd6:	5483      	strb	r3, [r0, r2]
 8050dd8:	3201      	adds	r2, #1
                    while ((*file_ptr != 0U) && (i < FILE_NAME_LENGTH))
 8050dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8050dde:	b10b      	cbz	r3, 8050de4 <Ymodem_Receive+0x18c>
 8050de0:	2a40      	cmp	r2, #64	; 0x40
 8050de2:	d1f8      	bne.n	8050dd6 <Ymodem_Receive+0x17e>
                    m_aFileName[i++] = '\0';
 8050de4:	2300      	movs	r3, #0
 8050de6:	5483      	strb	r3, [r0, r2]
 8050de8:	a807      	add	r0, sp, #28
                    while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 8050dea:	5cca      	ldrb	r2, [r1, r3]
 8050dec:	2a20      	cmp	r2, #32
 8050dee:	d001      	beq.n	8050df4 <Ymodem_Receive+0x19c>
 8050df0:	2b10      	cmp	r3, #16
 8050df2:	d144      	bne.n	8050e7e <Ymodem_Receive+0x226>
                    file_size[i++] = '\0';
 8050df4:	aa0c      	add	r2, sp, #48	; 0x30
 8050df6:	4413      	add	r3, r2
                    Str2Int(file_size, &filesize);
 8050df8:	a906      	add	r1, sp, #24
                    file_size[i++] = '\0';
 8050dfa:	2200      	movs	r2, #0
 8050dfc:	f803 2c14 	strb.w	r2, [r3, #-20]
                    Str2Int(file_size, &filesize);
 8050e00:	f7fd fdd2 	bl	804e9a8 <Str2Int>
                    if (appCb->Ymodem_HeaderPktRxCpltCallback((uint32_t) filesize) == HAL_OK)
 8050e04:	f8da 3000 	ldr.w	r3, [sl]
 8050e08:	9806      	ldr	r0, [sp, #24]
 8050e0a:	4798      	blx	r3
 8050e0c:	4604      	mov	r4, r0
 8050e0e:	2800      	cmp	r0, #0
 8050e10:	d138      	bne.n	8050e84 <Ymodem_Receive+0x22c>
                      Serial_PutByte(ACK);
 8050e12:	2006      	movs	r0, #6
 8050e14:	f7fd fe16 	bl	804ea44 <Serial_PutByte>
                      COM_Flush();
 8050e18:	f7ff ff14 	bl	8050c44 <COM_Flush>
                      Serial_PutByte(CRC16);
 8050e1c:	2043      	movs	r0, #67	; 0x43
                    Serial_PutByte(ACK);
 8050e1e:	f7fd fe11 	bl	804ea44 <Serial_PutByte>
 8050e22:	4620      	mov	r0, r4
                packets_received ++;
 8050e24:	3601      	adds	r6, #1
                session_begin = 1U;
 8050e26:	f04f 0901 	mov.w	r9, #1
    while ((file_done == 0U) && (e_result == COM_OK))
 8050e2a:	2800      	cmp	r0, #0
 8050e2c:	d189      	bne.n	8050d42 <Ymodem_Receive+0xea>
 8050e2e:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 8050e32:	4b32      	ldr	r3, [pc, #200]	; (8050efc <Ymodem_Receive+0x2a4>)
 8050e34:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8050e38:	601a      	str	r2, [r3, #0]
  refresh_iwdg();
 8050e3a:	f7ff fc83 	bl	8050744 <refresh_iwdg>
  status = (HAL_StatusTypeDef)COM_Receive(&char1, 1, uTimeout);
 8050e3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050e42:	2101      	movs	r1, #1
 8050e44:	f10d 0017 	add.w	r0, sp, #23
 8050e48:	f7ff fef4 	bl	8050c34 <COM_Receive>
 8050e4c:	4604      	mov	r4, r0
 8050e4e:	4605      	mov	r5, r0
  if (status == HAL_OK)
 8050e50:	2800      	cmp	r0, #0
 8050e52:	d19f      	bne.n	8050d94 <Ymodem_Receive+0x13c>
    switch (char1)
 8050e54:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8050e58:	2b18      	cmp	r3, #24
 8050e5a:	f43f af75 	beq.w	8050d48 <Ymodem_Receive+0xf0>
 8050e5e:	f63f af08 	bhi.w	8050c72 <Ymodem_Receive+0x1a>
 8050e62:	2b02      	cmp	r3, #2
 8050e64:	f43f af0f 	beq.w	8050c86 <Ymodem_Receive+0x2e>
 8050e68:	2b04      	cmp	r3, #4
 8050e6a:	f43f af0a 	beq.w	8050c82 <Ymodem_Receive+0x2a>
 8050e6e:	2b01      	cmp	r3, #1
 8050e70:	d18b      	bne.n	8050d8a <Ymodem_Receive+0x132>
        packet_size = PACKET_SIZE;
 8050e72:	2580      	movs	r5, #128	; 0x80
 8050e74:	e709      	b.n	8050c8a <Ymodem_Receive+0x32>
 8050e76:	4632      	mov	r2, r6
                    file_ptr = m_aPacketData + PACKET_DATA_INDEX;
 8050e78:	4921      	ldr	r1, [pc, #132]	; (8050f00 <Ymodem_Receive+0x2a8>)
 8050e7a:	4822      	ldr	r0, [pc, #136]	; (8050f04 <Ymodem_Receive+0x2ac>)
 8050e7c:	e7ad      	b.n	8050dda <Ymodem_Receive+0x182>
                      file_size[i++] = *file_ptr++;
 8050e7e:	54c2      	strb	r2, [r0, r3]
 8050e80:	3301      	adds	r3, #1
 8050e82:	e7b2      	b.n	8050dea <Ymodem_Receive+0x192>
                      tmp = CA;
 8050e84:	ac0c      	add	r4, sp, #48	; 0x30
 8050e86:	2318      	movs	r3, #24
 8050e88:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050e8c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050e90:	2101      	movs	r1, #1
 8050e92:	4620      	mov	r0, r4
 8050e94:	f7ff fec6 	bl	8050c24 <COM_Transmit>
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050e98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050e9c:	2101      	movs	r1, #1
 8050e9e:	4620      	mov	r0, r4
 8050ea0:	f7ff fec0 	bl	8050c24 <COM_Transmit>
                session_begin = 1U;
 8050ea4:	2002      	movs	r0, #2
  return e_result;
 8050ea6:	e74c      	b.n	8050d42 <Ymodem_Receive+0xea>
                  if (appCb->Ymodem_DataPktRxCpltCallback((uint8_t *) ramsource, uFlashDestination,
 8050ea8:	f8da 3004 	ldr.w	r3, [sl, #4]
 8050eac:	9903      	ldr	r1, [sp, #12]
 8050eae:	4814      	ldr	r0, [pc, #80]	; (8050f00 <Ymodem_Receive+0x2a8>)
 8050eb0:	462a      	mov	r2, r5
 8050eb2:	4798      	blx	r3
 8050eb4:	4604      	mov	r4, r0
 8050eb6:	b908      	cbnz	r0, 8050ebc <Ymodem_Receive+0x264>
                    Serial_PutByte(ACK);
 8050eb8:	2006      	movs	r0, #6
 8050eba:	e7b0      	b.n	8050e1e <Ymodem_Receive+0x1c6>
                    tmp = CA;
 8050ebc:	ac0c      	add	r4, sp, #48	; 0x30
 8050ebe:	2318      	movs	r3, #24
 8050ec0:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050ec4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050ec8:	2101      	movs	r1, #1
 8050eca:	4620      	mov	r0, r4
 8050ecc:	f7ff feaa 	bl	8050c24 <COM_Transmit>
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050ed0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050ed4:	2101      	movs	r1, #1
 8050ed6:	4620      	mov	r0, r4
 8050ed8:	f7ff fea4 	bl	8050c24 <COM_Transmit>
                    e_result = COM_ERROR;
 8050edc:	2001      	movs	r0, #1
 8050ede:	e7a1      	b.n	8050e24 <Ymodem_Receive+0x1cc>
            Serial_PutByte(CRC16); /* Ask for a packet */
 8050ee0:	2043      	movs	r0, #67	; 0x43
 8050ee2:	f7fd fdaf 	bl	804ea44 <Serial_PutByte>
            printf("\b.");         /* Replace C char by . on display console */
 8050ee6:	4808      	ldr	r0, [pc, #32]	; (8050f08 <Ymodem_Receive+0x2b0>)
 8050ee8:	f000 fca8 	bl	805183c <iprintf>
 8050eec:	e7a1      	b.n	8050e32 <Ymodem_Receive+0x1da>
 8050eee:	bf00      	nop
 8050ef0:	200039b0 	.word	0x200039b0
 8050ef4:	200039b2 	.word	0x200039b2
 8050ef8:	200039b3 	.word	0x200039b3
 8050efc:	40003000 	.word	0x40003000
 8050f00:	200039b4 	.word	0x200039b4
 8050f04:	20006394 	.word	0x20006394
 8050f08:	08055344 	.word	0x08055344

08050f0c <atoi>:
 8050f0c:	220a      	movs	r2, #10
 8050f0e:	2100      	movs	r1, #0
 8050f10:	f000 be70 	b.w	8051bf4 <strtol>

08050f14 <__libc_init_array>:
 8050f14:	b570      	push	{r4, r5, r6, lr}
 8050f16:	4e0d      	ldr	r6, [pc, #52]	; (8050f4c <__libc_init_array+0x38>)
 8050f18:	4c0d      	ldr	r4, [pc, #52]	; (8050f50 <__libc_init_array+0x3c>)
 8050f1a:	1ba4      	subs	r4, r4, r6
 8050f1c:	10a4      	asrs	r4, r4, #2
 8050f1e:	2500      	movs	r5, #0
 8050f20:	42a5      	cmp	r5, r4
 8050f22:	d109      	bne.n	8050f38 <__libc_init_array+0x24>
 8050f24:	4e0b      	ldr	r6, [pc, #44]	; (8050f54 <__libc_init_array+0x40>)
 8050f26:	4c0c      	ldr	r4, [pc, #48]	; (8050f58 <__libc_init_array+0x44>)
 8050f28:	f003 f886 	bl	8054038 <_init>
 8050f2c:	1ba4      	subs	r4, r4, r6
 8050f2e:	10a4      	asrs	r4, r4, #2
 8050f30:	2500      	movs	r5, #0
 8050f32:	42a5      	cmp	r5, r4
 8050f34:	d105      	bne.n	8050f42 <__libc_init_array+0x2e>
 8050f36:	bd70      	pop	{r4, r5, r6, pc}
 8050f38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8050f3c:	4798      	blx	r3
 8050f3e:	3501      	adds	r5, #1
 8050f40:	e7ee      	b.n	8050f20 <__libc_init_array+0xc>
 8050f42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8050f46:	4798      	blx	r3
 8050f48:	3501      	adds	r5, #1
 8050f4a:	e7f2      	b.n	8050f32 <__libc_init_array+0x1e>
 8050f4c:	08055610 	.word	0x08055610
 8050f50:	08055610 	.word	0x08055610
 8050f54:	08055610 	.word	0x08055610
 8050f58:	08055614 	.word	0x08055614

08050f5c <memcpy>:
 8050f5c:	b510      	push	{r4, lr}
 8050f5e:	1e43      	subs	r3, r0, #1
 8050f60:	440a      	add	r2, r1
 8050f62:	4291      	cmp	r1, r2
 8050f64:	d100      	bne.n	8050f68 <memcpy+0xc>
 8050f66:	bd10      	pop	{r4, pc}
 8050f68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8050f6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8050f70:	e7f7      	b.n	8050f62 <memcpy+0x6>

08050f72 <memset>:
 8050f72:	4402      	add	r2, r0
 8050f74:	4603      	mov	r3, r0
 8050f76:	4293      	cmp	r3, r2
 8050f78:	d100      	bne.n	8050f7c <memset+0xa>
 8050f7a:	4770      	bx	lr
 8050f7c:	f803 1b01 	strb.w	r1, [r3], #1
 8050f80:	e7f9      	b.n	8050f76 <memset+0x4>

08050f82 <__cvt>:
 8050f82:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8050f86:	ec55 4b10 	vmov	r4, r5, d0
 8050f8a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8050f8c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8050f90:	2d00      	cmp	r5, #0
 8050f92:	460e      	mov	r6, r1
 8050f94:	4691      	mov	r9, r2
 8050f96:	4619      	mov	r1, r3
 8050f98:	bfb8      	it	lt
 8050f9a:	4622      	movlt	r2, r4
 8050f9c:	462b      	mov	r3, r5
 8050f9e:	f027 0720 	bic.w	r7, r7, #32
 8050fa2:	bfbb      	ittet	lt
 8050fa4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8050fa8:	461d      	movlt	r5, r3
 8050faa:	2300      	movge	r3, #0
 8050fac:	232d      	movlt	r3, #45	; 0x2d
 8050fae:	bfb8      	it	lt
 8050fb0:	4614      	movlt	r4, r2
 8050fb2:	2f46      	cmp	r7, #70	; 0x46
 8050fb4:	700b      	strb	r3, [r1, #0]
 8050fb6:	d004      	beq.n	8050fc2 <__cvt+0x40>
 8050fb8:	2f45      	cmp	r7, #69	; 0x45
 8050fba:	d100      	bne.n	8050fbe <__cvt+0x3c>
 8050fbc:	3601      	adds	r6, #1
 8050fbe:	2102      	movs	r1, #2
 8050fc0:	e000      	b.n	8050fc4 <__cvt+0x42>
 8050fc2:	2103      	movs	r1, #3
 8050fc4:	ab03      	add	r3, sp, #12
 8050fc6:	9301      	str	r3, [sp, #4]
 8050fc8:	ab02      	add	r3, sp, #8
 8050fca:	9300      	str	r3, [sp, #0]
 8050fcc:	4632      	mov	r2, r6
 8050fce:	4653      	mov	r3, sl
 8050fd0:	ec45 4b10 	vmov	d0, r4, r5
 8050fd4:	f000 ffac 	bl	8051f30 <_dtoa_r>
 8050fd8:	2f47      	cmp	r7, #71	; 0x47
 8050fda:	4680      	mov	r8, r0
 8050fdc:	d102      	bne.n	8050fe4 <__cvt+0x62>
 8050fde:	f019 0f01 	tst.w	r9, #1
 8050fe2:	d026      	beq.n	8051032 <__cvt+0xb0>
 8050fe4:	2f46      	cmp	r7, #70	; 0x46
 8050fe6:	eb08 0906 	add.w	r9, r8, r6
 8050fea:	d111      	bne.n	8051010 <__cvt+0x8e>
 8050fec:	f898 3000 	ldrb.w	r3, [r8]
 8050ff0:	2b30      	cmp	r3, #48	; 0x30
 8050ff2:	d10a      	bne.n	805100a <__cvt+0x88>
 8050ff4:	2200      	movs	r2, #0
 8050ff6:	2300      	movs	r3, #0
 8050ff8:	4620      	mov	r0, r4
 8050ffa:	4629      	mov	r1, r5
 8050ffc:	f7ef fe9c 	bl	8040d38 <__aeabi_dcmpeq>
 8051000:	b918      	cbnz	r0, 805100a <__cvt+0x88>
 8051002:	f1c6 0601 	rsb	r6, r6, #1
 8051006:	f8ca 6000 	str.w	r6, [sl]
 805100a:	f8da 3000 	ldr.w	r3, [sl]
 805100e:	4499      	add	r9, r3
 8051010:	2200      	movs	r2, #0
 8051012:	2300      	movs	r3, #0
 8051014:	4620      	mov	r0, r4
 8051016:	4629      	mov	r1, r5
 8051018:	f7ef fe8e 	bl	8040d38 <__aeabi_dcmpeq>
 805101c:	b938      	cbnz	r0, 805102e <__cvt+0xac>
 805101e:	2230      	movs	r2, #48	; 0x30
 8051020:	9b03      	ldr	r3, [sp, #12]
 8051022:	454b      	cmp	r3, r9
 8051024:	d205      	bcs.n	8051032 <__cvt+0xb0>
 8051026:	1c59      	adds	r1, r3, #1
 8051028:	9103      	str	r1, [sp, #12]
 805102a:	701a      	strb	r2, [r3, #0]
 805102c:	e7f8      	b.n	8051020 <__cvt+0x9e>
 805102e:	f8cd 900c 	str.w	r9, [sp, #12]
 8051032:	9b03      	ldr	r3, [sp, #12]
 8051034:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8051036:	eba3 0308 	sub.w	r3, r3, r8
 805103a:	4640      	mov	r0, r8
 805103c:	6013      	str	r3, [r2, #0]
 805103e:	b004      	add	sp, #16
 8051040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08051044 <__exponent>:
 8051044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8051046:	2900      	cmp	r1, #0
 8051048:	4604      	mov	r4, r0
 805104a:	bfba      	itte	lt
 805104c:	4249      	neglt	r1, r1
 805104e:	232d      	movlt	r3, #45	; 0x2d
 8051050:	232b      	movge	r3, #43	; 0x2b
 8051052:	2909      	cmp	r1, #9
 8051054:	f804 2b02 	strb.w	r2, [r4], #2
 8051058:	7043      	strb	r3, [r0, #1]
 805105a:	dd20      	ble.n	805109e <__exponent+0x5a>
 805105c:	f10d 0307 	add.w	r3, sp, #7
 8051060:	461f      	mov	r7, r3
 8051062:	260a      	movs	r6, #10
 8051064:	fb91 f5f6 	sdiv	r5, r1, r6
 8051068:	fb06 1115 	mls	r1, r6, r5, r1
 805106c:	3130      	adds	r1, #48	; 0x30
 805106e:	2d09      	cmp	r5, #9
 8051070:	f803 1c01 	strb.w	r1, [r3, #-1]
 8051074:	f103 32ff 	add.w	r2, r3, #4294967295
 8051078:	4629      	mov	r1, r5
 805107a:	dc09      	bgt.n	8051090 <__exponent+0x4c>
 805107c:	3130      	adds	r1, #48	; 0x30
 805107e:	3b02      	subs	r3, #2
 8051080:	f802 1c01 	strb.w	r1, [r2, #-1]
 8051084:	42bb      	cmp	r3, r7
 8051086:	4622      	mov	r2, r4
 8051088:	d304      	bcc.n	8051094 <__exponent+0x50>
 805108a:	1a10      	subs	r0, r2, r0
 805108c:	b003      	add	sp, #12
 805108e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8051090:	4613      	mov	r3, r2
 8051092:	e7e7      	b.n	8051064 <__exponent+0x20>
 8051094:	f813 2b01 	ldrb.w	r2, [r3], #1
 8051098:	f804 2b01 	strb.w	r2, [r4], #1
 805109c:	e7f2      	b.n	8051084 <__exponent+0x40>
 805109e:	2330      	movs	r3, #48	; 0x30
 80510a0:	4419      	add	r1, r3
 80510a2:	7083      	strb	r3, [r0, #2]
 80510a4:	1d02      	adds	r2, r0, #4
 80510a6:	70c1      	strb	r1, [r0, #3]
 80510a8:	e7ef      	b.n	805108a <__exponent+0x46>
	...

080510ac <_printf_float>:
 80510ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80510b0:	b08d      	sub	sp, #52	; 0x34
 80510b2:	460c      	mov	r4, r1
 80510b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80510b8:	4616      	mov	r6, r2
 80510ba:	461f      	mov	r7, r3
 80510bc:	4605      	mov	r5, r0
 80510be:	f001 fe6d 	bl	8052d9c <_localeconv_r>
 80510c2:	6803      	ldr	r3, [r0, #0]
 80510c4:	9304      	str	r3, [sp, #16]
 80510c6:	4618      	mov	r0, r3
 80510c8:	f7ef f9ba 	bl	8040440 <strlen>
 80510cc:	2300      	movs	r3, #0
 80510ce:	930a      	str	r3, [sp, #40]	; 0x28
 80510d0:	f8d8 3000 	ldr.w	r3, [r8]
 80510d4:	9005      	str	r0, [sp, #20]
 80510d6:	3307      	adds	r3, #7
 80510d8:	f023 0307 	bic.w	r3, r3, #7
 80510dc:	f103 0208 	add.w	r2, r3, #8
 80510e0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80510e4:	f8d4 b000 	ldr.w	fp, [r4]
 80510e8:	f8c8 2000 	str.w	r2, [r8]
 80510ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80510f0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80510f4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80510f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80510fc:	9307      	str	r3, [sp, #28]
 80510fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8051102:	f04f 32ff 	mov.w	r2, #4294967295
 8051106:	4ba7      	ldr	r3, [pc, #668]	; (80513a4 <_printf_float+0x2f8>)
 8051108:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 805110c:	f7ef fe46 	bl	8040d9c <__aeabi_dcmpun>
 8051110:	bb70      	cbnz	r0, 8051170 <_printf_float+0xc4>
 8051112:	f04f 32ff 	mov.w	r2, #4294967295
 8051116:	4ba3      	ldr	r3, [pc, #652]	; (80513a4 <_printf_float+0x2f8>)
 8051118:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 805111c:	f7ef fe20 	bl	8040d60 <__aeabi_dcmple>
 8051120:	bb30      	cbnz	r0, 8051170 <_printf_float+0xc4>
 8051122:	2200      	movs	r2, #0
 8051124:	2300      	movs	r3, #0
 8051126:	4640      	mov	r0, r8
 8051128:	4649      	mov	r1, r9
 805112a:	f7ef fe0f 	bl	8040d4c <__aeabi_dcmplt>
 805112e:	b110      	cbz	r0, 8051136 <_printf_float+0x8a>
 8051130:	232d      	movs	r3, #45	; 0x2d
 8051132:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8051136:	4a9c      	ldr	r2, [pc, #624]	; (80513a8 <_printf_float+0x2fc>)
 8051138:	4b9c      	ldr	r3, [pc, #624]	; (80513ac <_printf_float+0x300>)
 805113a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 805113e:	bf8c      	ite	hi
 8051140:	4690      	movhi	r8, r2
 8051142:	4698      	movls	r8, r3
 8051144:	2303      	movs	r3, #3
 8051146:	f02b 0204 	bic.w	r2, fp, #4
 805114a:	6123      	str	r3, [r4, #16]
 805114c:	6022      	str	r2, [r4, #0]
 805114e:	f04f 0900 	mov.w	r9, #0
 8051152:	9700      	str	r7, [sp, #0]
 8051154:	4633      	mov	r3, r6
 8051156:	aa0b      	add	r2, sp, #44	; 0x2c
 8051158:	4621      	mov	r1, r4
 805115a:	4628      	mov	r0, r5
 805115c:	f000 f9e6 	bl	805152c <_printf_common>
 8051160:	3001      	adds	r0, #1
 8051162:	f040 808d 	bne.w	8051280 <_printf_float+0x1d4>
 8051166:	f04f 30ff 	mov.w	r0, #4294967295
 805116a:	b00d      	add	sp, #52	; 0x34
 805116c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8051170:	4642      	mov	r2, r8
 8051172:	464b      	mov	r3, r9
 8051174:	4640      	mov	r0, r8
 8051176:	4649      	mov	r1, r9
 8051178:	f7ef fe10 	bl	8040d9c <__aeabi_dcmpun>
 805117c:	b110      	cbz	r0, 8051184 <_printf_float+0xd8>
 805117e:	4a8c      	ldr	r2, [pc, #560]	; (80513b0 <_printf_float+0x304>)
 8051180:	4b8c      	ldr	r3, [pc, #560]	; (80513b4 <_printf_float+0x308>)
 8051182:	e7da      	b.n	805113a <_printf_float+0x8e>
 8051184:	6861      	ldr	r1, [r4, #4]
 8051186:	1c4b      	adds	r3, r1, #1
 8051188:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 805118c:	a80a      	add	r0, sp, #40	; 0x28
 805118e:	d13e      	bne.n	805120e <_printf_float+0x162>
 8051190:	2306      	movs	r3, #6
 8051192:	6063      	str	r3, [r4, #4]
 8051194:	2300      	movs	r3, #0
 8051196:	e9cd 0302 	strd	r0, r3, [sp, #8]
 805119a:	ab09      	add	r3, sp, #36	; 0x24
 805119c:	9300      	str	r3, [sp, #0]
 805119e:	ec49 8b10 	vmov	d0, r8, r9
 80511a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80511a6:	6022      	str	r2, [r4, #0]
 80511a8:	f8cd a004 	str.w	sl, [sp, #4]
 80511ac:	6861      	ldr	r1, [r4, #4]
 80511ae:	4628      	mov	r0, r5
 80511b0:	f7ff fee7 	bl	8050f82 <__cvt>
 80511b4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80511b8:	2b47      	cmp	r3, #71	; 0x47
 80511ba:	4680      	mov	r8, r0
 80511bc:	d109      	bne.n	80511d2 <_printf_float+0x126>
 80511be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80511c0:	1cd8      	adds	r0, r3, #3
 80511c2:	db02      	blt.n	80511ca <_printf_float+0x11e>
 80511c4:	6862      	ldr	r2, [r4, #4]
 80511c6:	4293      	cmp	r3, r2
 80511c8:	dd47      	ble.n	805125a <_printf_float+0x1ae>
 80511ca:	f1aa 0a02 	sub.w	sl, sl, #2
 80511ce:	fa5f fa8a 	uxtb.w	sl, sl
 80511d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80511d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80511d8:	d824      	bhi.n	8051224 <_printf_float+0x178>
 80511da:	3901      	subs	r1, #1
 80511dc:	4652      	mov	r2, sl
 80511de:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80511e2:	9109      	str	r1, [sp, #36]	; 0x24
 80511e4:	f7ff ff2e 	bl	8051044 <__exponent>
 80511e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80511ea:	1813      	adds	r3, r2, r0
 80511ec:	2a01      	cmp	r2, #1
 80511ee:	4681      	mov	r9, r0
 80511f0:	6123      	str	r3, [r4, #16]
 80511f2:	dc02      	bgt.n	80511fa <_printf_float+0x14e>
 80511f4:	6822      	ldr	r2, [r4, #0]
 80511f6:	07d1      	lsls	r1, r2, #31
 80511f8:	d501      	bpl.n	80511fe <_printf_float+0x152>
 80511fa:	3301      	adds	r3, #1
 80511fc:	6123      	str	r3, [r4, #16]
 80511fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8051202:	2b00      	cmp	r3, #0
 8051204:	d0a5      	beq.n	8051152 <_printf_float+0xa6>
 8051206:	232d      	movs	r3, #45	; 0x2d
 8051208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 805120c:	e7a1      	b.n	8051152 <_printf_float+0xa6>
 805120e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8051212:	f000 8177 	beq.w	8051504 <_printf_float+0x458>
 8051216:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 805121a:	d1bb      	bne.n	8051194 <_printf_float+0xe8>
 805121c:	2900      	cmp	r1, #0
 805121e:	d1b9      	bne.n	8051194 <_printf_float+0xe8>
 8051220:	2301      	movs	r3, #1
 8051222:	e7b6      	b.n	8051192 <_printf_float+0xe6>
 8051224:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8051228:	d119      	bne.n	805125e <_printf_float+0x1b2>
 805122a:	2900      	cmp	r1, #0
 805122c:	6863      	ldr	r3, [r4, #4]
 805122e:	dd0c      	ble.n	805124a <_printf_float+0x19e>
 8051230:	6121      	str	r1, [r4, #16]
 8051232:	b913      	cbnz	r3, 805123a <_printf_float+0x18e>
 8051234:	6822      	ldr	r2, [r4, #0]
 8051236:	07d2      	lsls	r2, r2, #31
 8051238:	d502      	bpl.n	8051240 <_printf_float+0x194>
 805123a:	3301      	adds	r3, #1
 805123c:	440b      	add	r3, r1
 805123e:	6123      	str	r3, [r4, #16]
 8051240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051242:	65a3      	str	r3, [r4, #88]	; 0x58
 8051244:	f04f 0900 	mov.w	r9, #0
 8051248:	e7d9      	b.n	80511fe <_printf_float+0x152>
 805124a:	b913      	cbnz	r3, 8051252 <_printf_float+0x1a6>
 805124c:	6822      	ldr	r2, [r4, #0]
 805124e:	07d0      	lsls	r0, r2, #31
 8051250:	d501      	bpl.n	8051256 <_printf_float+0x1aa>
 8051252:	3302      	adds	r3, #2
 8051254:	e7f3      	b.n	805123e <_printf_float+0x192>
 8051256:	2301      	movs	r3, #1
 8051258:	e7f1      	b.n	805123e <_printf_float+0x192>
 805125a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 805125e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8051262:	4293      	cmp	r3, r2
 8051264:	db05      	blt.n	8051272 <_printf_float+0x1c6>
 8051266:	6822      	ldr	r2, [r4, #0]
 8051268:	6123      	str	r3, [r4, #16]
 805126a:	07d1      	lsls	r1, r2, #31
 805126c:	d5e8      	bpl.n	8051240 <_printf_float+0x194>
 805126e:	3301      	adds	r3, #1
 8051270:	e7e5      	b.n	805123e <_printf_float+0x192>
 8051272:	2b00      	cmp	r3, #0
 8051274:	bfd4      	ite	le
 8051276:	f1c3 0302 	rsble	r3, r3, #2
 805127a:	2301      	movgt	r3, #1
 805127c:	4413      	add	r3, r2
 805127e:	e7de      	b.n	805123e <_printf_float+0x192>
 8051280:	6823      	ldr	r3, [r4, #0]
 8051282:	055a      	lsls	r2, r3, #21
 8051284:	d407      	bmi.n	8051296 <_printf_float+0x1ea>
 8051286:	6923      	ldr	r3, [r4, #16]
 8051288:	4642      	mov	r2, r8
 805128a:	4631      	mov	r1, r6
 805128c:	4628      	mov	r0, r5
 805128e:	47b8      	blx	r7
 8051290:	3001      	adds	r0, #1
 8051292:	d12b      	bne.n	80512ec <_printf_float+0x240>
 8051294:	e767      	b.n	8051166 <_printf_float+0xba>
 8051296:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 805129a:	f240 80dc 	bls.w	8051456 <_printf_float+0x3aa>
 805129e:	2200      	movs	r2, #0
 80512a0:	2300      	movs	r3, #0
 80512a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80512a6:	f7ef fd47 	bl	8040d38 <__aeabi_dcmpeq>
 80512aa:	2800      	cmp	r0, #0
 80512ac:	d033      	beq.n	8051316 <_printf_float+0x26a>
 80512ae:	2301      	movs	r3, #1
 80512b0:	4a41      	ldr	r2, [pc, #260]	; (80513b8 <_printf_float+0x30c>)
 80512b2:	4631      	mov	r1, r6
 80512b4:	4628      	mov	r0, r5
 80512b6:	47b8      	blx	r7
 80512b8:	3001      	adds	r0, #1
 80512ba:	f43f af54 	beq.w	8051166 <_printf_float+0xba>
 80512be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80512c2:	429a      	cmp	r2, r3
 80512c4:	db02      	blt.n	80512cc <_printf_float+0x220>
 80512c6:	6823      	ldr	r3, [r4, #0]
 80512c8:	07d8      	lsls	r0, r3, #31
 80512ca:	d50f      	bpl.n	80512ec <_printf_float+0x240>
 80512cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80512d0:	4631      	mov	r1, r6
 80512d2:	4628      	mov	r0, r5
 80512d4:	47b8      	blx	r7
 80512d6:	3001      	adds	r0, #1
 80512d8:	f43f af45 	beq.w	8051166 <_printf_float+0xba>
 80512dc:	f04f 0800 	mov.w	r8, #0
 80512e0:	f104 091a 	add.w	r9, r4, #26
 80512e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80512e6:	3b01      	subs	r3, #1
 80512e8:	4543      	cmp	r3, r8
 80512ea:	dc09      	bgt.n	8051300 <_printf_float+0x254>
 80512ec:	6823      	ldr	r3, [r4, #0]
 80512ee:	079b      	lsls	r3, r3, #30
 80512f0:	f100 8103 	bmi.w	80514fa <_printf_float+0x44e>
 80512f4:	68e0      	ldr	r0, [r4, #12]
 80512f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80512f8:	4298      	cmp	r0, r3
 80512fa:	bfb8      	it	lt
 80512fc:	4618      	movlt	r0, r3
 80512fe:	e734      	b.n	805116a <_printf_float+0xbe>
 8051300:	2301      	movs	r3, #1
 8051302:	464a      	mov	r2, r9
 8051304:	4631      	mov	r1, r6
 8051306:	4628      	mov	r0, r5
 8051308:	47b8      	blx	r7
 805130a:	3001      	adds	r0, #1
 805130c:	f43f af2b 	beq.w	8051166 <_printf_float+0xba>
 8051310:	f108 0801 	add.w	r8, r8, #1
 8051314:	e7e6      	b.n	80512e4 <_printf_float+0x238>
 8051316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051318:	2b00      	cmp	r3, #0
 805131a:	dc2b      	bgt.n	8051374 <_printf_float+0x2c8>
 805131c:	2301      	movs	r3, #1
 805131e:	4a26      	ldr	r2, [pc, #152]	; (80513b8 <_printf_float+0x30c>)
 8051320:	4631      	mov	r1, r6
 8051322:	4628      	mov	r0, r5
 8051324:	47b8      	blx	r7
 8051326:	3001      	adds	r0, #1
 8051328:	f43f af1d 	beq.w	8051166 <_printf_float+0xba>
 805132c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 805132e:	b923      	cbnz	r3, 805133a <_printf_float+0x28e>
 8051330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8051332:	b913      	cbnz	r3, 805133a <_printf_float+0x28e>
 8051334:	6823      	ldr	r3, [r4, #0]
 8051336:	07d9      	lsls	r1, r3, #31
 8051338:	d5d8      	bpl.n	80512ec <_printf_float+0x240>
 805133a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 805133e:	4631      	mov	r1, r6
 8051340:	4628      	mov	r0, r5
 8051342:	47b8      	blx	r7
 8051344:	3001      	adds	r0, #1
 8051346:	f43f af0e 	beq.w	8051166 <_printf_float+0xba>
 805134a:	f04f 0900 	mov.w	r9, #0
 805134e:	f104 0a1a 	add.w	sl, r4, #26
 8051352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051354:	425b      	negs	r3, r3
 8051356:	454b      	cmp	r3, r9
 8051358:	dc01      	bgt.n	805135e <_printf_float+0x2b2>
 805135a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 805135c:	e794      	b.n	8051288 <_printf_float+0x1dc>
 805135e:	2301      	movs	r3, #1
 8051360:	4652      	mov	r2, sl
 8051362:	4631      	mov	r1, r6
 8051364:	4628      	mov	r0, r5
 8051366:	47b8      	blx	r7
 8051368:	3001      	adds	r0, #1
 805136a:	f43f aefc 	beq.w	8051166 <_printf_float+0xba>
 805136e:	f109 0901 	add.w	r9, r9, #1
 8051372:	e7ee      	b.n	8051352 <_printf_float+0x2a6>
 8051374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8051376:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8051378:	429a      	cmp	r2, r3
 805137a:	bfa8      	it	ge
 805137c:	461a      	movge	r2, r3
 805137e:	2a00      	cmp	r2, #0
 8051380:	4691      	mov	r9, r2
 8051382:	dd07      	ble.n	8051394 <_printf_float+0x2e8>
 8051384:	4613      	mov	r3, r2
 8051386:	4631      	mov	r1, r6
 8051388:	4642      	mov	r2, r8
 805138a:	4628      	mov	r0, r5
 805138c:	47b8      	blx	r7
 805138e:	3001      	adds	r0, #1
 8051390:	f43f aee9 	beq.w	8051166 <_printf_float+0xba>
 8051394:	f104 031a 	add.w	r3, r4, #26
 8051398:	f04f 0b00 	mov.w	fp, #0
 805139c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80513a0:	9306      	str	r3, [sp, #24]
 80513a2:	e015      	b.n	80513d0 <_printf_float+0x324>
 80513a4:	7fefffff 	.word	0x7fefffff
 80513a8:	08055350 	.word	0x08055350
 80513ac:	0805534c 	.word	0x0805534c
 80513b0:	08055358 	.word	0x08055358
 80513b4:	08055354 	.word	0x08055354
 80513b8:	08054680 	.word	0x08054680
 80513bc:	2301      	movs	r3, #1
 80513be:	9a06      	ldr	r2, [sp, #24]
 80513c0:	4631      	mov	r1, r6
 80513c2:	4628      	mov	r0, r5
 80513c4:	47b8      	blx	r7
 80513c6:	3001      	adds	r0, #1
 80513c8:	f43f aecd 	beq.w	8051166 <_printf_float+0xba>
 80513cc:	f10b 0b01 	add.w	fp, fp, #1
 80513d0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80513d4:	ebaa 0309 	sub.w	r3, sl, r9
 80513d8:	455b      	cmp	r3, fp
 80513da:	dcef      	bgt.n	80513bc <_printf_float+0x310>
 80513dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80513e0:	429a      	cmp	r2, r3
 80513e2:	44d0      	add	r8, sl
 80513e4:	db15      	blt.n	8051412 <_printf_float+0x366>
 80513e6:	6823      	ldr	r3, [r4, #0]
 80513e8:	07da      	lsls	r2, r3, #31
 80513ea:	d412      	bmi.n	8051412 <_printf_float+0x366>
 80513ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80513ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80513f0:	eba3 020a 	sub.w	r2, r3, sl
 80513f4:	eba3 0a01 	sub.w	sl, r3, r1
 80513f8:	4592      	cmp	sl, r2
 80513fa:	bfa8      	it	ge
 80513fc:	4692      	movge	sl, r2
 80513fe:	f1ba 0f00 	cmp.w	sl, #0
 8051402:	dc0e      	bgt.n	8051422 <_printf_float+0x376>
 8051404:	f04f 0800 	mov.w	r8, #0
 8051408:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 805140c:	f104 091a 	add.w	r9, r4, #26
 8051410:	e019      	b.n	8051446 <_printf_float+0x39a>
 8051412:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8051416:	4631      	mov	r1, r6
 8051418:	4628      	mov	r0, r5
 805141a:	47b8      	blx	r7
 805141c:	3001      	adds	r0, #1
 805141e:	d1e5      	bne.n	80513ec <_printf_float+0x340>
 8051420:	e6a1      	b.n	8051166 <_printf_float+0xba>
 8051422:	4653      	mov	r3, sl
 8051424:	4642      	mov	r2, r8
 8051426:	4631      	mov	r1, r6
 8051428:	4628      	mov	r0, r5
 805142a:	47b8      	blx	r7
 805142c:	3001      	adds	r0, #1
 805142e:	d1e9      	bne.n	8051404 <_printf_float+0x358>
 8051430:	e699      	b.n	8051166 <_printf_float+0xba>
 8051432:	2301      	movs	r3, #1
 8051434:	464a      	mov	r2, r9
 8051436:	4631      	mov	r1, r6
 8051438:	4628      	mov	r0, r5
 805143a:	47b8      	blx	r7
 805143c:	3001      	adds	r0, #1
 805143e:	f43f ae92 	beq.w	8051166 <_printf_float+0xba>
 8051442:	f108 0801 	add.w	r8, r8, #1
 8051446:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 805144a:	1a9b      	subs	r3, r3, r2
 805144c:	eba3 030a 	sub.w	r3, r3, sl
 8051450:	4543      	cmp	r3, r8
 8051452:	dcee      	bgt.n	8051432 <_printf_float+0x386>
 8051454:	e74a      	b.n	80512ec <_printf_float+0x240>
 8051456:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8051458:	2a01      	cmp	r2, #1
 805145a:	dc01      	bgt.n	8051460 <_printf_float+0x3b4>
 805145c:	07db      	lsls	r3, r3, #31
 805145e:	d53a      	bpl.n	80514d6 <_printf_float+0x42a>
 8051460:	2301      	movs	r3, #1
 8051462:	4642      	mov	r2, r8
 8051464:	4631      	mov	r1, r6
 8051466:	4628      	mov	r0, r5
 8051468:	47b8      	blx	r7
 805146a:	3001      	adds	r0, #1
 805146c:	f43f ae7b 	beq.w	8051166 <_printf_float+0xba>
 8051470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8051474:	4631      	mov	r1, r6
 8051476:	4628      	mov	r0, r5
 8051478:	47b8      	blx	r7
 805147a:	3001      	adds	r0, #1
 805147c:	f108 0801 	add.w	r8, r8, #1
 8051480:	f43f ae71 	beq.w	8051166 <_printf_float+0xba>
 8051484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8051486:	2200      	movs	r2, #0
 8051488:	f103 3aff 	add.w	sl, r3, #4294967295
 805148c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8051490:	2300      	movs	r3, #0
 8051492:	f7ef fc51 	bl	8040d38 <__aeabi_dcmpeq>
 8051496:	b9c8      	cbnz	r0, 80514cc <_printf_float+0x420>
 8051498:	4653      	mov	r3, sl
 805149a:	4642      	mov	r2, r8
 805149c:	4631      	mov	r1, r6
 805149e:	4628      	mov	r0, r5
 80514a0:	47b8      	blx	r7
 80514a2:	3001      	adds	r0, #1
 80514a4:	d10e      	bne.n	80514c4 <_printf_float+0x418>
 80514a6:	e65e      	b.n	8051166 <_printf_float+0xba>
 80514a8:	2301      	movs	r3, #1
 80514aa:	4652      	mov	r2, sl
 80514ac:	4631      	mov	r1, r6
 80514ae:	4628      	mov	r0, r5
 80514b0:	47b8      	blx	r7
 80514b2:	3001      	adds	r0, #1
 80514b4:	f43f ae57 	beq.w	8051166 <_printf_float+0xba>
 80514b8:	f108 0801 	add.w	r8, r8, #1
 80514bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80514be:	3b01      	subs	r3, #1
 80514c0:	4543      	cmp	r3, r8
 80514c2:	dcf1      	bgt.n	80514a8 <_printf_float+0x3fc>
 80514c4:	464b      	mov	r3, r9
 80514c6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80514ca:	e6de      	b.n	805128a <_printf_float+0x1de>
 80514cc:	f04f 0800 	mov.w	r8, #0
 80514d0:	f104 0a1a 	add.w	sl, r4, #26
 80514d4:	e7f2      	b.n	80514bc <_printf_float+0x410>
 80514d6:	2301      	movs	r3, #1
 80514d8:	e7df      	b.n	805149a <_printf_float+0x3ee>
 80514da:	2301      	movs	r3, #1
 80514dc:	464a      	mov	r2, r9
 80514de:	4631      	mov	r1, r6
 80514e0:	4628      	mov	r0, r5
 80514e2:	47b8      	blx	r7
 80514e4:	3001      	adds	r0, #1
 80514e6:	f43f ae3e 	beq.w	8051166 <_printf_float+0xba>
 80514ea:	f108 0801 	add.w	r8, r8, #1
 80514ee:	68e3      	ldr	r3, [r4, #12]
 80514f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80514f2:	1a9b      	subs	r3, r3, r2
 80514f4:	4543      	cmp	r3, r8
 80514f6:	dcf0      	bgt.n	80514da <_printf_float+0x42e>
 80514f8:	e6fc      	b.n	80512f4 <_printf_float+0x248>
 80514fa:	f04f 0800 	mov.w	r8, #0
 80514fe:	f104 0919 	add.w	r9, r4, #25
 8051502:	e7f4      	b.n	80514ee <_printf_float+0x442>
 8051504:	2900      	cmp	r1, #0
 8051506:	f43f ae8b 	beq.w	8051220 <_printf_float+0x174>
 805150a:	2300      	movs	r3, #0
 805150c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8051510:	ab09      	add	r3, sp, #36	; 0x24
 8051512:	9300      	str	r3, [sp, #0]
 8051514:	ec49 8b10 	vmov	d0, r8, r9
 8051518:	6022      	str	r2, [r4, #0]
 805151a:	f8cd a004 	str.w	sl, [sp, #4]
 805151e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8051522:	4628      	mov	r0, r5
 8051524:	f7ff fd2d 	bl	8050f82 <__cvt>
 8051528:	4680      	mov	r8, r0
 805152a:	e648      	b.n	80511be <_printf_float+0x112>

0805152c <_printf_common>:
 805152c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8051530:	4691      	mov	r9, r2
 8051532:	461f      	mov	r7, r3
 8051534:	688a      	ldr	r2, [r1, #8]
 8051536:	690b      	ldr	r3, [r1, #16]
 8051538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 805153c:	4293      	cmp	r3, r2
 805153e:	bfb8      	it	lt
 8051540:	4613      	movlt	r3, r2
 8051542:	f8c9 3000 	str.w	r3, [r9]
 8051546:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 805154a:	4606      	mov	r6, r0
 805154c:	460c      	mov	r4, r1
 805154e:	b112      	cbz	r2, 8051556 <_printf_common+0x2a>
 8051550:	3301      	adds	r3, #1
 8051552:	f8c9 3000 	str.w	r3, [r9]
 8051556:	6823      	ldr	r3, [r4, #0]
 8051558:	0699      	lsls	r1, r3, #26
 805155a:	bf42      	ittt	mi
 805155c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8051560:	3302      	addmi	r3, #2
 8051562:	f8c9 3000 	strmi.w	r3, [r9]
 8051566:	6825      	ldr	r5, [r4, #0]
 8051568:	f015 0506 	ands.w	r5, r5, #6
 805156c:	d107      	bne.n	805157e <_printf_common+0x52>
 805156e:	f104 0a19 	add.w	sl, r4, #25
 8051572:	68e3      	ldr	r3, [r4, #12]
 8051574:	f8d9 2000 	ldr.w	r2, [r9]
 8051578:	1a9b      	subs	r3, r3, r2
 805157a:	42ab      	cmp	r3, r5
 805157c:	dc28      	bgt.n	80515d0 <_printf_common+0xa4>
 805157e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8051582:	6822      	ldr	r2, [r4, #0]
 8051584:	3300      	adds	r3, #0
 8051586:	bf18      	it	ne
 8051588:	2301      	movne	r3, #1
 805158a:	0692      	lsls	r2, r2, #26
 805158c:	d42d      	bmi.n	80515ea <_printf_common+0xbe>
 805158e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8051592:	4639      	mov	r1, r7
 8051594:	4630      	mov	r0, r6
 8051596:	47c0      	blx	r8
 8051598:	3001      	adds	r0, #1
 805159a:	d020      	beq.n	80515de <_printf_common+0xb2>
 805159c:	6823      	ldr	r3, [r4, #0]
 805159e:	68e5      	ldr	r5, [r4, #12]
 80515a0:	f8d9 2000 	ldr.w	r2, [r9]
 80515a4:	f003 0306 	and.w	r3, r3, #6
 80515a8:	2b04      	cmp	r3, #4
 80515aa:	bf08      	it	eq
 80515ac:	1aad      	subeq	r5, r5, r2
 80515ae:	68a3      	ldr	r3, [r4, #8]
 80515b0:	6922      	ldr	r2, [r4, #16]
 80515b2:	bf0c      	ite	eq
 80515b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80515b8:	2500      	movne	r5, #0
 80515ba:	4293      	cmp	r3, r2
 80515bc:	bfc4      	itt	gt
 80515be:	1a9b      	subgt	r3, r3, r2
 80515c0:	18ed      	addgt	r5, r5, r3
 80515c2:	f04f 0900 	mov.w	r9, #0
 80515c6:	341a      	adds	r4, #26
 80515c8:	454d      	cmp	r5, r9
 80515ca:	d11a      	bne.n	8051602 <_printf_common+0xd6>
 80515cc:	2000      	movs	r0, #0
 80515ce:	e008      	b.n	80515e2 <_printf_common+0xb6>
 80515d0:	2301      	movs	r3, #1
 80515d2:	4652      	mov	r2, sl
 80515d4:	4639      	mov	r1, r7
 80515d6:	4630      	mov	r0, r6
 80515d8:	47c0      	blx	r8
 80515da:	3001      	adds	r0, #1
 80515dc:	d103      	bne.n	80515e6 <_printf_common+0xba>
 80515de:	f04f 30ff 	mov.w	r0, #4294967295
 80515e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80515e6:	3501      	adds	r5, #1
 80515e8:	e7c3      	b.n	8051572 <_printf_common+0x46>
 80515ea:	18e1      	adds	r1, r4, r3
 80515ec:	1c5a      	adds	r2, r3, #1
 80515ee:	2030      	movs	r0, #48	; 0x30
 80515f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80515f4:	4422      	add	r2, r4
 80515f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80515fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80515fe:	3302      	adds	r3, #2
 8051600:	e7c5      	b.n	805158e <_printf_common+0x62>
 8051602:	2301      	movs	r3, #1
 8051604:	4622      	mov	r2, r4
 8051606:	4639      	mov	r1, r7
 8051608:	4630      	mov	r0, r6
 805160a:	47c0      	blx	r8
 805160c:	3001      	adds	r0, #1
 805160e:	d0e6      	beq.n	80515de <_printf_common+0xb2>
 8051610:	f109 0901 	add.w	r9, r9, #1
 8051614:	e7d8      	b.n	80515c8 <_printf_common+0x9c>
	...

08051618 <_printf_i>:
 8051618:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 805161c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8051620:	460c      	mov	r4, r1
 8051622:	7e09      	ldrb	r1, [r1, #24]
 8051624:	b085      	sub	sp, #20
 8051626:	296e      	cmp	r1, #110	; 0x6e
 8051628:	4617      	mov	r7, r2
 805162a:	4606      	mov	r6, r0
 805162c:	4698      	mov	r8, r3
 805162e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8051630:	f000 80b3 	beq.w	805179a <_printf_i+0x182>
 8051634:	d822      	bhi.n	805167c <_printf_i+0x64>
 8051636:	2963      	cmp	r1, #99	; 0x63
 8051638:	d036      	beq.n	80516a8 <_printf_i+0x90>
 805163a:	d80a      	bhi.n	8051652 <_printf_i+0x3a>
 805163c:	2900      	cmp	r1, #0
 805163e:	f000 80b9 	beq.w	80517b4 <_printf_i+0x19c>
 8051642:	2958      	cmp	r1, #88	; 0x58
 8051644:	f000 8083 	beq.w	805174e <_printf_i+0x136>
 8051648:	f104 0542 	add.w	r5, r4, #66	; 0x42
 805164c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8051650:	e032      	b.n	80516b8 <_printf_i+0xa0>
 8051652:	2964      	cmp	r1, #100	; 0x64
 8051654:	d001      	beq.n	805165a <_printf_i+0x42>
 8051656:	2969      	cmp	r1, #105	; 0x69
 8051658:	d1f6      	bne.n	8051648 <_printf_i+0x30>
 805165a:	6820      	ldr	r0, [r4, #0]
 805165c:	6813      	ldr	r3, [r2, #0]
 805165e:	0605      	lsls	r5, r0, #24
 8051660:	f103 0104 	add.w	r1, r3, #4
 8051664:	d52a      	bpl.n	80516bc <_printf_i+0xa4>
 8051666:	681b      	ldr	r3, [r3, #0]
 8051668:	6011      	str	r1, [r2, #0]
 805166a:	2b00      	cmp	r3, #0
 805166c:	da03      	bge.n	8051676 <_printf_i+0x5e>
 805166e:	222d      	movs	r2, #45	; 0x2d
 8051670:	425b      	negs	r3, r3
 8051672:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8051676:	486f      	ldr	r0, [pc, #444]	; (8051834 <_printf_i+0x21c>)
 8051678:	220a      	movs	r2, #10
 805167a:	e039      	b.n	80516f0 <_printf_i+0xd8>
 805167c:	2973      	cmp	r1, #115	; 0x73
 805167e:	f000 809d 	beq.w	80517bc <_printf_i+0x1a4>
 8051682:	d808      	bhi.n	8051696 <_printf_i+0x7e>
 8051684:	296f      	cmp	r1, #111	; 0x6f
 8051686:	d020      	beq.n	80516ca <_printf_i+0xb2>
 8051688:	2970      	cmp	r1, #112	; 0x70
 805168a:	d1dd      	bne.n	8051648 <_printf_i+0x30>
 805168c:	6823      	ldr	r3, [r4, #0]
 805168e:	f043 0320 	orr.w	r3, r3, #32
 8051692:	6023      	str	r3, [r4, #0]
 8051694:	e003      	b.n	805169e <_printf_i+0x86>
 8051696:	2975      	cmp	r1, #117	; 0x75
 8051698:	d017      	beq.n	80516ca <_printf_i+0xb2>
 805169a:	2978      	cmp	r1, #120	; 0x78
 805169c:	d1d4      	bne.n	8051648 <_printf_i+0x30>
 805169e:	2378      	movs	r3, #120	; 0x78
 80516a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80516a4:	4864      	ldr	r0, [pc, #400]	; (8051838 <_printf_i+0x220>)
 80516a6:	e055      	b.n	8051754 <_printf_i+0x13c>
 80516a8:	6813      	ldr	r3, [r2, #0]
 80516aa:	1d19      	adds	r1, r3, #4
 80516ac:	681b      	ldr	r3, [r3, #0]
 80516ae:	6011      	str	r1, [r2, #0]
 80516b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80516b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80516b8:	2301      	movs	r3, #1
 80516ba:	e08c      	b.n	80517d6 <_printf_i+0x1be>
 80516bc:	681b      	ldr	r3, [r3, #0]
 80516be:	6011      	str	r1, [r2, #0]
 80516c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80516c4:	bf18      	it	ne
 80516c6:	b21b      	sxthne	r3, r3
 80516c8:	e7cf      	b.n	805166a <_printf_i+0x52>
 80516ca:	6813      	ldr	r3, [r2, #0]
 80516cc:	6825      	ldr	r5, [r4, #0]
 80516ce:	1d18      	adds	r0, r3, #4
 80516d0:	6010      	str	r0, [r2, #0]
 80516d2:	0628      	lsls	r0, r5, #24
 80516d4:	d501      	bpl.n	80516da <_printf_i+0xc2>
 80516d6:	681b      	ldr	r3, [r3, #0]
 80516d8:	e002      	b.n	80516e0 <_printf_i+0xc8>
 80516da:	0668      	lsls	r0, r5, #25
 80516dc:	d5fb      	bpl.n	80516d6 <_printf_i+0xbe>
 80516de:	881b      	ldrh	r3, [r3, #0]
 80516e0:	4854      	ldr	r0, [pc, #336]	; (8051834 <_printf_i+0x21c>)
 80516e2:	296f      	cmp	r1, #111	; 0x6f
 80516e4:	bf14      	ite	ne
 80516e6:	220a      	movne	r2, #10
 80516e8:	2208      	moveq	r2, #8
 80516ea:	2100      	movs	r1, #0
 80516ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80516f0:	6865      	ldr	r5, [r4, #4]
 80516f2:	60a5      	str	r5, [r4, #8]
 80516f4:	2d00      	cmp	r5, #0
 80516f6:	f2c0 8095 	blt.w	8051824 <_printf_i+0x20c>
 80516fa:	6821      	ldr	r1, [r4, #0]
 80516fc:	f021 0104 	bic.w	r1, r1, #4
 8051700:	6021      	str	r1, [r4, #0]
 8051702:	2b00      	cmp	r3, #0
 8051704:	d13d      	bne.n	8051782 <_printf_i+0x16a>
 8051706:	2d00      	cmp	r5, #0
 8051708:	f040 808e 	bne.w	8051828 <_printf_i+0x210>
 805170c:	4665      	mov	r5, ip
 805170e:	2a08      	cmp	r2, #8
 8051710:	d10b      	bne.n	805172a <_printf_i+0x112>
 8051712:	6823      	ldr	r3, [r4, #0]
 8051714:	07db      	lsls	r3, r3, #31
 8051716:	d508      	bpl.n	805172a <_printf_i+0x112>
 8051718:	6923      	ldr	r3, [r4, #16]
 805171a:	6862      	ldr	r2, [r4, #4]
 805171c:	429a      	cmp	r2, r3
 805171e:	bfde      	ittt	le
 8051720:	2330      	movle	r3, #48	; 0x30
 8051722:	f805 3c01 	strble.w	r3, [r5, #-1]
 8051726:	f105 35ff 	addle.w	r5, r5, #4294967295
 805172a:	ebac 0305 	sub.w	r3, ip, r5
 805172e:	6123      	str	r3, [r4, #16]
 8051730:	f8cd 8000 	str.w	r8, [sp]
 8051734:	463b      	mov	r3, r7
 8051736:	aa03      	add	r2, sp, #12
 8051738:	4621      	mov	r1, r4
 805173a:	4630      	mov	r0, r6
 805173c:	f7ff fef6 	bl	805152c <_printf_common>
 8051740:	3001      	adds	r0, #1
 8051742:	d14d      	bne.n	80517e0 <_printf_i+0x1c8>
 8051744:	f04f 30ff 	mov.w	r0, #4294967295
 8051748:	b005      	add	sp, #20
 805174a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 805174e:	4839      	ldr	r0, [pc, #228]	; (8051834 <_printf_i+0x21c>)
 8051750:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8051754:	6813      	ldr	r3, [r2, #0]
 8051756:	6821      	ldr	r1, [r4, #0]
 8051758:	1d1d      	adds	r5, r3, #4
 805175a:	681b      	ldr	r3, [r3, #0]
 805175c:	6015      	str	r5, [r2, #0]
 805175e:	060a      	lsls	r2, r1, #24
 8051760:	d50b      	bpl.n	805177a <_printf_i+0x162>
 8051762:	07ca      	lsls	r2, r1, #31
 8051764:	bf44      	itt	mi
 8051766:	f041 0120 	orrmi.w	r1, r1, #32
 805176a:	6021      	strmi	r1, [r4, #0]
 805176c:	b91b      	cbnz	r3, 8051776 <_printf_i+0x15e>
 805176e:	6822      	ldr	r2, [r4, #0]
 8051770:	f022 0220 	bic.w	r2, r2, #32
 8051774:	6022      	str	r2, [r4, #0]
 8051776:	2210      	movs	r2, #16
 8051778:	e7b7      	b.n	80516ea <_printf_i+0xd2>
 805177a:	064d      	lsls	r5, r1, #25
 805177c:	bf48      	it	mi
 805177e:	b29b      	uxthmi	r3, r3
 8051780:	e7ef      	b.n	8051762 <_printf_i+0x14a>
 8051782:	4665      	mov	r5, ip
 8051784:	fbb3 f1f2 	udiv	r1, r3, r2
 8051788:	fb02 3311 	mls	r3, r2, r1, r3
 805178c:	5cc3      	ldrb	r3, [r0, r3]
 805178e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8051792:	460b      	mov	r3, r1
 8051794:	2900      	cmp	r1, #0
 8051796:	d1f5      	bne.n	8051784 <_printf_i+0x16c>
 8051798:	e7b9      	b.n	805170e <_printf_i+0xf6>
 805179a:	6813      	ldr	r3, [r2, #0]
 805179c:	6825      	ldr	r5, [r4, #0]
 805179e:	6961      	ldr	r1, [r4, #20]
 80517a0:	1d18      	adds	r0, r3, #4
 80517a2:	6010      	str	r0, [r2, #0]
 80517a4:	0628      	lsls	r0, r5, #24
 80517a6:	681b      	ldr	r3, [r3, #0]
 80517a8:	d501      	bpl.n	80517ae <_printf_i+0x196>
 80517aa:	6019      	str	r1, [r3, #0]
 80517ac:	e002      	b.n	80517b4 <_printf_i+0x19c>
 80517ae:	066a      	lsls	r2, r5, #25
 80517b0:	d5fb      	bpl.n	80517aa <_printf_i+0x192>
 80517b2:	8019      	strh	r1, [r3, #0]
 80517b4:	2300      	movs	r3, #0
 80517b6:	6123      	str	r3, [r4, #16]
 80517b8:	4665      	mov	r5, ip
 80517ba:	e7b9      	b.n	8051730 <_printf_i+0x118>
 80517bc:	6813      	ldr	r3, [r2, #0]
 80517be:	1d19      	adds	r1, r3, #4
 80517c0:	6011      	str	r1, [r2, #0]
 80517c2:	681d      	ldr	r5, [r3, #0]
 80517c4:	6862      	ldr	r2, [r4, #4]
 80517c6:	2100      	movs	r1, #0
 80517c8:	4628      	mov	r0, r5
 80517ca:	f7ee fe41 	bl	8040450 <memchr>
 80517ce:	b108      	cbz	r0, 80517d4 <_printf_i+0x1bc>
 80517d0:	1b40      	subs	r0, r0, r5
 80517d2:	6060      	str	r0, [r4, #4]
 80517d4:	6863      	ldr	r3, [r4, #4]
 80517d6:	6123      	str	r3, [r4, #16]
 80517d8:	2300      	movs	r3, #0
 80517da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80517de:	e7a7      	b.n	8051730 <_printf_i+0x118>
 80517e0:	6923      	ldr	r3, [r4, #16]
 80517e2:	462a      	mov	r2, r5
 80517e4:	4639      	mov	r1, r7
 80517e6:	4630      	mov	r0, r6
 80517e8:	47c0      	blx	r8
 80517ea:	3001      	adds	r0, #1
 80517ec:	d0aa      	beq.n	8051744 <_printf_i+0x12c>
 80517ee:	6823      	ldr	r3, [r4, #0]
 80517f0:	079b      	lsls	r3, r3, #30
 80517f2:	d413      	bmi.n	805181c <_printf_i+0x204>
 80517f4:	68e0      	ldr	r0, [r4, #12]
 80517f6:	9b03      	ldr	r3, [sp, #12]
 80517f8:	4298      	cmp	r0, r3
 80517fa:	bfb8      	it	lt
 80517fc:	4618      	movlt	r0, r3
 80517fe:	e7a3      	b.n	8051748 <_printf_i+0x130>
 8051800:	2301      	movs	r3, #1
 8051802:	464a      	mov	r2, r9
 8051804:	4639      	mov	r1, r7
 8051806:	4630      	mov	r0, r6
 8051808:	47c0      	blx	r8
 805180a:	3001      	adds	r0, #1
 805180c:	d09a      	beq.n	8051744 <_printf_i+0x12c>
 805180e:	3501      	adds	r5, #1
 8051810:	68e3      	ldr	r3, [r4, #12]
 8051812:	9a03      	ldr	r2, [sp, #12]
 8051814:	1a9b      	subs	r3, r3, r2
 8051816:	42ab      	cmp	r3, r5
 8051818:	dcf2      	bgt.n	8051800 <_printf_i+0x1e8>
 805181a:	e7eb      	b.n	80517f4 <_printf_i+0x1dc>
 805181c:	2500      	movs	r5, #0
 805181e:	f104 0919 	add.w	r9, r4, #25
 8051822:	e7f5      	b.n	8051810 <_printf_i+0x1f8>
 8051824:	2b00      	cmp	r3, #0
 8051826:	d1ac      	bne.n	8051782 <_printf_i+0x16a>
 8051828:	7803      	ldrb	r3, [r0, #0]
 805182a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 805182e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8051832:	e76c      	b.n	805170e <_printf_i+0xf6>
 8051834:	0805535c 	.word	0x0805535c
 8051838:	0805536d 	.word	0x0805536d

0805183c <iprintf>:
 805183c:	b40f      	push	{r0, r1, r2, r3}
 805183e:	4b0a      	ldr	r3, [pc, #40]	; (8051868 <iprintf+0x2c>)
 8051840:	b513      	push	{r0, r1, r4, lr}
 8051842:	681c      	ldr	r4, [r3, #0]
 8051844:	b124      	cbz	r4, 8051850 <iprintf+0x14>
 8051846:	69a3      	ldr	r3, [r4, #24]
 8051848:	b913      	cbnz	r3, 8051850 <iprintf+0x14>
 805184a:	4620      	mov	r0, r4
 805184c:	f001 fa18 	bl	8052c80 <__sinit>
 8051850:	ab05      	add	r3, sp, #20
 8051852:	9a04      	ldr	r2, [sp, #16]
 8051854:	68a1      	ldr	r1, [r4, #8]
 8051856:	9301      	str	r3, [sp, #4]
 8051858:	4620      	mov	r0, r4
 805185a:	f002 f839 	bl	80538d0 <_vfiprintf_r>
 805185e:	b002      	add	sp, #8
 8051860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8051864:	b004      	add	sp, #16
 8051866:	4770      	bx	lr
 8051868:	20001210 	.word	0x20001210

0805186c <_puts_r>:
 805186c:	b570      	push	{r4, r5, r6, lr}
 805186e:	460e      	mov	r6, r1
 8051870:	4605      	mov	r5, r0
 8051872:	b118      	cbz	r0, 805187c <_puts_r+0x10>
 8051874:	6983      	ldr	r3, [r0, #24]
 8051876:	b90b      	cbnz	r3, 805187c <_puts_r+0x10>
 8051878:	f001 fa02 	bl	8052c80 <__sinit>
 805187c:	69ab      	ldr	r3, [r5, #24]
 805187e:	68ac      	ldr	r4, [r5, #8]
 8051880:	b913      	cbnz	r3, 8051888 <_puts_r+0x1c>
 8051882:	4628      	mov	r0, r5
 8051884:	f001 f9fc 	bl	8052c80 <__sinit>
 8051888:	4b23      	ldr	r3, [pc, #140]	; (8051918 <_puts_r+0xac>)
 805188a:	429c      	cmp	r4, r3
 805188c:	d117      	bne.n	80518be <_puts_r+0x52>
 805188e:	686c      	ldr	r4, [r5, #4]
 8051890:	89a3      	ldrh	r3, [r4, #12]
 8051892:	071b      	lsls	r3, r3, #28
 8051894:	d51d      	bpl.n	80518d2 <_puts_r+0x66>
 8051896:	6923      	ldr	r3, [r4, #16]
 8051898:	b1db      	cbz	r3, 80518d2 <_puts_r+0x66>
 805189a:	3e01      	subs	r6, #1
 805189c:	68a3      	ldr	r3, [r4, #8]
 805189e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80518a2:	3b01      	subs	r3, #1
 80518a4:	60a3      	str	r3, [r4, #8]
 80518a6:	b9e9      	cbnz	r1, 80518e4 <_puts_r+0x78>
 80518a8:	2b00      	cmp	r3, #0
 80518aa:	da2e      	bge.n	805190a <_puts_r+0x9e>
 80518ac:	4622      	mov	r2, r4
 80518ae:	210a      	movs	r1, #10
 80518b0:	4628      	mov	r0, r5
 80518b2:	f000 f9ef 	bl	8051c94 <__swbuf_r>
 80518b6:	3001      	adds	r0, #1
 80518b8:	d011      	beq.n	80518de <_puts_r+0x72>
 80518ba:	200a      	movs	r0, #10
 80518bc:	e011      	b.n	80518e2 <_puts_r+0x76>
 80518be:	4b17      	ldr	r3, [pc, #92]	; (805191c <_puts_r+0xb0>)
 80518c0:	429c      	cmp	r4, r3
 80518c2:	d101      	bne.n	80518c8 <_puts_r+0x5c>
 80518c4:	68ac      	ldr	r4, [r5, #8]
 80518c6:	e7e3      	b.n	8051890 <_puts_r+0x24>
 80518c8:	4b15      	ldr	r3, [pc, #84]	; (8051920 <_puts_r+0xb4>)
 80518ca:	429c      	cmp	r4, r3
 80518cc:	bf08      	it	eq
 80518ce:	68ec      	ldreq	r4, [r5, #12]
 80518d0:	e7de      	b.n	8051890 <_puts_r+0x24>
 80518d2:	4621      	mov	r1, r4
 80518d4:	4628      	mov	r0, r5
 80518d6:	f000 fa2f 	bl	8051d38 <__swsetup_r>
 80518da:	2800      	cmp	r0, #0
 80518dc:	d0dd      	beq.n	805189a <_puts_r+0x2e>
 80518de:	f04f 30ff 	mov.w	r0, #4294967295
 80518e2:	bd70      	pop	{r4, r5, r6, pc}
 80518e4:	2b00      	cmp	r3, #0
 80518e6:	da04      	bge.n	80518f2 <_puts_r+0x86>
 80518e8:	69a2      	ldr	r2, [r4, #24]
 80518ea:	429a      	cmp	r2, r3
 80518ec:	dc06      	bgt.n	80518fc <_puts_r+0x90>
 80518ee:	290a      	cmp	r1, #10
 80518f0:	d004      	beq.n	80518fc <_puts_r+0x90>
 80518f2:	6823      	ldr	r3, [r4, #0]
 80518f4:	1c5a      	adds	r2, r3, #1
 80518f6:	6022      	str	r2, [r4, #0]
 80518f8:	7019      	strb	r1, [r3, #0]
 80518fa:	e7cf      	b.n	805189c <_puts_r+0x30>
 80518fc:	4622      	mov	r2, r4
 80518fe:	4628      	mov	r0, r5
 8051900:	f000 f9c8 	bl	8051c94 <__swbuf_r>
 8051904:	3001      	adds	r0, #1
 8051906:	d1c9      	bne.n	805189c <_puts_r+0x30>
 8051908:	e7e9      	b.n	80518de <_puts_r+0x72>
 805190a:	6823      	ldr	r3, [r4, #0]
 805190c:	200a      	movs	r0, #10
 805190e:	1c5a      	adds	r2, r3, #1
 8051910:	6022      	str	r2, [r4, #0]
 8051912:	7018      	strb	r0, [r3, #0]
 8051914:	e7e5      	b.n	80518e2 <_puts_r+0x76>
 8051916:	bf00      	nop
 8051918:	080553ac 	.word	0x080553ac
 805191c:	080553cc 	.word	0x080553cc
 8051920:	0805538c 	.word	0x0805538c

08051924 <puts>:
 8051924:	4b02      	ldr	r3, [pc, #8]	; (8051930 <puts+0xc>)
 8051926:	4601      	mov	r1, r0
 8051928:	6818      	ldr	r0, [r3, #0]
 805192a:	f7ff bf9f 	b.w	805186c <_puts_r>
 805192e:	bf00      	nop
 8051930:	20001210 	.word	0x20001210

08051934 <setvbuf>:
 8051934:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8051938:	461d      	mov	r5, r3
 805193a:	4b51      	ldr	r3, [pc, #324]	; (8051a80 <setvbuf+0x14c>)
 805193c:	681e      	ldr	r6, [r3, #0]
 805193e:	4604      	mov	r4, r0
 8051940:	460f      	mov	r7, r1
 8051942:	4690      	mov	r8, r2
 8051944:	b126      	cbz	r6, 8051950 <setvbuf+0x1c>
 8051946:	69b3      	ldr	r3, [r6, #24]
 8051948:	b913      	cbnz	r3, 8051950 <setvbuf+0x1c>
 805194a:	4630      	mov	r0, r6
 805194c:	f001 f998 	bl	8052c80 <__sinit>
 8051950:	4b4c      	ldr	r3, [pc, #304]	; (8051a84 <setvbuf+0x150>)
 8051952:	429c      	cmp	r4, r3
 8051954:	d152      	bne.n	80519fc <setvbuf+0xc8>
 8051956:	6874      	ldr	r4, [r6, #4]
 8051958:	f1b8 0f02 	cmp.w	r8, #2
 805195c:	d006      	beq.n	805196c <setvbuf+0x38>
 805195e:	f1b8 0f01 	cmp.w	r8, #1
 8051962:	f200 8089 	bhi.w	8051a78 <setvbuf+0x144>
 8051966:	2d00      	cmp	r5, #0
 8051968:	f2c0 8086 	blt.w	8051a78 <setvbuf+0x144>
 805196c:	4621      	mov	r1, r4
 805196e:	4630      	mov	r0, r6
 8051970:	f001 f91c 	bl	8052bac <_fflush_r>
 8051974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8051976:	b141      	cbz	r1, 805198a <setvbuf+0x56>
 8051978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 805197c:	4299      	cmp	r1, r3
 805197e:	d002      	beq.n	8051986 <setvbuf+0x52>
 8051980:	4630      	mov	r0, r6
 8051982:	f001 fd81 	bl	8053488 <_free_r>
 8051986:	2300      	movs	r3, #0
 8051988:	6363      	str	r3, [r4, #52]	; 0x34
 805198a:	2300      	movs	r3, #0
 805198c:	61a3      	str	r3, [r4, #24]
 805198e:	6063      	str	r3, [r4, #4]
 8051990:	89a3      	ldrh	r3, [r4, #12]
 8051992:	061b      	lsls	r3, r3, #24
 8051994:	d503      	bpl.n	805199e <setvbuf+0x6a>
 8051996:	6921      	ldr	r1, [r4, #16]
 8051998:	4630      	mov	r0, r6
 805199a:	f001 fd75 	bl	8053488 <_free_r>
 805199e:	89a3      	ldrh	r3, [r4, #12]
 80519a0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80519a4:	f023 0303 	bic.w	r3, r3, #3
 80519a8:	f1b8 0f02 	cmp.w	r8, #2
 80519ac:	81a3      	strh	r3, [r4, #12]
 80519ae:	d05d      	beq.n	8051a6c <setvbuf+0x138>
 80519b0:	ab01      	add	r3, sp, #4
 80519b2:	466a      	mov	r2, sp
 80519b4:	4621      	mov	r1, r4
 80519b6:	4630      	mov	r0, r6
 80519b8:	f001 f9fe 	bl	8052db8 <__swhatbuf_r>
 80519bc:	89a3      	ldrh	r3, [r4, #12]
 80519be:	4318      	orrs	r0, r3
 80519c0:	81a0      	strh	r0, [r4, #12]
 80519c2:	bb2d      	cbnz	r5, 8051a10 <setvbuf+0xdc>
 80519c4:	9d00      	ldr	r5, [sp, #0]
 80519c6:	4628      	mov	r0, r5
 80519c8:	f001 fa5a 	bl	8052e80 <malloc>
 80519cc:	4607      	mov	r7, r0
 80519ce:	2800      	cmp	r0, #0
 80519d0:	d14e      	bne.n	8051a70 <setvbuf+0x13c>
 80519d2:	f8dd 9000 	ldr.w	r9, [sp]
 80519d6:	45a9      	cmp	r9, r5
 80519d8:	d13c      	bne.n	8051a54 <setvbuf+0x120>
 80519da:	f04f 30ff 	mov.w	r0, #4294967295
 80519de:	89a3      	ldrh	r3, [r4, #12]
 80519e0:	f043 0302 	orr.w	r3, r3, #2
 80519e4:	81a3      	strh	r3, [r4, #12]
 80519e6:	2300      	movs	r3, #0
 80519e8:	60a3      	str	r3, [r4, #8]
 80519ea:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80519ee:	6023      	str	r3, [r4, #0]
 80519f0:	6123      	str	r3, [r4, #16]
 80519f2:	2301      	movs	r3, #1
 80519f4:	6163      	str	r3, [r4, #20]
 80519f6:	b003      	add	sp, #12
 80519f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80519fc:	4b22      	ldr	r3, [pc, #136]	; (8051a88 <setvbuf+0x154>)
 80519fe:	429c      	cmp	r4, r3
 8051a00:	d101      	bne.n	8051a06 <setvbuf+0xd2>
 8051a02:	68b4      	ldr	r4, [r6, #8]
 8051a04:	e7a8      	b.n	8051958 <setvbuf+0x24>
 8051a06:	4b21      	ldr	r3, [pc, #132]	; (8051a8c <setvbuf+0x158>)
 8051a08:	429c      	cmp	r4, r3
 8051a0a:	bf08      	it	eq
 8051a0c:	68f4      	ldreq	r4, [r6, #12]
 8051a0e:	e7a3      	b.n	8051958 <setvbuf+0x24>
 8051a10:	2f00      	cmp	r7, #0
 8051a12:	d0d8      	beq.n	80519c6 <setvbuf+0x92>
 8051a14:	69b3      	ldr	r3, [r6, #24]
 8051a16:	b913      	cbnz	r3, 8051a1e <setvbuf+0xea>
 8051a18:	4630      	mov	r0, r6
 8051a1a:	f001 f931 	bl	8052c80 <__sinit>
 8051a1e:	f1b8 0f01 	cmp.w	r8, #1
 8051a22:	bf08      	it	eq
 8051a24:	89a3      	ldrheq	r3, [r4, #12]
 8051a26:	6027      	str	r7, [r4, #0]
 8051a28:	bf04      	itt	eq
 8051a2a:	f043 0301 	orreq.w	r3, r3, #1
 8051a2e:	81a3      	strheq	r3, [r4, #12]
 8051a30:	89a3      	ldrh	r3, [r4, #12]
 8051a32:	f013 0008 	ands.w	r0, r3, #8
 8051a36:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8051a3a:	d01b      	beq.n	8051a74 <setvbuf+0x140>
 8051a3c:	f013 0001 	ands.w	r0, r3, #1
 8051a40:	bf18      	it	ne
 8051a42:	426d      	negne	r5, r5
 8051a44:	f04f 0300 	mov.w	r3, #0
 8051a48:	bf1d      	ittte	ne
 8051a4a:	60a3      	strne	r3, [r4, #8]
 8051a4c:	61a5      	strne	r5, [r4, #24]
 8051a4e:	4618      	movne	r0, r3
 8051a50:	60a5      	streq	r5, [r4, #8]
 8051a52:	e7d0      	b.n	80519f6 <setvbuf+0xc2>
 8051a54:	4648      	mov	r0, r9
 8051a56:	f001 fa13 	bl	8052e80 <malloc>
 8051a5a:	4607      	mov	r7, r0
 8051a5c:	2800      	cmp	r0, #0
 8051a5e:	d0bc      	beq.n	80519da <setvbuf+0xa6>
 8051a60:	89a3      	ldrh	r3, [r4, #12]
 8051a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8051a66:	81a3      	strh	r3, [r4, #12]
 8051a68:	464d      	mov	r5, r9
 8051a6a:	e7d3      	b.n	8051a14 <setvbuf+0xe0>
 8051a6c:	2000      	movs	r0, #0
 8051a6e:	e7b6      	b.n	80519de <setvbuf+0xaa>
 8051a70:	46a9      	mov	r9, r5
 8051a72:	e7f5      	b.n	8051a60 <setvbuf+0x12c>
 8051a74:	60a0      	str	r0, [r4, #8]
 8051a76:	e7be      	b.n	80519f6 <setvbuf+0xc2>
 8051a78:	f04f 30ff 	mov.w	r0, #4294967295
 8051a7c:	e7bb      	b.n	80519f6 <setvbuf+0xc2>
 8051a7e:	bf00      	nop
 8051a80:	20001210 	.word	0x20001210
 8051a84:	080553ac 	.word	0x080553ac
 8051a88:	080553cc 	.word	0x080553cc
 8051a8c:	0805538c 	.word	0x0805538c

08051a90 <siprintf>:
 8051a90:	b40e      	push	{r1, r2, r3}
 8051a92:	b500      	push	{lr}
 8051a94:	b09c      	sub	sp, #112	; 0x70
 8051a96:	ab1d      	add	r3, sp, #116	; 0x74
 8051a98:	9002      	str	r0, [sp, #8]
 8051a9a:	9006      	str	r0, [sp, #24]
 8051a9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8051aa0:	4809      	ldr	r0, [pc, #36]	; (8051ac8 <siprintf+0x38>)
 8051aa2:	9107      	str	r1, [sp, #28]
 8051aa4:	9104      	str	r1, [sp, #16]
 8051aa6:	4909      	ldr	r1, [pc, #36]	; (8051acc <siprintf+0x3c>)
 8051aa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8051aac:	9105      	str	r1, [sp, #20]
 8051aae:	6800      	ldr	r0, [r0, #0]
 8051ab0:	9301      	str	r3, [sp, #4]
 8051ab2:	a902      	add	r1, sp, #8
 8051ab4:	f001 fdea 	bl	805368c <_svfiprintf_r>
 8051ab8:	9b02      	ldr	r3, [sp, #8]
 8051aba:	2200      	movs	r2, #0
 8051abc:	701a      	strb	r2, [r3, #0]
 8051abe:	b01c      	add	sp, #112	; 0x70
 8051ac0:	f85d eb04 	ldr.w	lr, [sp], #4
 8051ac4:	b003      	add	sp, #12
 8051ac6:	4770      	bx	lr
 8051ac8:	20001210 	.word	0x20001210
 8051acc:	ffff0208 	.word	0xffff0208

08051ad0 <strcat>:
 8051ad0:	b510      	push	{r4, lr}
 8051ad2:	4603      	mov	r3, r0
 8051ad4:	781a      	ldrb	r2, [r3, #0]
 8051ad6:	1c5c      	adds	r4, r3, #1
 8051ad8:	b93a      	cbnz	r2, 8051aea <strcat+0x1a>
 8051ada:	3b01      	subs	r3, #1
 8051adc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8051ae0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8051ae4:	2a00      	cmp	r2, #0
 8051ae6:	d1f9      	bne.n	8051adc <strcat+0xc>
 8051ae8:	bd10      	pop	{r4, pc}
 8051aea:	4623      	mov	r3, r4
 8051aec:	e7f2      	b.n	8051ad4 <strcat+0x4>

08051aee <strcpy>:
 8051aee:	4603      	mov	r3, r0
 8051af0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8051af4:	f803 2b01 	strb.w	r2, [r3], #1
 8051af8:	2a00      	cmp	r2, #0
 8051afa:	d1f9      	bne.n	8051af0 <strcpy+0x2>
 8051afc:	4770      	bx	lr

08051afe <_strtol_l.isra.0>:
 8051afe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8051b02:	4680      	mov	r8, r0
 8051b04:	4689      	mov	r9, r1
 8051b06:	4692      	mov	sl, r2
 8051b08:	461e      	mov	r6, r3
 8051b0a:	460f      	mov	r7, r1
 8051b0c:	463d      	mov	r5, r7
 8051b0e:	9808      	ldr	r0, [sp, #32]
 8051b10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8051b14:	f001 f93e 	bl	8052d94 <__locale_ctype_ptr_l>
 8051b18:	4420      	add	r0, r4
 8051b1a:	7843      	ldrb	r3, [r0, #1]
 8051b1c:	f013 0308 	ands.w	r3, r3, #8
 8051b20:	d132      	bne.n	8051b88 <_strtol_l.isra.0+0x8a>
 8051b22:	2c2d      	cmp	r4, #45	; 0x2d
 8051b24:	d132      	bne.n	8051b8c <_strtol_l.isra.0+0x8e>
 8051b26:	787c      	ldrb	r4, [r7, #1]
 8051b28:	1cbd      	adds	r5, r7, #2
 8051b2a:	2201      	movs	r2, #1
 8051b2c:	2e00      	cmp	r6, #0
 8051b2e:	d05d      	beq.n	8051bec <_strtol_l.isra.0+0xee>
 8051b30:	2e10      	cmp	r6, #16
 8051b32:	d109      	bne.n	8051b48 <_strtol_l.isra.0+0x4a>
 8051b34:	2c30      	cmp	r4, #48	; 0x30
 8051b36:	d107      	bne.n	8051b48 <_strtol_l.isra.0+0x4a>
 8051b38:	782b      	ldrb	r3, [r5, #0]
 8051b3a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8051b3e:	2b58      	cmp	r3, #88	; 0x58
 8051b40:	d14f      	bne.n	8051be2 <_strtol_l.isra.0+0xe4>
 8051b42:	786c      	ldrb	r4, [r5, #1]
 8051b44:	2610      	movs	r6, #16
 8051b46:	3502      	adds	r5, #2
 8051b48:	2a00      	cmp	r2, #0
 8051b4a:	bf14      	ite	ne
 8051b4c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8051b50:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8051b54:	2700      	movs	r7, #0
 8051b56:	fbb1 fcf6 	udiv	ip, r1, r6
 8051b5a:	4638      	mov	r0, r7
 8051b5c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8051b60:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8051b64:	2b09      	cmp	r3, #9
 8051b66:	d817      	bhi.n	8051b98 <_strtol_l.isra.0+0x9a>
 8051b68:	461c      	mov	r4, r3
 8051b6a:	42a6      	cmp	r6, r4
 8051b6c:	dd23      	ble.n	8051bb6 <_strtol_l.isra.0+0xb8>
 8051b6e:	1c7b      	adds	r3, r7, #1
 8051b70:	d007      	beq.n	8051b82 <_strtol_l.isra.0+0x84>
 8051b72:	4584      	cmp	ip, r0
 8051b74:	d31c      	bcc.n	8051bb0 <_strtol_l.isra.0+0xb2>
 8051b76:	d101      	bne.n	8051b7c <_strtol_l.isra.0+0x7e>
 8051b78:	45a6      	cmp	lr, r4
 8051b7a:	db19      	blt.n	8051bb0 <_strtol_l.isra.0+0xb2>
 8051b7c:	fb00 4006 	mla	r0, r0, r6, r4
 8051b80:	2701      	movs	r7, #1
 8051b82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8051b86:	e7eb      	b.n	8051b60 <_strtol_l.isra.0+0x62>
 8051b88:	462f      	mov	r7, r5
 8051b8a:	e7bf      	b.n	8051b0c <_strtol_l.isra.0+0xe>
 8051b8c:	2c2b      	cmp	r4, #43	; 0x2b
 8051b8e:	bf04      	itt	eq
 8051b90:	1cbd      	addeq	r5, r7, #2
 8051b92:	787c      	ldrbeq	r4, [r7, #1]
 8051b94:	461a      	mov	r2, r3
 8051b96:	e7c9      	b.n	8051b2c <_strtol_l.isra.0+0x2e>
 8051b98:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8051b9c:	2b19      	cmp	r3, #25
 8051b9e:	d801      	bhi.n	8051ba4 <_strtol_l.isra.0+0xa6>
 8051ba0:	3c37      	subs	r4, #55	; 0x37
 8051ba2:	e7e2      	b.n	8051b6a <_strtol_l.isra.0+0x6c>
 8051ba4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8051ba8:	2b19      	cmp	r3, #25
 8051baa:	d804      	bhi.n	8051bb6 <_strtol_l.isra.0+0xb8>
 8051bac:	3c57      	subs	r4, #87	; 0x57
 8051bae:	e7dc      	b.n	8051b6a <_strtol_l.isra.0+0x6c>
 8051bb0:	f04f 37ff 	mov.w	r7, #4294967295
 8051bb4:	e7e5      	b.n	8051b82 <_strtol_l.isra.0+0x84>
 8051bb6:	1c7b      	adds	r3, r7, #1
 8051bb8:	d108      	bne.n	8051bcc <_strtol_l.isra.0+0xce>
 8051bba:	2322      	movs	r3, #34	; 0x22
 8051bbc:	f8c8 3000 	str.w	r3, [r8]
 8051bc0:	4608      	mov	r0, r1
 8051bc2:	f1ba 0f00 	cmp.w	sl, #0
 8051bc6:	d107      	bne.n	8051bd8 <_strtol_l.isra.0+0xda>
 8051bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8051bcc:	b102      	cbz	r2, 8051bd0 <_strtol_l.isra.0+0xd2>
 8051bce:	4240      	negs	r0, r0
 8051bd0:	f1ba 0f00 	cmp.w	sl, #0
 8051bd4:	d0f8      	beq.n	8051bc8 <_strtol_l.isra.0+0xca>
 8051bd6:	b10f      	cbz	r7, 8051bdc <_strtol_l.isra.0+0xde>
 8051bd8:	f105 39ff 	add.w	r9, r5, #4294967295
 8051bdc:	f8ca 9000 	str.w	r9, [sl]
 8051be0:	e7f2      	b.n	8051bc8 <_strtol_l.isra.0+0xca>
 8051be2:	2430      	movs	r4, #48	; 0x30
 8051be4:	2e00      	cmp	r6, #0
 8051be6:	d1af      	bne.n	8051b48 <_strtol_l.isra.0+0x4a>
 8051be8:	2608      	movs	r6, #8
 8051bea:	e7ad      	b.n	8051b48 <_strtol_l.isra.0+0x4a>
 8051bec:	2c30      	cmp	r4, #48	; 0x30
 8051bee:	d0a3      	beq.n	8051b38 <_strtol_l.isra.0+0x3a>
 8051bf0:	260a      	movs	r6, #10
 8051bf2:	e7a9      	b.n	8051b48 <_strtol_l.isra.0+0x4a>

08051bf4 <strtol>:
 8051bf4:	4b08      	ldr	r3, [pc, #32]	; (8051c18 <strtol+0x24>)
 8051bf6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8051bf8:	681c      	ldr	r4, [r3, #0]
 8051bfa:	4d08      	ldr	r5, [pc, #32]	; (8051c1c <strtol+0x28>)
 8051bfc:	6a23      	ldr	r3, [r4, #32]
 8051bfe:	2b00      	cmp	r3, #0
 8051c00:	bf08      	it	eq
 8051c02:	462b      	moveq	r3, r5
 8051c04:	9300      	str	r3, [sp, #0]
 8051c06:	4613      	mov	r3, r2
 8051c08:	460a      	mov	r2, r1
 8051c0a:	4601      	mov	r1, r0
 8051c0c:	4620      	mov	r0, r4
 8051c0e:	f7ff ff76 	bl	8051afe <_strtol_l.isra.0>
 8051c12:	b003      	add	sp, #12
 8051c14:	bd30      	pop	{r4, r5, pc}
 8051c16:	bf00      	nop
 8051c18:	20001210 	.word	0x20001210
 8051c1c:	20001274 	.word	0x20001274

08051c20 <_vsniprintf_r>:
 8051c20:	b530      	push	{r4, r5, lr}
 8051c22:	1e14      	subs	r4, r2, #0
 8051c24:	4605      	mov	r5, r0
 8051c26:	b09b      	sub	sp, #108	; 0x6c
 8051c28:	4618      	mov	r0, r3
 8051c2a:	da05      	bge.n	8051c38 <_vsniprintf_r+0x18>
 8051c2c:	238b      	movs	r3, #139	; 0x8b
 8051c2e:	602b      	str	r3, [r5, #0]
 8051c30:	f04f 30ff 	mov.w	r0, #4294967295
 8051c34:	b01b      	add	sp, #108	; 0x6c
 8051c36:	bd30      	pop	{r4, r5, pc}
 8051c38:	f44f 7302 	mov.w	r3, #520	; 0x208
 8051c3c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8051c40:	bf14      	ite	ne
 8051c42:	f104 33ff 	addne.w	r3, r4, #4294967295
 8051c46:	4623      	moveq	r3, r4
 8051c48:	9302      	str	r3, [sp, #8]
 8051c4a:	9305      	str	r3, [sp, #20]
 8051c4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8051c50:	9100      	str	r1, [sp, #0]
 8051c52:	9104      	str	r1, [sp, #16]
 8051c54:	f8ad 300e 	strh.w	r3, [sp, #14]
 8051c58:	4602      	mov	r2, r0
 8051c5a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8051c5c:	4669      	mov	r1, sp
 8051c5e:	4628      	mov	r0, r5
 8051c60:	f001 fd14 	bl	805368c <_svfiprintf_r>
 8051c64:	1c43      	adds	r3, r0, #1
 8051c66:	bfbc      	itt	lt
 8051c68:	238b      	movlt	r3, #139	; 0x8b
 8051c6a:	602b      	strlt	r3, [r5, #0]
 8051c6c:	2c00      	cmp	r4, #0
 8051c6e:	d0e1      	beq.n	8051c34 <_vsniprintf_r+0x14>
 8051c70:	9b00      	ldr	r3, [sp, #0]
 8051c72:	2200      	movs	r2, #0
 8051c74:	701a      	strb	r2, [r3, #0]
 8051c76:	e7dd      	b.n	8051c34 <_vsniprintf_r+0x14>

08051c78 <vsniprintf>:
 8051c78:	b507      	push	{r0, r1, r2, lr}
 8051c7a:	9300      	str	r3, [sp, #0]
 8051c7c:	4613      	mov	r3, r2
 8051c7e:	460a      	mov	r2, r1
 8051c80:	4601      	mov	r1, r0
 8051c82:	4803      	ldr	r0, [pc, #12]	; (8051c90 <vsniprintf+0x18>)
 8051c84:	6800      	ldr	r0, [r0, #0]
 8051c86:	f7ff ffcb 	bl	8051c20 <_vsniprintf_r>
 8051c8a:	b003      	add	sp, #12
 8051c8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8051c90:	20001210 	.word	0x20001210

08051c94 <__swbuf_r>:
 8051c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8051c96:	460e      	mov	r6, r1
 8051c98:	4614      	mov	r4, r2
 8051c9a:	4605      	mov	r5, r0
 8051c9c:	b118      	cbz	r0, 8051ca6 <__swbuf_r+0x12>
 8051c9e:	6983      	ldr	r3, [r0, #24]
 8051ca0:	b90b      	cbnz	r3, 8051ca6 <__swbuf_r+0x12>
 8051ca2:	f000 ffed 	bl	8052c80 <__sinit>
 8051ca6:	4b21      	ldr	r3, [pc, #132]	; (8051d2c <__swbuf_r+0x98>)
 8051ca8:	429c      	cmp	r4, r3
 8051caa:	d12a      	bne.n	8051d02 <__swbuf_r+0x6e>
 8051cac:	686c      	ldr	r4, [r5, #4]
 8051cae:	69a3      	ldr	r3, [r4, #24]
 8051cb0:	60a3      	str	r3, [r4, #8]
 8051cb2:	89a3      	ldrh	r3, [r4, #12]
 8051cb4:	071a      	lsls	r2, r3, #28
 8051cb6:	d52e      	bpl.n	8051d16 <__swbuf_r+0x82>
 8051cb8:	6923      	ldr	r3, [r4, #16]
 8051cba:	b363      	cbz	r3, 8051d16 <__swbuf_r+0x82>
 8051cbc:	6923      	ldr	r3, [r4, #16]
 8051cbe:	6820      	ldr	r0, [r4, #0]
 8051cc0:	1ac0      	subs	r0, r0, r3
 8051cc2:	6963      	ldr	r3, [r4, #20]
 8051cc4:	b2f6      	uxtb	r6, r6
 8051cc6:	4283      	cmp	r3, r0
 8051cc8:	4637      	mov	r7, r6
 8051cca:	dc04      	bgt.n	8051cd6 <__swbuf_r+0x42>
 8051ccc:	4621      	mov	r1, r4
 8051cce:	4628      	mov	r0, r5
 8051cd0:	f000 ff6c 	bl	8052bac <_fflush_r>
 8051cd4:	bb28      	cbnz	r0, 8051d22 <__swbuf_r+0x8e>
 8051cd6:	68a3      	ldr	r3, [r4, #8]
 8051cd8:	3b01      	subs	r3, #1
 8051cda:	60a3      	str	r3, [r4, #8]
 8051cdc:	6823      	ldr	r3, [r4, #0]
 8051cde:	1c5a      	adds	r2, r3, #1
 8051ce0:	6022      	str	r2, [r4, #0]
 8051ce2:	701e      	strb	r6, [r3, #0]
 8051ce4:	6963      	ldr	r3, [r4, #20]
 8051ce6:	3001      	adds	r0, #1
 8051ce8:	4283      	cmp	r3, r0
 8051cea:	d004      	beq.n	8051cf6 <__swbuf_r+0x62>
 8051cec:	89a3      	ldrh	r3, [r4, #12]
 8051cee:	07db      	lsls	r3, r3, #31
 8051cf0:	d519      	bpl.n	8051d26 <__swbuf_r+0x92>
 8051cf2:	2e0a      	cmp	r6, #10
 8051cf4:	d117      	bne.n	8051d26 <__swbuf_r+0x92>
 8051cf6:	4621      	mov	r1, r4
 8051cf8:	4628      	mov	r0, r5
 8051cfa:	f000 ff57 	bl	8052bac <_fflush_r>
 8051cfe:	b190      	cbz	r0, 8051d26 <__swbuf_r+0x92>
 8051d00:	e00f      	b.n	8051d22 <__swbuf_r+0x8e>
 8051d02:	4b0b      	ldr	r3, [pc, #44]	; (8051d30 <__swbuf_r+0x9c>)
 8051d04:	429c      	cmp	r4, r3
 8051d06:	d101      	bne.n	8051d0c <__swbuf_r+0x78>
 8051d08:	68ac      	ldr	r4, [r5, #8]
 8051d0a:	e7d0      	b.n	8051cae <__swbuf_r+0x1a>
 8051d0c:	4b09      	ldr	r3, [pc, #36]	; (8051d34 <__swbuf_r+0xa0>)
 8051d0e:	429c      	cmp	r4, r3
 8051d10:	bf08      	it	eq
 8051d12:	68ec      	ldreq	r4, [r5, #12]
 8051d14:	e7cb      	b.n	8051cae <__swbuf_r+0x1a>
 8051d16:	4621      	mov	r1, r4
 8051d18:	4628      	mov	r0, r5
 8051d1a:	f000 f80d 	bl	8051d38 <__swsetup_r>
 8051d1e:	2800      	cmp	r0, #0
 8051d20:	d0cc      	beq.n	8051cbc <__swbuf_r+0x28>
 8051d22:	f04f 37ff 	mov.w	r7, #4294967295
 8051d26:	4638      	mov	r0, r7
 8051d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8051d2a:	bf00      	nop
 8051d2c:	080553ac 	.word	0x080553ac
 8051d30:	080553cc 	.word	0x080553cc
 8051d34:	0805538c 	.word	0x0805538c

08051d38 <__swsetup_r>:
 8051d38:	4b32      	ldr	r3, [pc, #200]	; (8051e04 <__swsetup_r+0xcc>)
 8051d3a:	b570      	push	{r4, r5, r6, lr}
 8051d3c:	681d      	ldr	r5, [r3, #0]
 8051d3e:	4606      	mov	r6, r0
 8051d40:	460c      	mov	r4, r1
 8051d42:	b125      	cbz	r5, 8051d4e <__swsetup_r+0x16>
 8051d44:	69ab      	ldr	r3, [r5, #24]
 8051d46:	b913      	cbnz	r3, 8051d4e <__swsetup_r+0x16>
 8051d48:	4628      	mov	r0, r5
 8051d4a:	f000 ff99 	bl	8052c80 <__sinit>
 8051d4e:	4b2e      	ldr	r3, [pc, #184]	; (8051e08 <__swsetup_r+0xd0>)
 8051d50:	429c      	cmp	r4, r3
 8051d52:	d10f      	bne.n	8051d74 <__swsetup_r+0x3c>
 8051d54:	686c      	ldr	r4, [r5, #4]
 8051d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8051d5a:	b29a      	uxth	r2, r3
 8051d5c:	0715      	lsls	r5, r2, #28
 8051d5e:	d42c      	bmi.n	8051dba <__swsetup_r+0x82>
 8051d60:	06d0      	lsls	r0, r2, #27
 8051d62:	d411      	bmi.n	8051d88 <__swsetup_r+0x50>
 8051d64:	2209      	movs	r2, #9
 8051d66:	6032      	str	r2, [r6, #0]
 8051d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8051d6c:	81a3      	strh	r3, [r4, #12]
 8051d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8051d72:	e03e      	b.n	8051df2 <__swsetup_r+0xba>
 8051d74:	4b25      	ldr	r3, [pc, #148]	; (8051e0c <__swsetup_r+0xd4>)
 8051d76:	429c      	cmp	r4, r3
 8051d78:	d101      	bne.n	8051d7e <__swsetup_r+0x46>
 8051d7a:	68ac      	ldr	r4, [r5, #8]
 8051d7c:	e7eb      	b.n	8051d56 <__swsetup_r+0x1e>
 8051d7e:	4b24      	ldr	r3, [pc, #144]	; (8051e10 <__swsetup_r+0xd8>)
 8051d80:	429c      	cmp	r4, r3
 8051d82:	bf08      	it	eq
 8051d84:	68ec      	ldreq	r4, [r5, #12]
 8051d86:	e7e6      	b.n	8051d56 <__swsetup_r+0x1e>
 8051d88:	0751      	lsls	r1, r2, #29
 8051d8a:	d512      	bpl.n	8051db2 <__swsetup_r+0x7a>
 8051d8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8051d8e:	b141      	cbz	r1, 8051da2 <__swsetup_r+0x6a>
 8051d90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8051d94:	4299      	cmp	r1, r3
 8051d96:	d002      	beq.n	8051d9e <__swsetup_r+0x66>
 8051d98:	4630      	mov	r0, r6
 8051d9a:	f001 fb75 	bl	8053488 <_free_r>
 8051d9e:	2300      	movs	r3, #0
 8051da0:	6363      	str	r3, [r4, #52]	; 0x34
 8051da2:	89a3      	ldrh	r3, [r4, #12]
 8051da4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8051da8:	81a3      	strh	r3, [r4, #12]
 8051daa:	2300      	movs	r3, #0
 8051dac:	6063      	str	r3, [r4, #4]
 8051dae:	6923      	ldr	r3, [r4, #16]
 8051db0:	6023      	str	r3, [r4, #0]
 8051db2:	89a3      	ldrh	r3, [r4, #12]
 8051db4:	f043 0308 	orr.w	r3, r3, #8
 8051db8:	81a3      	strh	r3, [r4, #12]
 8051dba:	6923      	ldr	r3, [r4, #16]
 8051dbc:	b94b      	cbnz	r3, 8051dd2 <__swsetup_r+0x9a>
 8051dbe:	89a3      	ldrh	r3, [r4, #12]
 8051dc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8051dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8051dc8:	d003      	beq.n	8051dd2 <__swsetup_r+0x9a>
 8051dca:	4621      	mov	r1, r4
 8051dcc:	4630      	mov	r0, r6
 8051dce:	f001 f817 	bl	8052e00 <__smakebuf_r>
 8051dd2:	89a2      	ldrh	r2, [r4, #12]
 8051dd4:	f012 0301 	ands.w	r3, r2, #1
 8051dd8:	d00c      	beq.n	8051df4 <__swsetup_r+0xbc>
 8051dda:	2300      	movs	r3, #0
 8051ddc:	60a3      	str	r3, [r4, #8]
 8051dde:	6963      	ldr	r3, [r4, #20]
 8051de0:	425b      	negs	r3, r3
 8051de2:	61a3      	str	r3, [r4, #24]
 8051de4:	6923      	ldr	r3, [r4, #16]
 8051de6:	b953      	cbnz	r3, 8051dfe <__swsetup_r+0xc6>
 8051de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8051dec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8051df0:	d1ba      	bne.n	8051d68 <__swsetup_r+0x30>
 8051df2:	bd70      	pop	{r4, r5, r6, pc}
 8051df4:	0792      	lsls	r2, r2, #30
 8051df6:	bf58      	it	pl
 8051df8:	6963      	ldrpl	r3, [r4, #20]
 8051dfa:	60a3      	str	r3, [r4, #8]
 8051dfc:	e7f2      	b.n	8051de4 <__swsetup_r+0xac>
 8051dfe:	2000      	movs	r0, #0
 8051e00:	e7f7      	b.n	8051df2 <__swsetup_r+0xba>
 8051e02:	bf00      	nop
 8051e04:	20001210 	.word	0x20001210
 8051e08:	080553ac 	.word	0x080553ac
 8051e0c:	080553cc 	.word	0x080553cc
 8051e10:	0805538c 	.word	0x0805538c

08051e14 <quorem>:
 8051e14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8051e18:	6903      	ldr	r3, [r0, #16]
 8051e1a:	690c      	ldr	r4, [r1, #16]
 8051e1c:	42a3      	cmp	r3, r4
 8051e1e:	4680      	mov	r8, r0
 8051e20:	f2c0 8082 	blt.w	8051f28 <quorem+0x114>
 8051e24:	3c01      	subs	r4, #1
 8051e26:	f101 0714 	add.w	r7, r1, #20
 8051e2a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8051e2e:	f100 0614 	add.w	r6, r0, #20
 8051e32:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8051e36:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8051e3a:	eb06 030c 	add.w	r3, r6, ip
 8051e3e:	3501      	adds	r5, #1
 8051e40:	eb07 090c 	add.w	r9, r7, ip
 8051e44:	9301      	str	r3, [sp, #4]
 8051e46:	fbb0 f5f5 	udiv	r5, r0, r5
 8051e4a:	b395      	cbz	r5, 8051eb2 <quorem+0x9e>
 8051e4c:	f04f 0a00 	mov.w	sl, #0
 8051e50:	4638      	mov	r0, r7
 8051e52:	46b6      	mov	lr, r6
 8051e54:	46d3      	mov	fp, sl
 8051e56:	f850 2b04 	ldr.w	r2, [r0], #4
 8051e5a:	b293      	uxth	r3, r2
 8051e5c:	fb05 a303 	mla	r3, r5, r3, sl
 8051e60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8051e64:	b29b      	uxth	r3, r3
 8051e66:	ebab 0303 	sub.w	r3, fp, r3
 8051e6a:	0c12      	lsrs	r2, r2, #16
 8051e6c:	f8de b000 	ldr.w	fp, [lr]
 8051e70:	fb05 a202 	mla	r2, r5, r2, sl
 8051e74:	fa13 f38b 	uxtah	r3, r3, fp
 8051e78:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8051e7c:	fa1f fb82 	uxth.w	fp, r2
 8051e80:	f8de 2000 	ldr.w	r2, [lr]
 8051e84:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8051e88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8051e8c:	b29b      	uxth	r3, r3
 8051e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8051e92:	4581      	cmp	r9, r0
 8051e94:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8051e98:	f84e 3b04 	str.w	r3, [lr], #4
 8051e9c:	d2db      	bcs.n	8051e56 <quorem+0x42>
 8051e9e:	f856 300c 	ldr.w	r3, [r6, ip]
 8051ea2:	b933      	cbnz	r3, 8051eb2 <quorem+0x9e>
 8051ea4:	9b01      	ldr	r3, [sp, #4]
 8051ea6:	3b04      	subs	r3, #4
 8051ea8:	429e      	cmp	r6, r3
 8051eaa:	461a      	mov	r2, r3
 8051eac:	d330      	bcc.n	8051f10 <quorem+0xfc>
 8051eae:	f8c8 4010 	str.w	r4, [r8, #16]
 8051eb2:	4640      	mov	r0, r8
 8051eb4:	f001 fa14 	bl	80532e0 <__mcmp>
 8051eb8:	2800      	cmp	r0, #0
 8051eba:	db25      	blt.n	8051f08 <quorem+0xf4>
 8051ebc:	3501      	adds	r5, #1
 8051ebe:	4630      	mov	r0, r6
 8051ec0:	f04f 0c00 	mov.w	ip, #0
 8051ec4:	f857 2b04 	ldr.w	r2, [r7], #4
 8051ec8:	f8d0 e000 	ldr.w	lr, [r0]
 8051ecc:	b293      	uxth	r3, r2
 8051ece:	ebac 0303 	sub.w	r3, ip, r3
 8051ed2:	0c12      	lsrs	r2, r2, #16
 8051ed4:	fa13 f38e 	uxtah	r3, r3, lr
 8051ed8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8051edc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8051ee0:	b29b      	uxth	r3, r3
 8051ee2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8051ee6:	45b9      	cmp	r9, r7
 8051ee8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8051eec:	f840 3b04 	str.w	r3, [r0], #4
 8051ef0:	d2e8      	bcs.n	8051ec4 <quorem+0xb0>
 8051ef2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8051ef6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8051efa:	b92a      	cbnz	r2, 8051f08 <quorem+0xf4>
 8051efc:	3b04      	subs	r3, #4
 8051efe:	429e      	cmp	r6, r3
 8051f00:	461a      	mov	r2, r3
 8051f02:	d30b      	bcc.n	8051f1c <quorem+0x108>
 8051f04:	f8c8 4010 	str.w	r4, [r8, #16]
 8051f08:	4628      	mov	r0, r5
 8051f0a:	b003      	add	sp, #12
 8051f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8051f10:	6812      	ldr	r2, [r2, #0]
 8051f12:	3b04      	subs	r3, #4
 8051f14:	2a00      	cmp	r2, #0
 8051f16:	d1ca      	bne.n	8051eae <quorem+0x9a>
 8051f18:	3c01      	subs	r4, #1
 8051f1a:	e7c5      	b.n	8051ea8 <quorem+0x94>
 8051f1c:	6812      	ldr	r2, [r2, #0]
 8051f1e:	3b04      	subs	r3, #4
 8051f20:	2a00      	cmp	r2, #0
 8051f22:	d1ef      	bne.n	8051f04 <quorem+0xf0>
 8051f24:	3c01      	subs	r4, #1
 8051f26:	e7ea      	b.n	8051efe <quorem+0xea>
 8051f28:	2000      	movs	r0, #0
 8051f2a:	e7ee      	b.n	8051f0a <quorem+0xf6>
 8051f2c:	0000      	movs	r0, r0
	...

08051f30 <_dtoa_r>:
 8051f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8051f34:	ec57 6b10 	vmov	r6, r7, d0
 8051f38:	b097      	sub	sp, #92	; 0x5c
 8051f3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8051f3c:	9106      	str	r1, [sp, #24]
 8051f3e:	4604      	mov	r4, r0
 8051f40:	920b      	str	r2, [sp, #44]	; 0x2c
 8051f42:	9312      	str	r3, [sp, #72]	; 0x48
 8051f44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8051f48:	e9cd 6700 	strd	r6, r7, [sp]
 8051f4c:	b93d      	cbnz	r5, 8051f5e <_dtoa_r+0x2e>
 8051f4e:	2010      	movs	r0, #16
 8051f50:	f000 ff96 	bl	8052e80 <malloc>
 8051f54:	6260      	str	r0, [r4, #36]	; 0x24
 8051f56:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8051f5a:	6005      	str	r5, [r0, #0]
 8051f5c:	60c5      	str	r5, [r0, #12]
 8051f5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8051f60:	6819      	ldr	r1, [r3, #0]
 8051f62:	b151      	cbz	r1, 8051f7a <_dtoa_r+0x4a>
 8051f64:	685a      	ldr	r2, [r3, #4]
 8051f66:	604a      	str	r2, [r1, #4]
 8051f68:	2301      	movs	r3, #1
 8051f6a:	4093      	lsls	r3, r2
 8051f6c:	608b      	str	r3, [r1, #8]
 8051f6e:	4620      	mov	r0, r4
 8051f70:	f000 ffd4 	bl	8052f1c <_Bfree>
 8051f74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8051f76:	2200      	movs	r2, #0
 8051f78:	601a      	str	r2, [r3, #0]
 8051f7a:	1e3b      	subs	r3, r7, #0
 8051f7c:	bfbb      	ittet	lt
 8051f7e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8051f82:	9301      	strlt	r3, [sp, #4]
 8051f84:	2300      	movge	r3, #0
 8051f86:	2201      	movlt	r2, #1
 8051f88:	bfac      	ite	ge
 8051f8a:	f8c8 3000 	strge.w	r3, [r8]
 8051f8e:	f8c8 2000 	strlt.w	r2, [r8]
 8051f92:	4baf      	ldr	r3, [pc, #700]	; (8052250 <_dtoa_r+0x320>)
 8051f94:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8051f98:	ea33 0308 	bics.w	r3, r3, r8
 8051f9c:	d114      	bne.n	8051fc8 <_dtoa_r+0x98>
 8051f9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8051fa0:	f242 730f 	movw	r3, #9999	; 0x270f
 8051fa4:	6013      	str	r3, [r2, #0]
 8051fa6:	9b00      	ldr	r3, [sp, #0]
 8051fa8:	b923      	cbnz	r3, 8051fb4 <_dtoa_r+0x84>
 8051faa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8051fae:	2800      	cmp	r0, #0
 8051fb0:	f000 8542 	beq.w	8052a38 <_dtoa_r+0xb08>
 8051fb4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8051fb6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8052264 <_dtoa_r+0x334>
 8051fba:	2b00      	cmp	r3, #0
 8051fbc:	f000 8544 	beq.w	8052a48 <_dtoa_r+0xb18>
 8051fc0:	f10b 0303 	add.w	r3, fp, #3
 8051fc4:	f000 bd3e 	b.w	8052a44 <_dtoa_r+0xb14>
 8051fc8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8051fcc:	2200      	movs	r2, #0
 8051fce:	2300      	movs	r3, #0
 8051fd0:	4630      	mov	r0, r6
 8051fd2:	4639      	mov	r1, r7
 8051fd4:	f7ee feb0 	bl	8040d38 <__aeabi_dcmpeq>
 8051fd8:	4681      	mov	r9, r0
 8051fda:	b168      	cbz	r0, 8051ff8 <_dtoa_r+0xc8>
 8051fdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8051fde:	2301      	movs	r3, #1
 8051fe0:	6013      	str	r3, [r2, #0]
 8051fe2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8051fe4:	2b00      	cmp	r3, #0
 8051fe6:	f000 8524 	beq.w	8052a32 <_dtoa_r+0xb02>
 8051fea:	4b9a      	ldr	r3, [pc, #616]	; (8052254 <_dtoa_r+0x324>)
 8051fec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8051fee:	f103 3bff 	add.w	fp, r3, #4294967295
 8051ff2:	6013      	str	r3, [r2, #0]
 8051ff4:	f000 bd28 	b.w	8052a48 <_dtoa_r+0xb18>
 8051ff8:	aa14      	add	r2, sp, #80	; 0x50
 8051ffa:	a915      	add	r1, sp, #84	; 0x54
 8051ffc:	ec47 6b10 	vmov	d0, r6, r7
 8052000:	4620      	mov	r0, r4
 8052002:	f001 f9e4 	bl	80533ce <__d2b>
 8052006:	f3c8 550a 	ubfx	r5, r8, #20, #11
 805200a:	9004      	str	r0, [sp, #16]
 805200c:	2d00      	cmp	r5, #0
 805200e:	d07c      	beq.n	805210a <_dtoa_r+0x1da>
 8052010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8052014:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8052018:	46b2      	mov	sl, r6
 805201a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 805201e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8052022:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8052026:	2200      	movs	r2, #0
 8052028:	4b8b      	ldr	r3, [pc, #556]	; (8052258 <_dtoa_r+0x328>)
 805202a:	4650      	mov	r0, sl
 805202c:	4659      	mov	r1, fp
 805202e:	f7ee fa63 	bl	80404f8 <__aeabi_dsub>
 8052032:	a381      	add	r3, pc, #516	; (adr r3, 8052238 <_dtoa_r+0x308>)
 8052034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8052038:	f7ee fc16 	bl	8040868 <__aeabi_dmul>
 805203c:	a380      	add	r3, pc, #512	; (adr r3, 8052240 <_dtoa_r+0x310>)
 805203e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8052042:	f7ee fa5b 	bl	80404fc <__adddf3>
 8052046:	4606      	mov	r6, r0
 8052048:	4628      	mov	r0, r5
 805204a:	460f      	mov	r7, r1
 805204c:	f7ee fba2 	bl	8040794 <__aeabi_i2d>
 8052050:	a37d      	add	r3, pc, #500	; (adr r3, 8052248 <_dtoa_r+0x318>)
 8052052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8052056:	f7ee fc07 	bl	8040868 <__aeabi_dmul>
 805205a:	4602      	mov	r2, r0
 805205c:	460b      	mov	r3, r1
 805205e:	4630      	mov	r0, r6
 8052060:	4639      	mov	r1, r7
 8052062:	f7ee fa4b 	bl	80404fc <__adddf3>
 8052066:	4606      	mov	r6, r0
 8052068:	460f      	mov	r7, r1
 805206a:	f7ee fead 	bl	8040dc8 <__aeabi_d2iz>
 805206e:	2200      	movs	r2, #0
 8052070:	4682      	mov	sl, r0
 8052072:	2300      	movs	r3, #0
 8052074:	4630      	mov	r0, r6
 8052076:	4639      	mov	r1, r7
 8052078:	f7ee fe68 	bl	8040d4c <__aeabi_dcmplt>
 805207c:	b148      	cbz	r0, 8052092 <_dtoa_r+0x162>
 805207e:	4650      	mov	r0, sl
 8052080:	f7ee fb88 	bl	8040794 <__aeabi_i2d>
 8052084:	4632      	mov	r2, r6
 8052086:	463b      	mov	r3, r7
 8052088:	f7ee fe56 	bl	8040d38 <__aeabi_dcmpeq>
 805208c:	b908      	cbnz	r0, 8052092 <_dtoa_r+0x162>
 805208e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8052092:	f1ba 0f16 	cmp.w	sl, #22
 8052096:	d859      	bhi.n	805214c <_dtoa_r+0x21c>
 8052098:	4970      	ldr	r1, [pc, #448]	; (805225c <_dtoa_r+0x32c>)
 805209a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 805209e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80520a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80520a6:	f7ee fe6f 	bl	8040d88 <__aeabi_dcmpgt>
 80520aa:	2800      	cmp	r0, #0
 80520ac:	d050      	beq.n	8052150 <_dtoa_r+0x220>
 80520ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80520b2:	2300      	movs	r3, #0
 80520b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80520b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80520b8:	1b5d      	subs	r5, r3, r5
 80520ba:	f1b5 0801 	subs.w	r8, r5, #1
 80520be:	bf49      	itett	mi
 80520c0:	f1c5 0301 	rsbmi	r3, r5, #1
 80520c4:	2300      	movpl	r3, #0
 80520c6:	9305      	strmi	r3, [sp, #20]
 80520c8:	f04f 0800 	movmi.w	r8, #0
 80520cc:	bf58      	it	pl
 80520ce:	9305      	strpl	r3, [sp, #20]
 80520d0:	f1ba 0f00 	cmp.w	sl, #0
 80520d4:	db3e      	blt.n	8052154 <_dtoa_r+0x224>
 80520d6:	2300      	movs	r3, #0
 80520d8:	44d0      	add	r8, sl
 80520da:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80520de:	9307      	str	r3, [sp, #28]
 80520e0:	9b06      	ldr	r3, [sp, #24]
 80520e2:	2b09      	cmp	r3, #9
 80520e4:	f200 8090 	bhi.w	8052208 <_dtoa_r+0x2d8>
 80520e8:	2b05      	cmp	r3, #5
 80520ea:	bfc4      	itt	gt
 80520ec:	3b04      	subgt	r3, #4
 80520ee:	9306      	strgt	r3, [sp, #24]
 80520f0:	9b06      	ldr	r3, [sp, #24]
 80520f2:	f1a3 0302 	sub.w	r3, r3, #2
 80520f6:	bfcc      	ite	gt
 80520f8:	2500      	movgt	r5, #0
 80520fa:	2501      	movle	r5, #1
 80520fc:	2b03      	cmp	r3, #3
 80520fe:	f200 808f 	bhi.w	8052220 <_dtoa_r+0x2f0>
 8052102:	e8df f003 	tbb	[pc, r3]
 8052106:	7f7d      	.short	0x7f7d
 8052108:	7131      	.short	0x7131
 805210a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 805210e:	441d      	add	r5, r3
 8052110:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8052114:	2820      	cmp	r0, #32
 8052116:	dd13      	ble.n	8052140 <_dtoa_r+0x210>
 8052118:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 805211c:	9b00      	ldr	r3, [sp, #0]
 805211e:	fa08 f800 	lsl.w	r8, r8, r0
 8052122:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8052126:	fa23 f000 	lsr.w	r0, r3, r0
 805212a:	ea48 0000 	orr.w	r0, r8, r0
 805212e:	f7ee fb21 	bl	8040774 <__aeabi_ui2d>
 8052132:	2301      	movs	r3, #1
 8052134:	4682      	mov	sl, r0
 8052136:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 805213a:	3d01      	subs	r5, #1
 805213c:	9313      	str	r3, [sp, #76]	; 0x4c
 805213e:	e772      	b.n	8052026 <_dtoa_r+0xf6>
 8052140:	9b00      	ldr	r3, [sp, #0]
 8052142:	f1c0 0020 	rsb	r0, r0, #32
 8052146:	fa03 f000 	lsl.w	r0, r3, r0
 805214a:	e7f0      	b.n	805212e <_dtoa_r+0x1fe>
 805214c:	2301      	movs	r3, #1
 805214e:	e7b1      	b.n	80520b4 <_dtoa_r+0x184>
 8052150:	900f      	str	r0, [sp, #60]	; 0x3c
 8052152:	e7b0      	b.n	80520b6 <_dtoa_r+0x186>
 8052154:	9b05      	ldr	r3, [sp, #20]
 8052156:	eba3 030a 	sub.w	r3, r3, sl
 805215a:	9305      	str	r3, [sp, #20]
 805215c:	f1ca 0300 	rsb	r3, sl, #0
 8052160:	9307      	str	r3, [sp, #28]
 8052162:	2300      	movs	r3, #0
 8052164:	930e      	str	r3, [sp, #56]	; 0x38
 8052166:	e7bb      	b.n	80520e0 <_dtoa_r+0x1b0>
 8052168:	2301      	movs	r3, #1
 805216a:	930a      	str	r3, [sp, #40]	; 0x28
 805216c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 805216e:	2b00      	cmp	r3, #0
 8052170:	dd59      	ble.n	8052226 <_dtoa_r+0x2f6>
 8052172:	9302      	str	r3, [sp, #8]
 8052174:	4699      	mov	r9, r3
 8052176:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8052178:	2200      	movs	r2, #0
 805217a:	6072      	str	r2, [r6, #4]
 805217c:	2204      	movs	r2, #4
 805217e:	f102 0014 	add.w	r0, r2, #20
 8052182:	4298      	cmp	r0, r3
 8052184:	6871      	ldr	r1, [r6, #4]
 8052186:	d953      	bls.n	8052230 <_dtoa_r+0x300>
 8052188:	4620      	mov	r0, r4
 805218a:	f000 fe93 	bl	8052eb4 <_Balloc>
 805218e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8052190:	6030      	str	r0, [r6, #0]
 8052192:	f1b9 0f0e 	cmp.w	r9, #14
 8052196:	f8d3 b000 	ldr.w	fp, [r3]
 805219a:	f200 80e6 	bhi.w	805236a <_dtoa_r+0x43a>
 805219e:	2d00      	cmp	r5, #0
 80521a0:	f000 80e3 	beq.w	805236a <_dtoa_r+0x43a>
 80521a4:	ed9d 7b00 	vldr	d7, [sp]
 80521a8:	f1ba 0f00 	cmp.w	sl, #0
 80521ac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80521b0:	dd74      	ble.n	805229c <_dtoa_r+0x36c>
 80521b2:	4a2a      	ldr	r2, [pc, #168]	; (805225c <_dtoa_r+0x32c>)
 80521b4:	f00a 030f 	and.w	r3, sl, #15
 80521b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80521bc:	ed93 7b00 	vldr	d7, [r3]
 80521c0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80521c4:	06f0      	lsls	r0, r6, #27
 80521c6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80521ca:	d565      	bpl.n	8052298 <_dtoa_r+0x368>
 80521cc:	4b24      	ldr	r3, [pc, #144]	; (8052260 <_dtoa_r+0x330>)
 80521ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80521d2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80521d6:	f7ee fc71 	bl	8040abc <__aeabi_ddiv>
 80521da:	e9cd 0100 	strd	r0, r1, [sp]
 80521de:	f006 060f 	and.w	r6, r6, #15
 80521e2:	2503      	movs	r5, #3
 80521e4:	4f1e      	ldr	r7, [pc, #120]	; (8052260 <_dtoa_r+0x330>)
 80521e6:	e04c      	b.n	8052282 <_dtoa_r+0x352>
 80521e8:	2301      	movs	r3, #1
 80521ea:	930a      	str	r3, [sp, #40]	; 0x28
 80521ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80521ee:	4453      	add	r3, sl
 80521f0:	f103 0901 	add.w	r9, r3, #1
 80521f4:	9302      	str	r3, [sp, #8]
 80521f6:	464b      	mov	r3, r9
 80521f8:	2b01      	cmp	r3, #1
 80521fa:	bfb8      	it	lt
 80521fc:	2301      	movlt	r3, #1
 80521fe:	e7ba      	b.n	8052176 <_dtoa_r+0x246>
 8052200:	2300      	movs	r3, #0
 8052202:	e7b2      	b.n	805216a <_dtoa_r+0x23a>
 8052204:	2300      	movs	r3, #0
 8052206:	e7f0      	b.n	80521ea <_dtoa_r+0x2ba>
 8052208:	2501      	movs	r5, #1
 805220a:	2300      	movs	r3, #0
 805220c:	9306      	str	r3, [sp, #24]
 805220e:	950a      	str	r5, [sp, #40]	; 0x28
 8052210:	f04f 33ff 	mov.w	r3, #4294967295
 8052214:	9302      	str	r3, [sp, #8]
 8052216:	4699      	mov	r9, r3
 8052218:	2200      	movs	r2, #0
 805221a:	2312      	movs	r3, #18
 805221c:	920b      	str	r2, [sp, #44]	; 0x2c
 805221e:	e7aa      	b.n	8052176 <_dtoa_r+0x246>
 8052220:	2301      	movs	r3, #1
 8052222:	930a      	str	r3, [sp, #40]	; 0x28
 8052224:	e7f4      	b.n	8052210 <_dtoa_r+0x2e0>
 8052226:	2301      	movs	r3, #1
 8052228:	9302      	str	r3, [sp, #8]
 805222a:	4699      	mov	r9, r3
 805222c:	461a      	mov	r2, r3
 805222e:	e7f5      	b.n	805221c <_dtoa_r+0x2ec>
 8052230:	3101      	adds	r1, #1
 8052232:	6071      	str	r1, [r6, #4]
 8052234:	0052      	lsls	r2, r2, #1
 8052236:	e7a2      	b.n	805217e <_dtoa_r+0x24e>
 8052238:	636f4361 	.word	0x636f4361
 805223c:	3fd287a7 	.word	0x3fd287a7
 8052240:	8b60c8b3 	.word	0x8b60c8b3
 8052244:	3fc68a28 	.word	0x3fc68a28
 8052248:	509f79fb 	.word	0x509f79fb
 805224c:	3fd34413 	.word	0x3fd34413
 8052250:	7ff00000 	.word	0x7ff00000
 8052254:	08054681 	.word	0x08054681
 8052258:	3ff80000 	.word	0x3ff80000
 805225c:	08055420 	.word	0x08055420
 8052260:	080553f8 	.word	0x080553f8
 8052264:	08055387 	.word	0x08055387
 8052268:	07f1      	lsls	r1, r6, #31
 805226a:	d508      	bpl.n	805227e <_dtoa_r+0x34e>
 805226c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8052270:	e9d7 2300 	ldrd	r2, r3, [r7]
 8052274:	f7ee faf8 	bl	8040868 <__aeabi_dmul>
 8052278:	e9cd 0108 	strd	r0, r1, [sp, #32]
 805227c:	3501      	adds	r5, #1
 805227e:	1076      	asrs	r6, r6, #1
 8052280:	3708      	adds	r7, #8
 8052282:	2e00      	cmp	r6, #0
 8052284:	d1f0      	bne.n	8052268 <_dtoa_r+0x338>
 8052286:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 805228a:	e9dd 0100 	ldrd	r0, r1, [sp]
 805228e:	f7ee fc15 	bl	8040abc <__aeabi_ddiv>
 8052292:	e9cd 0100 	strd	r0, r1, [sp]
 8052296:	e01a      	b.n	80522ce <_dtoa_r+0x39e>
 8052298:	2502      	movs	r5, #2
 805229a:	e7a3      	b.n	80521e4 <_dtoa_r+0x2b4>
 805229c:	f000 80a0 	beq.w	80523e0 <_dtoa_r+0x4b0>
 80522a0:	f1ca 0600 	rsb	r6, sl, #0
 80522a4:	4b9f      	ldr	r3, [pc, #636]	; (8052524 <_dtoa_r+0x5f4>)
 80522a6:	4fa0      	ldr	r7, [pc, #640]	; (8052528 <_dtoa_r+0x5f8>)
 80522a8:	f006 020f 	and.w	r2, r6, #15
 80522ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80522b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80522b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80522b8:	f7ee fad6 	bl	8040868 <__aeabi_dmul>
 80522bc:	e9cd 0100 	strd	r0, r1, [sp]
 80522c0:	1136      	asrs	r6, r6, #4
 80522c2:	2300      	movs	r3, #0
 80522c4:	2502      	movs	r5, #2
 80522c6:	2e00      	cmp	r6, #0
 80522c8:	d17f      	bne.n	80523ca <_dtoa_r+0x49a>
 80522ca:	2b00      	cmp	r3, #0
 80522cc:	d1e1      	bne.n	8052292 <_dtoa_r+0x362>
 80522ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80522d0:	2b00      	cmp	r3, #0
 80522d2:	f000 8087 	beq.w	80523e4 <_dtoa_r+0x4b4>
 80522d6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80522da:	2200      	movs	r2, #0
 80522dc:	4b93      	ldr	r3, [pc, #588]	; (805252c <_dtoa_r+0x5fc>)
 80522de:	4630      	mov	r0, r6
 80522e0:	4639      	mov	r1, r7
 80522e2:	f7ee fd33 	bl	8040d4c <__aeabi_dcmplt>
 80522e6:	2800      	cmp	r0, #0
 80522e8:	d07c      	beq.n	80523e4 <_dtoa_r+0x4b4>
 80522ea:	f1b9 0f00 	cmp.w	r9, #0
 80522ee:	d079      	beq.n	80523e4 <_dtoa_r+0x4b4>
 80522f0:	9b02      	ldr	r3, [sp, #8]
 80522f2:	2b00      	cmp	r3, #0
 80522f4:	dd35      	ble.n	8052362 <_dtoa_r+0x432>
 80522f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80522fa:	9308      	str	r3, [sp, #32]
 80522fc:	4639      	mov	r1, r7
 80522fe:	2200      	movs	r2, #0
 8052300:	4b8b      	ldr	r3, [pc, #556]	; (8052530 <_dtoa_r+0x600>)
 8052302:	4630      	mov	r0, r6
 8052304:	f7ee fab0 	bl	8040868 <__aeabi_dmul>
 8052308:	e9cd 0100 	strd	r0, r1, [sp]
 805230c:	9f02      	ldr	r7, [sp, #8]
 805230e:	3501      	adds	r5, #1
 8052310:	4628      	mov	r0, r5
 8052312:	f7ee fa3f 	bl	8040794 <__aeabi_i2d>
 8052316:	e9dd 2300 	ldrd	r2, r3, [sp]
 805231a:	f7ee faa5 	bl	8040868 <__aeabi_dmul>
 805231e:	2200      	movs	r2, #0
 8052320:	4b84      	ldr	r3, [pc, #528]	; (8052534 <_dtoa_r+0x604>)
 8052322:	f7ee f8eb 	bl	80404fc <__adddf3>
 8052326:	4605      	mov	r5, r0
 8052328:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 805232c:	2f00      	cmp	r7, #0
 805232e:	d15d      	bne.n	80523ec <_dtoa_r+0x4bc>
 8052330:	2200      	movs	r2, #0
 8052332:	4b81      	ldr	r3, [pc, #516]	; (8052538 <_dtoa_r+0x608>)
 8052334:	e9dd 0100 	ldrd	r0, r1, [sp]
 8052338:	f7ee f8de 	bl	80404f8 <__aeabi_dsub>
 805233c:	462a      	mov	r2, r5
 805233e:	4633      	mov	r3, r6
 8052340:	e9cd 0100 	strd	r0, r1, [sp]
 8052344:	f7ee fd20 	bl	8040d88 <__aeabi_dcmpgt>
 8052348:	2800      	cmp	r0, #0
 805234a:	f040 8288 	bne.w	805285e <_dtoa_r+0x92e>
 805234e:	462a      	mov	r2, r5
 8052350:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8052354:	e9dd 0100 	ldrd	r0, r1, [sp]
 8052358:	f7ee fcf8 	bl	8040d4c <__aeabi_dcmplt>
 805235c:	2800      	cmp	r0, #0
 805235e:	f040 827c 	bne.w	805285a <_dtoa_r+0x92a>
 8052362:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8052366:	e9cd 2300 	strd	r2, r3, [sp]
 805236a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 805236c:	2b00      	cmp	r3, #0
 805236e:	f2c0 8150 	blt.w	8052612 <_dtoa_r+0x6e2>
 8052372:	f1ba 0f0e 	cmp.w	sl, #14
 8052376:	f300 814c 	bgt.w	8052612 <_dtoa_r+0x6e2>
 805237a:	4b6a      	ldr	r3, [pc, #424]	; (8052524 <_dtoa_r+0x5f4>)
 805237c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8052380:	ed93 7b00 	vldr	d7, [r3]
 8052384:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8052386:	2b00      	cmp	r3, #0
 8052388:	ed8d 7b02 	vstr	d7, [sp, #8]
 805238c:	f280 80d8 	bge.w	8052540 <_dtoa_r+0x610>
 8052390:	f1b9 0f00 	cmp.w	r9, #0
 8052394:	f300 80d4 	bgt.w	8052540 <_dtoa_r+0x610>
 8052398:	f040 825e 	bne.w	8052858 <_dtoa_r+0x928>
 805239c:	2200      	movs	r2, #0
 805239e:	4b66      	ldr	r3, [pc, #408]	; (8052538 <_dtoa_r+0x608>)
 80523a0:	ec51 0b17 	vmov	r0, r1, d7
 80523a4:	f7ee fa60 	bl	8040868 <__aeabi_dmul>
 80523a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80523ac:	f7ee fce2 	bl	8040d74 <__aeabi_dcmpge>
 80523b0:	464f      	mov	r7, r9
 80523b2:	464e      	mov	r6, r9
 80523b4:	2800      	cmp	r0, #0
 80523b6:	f040 8234 	bne.w	8052822 <_dtoa_r+0x8f2>
 80523ba:	2331      	movs	r3, #49	; 0x31
 80523bc:	f10b 0501 	add.w	r5, fp, #1
 80523c0:	f88b 3000 	strb.w	r3, [fp]
 80523c4:	f10a 0a01 	add.w	sl, sl, #1
 80523c8:	e22f      	b.n	805282a <_dtoa_r+0x8fa>
 80523ca:	07f2      	lsls	r2, r6, #31
 80523cc:	d505      	bpl.n	80523da <_dtoa_r+0x4aa>
 80523ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80523d2:	f7ee fa49 	bl	8040868 <__aeabi_dmul>
 80523d6:	3501      	adds	r5, #1
 80523d8:	2301      	movs	r3, #1
 80523da:	1076      	asrs	r6, r6, #1
 80523dc:	3708      	adds	r7, #8
 80523de:	e772      	b.n	80522c6 <_dtoa_r+0x396>
 80523e0:	2502      	movs	r5, #2
 80523e2:	e774      	b.n	80522ce <_dtoa_r+0x39e>
 80523e4:	f8cd a020 	str.w	sl, [sp, #32]
 80523e8:	464f      	mov	r7, r9
 80523ea:	e791      	b.n	8052310 <_dtoa_r+0x3e0>
 80523ec:	4b4d      	ldr	r3, [pc, #308]	; (8052524 <_dtoa_r+0x5f4>)
 80523ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80523f2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80523f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80523f8:	2b00      	cmp	r3, #0
 80523fa:	d047      	beq.n	805248c <_dtoa_r+0x55c>
 80523fc:	4602      	mov	r2, r0
 80523fe:	460b      	mov	r3, r1
 8052400:	2000      	movs	r0, #0
 8052402:	494e      	ldr	r1, [pc, #312]	; (805253c <_dtoa_r+0x60c>)
 8052404:	f7ee fb5a 	bl	8040abc <__aeabi_ddiv>
 8052408:	462a      	mov	r2, r5
 805240a:	4633      	mov	r3, r6
 805240c:	f7ee f874 	bl	80404f8 <__aeabi_dsub>
 8052410:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8052414:	465d      	mov	r5, fp
 8052416:	e9dd 0100 	ldrd	r0, r1, [sp]
 805241a:	f7ee fcd5 	bl	8040dc8 <__aeabi_d2iz>
 805241e:	4606      	mov	r6, r0
 8052420:	f7ee f9b8 	bl	8040794 <__aeabi_i2d>
 8052424:	4602      	mov	r2, r0
 8052426:	460b      	mov	r3, r1
 8052428:	e9dd 0100 	ldrd	r0, r1, [sp]
 805242c:	f7ee f864 	bl	80404f8 <__aeabi_dsub>
 8052430:	3630      	adds	r6, #48	; 0x30
 8052432:	f805 6b01 	strb.w	r6, [r5], #1
 8052436:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 805243a:	e9cd 0100 	strd	r0, r1, [sp]
 805243e:	f7ee fc85 	bl	8040d4c <__aeabi_dcmplt>
 8052442:	2800      	cmp	r0, #0
 8052444:	d163      	bne.n	805250e <_dtoa_r+0x5de>
 8052446:	e9dd 2300 	ldrd	r2, r3, [sp]
 805244a:	2000      	movs	r0, #0
 805244c:	4937      	ldr	r1, [pc, #220]	; (805252c <_dtoa_r+0x5fc>)
 805244e:	f7ee f853 	bl	80404f8 <__aeabi_dsub>
 8052452:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8052456:	f7ee fc79 	bl	8040d4c <__aeabi_dcmplt>
 805245a:	2800      	cmp	r0, #0
 805245c:	f040 80b7 	bne.w	80525ce <_dtoa_r+0x69e>
 8052460:	eba5 030b 	sub.w	r3, r5, fp
 8052464:	429f      	cmp	r7, r3
 8052466:	f77f af7c 	ble.w	8052362 <_dtoa_r+0x432>
 805246a:	2200      	movs	r2, #0
 805246c:	4b30      	ldr	r3, [pc, #192]	; (8052530 <_dtoa_r+0x600>)
 805246e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8052472:	f7ee f9f9 	bl	8040868 <__aeabi_dmul>
 8052476:	2200      	movs	r2, #0
 8052478:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 805247c:	4b2c      	ldr	r3, [pc, #176]	; (8052530 <_dtoa_r+0x600>)
 805247e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8052482:	f7ee f9f1 	bl	8040868 <__aeabi_dmul>
 8052486:	e9cd 0100 	strd	r0, r1, [sp]
 805248a:	e7c4      	b.n	8052416 <_dtoa_r+0x4e6>
 805248c:	462a      	mov	r2, r5
 805248e:	4633      	mov	r3, r6
 8052490:	f7ee f9ea 	bl	8040868 <__aeabi_dmul>
 8052494:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8052498:	eb0b 0507 	add.w	r5, fp, r7
 805249c:	465e      	mov	r6, fp
 805249e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80524a2:	f7ee fc91 	bl	8040dc8 <__aeabi_d2iz>
 80524a6:	4607      	mov	r7, r0
 80524a8:	f7ee f974 	bl	8040794 <__aeabi_i2d>
 80524ac:	3730      	adds	r7, #48	; 0x30
 80524ae:	4602      	mov	r2, r0
 80524b0:	460b      	mov	r3, r1
 80524b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80524b6:	f7ee f81f 	bl	80404f8 <__aeabi_dsub>
 80524ba:	f806 7b01 	strb.w	r7, [r6], #1
 80524be:	42ae      	cmp	r6, r5
 80524c0:	e9cd 0100 	strd	r0, r1, [sp]
 80524c4:	f04f 0200 	mov.w	r2, #0
 80524c8:	d126      	bne.n	8052518 <_dtoa_r+0x5e8>
 80524ca:	4b1c      	ldr	r3, [pc, #112]	; (805253c <_dtoa_r+0x60c>)
 80524cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80524d0:	f7ee f814 	bl	80404fc <__adddf3>
 80524d4:	4602      	mov	r2, r0
 80524d6:	460b      	mov	r3, r1
 80524d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80524dc:	f7ee fc54 	bl	8040d88 <__aeabi_dcmpgt>
 80524e0:	2800      	cmp	r0, #0
 80524e2:	d174      	bne.n	80525ce <_dtoa_r+0x69e>
 80524e4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80524e8:	2000      	movs	r0, #0
 80524ea:	4914      	ldr	r1, [pc, #80]	; (805253c <_dtoa_r+0x60c>)
 80524ec:	f7ee f804 	bl	80404f8 <__aeabi_dsub>
 80524f0:	4602      	mov	r2, r0
 80524f2:	460b      	mov	r3, r1
 80524f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80524f8:	f7ee fc28 	bl	8040d4c <__aeabi_dcmplt>
 80524fc:	2800      	cmp	r0, #0
 80524fe:	f43f af30 	beq.w	8052362 <_dtoa_r+0x432>
 8052502:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8052506:	2b30      	cmp	r3, #48	; 0x30
 8052508:	f105 32ff 	add.w	r2, r5, #4294967295
 805250c:	d002      	beq.n	8052514 <_dtoa_r+0x5e4>
 805250e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8052512:	e04a      	b.n	80525aa <_dtoa_r+0x67a>
 8052514:	4615      	mov	r5, r2
 8052516:	e7f4      	b.n	8052502 <_dtoa_r+0x5d2>
 8052518:	4b05      	ldr	r3, [pc, #20]	; (8052530 <_dtoa_r+0x600>)
 805251a:	f7ee f9a5 	bl	8040868 <__aeabi_dmul>
 805251e:	e9cd 0100 	strd	r0, r1, [sp]
 8052522:	e7bc      	b.n	805249e <_dtoa_r+0x56e>
 8052524:	08055420 	.word	0x08055420
 8052528:	080553f8 	.word	0x080553f8
 805252c:	3ff00000 	.word	0x3ff00000
 8052530:	40240000 	.word	0x40240000
 8052534:	401c0000 	.word	0x401c0000
 8052538:	40140000 	.word	0x40140000
 805253c:	3fe00000 	.word	0x3fe00000
 8052540:	e9dd 6700 	ldrd	r6, r7, [sp]
 8052544:	465d      	mov	r5, fp
 8052546:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 805254a:	4630      	mov	r0, r6
 805254c:	4639      	mov	r1, r7
 805254e:	f7ee fab5 	bl	8040abc <__aeabi_ddiv>
 8052552:	f7ee fc39 	bl	8040dc8 <__aeabi_d2iz>
 8052556:	4680      	mov	r8, r0
 8052558:	f7ee f91c 	bl	8040794 <__aeabi_i2d>
 805255c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8052560:	f7ee f982 	bl	8040868 <__aeabi_dmul>
 8052564:	4602      	mov	r2, r0
 8052566:	460b      	mov	r3, r1
 8052568:	4630      	mov	r0, r6
 805256a:	4639      	mov	r1, r7
 805256c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8052570:	f7ed ffc2 	bl	80404f8 <__aeabi_dsub>
 8052574:	f805 6b01 	strb.w	r6, [r5], #1
 8052578:	eba5 060b 	sub.w	r6, r5, fp
 805257c:	45b1      	cmp	r9, r6
 805257e:	4602      	mov	r2, r0
 8052580:	460b      	mov	r3, r1
 8052582:	d139      	bne.n	80525f8 <_dtoa_r+0x6c8>
 8052584:	f7ed ffba 	bl	80404fc <__adddf3>
 8052588:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 805258c:	4606      	mov	r6, r0
 805258e:	460f      	mov	r7, r1
 8052590:	f7ee fbfa 	bl	8040d88 <__aeabi_dcmpgt>
 8052594:	b9c8      	cbnz	r0, 80525ca <_dtoa_r+0x69a>
 8052596:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 805259a:	4630      	mov	r0, r6
 805259c:	4639      	mov	r1, r7
 805259e:	f7ee fbcb 	bl	8040d38 <__aeabi_dcmpeq>
 80525a2:	b110      	cbz	r0, 80525aa <_dtoa_r+0x67a>
 80525a4:	f018 0f01 	tst.w	r8, #1
 80525a8:	d10f      	bne.n	80525ca <_dtoa_r+0x69a>
 80525aa:	9904      	ldr	r1, [sp, #16]
 80525ac:	4620      	mov	r0, r4
 80525ae:	f000 fcb5 	bl	8052f1c <_Bfree>
 80525b2:	2300      	movs	r3, #0
 80525b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80525b6:	702b      	strb	r3, [r5, #0]
 80525b8:	f10a 0301 	add.w	r3, sl, #1
 80525bc:	6013      	str	r3, [r2, #0]
 80525be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80525c0:	2b00      	cmp	r3, #0
 80525c2:	f000 8241 	beq.w	8052a48 <_dtoa_r+0xb18>
 80525c6:	601d      	str	r5, [r3, #0]
 80525c8:	e23e      	b.n	8052a48 <_dtoa_r+0xb18>
 80525ca:	f8cd a020 	str.w	sl, [sp, #32]
 80525ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80525d2:	2a39      	cmp	r2, #57	; 0x39
 80525d4:	f105 33ff 	add.w	r3, r5, #4294967295
 80525d8:	d108      	bne.n	80525ec <_dtoa_r+0x6bc>
 80525da:	459b      	cmp	fp, r3
 80525dc:	d10a      	bne.n	80525f4 <_dtoa_r+0x6c4>
 80525de:	9b08      	ldr	r3, [sp, #32]
 80525e0:	3301      	adds	r3, #1
 80525e2:	9308      	str	r3, [sp, #32]
 80525e4:	2330      	movs	r3, #48	; 0x30
 80525e6:	f88b 3000 	strb.w	r3, [fp]
 80525ea:	465b      	mov	r3, fp
 80525ec:	781a      	ldrb	r2, [r3, #0]
 80525ee:	3201      	adds	r2, #1
 80525f0:	701a      	strb	r2, [r3, #0]
 80525f2:	e78c      	b.n	805250e <_dtoa_r+0x5de>
 80525f4:	461d      	mov	r5, r3
 80525f6:	e7ea      	b.n	80525ce <_dtoa_r+0x69e>
 80525f8:	2200      	movs	r2, #0
 80525fa:	4b9b      	ldr	r3, [pc, #620]	; (8052868 <_dtoa_r+0x938>)
 80525fc:	f7ee f934 	bl	8040868 <__aeabi_dmul>
 8052600:	2200      	movs	r2, #0
 8052602:	2300      	movs	r3, #0
 8052604:	4606      	mov	r6, r0
 8052606:	460f      	mov	r7, r1
 8052608:	f7ee fb96 	bl	8040d38 <__aeabi_dcmpeq>
 805260c:	2800      	cmp	r0, #0
 805260e:	d09a      	beq.n	8052546 <_dtoa_r+0x616>
 8052610:	e7cb      	b.n	80525aa <_dtoa_r+0x67a>
 8052612:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8052614:	2a00      	cmp	r2, #0
 8052616:	f000 808b 	beq.w	8052730 <_dtoa_r+0x800>
 805261a:	9a06      	ldr	r2, [sp, #24]
 805261c:	2a01      	cmp	r2, #1
 805261e:	dc6e      	bgt.n	80526fe <_dtoa_r+0x7ce>
 8052620:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8052622:	2a00      	cmp	r2, #0
 8052624:	d067      	beq.n	80526f6 <_dtoa_r+0x7c6>
 8052626:	f203 4333 	addw	r3, r3, #1075	; 0x433
 805262a:	9f07      	ldr	r7, [sp, #28]
 805262c:	9d05      	ldr	r5, [sp, #20]
 805262e:	9a05      	ldr	r2, [sp, #20]
 8052630:	2101      	movs	r1, #1
 8052632:	441a      	add	r2, r3
 8052634:	4620      	mov	r0, r4
 8052636:	9205      	str	r2, [sp, #20]
 8052638:	4498      	add	r8, r3
 805263a:	f000 fd0f 	bl	805305c <__i2b>
 805263e:	4606      	mov	r6, r0
 8052640:	2d00      	cmp	r5, #0
 8052642:	dd0c      	ble.n	805265e <_dtoa_r+0x72e>
 8052644:	f1b8 0f00 	cmp.w	r8, #0
 8052648:	dd09      	ble.n	805265e <_dtoa_r+0x72e>
 805264a:	4545      	cmp	r5, r8
 805264c:	9a05      	ldr	r2, [sp, #20]
 805264e:	462b      	mov	r3, r5
 8052650:	bfa8      	it	ge
 8052652:	4643      	movge	r3, r8
 8052654:	1ad2      	subs	r2, r2, r3
 8052656:	9205      	str	r2, [sp, #20]
 8052658:	1aed      	subs	r5, r5, r3
 805265a:	eba8 0803 	sub.w	r8, r8, r3
 805265e:	9b07      	ldr	r3, [sp, #28]
 8052660:	b1eb      	cbz	r3, 805269e <_dtoa_r+0x76e>
 8052662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8052664:	2b00      	cmp	r3, #0
 8052666:	d067      	beq.n	8052738 <_dtoa_r+0x808>
 8052668:	b18f      	cbz	r7, 805268e <_dtoa_r+0x75e>
 805266a:	4631      	mov	r1, r6
 805266c:	463a      	mov	r2, r7
 805266e:	4620      	mov	r0, r4
 8052670:	f000 fd94 	bl	805319c <__pow5mult>
 8052674:	9a04      	ldr	r2, [sp, #16]
 8052676:	4601      	mov	r1, r0
 8052678:	4606      	mov	r6, r0
 805267a:	4620      	mov	r0, r4
 805267c:	f000 fcf7 	bl	805306e <__multiply>
 8052680:	9904      	ldr	r1, [sp, #16]
 8052682:	9008      	str	r0, [sp, #32]
 8052684:	4620      	mov	r0, r4
 8052686:	f000 fc49 	bl	8052f1c <_Bfree>
 805268a:	9b08      	ldr	r3, [sp, #32]
 805268c:	9304      	str	r3, [sp, #16]
 805268e:	9b07      	ldr	r3, [sp, #28]
 8052690:	1bda      	subs	r2, r3, r7
 8052692:	d004      	beq.n	805269e <_dtoa_r+0x76e>
 8052694:	9904      	ldr	r1, [sp, #16]
 8052696:	4620      	mov	r0, r4
 8052698:	f000 fd80 	bl	805319c <__pow5mult>
 805269c:	9004      	str	r0, [sp, #16]
 805269e:	2101      	movs	r1, #1
 80526a0:	4620      	mov	r0, r4
 80526a2:	f000 fcdb 	bl	805305c <__i2b>
 80526a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80526a8:	4607      	mov	r7, r0
 80526aa:	2b00      	cmp	r3, #0
 80526ac:	f000 81d0 	beq.w	8052a50 <_dtoa_r+0xb20>
 80526b0:	461a      	mov	r2, r3
 80526b2:	4601      	mov	r1, r0
 80526b4:	4620      	mov	r0, r4
 80526b6:	f000 fd71 	bl	805319c <__pow5mult>
 80526ba:	9b06      	ldr	r3, [sp, #24]
 80526bc:	2b01      	cmp	r3, #1
 80526be:	4607      	mov	r7, r0
 80526c0:	dc40      	bgt.n	8052744 <_dtoa_r+0x814>
 80526c2:	9b00      	ldr	r3, [sp, #0]
 80526c4:	2b00      	cmp	r3, #0
 80526c6:	d139      	bne.n	805273c <_dtoa_r+0x80c>
 80526c8:	9b01      	ldr	r3, [sp, #4]
 80526ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80526ce:	2b00      	cmp	r3, #0
 80526d0:	d136      	bne.n	8052740 <_dtoa_r+0x810>
 80526d2:	9b01      	ldr	r3, [sp, #4]
 80526d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80526d8:	0d1b      	lsrs	r3, r3, #20
 80526da:	051b      	lsls	r3, r3, #20
 80526dc:	b12b      	cbz	r3, 80526ea <_dtoa_r+0x7ba>
 80526de:	9b05      	ldr	r3, [sp, #20]
 80526e0:	3301      	adds	r3, #1
 80526e2:	9305      	str	r3, [sp, #20]
 80526e4:	f108 0801 	add.w	r8, r8, #1
 80526e8:	2301      	movs	r3, #1
 80526ea:	9307      	str	r3, [sp, #28]
 80526ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80526ee:	2b00      	cmp	r3, #0
 80526f0:	d12a      	bne.n	8052748 <_dtoa_r+0x818>
 80526f2:	2001      	movs	r0, #1
 80526f4:	e030      	b.n	8052758 <_dtoa_r+0x828>
 80526f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80526f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80526fc:	e795      	b.n	805262a <_dtoa_r+0x6fa>
 80526fe:	9b07      	ldr	r3, [sp, #28]
 8052700:	f109 37ff 	add.w	r7, r9, #4294967295
 8052704:	42bb      	cmp	r3, r7
 8052706:	bfbf      	itttt	lt
 8052708:	9b07      	ldrlt	r3, [sp, #28]
 805270a:	9707      	strlt	r7, [sp, #28]
 805270c:	1afa      	sublt	r2, r7, r3
 805270e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8052710:	bfbb      	ittet	lt
 8052712:	189b      	addlt	r3, r3, r2
 8052714:	930e      	strlt	r3, [sp, #56]	; 0x38
 8052716:	1bdf      	subge	r7, r3, r7
 8052718:	2700      	movlt	r7, #0
 805271a:	f1b9 0f00 	cmp.w	r9, #0
 805271e:	bfb5      	itete	lt
 8052720:	9b05      	ldrlt	r3, [sp, #20]
 8052722:	9d05      	ldrge	r5, [sp, #20]
 8052724:	eba3 0509 	sublt.w	r5, r3, r9
 8052728:	464b      	movge	r3, r9
 805272a:	bfb8      	it	lt
 805272c:	2300      	movlt	r3, #0
 805272e:	e77e      	b.n	805262e <_dtoa_r+0x6fe>
 8052730:	9f07      	ldr	r7, [sp, #28]
 8052732:	9d05      	ldr	r5, [sp, #20]
 8052734:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8052736:	e783      	b.n	8052640 <_dtoa_r+0x710>
 8052738:	9a07      	ldr	r2, [sp, #28]
 805273a:	e7ab      	b.n	8052694 <_dtoa_r+0x764>
 805273c:	2300      	movs	r3, #0
 805273e:	e7d4      	b.n	80526ea <_dtoa_r+0x7ba>
 8052740:	9b00      	ldr	r3, [sp, #0]
 8052742:	e7d2      	b.n	80526ea <_dtoa_r+0x7ba>
 8052744:	2300      	movs	r3, #0
 8052746:	9307      	str	r3, [sp, #28]
 8052748:	693b      	ldr	r3, [r7, #16]
 805274a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 805274e:	6918      	ldr	r0, [r3, #16]
 8052750:	f000 fc36 	bl	8052fc0 <__hi0bits>
 8052754:	f1c0 0020 	rsb	r0, r0, #32
 8052758:	4440      	add	r0, r8
 805275a:	f010 001f 	ands.w	r0, r0, #31
 805275e:	d047      	beq.n	80527f0 <_dtoa_r+0x8c0>
 8052760:	f1c0 0320 	rsb	r3, r0, #32
 8052764:	2b04      	cmp	r3, #4
 8052766:	dd3b      	ble.n	80527e0 <_dtoa_r+0x8b0>
 8052768:	9b05      	ldr	r3, [sp, #20]
 805276a:	f1c0 001c 	rsb	r0, r0, #28
 805276e:	4403      	add	r3, r0
 8052770:	9305      	str	r3, [sp, #20]
 8052772:	4405      	add	r5, r0
 8052774:	4480      	add	r8, r0
 8052776:	9b05      	ldr	r3, [sp, #20]
 8052778:	2b00      	cmp	r3, #0
 805277a:	dd05      	ble.n	8052788 <_dtoa_r+0x858>
 805277c:	461a      	mov	r2, r3
 805277e:	9904      	ldr	r1, [sp, #16]
 8052780:	4620      	mov	r0, r4
 8052782:	f000 fd59 	bl	8053238 <__lshift>
 8052786:	9004      	str	r0, [sp, #16]
 8052788:	f1b8 0f00 	cmp.w	r8, #0
 805278c:	dd05      	ble.n	805279a <_dtoa_r+0x86a>
 805278e:	4639      	mov	r1, r7
 8052790:	4642      	mov	r2, r8
 8052792:	4620      	mov	r0, r4
 8052794:	f000 fd50 	bl	8053238 <__lshift>
 8052798:	4607      	mov	r7, r0
 805279a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 805279c:	b353      	cbz	r3, 80527f4 <_dtoa_r+0x8c4>
 805279e:	4639      	mov	r1, r7
 80527a0:	9804      	ldr	r0, [sp, #16]
 80527a2:	f000 fd9d 	bl	80532e0 <__mcmp>
 80527a6:	2800      	cmp	r0, #0
 80527a8:	da24      	bge.n	80527f4 <_dtoa_r+0x8c4>
 80527aa:	2300      	movs	r3, #0
 80527ac:	220a      	movs	r2, #10
 80527ae:	9904      	ldr	r1, [sp, #16]
 80527b0:	4620      	mov	r0, r4
 80527b2:	f000 fbca 	bl	8052f4a <__multadd>
 80527b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80527b8:	9004      	str	r0, [sp, #16]
 80527ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80527be:	2b00      	cmp	r3, #0
 80527c0:	f000 814d 	beq.w	8052a5e <_dtoa_r+0xb2e>
 80527c4:	2300      	movs	r3, #0
 80527c6:	4631      	mov	r1, r6
 80527c8:	220a      	movs	r2, #10
 80527ca:	4620      	mov	r0, r4
 80527cc:	f000 fbbd 	bl	8052f4a <__multadd>
 80527d0:	9b02      	ldr	r3, [sp, #8]
 80527d2:	2b00      	cmp	r3, #0
 80527d4:	4606      	mov	r6, r0
 80527d6:	dc4f      	bgt.n	8052878 <_dtoa_r+0x948>
 80527d8:	9b06      	ldr	r3, [sp, #24]
 80527da:	2b02      	cmp	r3, #2
 80527dc:	dd4c      	ble.n	8052878 <_dtoa_r+0x948>
 80527de:	e011      	b.n	8052804 <_dtoa_r+0x8d4>
 80527e0:	d0c9      	beq.n	8052776 <_dtoa_r+0x846>
 80527e2:	9a05      	ldr	r2, [sp, #20]
 80527e4:	331c      	adds	r3, #28
 80527e6:	441a      	add	r2, r3
 80527e8:	9205      	str	r2, [sp, #20]
 80527ea:	441d      	add	r5, r3
 80527ec:	4498      	add	r8, r3
 80527ee:	e7c2      	b.n	8052776 <_dtoa_r+0x846>
 80527f0:	4603      	mov	r3, r0
 80527f2:	e7f6      	b.n	80527e2 <_dtoa_r+0x8b2>
 80527f4:	f1b9 0f00 	cmp.w	r9, #0
 80527f8:	dc38      	bgt.n	805286c <_dtoa_r+0x93c>
 80527fa:	9b06      	ldr	r3, [sp, #24]
 80527fc:	2b02      	cmp	r3, #2
 80527fe:	dd35      	ble.n	805286c <_dtoa_r+0x93c>
 8052800:	f8cd 9008 	str.w	r9, [sp, #8]
 8052804:	9b02      	ldr	r3, [sp, #8]
 8052806:	b963      	cbnz	r3, 8052822 <_dtoa_r+0x8f2>
 8052808:	4639      	mov	r1, r7
 805280a:	2205      	movs	r2, #5
 805280c:	4620      	mov	r0, r4
 805280e:	f000 fb9c 	bl	8052f4a <__multadd>
 8052812:	4601      	mov	r1, r0
 8052814:	4607      	mov	r7, r0
 8052816:	9804      	ldr	r0, [sp, #16]
 8052818:	f000 fd62 	bl	80532e0 <__mcmp>
 805281c:	2800      	cmp	r0, #0
 805281e:	f73f adcc 	bgt.w	80523ba <_dtoa_r+0x48a>
 8052822:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8052824:	465d      	mov	r5, fp
 8052826:	ea6f 0a03 	mvn.w	sl, r3
 805282a:	f04f 0900 	mov.w	r9, #0
 805282e:	4639      	mov	r1, r7
 8052830:	4620      	mov	r0, r4
 8052832:	f000 fb73 	bl	8052f1c <_Bfree>
 8052836:	2e00      	cmp	r6, #0
 8052838:	f43f aeb7 	beq.w	80525aa <_dtoa_r+0x67a>
 805283c:	f1b9 0f00 	cmp.w	r9, #0
 8052840:	d005      	beq.n	805284e <_dtoa_r+0x91e>
 8052842:	45b1      	cmp	r9, r6
 8052844:	d003      	beq.n	805284e <_dtoa_r+0x91e>
 8052846:	4649      	mov	r1, r9
 8052848:	4620      	mov	r0, r4
 805284a:	f000 fb67 	bl	8052f1c <_Bfree>
 805284e:	4631      	mov	r1, r6
 8052850:	4620      	mov	r0, r4
 8052852:	f000 fb63 	bl	8052f1c <_Bfree>
 8052856:	e6a8      	b.n	80525aa <_dtoa_r+0x67a>
 8052858:	2700      	movs	r7, #0
 805285a:	463e      	mov	r6, r7
 805285c:	e7e1      	b.n	8052822 <_dtoa_r+0x8f2>
 805285e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8052862:	463e      	mov	r6, r7
 8052864:	e5a9      	b.n	80523ba <_dtoa_r+0x48a>
 8052866:	bf00      	nop
 8052868:	40240000 	.word	0x40240000
 805286c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 805286e:	f8cd 9008 	str.w	r9, [sp, #8]
 8052872:	2b00      	cmp	r3, #0
 8052874:	f000 80fa 	beq.w	8052a6c <_dtoa_r+0xb3c>
 8052878:	2d00      	cmp	r5, #0
 805287a:	dd05      	ble.n	8052888 <_dtoa_r+0x958>
 805287c:	4631      	mov	r1, r6
 805287e:	462a      	mov	r2, r5
 8052880:	4620      	mov	r0, r4
 8052882:	f000 fcd9 	bl	8053238 <__lshift>
 8052886:	4606      	mov	r6, r0
 8052888:	9b07      	ldr	r3, [sp, #28]
 805288a:	2b00      	cmp	r3, #0
 805288c:	d04c      	beq.n	8052928 <_dtoa_r+0x9f8>
 805288e:	6871      	ldr	r1, [r6, #4]
 8052890:	4620      	mov	r0, r4
 8052892:	f000 fb0f 	bl	8052eb4 <_Balloc>
 8052896:	6932      	ldr	r2, [r6, #16]
 8052898:	3202      	adds	r2, #2
 805289a:	4605      	mov	r5, r0
 805289c:	0092      	lsls	r2, r2, #2
 805289e:	f106 010c 	add.w	r1, r6, #12
 80528a2:	300c      	adds	r0, #12
 80528a4:	f7fe fb5a 	bl	8050f5c <memcpy>
 80528a8:	2201      	movs	r2, #1
 80528aa:	4629      	mov	r1, r5
 80528ac:	4620      	mov	r0, r4
 80528ae:	f000 fcc3 	bl	8053238 <__lshift>
 80528b2:	9b00      	ldr	r3, [sp, #0]
 80528b4:	f8cd b014 	str.w	fp, [sp, #20]
 80528b8:	f003 0301 	and.w	r3, r3, #1
 80528bc:	46b1      	mov	r9, r6
 80528be:	9307      	str	r3, [sp, #28]
 80528c0:	4606      	mov	r6, r0
 80528c2:	4639      	mov	r1, r7
 80528c4:	9804      	ldr	r0, [sp, #16]
 80528c6:	f7ff faa5 	bl	8051e14 <quorem>
 80528ca:	4649      	mov	r1, r9
 80528cc:	4605      	mov	r5, r0
 80528ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80528d2:	9804      	ldr	r0, [sp, #16]
 80528d4:	f000 fd04 	bl	80532e0 <__mcmp>
 80528d8:	4632      	mov	r2, r6
 80528da:	9000      	str	r0, [sp, #0]
 80528dc:	4639      	mov	r1, r7
 80528de:	4620      	mov	r0, r4
 80528e0:	f000 fd18 	bl	8053314 <__mdiff>
 80528e4:	68c3      	ldr	r3, [r0, #12]
 80528e6:	4602      	mov	r2, r0
 80528e8:	bb03      	cbnz	r3, 805292c <_dtoa_r+0x9fc>
 80528ea:	4601      	mov	r1, r0
 80528ec:	9008      	str	r0, [sp, #32]
 80528ee:	9804      	ldr	r0, [sp, #16]
 80528f0:	f000 fcf6 	bl	80532e0 <__mcmp>
 80528f4:	9a08      	ldr	r2, [sp, #32]
 80528f6:	4603      	mov	r3, r0
 80528f8:	4611      	mov	r1, r2
 80528fa:	4620      	mov	r0, r4
 80528fc:	9308      	str	r3, [sp, #32]
 80528fe:	f000 fb0d 	bl	8052f1c <_Bfree>
 8052902:	9b08      	ldr	r3, [sp, #32]
 8052904:	b9a3      	cbnz	r3, 8052930 <_dtoa_r+0xa00>
 8052906:	9a06      	ldr	r2, [sp, #24]
 8052908:	b992      	cbnz	r2, 8052930 <_dtoa_r+0xa00>
 805290a:	9a07      	ldr	r2, [sp, #28]
 805290c:	b982      	cbnz	r2, 8052930 <_dtoa_r+0xa00>
 805290e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8052912:	d029      	beq.n	8052968 <_dtoa_r+0xa38>
 8052914:	9b00      	ldr	r3, [sp, #0]
 8052916:	2b00      	cmp	r3, #0
 8052918:	dd01      	ble.n	805291e <_dtoa_r+0x9ee>
 805291a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 805291e:	9b05      	ldr	r3, [sp, #20]
 8052920:	1c5d      	adds	r5, r3, #1
 8052922:	f883 8000 	strb.w	r8, [r3]
 8052926:	e782      	b.n	805282e <_dtoa_r+0x8fe>
 8052928:	4630      	mov	r0, r6
 805292a:	e7c2      	b.n	80528b2 <_dtoa_r+0x982>
 805292c:	2301      	movs	r3, #1
 805292e:	e7e3      	b.n	80528f8 <_dtoa_r+0x9c8>
 8052930:	9a00      	ldr	r2, [sp, #0]
 8052932:	2a00      	cmp	r2, #0
 8052934:	db04      	blt.n	8052940 <_dtoa_r+0xa10>
 8052936:	d125      	bne.n	8052984 <_dtoa_r+0xa54>
 8052938:	9a06      	ldr	r2, [sp, #24]
 805293a:	bb1a      	cbnz	r2, 8052984 <_dtoa_r+0xa54>
 805293c:	9a07      	ldr	r2, [sp, #28]
 805293e:	bb0a      	cbnz	r2, 8052984 <_dtoa_r+0xa54>
 8052940:	2b00      	cmp	r3, #0
 8052942:	ddec      	ble.n	805291e <_dtoa_r+0x9ee>
 8052944:	2201      	movs	r2, #1
 8052946:	9904      	ldr	r1, [sp, #16]
 8052948:	4620      	mov	r0, r4
 805294a:	f000 fc75 	bl	8053238 <__lshift>
 805294e:	4639      	mov	r1, r7
 8052950:	9004      	str	r0, [sp, #16]
 8052952:	f000 fcc5 	bl	80532e0 <__mcmp>
 8052956:	2800      	cmp	r0, #0
 8052958:	dc03      	bgt.n	8052962 <_dtoa_r+0xa32>
 805295a:	d1e0      	bne.n	805291e <_dtoa_r+0x9ee>
 805295c:	f018 0f01 	tst.w	r8, #1
 8052960:	d0dd      	beq.n	805291e <_dtoa_r+0x9ee>
 8052962:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8052966:	d1d8      	bne.n	805291a <_dtoa_r+0x9ea>
 8052968:	9b05      	ldr	r3, [sp, #20]
 805296a:	9a05      	ldr	r2, [sp, #20]
 805296c:	1c5d      	adds	r5, r3, #1
 805296e:	2339      	movs	r3, #57	; 0x39
 8052970:	7013      	strb	r3, [r2, #0]
 8052972:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8052976:	2b39      	cmp	r3, #57	; 0x39
 8052978:	f105 32ff 	add.w	r2, r5, #4294967295
 805297c:	d04f      	beq.n	8052a1e <_dtoa_r+0xaee>
 805297e:	3301      	adds	r3, #1
 8052980:	7013      	strb	r3, [r2, #0]
 8052982:	e754      	b.n	805282e <_dtoa_r+0x8fe>
 8052984:	9a05      	ldr	r2, [sp, #20]
 8052986:	2b00      	cmp	r3, #0
 8052988:	f102 0501 	add.w	r5, r2, #1
 805298c:	dd06      	ble.n	805299c <_dtoa_r+0xa6c>
 805298e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8052992:	d0e9      	beq.n	8052968 <_dtoa_r+0xa38>
 8052994:	f108 0801 	add.w	r8, r8, #1
 8052998:	9b05      	ldr	r3, [sp, #20]
 805299a:	e7c2      	b.n	8052922 <_dtoa_r+0x9f2>
 805299c:	9a02      	ldr	r2, [sp, #8]
 805299e:	f805 8c01 	strb.w	r8, [r5, #-1]
 80529a2:	eba5 030b 	sub.w	r3, r5, fp
 80529a6:	4293      	cmp	r3, r2
 80529a8:	d021      	beq.n	80529ee <_dtoa_r+0xabe>
 80529aa:	2300      	movs	r3, #0
 80529ac:	220a      	movs	r2, #10
 80529ae:	9904      	ldr	r1, [sp, #16]
 80529b0:	4620      	mov	r0, r4
 80529b2:	f000 faca 	bl	8052f4a <__multadd>
 80529b6:	45b1      	cmp	r9, r6
 80529b8:	9004      	str	r0, [sp, #16]
 80529ba:	f04f 0300 	mov.w	r3, #0
 80529be:	f04f 020a 	mov.w	r2, #10
 80529c2:	4649      	mov	r1, r9
 80529c4:	4620      	mov	r0, r4
 80529c6:	d105      	bne.n	80529d4 <_dtoa_r+0xaa4>
 80529c8:	f000 fabf 	bl	8052f4a <__multadd>
 80529cc:	4681      	mov	r9, r0
 80529ce:	4606      	mov	r6, r0
 80529d0:	9505      	str	r5, [sp, #20]
 80529d2:	e776      	b.n	80528c2 <_dtoa_r+0x992>
 80529d4:	f000 fab9 	bl	8052f4a <__multadd>
 80529d8:	4631      	mov	r1, r6
 80529da:	4681      	mov	r9, r0
 80529dc:	2300      	movs	r3, #0
 80529de:	220a      	movs	r2, #10
 80529e0:	4620      	mov	r0, r4
 80529e2:	f000 fab2 	bl	8052f4a <__multadd>
 80529e6:	4606      	mov	r6, r0
 80529e8:	e7f2      	b.n	80529d0 <_dtoa_r+0xaa0>
 80529ea:	f04f 0900 	mov.w	r9, #0
 80529ee:	2201      	movs	r2, #1
 80529f0:	9904      	ldr	r1, [sp, #16]
 80529f2:	4620      	mov	r0, r4
 80529f4:	f000 fc20 	bl	8053238 <__lshift>
 80529f8:	4639      	mov	r1, r7
 80529fa:	9004      	str	r0, [sp, #16]
 80529fc:	f000 fc70 	bl	80532e0 <__mcmp>
 8052a00:	2800      	cmp	r0, #0
 8052a02:	dcb6      	bgt.n	8052972 <_dtoa_r+0xa42>
 8052a04:	d102      	bne.n	8052a0c <_dtoa_r+0xadc>
 8052a06:	f018 0f01 	tst.w	r8, #1
 8052a0a:	d1b2      	bne.n	8052972 <_dtoa_r+0xa42>
 8052a0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8052a10:	2b30      	cmp	r3, #48	; 0x30
 8052a12:	f105 32ff 	add.w	r2, r5, #4294967295
 8052a16:	f47f af0a 	bne.w	805282e <_dtoa_r+0x8fe>
 8052a1a:	4615      	mov	r5, r2
 8052a1c:	e7f6      	b.n	8052a0c <_dtoa_r+0xadc>
 8052a1e:	4593      	cmp	fp, r2
 8052a20:	d105      	bne.n	8052a2e <_dtoa_r+0xafe>
 8052a22:	2331      	movs	r3, #49	; 0x31
 8052a24:	f10a 0a01 	add.w	sl, sl, #1
 8052a28:	f88b 3000 	strb.w	r3, [fp]
 8052a2c:	e6ff      	b.n	805282e <_dtoa_r+0x8fe>
 8052a2e:	4615      	mov	r5, r2
 8052a30:	e79f      	b.n	8052972 <_dtoa_r+0xa42>
 8052a32:	f8df b064 	ldr.w	fp, [pc, #100]	; 8052a98 <_dtoa_r+0xb68>
 8052a36:	e007      	b.n	8052a48 <_dtoa_r+0xb18>
 8052a38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8052a3a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8052a9c <_dtoa_r+0xb6c>
 8052a3e:	b11b      	cbz	r3, 8052a48 <_dtoa_r+0xb18>
 8052a40:	f10b 0308 	add.w	r3, fp, #8
 8052a44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8052a46:	6013      	str	r3, [r2, #0]
 8052a48:	4658      	mov	r0, fp
 8052a4a:	b017      	add	sp, #92	; 0x5c
 8052a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8052a50:	9b06      	ldr	r3, [sp, #24]
 8052a52:	2b01      	cmp	r3, #1
 8052a54:	f77f ae35 	ble.w	80526c2 <_dtoa_r+0x792>
 8052a58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8052a5a:	9307      	str	r3, [sp, #28]
 8052a5c:	e649      	b.n	80526f2 <_dtoa_r+0x7c2>
 8052a5e:	9b02      	ldr	r3, [sp, #8]
 8052a60:	2b00      	cmp	r3, #0
 8052a62:	dc03      	bgt.n	8052a6c <_dtoa_r+0xb3c>
 8052a64:	9b06      	ldr	r3, [sp, #24]
 8052a66:	2b02      	cmp	r3, #2
 8052a68:	f73f aecc 	bgt.w	8052804 <_dtoa_r+0x8d4>
 8052a6c:	465d      	mov	r5, fp
 8052a6e:	4639      	mov	r1, r7
 8052a70:	9804      	ldr	r0, [sp, #16]
 8052a72:	f7ff f9cf 	bl	8051e14 <quorem>
 8052a76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8052a7a:	f805 8b01 	strb.w	r8, [r5], #1
 8052a7e:	9a02      	ldr	r2, [sp, #8]
 8052a80:	eba5 030b 	sub.w	r3, r5, fp
 8052a84:	429a      	cmp	r2, r3
 8052a86:	ddb0      	ble.n	80529ea <_dtoa_r+0xaba>
 8052a88:	2300      	movs	r3, #0
 8052a8a:	220a      	movs	r2, #10
 8052a8c:	9904      	ldr	r1, [sp, #16]
 8052a8e:	4620      	mov	r0, r4
 8052a90:	f000 fa5b 	bl	8052f4a <__multadd>
 8052a94:	9004      	str	r0, [sp, #16]
 8052a96:	e7ea      	b.n	8052a6e <_dtoa_r+0xb3e>
 8052a98:	08054680 	.word	0x08054680
 8052a9c:	0805537e 	.word	0x0805537e

08052aa0 <__sflush_r>:
 8052aa0:	898a      	ldrh	r2, [r1, #12]
 8052aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8052aa6:	4605      	mov	r5, r0
 8052aa8:	0710      	lsls	r0, r2, #28
 8052aaa:	460c      	mov	r4, r1
 8052aac:	d458      	bmi.n	8052b60 <__sflush_r+0xc0>
 8052aae:	684b      	ldr	r3, [r1, #4]
 8052ab0:	2b00      	cmp	r3, #0
 8052ab2:	dc05      	bgt.n	8052ac0 <__sflush_r+0x20>
 8052ab4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8052ab6:	2b00      	cmp	r3, #0
 8052ab8:	dc02      	bgt.n	8052ac0 <__sflush_r+0x20>
 8052aba:	2000      	movs	r0, #0
 8052abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8052ac0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8052ac2:	2e00      	cmp	r6, #0
 8052ac4:	d0f9      	beq.n	8052aba <__sflush_r+0x1a>
 8052ac6:	2300      	movs	r3, #0
 8052ac8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8052acc:	682f      	ldr	r7, [r5, #0]
 8052ace:	6a21      	ldr	r1, [r4, #32]
 8052ad0:	602b      	str	r3, [r5, #0]
 8052ad2:	d032      	beq.n	8052b3a <__sflush_r+0x9a>
 8052ad4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8052ad6:	89a3      	ldrh	r3, [r4, #12]
 8052ad8:	075a      	lsls	r2, r3, #29
 8052ada:	d505      	bpl.n	8052ae8 <__sflush_r+0x48>
 8052adc:	6863      	ldr	r3, [r4, #4]
 8052ade:	1ac0      	subs	r0, r0, r3
 8052ae0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8052ae2:	b10b      	cbz	r3, 8052ae8 <__sflush_r+0x48>
 8052ae4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8052ae6:	1ac0      	subs	r0, r0, r3
 8052ae8:	2300      	movs	r3, #0
 8052aea:	4602      	mov	r2, r0
 8052aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8052aee:	6a21      	ldr	r1, [r4, #32]
 8052af0:	4628      	mov	r0, r5
 8052af2:	47b0      	blx	r6
 8052af4:	1c43      	adds	r3, r0, #1
 8052af6:	89a3      	ldrh	r3, [r4, #12]
 8052af8:	d106      	bne.n	8052b08 <__sflush_r+0x68>
 8052afa:	6829      	ldr	r1, [r5, #0]
 8052afc:	291d      	cmp	r1, #29
 8052afe:	d848      	bhi.n	8052b92 <__sflush_r+0xf2>
 8052b00:	4a29      	ldr	r2, [pc, #164]	; (8052ba8 <__sflush_r+0x108>)
 8052b02:	40ca      	lsrs	r2, r1
 8052b04:	07d6      	lsls	r6, r2, #31
 8052b06:	d544      	bpl.n	8052b92 <__sflush_r+0xf2>
 8052b08:	2200      	movs	r2, #0
 8052b0a:	6062      	str	r2, [r4, #4]
 8052b0c:	04d9      	lsls	r1, r3, #19
 8052b0e:	6922      	ldr	r2, [r4, #16]
 8052b10:	6022      	str	r2, [r4, #0]
 8052b12:	d504      	bpl.n	8052b1e <__sflush_r+0x7e>
 8052b14:	1c42      	adds	r2, r0, #1
 8052b16:	d101      	bne.n	8052b1c <__sflush_r+0x7c>
 8052b18:	682b      	ldr	r3, [r5, #0]
 8052b1a:	b903      	cbnz	r3, 8052b1e <__sflush_r+0x7e>
 8052b1c:	6560      	str	r0, [r4, #84]	; 0x54
 8052b1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8052b20:	602f      	str	r7, [r5, #0]
 8052b22:	2900      	cmp	r1, #0
 8052b24:	d0c9      	beq.n	8052aba <__sflush_r+0x1a>
 8052b26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8052b2a:	4299      	cmp	r1, r3
 8052b2c:	d002      	beq.n	8052b34 <__sflush_r+0x94>
 8052b2e:	4628      	mov	r0, r5
 8052b30:	f000 fcaa 	bl	8053488 <_free_r>
 8052b34:	2000      	movs	r0, #0
 8052b36:	6360      	str	r0, [r4, #52]	; 0x34
 8052b38:	e7c0      	b.n	8052abc <__sflush_r+0x1c>
 8052b3a:	2301      	movs	r3, #1
 8052b3c:	4628      	mov	r0, r5
 8052b3e:	47b0      	blx	r6
 8052b40:	1c41      	adds	r1, r0, #1
 8052b42:	d1c8      	bne.n	8052ad6 <__sflush_r+0x36>
 8052b44:	682b      	ldr	r3, [r5, #0]
 8052b46:	2b00      	cmp	r3, #0
 8052b48:	d0c5      	beq.n	8052ad6 <__sflush_r+0x36>
 8052b4a:	2b1d      	cmp	r3, #29
 8052b4c:	d001      	beq.n	8052b52 <__sflush_r+0xb2>
 8052b4e:	2b16      	cmp	r3, #22
 8052b50:	d101      	bne.n	8052b56 <__sflush_r+0xb6>
 8052b52:	602f      	str	r7, [r5, #0]
 8052b54:	e7b1      	b.n	8052aba <__sflush_r+0x1a>
 8052b56:	89a3      	ldrh	r3, [r4, #12]
 8052b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8052b5c:	81a3      	strh	r3, [r4, #12]
 8052b5e:	e7ad      	b.n	8052abc <__sflush_r+0x1c>
 8052b60:	690f      	ldr	r7, [r1, #16]
 8052b62:	2f00      	cmp	r7, #0
 8052b64:	d0a9      	beq.n	8052aba <__sflush_r+0x1a>
 8052b66:	0793      	lsls	r3, r2, #30
 8052b68:	680e      	ldr	r6, [r1, #0]
 8052b6a:	bf08      	it	eq
 8052b6c:	694b      	ldreq	r3, [r1, #20]
 8052b6e:	600f      	str	r7, [r1, #0]
 8052b70:	bf18      	it	ne
 8052b72:	2300      	movne	r3, #0
 8052b74:	eba6 0807 	sub.w	r8, r6, r7
 8052b78:	608b      	str	r3, [r1, #8]
 8052b7a:	f1b8 0f00 	cmp.w	r8, #0
 8052b7e:	dd9c      	ble.n	8052aba <__sflush_r+0x1a>
 8052b80:	4643      	mov	r3, r8
 8052b82:	463a      	mov	r2, r7
 8052b84:	6a21      	ldr	r1, [r4, #32]
 8052b86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8052b88:	4628      	mov	r0, r5
 8052b8a:	47b0      	blx	r6
 8052b8c:	2800      	cmp	r0, #0
 8052b8e:	dc06      	bgt.n	8052b9e <__sflush_r+0xfe>
 8052b90:	89a3      	ldrh	r3, [r4, #12]
 8052b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8052b96:	81a3      	strh	r3, [r4, #12]
 8052b98:	f04f 30ff 	mov.w	r0, #4294967295
 8052b9c:	e78e      	b.n	8052abc <__sflush_r+0x1c>
 8052b9e:	4407      	add	r7, r0
 8052ba0:	eba8 0800 	sub.w	r8, r8, r0
 8052ba4:	e7e9      	b.n	8052b7a <__sflush_r+0xda>
 8052ba6:	bf00      	nop
 8052ba8:	20400001 	.word	0x20400001

08052bac <_fflush_r>:
 8052bac:	b538      	push	{r3, r4, r5, lr}
 8052bae:	690b      	ldr	r3, [r1, #16]
 8052bb0:	4605      	mov	r5, r0
 8052bb2:	460c      	mov	r4, r1
 8052bb4:	b1db      	cbz	r3, 8052bee <_fflush_r+0x42>
 8052bb6:	b118      	cbz	r0, 8052bc0 <_fflush_r+0x14>
 8052bb8:	6983      	ldr	r3, [r0, #24]
 8052bba:	b90b      	cbnz	r3, 8052bc0 <_fflush_r+0x14>
 8052bbc:	f000 f860 	bl	8052c80 <__sinit>
 8052bc0:	4b0c      	ldr	r3, [pc, #48]	; (8052bf4 <_fflush_r+0x48>)
 8052bc2:	429c      	cmp	r4, r3
 8052bc4:	d109      	bne.n	8052bda <_fflush_r+0x2e>
 8052bc6:	686c      	ldr	r4, [r5, #4]
 8052bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8052bcc:	b17b      	cbz	r3, 8052bee <_fflush_r+0x42>
 8052bce:	4621      	mov	r1, r4
 8052bd0:	4628      	mov	r0, r5
 8052bd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8052bd6:	f7ff bf63 	b.w	8052aa0 <__sflush_r>
 8052bda:	4b07      	ldr	r3, [pc, #28]	; (8052bf8 <_fflush_r+0x4c>)
 8052bdc:	429c      	cmp	r4, r3
 8052bde:	d101      	bne.n	8052be4 <_fflush_r+0x38>
 8052be0:	68ac      	ldr	r4, [r5, #8]
 8052be2:	e7f1      	b.n	8052bc8 <_fflush_r+0x1c>
 8052be4:	4b05      	ldr	r3, [pc, #20]	; (8052bfc <_fflush_r+0x50>)
 8052be6:	429c      	cmp	r4, r3
 8052be8:	bf08      	it	eq
 8052bea:	68ec      	ldreq	r4, [r5, #12]
 8052bec:	e7ec      	b.n	8052bc8 <_fflush_r+0x1c>
 8052bee:	2000      	movs	r0, #0
 8052bf0:	bd38      	pop	{r3, r4, r5, pc}
 8052bf2:	bf00      	nop
 8052bf4:	080553ac 	.word	0x080553ac
 8052bf8:	080553cc 	.word	0x080553cc
 8052bfc:	0805538c 	.word	0x0805538c

08052c00 <std>:
 8052c00:	2300      	movs	r3, #0
 8052c02:	b510      	push	{r4, lr}
 8052c04:	4604      	mov	r4, r0
 8052c06:	e9c0 3300 	strd	r3, r3, [r0]
 8052c0a:	6083      	str	r3, [r0, #8]
 8052c0c:	8181      	strh	r1, [r0, #12]
 8052c0e:	6643      	str	r3, [r0, #100]	; 0x64
 8052c10:	81c2      	strh	r2, [r0, #14]
 8052c12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8052c16:	6183      	str	r3, [r0, #24]
 8052c18:	4619      	mov	r1, r3
 8052c1a:	2208      	movs	r2, #8
 8052c1c:	305c      	adds	r0, #92	; 0x5c
 8052c1e:	f7fe f9a8 	bl	8050f72 <memset>
 8052c22:	4b05      	ldr	r3, [pc, #20]	; (8052c38 <std+0x38>)
 8052c24:	6263      	str	r3, [r4, #36]	; 0x24
 8052c26:	4b05      	ldr	r3, [pc, #20]	; (8052c3c <std+0x3c>)
 8052c28:	62a3      	str	r3, [r4, #40]	; 0x28
 8052c2a:	4b05      	ldr	r3, [pc, #20]	; (8052c40 <std+0x40>)
 8052c2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8052c2e:	4b05      	ldr	r3, [pc, #20]	; (8052c44 <std+0x44>)
 8052c30:	6224      	str	r4, [r4, #32]
 8052c32:	6323      	str	r3, [r4, #48]	; 0x30
 8052c34:	bd10      	pop	{r4, pc}
 8052c36:	bf00      	nop
 8052c38:	08053b1d 	.word	0x08053b1d
 8052c3c:	08053b3f 	.word	0x08053b3f
 8052c40:	08053b77 	.word	0x08053b77
 8052c44:	08053b9b 	.word	0x08053b9b

08052c48 <_cleanup_r>:
 8052c48:	4901      	ldr	r1, [pc, #4]	; (8052c50 <_cleanup_r+0x8>)
 8052c4a:	f000 b885 	b.w	8052d58 <_fwalk_reent>
 8052c4e:	bf00      	nop
 8052c50:	08052bad 	.word	0x08052bad

08052c54 <__sfmoreglue>:
 8052c54:	b570      	push	{r4, r5, r6, lr}
 8052c56:	1e4a      	subs	r2, r1, #1
 8052c58:	2568      	movs	r5, #104	; 0x68
 8052c5a:	4355      	muls	r5, r2
 8052c5c:	460e      	mov	r6, r1
 8052c5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8052c62:	f000 fc5f 	bl	8053524 <_malloc_r>
 8052c66:	4604      	mov	r4, r0
 8052c68:	b140      	cbz	r0, 8052c7c <__sfmoreglue+0x28>
 8052c6a:	2100      	movs	r1, #0
 8052c6c:	e9c0 1600 	strd	r1, r6, [r0]
 8052c70:	300c      	adds	r0, #12
 8052c72:	60a0      	str	r0, [r4, #8]
 8052c74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8052c78:	f7fe f97b 	bl	8050f72 <memset>
 8052c7c:	4620      	mov	r0, r4
 8052c7e:	bd70      	pop	{r4, r5, r6, pc}

08052c80 <__sinit>:
 8052c80:	6983      	ldr	r3, [r0, #24]
 8052c82:	b510      	push	{r4, lr}
 8052c84:	4604      	mov	r4, r0
 8052c86:	bb33      	cbnz	r3, 8052cd6 <__sinit+0x56>
 8052c88:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8052c8c:	6503      	str	r3, [r0, #80]	; 0x50
 8052c8e:	4b12      	ldr	r3, [pc, #72]	; (8052cd8 <__sinit+0x58>)
 8052c90:	4a12      	ldr	r2, [pc, #72]	; (8052cdc <__sinit+0x5c>)
 8052c92:	681b      	ldr	r3, [r3, #0]
 8052c94:	6282      	str	r2, [r0, #40]	; 0x28
 8052c96:	4298      	cmp	r0, r3
 8052c98:	bf04      	itt	eq
 8052c9a:	2301      	moveq	r3, #1
 8052c9c:	6183      	streq	r3, [r0, #24]
 8052c9e:	f000 f81f 	bl	8052ce0 <__sfp>
 8052ca2:	6060      	str	r0, [r4, #4]
 8052ca4:	4620      	mov	r0, r4
 8052ca6:	f000 f81b 	bl	8052ce0 <__sfp>
 8052caa:	60a0      	str	r0, [r4, #8]
 8052cac:	4620      	mov	r0, r4
 8052cae:	f000 f817 	bl	8052ce0 <__sfp>
 8052cb2:	2200      	movs	r2, #0
 8052cb4:	60e0      	str	r0, [r4, #12]
 8052cb6:	2104      	movs	r1, #4
 8052cb8:	6860      	ldr	r0, [r4, #4]
 8052cba:	f7ff ffa1 	bl	8052c00 <std>
 8052cbe:	2201      	movs	r2, #1
 8052cc0:	2109      	movs	r1, #9
 8052cc2:	68a0      	ldr	r0, [r4, #8]
 8052cc4:	f7ff ff9c 	bl	8052c00 <std>
 8052cc8:	2202      	movs	r2, #2
 8052cca:	2112      	movs	r1, #18
 8052ccc:	68e0      	ldr	r0, [r4, #12]
 8052cce:	f7ff ff97 	bl	8052c00 <std>
 8052cd2:	2301      	movs	r3, #1
 8052cd4:	61a3      	str	r3, [r4, #24]
 8052cd6:	bd10      	pop	{r4, pc}
 8052cd8:	08055348 	.word	0x08055348
 8052cdc:	08052c49 	.word	0x08052c49

08052ce0 <__sfp>:
 8052ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8052ce2:	4b1b      	ldr	r3, [pc, #108]	; (8052d50 <__sfp+0x70>)
 8052ce4:	681e      	ldr	r6, [r3, #0]
 8052ce6:	69b3      	ldr	r3, [r6, #24]
 8052ce8:	4607      	mov	r7, r0
 8052cea:	b913      	cbnz	r3, 8052cf2 <__sfp+0x12>
 8052cec:	4630      	mov	r0, r6
 8052cee:	f7ff ffc7 	bl	8052c80 <__sinit>
 8052cf2:	3648      	adds	r6, #72	; 0x48
 8052cf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8052cf8:	3b01      	subs	r3, #1
 8052cfa:	d503      	bpl.n	8052d04 <__sfp+0x24>
 8052cfc:	6833      	ldr	r3, [r6, #0]
 8052cfe:	b133      	cbz	r3, 8052d0e <__sfp+0x2e>
 8052d00:	6836      	ldr	r6, [r6, #0]
 8052d02:	e7f7      	b.n	8052cf4 <__sfp+0x14>
 8052d04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8052d08:	b16d      	cbz	r5, 8052d26 <__sfp+0x46>
 8052d0a:	3468      	adds	r4, #104	; 0x68
 8052d0c:	e7f4      	b.n	8052cf8 <__sfp+0x18>
 8052d0e:	2104      	movs	r1, #4
 8052d10:	4638      	mov	r0, r7
 8052d12:	f7ff ff9f 	bl	8052c54 <__sfmoreglue>
 8052d16:	6030      	str	r0, [r6, #0]
 8052d18:	2800      	cmp	r0, #0
 8052d1a:	d1f1      	bne.n	8052d00 <__sfp+0x20>
 8052d1c:	230c      	movs	r3, #12
 8052d1e:	603b      	str	r3, [r7, #0]
 8052d20:	4604      	mov	r4, r0
 8052d22:	4620      	mov	r0, r4
 8052d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8052d26:	4b0b      	ldr	r3, [pc, #44]	; (8052d54 <__sfp+0x74>)
 8052d28:	6665      	str	r5, [r4, #100]	; 0x64
 8052d2a:	e9c4 5500 	strd	r5, r5, [r4]
 8052d2e:	60a5      	str	r5, [r4, #8]
 8052d30:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8052d34:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8052d38:	2208      	movs	r2, #8
 8052d3a:	4629      	mov	r1, r5
 8052d3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8052d40:	f7fe f917 	bl	8050f72 <memset>
 8052d44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8052d48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8052d4c:	e7e9      	b.n	8052d22 <__sfp+0x42>
 8052d4e:	bf00      	nop
 8052d50:	08055348 	.word	0x08055348
 8052d54:	ffff0001 	.word	0xffff0001

08052d58 <_fwalk_reent>:
 8052d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8052d5c:	4680      	mov	r8, r0
 8052d5e:	4689      	mov	r9, r1
 8052d60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8052d64:	2600      	movs	r6, #0
 8052d66:	b914      	cbnz	r4, 8052d6e <_fwalk_reent+0x16>
 8052d68:	4630      	mov	r0, r6
 8052d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8052d6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8052d72:	3f01      	subs	r7, #1
 8052d74:	d501      	bpl.n	8052d7a <_fwalk_reent+0x22>
 8052d76:	6824      	ldr	r4, [r4, #0]
 8052d78:	e7f5      	b.n	8052d66 <_fwalk_reent+0xe>
 8052d7a:	89ab      	ldrh	r3, [r5, #12]
 8052d7c:	2b01      	cmp	r3, #1
 8052d7e:	d907      	bls.n	8052d90 <_fwalk_reent+0x38>
 8052d80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8052d84:	3301      	adds	r3, #1
 8052d86:	d003      	beq.n	8052d90 <_fwalk_reent+0x38>
 8052d88:	4629      	mov	r1, r5
 8052d8a:	4640      	mov	r0, r8
 8052d8c:	47c8      	blx	r9
 8052d8e:	4306      	orrs	r6, r0
 8052d90:	3568      	adds	r5, #104	; 0x68
 8052d92:	e7ee      	b.n	8052d72 <_fwalk_reent+0x1a>

08052d94 <__locale_ctype_ptr_l>:
 8052d94:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8052d98:	4770      	bx	lr
	...

08052d9c <_localeconv_r>:
 8052d9c:	4b04      	ldr	r3, [pc, #16]	; (8052db0 <_localeconv_r+0x14>)
 8052d9e:	681b      	ldr	r3, [r3, #0]
 8052da0:	6a18      	ldr	r0, [r3, #32]
 8052da2:	4b04      	ldr	r3, [pc, #16]	; (8052db4 <_localeconv_r+0x18>)
 8052da4:	2800      	cmp	r0, #0
 8052da6:	bf08      	it	eq
 8052da8:	4618      	moveq	r0, r3
 8052daa:	30f0      	adds	r0, #240	; 0xf0
 8052dac:	4770      	bx	lr
 8052dae:	bf00      	nop
 8052db0:	20001210 	.word	0x20001210
 8052db4:	20001274 	.word	0x20001274

08052db8 <__swhatbuf_r>:
 8052db8:	b570      	push	{r4, r5, r6, lr}
 8052dba:	460e      	mov	r6, r1
 8052dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8052dc0:	2900      	cmp	r1, #0
 8052dc2:	b096      	sub	sp, #88	; 0x58
 8052dc4:	4614      	mov	r4, r2
 8052dc6:	461d      	mov	r5, r3
 8052dc8:	da07      	bge.n	8052dda <__swhatbuf_r+0x22>
 8052dca:	2300      	movs	r3, #0
 8052dcc:	602b      	str	r3, [r5, #0]
 8052dce:	89b3      	ldrh	r3, [r6, #12]
 8052dd0:	061a      	lsls	r2, r3, #24
 8052dd2:	d410      	bmi.n	8052df6 <__swhatbuf_r+0x3e>
 8052dd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8052dd8:	e00e      	b.n	8052df8 <__swhatbuf_r+0x40>
 8052dda:	466a      	mov	r2, sp
 8052ddc:	f000 ff10 	bl	8053c00 <_fstat_r>
 8052de0:	2800      	cmp	r0, #0
 8052de2:	dbf2      	blt.n	8052dca <__swhatbuf_r+0x12>
 8052de4:	9a01      	ldr	r2, [sp, #4]
 8052de6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8052dea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8052dee:	425a      	negs	r2, r3
 8052df0:	415a      	adcs	r2, r3
 8052df2:	602a      	str	r2, [r5, #0]
 8052df4:	e7ee      	b.n	8052dd4 <__swhatbuf_r+0x1c>
 8052df6:	2340      	movs	r3, #64	; 0x40
 8052df8:	2000      	movs	r0, #0
 8052dfa:	6023      	str	r3, [r4, #0]
 8052dfc:	b016      	add	sp, #88	; 0x58
 8052dfe:	bd70      	pop	{r4, r5, r6, pc}

08052e00 <__smakebuf_r>:
 8052e00:	898b      	ldrh	r3, [r1, #12]
 8052e02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8052e04:	079d      	lsls	r5, r3, #30
 8052e06:	4606      	mov	r6, r0
 8052e08:	460c      	mov	r4, r1
 8052e0a:	d507      	bpl.n	8052e1c <__smakebuf_r+0x1c>
 8052e0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8052e10:	6023      	str	r3, [r4, #0]
 8052e12:	6123      	str	r3, [r4, #16]
 8052e14:	2301      	movs	r3, #1
 8052e16:	6163      	str	r3, [r4, #20]
 8052e18:	b002      	add	sp, #8
 8052e1a:	bd70      	pop	{r4, r5, r6, pc}
 8052e1c:	ab01      	add	r3, sp, #4
 8052e1e:	466a      	mov	r2, sp
 8052e20:	f7ff ffca 	bl	8052db8 <__swhatbuf_r>
 8052e24:	9900      	ldr	r1, [sp, #0]
 8052e26:	4605      	mov	r5, r0
 8052e28:	4630      	mov	r0, r6
 8052e2a:	f000 fb7b 	bl	8053524 <_malloc_r>
 8052e2e:	b948      	cbnz	r0, 8052e44 <__smakebuf_r+0x44>
 8052e30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8052e34:	059a      	lsls	r2, r3, #22
 8052e36:	d4ef      	bmi.n	8052e18 <__smakebuf_r+0x18>
 8052e38:	f023 0303 	bic.w	r3, r3, #3
 8052e3c:	f043 0302 	orr.w	r3, r3, #2
 8052e40:	81a3      	strh	r3, [r4, #12]
 8052e42:	e7e3      	b.n	8052e0c <__smakebuf_r+0xc>
 8052e44:	4b0d      	ldr	r3, [pc, #52]	; (8052e7c <__smakebuf_r+0x7c>)
 8052e46:	62b3      	str	r3, [r6, #40]	; 0x28
 8052e48:	89a3      	ldrh	r3, [r4, #12]
 8052e4a:	6020      	str	r0, [r4, #0]
 8052e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8052e50:	81a3      	strh	r3, [r4, #12]
 8052e52:	9b00      	ldr	r3, [sp, #0]
 8052e54:	6163      	str	r3, [r4, #20]
 8052e56:	9b01      	ldr	r3, [sp, #4]
 8052e58:	6120      	str	r0, [r4, #16]
 8052e5a:	b15b      	cbz	r3, 8052e74 <__smakebuf_r+0x74>
 8052e5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8052e60:	4630      	mov	r0, r6
 8052e62:	f000 fedf 	bl	8053c24 <_isatty_r>
 8052e66:	b128      	cbz	r0, 8052e74 <__smakebuf_r+0x74>
 8052e68:	89a3      	ldrh	r3, [r4, #12]
 8052e6a:	f023 0303 	bic.w	r3, r3, #3
 8052e6e:	f043 0301 	orr.w	r3, r3, #1
 8052e72:	81a3      	strh	r3, [r4, #12]
 8052e74:	89a3      	ldrh	r3, [r4, #12]
 8052e76:	431d      	orrs	r5, r3
 8052e78:	81a5      	strh	r5, [r4, #12]
 8052e7a:	e7cd      	b.n	8052e18 <__smakebuf_r+0x18>
 8052e7c:	08052c49 	.word	0x08052c49

08052e80 <malloc>:
 8052e80:	4b02      	ldr	r3, [pc, #8]	; (8052e8c <malloc+0xc>)
 8052e82:	4601      	mov	r1, r0
 8052e84:	6818      	ldr	r0, [r3, #0]
 8052e86:	f000 bb4d 	b.w	8053524 <_malloc_r>
 8052e8a:	bf00      	nop
 8052e8c:	20001210 	.word	0x20001210

08052e90 <__ascii_mbtowc>:
 8052e90:	b082      	sub	sp, #8
 8052e92:	b901      	cbnz	r1, 8052e96 <__ascii_mbtowc+0x6>
 8052e94:	a901      	add	r1, sp, #4
 8052e96:	b142      	cbz	r2, 8052eaa <__ascii_mbtowc+0x1a>
 8052e98:	b14b      	cbz	r3, 8052eae <__ascii_mbtowc+0x1e>
 8052e9a:	7813      	ldrb	r3, [r2, #0]
 8052e9c:	600b      	str	r3, [r1, #0]
 8052e9e:	7812      	ldrb	r2, [r2, #0]
 8052ea0:	1c10      	adds	r0, r2, #0
 8052ea2:	bf18      	it	ne
 8052ea4:	2001      	movne	r0, #1
 8052ea6:	b002      	add	sp, #8
 8052ea8:	4770      	bx	lr
 8052eaa:	4610      	mov	r0, r2
 8052eac:	e7fb      	b.n	8052ea6 <__ascii_mbtowc+0x16>
 8052eae:	f06f 0001 	mvn.w	r0, #1
 8052eb2:	e7f8      	b.n	8052ea6 <__ascii_mbtowc+0x16>

08052eb4 <_Balloc>:
 8052eb4:	b570      	push	{r4, r5, r6, lr}
 8052eb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8052eb8:	4604      	mov	r4, r0
 8052eba:	460e      	mov	r6, r1
 8052ebc:	b93d      	cbnz	r5, 8052ece <_Balloc+0x1a>
 8052ebe:	2010      	movs	r0, #16
 8052ec0:	f7ff ffde 	bl	8052e80 <malloc>
 8052ec4:	6260      	str	r0, [r4, #36]	; 0x24
 8052ec6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8052eca:	6005      	str	r5, [r0, #0]
 8052ecc:	60c5      	str	r5, [r0, #12]
 8052ece:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8052ed0:	68eb      	ldr	r3, [r5, #12]
 8052ed2:	b183      	cbz	r3, 8052ef6 <_Balloc+0x42>
 8052ed4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8052ed6:	68db      	ldr	r3, [r3, #12]
 8052ed8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8052edc:	b9b8      	cbnz	r0, 8052f0e <_Balloc+0x5a>
 8052ede:	2101      	movs	r1, #1
 8052ee0:	fa01 f506 	lsl.w	r5, r1, r6
 8052ee4:	1d6a      	adds	r2, r5, #5
 8052ee6:	0092      	lsls	r2, r2, #2
 8052ee8:	4620      	mov	r0, r4
 8052eea:	f000 fabf 	bl	805346c <_calloc_r>
 8052eee:	b160      	cbz	r0, 8052f0a <_Balloc+0x56>
 8052ef0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8052ef4:	e00e      	b.n	8052f14 <_Balloc+0x60>
 8052ef6:	2221      	movs	r2, #33	; 0x21
 8052ef8:	2104      	movs	r1, #4
 8052efa:	4620      	mov	r0, r4
 8052efc:	f000 fab6 	bl	805346c <_calloc_r>
 8052f00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8052f02:	60e8      	str	r0, [r5, #12]
 8052f04:	68db      	ldr	r3, [r3, #12]
 8052f06:	2b00      	cmp	r3, #0
 8052f08:	d1e4      	bne.n	8052ed4 <_Balloc+0x20>
 8052f0a:	2000      	movs	r0, #0
 8052f0c:	bd70      	pop	{r4, r5, r6, pc}
 8052f0e:	6802      	ldr	r2, [r0, #0]
 8052f10:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8052f14:	2300      	movs	r3, #0
 8052f16:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8052f1a:	e7f7      	b.n	8052f0c <_Balloc+0x58>

08052f1c <_Bfree>:
 8052f1c:	b570      	push	{r4, r5, r6, lr}
 8052f1e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8052f20:	4606      	mov	r6, r0
 8052f22:	460d      	mov	r5, r1
 8052f24:	b93c      	cbnz	r4, 8052f36 <_Bfree+0x1a>
 8052f26:	2010      	movs	r0, #16
 8052f28:	f7ff ffaa 	bl	8052e80 <malloc>
 8052f2c:	6270      	str	r0, [r6, #36]	; 0x24
 8052f2e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8052f32:	6004      	str	r4, [r0, #0]
 8052f34:	60c4      	str	r4, [r0, #12]
 8052f36:	b13d      	cbz	r5, 8052f48 <_Bfree+0x2c>
 8052f38:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8052f3a:	686a      	ldr	r2, [r5, #4]
 8052f3c:	68db      	ldr	r3, [r3, #12]
 8052f3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8052f42:	6029      	str	r1, [r5, #0]
 8052f44:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8052f48:	bd70      	pop	{r4, r5, r6, pc}

08052f4a <__multadd>:
 8052f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8052f4e:	690d      	ldr	r5, [r1, #16]
 8052f50:	461f      	mov	r7, r3
 8052f52:	4606      	mov	r6, r0
 8052f54:	460c      	mov	r4, r1
 8052f56:	f101 0c14 	add.w	ip, r1, #20
 8052f5a:	2300      	movs	r3, #0
 8052f5c:	f8dc 0000 	ldr.w	r0, [ip]
 8052f60:	b281      	uxth	r1, r0
 8052f62:	fb02 7101 	mla	r1, r2, r1, r7
 8052f66:	0c0f      	lsrs	r7, r1, #16
 8052f68:	0c00      	lsrs	r0, r0, #16
 8052f6a:	fb02 7000 	mla	r0, r2, r0, r7
 8052f6e:	b289      	uxth	r1, r1
 8052f70:	3301      	adds	r3, #1
 8052f72:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8052f76:	429d      	cmp	r5, r3
 8052f78:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8052f7c:	f84c 1b04 	str.w	r1, [ip], #4
 8052f80:	dcec      	bgt.n	8052f5c <__multadd+0x12>
 8052f82:	b1d7      	cbz	r7, 8052fba <__multadd+0x70>
 8052f84:	68a3      	ldr	r3, [r4, #8]
 8052f86:	42ab      	cmp	r3, r5
 8052f88:	dc12      	bgt.n	8052fb0 <__multadd+0x66>
 8052f8a:	6861      	ldr	r1, [r4, #4]
 8052f8c:	4630      	mov	r0, r6
 8052f8e:	3101      	adds	r1, #1
 8052f90:	f7ff ff90 	bl	8052eb4 <_Balloc>
 8052f94:	6922      	ldr	r2, [r4, #16]
 8052f96:	3202      	adds	r2, #2
 8052f98:	f104 010c 	add.w	r1, r4, #12
 8052f9c:	4680      	mov	r8, r0
 8052f9e:	0092      	lsls	r2, r2, #2
 8052fa0:	300c      	adds	r0, #12
 8052fa2:	f7fd ffdb 	bl	8050f5c <memcpy>
 8052fa6:	4621      	mov	r1, r4
 8052fa8:	4630      	mov	r0, r6
 8052faa:	f7ff ffb7 	bl	8052f1c <_Bfree>
 8052fae:	4644      	mov	r4, r8
 8052fb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8052fb4:	3501      	adds	r5, #1
 8052fb6:	615f      	str	r7, [r3, #20]
 8052fb8:	6125      	str	r5, [r4, #16]
 8052fba:	4620      	mov	r0, r4
 8052fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08052fc0 <__hi0bits>:
 8052fc0:	0c02      	lsrs	r2, r0, #16
 8052fc2:	0412      	lsls	r2, r2, #16
 8052fc4:	4603      	mov	r3, r0
 8052fc6:	b9b2      	cbnz	r2, 8052ff6 <__hi0bits+0x36>
 8052fc8:	0403      	lsls	r3, r0, #16
 8052fca:	2010      	movs	r0, #16
 8052fcc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8052fd0:	bf04      	itt	eq
 8052fd2:	021b      	lsleq	r3, r3, #8
 8052fd4:	3008      	addeq	r0, #8
 8052fd6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8052fda:	bf04      	itt	eq
 8052fdc:	011b      	lsleq	r3, r3, #4
 8052fde:	3004      	addeq	r0, #4
 8052fe0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8052fe4:	bf04      	itt	eq
 8052fe6:	009b      	lsleq	r3, r3, #2
 8052fe8:	3002      	addeq	r0, #2
 8052fea:	2b00      	cmp	r3, #0
 8052fec:	db06      	blt.n	8052ffc <__hi0bits+0x3c>
 8052fee:	005b      	lsls	r3, r3, #1
 8052ff0:	d503      	bpl.n	8052ffa <__hi0bits+0x3a>
 8052ff2:	3001      	adds	r0, #1
 8052ff4:	4770      	bx	lr
 8052ff6:	2000      	movs	r0, #0
 8052ff8:	e7e8      	b.n	8052fcc <__hi0bits+0xc>
 8052ffa:	2020      	movs	r0, #32
 8052ffc:	4770      	bx	lr

08052ffe <__lo0bits>:
 8052ffe:	6803      	ldr	r3, [r0, #0]
 8053000:	f013 0207 	ands.w	r2, r3, #7
 8053004:	4601      	mov	r1, r0
 8053006:	d00b      	beq.n	8053020 <__lo0bits+0x22>
 8053008:	07da      	lsls	r2, r3, #31
 805300a:	d423      	bmi.n	8053054 <__lo0bits+0x56>
 805300c:	0798      	lsls	r0, r3, #30
 805300e:	bf49      	itett	mi
 8053010:	085b      	lsrmi	r3, r3, #1
 8053012:	089b      	lsrpl	r3, r3, #2
 8053014:	2001      	movmi	r0, #1
 8053016:	600b      	strmi	r3, [r1, #0]
 8053018:	bf5c      	itt	pl
 805301a:	600b      	strpl	r3, [r1, #0]
 805301c:	2002      	movpl	r0, #2
 805301e:	4770      	bx	lr
 8053020:	b298      	uxth	r0, r3
 8053022:	b9a8      	cbnz	r0, 8053050 <__lo0bits+0x52>
 8053024:	0c1b      	lsrs	r3, r3, #16
 8053026:	2010      	movs	r0, #16
 8053028:	f013 0fff 	tst.w	r3, #255	; 0xff
 805302c:	bf04      	itt	eq
 805302e:	0a1b      	lsreq	r3, r3, #8
 8053030:	3008      	addeq	r0, #8
 8053032:	071a      	lsls	r2, r3, #28
 8053034:	bf04      	itt	eq
 8053036:	091b      	lsreq	r3, r3, #4
 8053038:	3004      	addeq	r0, #4
 805303a:	079a      	lsls	r2, r3, #30
 805303c:	bf04      	itt	eq
 805303e:	089b      	lsreq	r3, r3, #2
 8053040:	3002      	addeq	r0, #2
 8053042:	07da      	lsls	r2, r3, #31
 8053044:	d402      	bmi.n	805304c <__lo0bits+0x4e>
 8053046:	085b      	lsrs	r3, r3, #1
 8053048:	d006      	beq.n	8053058 <__lo0bits+0x5a>
 805304a:	3001      	adds	r0, #1
 805304c:	600b      	str	r3, [r1, #0]
 805304e:	4770      	bx	lr
 8053050:	4610      	mov	r0, r2
 8053052:	e7e9      	b.n	8053028 <__lo0bits+0x2a>
 8053054:	2000      	movs	r0, #0
 8053056:	4770      	bx	lr
 8053058:	2020      	movs	r0, #32
 805305a:	4770      	bx	lr

0805305c <__i2b>:
 805305c:	b510      	push	{r4, lr}
 805305e:	460c      	mov	r4, r1
 8053060:	2101      	movs	r1, #1
 8053062:	f7ff ff27 	bl	8052eb4 <_Balloc>
 8053066:	2201      	movs	r2, #1
 8053068:	6144      	str	r4, [r0, #20]
 805306a:	6102      	str	r2, [r0, #16]
 805306c:	bd10      	pop	{r4, pc}

0805306e <__multiply>:
 805306e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8053072:	4614      	mov	r4, r2
 8053074:	690a      	ldr	r2, [r1, #16]
 8053076:	6923      	ldr	r3, [r4, #16]
 8053078:	429a      	cmp	r2, r3
 805307a:	bfb8      	it	lt
 805307c:	460b      	movlt	r3, r1
 805307e:	4688      	mov	r8, r1
 8053080:	bfbc      	itt	lt
 8053082:	46a0      	movlt	r8, r4
 8053084:	461c      	movlt	r4, r3
 8053086:	f8d8 7010 	ldr.w	r7, [r8, #16]
 805308a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 805308e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8053092:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8053096:	eb07 0609 	add.w	r6, r7, r9
 805309a:	42b3      	cmp	r3, r6
 805309c:	bfb8      	it	lt
 805309e:	3101      	addlt	r1, #1
 80530a0:	f7ff ff08 	bl	8052eb4 <_Balloc>
 80530a4:	f100 0514 	add.w	r5, r0, #20
 80530a8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80530ac:	462b      	mov	r3, r5
 80530ae:	2200      	movs	r2, #0
 80530b0:	4573      	cmp	r3, lr
 80530b2:	d316      	bcc.n	80530e2 <__multiply+0x74>
 80530b4:	f104 0214 	add.w	r2, r4, #20
 80530b8:	f108 0114 	add.w	r1, r8, #20
 80530bc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80530c0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80530c4:	9300      	str	r3, [sp, #0]
 80530c6:	9b00      	ldr	r3, [sp, #0]
 80530c8:	9201      	str	r2, [sp, #4]
 80530ca:	4293      	cmp	r3, r2
 80530cc:	d80c      	bhi.n	80530e8 <__multiply+0x7a>
 80530ce:	2e00      	cmp	r6, #0
 80530d0:	dd03      	ble.n	80530da <__multiply+0x6c>
 80530d2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80530d6:	2b00      	cmp	r3, #0
 80530d8:	d05d      	beq.n	8053196 <__multiply+0x128>
 80530da:	6106      	str	r6, [r0, #16]
 80530dc:	b003      	add	sp, #12
 80530de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80530e2:	f843 2b04 	str.w	r2, [r3], #4
 80530e6:	e7e3      	b.n	80530b0 <__multiply+0x42>
 80530e8:	f8b2 b000 	ldrh.w	fp, [r2]
 80530ec:	f1bb 0f00 	cmp.w	fp, #0
 80530f0:	d023      	beq.n	805313a <__multiply+0xcc>
 80530f2:	4689      	mov	r9, r1
 80530f4:	46ac      	mov	ip, r5
 80530f6:	f04f 0800 	mov.w	r8, #0
 80530fa:	f859 4b04 	ldr.w	r4, [r9], #4
 80530fe:	f8dc a000 	ldr.w	sl, [ip]
 8053102:	b2a3      	uxth	r3, r4
 8053104:	fa1f fa8a 	uxth.w	sl, sl
 8053108:	fb0b a303 	mla	r3, fp, r3, sl
 805310c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8053110:	f8dc 4000 	ldr.w	r4, [ip]
 8053114:	4443      	add	r3, r8
 8053116:	ea4f 4814 	mov.w	r8, r4, lsr #16
 805311a:	fb0b 840a 	mla	r4, fp, sl, r8
 805311e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8053122:	46e2      	mov	sl, ip
 8053124:	b29b      	uxth	r3, r3
 8053126:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 805312a:	454f      	cmp	r7, r9
 805312c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8053130:	f84a 3b04 	str.w	r3, [sl], #4
 8053134:	d82b      	bhi.n	805318e <__multiply+0x120>
 8053136:	f8cc 8004 	str.w	r8, [ip, #4]
 805313a:	9b01      	ldr	r3, [sp, #4]
 805313c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8053140:	3204      	adds	r2, #4
 8053142:	f1ba 0f00 	cmp.w	sl, #0
 8053146:	d020      	beq.n	805318a <__multiply+0x11c>
 8053148:	682b      	ldr	r3, [r5, #0]
 805314a:	4689      	mov	r9, r1
 805314c:	46a8      	mov	r8, r5
 805314e:	f04f 0b00 	mov.w	fp, #0
 8053152:	f8b9 c000 	ldrh.w	ip, [r9]
 8053156:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 805315a:	fb0a 440c 	mla	r4, sl, ip, r4
 805315e:	445c      	add	r4, fp
 8053160:	46c4      	mov	ip, r8
 8053162:	b29b      	uxth	r3, r3
 8053164:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8053168:	f84c 3b04 	str.w	r3, [ip], #4
 805316c:	f859 3b04 	ldr.w	r3, [r9], #4
 8053170:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8053174:	0c1b      	lsrs	r3, r3, #16
 8053176:	fb0a b303 	mla	r3, sl, r3, fp
 805317a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 805317e:	454f      	cmp	r7, r9
 8053180:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8053184:	d805      	bhi.n	8053192 <__multiply+0x124>
 8053186:	f8c8 3004 	str.w	r3, [r8, #4]
 805318a:	3504      	adds	r5, #4
 805318c:	e79b      	b.n	80530c6 <__multiply+0x58>
 805318e:	46d4      	mov	ip, sl
 8053190:	e7b3      	b.n	80530fa <__multiply+0x8c>
 8053192:	46e0      	mov	r8, ip
 8053194:	e7dd      	b.n	8053152 <__multiply+0xe4>
 8053196:	3e01      	subs	r6, #1
 8053198:	e799      	b.n	80530ce <__multiply+0x60>
	...

0805319c <__pow5mult>:
 805319c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80531a0:	4615      	mov	r5, r2
 80531a2:	f012 0203 	ands.w	r2, r2, #3
 80531a6:	4606      	mov	r6, r0
 80531a8:	460f      	mov	r7, r1
 80531aa:	d007      	beq.n	80531bc <__pow5mult+0x20>
 80531ac:	3a01      	subs	r2, #1
 80531ae:	4c21      	ldr	r4, [pc, #132]	; (8053234 <__pow5mult+0x98>)
 80531b0:	2300      	movs	r3, #0
 80531b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80531b6:	f7ff fec8 	bl	8052f4a <__multadd>
 80531ba:	4607      	mov	r7, r0
 80531bc:	10ad      	asrs	r5, r5, #2
 80531be:	d035      	beq.n	805322c <__pow5mult+0x90>
 80531c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80531c2:	b93c      	cbnz	r4, 80531d4 <__pow5mult+0x38>
 80531c4:	2010      	movs	r0, #16
 80531c6:	f7ff fe5b 	bl	8052e80 <malloc>
 80531ca:	6270      	str	r0, [r6, #36]	; 0x24
 80531cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80531d0:	6004      	str	r4, [r0, #0]
 80531d2:	60c4      	str	r4, [r0, #12]
 80531d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80531d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80531dc:	b94c      	cbnz	r4, 80531f2 <__pow5mult+0x56>
 80531de:	f240 2171 	movw	r1, #625	; 0x271
 80531e2:	4630      	mov	r0, r6
 80531e4:	f7ff ff3a 	bl	805305c <__i2b>
 80531e8:	2300      	movs	r3, #0
 80531ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80531ee:	4604      	mov	r4, r0
 80531f0:	6003      	str	r3, [r0, #0]
 80531f2:	f04f 0800 	mov.w	r8, #0
 80531f6:	07eb      	lsls	r3, r5, #31
 80531f8:	d50a      	bpl.n	8053210 <__pow5mult+0x74>
 80531fa:	4639      	mov	r1, r7
 80531fc:	4622      	mov	r2, r4
 80531fe:	4630      	mov	r0, r6
 8053200:	f7ff ff35 	bl	805306e <__multiply>
 8053204:	4639      	mov	r1, r7
 8053206:	4681      	mov	r9, r0
 8053208:	4630      	mov	r0, r6
 805320a:	f7ff fe87 	bl	8052f1c <_Bfree>
 805320e:	464f      	mov	r7, r9
 8053210:	106d      	asrs	r5, r5, #1
 8053212:	d00b      	beq.n	805322c <__pow5mult+0x90>
 8053214:	6820      	ldr	r0, [r4, #0]
 8053216:	b938      	cbnz	r0, 8053228 <__pow5mult+0x8c>
 8053218:	4622      	mov	r2, r4
 805321a:	4621      	mov	r1, r4
 805321c:	4630      	mov	r0, r6
 805321e:	f7ff ff26 	bl	805306e <__multiply>
 8053222:	6020      	str	r0, [r4, #0]
 8053224:	f8c0 8000 	str.w	r8, [r0]
 8053228:	4604      	mov	r4, r0
 805322a:	e7e4      	b.n	80531f6 <__pow5mult+0x5a>
 805322c:	4638      	mov	r0, r7
 805322e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8053232:	bf00      	nop
 8053234:	080554e8 	.word	0x080554e8

08053238 <__lshift>:
 8053238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 805323c:	460c      	mov	r4, r1
 805323e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8053242:	6923      	ldr	r3, [r4, #16]
 8053244:	6849      	ldr	r1, [r1, #4]
 8053246:	eb0a 0903 	add.w	r9, sl, r3
 805324a:	68a3      	ldr	r3, [r4, #8]
 805324c:	4607      	mov	r7, r0
 805324e:	4616      	mov	r6, r2
 8053250:	f109 0501 	add.w	r5, r9, #1
 8053254:	42ab      	cmp	r3, r5
 8053256:	db32      	blt.n	80532be <__lshift+0x86>
 8053258:	4638      	mov	r0, r7
 805325a:	f7ff fe2b 	bl	8052eb4 <_Balloc>
 805325e:	2300      	movs	r3, #0
 8053260:	4680      	mov	r8, r0
 8053262:	f100 0114 	add.w	r1, r0, #20
 8053266:	461a      	mov	r2, r3
 8053268:	4553      	cmp	r3, sl
 805326a:	db2b      	blt.n	80532c4 <__lshift+0x8c>
 805326c:	6920      	ldr	r0, [r4, #16]
 805326e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8053272:	f104 0314 	add.w	r3, r4, #20
 8053276:	f016 021f 	ands.w	r2, r6, #31
 805327a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 805327e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8053282:	d025      	beq.n	80532d0 <__lshift+0x98>
 8053284:	f1c2 0e20 	rsb	lr, r2, #32
 8053288:	2000      	movs	r0, #0
 805328a:	681e      	ldr	r6, [r3, #0]
 805328c:	468a      	mov	sl, r1
 805328e:	4096      	lsls	r6, r2
 8053290:	4330      	orrs	r0, r6
 8053292:	f84a 0b04 	str.w	r0, [sl], #4
 8053296:	f853 0b04 	ldr.w	r0, [r3], #4
 805329a:	459c      	cmp	ip, r3
 805329c:	fa20 f00e 	lsr.w	r0, r0, lr
 80532a0:	d814      	bhi.n	80532cc <__lshift+0x94>
 80532a2:	6048      	str	r0, [r1, #4]
 80532a4:	b108      	cbz	r0, 80532aa <__lshift+0x72>
 80532a6:	f109 0502 	add.w	r5, r9, #2
 80532aa:	3d01      	subs	r5, #1
 80532ac:	4638      	mov	r0, r7
 80532ae:	f8c8 5010 	str.w	r5, [r8, #16]
 80532b2:	4621      	mov	r1, r4
 80532b4:	f7ff fe32 	bl	8052f1c <_Bfree>
 80532b8:	4640      	mov	r0, r8
 80532ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80532be:	3101      	adds	r1, #1
 80532c0:	005b      	lsls	r3, r3, #1
 80532c2:	e7c7      	b.n	8053254 <__lshift+0x1c>
 80532c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80532c8:	3301      	adds	r3, #1
 80532ca:	e7cd      	b.n	8053268 <__lshift+0x30>
 80532cc:	4651      	mov	r1, sl
 80532ce:	e7dc      	b.n	805328a <__lshift+0x52>
 80532d0:	3904      	subs	r1, #4
 80532d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80532d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80532da:	459c      	cmp	ip, r3
 80532dc:	d8f9      	bhi.n	80532d2 <__lshift+0x9a>
 80532de:	e7e4      	b.n	80532aa <__lshift+0x72>

080532e0 <__mcmp>:
 80532e0:	6903      	ldr	r3, [r0, #16]
 80532e2:	690a      	ldr	r2, [r1, #16]
 80532e4:	1a9b      	subs	r3, r3, r2
 80532e6:	b530      	push	{r4, r5, lr}
 80532e8:	d10c      	bne.n	8053304 <__mcmp+0x24>
 80532ea:	0092      	lsls	r2, r2, #2
 80532ec:	3014      	adds	r0, #20
 80532ee:	3114      	adds	r1, #20
 80532f0:	1884      	adds	r4, r0, r2
 80532f2:	4411      	add	r1, r2
 80532f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80532f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80532fc:	4295      	cmp	r5, r2
 80532fe:	d003      	beq.n	8053308 <__mcmp+0x28>
 8053300:	d305      	bcc.n	805330e <__mcmp+0x2e>
 8053302:	2301      	movs	r3, #1
 8053304:	4618      	mov	r0, r3
 8053306:	bd30      	pop	{r4, r5, pc}
 8053308:	42a0      	cmp	r0, r4
 805330a:	d3f3      	bcc.n	80532f4 <__mcmp+0x14>
 805330c:	e7fa      	b.n	8053304 <__mcmp+0x24>
 805330e:	f04f 33ff 	mov.w	r3, #4294967295
 8053312:	e7f7      	b.n	8053304 <__mcmp+0x24>

08053314 <__mdiff>:
 8053314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8053318:	460d      	mov	r5, r1
 805331a:	4607      	mov	r7, r0
 805331c:	4611      	mov	r1, r2
 805331e:	4628      	mov	r0, r5
 8053320:	4614      	mov	r4, r2
 8053322:	f7ff ffdd 	bl	80532e0 <__mcmp>
 8053326:	1e06      	subs	r6, r0, #0
 8053328:	d108      	bne.n	805333c <__mdiff+0x28>
 805332a:	4631      	mov	r1, r6
 805332c:	4638      	mov	r0, r7
 805332e:	f7ff fdc1 	bl	8052eb4 <_Balloc>
 8053332:	2301      	movs	r3, #1
 8053334:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8053338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 805333c:	bfa4      	itt	ge
 805333e:	4623      	movge	r3, r4
 8053340:	462c      	movge	r4, r5
 8053342:	4638      	mov	r0, r7
 8053344:	6861      	ldr	r1, [r4, #4]
 8053346:	bfa6      	itte	ge
 8053348:	461d      	movge	r5, r3
 805334a:	2600      	movge	r6, #0
 805334c:	2601      	movlt	r6, #1
 805334e:	f7ff fdb1 	bl	8052eb4 <_Balloc>
 8053352:	692b      	ldr	r3, [r5, #16]
 8053354:	60c6      	str	r6, [r0, #12]
 8053356:	6926      	ldr	r6, [r4, #16]
 8053358:	f105 0914 	add.w	r9, r5, #20
 805335c:	f104 0214 	add.w	r2, r4, #20
 8053360:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8053364:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8053368:	f100 0514 	add.w	r5, r0, #20
 805336c:	f04f 0e00 	mov.w	lr, #0
 8053370:	f852 ab04 	ldr.w	sl, [r2], #4
 8053374:	f859 4b04 	ldr.w	r4, [r9], #4
 8053378:	fa1e f18a 	uxtah	r1, lr, sl
 805337c:	b2a3      	uxth	r3, r4
 805337e:	1ac9      	subs	r1, r1, r3
 8053380:	0c23      	lsrs	r3, r4, #16
 8053382:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8053386:	eb03 4321 	add.w	r3, r3, r1, asr #16
 805338a:	b289      	uxth	r1, r1
 805338c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8053390:	45c8      	cmp	r8, r9
 8053392:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8053396:	4694      	mov	ip, r2
 8053398:	f845 3b04 	str.w	r3, [r5], #4
 805339c:	d8e8      	bhi.n	8053370 <__mdiff+0x5c>
 805339e:	45bc      	cmp	ip, r7
 80533a0:	d304      	bcc.n	80533ac <__mdiff+0x98>
 80533a2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80533a6:	b183      	cbz	r3, 80533ca <__mdiff+0xb6>
 80533a8:	6106      	str	r6, [r0, #16]
 80533aa:	e7c5      	b.n	8053338 <__mdiff+0x24>
 80533ac:	f85c 1b04 	ldr.w	r1, [ip], #4
 80533b0:	fa1e f381 	uxtah	r3, lr, r1
 80533b4:	141a      	asrs	r2, r3, #16
 80533b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80533ba:	b29b      	uxth	r3, r3
 80533bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80533c0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80533c4:	f845 3b04 	str.w	r3, [r5], #4
 80533c8:	e7e9      	b.n	805339e <__mdiff+0x8a>
 80533ca:	3e01      	subs	r6, #1
 80533cc:	e7e9      	b.n	80533a2 <__mdiff+0x8e>

080533ce <__d2b>:
 80533ce:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80533d2:	460e      	mov	r6, r1
 80533d4:	2101      	movs	r1, #1
 80533d6:	ec59 8b10 	vmov	r8, r9, d0
 80533da:	4615      	mov	r5, r2
 80533dc:	f7ff fd6a 	bl	8052eb4 <_Balloc>
 80533e0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80533e4:	4607      	mov	r7, r0
 80533e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80533ea:	bb34      	cbnz	r4, 805343a <__d2b+0x6c>
 80533ec:	9301      	str	r3, [sp, #4]
 80533ee:	f1b8 0300 	subs.w	r3, r8, #0
 80533f2:	d027      	beq.n	8053444 <__d2b+0x76>
 80533f4:	a802      	add	r0, sp, #8
 80533f6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80533fa:	f7ff fe00 	bl	8052ffe <__lo0bits>
 80533fe:	9900      	ldr	r1, [sp, #0]
 8053400:	b1f0      	cbz	r0, 8053440 <__d2b+0x72>
 8053402:	9a01      	ldr	r2, [sp, #4]
 8053404:	f1c0 0320 	rsb	r3, r0, #32
 8053408:	fa02 f303 	lsl.w	r3, r2, r3
 805340c:	430b      	orrs	r3, r1
 805340e:	40c2      	lsrs	r2, r0
 8053410:	617b      	str	r3, [r7, #20]
 8053412:	9201      	str	r2, [sp, #4]
 8053414:	9b01      	ldr	r3, [sp, #4]
 8053416:	61bb      	str	r3, [r7, #24]
 8053418:	2b00      	cmp	r3, #0
 805341a:	bf14      	ite	ne
 805341c:	2102      	movne	r1, #2
 805341e:	2101      	moveq	r1, #1
 8053420:	6139      	str	r1, [r7, #16]
 8053422:	b1c4      	cbz	r4, 8053456 <__d2b+0x88>
 8053424:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8053428:	4404      	add	r4, r0
 805342a:	6034      	str	r4, [r6, #0]
 805342c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8053430:	6028      	str	r0, [r5, #0]
 8053432:	4638      	mov	r0, r7
 8053434:	b003      	add	sp, #12
 8053436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 805343a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 805343e:	e7d5      	b.n	80533ec <__d2b+0x1e>
 8053440:	6179      	str	r1, [r7, #20]
 8053442:	e7e7      	b.n	8053414 <__d2b+0x46>
 8053444:	a801      	add	r0, sp, #4
 8053446:	f7ff fdda 	bl	8052ffe <__lo0bits>
 805344a:	9b01      	ldr	r3, [sp, #4]
 805344c:	617b      	str	r3, [r7, #20]
 805344e:	2101      	movs	r1, #1
 8053450:	6139      	str	r1, [r7, #16]
 8053452:	3020      	adds	r0, #32
 8053454:	e7e5      	b.n	8053422 <__d2b+0x54>
 8053456:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 805345a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 805345e:	6030      	str	r0, [r6, #0]
 8053460:	6918      	ldr	r0, [r3, #16]
 8053462:	f7ff fdad 	bl	8052fc0 <__hi0bits>
 8053466:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 805346a:	e7e1      	b.n	8053430 <__d2b+0x62>

0805346c <_calloc_r>:
 805346c:	b538      	push	{r3, r4, r5, lr}
 805346e:	fb02 f401 	mul.w	r4, r2, r1
 8053472:	4621      	mov	r1, r4
 8053474:	f000 f856 	bl	8053524 <_malloc_r>
 8053478:	4605      	mov	r5, r0
 805347a:	b118      	cbz	r0, 8053484 <_calloc_r+0x18>
 805347c:	4622      	mov	r2, r4
 805347e:	2100      	movs	r1, #0
 8053480:	f7fd fd77 	bl	8050f72 <memset>
 8053484:	4628      	mov	r0, r5
 8053486:	bd38      	pop	{r3, r4, r5, pc}

08053488 <_free_r>:
 8053488:	b538      	push	{r3, r4, r5, lr}
 805348a:	4605      	mov	r5, r0
 805348c:	2900      	cmp	r1, #0
 805348e:	d045      	beq.n	805351c <_free_r+0x94>
 8053490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8053494:	1f0c      	subs	r4, r1, #4
 8053496:	2b00      	cmp	r3, #0
 8053498:	bfb8      	it	lt
 805349a:	18e4      	addlt	r4, r4, r3
 805349c:	f000 fbfd 	bl	8053c9a <__malloc_lock>
 80534a0:	4a1f      	ldr	r2, [pc, #124]	; (8053520 <_free_r+0x98>)
 80534a2:	6813      	ldr	r3, [r2, #0]
 80534a4:	4610      	mov	r0, r2
 80534a6:	b933      	cbnz	r3, 80534b6 <_free_r+0x2e>
 80534a8:	6063      	str	r3, [r4, #4]
 80534aa:	6014      	str	r4, [r2, #0]
 80534ac:	4628      	mov	r0, r5
 80534ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80534b2:	f000 bbf3 	b.w	8053c9c <__malloc_unlock>
 80534b6:	42a3      	cmp	r3, r4
 80534b8:	d90c      	bls.n	80534d4 <_free_r+0x4c>
 80534ba:	6821      	ldr	r1, [r4, #0]
 80534bc:	1862      	adds	r2, r4, r1
 80534be:	4293      	cmp	r3, r2
 80534c0:	bf04      	itt	eq
 80534c2:	681a      	ldreq	r2, [r3, #0]
 80534c4:	685b      	ldreq	r3, [r3, #4]
 80534c6:	6063      	str	r3, [r4, #4]
 80534c8:	bf04      	itt	eq
 80534ca:	1852      	addeq	r2, r2, r1
 80534cc:	6022      	streq	r2, [r4, #0]
 80534ce:	6004      	str	r4, [r0, #0]
 80534d0:	e7ec      	b.n	80534ac <_free_r+0x24>
 80534d2:	4613      	mov	r3, r2
 80534d4:	685a      	ldr	r2, [r3, #4]
 80534d6:	b10a      	cbz	r2, 80534dc <_free_r+0x54>
 80534d8:	42a2      	cmp	r2, r4
 80534da:	d9fa      	bls.n	80534d2 <_free_r+0x4a>
 80534dc:	6819      	ldr	r1, [r3, #0]
 80534de:	1858      	adds	r0, r3, r1
 80534e0:	42a0      	cmp	r0, r4
 80534e2:	d10b      	bne.n	80534fc <_free_r+0x74>
 80534e4:	6820      	ldr	r0, [r4, #0]
 80534e6:	4401      	add	r1, r0
 80534e8:	1858      	adds	r0, r3, r1
 80534ea:	4282      	cmp	r2, r0
 80534ec:	6019      	str	r1, [r3, #0]
 80534ee:	d1dd      	bne.n	80534ac <_free_r+0x24>
 80534f0:	6810      	ldr	r0, [r2, #0]
 80534f2:	6852      	ldr	r2, [r2, #4]
 80534f4:	605a      	str	r2, [r3, #4]
 80534f6:	4401      	add	r1, r0
 80534f8:	6019      	str	r1, [r3, #0]
 80534fa:	e7d7      	b.n	80534ac <_free_r+0x24>
 80534fc:	d902      	bls.n	8053504 <_free_r+0x7c>
 80534fe:	230c      	movs	r3, #12
 8053500:	602b      	str	r3, [r5, #0]
 8053502:	e7d3      	b.n	80534ac <_free_r+0x24>
 8053504:	6820      	ldr	r0, [r4, #0]
 8053506:	1821      	adds	r1, r4, r0
 8053508:	428a      	cmp	r2, r1
 805350a:	bf04      	itt	eq
 805350c:	6811      	ldreq	r1, [r2, #0]
 805350e:	6852      	ldreq	r2, [r2, #4]
 8053510:	6062      	str	r2, [r4, #4]
 8053512:	bf04      	itt	eq
 8053514:	1809      	addeq	r1, r1, r0
 8053516:	6021      	streq	r1, [r4, #0]
 8053518:	605c      	str	r4, [r3, #4]
 805351a:	e7c7      	b.n	80534ac <_free_r+0x24>
 805351c:	bd38      	pop	{r3, r4, r5, pc}
 805351e:	bf00      	nop
 8053520:	20003db8 	.word	0x20003db8

08053524 <_malloc_r>:
 8053524:	b570      	push	{r4, r5, r6, lr}
 8053526:	1ccd      	adds	r5, r1, #3
 8053528:	f025 0503 	bic.w	r5, r5, #3
 805352c:	3508      	adds	r5, #8
 805352e:	2d0c      	cmp	r5, #12
 8053530:	bf38      	it	cc
 8053532:	250c      	movcc	r5, #12
 8053534:	2d00      	cmp	r5, #0
 8053536:	4606      	mov	r6, r0
 8053538:	db01      	blt.n	805353e <_malloc_r+0x1a>
 805353a:	42a9      	cmp	r1, r5
 805353c:	d903      	bls.n	8053546 <_malloc_r+0x22>
 805353e:	230c      	movs	r3, #12
 8053540:	6033      	str	r3, [r6, #0]
 8053542:	2000      	movs	r0, #0
 8053544:	bd70      	pop	{r4, r5, r6, pc}
 8053546:	f000 fba8 	bl	8053c9a <__malloc_lock>
 805354a:	4a21      	ldr	r2, [pc, #132]	; (80535d0 <_malloc_r+0xac>)
 805354c:	6814      	ldr	r4, [r2, #0]
 805354e:	4621      	mov	r1, r4
 8053550:	b991      	cbnz	r1, 8053578 <_malloc_r+0x54>
 8053552:	4c20      	ldr	r4, [pc, #128]	; (80535d4 <_malloc_r+0xb0>)
 8053554:	6823      	ldr	r3, [r4, #0]
 8053556:	b91b      	cbnz	r3, 8053560 <_malloc_r+0x3c>
 8053558:	4630      	mov	r0, r6
 805355a:	f000 facf 	bl	8053afc <_sbrk_r>
 805355e:	6020      	str	r0, [r4, #0]
 8053560:	4629      	mov	r1, r5
 8053562:	4630      	mov	r0, r6
 8053564:	f000 faca 	bl	8053afc <_sbrk_r>
 8053568:	1c43      	adds	r3, r0, #1
 805356a:	d124      	bne.n	80535b6 <_malloc_r+0x92>
 805356c:	230c      	movs	r3, #12
 805356e:	6033      	str	r3, [r6, #0]
 8053570:	4630      	mov	r0, r6
 8053572:	f000 fb93 	bl	8053c9c <__malloc_unlock>
 8053576:	e7e4      	b.n	8053542 <_malloc_r+0x1e>
 8053578:	680b      	ldr	r3, [r1, #0]
 805357a:	1b5b      	subs	r3, r3, r5
 805357c:	d418      	bmi.n	80535b0 <_malloc_r+0x8c>
 805357e:	2b0b      	cmp	r3, #11
 8053580:	d90f      	bls.n	80535a2 <_malloc_r+0x7e>
 8053582:	600b      	str	r3, [r1, #0]
 8053584:	50cd      	str	r5, [r1, r3]
 8053586:	18cc      	adds	r4, r1, r3
 8053588:	4630      	mov	r0, r6
 805358a:	f000 fb87 	bl	8053c9c <__malloc_unlock>
 805358e:	f104 000b 	add.w	r0, r4, #11
 8053592:	1d23      	adds	r3, r4, #4
 8053594:	f020 0007 	bic.w	r0, r0, #7
 8053598:	1ac3      	subs	r3, r0, r3
 805359a:	d0d3      	beq.n	8053544 <_malloc_r+0x20>
 805359c:	425a      	negs	r2, r3
 805359e:	50e2      	str	r2, [r4, r3]
 80535a0:	e7d0      	b.n	8053544 <_malloc_r+0x20>
 80535a2:	428c      	cmp	r4, r1
 80535a4:	684b      	ldr	r3, [r1, #4]
 80535a6:	bf16      	itet	ne
 80535a8:	6063      	strne	r3, [r4, #4]
 80535aa:	6013      	streq	r3, [r2, #0]
 80535ac:	460c      	movne	r4, r1
 80535ae:	e7eb      	b.n	8053588 <_malloc_r+0x64>
 80535b0:	460c      	mov	r4, r1
 80535b2:	6849      	ldr	r1, [r1, #4]
 80535b4:	e7cc      	b.n	8053550 <_malloc_r+0x2c>
 80535b6:	1cc4      	adds	r4, r0, #3
 80535b8:	f024 0403 	bic.w	r4, r4, #3
 80535bc:	42a0      	cmp	r0, r4
 80535be:	d005      	beq.n	80535cc <_malloc_r+0xa8>
 80535c0:	1a21      	subs	r1, r4, r0
 80535c2:	4630      	mov	r0, r6
 80535c4:	f000 fa9a 	bl	8053afc <_sbrk_r>
 80535c8:	3001      	adds	r0, #1
 80535ca:	d0cf      	beq.n	805356c <_malloc_r+0x48>
 80535cc:	6025      	str	r5, [r4, #0]
 80535ce:	e7db      	b.n	8053588 <_malloc_r+0x64>
 80535d0:	20003db8 	.word	0x20003db8
 80535d4:	20003dbc 	.word	0x20003dbc

080535d8 <__ssputs_r>:
 80535d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80535dc:	688e      	ldr	r6, [r1, #8]
 80535de:	429e      	cmp	r6, r3
 80535e0:	4682      	mov	sl, r0
 80535e2:	460c      	mov	r4, r1
 80535e4:	4690      	mov	r8, r2
 80535e6:	4699      	mov	r9, r3
 80535e8:	d837      	bhi.n	805365a <__ssputs_r+0x82>
 80535ea:	898a      	ldrh	r2, [r1, #12]
 80535ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80535f0:	d031      	beq.n	8053656 <__ssputs_r+0x7e>
 80535f2:	6825      	ldr	r5, [r4, #0]
 80535f4:	6909      	ldr	r1, [r1, #16]
 80535f6:	1a6f      	subs	r7, r5, r1
 80535f8:	6965      	ldr	r5, [r4, #20]
 80535fa:	2302      	movs	r3, #2
 80535fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8053600:	fb95 f5f3 	sdiv	r5, r5, r3
 8053604:	f109 0301 	add.w	r3, r9, #1
 8053608:	443b      	add	r3, r7
 805360a:	429d      	cmp	r5, r3
 805360c:	bf38      	it	cc
 805360e:	461d      	movcc	r5, r3
 8053610:	0553      	lsls	r3, r2, #21
 8053612:	d530      	bpl.n	8053676 <__ssputs_r+0x9e>
 8053614:	4629      	mov	r1, r5
 8053616:	f7ff ff85 	bl	8053524 <_malloc_r>
 805361a:	4606      	mov	r6, r0
 805361c:	b950      	cbnz	r0, 8053634 <__ssputs_r+0x5c>
 805361e:	230c      	movs	r3, #12
 8053620:	f8ca 3000 	str.w	r3, [sl]
 8053624:	89a3      	ldrh	r3, [r4, #12]
 8053626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 805362a:	81a3      	strh	r3, [r4, #12]
 805362c:	f04f 30ff 	mov.w	r0, #4294967295
 8053630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8053634:	463a      	mov	r2, r7
 8053636:	6921      	ldr	r1, [r4, #16]
 8053638:	f7fd fc90 	bl	8050f5c <memcpy>
 805363c:	89a3      	ldrh	r3, [r4, #12]
 805363e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8053642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8053646:	81a3      	strh	r3, [r4, #12]
 8053648:	6126      	str	r6, [r4, #16]
 805364a:	6165      	str	r5, [r4, #20]
 805364c:	443e      	add	r6, r7
 805364e:	1bed      	subs	r5, r5, r7
 8053650:	6026      	str	r6, [r4, #0]
 8053652:	60a5      	str	r5, [r4, #8]
 8053654:	464e      	mov	r6, r9
 8053656:	454e      	cmp	r6, r9
 8053658:	d900      	bls.n	805365c <__ssputs_r+0x84>
 805365a:	464e      	mov	r6, r9
 805365c:	4632      	mov	r2, r6
 805365e:	4641      	mov	r1, r8
 8053660:	6820      	ldr	r0, [r4, #0]
 8053662:	f000 fb01 	bl	8053c68 <memmove>
 8053666:	68a3      	ldr	r3, [r4, #8]
 8053668:	1b9b      	subs	r3, r3, r6
 805366a:	60a3      	str	r3, [r4, #8]
 805366c:	6823      	ldr	r3, [r4, #0]
 805366e:	441e      	add	r6, r3
 8053670:	6026      	str	r6, [r4, #0]
 8053672:	2000      	movs	r0, #0
 8053674:	e7dc      	b.n	8053630 <__ssputs_r+0x58>
 8053676:	462a      	mov	r2, r5
 8053678:	f000 fb11 	bl	8053c9e <_realloc_r>
 805367c:	4606      	mov	r6, r0
 805367e:	2800      	cmp	r0, #0
 8053680:	d1e2      	bne.n	8053648 <__ssputs_r+0x70>
 8053682:	6921      	ldr	r1, [r4, #16]
 8053684:	4650      	mov	r0, sl
 8053686:	f7ff feff 	bl	8053488 <_free_r>
 805368a:	e7c8      	b.n	805361e <__ssputs_r+0x46>

0805368c <_svfiprintf_r>:
 805368c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8053690:	461d      	mov	r5, r3
 8053692:	898b      	ldrh	r3, [r1, #12]
 8053694:	061f      	lsls	r7, r3, #24
 8053696:	b09d      	sub	sp, #116	; 0x74
 8053698:	4680      	mov	r8, r0
 805369a:	460c      	mov	r4, r1
 805369c:	4616      	mov	r6, r2
 805369e:	d50f      	bpl.n	80536c0 <_svfiprintf_r+0x34>
 80536a0:	690b      	ldr	r3, [r1, #16]
 80536a2:	b96b      	cbnz	r3, 80536c0 <_svfiprintf_r+0x34>
 80536a4:	2140      	movs	r1, #64	; 0x40
 80536a6:	f7ff ff3d 	bl	8053524 <_malloc_r>
 80536aa:	6020      	str	r0, [r4, #0]
 80536ac:	6120      	str	r0, [r4, #16]
 80536ae:	b928      	cbnz	r0, 80536bc <_svfiprintf_r+0x30>
 80536b0:	230c      	movs	r3, #12
 80536b2:	f8c8 3000 	str.w	r3, [r8]
 80536b6:	f04f 30ff 	mov.w	r0, #4294967295
 80536ba:	e0c8      	b.n	805384e <_svfiprintf_r+0x1c2>
 80536bc:	2340      	movs	r3, #64	; 0x40
 80536be:	6163      	str	r3, [r4, #20]
 80536c0:	2300      	movs	r3, #0
 80536c2:	9309      	str	r3, [sp, #36]	; 0x24
 80536c4:	2320      	movs	r3, #32
 80536c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80536ca:	2330      	movs	r3, #48	; 0x30
 80536cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80536d0:	9503      	str	r5, [sp, #12]
 80536d2:	f04f 0b01 	mov.w	fp, #1
 80536d6:	4637      	mov	r7, r6
 80536d8:	463d      	mov	r5, r7
 80536da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80536de:	b10b      	cbz	r3, 80536e4 <_svfiprintf_r+0x58>
 80536e0:	2b25      	cmp	r3, #37	; 0x25
 80536e2:	d13e      	bne.n	8053762 <_svfiprintf_r+0xd6>
 80536e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80536e8:	d00b      	beq.n	8053702 <_svfiprintf_r+0x76>
 80536ea:	4653      	mov	r3, sl
 80536ec:	4632      	mov	r2, r6
 80536ee:	4621      	mov	r1, r4
 80536f0:	4640      	mov	r0, r8
 80536f2:	f7ff ff71 	bl	80535d8 <__ssputs_r>
 80536f6:	3001      	adds	r0, #1
 80536f8:	f000 80a4 	beq.w	8053844 <_svfiprintf_r+0x1b8>
 80536fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80536fe:	4453      	add	r3, sl
 8053700:	9309      	str	r3, [sp, #36]	; 0x24
 8053702:	783b      	ldrb	r3, [r7, #0]
 8053704:	2b00      	cmp	r3, #0
 8053706:	f000 809d 	beq.w	8053844 <_svfiprintf_r+0x1b8>
 805370a:	2300      	movs	r3, #0
 805370c:	f04f 32ff 	mov.w	r2, #4294967295
 8053710:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8053714:	9304      	str	r3, [sp, #16]
 8053716:	9307      	str	r3, [sp, #28]
 8053718:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 805371c:	931a      	str	r3, [sp, #104]	; 0x68
 805371e:	462f      	mov	r7, r5
 8053720:	2205      	movs	r2, #5
 8053722:	f817 1b01 	ldrb.w	r1, [r7], #1
 8053726:	4850      	ldr	r0, [pc, #320]	; (8053868 <_svfiprintf_r+0x1dc>)
 8053728:	f7ec fe92 	bl	8040450 <memchr>
 805372c:	9b04      	ldr	r3, [sp, #16]
 805372e:	b9d0      	cbnz	r0, 8053766 <_svfiprintf_r+0xda>
 8053730:	06d9      	lsls	r1, r3, #27
 8053732:	bf44      	itt	mi
 8053734:	2220      	movmi	r2, #32
 8053736:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 805373a:	071a      	lsls	r2, r3, #28
 805373c:	bf44      	itt	mi
 805373e:	222b      	movmi	r2, #43	; 0x2b
 8053740:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8053744:	782a      	ldrb	r2, [r5, #0]
 8053746:	2a2a      	cmp	r2, #42	; 0x2a
 8053748:	d015      	beq.n	8053776 <_svfiprintf_r+0xea>
 805374a:	9a07      	ldr	r2, [sp, #28]
 805374c:	462f      	mov	r7, r5
 805374e:	2000      	movs	r0, #0
 8053750:	250a      	movs	r5, #10
 8053752:	4639      	mov	r1, r7
 8053754:	f811 3b01 	ldrb.w	r3, [r1], #1
 8053758:	3b30      	subs	r3, #48	; 0x30
 805375a:	2b09      	cmp	r3, #9
 805375c:	d94d      	bls.n	80537fa <_svfiprintf_r+0x16e>
 805375e:	b1b8      	cbz	r0, 8053790 <_svfiprintf_r+0x104>
 8053760:	e00f      	b.n	8053782 <_svfiprintf_r+0xf6>
 8053762:	462f      	mov	r7, r5
 8053764:	e7b8      	b.n	80536d8 <_svfiprintf_r+0x4c>
 8053766:	4a40      	ldr	r2, [pc, #256]	; (8053868 <_svfiprintf_r+0x1dc>)
 8053768:	1a80      	subs	r0, r0, r2
 805376a:	fa0b f000 	lsl.w	r0, fp, r0
 805376e:	4318      	orrs	r0, r3
 8053770:	9004      	str	r0, [sp, #16]
 8053772:	463d      	mov	r5, r7
 8053774:	e7d3      	b.n	805371e <_svfiprintf_r+0x92>
 8053776:	9a03      	ldr	r2, [sp, #12]
 8053778:	1d11      	adds	r1, r2, #4
 805377a:	6812      	ldr	r2, [r2, #0]
 805377c:	9103      	str	r1, [sp, #12]
 805377e:	2a00      	cmp	r2, #0
 8053780:	db01      	blt.n	8053786 <_svfiprintf_r+0xfa>
 8053782:	9207      	str	r2, [sp, #28]
 8053784:	e004      	b.n	8053790 <_svfiprintf_r+0x104>
 8053786:	4252      	negs	r2, r2
 8053788:	f043 0302 	orr.w	r3, r3, #2
 805378c:	9207      	str	r2, [sp, #28]
 805378e:	9304      	str	r3, [sp, #16]
 8053790:	783b      	ldrb	r3, [r7, #0]
 8053792:	2b2e      	cmp	r3, #46	; 0x2e
 8053794:	d10c      	bne.n	80537b0 <_svfiprintf_r+0x124>
 8053796:	787b      	ldrb	r3, [r7, #1]
 8053798:	2b2a      	cmp	r3, #42	; 0x2a
 805379a:	d133      	bne.n	8053804 <_svfiprintf_r+0x178>
 805379c:	9b03      	ldr	r3, [sp, #12]
 805379e:	1d1a      	adds	r2, r3, #4
 80537a0:	681b      	ldr	r3, [r3, #0]
 80537a2:	9203      	str	r2, [sp, #12]
 80537a4:	2b00      	cmp	r3, #0
 80537a6:	bfb8      	it	lt
 80537a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80537ac:	3702      	adds	r7, #2
 80537ae:	9305      	str	r3, [sp, #20]
 80537b0:	4d2e      	ldr	r5, [pc, #184]	; (805386c <_svfiprintf_r+0x1e0>)
 80537b2:	7839      	ldrb	r1, [r7, #0]
 80537b4:	2203      	movs	r2, #3
 80537b6:	4628      	mov	r0, r5
 80537b8:	f7ec fe4a 	bl	8040450 <memchr>
 80537bc:	b138      	cbz	r0, 80537ce <_svfiprintf_r+0x142>
 80537be:	2340      	movs	r3, #64	; 0x40
 80537c0:	1b40      	subs	r0, r0, r5
 80537c2:	fa03 f000 	lsl.w	r0, r3, r0
 80537c6:	9b04      	ldr	r3, [sp, #16]
 80537c8:	4303      	orrs	r3, r0
 80537ca:	3701      	adds	r7, #1
 80537cc:	9304      	str	r3, [sp, #16]
 80537ce:	7839      	ldrb	r1, [r7, #0]
 80537d0:	4827      	ldr	r0, [pc, #156]	; (8053870 <_svfiprintf_r+0x1e4>)
 80537d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80537d6:	2206      	movs	r2, #6
 80537d8:	1c7e      	adds	r6, r7, #1
 80537da:	f7ec fe39 	bl	8040450 <memchr>
 80537de:	2800      	cmp	r0, #0
 80537e0:	d038      	beq.n	8053854 <_svfiprintf_r+0x1c8>
 80537e2:	4b24      	ldr	r3, [pc, #144]	; (8053874 <_svfiprintf_r+0x1e8>)
 80537e4:	bb13      	cbnz	r3, 805382c <_svfiprintf_r+0x1a0>
 80537e6:	9b03      	ldr	r3, [sp, #12]
 80537e8:	3307      	adds	r3, #7
 80537ea:	f023 0307 	bic.w	r3, r3, #7
 80537ee:	3308      	adds	r3, #8
 80537f0:	9303      	str	r3, [sp, #12]
 80537f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80537f4:	444b      	add	r3, r9
 80537f6:	9309      	str	r3, [sp, #36]	; 0x24
 80537f8:	e76d      	b.n	80536d6 <_svfiprintf_r+0x4a>
 80537fa:	fb05 3202 	mla	r2, r5, r2, r3
 80537fe:	2001      	movs	r0, #1
 8053800:	460f      	mov	r7, r1
 8053802:	e7a6      	b.n	8053752 <_svfiprintf_r+0xc6>
 8053804:	2300      	movs	r3, #0
 8053806:	3701      	adds	r7, #1
 8053808:	9305      	str	r3, [sp, #20]
 805380a:	4619      	mov	r1, r3
 805380c:	250a      	movs	r5, #10
 805380e:	4638      	mov	r0, r7
 8053810:	f810 2b01 	ldrb.w	r2, [r0], #1
 8053814:	3a30      	subs	r2, #48	; 0x30
 8053816:	2a09      	cmp	r2, #9
 8053818:	d903      	bls.n	8053822 <_svfiprintf_r+0x196>
 805381a:	2b00      	cmp	r3, #0
 805381c:	d0c8      	beq.n	80537b0 <_svfiprintf_r+0x124>
 805381e:	9105      	str	r1, [sp, #20]
 8053820:	e7c6      	b.n	80537b0 <_svfiprintf_r+0x124>
 8053822:	fb05 2101 	mla	r1, r5, r1, r2
 8053826:	2301      	movs	r3, #1
 8053828:	4607      	mov	r7, r0
 805382a:	e7f0      	b.n	805380e <_svfiprintf_r+0x182>
 805382c:	ab03      	add	r3, sp, #12
 805382e:	9300      	str	r3, [sp, #0]
 8053830:	4622      	mov	r2, r4
 8053832:	4b11      	ldr	r3, [pc, #68]	; (8053878 <_svfiprintf_r+0x1ec>)
 8053834:	a904      	add	r1, sp, #16
 8053836:	4640      	mov	r0, r8
 8053838:	f7fd fc38 	bl	80510ac <_printf_float>
 805383c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8053840:	4681      	mov	r9, r0
 8053842:	d1d6      	bne.n	80537f2 <_svfiprintf_r+0x166>
 8053844:	89a3      	ldrh	r3, [r4, #12]
 8053846:	065b      	lsls	r3, r3, #25
 8053848:	f53f af35 	bmi.w	80536b6 <_svfiprintf_r+0x2a>
 805384c:	9809      	ldr	r0, [sp, #36]	; 0x24
 805384e:	b01d      	add	sp, #116	; 0x74
 8053850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8053854:	ab03      	add	r3, sp, #12
 8053856:	9300      	str	r3, [sp, #0]
 8053858:	4622      	mov	r2, r4
 805385a:	4b07      	ldr	r3, [pc, #28]	; (8053878 <_svfiprintf_r+0x1ec>)
 805385c:	a904      	add	r1, sp, #16
 805385e:	4640      	mov	r0, r8
 8053860:	f7fd feda 	bl	8051618 <_printf_i>
 8053864:	e7ea      	b.n	805383c <_svfiprintf_r+0x1b0>
 8053866:	bf00      	nop
 8053868:	080554f4 	.word	0x080554f4
 805386c:	080554fa 	.word	0x080554fa
 8053870:	080554fe 	.word	0x080554fe
 8053874:	080510ad 	.word	0x080510ad
 8053878:	080535d9 	.word	0x080535d9

0805387c <__sfputc_r>:
 805387c:	6893      	ldr	r3, [r2, #8]
 805387e:	3b01      	subs	r3, #1
 8053880:	2b00      	cmp	r3, #0
 8053882:	b410      	push	{r4}
 8053884:	6093      	str	r3, [r2, #8]
 8053886:	da08      	bge.n	805389a <__sfputc_r+0x1e>
 8053888:	6994      	ldr	r4, [r2, #24]
 805388a:	42a3      	cmp	r3, r4
 805388c:	db01      	blt.n	8053892 <__sfputc_r+0x16>
 805388e:	290a      	cmp	r1, #10
 8053890:	d103      	bne.n	805389a <__sfputc_r+0x1e>
 8053892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8053896:	f7fe b9fd 	b.w	8051c94 <__swbuf_r>
 805389a:	6813      	ldr	r3, [r2, #0]
 805389c:	1c58      	adds	r0, r3, #1
 805389e:	6010      	str	r0, [r2, #0]
 80538a0:	7019      	strb	r1, [r3, #0]
 80538a2:	4608      	mov	r0, r1
 80538a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80538a8:	4770      	bx	lr

080538aa <__sfputs_r>:
 80538aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80538ac:	4606      	mov	r6, r0
 80538ae:	460f      	mov	r7, r1
 80538b0:	4614      	mov	r4, r2
 80538b2:	18d5      	adds	r5, r2, r3
 80538b4:	42ac      	cmp	r4, r5
 80538b6:	d101      	bne.n	80538bc <__sfputs_r+0x12>
 80538b8:	2000      	movs	r0, #0
 80538ba:	e007      	b.n	80538cc <__sfputs_r+0x22>
 80538bc:	463a      	mov	r2, r7
 80538be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80538c2:	4630      	mov	r0, r6
 80538c4:	f7ff ffda 	bl	805387c <__sfputc_r>
 80538c8:	1c43      	adds	r3, r0, #1
 80538ca:	d1f3      	bne.n	80538b4 <__sfputs_r+0xa>
 80538cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080538d0 <_vfiprintf_r>:
 80538d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80538d4:	460c      	mov	r4, r1
 80538d6:	b09d      	sub	sp, #116	; 0x74
 80538d8:	4617      	mov	r7, r2
 80538da:	461d      	mov	r5, r3
 80538dc:	4606      	mov	r6, r0
 80538de:	b118      	cbz	r0, 80538e8 <_vfiprintf_r+0x18>
 80538e0:	6983      	ldr	r3, [r0, #24]
 80538e2:	b90b      	cbnz	r3, 80538e8 <_vfiprintf_r+0x18>
 80538e4:	f7ff f9cc 	bl	8052c80 <__sinit>
 80538e8:	4b7c      	ldr	r3, [pc, #496]	; (8053adc <_vfiprintf_r+0x20c>)
 80538ea:	429c      	cmp	r4, r3
 80538ec:	d158      	bne.n	80539a0 <_vfiprintf_r+0xd0>
 80538ee:	6874      	ldr	r4, [r6, #4]
 80538f0:	89a3      	ldrh	r3, [r4, #12]
 80538f2:	0718      	lsls	r0, r3, #28
 80538f4:	d55e      	bpl.n	80539b4 <_vfiprintf_r+0xe4>
 80538f6:	6923      	ldr	r3, [r4, #16]
 80538f8:	2b00      	cmp	r3, #0
 80538fa:	d05b      	beq.n	80539b4 <_vfiprintf_r+0xe4>
 80538fc:	2300      	movs	r3, #0
 80538fe:	9309      	str	r3, [sp, #36]	; 0x24
 8053900:	2320      	movs	r3, #32
 8053902:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8053906:	2330      	movs	r3, #48	; 0x30
 8053908:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 805390c:	9503      	str	r5, [sp, #12]
 805390e:	f04f 0b01 	mov.w	fp, #1
 8053912:	46b8      	mov	r8, r7
 8053914:	4645      	mov	r5, r8
 8053916:	f815 3b01 	ldrb.w	r3, [r5], #1
 805391a:	b10b      	cbz	r3, 8053920 <_vfiprintf_r+0x50>
 805391c:	2b25      	cmp	r3, #37	; 0x25
 805391e:	d154      	bne.n	80539ca <_vfiprintf_r+0xfa>
 8053920:	ebb8 0a07 	subs.w	sl, r8, r7
 8053924:	d00b      	beq.n	805393e <_vfiprintf_r+0x6e>
 8053926:	4653      	mov	r3, sl
 8053928:	463a      	mov	r2, r7
 805392a:	4621      	mov	r1, r4
 805392c:	4630      	mov	r0, r6
 805392e:	f7ff ffbc 	bl	80538aa <__sfputs_r>
 8053932:	3001      	adds	r0, #1
 8053934:	f000 80c2 	beq.w	8053abc <_vfiprintf_r+0x1ec>
 8053938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 805393a:	4453      	add	r3, sl
 805393c:	9309      	str	r3, [sp, #36]	; 0x24
 805393e:	f898 3000 	ldrb.w	r3, [r8]
 8053942:	2b00      	cmp	r3, #0
 8053944:	f000 80ba 	beq.w	8053abc <_vfiprintf_r+0x1ec>
 8053948:	2300      	movs	r3, #0
 805394a:	f04f 32ff 	mov.w	r2, #4294967295
 805394e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8053952:	9304      	str	r3, [sp, #16]
 8053954:	9307      	str	r3, [sp, #28]
 8053956:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 805395a:	931a      	str	r3, [sp, #104]	; 0x68
 805395c:	46a8      	mov	r8, r5
 805395e:	2205      	movs	r2, #5
 8053960:	f818 1b01 	ldrb.w	r1, [r8], #1
 8053964:	485e      	ldr	r0, [pc, #376]	; (8053ae0 <_vfiprintf_r+0x210>)
 8053966:	f7ec fd73 	bl	8040450 <memchr>
 805396a:	9b04      	ldr	r3, [sp, #16]
 805396c:	bb78      	cbnz	r0, 80539ce <_vfiprintf_r+0xfe>
 805396e:	06d9      	lsls	r1, r3, #27
 8053970:	bf44      	itt	mi
 8053972:	2220      	movmi	r2, #32
 8053974:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8053978:	071a      	lsls	r2, r3, #28
 805397a:	bf44      	itt	mi
 805397c:	222b      	movmi	r2, #43	; 0x2b
 805397e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8053982:	782a      	ldrb	r2, [r5, #0]
 8053984:	2a2a      	cmp	r2, #42	; 0x2a
 8053986:	d02a      	beq.n	80539de <_vfiprintf_r+0x10e>
 8053988:	9a07      	ldr	r2, [sp, #28]
 805398a:	46a8      	mov	r8, r5
 805398c:	2000      	movs	r0, #0
 805398e:	250a      	movs	r5, #10
 8053990:	4641      	mov	r1, r8
 8053992:	f811 3b01 	ldrb.w	r3, [r1], #1
 8053996:	3b30      	subs	r3, #48	; 0x30
 8053998:	2b09      	cmp	r3, #9
 805399a:	d969      	bls.n	8053a70 <_vfiprintf_r+0x1a0>
 805399c:	b360      	cbz	r0, 80539f8 <_vfiprintf_r+0x128>
 805399e:	e024      	b.n	80539ea <_vfiprintf_r+0x11a>
 80539a0:	4b50      	ldr	r3, [pc, #320]	; (8053ae4 <_vfiprintf_r+0x214>)
 80539a2:	429c      	cmp	r4, r3
 80539a4:	d101      	bne.n	80539aa <_vfiprintf_r+0xda>
 80539a6:	68b4      	ldr	r4, [r6, #8]
 80539a8:	e7a2      	b.n	80538f0 <_vfiprintf_r+0x20>
 80539aa:	4b4f      	ldr	r3, [pc, #316]	; (8053ae8 <_vfiprintf_r+0x218>)
 80539ac:	429c      	cmp	r4, r3
 80539ae:	bf08      	it	eq
 80539b0:	68f4      	ldreq	r4, [r6, #12]
 80539b2:	e79d      	b.n	80538f0 <_vfiprintf_r+0x20>
 80539b4:	4621      	mov	r1, r4
 80539b6:	4630      	mov	r0, r6
 80539b8:	f7fe f9be 	bl	8051d38 <__swsetup_r>
 80539bc:	2800      	cmp	r0, #0
 80539be:	d09d      	beq.n	80538fc <_vfiprintf_r+0x2c>
 80539c0:	f04f 30ff 	mov.w	r0, #4294967295
 80539c4:	b01d      	add	sp, #116	; 0x74
 80539c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80539ca:	46a8      	mov	r8, r5
 80539cc:	e7a2      	b.n	8053914 <_vfiprintf_r+0x44>
 80539ce:	4a44      	ldr	r2, [pc, #272]	; (8053ae0 <_vfiprintf_r+0x210>)
 80539d0:	1a80      	subs	r0, r0, r2
 80539d2:	fa0b f000 	lsl.w	r0, fp, r0
 80539d6:	4318      	orrs	r0, r3
 80539d8:	9004      	str	r0, [sp, #16]
 80539da:	4645      	mov	r5, r8
 80539dc:	e7be      	b.n	805395c <_vfiprintf_r+0x8c>
 80539de:	9a03      	ldr	r2, [sp, #12]
 80539e0:	1d11      	adds	r1, r2, #4
 80539e2:	6812      	ldr	r2, [r2, #0]
 80539e4:	9103      	str	r1, [sp, #12]
 80539e6:	2a00      	cmp	r2, #0
 80539e8:	db01      	blt.n	80539ee <_vfiprintf_r+0x11e>
 80539ea:	9207      	str	r2, [sp, #28]
 80539ec:	e004      	b.n	80539f8 <_vfiprintf_r+0x128>
 80539ee:	4252      	negs	r2, r2
 80539f0:	f043 0302 	orr.w	r3, r3, #2
 80539f4:	9207      	str	r2, [sp, #28]
 80539f6:	9304      	str	r3, [sp, #16]
 80539f8:	f898 3000 	ldrb.w	r3, [r8]
 80539fc:	2b2e      	cmp	r3, #46	; 0x2e
 80539fe:	d10e      	bne.n	8053a1e <_vfiprintf_r+0x14e>
 8053a00:	f898 3001 	ldrb.w	r3, [r8, #1]
 8053a04:	2b2a      	cmp	r3, #42	; 0x2a
 8053a06:	d138      	bne.n	8053a7a <_vfiprintf_r+0x1aa>
 8053a08:	9b03      	ldr	r3, [sp, #12]
 8053a0a:	1d1a      	adds	r2, r3, #4
 8053a0c:	681b      	ldr	r3, [r3, #0]
 8053a0e:	9203      	str	r2, [sp, #12]
 8053a10:	2b00      	cmp	r3, #0
 8053a12:	bfb8      	it	lt
 8053a14:	f04f 33ff 	movlt.w	r3, #4294967295
 8053a18:	f108 0802 	add.w	r8, r8, #2
 8053a1c:	9305      	str	r3, [sp, #20]
 8053a1e:	4d33      	ldr	r5, [pc, #204]	; (8053aec <_vfiprintf_r+0x21c>)
 8053a20:	f898 1000 	ldrb.w	r1, [r8]
 8053a24:	2203      	movs	r2, #3
 8053a26:	4628      	mov	r0, r5
 8053a28:	f7ec fd12 	bl	8040450 <memchr>
 8053a2c:	b140      	cbz	r0, 8053a40 <_vfiprintf_r+0x170>
 8053a2e:	2340      	movs	r3, #64	; 0x40
 8053a30:	1b40      	subs	r0, r0, r5
 8053a32:	fa03 f000 	lsl.w	r0, r3, r0
 8053a36:	9b04      	ldr	r3, [sp, #16]
 8053a38:	4303      	orrs	r3, r0
 8053a3a:	f108 0801 	add.w	r8, r8, #1
 8053a3e:	9304      	str	r3, [sp, #16]
 8053a40:	f898 1000 	ldrb.w	r1, [r8]
 8053a44:	482a      	ldr	r0, [pc, #168]	; (8053af0 <_vfiprintf_r+0x220>)
 8053a46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8053a4a:	2206      	movs	r2, #6
 8053a4c:	f108 0701 	add.w	r7, r8, #1
 8053a50:	f7ec fcfe 	bl	8040450 <memchr>
 8053a54:	2800      	cmp	r0, #0
 8053a56:	d037      	beq.n	8053ac8 <_vfiprintf_r+0x1f8>
 8053a58:	4b26      	ldr	r3, [pc, #152]	; (8053af4 <_vfiprintf_r+0x224>)
 8053a5a:	bb1b      	cbnz	r3, 8053aa4 <_vfiprintf_r+0x1d4>
 8053a5c:	9b03      	ldr	r3, [sp, #12]
 8053a5e:	3307      	adds	r3, #7
 8053a60:	f023 0307 	bic.w	r3, r3, #7
 8053a64:	3308      	adds	r3, #8
 8053a66:	9303      	str	r3, [sp, #12]
 8053a68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8053a6a:	444b      	add	r3, r9
 8053a6c:	9309      	str	r3, [sp, #36]	; 0x24
 8053a6e:	e750      	b.n	8053912 <_vfiprintf_r+0x42>
 8053a70:	fb05 3202 	mla	r2, r5, r2, r3
 8053a74:	2001      	movs	r0, #1
 8053a76:	4688      	mov	r8, r1
 8053a78:	e78a      	b.n	8053990 <_vfiprintf_r+0xc0>
 8053a7a:	2300      	movs	r3, #0
 8053a7c:	f108 0801 	add.w	r8, r8, #1
 8053a80:	9305      	str	r3, [sp, #20]
 8053a82:	4619      	mov	r1, r3
 8053a84:	250a      	movs	r5, #10
 8053a86:	4640      	mov	r0, r8
 8053a88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8053a8c:	3a30      	subs	r2, #48	; 0x30
 8053a8e:	2a09      	cmp	r2, #9
 8053a90:	d903      	bls.n	8053a9a <_vfiprintf_r+0x1ca>
 8053a92:	2b00      	cmp	r3, #0
 8053a94:	d0c3      	beq.n	8053a1e <_vfiprintf_r+0x14e>
 8053a96:	9105      	str	r1, [sp, #20]
 8053a98:	e7c1      	b.n	8053a1e <_vfiprintf_r+0x14e>
 8053a9a:	fb05 2101 	mla	r1, r5, r1, r2
 8053a9e:	2301      	movs	r3, #1
 8053aa0:	4680      	mov	r8, r0
 8053aa2:	e7f0      	b.n	8053a86 <_vfiprintf_r+0x1b6>
 8053aa4:	ab03      	add	r3, sp, #12
 8053aa6:	9300      	str	r3, [sp, #0]
 8053aa8:	4622      	mov	r2, r4
 8053aaa:	4b13      	ldr	r3, [pc, #76]	; (8053af8 <_vfiprintf_r+0x228>)
 8053aac:	a904      	add	r1, sp, #16
 8053aae:	4630      	mov	r0, r6
 8053ab0:	f7fd fafc 	bl	80510ac <_printf_float>
 8053ab4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8053ab8:	4681      	mov	r9, r0
 8053aba:	d1d5      	bne.n	8053a68 <_vfiprintf_r+0x198>
 8053abc:	89a3      	ldrh	r3, [r4, #12]
 8053abe:	065b      	lsls	r3, r3, #25
 8053ac0:	f53f af7e 	bmi.w	80539c0 <_vfiprintf_r+0xf0>
 8053ac4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8053ac6:	e77d      	b.n	80539c4 <_vfiprintf_r+0xf4>
 8053ac8:	ab03      	add	r3, sp, #12
 8053aca:	9300      	str	r3, [sp, #0]
 8053acc:	4622      	mov	r2, r4
 8053ace:	4b0a      	ldr	r3, [pc, #40]	; (8053af8 <_vfiprintf_r+0x228>)
 8053ad0:	a904      	add	r1, sp, #16
 8053ad2:	4630      	mov	r0, r6
 8053ad4:	f7fd fda0 	bl	8051618 <_printf_i>
 8053ad8:	e7ec      	b.n	8053ab4 <_vfiprintf_r+0x1e4>
 8053ada:	bf00      	nop
 8053adc:	080553ac 	.word	0x080553ac
 8053ae0:	080554f4 	.word	0x080554f4
 8053ae4:	080553cc 	.word	0x080553cc
 8053ae8:	0805538c 	.word	0x0805538c
 8053aec:	080554fa 	.word	0x080554fa
 8053af0:	080554fe 	.word	0x080554fe
 8053af4:	080510ad 	.word	0x080510ad
 8053af8:	080538ab 	.word	0x080538ab

08053afc <_sbrk_r>:
 8053afc:	b538      	push	{r3, r4, r5, lr}
 8053afe:	4c06      	ldr	r4, [pc, #24]	; (8053b18 <_sbrk_r+0x1c>)
 8053b00:	2300      	movs	r3, #0
 8053b02:	4605      	mov	r5, r0
 8053b04:	4608      	mov	r0, r1
 8053b06:	6023      	str	r3, [r4, #0]
 8053b08:	f000 fa80 	bl	805400c <_sbrk>
 8053b0c:	1c43      	adds	r3, r0, #1
 8053b0e:	d102      	bne.n	8053b16 <_sbrk_r+0x1a>
 8053b10:	6823      	ldr	r3, [r4, #0]
 8053b12:	b103      	cbz	r3, 8053b16 <_sbrk_r+0x1a>
 8053b14:	602b      	str	r3, [r5, #0]
 8053b16:	bd38      	pop	{r3, r4, r5, pc}
 8053b18:	200063d8 	.word	0x200063d8

08053b1c <__sread>:
 8053b1c:	b510      	push	{r4, lr}
 8053b1e:	460c      	mov	r4, r1
 8053b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8053b24:	f000 f8e2 	bl	8053cec <_read_r>
 8053b28:	2800      	cmp	r0, #0
 8053b2a:	bfab      	itete	ge
 8053b2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8053b2e:	89a3      	ldrhlt	r3, [r4, #12]
 8053b30:	181b      	addge	r3, r3, r0
 8053b32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8053b36:	bfac      	ite	ge
 8053b38:	6563      	strge	r3, [r4, #84]	; 0x54
 8053b3a:	81a3      	strhlt	r3, [r4, #12]
 8053b3c:	bd10      	pop	{r4, pc}

08053b3e <__swrite>:
 8053b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8053b42:	461f      	mov	r7, r3
 8053b44:	898b      	ldrh	r3, [r1, #12]
 8053b46:	05db      	lsls	r3, r3, #23
 8053b48:	4605      	mov	r5, r0
 8053b4a:	460c      	mov	r4, r1
 8053b4c:	4616      	mov	r6, r2
 8053b4e:	d505      	bpl.n	8053b5c <__swrite+0x1e>
 8053b50:	2302      	movs	r3, #2
 8053b52:	2200      	movs	r2, #0
 8053b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8053b58:	f000 f874 	bl	8053c44 <_lseek_r>
 8053b5c:	89a3      	ldrh	r3, [r4, #12]
 8053b5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8053b62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8053b66:	81a3      	strh	r3, [r4, #12]
 8053b68:	4632      	mov	r2, r6
 8053b6a:	463b      	mov	r3, r7
 8053b6c:	4628      	mov	r0, r5
 8053b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8053b72:	f000 b823 	b.w	8053bbc <_write_r>

08053b76 <__sseek>:
 8053b76:	b510      	push	{r4, lr}
 8053b78:	460c      	mov	r4, r1
 8053b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8053b7e:	f000 f861 	bl	8053c44 <_lseek_r>
 8053b82:	1c43      	adds	r3, r0, #1
 8053b84:	89a3      	ldrh	r3, [r4, #12]
 8053b86:	bf15      	itete	ne
 8053b88:	6560      	strne	r0, [r4, #84]	; 0x54
 8053b8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8053b8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8053b92:	81a3      	strheq	r3, [r4, #12]
 8053b94:	bf18      	it	ne
 8053b96:	81a3      	strhne	r3, [r4, #12]
 8053b98:	bd10      	pop	{r4, pc}

08053b9a <__sclose>:
 8053b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8053b9e:	f000 b81f 	b.w	8053be0 <_close_r>

08053ba2 <__ascii_wctomb>:
 8053ba2:	b149      	cbz	r1, 8053bb8 <__ascii_wctomb+0x16>
 8053ba4:	2aff      	cmp	r2, #255	; 0xff
 8053ba6:	bf85      	ittet	hi
 8053ba8:	238a      	movhi	r3, #138	; 0x8a
 8053baa:	6003      	strhi	r3, [r0, #0]
 8053bac:	700a      	strbls	r2, [r1, #0]
 8053bae:	f04f 30ff 	movhi.w	r0, #4294967295
 8053bb2:	bf98      	it	ls
 8053bb4:	2001      	movls	r0, #1
 8053bb6:	4770      	bx	lr
 8053bb8:	4608      	mov	r0, r1
 8053bba:	4770      	bx	lr

08053bbc <_write_r>:
 8053bbc:	b538      	push	{r3, r4, r5, lr}
 8053bbe:	4c07      	ldr	r4, [pc, #28]	; (8053bdc <_write_r+0x20>)
 8053bc0:	4605      	mov	r5, r0
 8053bc2:	4608      	mov	r0, r1
 8053bc4:	4611      	mov	r1, r2
 8053bc6:	2200      	movs	r2, #0
 8053bc8:	6022      	str	r2, [r4, #0]
 8053bca:	461a      	mov	r2, r3
 8053bcc:	f000 fa2c 	bl	8054028 <_write>
 8053bd0:	1c43      	adds	r3, r0, #1
 8053bd2:	d102      	bne.n	8053bda <_write_r+0x1e>
 8053bd4:	6823      	ldr	r3, [r4, #0]
 8053bd6:	b103      	cbz	r3, 8053bda <_write_r+0x1e>
 8053bd8:	602b      	str	r3, [r5, #0]
 8053bda:	bd38      	pop	{r3, r4, r5, pc}
 8053bdc:	200063d8 	.word	0x200063d8

08053be0 <_close_r>:
 8053be0:	b538      	push	{r3, r4, r5, lr}
 8053be2:	4c06      	ldr	r4, [pc, #24]	; (8053bfc <_close_r+0x1c>)
 8053be4:	2300      	movs	r3, #0
 8053be6:	4605      	mov	r5, r0
 8053be8:	4608      	mov	r0, r1
 8053bea:	6023      	str	r3, [r4, #0]
 8053bec:	f000 f9e6 	bl	8053fbc <_close>
 8053bf0:	1c43      	adds	r3, r0, #1
 8053bf2:	d102      	bne.n	8053bfa <_close_r+0x1a>
 8053bf4:	6823      	ldr	r3, [r4, #0]
 8053bf6:	b103      	cbz	r3, 8053bfa <_close_r+0x1a>
 8053bf8:	602b      	str	r3, [r5, #0]
 8053bfa:	bd38      	pop	{r3, r4, r5, pc}
 8053bfc:	200063d8 	.word	0x200063d8

08053c00 <_fstat_r>:
 8053c00:	b538      	push	{r3, r4, r5, lr}
 8053c02:	4c07      	ldr	r4, [pc, #28]	; (8053c20 <_fstat_r+0x20>)
 8053c04:	2300      	movs	r3, #0
 8053c06:	4605      	mov	r5, r0
 8053c08:	4608      	mov	r0, r1
 8053c0a:	4611      	mov	r1, r2
 8053c0c:	6023      	str	r3, [r4, #0]
 8053c0e:	f000 f9dd 	bl	8053fcc <_fstat>
 8053c12:	1c43      	adds	r3, r0, #1
 8053c14:	d102      	bne.n	8053c1c <_fstat_r+0x1c>
 8053c16:	6823      	ldr	r3, [r4, #0]
 8053c18:	b103      	cbz	r3, 8053c1c <_fstat_r+0x1c>
 8053c1a:	602b      	str	r3, [r5, #0]
 8053c1c:	bd38      	pop	{r3, r4, r5, pc}
 8053c1e:	bf00      	nop
 8053c20:	200063d8 	.word	0x200063d8

08053c24 <_isatty_r>:
 8053c24:	b538      	push	{r3, r4, r5, lr}
 8053c26:	4c06      	ldr	r4, [pc, #24]	; (8053c40 <_isatty_r+0x1c>)
 8053c28:	2300      	movs	r3, #0
 8053c2a:	4605      	mov	r5, r0
 8053c2c:	4608      	mov	r0, r1
 8053c2e:	6023      	str	r3, [r4, #0]
 8053c30:	f000 f9d4 	bl	8053fdc <_isatty>
 8053c34:	1c43      	adds	r3, r0, #1
 8053c36:	d102      	bne.n	8053c3e <_isatty_r+0x1a>
 8053c38:	6823      	ldr	r3, [r4, #0]
 8053c3a:	b103      	cbz	r3, 8053c3e <_isatty_r+0x1a>
 8053c3c:	602b      	str	r3, [r5, #0]
 8053c3e:	bd38      	pop	{r3, r4, r5, pc}
 8053c40:	200063d8 	.word	0x200063d8

08053c44 <_lseek_r>:
 8053c44:	b538      	push	{r3, r4, r5, lr}
 8053c46:	4c07      	ldr	r4, [pc, #28]	; (8053c64 <_lseek_r+0x20>)
 8053c48:	4605      	mov	r5, r0
 8053c4a:	4608      	mov	r0, r1
 8053c4c:	4611      	mov	r1, r2
 8053c4e:	2200      	movs	r2, #0
 8053c50:	6022      	str	r2, [r4, #0]
 8053c52:	461a      	mov	r2, r3
 8053c54:	f000 f9ca 	bl	8053fec <_lseek>
 8053c58:	1c43      	adds	r3, r0, #1
 8053c5a:	d102      	bne.n	8053c62 <_lseek_r+0x1e>
 8053c5c:	6823      	ldr	r3, [r4, #0]
 8053c5e:	b103      	cbz	r3, 8053c62 <_lseek_r+0x1e>
 8053c60:	602b      	str	r3, [r5, #0]
 8053c62:	bd38      	pop	{r3, r4, r5, pc}
 8053c64:	200063d8 	.word	0x200063d8

08053c68 <memmove>:
 8053c68:	4288      	cmp	r0, r1
 8053c6a:	b510      	push	{r4, lr}
 8053c6c:	eb01 0302 	add.w	r3, r1, r2
 8053c70:	d807      	bhi.n	8053c82 <memmove+0x1a>
 8053c72:	1e42      	subs	r2, r0, #1
 8053c74:	4299      	cmp	r1, r3
 8053c76:	d00a      	beq.n	8053c8e <memmove+0x26>
 8053c78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8053c7c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8053c80:	e7f8      	b.n	8053c74 <memmove+0xc>
 8053c82:	4283      	cmp	r3, r0
 8053c84:	d9f5      	bls.n	8053c72 <memmove+0xa>
 8053c86:	1881      	adds	r1, r0, r2
 8053c88:	1ad2      	subs	r2, r2, r3
 8053c8a:	42d3      	cmn	r3, r2
 8053c8c:	d100      	bne.n	8053c90 <memmove+0x28>
 8053c8e:	bd10      	pop	{r4, pc}
 8053c90:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8053c94:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8053c98:	e7f7      	b.n	8053c8a <memmove+0x22>

08053c9a <__malloc_lock>:
 8053c9a:	4770      	bx	lr

08053c9c <__malloc_unlock>:
 8053c9c:	4770      	bx	lr

08053c9e <_realloc_r>:
 8053c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8053ca0:	4607      	mov	r7, r0
 8053ca2:	4614      	mov	r4, r2
 8053ca4:	460e      	mov	r6, r1
 8053ca6:	b921      	cbnz	r1, 8053cb2 <_realloc_r+0x14>
 8053ca8:	4611      	mov	r1, r2
 8053caa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8053cae:	f7ff bc39 	b.w	8053524 <_malloc_r>
 8053cb2:	b922      	cbnz	r2, 8053cbe <_realloc_r+0x20>
 8053cb4:	f7ff fbe8 	bl	8053488 <_free_r>
 8053cb8:	4625      	mov	r5, r4
 8053cba:	4628      	mov	r0, r5
 8053cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8053cbe:	f000 f827 	bl	8053d10 <_malloc_usable_size_r>
 8053cc2:	42a0      	cmp	r0, r4
 8053cc4:	d20f      	bcs.n	8053ce6 <_realloc_r+0x48>
 8053cc6:	4621      	mov	r1, r4
 8053cc8:	4638      	mov	r0, r7
 8053cca:	f7ff fc2b 	bl	8053524 <_malloc_r>
 8053cce:	4605      	mov	r5, r0
 8053cd0:	2800      	cmp	r0, #0
 8053cd2:	d0f2      	beq.n	8053cba <_realloc_r+0x1c>
 8053cd4:	4631      	mov	r1, r6
 8053cd6:	4622      	mov	r2, r4
 8053cd8:	f7fd f940 	bl	8050f5c <memcpy>
 8053cdc:	4631      	mov	r1, r6
 8053cde:	4638      	mov	r0, r7
 8053ce0:	f7ff fbd2 	bl	8053488 <_free_r>
 8053ce4:	e7e9      	b.n	8053cba <_realloc_r+0x1c>
 8053ce6:	4635      	mov	r5, r6
 8053ce8:	e7e7      	b.n	8053cba <_realloc_r+0x1c>
	...

08053cec <_read_r>:
 8053cec:	b538      	push	{r3, r4, r5, lr}
 8053cee:	4c07      	ldr	r4, [pc, #28]	; (8053d0c <_read_r+0x20>)
 8053cf0:	4605      	mov	r5, r0
 8053cf2:	4608      	mov	r0, r1
 8053cf4:	4611      	mov	r1, r2
 8053cf6:	2200      	movs	r2, #0
 8053cf8:	6022      	str	r2, [r4, #0]
 8053cfa:	461a      	mov	r2, r3
 8053cfc:	f000 f97e 	bl	8053ffc <_read>
 8053d00:	1c43      	adds	r3, r0, #1
 8053d02:	d102      	bne.n	8053d0a <_read_r+0x1e>
 8053d04:	6823      	ldr	r3, [r4, #0]
 8053d06:	b103      	cbz	r3, 8053d0a <_read_r+0x1e>
 8053d08:	602b      	str	r3, [r5, #0]
 8053d0a:	bd38      	pop	{r3, r4, r5, pc}
 8053d0c:	200063d8 	.word	0x200063d8

08053d10 <_malloc_usable_size_r>:
 8053d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8053d14:	1f18      	subs	r0, r3, #4
 8053d16:	2b00      	cmp	r3, #0
 8053d18:	bfbc      	itt	lt
 8053d1a:	580b      	ldrlt	r3, [r1, r0]
 8053d1c:	18c0      	addlt	r0, r0, r3
 8053d1e:	4770      	bx	lr

08053d20 <ceil>:
 8053d20:	ec51 0b10 	vmov	r0, r1, d0
 8053d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8053d28:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8053d2c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8053d30:	2e13      	cmp	r6, #19
 8053d32:	460c      	mov	r4, r1
 8053d34:	ee10 5a10 	vmov	r5, s0
 8053d38:	4680      	mov	r8, r0
 8053d3a:	dc30      	bgt.n	8053d9e <ceil+0x7e>
 8053d3c:	2e00      	cmp	r6, #0
 8053d3e:	da12      	bge.n	8053d66 <ceil+0x46>
 8053d40:	a333      	add	r3, pc, #204	; (adr r3, 8053e10 <ceil+0xf0>)
 8053d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8053d46:	f7ec fbd9 	bl	80404fc <__adddf3>
 8053d4a:	2200      	movs	r2, #0
 8053d4c:	2300      	movs	r3, #0
 8053d4e:	f7ed f81b 	bl	8040d88 <__aeabi_dcmpgt>
 8053d52:	b128      	cbz	r0, 8053d60 <ceil+0x40>
 8053d54:	2c00      	cmp	r4, #0
 8053d56:	db55      	blt.n	8053e04 <ceil+0xe4>
 8053d58:	432c      	orrs	r4, r5
 8053d5a:	d057      	beq.n	8053e0c <ceil+0xec>
 8053d5c:	4c2e      	ldr	r4, [pc, #184]	; (8053e18 <ceil+0xf8>)
 8053d5e:	2500      	movs	r5, #0
 8053d60:	4621      	mov	r1, r4
 8053d62:	4628      	mov	r0, r5
 8053d64:	e025      	b.n	8053db2 <ceil+0x92>
 8053d66:	4f2d      	ldr	r7, [pc, #180]	; (8053e1c <ceil+0xfc>)
 8053d68:	4137      	asrs	r7, r6
 8053d6a:	ea01 0307 	and.w	r3, r1, r7
 8053d6e:	4303      	orrs	r3, r0
 8053d70:	d01f      	beq.n	8053db2 <ceil+0x92>
 8053d72:	a327      	add	r3, pc, #156	; (adr r3, 8053e10 <ceil+0xf0>)
 8053d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8053d78:	f7ec fbc0 	bl	80404fc <__adddf3>
 8053d7c:	2200      	movs	r2, #0
 8053d7e:	2300      	movs	r3, #0
 8053d80:	f7ed f802 	bl	8040d88 <__aeabi_dcmpgt>
 8053d84:	2800      	cmp	r0, #0
 8053d86:	d0eb      	beq.n	8053d60 <ceil+0x40>
 8053d88:	2c00      	cmp	r4, #0
 8053d8a:	bfc2      	ittt	gt
 8053d8c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8053d90:	fa43 f606 	asrgt.w	r6, r3, r6
 8053d94:	19a4      	addgt	r4, r4, r6
 8053d96:	ea24 0407 	bic.w	r4, r4, r7
 8053d9a:	2500      	movs	r5, #0
 8053d9c:	e7e0      	b.n	8053d60 <ceil+0x40>
 8053d9e:	2e33      	cmp	r6, #51	; 0x33
 8053da0:	dd0b      	ble.n	8053dba <ceil+0x9a>
 8053da2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8053da6:	d104      	bne.n	8053db2 <ceil+0x92>
 8053da8:	ee10 2a10 	vmov	r2, s0
 8053dac:	460b      	mov	r3, r1
 8053dae:	f7ec fba5 	bl	80404fc <__adddf3>
 8053db2:	ec41 0b10 	vmov	d0, r0, r1
 8053db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8053dba:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8053dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8053dc2:	fa23 f707 	lsr.w	r7, r3, r7
 8053dc6:	4207      	tst	r7, r0
 8053dc8:	d0f3      	beq.n	8053db2 <ceil+0x92>
 8053dca:	a311      	add	r3, pc, #68	; (adr r3, 8053e10 <ceil+0xf0>)
 8053dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8053dd0:	f7ec fb94 	bl	80404fc <__adddf3>
 8053dd4:	2200      	movs	r2, #0
 8053dd6:	2300      	movs	r3, #0
 8053dd8:	f7ec ffd6 	bl	8040d88 <__aeabi_dcmpgt>
 8053ddc:	2800      	cmp	r0, #0
 8053dde:	d0bf      	beq.n	8053d60 <ceil+0x40>
 8053de0:	2c00      	cmp	r4, #0
 8053de2:	dd02      	ble.n	8053dea <ceil+0xca>
 8053de4:	2e14      	cmp	r6, #20
 8053de6:	d103      	bne.n	8053df0 <ceil+0xd0>
 8053de8:	3401      	adds	r4, #1
 8053dea:	ea25 0507 	bic.w	r5, r5, r7
 8053dee:	e7b7      	b.n	8053d60 <ceil+0x40>
 8053df0:	2301      	movs	r3, #1
 8053df2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8053df6:	fa03 f606 	lsl.w	r6, r3, r6
 8053dfa:	4435      	add	r5, r6
 8053dfc:	4545      	cmp	r5, r8
 8053dfe:	bf38      	it	cc
 8053e00:	18e4      	addcc	r4, r4, r3
 8053e02:	e7f2      	b.n	8053dea <ceil+0xca>
 8053e04:	2500      	movs	r5, #0
 8053e06:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8053e0a:	e7a9      	b.n	8053d60 <ceil+0x40>
 8053e0c:	4625      	mov	r5, r4
 8053e0e:	e7a7      	b.n	8053d60 <ceil+0x40>
 8053e10:	8800759c 	.word	0x8800759c
 8053e14:	7e37e43c 	.word	0x7e37e43c
 8053e18:	3ff00000 	.word	0x3ff00000
 8053e1c:	000fffff 	.word	0x000fffff

08053e20 <floor>:
 8053e20:	ec51 0b10 	vmov	r0, r1, d0
 8053e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8053e28:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8053e2c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8053e30:	2e13      	cmp	r6, #19
 8053e32:	460c      	mov	r4, r1
 8053e34:	ee10 5a10 	vmov	r5, s0
 8053e38:	4680      	mov	r8, r0
 8053e3a:	dc34      	bgt.n	8053ea6 <floor+0x86>
 8053e3c:	2e00      	cmp	r6, #0
 8053e3e:	da16      	bge.n	8053e6e <floor+0x4e>
 8053e40:	a335      	add	r3, pc, #212	; (adr r3, 8053f18 <floor+0xf8>)
 8053e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8053e46:	f7ec fb59 	bl	80404fc <__adddf3>
 8053e4a:	2200      	movs	r2, #0
 8053e4c:	2300      	movs	r3, #0
 8053e4e:	f7ec ff9b 	bl	8040d88 <__aeabi_dcmpgt>
 8053e52:	b148      	cbz	r0, 8053e68 <floor+0x48>
 8053e54:	2c00      	cmp	r4, #0
 8053e56:	da59      	bge.n	8053f0c <floor+0xec>
 8053e58:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8053e5c:	4a30      	ldr	r2, [pc, #192]	; (8053f20 <floor+0x100>)
 8053e5e:	432b      	orrs	r3, r5
 8053e60:	2500      	movs	r5, #0
 8053e62:	42ab      	cmp	r3, r5
 8053e64:	bf18      	it	ne
 8053e66:	4614      	movne	r4, r2
 8053e68:	4621      	mov	r1, r4
 8053e6a:	4628      	mov	r0, r5
 8053e6c:	e025      	b.n	8053eba <floor+0x9a>
 8053e6e:	4f2d      	ldr	r7, [pc, #180]	; (8053f24 <floor+0x104>)
 8053e70:	4137      	asrs	r7, r6
 8053e72:	ea01 0307 	and.w	r3, r1, r7
 8053e76:	4303      	orrs	r3, r0
 8053e78:	d01f      	beq.n	8053eba <floor+0x9a>
 8053e7a:	a327      	add	r3, pc, #156	; (adr r3, 8053f18 <floor+0xf8>)
 8053e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8053e80:	f7ec fb3c 	bl	80404fc <__adddf3>
 8053e84:	2200      	movs	r2, #0
 8053e86:	2300      	movs	r3, #0
 8053e88:	f7ec ff7e 	bl	8040d88 <__aeabi_dcmpgt>
 8053e8c:	2800      	cmp	r0, #0
 8053e8e:	d0eb      	beq.n	8053e68 <floor+0x48>
 8053e90:	2c00      	cmp	r4, #0
 8053e92:	bfbe      	ittt	lt
 8053e94:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8053e98:	fa43 f606 	asrlt.w	r6, r3, r6
 8053e9c:	19a4      	addlt	r4, r4, r6
 8053e9e:	ea24 0407 	bic.w	r4, r4, r7
 8053ea2:	2500      	movs	r5, #0
 8053ea4:	e7e0      	b.n	8053e68 <floor+0x48>
 8053ea6:	2e33      	cmp	r6, #51	; 0x33
 8053ea8:	dd0b      	ble.n	8053ec2 <floor+0xa2>
 8053eaa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8053eae:	d104      	bne.n	8053eba <floor+0x9a>
 8053eb0:	ee10 2a10 	vmov	r2, s0
 8053eb4:	460b      	mov	r3, r1
 8053eb6:	f7ec fb21 	bl	80404fc <__adddf3>
 8053eba:	ec41 0b10 	vmov	d0, r0, r1
 8053ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8053ec2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8053ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8053eca:	fa23 f707 	lsr.w	r7, r3, r7
 8053ece:	4207      	tst	r7, r0
 8053ed0:	d0f3      	beq.n	8053eba <floor+0x9a>
 8053ed2:	a311      	add	r3, pc, #68	; (adr r3, 8053f18 <floor+0xf8>)
 8053ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8053ed8:	f7ec fb10 	bl	80404fc <__adddf3>
 8053edc:	2200      	movs	r2, #0
 8053ede:	2300      	movs	r3, #0
 8053ee0:	f7ec ff52 	bl	8040d88 <__aeabi_dcmpgt>
 8053ee4:	2800      	cmp	r0, #0
 8053ee6:	d0bf      	beq.n	8053e68 <floor+0x48>
 8053ee8:	2c00      	cmp	r4, #0
 8053eea:	da02      	bge.n	8053ef2 <floor+0xd2>
 8053eec:	2e14      	cmp	r6, #20
 8053eee:	d103      	bne.n	8053ef8 <floor+0xd8>
 8053ef0:	3401      	adds	r4, #1
 8053ef2:	ea25 0507 	bic.w	r5, r5, r7
 8053ef6:	e7b7      	b.n	8053e68 <floor+0x48>
 8053ef8:	2301      	movs	r3, #1
 8053efa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8053efe:	fa03 f606 	lsl.w	r6, r3, r6
 8053f02:	4435      	add	r5, r6
 8053f04:	4545      	cmp	r5, r8
 8053f06:	bf38      	it	cc
 8053f08:	18e4      	addcc	r4, r4, r3
 8053f0a:	e7f2      	b.n	8053ef2 <floor+0xd2>
 8053f0c:	2500      	movs	r5, #0
 8053f0e:	462c      	mov	r4, r5
 8053f10:	e7aa      	b.n	8053e68 <floor+0x48>
 8053f12:	bf00      	nop
 8053f14:	f3af 8000 	nop.w
 8053f18:	8800759c 	.word	0x8800759c
 8053f1c:	7e37e43c 	.word	0x7e37e43c
 8053f20:	bff00000 	.word	0xbff00000
 8053f24:	000fffff 	.word	0x000fffff

08053f28 <round>:
 8053f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8053f2a:	ec57 6b10 	vmov	r6, r7, d0
 8053f2e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8053f32:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8053f36:	2c13      	cmp	r4, #19
 8053f38:	463b      	mov	r3, r7
 8053f3a:	463d      	mov	r5, r7
 8053f3c:	dc17      	bgt.n	8053f6e <round+0x46>
 8053f3e:	2c00      	cmp	r4, #0
 8053f40:	da09      	bge.n	8053f56 <round+0x2e>
 8053f42:	3401      	adds	r4, #1
 8053f44:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8053f48:	d103      	bne.n	8053f52 <round+0x2a>
 8053f4a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8053f4e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8053f52:	2100      	movs	r1, #0
 8053f54:	e02c      	b.n	8053fb0 <round+0x88>
 8053f56:	4a18      	ldr	r2, [pc, #96]	; (8053fb8 <round+0x90>)
 8053f58:	4122      	asrs	r2, r4
 8053f5a:	4217      	tst	r7, r2
 8053f5c:	d100      	bne.n	8053f60 <round+0x38>
 8053f5e:	b19e      	cbz	r6, 8053f88 <round+0x60>
 8053f60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8053f64:	4123      	asrs	r3, r4
 8053f66:	442b      	add	r3, r5
 8053f68:	ea23 0302 	bic.w	r3, r3, r2
 8053f6c:	e7f1      	b.n	8053f52 <round+0x2a>
 8053f6e:	2c33      	cmp	r4, #51	; 0x33
 8053f70:	dd0d      	ble.n	8053f8e <round+0x66>
 8053f72:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8053f76:	d107      	bne.n	8053f88 <round+0x60>
 8053f78:	4630      	mov	r0, r6
 8053f7a:	4639      	mov	r1, r7
 8053f7c:	ee10 2a10 	vmov	r2, s0
 8053f80:	f7ec fabc 	bl	80404fc <__adddf3>
 8053f84:	4606      	mov	r6, r0
 8053f86:	460f      	mov	r7, r1
 8053f88:	ec47 6b10 	vmov	d0, r6, r7
 8053f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8053f8e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8053f92:	f04f 30ff 	mov.w	r0, #4294967295
 8053f96:	40d0      	lsrs	r0, r2
 8053f98:	4206      	tst	r6, r0
 8053f9a:	d0f5      	beq.n	8053f88 <round+0x60>
 8053f9c:	2201      	movs	r2, #1
 8053f9e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8053fa2:	fa02 f404 	lsl.w	r4, r2, r4
 8053fa6:	1931      	adds	r1, r6, r4
 8053fa8:	bf28      	it	cs
 8053faa:	189b      	addcs	r3, r3, r2
 8053fac:	ea21 0100 	bic.w	r1, r1, r0
 8053fb0:	461f      	mov	r7, r3
 8053fb2:	460e      	mov	r6, r1
 8053fb4:	e7e8      	b.n	8053f88 <round+0x60>
 8053fb6:	bf00      	nop
 8053fb8:	000fffff 	.word	0x000fffff

08053fbc <_close>:
 8053fbc:	4b02      	ldr	r3, [pc, #8]	; (8053fc8 <_close+0xc>)
 8053fbe:	2258      	movs	r2, #88	; 0x58
 8053fc0:	601a      	str	r2, [r3, #0]
 8053fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8053fc6:	4770      	bx	lr
 8053fc8:	200063d8 	.word	0x200063d8

08053fcc <_fstat>:
 8053fcc:	4b02      	ldr	r3, [pc, #8]	; (8053fd8 <_fstat+0xc>)
 8053fce:	2258      	movs	r2, #88	; 0x58
 8053fd0:	601a      	str	r2, [r3, #0]
 8053fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8053fd6:	4770      	bx	lr
 8053fd8:	200063d8 	.word	0x200063d8

08053fdc <_isatty>:
 8053fdc:	4b02      	ldr	r3, [pc, #8]	; (8053fe8 <_isatty+0xc>)
 8053fde:	2258      	movs	r2, #88	; 0x58
 8053fe0:	601a      	str	r2, [r3, #0]
 8053fe2:	2000      	movs	r0, #0
 8053fe4:	4770      	bx	lr
 8053fe6:	bf00      	nop
 8053fe8:	200063d8 	.word	0x200063d8

08053fec <_lseek>:
 8053fec:	4b02      	ldr	r3, [pc, #8]	; (8053ff8 <_lseek+0xc>)
 8053fee:	2258      	movs	r2, #88	; 0x58
 8053ff0:	601a      	str	r2, [r3, #0]
 8053ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8053ff6:	4770      	bx	lr
 8053ff8:	200063d8 	.word	0x200063d8

08053ffc <_read>:
 8053ffc:	4b02      	ldr	r3, [pc, #8]	; (8054008 <_read+0xc>)
 8053ffe:	2258      	movs	r2, #88	; 0x58
 8054000:	601a      	str	r2, [r3, #0]
 8054002:	f04f 30ff 	mov.w	r0, #4294967295
 8054006:	4770      	bx	lr
 8054008:	200063d8 	.word	0x200063d8

0805400c <_sbrk>:
 805400c:	4b04      	ldr	r3, [pc, #16]	; (8054020 <_sbrk+0x14>)
 805400e:	6819      	ldr	r1, [r3, #0]
 8054010:	4602      	mov	r2, r0
 8054012:	b909      	cbnz	r1, 8054018 <_sbrk+0xc>
 8054014:	4903      	ldr	r1, [pc, #12]	; (8054024 <_sbrk+0x18>)
 8054016:	6019      	str	r1, [r3, #0]
 8054018:	6818      	ldr	r0, [r3, #0]
 805401a:	4402      	add	r2, r0
 805401c:	601a      	str	r2, [r3, #0]
 805401e:	4770      	bx	lr
 8054020:	20003dc0 	.word	0x20003dc0
 8054024:	200063e0 	.word	0x200063e0

08054028 <_write>:
 8054028:	4b02      	ldr	r3, [pc, #8]	; (8054034 <_write+0xc>)
 805402a:	2258      	movs	r2, #88	; 0x58
 805402c:	601a      	str	r2, [r3, #0]
 805402e:	f04f 30ff 	mov.w	r0, #4294967295
 8054032:	4770      	bx	lr
 8054034:	200063d8 	.word	0x200063d8

08054038 <_init>:
 8054038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 805403a:	bf00      	nop
 805403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 805403e:	bc08      	pop	{r3}
 8054040:	469e      	mov	lr, r3
 8054042:	4770      	bx	lr

08054044 <_fini>:
 8054044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8054046:	bf00      	nop
 8054048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 805404a:	bc08      	pop	{r3}
 805404c:	469e      	mov	lr, r3
 805404e:	4770      	bx	lr
