{"vcs1":{"timestamp_begin":1740042726.253343738, "rt":3.78, "ut":3.56, "st":0.17}}
{"vcselab":{"timestamp_begin":1740042730.110680397, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740042730.428986312, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740042725.983449600}
{"VCS_COMP_START_TIME": 1740042725.983449600}
{"VCS_COMP_END_TIME": 1740042730.731465940}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287688}}
{"vcselab": {"peak_mem": 150348}}
