# Tiny Tapeout project information
project:
  title:        "7-segment with LFSR" # Project title
  author:       "Jun-ichi OKAMURA"    # Your name
  discord:      "jun1okamura"         # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "TEST &-segment/LFSR" # One line description of what your project does
  language:     "Verilog"             # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000              # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_jun1okamura_test0"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "DEC_7SEG.v"
    - "LFSR.v"

# A description of what the inputs do (e.g. red button, SPI CLK, SPI MOSI, etc).
pinout:
  # inputs:               
    - "compare bit 11"
    - "compare bit 12"
    - "compare bit 13"
    - "compare bit 14"
    - "compare bit 15"
    - "compare bit 16"
    - "compare bit 17"
    - "compare bit 18"
# A description of what the outputs do (e.g. status LED, SPI MISO, etc)
  # outputs:
    - "segment a"
    - "segment b"
    - "segment c"
    - "segment d"
    - "segment e"
    - "segment f"
    - "segment g"
    - "dot"
# A description of what the bidirectional I/O pins do (e.g. I2C SDA, I2C SCL, etc)
  # bidirectional:
    - "second counter bit 0"
    - "second counter bit 1"
    - "second counter bit 2"
    - "second counter bit 3"
    - "second counter bit 4"
    - "second counter bit 5"
    - "second counter bit 6"
    - "second counter bit 7"

# Do not change!
yaml_version: 6
