{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728151672033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728151672033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 23:37:51 2024 " "Processing started: Sat Oct 05 23:37:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728151672033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151672033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_19_bit -c CPU_19_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_19_bit -c CPU_19_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151672033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728151672274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728151672274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExt immExt datapath.v(15) " "Verilog HDL Declaration information at datapath.v(15): object \"ImmExt\" differs only in case from object \"immExt\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728151680098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(11) " "Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728151680104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "reset_ff.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/reset_ff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/mux4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_19_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_19_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_19_bit " "Found entity 1: CPU_19_bit" {  } { { "CPU_19_bit.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728151680115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluCtrl main_decoder.v(38) " "Verilog HDL Implicit Net warning at main_decoder.v(38): created implicit net for \"aluCtrl\"" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PcSrc CPU_19_bit.v(21) " "Verilog HDL Implicit Net warning at CPU_19_bit.v(21): created implicit net for \"PcSrc\"" {  } { { "CPU_19_bit.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_19_bit " "Elaborating entity \"CPU_19_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728151680139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder main_decoder:controller " "Elaborating entity \"main_decoder\" for hierarchy \"main_decoder:controller\"" {  } { { "CPU_19_bit.v" "controller" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluCtrl main_decoder.v(38) " "Verilog HDL or VHDL warning at main_decoder.v(38): object \"aluCtrl\" assigned a value but never read" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728151680149 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(20) " "Verilog HDL Case Statement warning at main_decoder.v(20): incomplete case statement has no default case item" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1728151680150 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(31) " "Verilog HDL Case Statement warning at main_decoder.v(31): incomplete case statement has no default case item" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls main_decoder.v(20) " "Verilog HDL Always Construct warning at main_decoder.v(20): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 main_decoder.v(38) " "Verilog HDL assignment warning at main_decoder.v(38): truncated value with size 12 to match size of target (10)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alu_ctrl\[2..1\] 0 main_decoder.v(10) " "Net \"alu_ctrl\[2..1\]\" at main_decoder.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Zero 0 main_decoder.v(5) " "Net \"Zero\" at main_decoder.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_ctrl\[0\] main_decoder.v(10) " "Output port \"alu_ctrl\[0\]\" at main_decoder.v(10) has no driver" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] main_decoder.v(20) " "Inferred latch for \"controls\[1\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680151 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] main_decoder.v(20) " "Inferred latch for \"controls\[2\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] main_decoder.v(20) " "Inferred latch for \"controls\[3\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] main_decoder.v(20) " "Inferred latch for \"controls\[4\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] main_decoder.v(20) " "Inferred latch for \"controls\[5\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] main_decoder.v(20) " "Inferred latch for \"controls\[6\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] main_decoder.v(20) " "Inferred latch for \"controls\[7\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] main_decoder.v(20) " "Inferred latch for \"controls\[8\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] main_decoder.v(20) " "Inferred latch for \"controls\[9\]\" at main_decoder.v(20)" {  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680152 "|CPU_19_bit|main_decoder:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath\"" {  } { { "CPU_19_bit.v" "Datapath" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff datapath:Datapath\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"datapath:Datapath\|reset_ff:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:Datapath\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:Datapath\|adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:Datapath\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:Datapath\|mux2:pcmux\"" {  } { { "datapath.v" "pcmux" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:Datapath\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"datapath:Datapath\|reg_file:rf\"" {  } { { "datapath.v" "rf" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 reg_file.v(25) " "Verilog HDL assignment warning at reg_file.v(25): truncated value with size 32 to match size of target (19)" {  } { { "reg_file.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/reg_file.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728151680164 "|datapath|reg_file:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 reg_file.v(26) " "Verilog HDL assignment warning at reg_file.v(26): truncated value with size 32 to match size of target (19)" {  } { { "reg_file.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/reg_file.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728151680164 "|datapath|reg_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend datapath:Datapath\|imm_extend:immExt " "Elaborating entity \"imm_extend\" for hierarchy \"datapath:Datapath\|imm_extend:immExt\"" {  } { { "datapath.v" "immExt" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680164 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_extend.v(10) " "Verilog HDL Case Statement warning at imm_extend.v(10): incomplete case statement has no default case item" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immext imm_extend.v(10) " "Verilog HDL Always Construct warning at imm_extend.v(10): inferring latch(es) for variable \"immext\", which holds its previous value in one or more paths through the always construct" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[0\] imm_extend.v(10) " "Inferred latch for \"immext\[0\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[1\] imm_extend.v(10) " "Inferred latch for \"immext\[1\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[2\] imm_extend.v(10) " "Inferred latch for \"immext\[2\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[3\] imm_extend.v(10) " "Inferred latch for \"immext\[3\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[4\] imm_extend.v(10) " "Inferred latch for \"immext\[4\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[5\] imm_extend.v(10) " "Inferred latch for \"immext\[5\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[6\] imm_extend.v(10) " "Inferred latch for \"immext\[6\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[7\] imm_extend.v(10) " "Inferred latch for \"immext\[7\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[8\] imm_extend.v(10) " "Inferred latch for \"immext\[8\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[9\] imm_extend.v(10) " "Inferred latch for \"immext\[9\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[10\] imm_extend.v(10) " "Inferred latch for \"immext\[10\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[11\] imm_extend.v(10) " "Inferred latch for \"immext\[11\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[12\] imm_extend.v(10) " "Inferred latch for \"immext\[12\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[13\] imm_extend.v(10) " "Inferred latch for \"immext\[13\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[14\] imm_extend.v(10) " "Inferred latch for \"immext\[14\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[15\] imm_extend.v(10) " "Inferred latch for \"immext\[15\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[16\] imm_extend.v(10) " "Inferred latch for \"immext\[16\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[17\] imm_extend.v(10) " "Inferred latch for \"immext\[17\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immext\[18\] imm_extend.v(10) " "Inferred latch for \"immext\[18\]\" at imm_extend.v(10)" {  } { { "imm_extend.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/imm_extend.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151680165 "|datapath|imm_extend:immExt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:Datapath\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:Datapath\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu.v(14) " "Verilog HDL assignment warning at alu.v(14): truncated value with size 32 to match size of target (19)" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728151680166 "|datapath|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): variable \"L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728151680166 "|datapath|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu.v(25) " "Verilog HDL assignment warning at alu.v(25): truncated value with size 32 to match size of target (19)" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728151680167 "|datapath|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 alu.v(26) " "Verilog HDL assignment warning at alu.v(26): truncated value with size 32 to match size of target (19)" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728151680167 "|datapath|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(24) " "Verilog HDL Case Statement warning at alu.v(24): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/alu.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1728151680167 "|datapath|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:Datapath\|mux4:resultMux " "Elaborating entity \"mux4\" for hierarchy \"datapath:Datapath\|mux4:resultMux\"" {  } { { "datapath.v" "resultMux" { Text "C:/Users/asus/Desktop/CPU_19_Bit/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151680167 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:Datapath\|reg_file:rf\|reg_file_arr " "RAM logic \"datapath:Datapath\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "reg_file.v" "reg_file_arr" { Text "C:/Users/asus/Desktop/CPU_19_Bit/reg_file.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728151680394 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1728151680394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728151680657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:controller\|controls\[4\] " "Latch main_decoder:controller\|controls\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[0\] " "Ports D and ENA on the latch are fed by the same signal Instr\[0\]" {  } { { "CPU_19_bit.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728151680665 ""}  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728151680665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:controller\|controls\[5\] " "Latch main_decoder:controller\|controls\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[0\] " "Ports D and ENA on the latch are fed by the same signal Instr\[0\]" {  } { { "CPU_19_bit.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728151680665 ""}  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728151680665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:controller\|controls\[9\] " "Latch main_decoder:controller\|controls\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[1\] " "Ports D and ENA on the latch are fed by the same signal Instr\[1\]" {  } { { "CPU_19_bit.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728151680665 ""}  } { { "main_decoder.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/main_decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728151680665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "CPU_19_bit.v" "" { Text "C:/Users/asus/Desktop/CPU_19_Bit/CPU_19_bit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728151680736 "|CPU_19_bit|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728151680736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728151680838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus/Desktop/CPU_19_Bit/output_files/CPU_19_bit.map.smsg " "Generated suppressed messages file C:/Users/asus/Desktop/CPU_19_Bit/output_files/CPU_19_bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151681603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728151681727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728151681727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "957 " "Implemented 957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728151681808 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728151681808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "859 " "Implemented 859 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728151681808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728151681808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728151681820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 23:38:01 2024 " "Processing ended: Sat Oct 05 23:38:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728151681820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728151681820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728151681820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728151681820 ""}
