
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006043                       # Number of seconds simulated
sim_ticks                                  6043217500                       # Number of ticks simulated
final_tick                                 6043217500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111038                       # Simulator instruction rate (inst/s)
host_op_rate                                   215939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114949429                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707360                       # Number of bytes of host memory used
host_seconds                                    52.57                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          106496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           57984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              164480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       106496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         106496                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1664                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              906                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2570                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17622401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9594889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27217289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17622401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17622401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17622401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9594889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27217289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1664.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       906.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5762                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2570                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  164480                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   164480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                231                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               193                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6043124500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2570                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1929                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      528                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       95                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          920                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     176.626087                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    111.744317                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    225.014083                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           566     61.52%     61.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          174     18.91%     80.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           53      5.76%     86.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           35      3.80%     90.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           29      3.15%     93.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      1.74%     94.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      1.30%     96.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      0.76%     96.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      3.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           920                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       106496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        57984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 17622400.649984881282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9594888.815436478704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1664                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          906                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     66939250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    138423000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     40227.91                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    152784.77                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     157174750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                205362250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12850000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      61157.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 79907.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1642                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  63.89                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2351410.31                       # Average gap between requests
system.mem_ctrl.pageHitRate                     63.89                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2827440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9896040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          100186320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              35487630                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7125600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        301868010                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        203317440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1169453940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1831642470                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             303.090609                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5946596750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      14742500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       42380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4755373250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    529472750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39219500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    662029500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2011350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8453760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          315310320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              74349660                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              22826880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        922066200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        690661440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         570579960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2610168360                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             431.916998                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5820461500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      47783000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      133380000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1999811000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1798605250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       41543250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   2022095000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1881288                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1881288                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            193156                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1039824                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  665333                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              86974                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1039824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             535678                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           504146                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        86746                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2154302                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1729004                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5410                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           481                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1746736                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           633                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12086436                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             286221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9378833                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1881288                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1201011                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11530093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  389848                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  349                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5193                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          185                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1746225                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1403                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12016989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.550046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.779724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2165907     18.02%     18.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1075281      8.95%     26.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8775801     73.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12016989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.155653                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.775980                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1204926                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1758798                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7925403                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                932938                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 194924                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16689417                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                673313                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 194924                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2198769                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  342489                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1928                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7831313                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1447566                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15992848                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                333817                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   255                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 565528                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 506569                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1290                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14387174                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              38587117                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28133298                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12554                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4339986                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 37                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1304011                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2745427                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1977823                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            278921                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            85618                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15327210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 697                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12808498                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            431080                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3975404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7034766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            681                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12016989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.065866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.724741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2786268     23.19%     23.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5652944     47.04%     70.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3577777     29.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12016989                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3985297     76.58%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    229      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 835385     16.05%     92.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                382925      7.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             52509      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8727171     68.14%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5456      0.04%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   520      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  832      0.01%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  331      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 286      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2260585     17.65%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1752238     13.68%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5965      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2587      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12808498                       # Type of FU issued
system.cpu.iq.rate                           1.059742                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5203878                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.406283                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           43247508                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19279351                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12330016                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               21435                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              25704                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7513                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17949569                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   10298                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           873723                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       807893                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3305                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1822                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       310309                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          183                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           723                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 194924                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  177322                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 27058                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15327907                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            149343                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2745427                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1977823                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                254                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4022                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19871                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1822                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          94395                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       110440                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               204835                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12412329                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2154061                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            396169                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3882626                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1158135                       # Number of branches executed
system.cpu.iew.exec_stores                    1728565                       # Number of stores executed
system.cpu.iew.exec_rate                     1.026964                       # Inst execution rate
system.cpu.iew.wb_sent                       12355522                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12337529                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8591502                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15685191                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.020775                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.547746                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3644030                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            193481                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11682373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.971763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.903489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4937713     42.27%     42.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2136818     18.29%     60.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4607842     39.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11682373                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4607842                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     22071063                       # The number of ROB reads
system.cpu.rob.rob_writes                    30328584                       # The number of ROB writes
system.cpu.timesIdled                             812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           69447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.070459                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.070459                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.482985                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.482985                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21808356                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9351546                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5313                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4986                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2070711                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1647188                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5864462                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2908159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64601                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.017244                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23601729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23601729                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1191533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1191533                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1652002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652002                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2843535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2843535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2843535                       # number of overall hits
system.cpu.dcache.overall_hits::total         2843535                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        82808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         82808                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        15798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15798                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        98606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98606                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        98606                       # number of overall misses
system.cpu.dcache.overall_misses::total         98606                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1029040500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1029040500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    356516999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    356516999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1385557499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1385557499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1385557499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1385557499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1274341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1274341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2942141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2942141                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2942141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2942141                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064981                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009472                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033515                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033515                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033515                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033515                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12426.824703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12426.824703                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22567.223636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22567.223636                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14051.452234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14051.452234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14051.452234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14051.452234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6758                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               751                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.998668                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63165                       # number of writebacks
system.cpu.dcache.writebacks::total             63165                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33050                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          938                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        33988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33988                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33988                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49758                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14860                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        64618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64618                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    609824000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    609824000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    333061499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    333061499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    942885499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    942885499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    942885499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    942885499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021963                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12255.798063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12255.798063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22413.290646                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22413.290646                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14591.684964                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14591.684964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14591.684964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14591.684964                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64585                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.290999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1745677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1961                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            890.197348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.290999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13971753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13971753                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1743716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743716                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1743716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1743716                       # number of overall hits
system.cpu.icache.overall_hits::total         1743716                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2508                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2508                       # number of overall misses
system.cpu.icache.overall_misses::total          2508                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185380999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185380999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    185380999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185380999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185380999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185380999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1746224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1746224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1746224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1746224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1746224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1746224                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001436                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001436                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001436                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001436                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001436                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73915.868820                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73915.868820                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73915.868820                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73915.868820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73915.868820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73915.868820                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.705882                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          546                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          546                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          546                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          546                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          546                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1962                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1962                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1962                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1962                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1962                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1962                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153252499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153252499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153252499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153252499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153252499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153252499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001124                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78110.346075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78110.346075                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78110.346075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78110.346075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78110.346075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78110.346075                       # average overall mshr miss latency
system.cpu.icache.replacements                   1412                       # number of replacements
system.l2bus.snoop_filter.tot_requests         132577                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         2429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               51694                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         63166                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2851                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                17                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              14868                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             14868                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          51695                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5311                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       193778                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  199089                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       124032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8175360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8299392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                78                       # Total snoops (count)
system.l2bus.snoopTraffic                        3200                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              66600                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036667                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.187943                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    64158     96.33%     96.33% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2442      3.67%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                66600                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            192620999                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4924955                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           161507498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2139.607641                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 129678                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2570                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                50.458366                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1448.480029                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   691.127612                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.353633                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.168732                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.522365                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2550                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2296                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.622559                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1040002                       # Number of tag accesses
system.l2cache.tags.data_accesses             1040002                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        63166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        63166                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        14163                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            14163                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          273                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        49506                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        49779                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             273                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           63669                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63942                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            273                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          63669                       # number of overall hits
system.l2cache.overall_hits::total              63942                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1665                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1871                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1665                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           906                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2571                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1665                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          906                       # number of overall misses
system.l2cache.overall_misses::total             2571                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    163813500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    163813500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    147164000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18251000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    165415000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    147164000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    182064500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    329228500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    147164000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    182064500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    329228500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        63166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        63166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        14863                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        14863                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1938                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        49712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        51650                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1938                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        64575                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66513                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1938                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        64575                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66513                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.047097                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.047097                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.859133                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.004144                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.036225                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.859133                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.014030                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.038654                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.859133                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.014030                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.038654                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 234019.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 234019.285714                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 88386.786787                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88597.087379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 88409.941208                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 88386.786787                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 200954.194260                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 128054.647997                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 88386.786787                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 200954.194260                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 128054.647997                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1665                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1871                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1665                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          906                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2571                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1665                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          906                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2571                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    162413500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    162413500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    143836000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17839000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    161675000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    143836000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    180252500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    324088500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    143836000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    180252500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    324088500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.047097                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.047097                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.859133                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004144                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.036225                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.859133                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.014030                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.038654                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.859133                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.014030                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.038654                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 232019.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 232019.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 86387.987988                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86597.087379                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86411.010155                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 86387.987988                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 198954.194260                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 126055.425904                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 86387.987988                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 198954.194260                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 126055.425904                       # average overall mshr miss latency
system.l2cache.replacements                        20                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2590                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1870                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                20                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                700                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               700                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1870                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5160                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       164480                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2570                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2570    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2570                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1295000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6425000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2144.161557                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2570                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2570                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1451.116209                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   693.045348                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044285                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021150                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.065435                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2570                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2316                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.078430                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                43690                       # Number of tag accesses
system.l3cache.tags.data_accesses               43690                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1664                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1870                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1664                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           906                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2570                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1664                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          906                       # number of overall misses
system.l3cache.overall_misses::total             2570                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    156113500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    156113500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    128860000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15985000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    144845000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    128860000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    172098500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    300958500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    128860000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    172098500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    300958500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1664                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1870                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1664                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          906                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2570                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1664                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          906                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2570                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 223019.285714                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 223019.285714                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77439.903846                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77597.087379                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77457.219251                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 77439.903846                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 189954.194260                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 117104.474708                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 77439.903846                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 189954.194260                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 117104.474708                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1664                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1870                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1664                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          906                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2570                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1664                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          906                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2570                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    154713500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    154713500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    125532000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15573000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    141105000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    125532000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    170286500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    295818500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    125532000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    170286500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    295818500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 221019.285714                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 221019.285714                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75439.903846                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75597.087379                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75457.219251                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 75439.903846                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 187954.194260                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 115104.474708                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 75439.903846                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 187954.194260                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 115104.474708                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6043217500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1870                       # Transaction distribution
system.membus.trans_dist::ReadExReq               700                       # Transaction distribution
system.membus.trans_dist::ReadExResp              700                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1870                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2570                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1285000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6931250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
