
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lfsr_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    5.08    0.01    0.08    0.08 v lfsr_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         lfsr_out[7] (net)
                  0.01    0.00    0.08 v _67_/A3 (AND4_X4)
     1    5.43    0.01    0.03    0.12 v _67_/ZN (AND4_X4)
                                         _29_ (net)
                  0.01    0.00    0.12 v _69_/A2 (NOR3_X4)
     1    1.14    0.02    0.03    0.15 ^ _69_/ZN (NOR3_X4)
                                         _07_ (net)
                  0.02    0.00    0.15 ^ lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _40_/A (BUF_X4)
     9   18.38    0.01    0.02    0.22 ^ _40_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _41_/S (MUX2_X1)
     1    1.48    0.01    0.06    0.28 v _41_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _43_/B (MUX2_X2)
     1    1.57    0.01    0.05    0.34 v _43_/Z (MUX2_X2)
                                         _12_ (net)
                  0.01    0.00    0.34 v _44_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.36 v _44_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.36 v lfsr_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _40_/A (BUF_X4)
     9   18.38    0.01    0.02    0.22 ^ _40_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _41_/S (MUX2_X1)
     1    1.48    0.01    0.06    0.28 v _41_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _43_/B (MUX2_X2)
     1    1.57    0.01    0.05    0.34 v _43_/Z (MUX2_X2)
                                         _12_ (net)
                  0.01    0.00    0.34 v _44_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.36 v _44_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.36 v lfsr_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.00e-05   2.48e-06   6.27e-07   5.32e-05  60.8%
Combinational          2.28e-05   9.96e-06   1.57e-06   3.43e-05  39.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.28e-05   1.24e-05   2.20e-06   8.75e-05 100.0%
                          83.3%      14.2%       2.5%
