ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/Tri_level_timer.vhd
Scanning    c:/pt-trilevel/xilinx/v4/Tri_level_timer.vhd
Writing Tri_level_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'



Starting: 'jhdparse @frame_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/frame_timer.vhd
Scanning    c:/pt-trilevel/xilinx/v4/frame_timer.vhd
Writing frame_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @da_converter.jp'



Starting: 'jhdparse @sync_statemachine.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/sync_statemachine.vhd
Scanning    c:/pt-trilevel/xilinx/v4/sync_statemachine.vhd
Writing sync_statemachine.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @genlock_timing.jp'



Starting: 'jhdparse @phasedelay_count.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/phasedelay_count.vhd
Scanning    c:/pt-trilevel/xilinx/v4/phasedelay_count.vhd
Writing phasedelay_count.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @serial_interface_reduced.jp'



ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @8944.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd in Library work.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 187. Undefined s
ymbol 'sync'.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 188. Undefined s
ymbol 'sync_t'.
ERROR:HDLParsers:1209 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 215. sync: Undef
ined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 216. sync_t: Und
efined symbol (last report in this block)
CPU : 0.33 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @0445.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd in Library work.
Architecture behavioral of Entity phasedelay_count is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd in Library work.
Architecture behavioral of Entity genlock_timing is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd in Library work.
Architecture behavioral of Entity da_converter is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd in Library work.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 187. Undefined s
ymbol 'sync'.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 188. Undefined s
ymbol 'sync_t'.
ERROR:HDLParsers:1209 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 215. sync: Undef
ined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd Line 216. sync_t: Und
efined symbol (last report in this block)
CPU : 0.39 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/Tri_level_Sync_Generator.vhd
Scanning    c:/pt-trilevel/xilinx/v4/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @6446.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
WARNING:Xst:751 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd (Line 222). Bad association
 for formal port 'lines_pr_frame' of component 'serial_interface'.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.


Synthesizing Unit <phasedelay_count>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0002> created at line 166.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd.
WARNING:Xst:646 - Signal <output_id> is assigned but never used.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bit_address>.
    Found 2-bit register for signal <id_read>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:644 - Signal <phasedelay<25>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<24>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<23>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<22>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<21>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<20>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<19>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<18>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<17>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<16>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<15>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<14>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<13>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<12>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<11>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<10>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<9>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<8>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<7>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<6>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<5>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<4>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<3>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<2>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<1>> has a multisource.
WARNING:Xst:644 - Signal <phasedelay<0>> has a multisource.
WARNING:Xst:647 - Input <tsg_reset> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <system_clk> is never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <window_count>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 12-bit comparator equal for signal <$n0014> created at line 190.
    Found 15-bit comparator equal for signal <$n0015> created at line 194.
    Found 15-bit subtractor for signal <$n0017> created at line 194.
    Found 1-bit register for signal <f4m_int>.
    Found 1-bit register for signal <f4m_tmp>.
    Found 1-bit register for signal <f8g_int>.
    Found 1-bit register for signal <f8g_tmp>.
    Found 1-bit register for signal <genlock_window>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <sync_ok>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd.
    Found 7-bit adder for signal <$n0018>.
    Found 15-bit comparator equal for signal <$n0019> created at line 77.
    Found 15-bit subtractor for signal <$n0072> created at line 171.
    Found 15-bit comparator equal for signal <$n0073> created at line 171.
    Found 15-bit subtractor for signal <$n0074> created at line 169.
    Found 15-bit comparator equal for signal <$n0075> created at line 169.
    Found 15-bit subtractor for signal <$n0076> created at line 167.
    Found 15-bit comparator equal for signal <$n0077> created at line 167.
    Found 15-bit subtractor for signal <$n0078> created at line 166.
    Found 15-bit comparator equal for signal <$n0079> created at line 166.
    Found 15-bit subtractor for signal <$n0080> created at line 77.
    Found 7-bit register for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 1-bit register for signal <last_sample>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <lines_pr_frame<10>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<9>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<8>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<7>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<6>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<5>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<4>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<3>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<2>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<1>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<0>> is never used.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd.
    Found 14-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 2-bit register for signal <frame>.
    Found 14-bit comparator not equal for signal <$n0012> created at line 34.
    Found 11-bit comparator not equal for signal <$n0013> created at line 53.
    Found 14-bit adder for signal <$n0016> created at line 35.
    Found 14-bit comparator greatequal for signal <$n0017> created at line 36.
    Found 14-bit comparator lessequal for signal <$n0018> created at line 36.
    Found 11-bit adder for signal <$n0023> created at line 60.
    Found 2-bit adder for signal <$n0039> created at line 79.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <new_line>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd.
    Found 1-bit register for signal <f74i>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <f74m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:647 - Input <gpbus<7>> is never used.
WARNING:Xst:647 - Input <gpbus<6>> is never used.
WARNING:Xst:647 - Input <gpbus<5>> is never used.
WARNING:Xst:647 - Input <gpbus<4>> is never used.
WARNING:Xst:647 - Input <gpbus<3>> is never used.
WARNING:Xst:647 - Input <gpbus<2>> is never used.
WARNING:Xst:647 - Input <gpbus<1>> is never used.
WARNING:Xst:647 - Input <gpbus<0>> is never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <syncok> is assigned but never used.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 79
  4-bit register                   : 1
  7-bit register                   : 1
  14-bit register                  : 1
  1-bit register                   : 74
  11-bit register                  : 1
  2-bit register                   : 1
# Counters                         : 1
  6-bit up counter                 : 1
# Multiplexers                     : 5
  2-to-1 multiplexer               : 5
# Adders/Subtractors               : 10
  7-bit adder                      : 1
  15-bit subtractor                : 6
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 12
  26-bit comparator equal          : 1
  12-bit comparator equal          : 1
  15-bit comparator equal          : 6
  14-bit comparator not equal      : 1
  11-bit comparator not equal      : 1
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Gray, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Compact, flip-flop = D
Selecting encoding for FSM_3 ...
	Encoding for FSM_3 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <frame_timer> ...

Optimizing unit <tri_level_sync_generator> ...
WARNING:Xst:92 - Multi-source on signal <sif__n0089> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0088> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0087> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0086> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0085> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0084> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0083> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0082> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0081> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0080> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0079> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0078> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0077> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0076> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0075> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0074> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0073> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0072> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0071> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0070> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0069> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0068> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0067> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0066> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0065> not replaced by logic
WARNING:Xst:92 - Multi-source on signal <sif__n0064> not replaced by logic
ERROR:Xst:415 - Synthesis failed
CPU : 20.43 / 20.54 s | Elapsed : 20.00 / 20.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface_reduced.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Writing serial_interface_reduced.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @1347.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
WARNING:Xst:751 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd (Line 222). Bad association
 for formal port 'lines_pr_frame' of component 'serial_interface'.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.


Synthesizing Unit <phasedelay_count>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0002> created at line 166.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd.
WARNING:Xst:646 - Signal <output_id> is assigned but never used.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bit_address>.
    Found 2-bit register for signal <id_read>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <tsg_reset> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <system_clk> is never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <window_count>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 12-bit comparator equal for signal <$n0014> created at line 190.
    Found 15-bit comparator equal for signal <$n0015> created at line 194.
    Found 15-bit subtractor for signal <$n0017> created at line 194.
    Found 1-bit register for signal <f4m_int>.
    Found 1-bit register for signal <f4m_tmp>.
    Found 1-bit register for signal <f8g_int>.
    Found 1-bit register for signal <f8g_tmp>.
    Found 1-bit register for signal <genlock_window>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <sync_ok>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd.
    Found 7-bit adder for signal <$n0018>.
    Found 15-bit comparator equal for signal <$n0019> created at line 77.
    Found 15-bit subtractor for signal <$n0072> created at line 171.
    Found 15-bit comparator equal for signal <$n0073> created at line 171.
    Found 15-bit subtractor for signal <$n0074> created at line 169.
    Found 15-bit comparator equal for signal <$n0075> created at line 169.
    Found 15-bit subtractor for signal <$n0076> created at line 167.
    Found 15-bit comparator equal for signal <$n0077> created at line 167.
    Found 15-bit subtractor for signal <$n0078> created at line 166.
    Found 15-bit comparator equal for signal <$n0079> created at line 166.
    Found 15-bit subtractor for signal <$n0080> created at line 77.
    Found 7-bit register for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 1-bit register for signal <last_sample>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <lines_pr_frame<10>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<9>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<8>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<7>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<6>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<5>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<4>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<3>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<2>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<1>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<0>> is never used.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd.
    Found 14-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 2-bit register for signal <frame>.
    Found 14-bit comparator not equal for signal <$n0012> created at line 34.
    Found 11-bit comparator not equal for signal <$n0013> created at line 53.
    Found 14-bit adder for signal <$n0016> created at line 35.
    Found 14-bit comparator greatequal for signal <$n0017> created at line 36.
    Found 14-bit comparator lessequal for signal <$n0018> created at line 36.
    Found 11-bit adder for signal <$n0023> created at line 60.
    Found 2-bit adder for signal <$n0039> created at line 79.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <new_line>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd.
    Found 1-bit register for signal <f74i>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <f74m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:647 - Input <gpbus<7>> is never used.
WARNING:Xst:647 - Input <gpbus<6>> is never used.
WARNING:Xst:647 - Input <gpbus<5>> is never used.
WARNING:Xst:647 - Input <gpbus<4>> is never used.
WARNING:Xst:647 - Input <gpbus<3>> is never used.
WARNING:Xst:647 - Input <gpbus<2>> is never used.
WARNING:Xst:647 - Input <gpbus<1>> is never used.
WARNING:Xst:647 - Input <gpbus<0>> is never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <syncok> is assigned but never used.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 79
  4-bit register                   : 1
  7-bit register                   : 1
  14-bit register                  : 1
  1-bit register                   : 74
  11-bit register                  : 1
  2-bit register                   : 1
# Counters                         : 1
  6-bit up counter                 : 1
# Multiplexers                     : 5
  2-to-1 multiplexer               : 5
# Adders/Subtractors               : 10
  7-bit adder                      : 1
  15-bit subtractor                : 6
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 12
  26-bit comparator equal          : 1
  12-bit comparator equal          : 1
  15-bit comparator equal          : 6
  14-bit comparator not equal      : 1
  11-bit comparator not equal      : 1
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
EXEWRAP detected a return code of '-1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface_reduced.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Writing serial_interface_reduced.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @8348.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
WARNING:Xst:751 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd (Line 222). Bad association
 for formal port 'lines_pr_frame' of component 'serial_interface'.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.


Synthesizing Unit <phasedelay_count>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0002> created at line 166.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd.
WARNING:Xst:646 - Signal <output_id> is assigned but never used.
WARNING:Xst:646 - Signal <cs_int> is assigned but never used.
WARNING:Xst:646 - Signal <id_read<0>> is assigned but never used.
WARNING:Xst:646 - Signal <id_read<1>> is assigned but never used.
WARNING:Xst:646 - Signal <bit_address> is assigned but never used.
WARNING:Xst:647 - Input <tsg_reset> is never used.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <system_clk> is never assigned. Tied to value 0.
Unit <serial_interface> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <window_count>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 12-bit comparator equal for signal <$n0014> created at line 190.
    Found 15-bit comparator equal for signal <$n0015> created at line 194.
    Found 15-bit subtractor for signal <$n0017> created at line 194.
    Found 1-bit register for signal <f4m_int>.
    Found 1-bit register for signal <f4m_tmp>.
    Found 1-bit register for signal <f8g_int>.
    Found 1-bit register for signal <f8g_tmp>.
    Found 1-bit register for signal <genlock_window>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <sync_ok>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd.
    Found 7-bit adder for signal <$n0018>.
    Found 15-bit comparator equal for signal <$n0019> created at line 77.
    Found 15-bit subtractor for signal <$n0072> created at line 171.
    Found 15-bit comparator equal for signal <$n0073> created at line 171.
    Found 15-bit subtractor for signal <$n0074> created at line 169.
    Found 15-bit comparator equal for signal <$n0075> created at line 169.
    Found 15-bit subtractor for signal <$n0076> created at line 167.
    Found 15-bit comparator equal for signal <$n0077> created at line 167.
    Found 15-bit subtractor for signal <$n0078> created at line 166.
    Found 15-bit comparator equal for signal <$n0079> created at line 166.
    Found 15-bit subtractor for signal <$n0080> created at line 77.
    Found 7-bit register for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 1-bit register for signal <last_sample>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <lines_pr_frame<10>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<9>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<8>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<7>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<6>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<5>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<4>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<3>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<2>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<1>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<0>> is never used.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd.
    Found 14-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 2-bit register for signal <frame>.
    Found 14-bit comparator not equal for signal <$n0012> created at line 34.
    Found 11-bit comparator not equal for signal <$n0013> created at line 53.
    Found 14-bit adder for signal <$n0016> created at line 35.
    Found 14-bit comparator greatequal for signal <$n0017> created at line 36.
    Found 14-bit comparator lessequal for signal <$n0018> created at line 36.
    Found 11-bit adder for signal <$n0023> created at line 60.
    Found 2-bit adder for signal <$n0039> created at line 79.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <new_line>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd.
    Found 1-bit register for signal <f74i>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <f74m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:647 - Input <gpbus<7>> is never used.
WARNING:Xst:647 - Input <gpbus<6>> is never used.
WARNING:Xst:647 - Input <gpbus<5>> is never used.
WARNING:Xst:647 - Input <gpbus<4>> is never used.
WARNING:Xst:647 - Input <gpbus<3>> is never used.
WARNING:Xst:647 - Input <gpbus<2>> is never used.
WARNING:Xst:647 - Input <gpbus<1>> is never used.
WARNING:Xst:647 - Input <gpbus<0>> is never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <syncok> is assigned but never used.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 51
  4-bit register                   : 1
  7-bit register                   : 1
  14-bit register                  : 1
  1-bit register                   : 46
  11-bit register                  : 1
  2-bit register                   : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 10
  7-bit adder                      : 1
  15-bit subtractor                : 6
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 12
  26-bit comparator equal          : 1
  12-bit comparator equal          : 1
  15-bit comparator equal          : 6
  14-bit comparator not equal      : 1
  11-bit comparator not equal      : 1
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Gray, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Compact, flip-flop = D
Selecting encoding for FSM_3 ...
	Encoding for FSM_3 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <frame_timer> ...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 4
# Adders/Subtractors               : 10
  7-bit adder                      : 1
  15-bit subtractor                : 6
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 2
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1

Design Statistics
# Edif Instances                   : 1559
# I/Os                             : 25

=========================================================================
CPU : 20.76 / 20.82 s | Elapsed : 21.00 / 21.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @0649.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N310' has no load
WARNING:NgdBuild:454 - logical net 'N313' has no load
WARNING:NgdBuild:454 - logical net 'N312' has no load
WARNING:NgdBuild:454 - logical net 'N311' has no load
WARNING:NgdBuild:454 - logical net 'N2187' has no load
WARNING:NgdBuild:454 - logical net 'N2192' has no load
WARNING:NgdBuild:454 - logical net 'N2195' has no load
WARNING:NgdBuild:454 - logical net 'N2198' has no load
WARNING:NgdBuild:454 - logical net 'N2201' has no load
WARNING:NgdBuild:454 - logical net 'N2204' has no load
WARNING:NgdBuild:454 - logical net 'N2207' has no load
WARNING:NgdBuild:454 - logical net 'N2210' has no load
WARNING:NgdBuild:454 - logical net 'N2213' has no load
WARNING:NgdBuild:454 - logical net 'N2216' has no load
WARNING:NgdBuild:454 - logical net 'N2219' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  15

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f74m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:824 - Signal 'tltimer/line_mid.CE' has been minimized to 'VCC'.
     The signal is removed.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization.
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 93 equations into 8 function blocks................

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @frame_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/frame_timer.vhd
Scanning    c:/pt-trilevel/xilinx/v4/frame_timer.vhd
Writing frame_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Fitter Report

Starting: 'exewrap @__frame_timer_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn frame_timer.xst -ofn frame_timer.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn frame_timer.xst -ofn frame_timer.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : frame_timer.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : frame_timer
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : frame_timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.


Synthesizing Unit <frame_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd.
    Found 14-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 2-bit register for signal <frame>.
    Found 14-bit comparator not equal for signal <$n0010> created at line 34.
    Found 11-bit comparator not equal for signal <$n0011> created at line 53.
    Found 14-bit adder for signal <$n0013> created at line 35.
    Found 14-bit comparator greatequal for signal <$n0014> created at line 36.
    Found 14-bit comparator lessequal for signal <$n0015> created at line 36.
    Found 11-bit adder for signal <$n0016> created at line 62.
    Found 11-bit comparator greatequal for signal <$n0017> created at line 63.
    Found 11-bit comparator lessequal for signal <$n0018> created at line 63.
    Found 2-bit adder for signal <$n0019> created at line 79.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <new_line>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   6 Comparator(s).
Unit <frame_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  14-bit register                  : 1
  1-bit register                   : 2
  11-bit register                  : 1
  2-bit register                   : 1
# Adders/Subtractors               : 3
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 6
  14-bit comparator not equal      : 1
  11-bit comparator not equal      : 1
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <frame_timer> ...
EXEWRAP detected a return code of '-1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @1150.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
WARNING:Xst:751 - C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd (Line 222). Bad association
 for formal port 'lines_pr_frame' of component 'serial_interface'.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.


Synthesizing Unit <phasedelay_count>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0002> created at line 166.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd.
WARNING:Xst:646 - Signal <output_id> is assigned but never used.
WARNING:Xst:646 - Signal <cs_int> is assigned but never used.
WARNING:Xst:646 - Signal <id_read<0>> is assigned but never used.
WARNING:Xst:646 - Signal <id_read<1>> is assigned but never used.
WARNING:Xst:646 - Signal <bit_address> is assigned but never used.
WARNING:Xst:647 - Input <tsg_reset> is never used.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <system_clk> is never assigned. Tied to value 0.
Unit <serial_interface> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <window_count>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 12-bit comparator equal for signal <$n0014> created at line 190.
    Found 15-bit comparator equal for signal <$n0015> created at line 194.
    Found 15-bit subtractor for signal <$n0017> created at line 194.
    Found 1-bit register for signal <f4m_int>.
    Found 1-bit register for signal <f4m_tmp>.
    Found 1-bit register for signal <f8g_int>.
    Found 1-bit register for signal <f8g_tmp>.
    Found 1-bit register for signal <genlock_window>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <sync_ok>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd.
    Found 7-bit adder for signal <$n0018>.
    Found 15-bit comparator equal for signal <$n0019> created at line 77.
    Found 15-bit subtractor for signal <$n0072> created at line 171.
    Found 15-bit comparator equal for signal <$n0073> created at line 171.
    Found 15-bit subtractor for signal <$n0074> created at line 169.
    Found 15-bit comparator equal for signal <$n0075> created at line 169.
    Found 15-bit subtractor for signal <$n0076> created at line 167.
    Found 15-bit comparator equal for signal <$n0077> created at line 167.
    Found 15-bit subtractor for signal <$n0078> created at line 166.
    Found 15-bit comparator equal for signal <$n0079> created at line 166.
    Found 15-bit subtractor for signal <$n0080> created at line 77.
    Found 7-bit register for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 1-bit register for signal <last_sample>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <lines_pr_frame<10>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<9>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<8>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<7>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<6>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<5>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<4>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<3>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<2>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<1>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<0>> is never used.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd.
    Found 14-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 2-bit register for signal <frame>.
    Found 14-bit comparator not equal for signal <$n0010> created at line 34.
    Found 11-bit comparator not equal for signal <$n0011> created at line 53.
    Found 14-bit adder for signal <$n0013> created at line 35.
    Found 14-bit comparator greatequal for signal <$n0014> created at line 36.
    Found 14-bit comparator lessequal for signal <$n0015> created at line 36.
    Found 11-bit adder for signal <$n0016> created at line 62.
    Found 11-bit comparator greatequal for signal <$n0017> created at line 63.
    Found 11-bit comparator lessequal for signal <$n0018> created at line 63.
    Found 2-bit adder for signal <$n0019> created at line 79.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <new_line>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   6 Comparator(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd.
    Found 1-bit register for signal <f74i>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <f74m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:647 - Input <gpbus<7>> is never used.
WARNING:Xst:647 - Input <gpbus<6>> is never used.
WARNING:Xst:647 - Input <gpbus<5>> is never used.
WARNING:Xst:647 - Input <gpbus<4>> is never used.
WARNING:Xst:647 - Input <gpbus<3>> is never used.
WARNING:Xst:647 - Input <gpbus<2>> is never used.
WARNING:Xst:647 - Input <gpbus<1>> is never used.
WARNING:Xst:647 - Input <gpbus<0>> is never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <syncok> is assigned but never used.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 51
  4-bit register                   : 1
  7-bit register                   : 1
  14-bit register                  : 1
  1-bit register                   : 46
  11-bit register                  : 1
  2-bit register                   : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 10
  7-bit adder                      : 1
  15-bit subtractor                : 6
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 14
  26-bit comparator equal          : 1
  12-bit comparator equal          : 1
  15-bit comparator equal          : 6
  14-bit comparator not equal      : 1
  11-bit comparator not equal      : 1
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Gray, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Compact, flip-flop = D
Selecting encoding for FSM_3 ...
	Encoding for FSM_3 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <frame_timer> ...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 4
# Adders/Subtractors               : 10
  7-bit adder                      : 1
  15-bit subtractor                : 6
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 4
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1

Design Statistics
# Edif Instances                   : 1467
# I/Os                             : 25

=========================================================================
CPU : 20.22 / 20.33 s | Elapsed : 21.00 / 21.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @3251.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N310' has no load
WARNING:NgdBuild:454 - logical net 'N313' has no load
WARNING:NgdBuild:454 - logical net 'N312' has no load
WARNING:NgdBuild:454 - logical net 'N311' has no load
WARNING:NgdBuild:454 - logical net 'N2095' has no load
WARNING:NgdBuild:454 - logical net 'N2100' has no load
WARNING:NgdBuild:454 - logical net 'N2103' has no load
WARNING:NgdBuild:454 - logical net 'N2106' has no load
WARNING:NgdBuild:454 - logical net 'N2109' has no load
WARNING:NgdBuild:454 - logical net 'N2112' has no load
WARNING:NgdBuild:454 - logical net 'N2115' has no load
WARNING:NgdBuild:454 - logical net 'N2118' has no load
WARNING:NgdBuild:454 - logical net 'N2121' has no load
WARNING:NgdBuild:454 - logical net 'N2124' has no load
WARNING:NgdBuild:454 - logical net 'N2127' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  15

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f74m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:824 - Signal 'tltimer/line_mid.CE' has been minimized to 'VCC'.
     The signal is removed.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization.
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 93 equations into 8 function blocks................

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface_reduced.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Writing serial_interface_reduced.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface_reduced.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Scanning    c:/pt-trilevel/xilinx/v4/serial_interface_reduced.vhd
Writing serial_interface_reduced.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

