INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
