// Seed: 2062893656
module module_0;
  id_1 :
  assert property (@(posedge 1) id_1)
  else id_2[1] <= -1;
  assign module_2.type_0 = 0;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign {-1'b0} = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    id_5,
    input  tri0  id_3
);
  wire id_6, id_7;
  assign id_5 = id_6;
  module_0 modCall_1 ();
endmodule
module module_3;
  parameter id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
