Starting…
Running 'Verilator.Lint' at 'runs/RUN_2025-11-27_17-17-42/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/RUN_2025-11-27_17-17-42/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/RUN_2025-11-27_17-17-42/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/RUN_2025-11-27_17-17-42/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/RUN_2025-11-27_17-17-42/04-checker-lintwarnings'…
13 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/RUN_2025-11-27_17-17-42/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/RUN_2025-11-27_17-17-42/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$11'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$7'.
     1/2: $0\counter[10:0]
     2/2: $0\clk_out[0:0]

5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\enableA' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$6'.

5.9. Executing PROC_DFF pass (convert process syncs to FFs).
ERROR: Multiple edge sensitive events found for this signal!

Full log file: 'runs/RUN_2025-11-27_17-17-42/05-yosys-jsonheader/yosys-jsonheader.log'
