# do prueba_generic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Mega/Facultad/FPGA/Laboratorio4/db {E:/Mega/Facultad/FPGA/Laboratorio4/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:03:43 on May 13,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Mega/Facultad/FPGA/Laboratorio4/db" E:/Mega/Facultad/FPGA/Laboratorio4/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 11:03:43 on May 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:03:43 on May 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_HZ_PLL
# -- Compiling architecture beh of DF_HZ_PLL
# End time: 11:03:43 on May 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:03:43 on May 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DF_HZ
# -- Compiling architecture beh of DF_HZ
# End time: 11:03:44 on May 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio4/DEC_HEX_7SEG.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:03:44 on May 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio4/DEC_HEX_7SEG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DEC_HEX_7SEG
# -- Compiling architecture DECOD of DEC_HEX_7SEG
# End time: 11:03:45 on May 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio4/PLL/PLL.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:03:45 on May 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio4/PLL/PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture SYN of pll
# End time: 11:03:45 on May 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:03:45 on May 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_HZ_PLL_TB
# -- Compiling architecture test of DF_HZ_PLL_TB
# ** Warning: E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:03:45 on May 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  DF_HZ_PLL_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" DF_HZ_PLL_TB 
# Start time: 11:03:45 on May 13,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.df_hz_pll_tb(test)
# Loading work.df_hz_pll(beh)
# ** Warning: (vsim-8713) E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd(43): Suspect default binding for component instance 'DFPLL1'.
# 
#    Entity has no generics at all; the component has generic:
#           freq
#    Time: 0 ps  Iteration: 0  Instance: /df_hz_pll_tb/DFPLL1 File: E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL.vhd
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading ieee.numeric_std(body)
# Loading work.df_hz(beh)
# Loading work.dec_hex_7seg(decod)
# ** Warning: Design size of 10267 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Mochi  Hostname: GABRIEL  ProcessID: 11244
# 
#           Attempting to use alternate WLF file "./wlft2kcx91".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft2kcx91
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Cyclone IV E PLL was reset
#    Time: 0 ps  Iteration: 2  Instance: /df_hz_pll_tb/DFPLL1/PLL1/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /df_hz_pll_tb/DFPLL1/PLL1/altpll_component/CYCLONEIII_ALTPLL/M5
run -continue
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 416676666 ps  Iteration: 9  Instance: /df_hz_pll_tb/DFPLL1/DF1
# Break key hit
# Simulation stop requested.
run -continue
# Break key hit
# Simulation stop requested.
run -continue
# Break key hit
# Simulation stop requested.
run -continue
# Break key hit
# Simulation stop requested.
run -continue
# ** Failure: FIN
#    Time: 14583343333 ps  Iteration: 11  Process: /df_hz_pll_tb/aplica_entradas File: E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd
# Break in Process aplica_entradas at E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd line 58
# End time: 11:45:37 on May 13,2016, Elapsed time: 0:41:52
# Errors: 0, Warnings: 5
