[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919974 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919974 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919974 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12938606 heartbeat IPC: 0.9981 cumulative IPC: 0.9981 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21739926 heartbeat IPC: 1.136 cumulative IPC: 1.063 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29436550 heartbeat IPC: 1.299 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35326197 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35326197 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000002 cycles: 35326197
CPU 0 Branch Prediction Accuracy: 94.66% MPKI: 11.87 Average ROB Occupancy at Mispredict: 41.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.079
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331453 HIT:     329905 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331453 HIT:     329905 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875359 HIT:     831389 MISS:      43970 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711551 HIT:     678860 MISS:      32691 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43654 HIT:      35476 MISS:       8178 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116936 HIT:     116854 MISS:         82 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        199 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4646498 HIT:    4231291 MISS:     415207 MSHR_MERGE:     108636
cpu0->cpu0_L1I LOAD         ACCESS:    4646498 HIT:    4231291 MISS:     415207 MSHR_MERGE:     108636
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.874 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14218143 HIT:   13603906 MISS:     614237 MSHR_MERGE:     162384
cpu0->cpu0_L1D LOAD         ACCESS:    7882416 HIT:    7388186 MISS:     494230 MSHR_MERGE:      89250
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332259 HIT:    6215478 MISS:     116781 MSHR_MERGE:      73126
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        242 MISS:       3226 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4073682 HIT:    3973432 MISS:     100250 MSHR_MERGE:      63177
cpu0->cpu0_ITLB LOAD         ACCESS:    4073682 HIT:    3973432 MISS:     100250 MSHR_MERGE:      63177
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.841 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13476649 HIT:   13098086 MISS:     378563 MSHR_MERGE:      84183
cpu0->cpu0_DTLB LOAD         ACCESS:   13476649 HIT:   13098086 MISS:     378563 MSHR_MERGE:      84183
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.742 cycles
cpu0->LLC TOTAL        ACCESS:      58191 HIT:      46091 MISS:      12100 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32691 HIT:      25102 MISS:       7589 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8178 HIT:       5331 MISS:       2847 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14303 HIT:      14269 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1389 MISS:       1630 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        692
  ROW_BUFFER_MISS:      11373
  AVG DBUS CONGESTED CYCLE: 19.76
Channel 0 WQ ROW_BUFFER_HIT:        318
  ROW_BUFFER_MISS:        922
  FULL:          0
Channel 0 REFRESHES ISSUED:       2944
