<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/lib/include/neorv32_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">neorv32_dma.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Direct Memory Access Controller (DMA) HW driver header file.  
<a href="#details">More...</a></p>

<p><a href="neorv32__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__dma__t.html">neorv32_dma_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5e01d4454c97eb8e4ecd1455090bbfa9" id="r_a5e01d4454c97eb8e4ecd1455090bbfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a5e01d4454c97eb8e4ecd1455090bbfa9">DMA_CMD_B2B</a>&#160;&#160;&#160;(0b00 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td></tr>
<tr class="separator:a5e01d4454c97eb8e4ecd1455090bbfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb63f99217f14d1ddde35c1f6c104e72" id="r_aeb63f99217f14d1ddde35c1f6c104e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#aeb63f99217f14d1ddde35c1f6c104e72">DMA_CMD_B2UW</a>&#160;&#160;&#160;(0b01 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td></tr>
<tr class="separator:aeb63f99217f14d1ddde35c1f6c104e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfecb3debff251070e4f6eb809412129" id="r_adfecb3debff251070e4f6eb809412129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#adfecb3debff251070e4f6eb809412129">DMA_CMD_B2SW</a>&#160;&#160;&#160;(0b10 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td></tr>
<tr class="separator:adfecb3debff251070e4f6eb809412129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a16ba8d6daf9c82312bf4d392d15a8" id="r_a13a16ba8d6daf9c82312bf4d392d15a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a13a16ba8d6daf9c82312bf4d392d15a8">DMA_CMD_W2W</a>&#160;&#160;&#160;(0b11 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td></tr>
<tr class="separator:a13a16ba8d6daf9c82312bf4d392d15a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae380022d8b8fb70da91f0892f2bc32c8" id="r_ae380022d8b8fb70da91f0892f2bc32c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#ae380022d8b8fb70da91f0892f2bc32c8">DMA_CMD_SRC_CONST</a>&#160;&#160;&#160;(0b0 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec">DMA_TTYPE_SRC_INC</a>)</td></tr>
<tr class="separator:ae380022d8b8fb70da91f0892f2bc32c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc081d58b53d1eddd2bff35b128d7da2" id="r_acc081d58b53d1eddd2bff35b128d7da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#acc081d58b53d1eddd2bff35b128d7da2">DMA_CMD_SRC_INC</a>&#160;&#160;&#160;(0b1 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec">DMA_TTYPE_SRC_INC</a>)</td></tr>
<tr class="separator:acc081d58b53d1eddd2bff35b128d7da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0ce532aad39e6489e9d52bcb6f4cd2" id="r_a6a0ce532aad39e6489e9d52bcb6f4cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a6a0ce532aad39e6489e9d52bcb6f4cd2">DMA_CMD_DST_CONST</a>&#160;&#160;&#160;(0b0 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da">DMA_TTYPE_DST_INC</a>)</td></tr>
<tr class="separator:a6a0ce532aad39e6489e9d52bcb6f4cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61caa2602c6b148af55d990e3c0ae6be" id="r_a61caa2602c6b148af55d990e3c0ae6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a61caa2602c6b148af55d990e3c0ae6be">DMA_CMD_DST_INC</a>&#160;&#160;&#160;(0b1 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da">DMA_TTYPE_DST_INC</a>)</td></tr>
<tr class="separator:a61caa2602c6b148af55d990e3c0ae6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fb7faa0a35f562821ca854d7c648b4" id="r_a18fb7faa0a35f562821ca854d7c648b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a18fb7faa0a35f562821ca854d7c648b4">DMA_CMD_ENDIAN</a>&#160;&#160;&#160;(0b1 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a37ea8ef1e6b342db330d3885545fc802">DMA_TTYPE_ENDIAN</a>)</td></tr>
<tr class="separator:a18fb7faa0a35f562821ca854d7c648b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a002cb188ea5156df0ba282e239a6e74b" id="r_a002cb188ea5156df0ba282e239a6e74b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74b">NEORV32_DMA_STATUS_enum</a> { <a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74ba038b6ef194c3db158cb59168f763a7b8">DMA_STATUS_ERR_WR</a> = -2
, <a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74baed7242b847e3cc8cf20d7da99f9b1492">DMA_STATUS_ERR_RD</a> = -1
, <a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74bac9c380cd5729386e5f5673e20b86326f">DMA_STATUS_IDLE</a> = 0
, <a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74bad0f66e962296f5451d73dc1cae1fdc0d">DMA_STATUS_BUSY</a> = 1
 }</td></tr>
<tr class="separator:a002cb188ea5156df0ba282e239a6e74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Prototypes</div></td></tr>
<tr class="memitem:a13260c3252f0375d8982590d270d7dfd" id="r_a13260c3252f0375d8982590d270d7dfd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a13260c3252f0375d8982590d270d7dfd">neorv32_dma_available</a> (void)</td></tr>
<tr class="separator:a13260c3252f0375d8982590d270d7dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b72447e8a132faf26577ac714b8284" id="r_ac3b72447e8a132faf26577ac714b8284"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#ac3b72447e8a132faf26577ac714b8284">neorv32_dma_enable</a> (void)</td></tr>
<tr class="separator:ac3b72447e8a132faf26577ac714b8284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df244028455cf7f8d4cf1520c4670a7" id="r_a6df244028455cf7f8d4cf1520c4670a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a6df244028455cf7f8d4cf1520c4670a7">neorv32_dma_disable</a> (void)</td></tr>
<tr class="separator:a6df244028455cf7f8d4cf1520c4670a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce0d31e04604b2523135d52a877febf" id="r_a2ce0d31e04604b2523135d52a877febf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a2ce0d31e04604b2523135d52a877febf">neorv32_dma_transfer</a> (uint32_t base_src, uint32_t base_dst, uint32_t num, uint32_t config)</td></tr>
<tr class="separator:a2ce0d31e04604b2523135d52a877febf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bf052248058f6e5edb94b5897c8909" id="r_a78bf052248058f6e5edb94b5897c8909"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a78bf052248058f6e5edb94b5897c8909">neorv32_dma_transfer_auto</a> (uint32_t base_src, uint32_t base_dst, uint32_t num, uint32_t config, uint32_t firq_mask)</td></tr>
<tr class="separator:a78bf052248058f6e5edb94b5897c8909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa116f9714174abbe8a3583e441fee24b" id="r_aa116f9714174abbe8a3583e441fee24b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#aa116f9714174abbe8a3583e441fee24b">neorv32_dma_status</a> (void)</td></tr>
<tr class="separator:aa116f9714174abbe8a3583e441fee24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8cc32f7d80d0f5ab33b2f1ecf77956" id="r_afc8cc32f7d80d0f5ab33b2f1ecf77956"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#afc8cc32f7d80d0f5ab33b2f1ecf77956">neorv32_dma_done</a> (void)</td></tr>
<tr class="separator:afc8cc32f7d80d0f5ab33b2f1ecf77956"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Direct Memory Access Controller (DMA)</h2></td></tr>
<tr class="memitem:a0dcb61a0e0d2b45beb7818015adc8639" id="r_a0dcb61a0e0d2b45beb7818015adc8639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a0dcb61a0e0d2b45beb7818015adc8639">NEORV32_DMA</a>&#160;&#160;&#160;((<a class="el" href="structneorv32__dma__t.html">neorv32_dma_t</a>*) (<a class="el" href="neorv32_8h.html#aa8d3a83ffad1e71f0832a5da78d62008">NEORV32_DMA_BASE</a>))</td></tr>
<tr class="separator:a0dcb61a0e0d2b45beb7818015adc8639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6716eddb145b80ad38799da3b87cb2a4" id="r_a6716eddb145b80ad38799da3b87cb2a4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4">NEORV32_DMA_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a5f39deea0212f45423243c8100c40838">DMA_CTRL_EN</a> = 0
, <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a5aeeb05d6365d94d92808df2490daa3b">DMA_CTRL_AUTO</a> = 1
, <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a539609fc4d80867b3eb98c78206f5f96">DMA_CTRL_ERROR_RD</a> = 8
, <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4af7e038b0b0e3ac64f5a2c598eb9c5101">DMA_CTRL_ERROR_WR</a> = 9
, <br />
&#160;&#160;<a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a8e5ff34ac48eea4b352378bb2af47bcb">DMA_CTRL_BUSY</a> = 10
, <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a0d51df1bb87dc54d331891c5db787bcc">DMA_CTRL_DONE</a> = 11
, <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a74ba5ad3e102765ca924233ead9751b6">DMA_CTRL_FIRQ_MASK_LSB</a> = 16
, <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4a299205446a9a074c339bf92269e1a33d">DMA_CTRL_FIRQ_MASK_MSB</a> = 31
<br />
 }</td></tr>
<tr class="separator:a6716eddb145b80ad38799da3b87cb2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33187c5a074d62b46d2262e352edb8d9" id="r_a33187c5a074d62b46d2262e352edb8d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9">NEORV32_DMA_TTYPE_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a8dba4160c033c763f5102928c471e450">DMA_TTYPE_NUM_LSB</a> = 0
, <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a61553eee00ed2382565bf826074c44bd">DMA_TTYPE_NUM_MSB</a> = 23
, <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a> = 27
, <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a4217c9a8ac4ccc52bb45944f30a598c5">DMA_TTYPE_QSEL_MSB</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec">DMA_TTYPE_SRC_INC</a> = 29
, <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da">DMA_TTYPE_DST_INC</a> = 30
, <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a37ea8ef1e6b342db330d3885545fc802">DMA_TTYPE_ENDIAN</a> = 31
<br />
 }</td></tr>
<tr class="separator:a33187c5a074d62b46d2262e352edb8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Direct Memory Access Controller (DMA) HW driver header file. </p>
<dl class="section note"><dt>Note</dt><dd>These functions should only be used if the DMA controller was synthesized (IO_DMA_EN = true). </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5e01d4454c97eb8e4ecd1455090bbfa9" name="a5e01d4454c97eb8e4ecd1455090bbfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e01d4454c97eb8e4ecd1455090bbfa9">&#9670;&#160;</a></span>DMA_CMD_B2B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_B2B&#160;&#160;&#160;(0b00 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="adfecb3debff251070e4f6eb809412129" name="adfecb3debff251070e4f6eb809412129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfecb3debff251070e4f6eb809412129">&#9670;&#160;</a></span>DMA_CMD_B2SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_B2SW&#160;&#160;&#160;(0b10 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="aeb63f99217f14d1ddde35c1f6c104e72" name="aeb63f99217f14d1ddde35c1f6c104e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb63f99217f14d1ddde35c1f6c104e72">&#9670;&#160;</a></span>DMA_CMD_B2UW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_B2UW&#160;&#160;&#160;(0b01 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="a6a0ce532aad39e6489e9d52bcb6f4cd2" name="a6a0ce532aad39e6489e9d52bcb6f4cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0ce532aad39e6489e9d52bcb6f4cd2">&#9670;&#160;</a></span>DMA_CMD_DST_CONST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_DST_CONST&#160;&#160;&#160;(0b0 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da">DMA_TTYPE_DST_INC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="a61caa2602c6b148af55d990e3c0ae6be" name="a61caa2602c6b148af55d990e3c0ae6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61caa2602c6b148af55d990e3c0ae6be">&#9670;&#160;</a></span>DMA_CMD_DST_INC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_DST_INC&#160;&#160;&#160;(0b1 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da">DMA_TTYPE_DST_INC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="a18fb7faa0a35f562821ca854d7c648b4" name="a18fb7faa0a35f562821ca854d7c648b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fb7faa0a35f562821ca854d7c648b4">&#9670;&#160;</a></span>DMA_CMD_ENDIAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_ENDIAN&#160;&#160;&#160;(0b1 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a37ea8ef1e6b342db330d3885545fc802">DMA_TTYPE_ENDIAN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="ae380022d8b8fb70da91f0892f2bc32c8" name="ae380022d8b8fb70da91f0892f2bc32c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae380022d8b8fb70da91f0892f2bc32c8">&#9670;&#160;</a></span>DMA_CMD_SRC_CONST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_SRC_CONST&#160;&#160;&#160;(0b0 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec">DMA_TTYPE_SRC_INC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="acc081d58b53d1eddd2bff35b128d7da2" name="acc081d58b53d1eddd2bff35b128d7da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc081d58b53d1eddd2bff35b128d7da2">&#9670;&#160;</a></span>DMA_CMD_SRC_INC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_SRC_INC&#160;&#160;&#160;(0b1 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec">DMA_TTYPE_SRC_INC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="a13a16ba8d6daf9c82312bf4d392d15a8" name="a13a16ba8d6daf9c82312bf4d392d15a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a16ba8d6daf9c82312bf4d392d15a8">&#9670;&#160;</a></span>DMA_CMD_W2W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMD_W2W&#160;&#160;&#160;(0b11 &lt;&lt; <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2">DMA_TTYPE_QSEL_LSB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type commands </p>

</div>
</div>
<a id="a0dcb61a0e0d2b45beb7818015adc8639" name="a0dcb61a0e0d2b45beb7818015adc8639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dcb61a0e0d2b45beb7818015adc8639">&#9670;&#160;</a></span>NEORV32_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_DMA&#160;&#160;&#160;((<a class="el" href="structneorv32__dma__t.html">neorv32_dma_t</a>*) (<a class="el" href="neorv32_8h.html#aa8d3a83ffad1e71f0832a5da78d62008">NEORV32_DMA_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA module hardware access (<a class="el" href="structneorv32__dma__t.html">neorv32_dma_t</a>) </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a6716eddb145b80ad38799da3b87cb2a4" name="a6716eddb145b80ad38799da3b87cb2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6716eddb145b80ad38799da3b87cb2a4">&#9670;&#160;</a></span>NEORV32_DMA_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32__dma_8h.html#a6716eddb145b80ad38799da3b87cb2a4">NEORV32_DMA_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA control and status register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a5f39deea0212f45423243c8100c40838" name="a6716eddb145b80ad38799da3b87cb2a4a5f39deea0212f45423243c8100c40838"></a>DMA_CTRL_EN&#160;</td><td class="fielddoc"><p>DMA control register(0) (r/w): DMA enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a5aeeb05d6365d94d92808df2490daa3b" name="a6716eddb145b80ad38799da3b87cb2a4a5aeeb05d6365d94d92808df2490daa3b"></a>DMA_CTRL_AUTO&#160;</td><td class="fielddoc"><p>DMA control register(1) (r/w): Automatic trigger mode enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a539609fc4d80867b3eb98c78206f5f96" name="a6716eddb145b80ad38799da3b87cb2a4a539609fc4d80867b3eb98c78206f5f96"></a>DMA_CTRL_ERROR_RD&#160;</td><td class="fielddoc"><p>DMA control register(8) (r/-): Error during read access; SRC_BASE shows the faulting address </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4af7e038b0b0e3ac64f5a2c598eb9c5101" name="a6716eddb145b80ad38799da3b87cb2a4af7e038b0b0e3ac64f5a2c598eb9c5101"></a>DMA_CTRL_ERROR_WR&#160;</td><td class="fielddoc"><p>DMA control register(9) (r/-): Error during write access; DST_BASE shows the faulting address </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a8e5ff34ac48eea4b352378bb2af47bcb" name="a6716eddb145b80ad38799da3b87cb2a4a8e5ff34ac48eea4b352378bb2af47bcb"></a>DMA_CTRL_BUSY&#160;</td><td class="fielddoc"><p>DMA control register(10) (r/-): DMA busy / transfer in progress </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a0d51df1bb87dc54d331891c5db787bcc" name="a6716eddb145b80ad38799da3b87cb2a4a0d51df1bb87dc54d331891c5db787bcc"></a>DMA_CTRL_DONE&#160;</td><td class="fielddoc"><p>DMA control register(11) (r/c): A transfer was executed when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a74ba5ad3e102765ca924233ead9751b6" name="a6716eddb145b80ad38799da3b87cb2a4a74ba5ad3e102765ca924233ead9751b6"></a>DMA_CTRL_FIRQ_MASK_LSB&#160;</td><td class="fielddoc"><p>DMA control register(16) (r/w): FIRQ trigger mask LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a6716eddb145b80ad38799da3b87cb2a4a299205446a9a074c339bf92269e1a33d" name="a6716eddb145b80ad38799da3b87cb2a4a299205446a9a074c339bf92269e1a33d"></a>DMA_CTRL_FIRQ_MASK_MSB&#160;</td><td class="fielddoc"><p>DMA control register(31) (r/w): FIRQ trigger mask MSB </p>
</td></tr>
</table>

</div>
</div>
<a id="a002cb188ea5156df0ba282e239a6e74b" name="a002cb188ea5156df0ba282e239a6e74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002cb188ea5156df0ba282e239a6e74b">&#9670;&#160;</a></span>NEORV32_DMA_STATUS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74b">NEORV32_DMA_STATUS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA status </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a002cb188ea5156df0ba282e239a6e74ba038b6ef194c3db158cb59168f763a7b8" name="a002cb188ea5156df0ba282e239a6e74ba038b6ef194c3db158cb59168f763a7b8"></a>DMA_STATUS_ERR_WR&#160;</td><td class="fielddoc"><p>write access error during last transfer (-2) </p>
</td></tr>
<tr><td class="fieldname"><a id="a002cb188ea5156df0ba282e239a6e74baed7242b847e3cc8cf20d7da99f9b1492" name="a002cb188ea5156df0ba282e239a6e74baed7242b847e3cc8cf20d7da99f9b1492"></a>DMA_STATUS_ERR_RD&#160;</td><td class="fielddoc"><p>read access error during last transfer (-1) </p>
</td></tr>
<tr><td class="fieldname"><a id="a002cb188ea5156df0ba282e239a6e74bac9c380cd5729386e5f5673e20b86326f" name="a002cb188ea5156df0ba282e239a6e74bac9c380cd5729386e5f5673e20b86326f"></a>DMA_STATUS_IDLE&#160;</td><td class="fielddoc"><p>DMA idle (0) </p>
</td></tr>
<tr><td class="fieldname"><a id="a002cb188ea5156df0ba282e239a6e74bad0f66e962296f5451d73dc1cae1fdc0d" name="a002cb188ea5156df0ba282e239a6e74bad0f66e962296f5451d73dc1cae1fdc0d"></a>DMA_STATUS_BUSY&#160;</td><td class="fielddoc"><p>DMA busy (1) </p>
</td></tr>
</table>

</div>
</div>
<a id="a33187c5a074d62b46d2262e352edb8d9" name="a33187c5a074d62b46d2262e352edb8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33187c5a074d62b46d2262e352edb8d9">&#9670;&#160;</a></span>NEORV32_DMA_TTYPE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32__dma_8h.html#a33187c5a074d62b46d2262e352edb8d9">NEORV32_DMA_TTYPE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer type bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9a8dba4160c033c763f5102928c471e450" name="a33187c5a074d62b46d2262e352edb8d9a8dba4160c033c763f5102928c471e450"></a>DMA_TTYPE_NUM_LSB&#160;</td><td class="fielddoc"><p>DMA transfer type register(0) (r/w): Number of elements to transfer, LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9a61553eee00ed2382565bf826074c44bd" name="a33187c5a074d62b46d2262e352edb8d9a61553eee00ed2382565bf826074c44bd"></a>DMA_TTYPE_NUM_MSB&#160;</td><td class="fielddoc"><p>DMA transfer type register(23) (r/w): Number of elements to transfer, MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2" name="a33187c5a074d62b46d2262e352edb8d9afcfdedeca4c4a1def4905660811e31e2"></a>DMA_TTYPE_QSEL_LSB&#160;</td><td class="fielddoc"><p>DMA transfer type register(27) (r/w): Data quantity select, LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9a4217c9a8ac4ccc52bb45944f30a598c5" name="a33187c5a074d62b46d2262e352edb8d9a4217c9a8ac4ccc52bb45944f30a598c5"></a>DMA_TTYPE_QSEL_MSB&#160;</td><td class="fielddoc"><p>DMA transfer type register(28) (r/w): Data quantity select, MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec" name="a33187c5a074d62b46d2262e352edb8d9a4b99a30b851851f3388dd4e77effacec"></a>DMA_TTYPE_SRC_INC&#160;</td><td class="fielddoc"><p>DMA transfer type register(29) (r/w): SRC constant (0) or incrementing (1) address </p>
</td></tr>
<tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da" name="a33187c5a074d62b46d2262e352edb8d9abb1293915b076e5d37be6724b44ab0da"></a>DMA_TTYPE_DST_INC&#160;</td><td class="fielddoc"><p>DMA transfer type register(30) (r/w): SRC constant (0) or incrementing (1) address </p>
</td></tr>
<tr><td class="fieldname"><a id="a33187c5a074d62b46d2262e352edb8d9a37ea8ef1e6b342db330d3885545fc802" name="a33187c5a074d62b46d2262e352edb8d9a37ea8ef1e6b342db330d3885545fc802"></a>DMA_TTYPE_ENDIAN&#160;</td><td class="fielddoc"><p>DMA transfer type register(31) (r/w): Convert Endianness when set </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a13260c3252f0375d8982590d270d7dfd" name="a13260c3252f0375d8982590d270d7dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13260c3252f0375d8982590d270d7dfd">&#9670;&#160;</a></span>neorv32_dma_available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_dma_available </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check if DMA controller was synthesized.</p>
<dl class="section return"><dt>Returns</dt><dd>0 if DMA was not synthesized, 1 if DMA is available. </dd></dl>

</div>
</div>
<a id="a6df244028455cf7f8d4cf1520c4670a7" name="a6df244028455cf7f8d4cf1520c4670a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df244028455cf7f8d4cf1520c4670a7">&#9670;&#160;</a></span>neorv32_dma_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_dma_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable DMA. This will reset the DMA and will also terminate the current transfer. </p>

</div>
</div>
<a id="afc8cc32f7d80d0f5ab33b2f1ecf77956" name="afc8cc32f7d80d0f5ab33b2f1ecf77956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8cc32f7d80d0f5ab33b2f1ecf77956">&#9670;&#160;</a></span>neorv32_dma_done()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_dma_done </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check if a transfer has actually been executed.</p>
<dl class="section return"><dt>Returns</dt><dd>0 if no transfer was executed, 1 if a transfer has actually been executed. Use neorv32_dma_status(void) to check if there was an error during that transfer. </dd></dl>

</div>
</div>
<a id="ac3b72447e8a132faf26577ac714b8284" name="ac3b72447e8a132faf26577ac714b8284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b72447e8a132faf26577ac714b8284">&#9670;&#160;</a></span>neorv32_dma_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_dma_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable DMA. </p>

</div>
</div>
<a id="aa116f9714174abbe8a3583e441fee24b" name="aa116f9714174abbe8a3583e441fee24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa116f9714174abbe8a3583e441fee24b">&#9670;&#160;</a></span>neorv32_dma_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_dma_status </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get DMA status.</p>
<dl class="section return"><dt>Returns</dt><dd>Current DMA status (<a class="el" href="neorv32__dma_8h.html#a002cb188ea5156df0ba282e239a6e74b">NEORV32_DMA_STATUS_enum</a>) </dd></dl>

</div>
</div>
<a id="a2ce0d31e04604b2523135d52a877febf" name="a2ce0d31e04604b2523135d52a877febf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce0d31e04604b2523135d52a877febf">&#9670;&#160;</a></span>neorv32_dma_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_dma_transfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base_dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger manual DMA transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">base_src</td><td>Source base address (has to be aligned to source data type!). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">base_dst</td><td>Destination base address (has to be aligned to destination data type!). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num</td><td>Number of elements to transfer (24-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Transfer type configuration/commands. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a78bf052248058f6e5edb94b5897c8909" name="a78bf052248058f6e5edb94b5897c8909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bf052248058f6e5edb94b5897c8909">&#9670;&#160;</a></span>neorv32_dma_transfer_auto()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_dma_transfer_auto </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base_dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>firq_mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure automatic DMA transfer (triggered by CPU FIRQ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">base_src</td><td>Source base address (has to be aligned to source data type!). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">base_dst</td><td>Destination base address (has to be aligned to destination data type!). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num</td><td>Number of elements to transfer (24-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Transfer type configuration/commands. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">firq_mask</td><td>FIRQ trigger mask (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
