;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @12, @10
	CMP @100, @23
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	DAT #10, #-2
	CMP -1, <-20
	SUB @28, -103
	SUB #12, @20
	CMP #12, @20
	SUB @121, 103
	CMP #12, @20
	CMP #12, @20
	SLT 121, 200
	CMP @10, -320
	ADD 100, @200
	SUB <-1, <-20
	SLT -700, -0
	SUB @10, -320
	MOV -1, <-26
	SUB @121, 170
	SUB -700, -0
	SUB @121, 170
	DAT #-7, #-120
	CMP @100, @23
	CMP @-127, 100
	CMP @100, @23
	DAT #121, #170
	DAT #121, #103
	CMP 1, <-1
	CMP -207, <-120
	DAT <30, #2
	DAT <30, #2
	CMP @-127, 100
	ADD 280, 30
	CMP @10, -320
	SPL 0, <402
	CMP -207, <-120
	ADD 240, 60
	CMP -1, <-20
	MOV -4, <-20
	CMP -207, <-120
	MOV -4, <-620
