@N: CD630 :"D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\project2.vhdl":4:7:4:22|Synthesizing work.and_gate_project.rtl.
Post processing for work.and_gate_project.rtl
