// Seed: 982874130
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wand  id_4,
    output wand  id_5,
    input  wor   id_6
    , id_9,
    input  wire  id_7
);
  assign id_1 = -1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 #(
    parameter id_5 = 32'd56
) (
    output wand id_0,
    input wand id_1,
    input wire id_2,
    output supply1 id_3,
    output wor id_4,
    input wor _id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_2
  );
  wire [1 : id_5] id_8;
endmodule
