// megafunction wizard: %FIFO%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: dcfifo_mixed_widths 

// ============================================================
// File Name: fifo.v
// Megafunction Name(s):
// 			dcfifo_mixed_widths
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 14.0.0 Build 200 06/17/2014 SJ Full Version
// ************************************************************


//Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, the Altera Quartus II License Agreement,
//the Altera MegaCore Function License Agreement, or other 
//applicable license agreement, including, without limitation, 
//that your use is for the sole purpose of programming logic 
//devices manufactured by Altera and sold by Altera or its 
//authorized distributors.  Please refer to the applicable 
//agreement for further details.


//dcfifo_mixed_widths DEVICE_FAMILY="Cyclone IV GX" LPM_NUMWORDS=65536 LPM_SHOWAHEAD="OFF" LPM_WIDTH=64 LPM_WIDTH_R=16 LPM_WIDTHU=16 LPM_WIDTHU_R=18 OVERFLOW_CHECKING="ON" RDSYNC_DELAYPIPE=4 UNDERFLOW_CHECKING="ON" USE_EAB="ON" WRSYNC_DELAYPIPE=4 data q rdclk rdempty rdreq wrclk wrfull wrreq INTENDED_DEVICE_FAMILY="Cyclone IV GX" ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
//VERSION_BEGIN 14.0 cbx_a_gray2bin 2014:06:17:18:06:03:SJ cbx_a_graycounter 2014:06:17:18:06:03:SJ cbx_altdpram 2014:06:17:18:06:03:SJ cbx_altsyncram 2014:06:17:18:06:03:SJ cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_dcfifo 2014:06:17:18:06:03:SJ cbx_fifo_common 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_lpm_counter 2014:06:17:18:06:03:SJ cbx_lpm_decode 2014:06:17:18:06:03:SJ cbx_lpm_mux 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_scfifo 2014:06:17:18:06:03:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ cbx_stratixiii 2014:06:17:18:06:03:SJ cbx_stratixv 2014:06:17:18:06:03:SJ cbx_util_mgl 2014:06:17:18:06:03:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//a_graycounter DEVICE_FAMILY="Cyclone IV GX" PVALUE=0 WIDTH=17 clock cnt_en q
//VERSION_BEGIN 14.0 cbx_a_gray2bin 2014:06:17:18:06:03:SJ cbx_a_graycounter 2014:06:17:18:06:03:SJ cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = reg 25 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"{-to sub_parity6a[0]} POWER_UP_LEVEL=HIGH"} *)
module  fifo_a_graycounter
	( 
	clock,
	cnt_en,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   cnt_en;
	output   [16:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   cnt_en;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[16:0]	counter7a;
	reg	[0:0]	int_parity8a0;
	reg	[0:0]	int_parity8a1;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	parity5;
	reg	[4:0]	sub_parity6a;
	wire  [16:0]  cntr_cout;
	wire  parity_cout;
	wire sclr;
	wire updown;

	// synopsys translate_off
	initial
		counter7a[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[0:0] <= 1'b0;
			else  counter7a[0:0] <= ((cnt_en & (counter7a[0:0] ^ (~ parity_cout))) | ((~ cnt_en) & counter7a[0:0]));
	// synopsys translate_off
	initial
		counter7a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[1:1] <= 1'b0;
			else  counter7a[1:1] <= (counter7a[1:1] ^ (counter7a[0:0] & cntr_cout[0]));
	// synopsys translate_off
	initial
		counter7a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[2:2] <= 1'b0;
			else  counter7a[2:2] <= (counter7a[2:2] ^ (counter7a[1:1] & cntr_cout[1]));
	// synopsys translate_off
	initial
		counter7a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[3:3] <= 1'b0;
			else  counter7a[3:3] <= (counter7a[3:3] ^ (counter7a[2:2] & cntr_cout[2]));
	// synopsys translate_off
	initial
		counter7a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[4:4] <= 1'b0;
			else  counter7a[4:4] <= (counter7a[4:4] ^ (counter7a[3:3] & cntr_cout[3]));
	// synopsys translate_off
	initial
		counter7a[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[5:5] <= 1'b0;
			else  counter7a[5:5] <= (counter7a[5:5] ^ (counter7a[4:4] & cntr_cout[4]));
	// synopsys translate_off
	initial
		counter7a[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[6:6] <= 1'b0;
			else  counter7a[6:6] <= (counter7a[6:6] ^ (counter7a[5:5] & cntr_cout[5]));
	// synopsys translate_off
	initial
		counter7a[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[7:7] <= 1'b0;
			else  counter7a[7:7] <= (counter7a[7:7] ^ (counter7a[6:6] & cntr_cout[6]));
	// synopsys translate_off
	initial
		counter7a[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[8:8] <= 1'b0;
			else  counter7a[8:8] <= (counter7a[8:8] ^ (counter7a[7:7] & cntr_cout[7]));
	// synopsys translate_off
	initial
		counter7a[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[9:9] <= 1'b0;
			else  counter7a[9:9] <= (counter7a[9:9] ^ (counter7a[8:8] & cntr_cout[8]));
	// synopsys translate_off
	initial
		counter7a[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[10:10] <= 1'b0;
			else  counter7a[10:10] <= (counter7a[10:10] ^ (counter7a[9:9] & cntr_cout[9]));
	// synopsys translate_off
	initial
		counter7a[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[11:11] <= 1'b0;
			else  counter7a[11:11] <= (counter7a[11:11] ^ (counter7a[10:10] & cntr_cout[10]));
	// synopsys translate_off
	initial
		counter7a[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[12:12] <= 1'b0;
			else  counter7a[12:12] <= (counter7a[12:12] ^ (counter7a[11:11] & cntr_cout[11]));
	// synopsys translate_off
	initial
		counter7a[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[13:13] <= 1'b0;
			else  counter7a[13:13] <= (counter7a[13:13] ^ (counter7a[12:12] & cntr_cout[12]));
	// synopsys translate_off
	initial
		counter7a[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[14:14] <= 1'b0;
			else  counter7a[14:14] <= (counter7a[14:14] ^ (counter7a[13:13] & cntr_cout[13]));
	// synopsys translate_off
	initial
		counter7a[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[15:15] <= 1'b0;
			else  counter7a[15:15] <= (counter7a[15:15] ^ (counter7a[14:14] & cntr_cout[14]));
	// synopsys translate_off
	initial
		counter7a[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter7a[16:16] <= 1'b0;
			else  counter7a[16:16] <= (counter7a[16:16] ^ cntr_cout[15]);
	// synopsys translate_off
	initial
		int_parity8a0 = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		  int_parity8a0 <= ((cnt_en & (((sub_parity6a[0] ^ sub_parity6a[1]) ^ sub_parity6a[2]) ^ sub_parity6a[3])) | ((~ cnt_en) & int_parity8a0[0:0]));
	// synopsys translate_off
	initial
		int_parity8a1 = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		  int_parity8a1 <= ((cnt_en & sub_parity6a[4]) | ((~ cnt_en) & int_parity8a1[0:0]));
	// synopsys translate_off
	initial
		parity5 = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) parity5 <= 1'b0;
			else  parity5 <= ((cnt_en & ((~ int_parity8a0[0:0]) ^ int_parity8a1[0:0])) | ((~ cnt_en) & parity5));
	// synopsys translate_off
	initial
		sub_parity6a[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity6a[0:0] <= 1'b0;
			else  sub_parity6a[0:0] <= ((cnt_en & (((counter7a[0] ^ counter7a[1]) ^ counter7a[2]) ^ counter7a[3])) | ((~ cnt_en) & sub_parity6a[0:0]));
	// synopsys translate_off
	initial
		sub_parity6a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity6a[1:1] <= 1'b0;
			else  sub_parity6a[1:1] <= ((cnt_en & (((counter7a[4] ^ counter7a[5]) ^ counter7a[6]) ^ counter7a[7])) | ((~ cnt_en) & sub_parity6a[1:1]));
	// synopsys translate_off
	initial
		sub_parity6a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity6a[2:2] <= 1'b0;
			else  sub_parity6a[2:2] <= ((cnt_en & (((counter7a[8] ^ counter7a[9]) ^ counter7a[10]) ^ counter7a[11])) | ((~ cnt_en) & sub_parity6a[2:2]));
	// synopsys translate_off
	initial
		sub_parity6a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity6a[3:3] <= 1'b0;
			else  sub_parity6a[3:3] <= ((cnt_en & (((counter7a[12] ^ counter7a[13]) ^ counter7a[14]) ^ counter7a[15])) | ((~ cnt_en) & sub_parity6a[3:3]));
	// synopsys translate_off
	initial
		sub_parity6a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity6a[4:4] <= 1'b0;
			else  sub_parity6a[4:4] <= ((cnt_en & counter7a[16]) | ((~ cnt_en) & sub_parity6a[4:4]));
	assign
		cntr_cout = {1'b0, (cntr_cout[14] & (~ counter7a[14:14])), (cntr_cout[13] & (~ counter7a[13:13])), (cntr_cout[12] & (~ counter7a[12:12])), (cntr_cout[11] & (~ counter7a[11:11])), (cntr_cout[10] & (~ counter7a[10:10])), (cntr_cout[9] & (~ counter7a[9:9])), (cntr_cout[8] & (~ counter7a[8:8])), (cntr_cout[7] & (~ counter7a[7:7])), (cntr_cout[6] & (~ counter7a[6:6])), (cntr_cout[5] & (~ counter7a[5:5])), (cntr_cout[4] & (~ counter7a[4:4])), (cntr_cout[3] & (~ counter7a[3:3])), (cntr_cout[2] & (~ counter7a[2:2])), (cntr_cout[1] & (~ counter7a[1:1])), (cntr_cout[0] & (~ counter7a[0:0])), (cnt_en & parity_cout)},
		parity_cout = ((parity5 ^ (~ updown)) & cnt_en),
		q = counter7a,
		sclr = 1'b0,
		updown = 1'b1;
endmodule //fifo_a_graycounter


//a_graycounter DEVICE_FAMILY="Cyclone IV GX" PVALUE=1 WIDTH=17 clock cnt_en q ALTERA_INTERNAL_OPTIONS=suppress_da_rule_internal=S102
//VERSION_BEGIN 14.0 cbx_a_gray2bin 2014:06:17:18:06:03:SJ cbx_a_graycounter 2014:06:17:18:06:03:SJ cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = reg 25 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"suppress_da_rule_internal=S102;{-to counter9a[0]} POWER_UP_LEVEL=HIGH;{-to int_parity12a[0]} POWER_UP_LEVEL=HIGH"} *)
module  fifo_a_graycounter1
	( 
	clock,
	cnt_en,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   cnt_en;
	output   [16:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   cnt_en;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[16:0]	counter9a;
	reg	[0:0]	int_parity12a0;
	reg	[0:0]	int_parity12a1;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=HIGH"} *)
	reg	parity10;
	reg	[4:0]	sub_parity11a;
	wire  [16:0]  cntr_cout;
	wire  parity_cout;
	wire sclr;
	wire updown;

	// synopsys translate_off
	initial
		counter9a[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[0:0] <= 1'b0;
			else  counter9a[0:0] <= ((cnt_en & (counter9a[0:0] ^ (~ parity_cout))) | ((~ cnt_en) & counter9a[0:0]));
	// synopsys translate_off
	initial
		counter9a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[1:1] <= 1'b0;
			else  counter9a[1:1] <= (counter9a[1:1] ^ (counter9a[0:0] & cntr_cout[0]));
	// synopsys translate_off
	initial
		counter9a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[2:2] <= 1'b0;
			else  counter9a[2:2] <= (counter9a[2:2] ^ (counter9a[1:1] & cntr_cout[1]));
	// synopsys translate_off
	initial
		counter9a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[3:3] <= 1'b0;
			else  counter9a[3:3] <= (counter9a[3:3] ^ (counter9a[2:2] & cntr_cout[2]));
	// synopsys translate_off
	initial
		counter9a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[4:4] <= 1'b0;
			else  counter9a[4:4] <= (counter9a[4:4] ^ (counter9a[3:3] & cntr_cout[3]));
	// synopsys translate_off
	initial
		counter9a[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[5:5] <= 1'b0;
			else  counter9a[5:5] <= (counter9a[5:5] ^ (counter9a[4:4] & cntr_cout[4]));
	// synopsys translate_off
	initial
		counter9a[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[6:6] <= 1'b0;
			else  counter9a[6:6] <= (counter9a[6:6] ^ (counter9a[5:5] & cntr_cout[5]));
	// synopsys translate_off
	initial
		counter9a[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[7:7] <= 1'b0;
			else  counter9a[7:7] <= (counter9a[7:7] ^ (counter9a[6:6] & cntr_cout[6]));
	// synopsys translate_off
	initial
		counter9a[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[8:8] <= 1'b0;
			else  counter9a[8:8] <= (counter9a[8:8] ^ (counter9a[7:7] & cntr_cout[7]));
	// synopsys translate_off
	initial
		counter9a[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[9:9] <= 1'b0;
			else  counter9a[9:9] <= (counter9a[9:9] ^ (counter9a[8:8] & cntr_cout[8]));
	// synopsys translate_off
	initial
		counter9a[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[10:10] <= 1'b0;
			else  counter9a[10:10] <= (counter9a[10:10] ^ (counter9a[9:9] & cntr_cout[9]));
	// synopsys translate_off
	initial
		counter9a[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[11:11] <= 1'b0;
			else  counter9a[11:11] <= (counter9a[11:11] ^ (counter9a[10:10] & cntr_cout[10]));
	// synopsys translate_off
	initial
		counter9a[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[12:12] <= 1'b0;
			else  counter9a[12:12] <= (counter9a[12:12] ^ (counter9a[11:11] & cntr_cout[11]));
	// synopsys translate_off
	initial
		counter9a[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[13:13] <= 1'b0;
			else  counter9a[13:13] <= (counter9a[13:13] ^ (counter9a[12:12] & cntr_cout[12]));
	// synopsys translate_off
	initial
		counter9a[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[14:14] <= 1'b0;
			else  counter9a[14:14] <= (counter9a[14:14] ^ (counter9a[13:13] & cntr_cout[13]));
	// synopsys translate_off
	initial
		counter9a[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[15:15] <= 1'b0;
			else  counter9a[15:15] <= (counter9a[15:15] ^ (counter9a[14:14] & cntr_cout[14]));
	// synopsys translate_off
	initial
		counter9a[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) counter9a[16:16] <= 1'b0;
			else  counter9a[16:16] <= (counter9a[16:16] ^ cntr_cout[15]);
	// synopsys translate_off
	initial
		int_parity12a0 = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock)
		  int_parity12a0 <= ((cnt_en & (((sub_parity11a[0] ^ sub_parity11a[1]) ^ sub_parity11a[2]) ^ sub_parity11a[3])) | ((~ cnt_en) & int_parity12a0[0:0]));
	// synopsys translate_off
	initial
		int_parity12a1 = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		  int_parity12a1 <= ((cnt_en & sub_parity11a[4]) | ((~ cnt_en) & int_parity12a1[0:0]));
	// synopsys translate_off
	initial
		parity10 = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) parity10 <= 1'b0;
			else  parity10 <= ((cnt_en & ((~ int_parity12a0[0:0]) ^ int_parity12a1[0:0])) | ((~ cnt_en) & parity10));
	// synopsys translate_off
	initial
		sub_parity11a[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity11a[0:0] <= 1'b0;
			else  sub_parity11a[0:0] <= ((cnt_en & (((counter9a[0] ^ counter9a[1]) ^ counter9a[2]) ^ counter9a[3])) | ((~ cnt_en) & sub_parity11a[0:0]));
	// synopsys translate_off
	initial
		sub_parity11a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity11a[1:1] <= 1'b0;
			else  sub_parity11a[1:1] <= ((cnt_en & (((counter9a[4] ^ counter9a[5]) ^ counter9a[6]) ^ counter9a[7])) | ((~ cnt_en) & sub_parity11a[1:1]));
	// synopsys translate_off
	initial
		sub_parity11a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity11a[2:2] <= 1'b0;
			else  sub_parity11a[2:2] <= ((cnt_en & (((counter9a[8] ^ counter9a[9]) ^ counter9a[10]) ^ counter9a[11])) | ((~ cnt_en) & sub_parity11a[2:2]));
	// synopsys translate_off
	initial
		sub_parity11a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity11a[3:3] <= 1'b0;
			else  sub_parity11a[3:3] <= ((cnt_en & (((counter9a[12] ^ counter9a[13]) ^ counter9a[14]) ^ counter9a[15])) | ((~ cnt_en) & sub_parity11a[3:3]));
	// synopsys translate_off
	initial
		sub_parity11a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		
			if (sclr == 1'b1) sub_parity11a[4:4] <= 1'b0;
			else  sub_parity11a[4:4] <= ((cnt_en & counter9a[16]) | ((~ cnt_en) & sub_parity11a[4:4]));
	assign
		cntr_cout = {1'b0, (cntr_cout[14] & (~ counter9a[14:14])), (cntr_cout[13] & (~ counter9a[13:13])), (cntr_cout[12] & (~ counter9a[12:12])), (cntr_cout[11] & (~ counter9a[11:11])), (cntr_cout[10] & (~ counter9a[10:10])), (cntr_cout[9] & (~ counter9a[9:9])), (cntr_cout[8] & (~ counter9a[8:8])), (cntr_cout[7] & (~ counter9a[7:7])), (cntr_cout[6] & (~ counter9a[6:6])), (cntr_cout[5] & (~ counter9a[5:5])), (cntr_cout[4] & (~ counter9a[4:4])), (cntr_cout[3] & (~ counter9a[3:3])), (cntr_cout[2] & (~ counter9a[2:2])), (cntr_cout[1] & (~ counter9a[1:1])), (cntr_cout[0] & (~ counter9a[0:0])), (cnt_en & parity_cout)},
		parity_cout = (((~ parity10) ^ updown) & cnt_en),
		q = counter9a,
		sclr = 1'b0,
		updown = 1'b1;
endmodule //fifo_a_graycounter1


//altsyncram ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_B="BYPASS" DEVICE_FAMILY="Cyclone IV GX" OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="CLEAR1" OUTDATA_REG_B="CLOCK1" WIDTH_A=64 WIDTH_B=16 WIDTH_BYTEENA_A=1 WIDTHAD_A=16 WIDTHAD_B=18 address_a address_b addressstall_b clock0 clock1 clocken1 data_a q_b wren_a
//VERSION_BEGIN 14.0 cbx_altsyncram 2014:06:17:18:06:03:SJ cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_lpm_decode 2014:06:17:18:06:03:SJ cbx_lpm_mux 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ cbx_stratixiii 2014:06:17:18:06:03:SJ cbx_stratixv 2014:06:17:18:06:03:SJ cbx_util_mgl 2014:06:17:18:06:03:SJ  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone IV GX" LPM_DECODES=32 LPM_WIDTH=5 data enable eq
//VERSION_BEGIN 14.0 cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_lpm_decode 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = lut 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fifo_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [4:0]  data;
	input   enable;
	output   [31:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [4:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [4:0]  data_wire;
	wire  enable_wire;
	wire  [31:0]  eq_node;
	wire  [31:0]  eq_wire;
	wire  [2:0]  w_anode6119w;
	wire  [3:0]  w_anode6132w;
	wire  [3:0]  w_anode6149w;
	wire  [3:0]  w_anode6159w;
	wire  [3:0]  w_anode6169w;
	wire  [3:0]  w_anode6179w;
	wire  [3:0]  w_anode6189w;
	wire  [3:0]  w_anode6199w;
	wire  [3:0]  w_anode6209w;
	wire  [2:0]  w_anode6221w;
	wire  [3:0]  w_anode6230w;
	wire  [3:0]  w_anode6241w;
	wire  [3:0]  w_anode6251w;
	wire  [3:0]  w_anode6261w;
	wire  [3:0]  w_anode6271w;
	wire  [3:0]  w_anode6281w;
	wire  [3:0]  w_anode6291w;
	wire  [3:0]  w_anode6301w;
	wire  [2:0]  w_anode6312w;
	wire  [3:0]  w_anode6321w;
	wire  [3:0]  w_anode6332w;
	wire  [3:0]  w_anode6342w;
	wire  [3:0]  w_anode6352w;
	wire  [3:0]  w_anode6362w;
	wire  [3:0]  w_anode6372w;
	wire  [3:0]  w_anode6382w;
	wire  [3:0]  w_anode6392w;
	wire  [2:0]  w_anode6403w;
	wire  [3:0]  w_anode6412w;
	wire  [3:0]  w_anode6423w;
	wire  [3:0]  w_anode6433w;
	wire  [3:0]  w_anode6443w;
	wire  [3:0]  w_anode6453w;
	wire  [3:0]  w_anode6463w;
	wire  [3:0]  w_anode6473w;
	wire  [3:0]  w_anode6483w;
	wire  [2:0]  w_data6117w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[31:0],
		eq_wire = {{w_anode6483w[3], w_anode6473w[3], w_anode6463w[3], w_anode6453w[3], w_anode6443w[3], w_anode6433w[3], w_anode6423w[3], w_anode6412w[3]}, {w_anode6392w[3], w_anode6382w[3], w_anode6372w[3], w_anode6362w[3], w_anode6352w[3], w_anode6342w[3], w_anode6332w[3], w_anode6321w[3]}, {w_anode6301w[3], w_anode6291w[3], w_anode6281w[3], w_anode6271w[3], w_anode6261w[3], w_anode6251w[3], w_anode6241w[3], w_anode6230w[3]}, {w_anode6209w[3], w_anode6199w[3], w_anode6189w[3], w_anode6179w[3], w_anode6169w[3], w_anode6159w[3], w_anode6149w[3], w_anode6132w[3]}},
		w_anode6119w = {(w_anode6119w[1] & (~ data_wire[4])), (w_anode6119w[0] & (~ data_wire[3])), enable_wire},
		w_anode6132w = {(w_anode6132w[2] & (~ w_data6117w[2])), (w_anode6132w[1] & (~ w_data6117w[1])), (w_anode6132w[0] & (~ w_data6117w[0])), w_anode6119w[2]},
		w_anode6149w = {(w_anode6149w[2] & (~ w_data6117w[2])), (w_anode6149w[1] & (~ w_data6117w[1])), (w_anode6149w[0] & w_data6117w[0]), w_anode6119w[2]},
		w_anode6159w = {(w_anode6159w[2] & (~ w_data6117w[2])), (w_anode6159w[1] & w_data6117w[1]), (w_anode6159w[0] & (~ w_data6117w[0])), w_anode6119w[2]},
		w_anode6169w = {(w_anode6169w[2] & (~ w_data6117w[2])), (w_anode6169w[1] & w_data6117w[1]), (w_anode6169w[0] & w_data6117w[0]), w_anode6119w[2]},
		w_anode6179w = {(w_anode6179w[2] & w_data6117w[2]), (w_anode6179w[1] & (~ w_data6117w[1])), (w_anode6179w[0] & (~ w_data6117w[0])), w_anode6119w[2]},
		w_anode6189w = {(w_anode6189w[2] & w_data6117w[2]), (w_anode6189w[1] & (~ w_data6117w[1])), (w_anode6189w[0] & w_data6117w[0]), w_anode6119w[2]},
		w_anode6199w = {(w_anode6199w[2] & w_data6117w[2]), (w_anode6199w[1] & w_data6117w[1]), (w_anode6199w[0] & (~ w_data6117w[0])), w_anode6119w[2]},
		w_anode6209w = {(w_anode6209w[2] & w_data6117w[2]), (w_anode6209w[1] & w_data6117w[1]), (w_anode6209w[0] & w_data6117w[0]), w_anode6119w[2]},
		w_anode6221w = {(w_anode6221w[1] & (~ data_wire[4])), (w_anode6221w[0] & data_wire[3]), enable_wire},
		w_anode6230w = {(w_anode6230w[2] & (~ w_data6117w[2])), (w_anode6230w[1] & (~ w_data6117w[1])), (w_anode6230w[0] & (~ w_data6117w[0])), w_anode6221w[2]},
		w_anode6241w = {(w_anode6241w[2] & (~ w_data6117w[2])), (w_anode6241w[1] & (~ w_data6117w[1])), (w_anode6241w[0] & w_data6117w[0]), w_anode6221w[2]},
		w_anode6251w = {(w_anode6251w[2] & (~ w_data6117w[2])), (w_anode6251w[1] & w_data6117w[1]), (w_anode6251w[0] & (~ w_data6117w[0])), w_anode6221w[2]},
		w_anode6261w = {(w_anode6261w[2] & (~ w_data6117w[2])), (w_anode6261w[1] & w_data6117w[1]), (w_anode6261w[0] & w_data6117w[0]), w_anode6221w[2]},
		w_anode6271w = {(w_anode6271w[2] & w_data6117w[2]), (w_anode6271w[1] & (~ w_data6117w[1])), (w_anode6271w[0] & (~ w_data6117w[0])), w_anode6221w[2]},
		w_anode6281w = {(w_anode6281w[2] & w_data6117w[2]), (w_anode6281w[1] & (~ w_data6117w[1])), (w_anode6281w[0] & w_data6117w[0]), w_anode6221w[2]},
		w_anode6291w = {(w_anode6291w[2] & w_data6117w[2]), (w_anode6291w[1] & w_data6117w[1]), (w_anode6291w[0] & (~ w_data6117w[0])), w_anode6221w[2]},
		w_anode6301w = {(w_anode6301w[2] & w_data6117w[2]), (w_anode6301w[1] & w_data6117w[1]), (w_anode6301w[0] & w_data6117w[0]), w_anode6221w[2]},
		w_anode6312w = {(w_anode6312w[1] & data_wire[4]), (w_anode6312w[0] & (~ data_wire[3])), enable_wire},
		w_anode6321w = {(w_anode6321w[2] & (~ w_data6117w[2])), (w_anode6321w[1] & (~ w_data6117w[1])), (w_anode6321w[0] & (~ w_data6117w[0])), w_anode6312w[2]},
		w_anode6332w = {(w_anode6332w[2] & (~ w_data6117w[2])), (w_anode6332w[1] & (~ w_data6117w[1])), (w_anode6332w[0] & w_data6117w[0]), w_anode6312w[2]},
		w_anode6342w = {(w_anode6342w[2] & (~ w_data6117w[2])), (w_anode6342w[1] & w_data6117w[1]), (w_anode6342w[0] & (~ w_data6117w[0])), w_anode6312w[2]},
		w_anode6352w = {(w_anode6352w[2] & (~ w_data6117w[2])), (w_anode6352w[1] & w_data6117w[1]), (w_anode6352w[0] & w_data6117w[0]), w_anode6312w[2]},
		w_anode6362w = {(w_anode6362w[2] & w_data6117w[2]), (w_anode6362w[1] & (~ w_data6117w[1])), (w_anode6362w[0] & (~ w_data6117w[0])), w_anode6312w[2]},
		w_anode6372w = {(w_anode6372w[2] & w_data6117w[2]), (w_anode6372w[1] & (~ w_data6117w[1])), (w_anode6372w[0] & w_data6117w[0]), w_anode6312w[2]},
		w_anode6382w = {(w_anode6382w[2] & w_data6117w[2]), (w_anode6382w[1] & w_data6117w[1]), (w_anode6382w[0] & (~ w_data6117w[0])), w_anode6312w[2]},
		w_anode6392w = {(w_anode6392w[2] & w_data6117w[2]), (w_anode6392w[1] & w_data6117w[1]), (w_anode6392w[0] & w_data6117w[0]), w_anode6312w[2]},
		w_anode6403w = {(w_anode6403w[1] & data_wire[4]), (w_anode6403w[0] & data_wire[3]), enable_wire},
		w_anode6412w = {(w_anode6412w[2] & (~ w_data6117w[2])), (w_anode6412w[1] & (~ w_data6117w[1])), (w_anode6412w[0] & (~ w_data6117w[0])), w_anode6403w[2]},
		w_anode6423w = {(w_anode6423w[2] & (~ w_data6117w[2])), (w_anode6423w[1] & (~ w_data6117w[1])), (w_anode6423w[0] & w_data6117w[0]), w_anode6403w[2]},
		w_anode6433w = {(w_anode6433w[2] & (~ w_data6117w[2])), (w_anode6433w[1] & w_data6117w[1]), (w_anode6433w[0] & (~ w_data6117w[0])), w_anode6403w[2]},
		w_anode6443w = {(w_anode6443w[2] & (~ w_data6117w[2])), (w_anode6443w[1] & w_data6117w[1]), (w_anode6443w[0] & w_data6117w[0]), w_anode6403w[2]},
		w_anode6453w = {(w_anode6453w[2] & w_data6117w[2]), (w_anode6453w[1] & (~ w_data6117w[1])), (w_anode6453w[0] & (~ w_data6117w[0])), w_anode6403w[2]},
		w_anode6463w = {(w_anode6463w[2] & w_data6117w[2]), (w_anode6463w[1] & (~ w_data6117w[1])), (w_anode6463w[0] & w_data6117w[0]), w_anode6403w[2]},
		w_anode6473w = {(w_anode6473w[2] & w_data6117w[2]), (w_anode6473w[1] & w_data6117w[1]), (w_anode6473w[0] & (~ w_data6117w[0])), w_anode6403w[2]},
		w_anode6483w = {(w_anode6483w[2] & w_data6117w[2]), (w_anode6483w[1] & w_data6117w[1]), (w_anode6483w[0] & w_data6117w[0]), w_anode6403w[2]},
		w_data6117w = data_wire[2:0];
endmodule //fifo_decode


//lpm_mux DEVICE_FAMILY="Cyclone IV GX" LPM_SIZE=32 LPM_WIDTH=16 LPM_WIDTHS=5 data result sel
//VERSION_BEGIN 14.0 cbx_lpm_mux 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ  VERSION_END

//synthesis_resources = lut 336 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fifo_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [511:0]  data;
	output   [15:0]  result;
	input   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [511:0]  data;
	tri0   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [15:0]  result_node;
	wire  [9:0]  sel_ffs_wire;
	wire  [4:0]  sel_node;
	wire  [3:0]  w_data10052w;
	wire  [3:0]  w_data10053w;
	wire  [3:0]  w_data10054w;
	wire  [3:0]  w_data10055w;
	wire  [31:0]  w_data10149w;
	wire  [3:0]  w_data10229w;
	wire  [3:0]  w_data10230w;
	wire  [3:0]  w_data10231w;
	wire  [3:0]  w_data10232w;
	wire  [3:0]  w_data10332w;
	wire  [3:0]  w_data10333w;
	wire  [3:0]  w_data10334w;
	wire  [3:0]  w_data10335w;
	wire  [31:0]  w_data10429w;
	wire  [3:0]  w_data10509w;
	wire  [3:0]  w_data10510w;
	wire  [3:0]  w_data10511w;
	wire  [3:0]  w_data10512w;
	wire  [3:0]  w_data10612w;
	wire  [3:0]  w_data10613w;
	wire  [3:0]  w_data10614w;
	wire  [3:0]  w_data10615w;
	wire  [31:0]  w_data10709w;
	wire  [3:0]  w_data10789w;
	wire  [3:0]  w_data10790w;
	wire  [3:0]  w_data10791w;
	wire  [3:0]  w_data10792w;
	wire  [3:0]  w_data10892w;
	wire  [3:0]  w_data10893w;
	wire  [3:0]  w_data10894w;
	wire  [3:0]  w_data10895w;
	wire  [31:0]  w_data6506w;
	wire  [3:0]  w_data6587w;
	wire  [3:0]  w_data6588w;
	wire  [3:0]  w_data6589w;
	wire  [3:0]  w_data6590w;
	wire  [3:0]  w_data6690w;
	wire  [3:0]  w_data6691w;
	wire  [3:0]  w_data6692w;
	wire  [3:0]  w_data6693w;
	wire  [31:0]  w_data6789w;
	wire  [3:0]  w_data6869w;
	wire  [3:0]  w_data6870w;
	wire  [3:0]  w_data6871w;
	wire  [3:0]  w_data6872w;
	wire  [3:0]  w_data6972w;
	wire  [3:0]  w_data6973w;
	wire  [3:0]  w_data6974w;
	wire  [3:0]  w_data6975w;
	wire  [31:0]  w_data7069w;
	wire  [3:0]  w_data7149w;
	wire  [3:0]  w_data7150w;
	wire  [3:0]  w_data7151w;
	wire  [3:0]  w_data7152w;
	wire  [3:0]  w_data7252w;
	wire  [3:0]  w_data7253w;
	wire  [3:0]  w_data7254w;
	wire  [3:0]  w_data7255w;
	wire  [31:0]  w_data7349w;
	wire  [3:0]  w_data7429w;
	wire  [3:0]  w_data7430w;
	wire  [3:0]  w_data7431w;
	wire  [3:0]  w_data7432w;
	wire  [3:0]  w_data7532w;
	wire  [3:0]  w_data7533w;
	wire  [3:0]  w_data7534w;
	wire  [3:0]  w_data7535w;
	wire  [31:0]  w_data7629w;
	wire  [3:0]  w_data7709w;
	wire  [3:0]  w_data7710w;
	wire  [3:0]  w_data7711w;
	wire  [3:0]  w_data7712w;
	wire  [3:0]  w_data7812w;
	wire  [3:0]  w_data7813w;
	wire  [3:0]  w_data7814w;
	wire  [3:0]  w_data7815w;
	wire  [31:0]  w_data7909w;
	wire  [3:0]  w_data7989w;
	wire  [3:0]  w_data7990w;
	wire  [3:0]  w_data7991w;
	wire  [3:0]  w_data7992w;
	wire  [3:0]  w_data8092w;
	wire  [3:0]  w_data8093w;
	wire  [3:0]  w_data8094w;
	wire  [3:0]  w_data8095w;
	wire  [31:0]  w_data8189w;
	wire  [3:0]  w_data8269w;
	wire  [3:0]  w_data8270w;
	wire  [3:0]  w_data8271w;
	wire  [3:0]  w_data8272w;
	wire  [3:0]  w_data8372w;
	wire  [3:0]  w_data8373w;
	wire  [3:0]  w_data8374w;
	wire  [3:0]  w_data8375w;
	wire  [31:0]  w_data8469w;
	wire  [3:0]  w_data8549w;
	wire  [3:0]  w_data8550w;
	wire  [3:0]  w_data8551w;
	wire  [3:0]  w_data8552w;
	wire  [3:0]  w_data8652w;
	wire  [3:0]  w_data8653w;
	wire  [3:0]  w_data8654w;
	wire  [3:0]  w_data8655w;
	wire  [31:0]  w_data8749w;
	wire  [3:0]  w_data8829w;
	wire  [3:0]  w_data8830w;
	wire  [3:0]  w_data8831w;
	wire  [3:0]  w_data8832w;
	wire  [3:0]  w_data8932w;
	wire  [3:0]  w_data8933w;
	wire  [3:0]  w_data8934w;
	wire  [3:0]  w_data8935w;
	wire  [31:0]  w_data9029w;
	wire  [3:0]  w_data9109w;
	wire  [3:0]  w_data9110w;
	wire  [3:0]  w_data9111w;
	wire  [3:0]  w_data9112w;
	wire  [3:0]  w_data9212w;
	wire  [3:0]  w_data9213w;
	wire  [3:0]  w_data9214w;
	wire  [3:0]  w_data9215w;
	wire  [31:0]  w_data9309w;
	wire  [3:0]  w_data9389w;
	wire  [3:0]  w_data9390w;
	wire  [3:0]  w_data9391w;
	wire  [3:0]  w_data9392w;
	wire  [3:0]  w_data9492w;
	wire  [3:0]  w_data9493w;
	wire  [3:0]  w_data9494w;
	wire  [3:0]  w_data9495w;
	wire  [31:0]  w_data9589w;
	wire  [3:0]  w_data9669w;
	wire  [3:0]  w_data9670w;
	wire  [3:0]  w_data9671w;
	wire  [3:0]  w_data9672w;
	wire  [3:0]  w_data9772w;
	wire  [3:0]  w_data9773w;
	wire  [3:0]  w_data9774w;
	wire  [3:0]  w_data9775w;
	wire  [31:0]  w_data9869w;
	wire  [3:0]  w_data9949w;
	wire  [3:0]  w_data9950w;
	wire  [3:0]  w_data9951w;
	wire  [3:0]  w_data9952w;
	wire  [1:0]  w_sel10056w;
	wire  [3:0]  w_sel10221w;
	wire  [1:0]  w_sel10233w;
	wire  [1:0]  w_sel10336w;
	wire  [3:0]  w_sel10501w;
	wire  [1:0]  w_sel10513w;
	wire  [1:0]  w_sel10616w;
	wire  [3:0]  w_sel10781w;
	wire  [1:0]  w_sel10793w;
	wire  [1:0]  w_sel10896w;
	wire  [3:0]  w_sel6578w;
	wire  [1:0]  w_sel6591w;
	wire  [1:0]  w_sel6694w;
	wire  [3:0]  w_sel6861w;
	wire  [1:0]  w_sel6873w;
	wire  [1:0]  w_sel6976w;
	wire  [3:0]  w_sel7141w;
	wire  [1:0]  w_sel7153w;
	wire  [1:0]  w_sel7256w;
	wire  [3:0]  w_sel7421w;
	wire  [1:0]  w_sel7433w;
	wire  [1:0]  w_sel7536w;
	wire  [3:0]  w_sel7701w;
	wire  [1:0]  w_sel7713w;
	wire  [1:0]  w_sel7816w;
	wire  [3:0]  w_sel7981w;
	wire  [1:0]  w_sel7993w;
	wire  [1:0]  w_sel8096w;
	wire  [3:0]  w_sel8261w;
	wire  [1:0]  w_sel8273w;
	wire  [1:0]  w_sel8376w;
	wire  [3:0]  w_sel8541w;
	wire  [1:0]  w_sel8553w;
	wire  [1:0]  w_sel8656w;
	wire  [3:0]  w_sel8821w;
	wire  [1:0]  w_sel8833w;
	wire  [1:0]  w_sel8936w;
	wire  [3:0]  w_sel9101w;
	wire  [1:0]  w_sel9113w;
	wire  [1:0]  w_sel9216w;
	wire  [3:0]  w_sel9381w;
	wire  [1:0]  w_sel9393w;
	wire  [1:0]  w_sel9496w;
	wire  [3:0]  w_sel9661w;
	wire  [1:0]  w_sel9673w;
	wire  [1:0]  w_sel9776w;
	wire  [3:0]  w_sel9941w;
	wire  [1:0]  w_sel9953w;

	assign
		result = result_node,
		result_node = {((sel_node[4] & ((((((w_data10893w[1] & w_sel10896w[0]) & (~ (((w_data10893w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10893w[2]))))) | ((((w_data10893w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10893w[2]))) & (w_data10893w[3] | (~ w_sel10896w[0])))) & w_sel10781w[2]) & (~ ((((((w_data10892w[1] & w_sel10896w[0]) & (~ (((w_data10892w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10892w[2]))))) | ((((w_data10892w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10892w[2]))) & (w_data10892w[3] | (~ w_sel10896w[0])))) & (~ w_sel10781w[3])) & (~ w_sel10781w[2])) | (w_sel10781w[3] & (w_sel10781w[2] | (((w_data10894w[1] & w_sel10896w[0]) & (~ (((w_data10894w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10894w[2]))))) | ((((w_data10894w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10894w[2]))) & (w_data10894w[3] | (~ w_sel10896w[0]))))))))) | (((((((w_data10892w[1] & w_sel10896w[0]) & (~ (((w_data10892w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10892w[2]))))) | ((((w_data10892w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10892w[2]))) & (w_data10892w[3] | (~ w_sel10896w[0])))) & (~ w_sel10781w[3])) & (~ w_sel10781w[2])) | (w_sel10781w[3] & (w_sel10781w[2] | (((w_data10894w[1] & w_sel10896w[0]) & (~ (((w_data10894w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10894w[2]))))) | ((((w_data10894w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10894w[2]))) & (w_data10894w[3] | (~ w_sel10896w[0]))))))) & ((((w_data10895w[1] & w_sel10896w[0]) & (~ (((w_data10895w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10895w[2]
))))) | ((((w_data10895w[0] & (~ w_sel10896w[1])) & (~ w_sel10896w[0])) | (w_sel10896w[1] & (w_sel10896w[0] | w_data10895w[2]))) & (w_data10895w[3] | (~ w_sel10896w[0])))) | (~ w_sel10781w[2]))))) | ((~ sel_node[4]) & ((((((w_data10790w[1] & w_sel10793w[0]) & (~ (((w_data10790w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10790w[2]))))) | ((((w_data10790w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10790w[2]))) & (w_data10790w[3] | (~ w_sel10793w[0])))) & w_sel10781w[2]) & (~ ((((((w_data10789w[1] & w_sel10793w[0]) & (~ (((w_data10789w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10789w[2]))))) | ((((w_data10789w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10789w[2]))) & (w_data10789w[3] | (~ w_sel10793w[0])))) & (~ w_sel10781w[3])) & (~ w_sel10781w[2])) | (w_sel10781w[3] & (w_sel10781w[2] | (((w_data10791w[1] & w_sel10793w[0]) & (~ (((w_data10791w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10791w[2]))))) | ((((w_data10791w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10791w[2]))) & (w_data10791w[3] | (~ w_sel10793w[0]))))))))) | (((((((w_data10789w[1] & w_sel10793w[0]) & (~ (((w_data10789w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10789w[2]))))) | ((((w_data10789w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10789w[2]))) & (w_data10789w[3] | (~ w_sel10793w[0])))) & (~ w_sel10781w[3])) & (~ w_sel10781w[2])) | (w_sel10781w[3] & (w_sel10781w[2] | (((w_data10791w[1] & w_sel10793w[0]) & (~ (((w_data10791w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10791w[2]))))) | ((((w_data10791w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10791w[2]))) & (w_data10791w[3] |
 (~ w_sel10793w[0]))))))) & ((((w_data10792w[1] & w_sel10793w[0]) & (~ (((w_data10792w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10792w[2]))))) | ((((w_data10792w[0] & (~ w_sel10793w[1])) & (~ w_sel10793w[0])) | (w_sel10793w[1] & (w_sel10793w[0] | w_data10792w[2]))) & (w_data10792w[3] | (~ w_sel10793w[0])))) | (~ w_sel10781w[2])))))), ((sel_node[4] & ((((((w_data10613w[1] & w_sel10616w[0]) & (~ (((w_data10613w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10613w[2]))))) | ((((w_data10613w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10613w[2]))) & (w_data10613w[3] | (~ w_sel10616w[0])))) & w_sel10501w[2]) & (~ ((((((w_data10612w[1] & w_sel10616w[0]) & (~ (((w_data10612w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10612w[2]))))) | ((((w_data10612w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10612w[2]))) & (w_data10612w[3] | (~ w_sel10616w[0])))) & (~ w_sel10501w[3])) & (~ w_sel10501w[2])) | (w_sel10501w[3] & (w_sel10501w[2] | (((w_data10614w[1] & w_sel10616w[0]) & (~ (((w_data10614w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10614w[2]))))) | ((((w_data10614w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10614w[2]))) & (w_data10614w[3] | (~ w_sel10616w[0]))))))))) | (((((((w_data10612w[1] & w_sel10616w[0]) & (~ (((w_data10612w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10612w[2]))))) | ((((w_data10612w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10612w[2]))) & (w_data10612w[3] | (~ w_sel10616w[0])))) & (~ w_sel10501w[3])) & (~ w_sel10501w[2])) | (w_sel10501w[3] & (w_sel10501w[2] | (((w_data10614w[1] & w_sel10616w[0]) & (~ (((w_data10614w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1]
 & (w_sel10616w[0] | w_data10614w[2]))))) | ((((w_data10614w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10614w[2]))) & (w_data10614w[3] | (~ w_sel10616w[0]))))))) & ((((w_data10615w[1] & w_sel10616w[0]) & (~ (((w_data10615w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10615w[2]))))) | ((((w_data10615w[0] & (~ w_sel10616w[1])) & (~ w_sel10616w[0])) | (w_sel10616w[1] & (w_sel10616w[0] | w_data10615w[2]))) & (w_data10615w[3] | (~ w_sel10616w[0])))) | (~ w_sel10501w[2]))))) | ((~ sel_node[4]) & ((((((w_data10510w[1] & w_sel10513w[0]) & (~ (((w_data10510w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10510w[2]))))) | ((((w_data10510w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10510w[2]))) & (w_data10510w[3] | (~ w_sel10513w[0])))) & w_sel10501w[2]) & (~ ((((((w_data10509w[1] & w_sel10513w[0]) & (~ (((w_data10509w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10509w[2]))))) | ((((w_data10509w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10509w[2]))) & (w_data10509w[3] | (~ w_sel10513w[0])))) & (~ w_sel10501w[3])) & (~ w_sel10501w[2])) | (w_sel10501w[3] & (w_sel10501w[2] | (((w_data10511w[1] & w_sel10513w[0]) & (~ (((w_data10511w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10511w[2]))))) | ((((w_data10511w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10511w[2]))) & (w_data10511w[3] | (~ w_sel10513w[0]))))))))) | (((((((w_data10509w[1] & w_sel10513w[0]) & (~ (((w_data10509w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10509w[2]))))) | ((((w_data10509w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10509w[2]))) & (w_data10509w[3] | (~ w_sel10513w[0])))) & (~ w_sel10501w[3]
)) & (~ w_sel10501w[2])) | (w_sel10501w[3] & (w_sel10501w[2] | (((w_data10511w[1] & w_sel10513w[0]) & (~ (((w_data10511w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10511w[2]))))) | ((((w_data10511w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10511w[2]))) & (w_data10511w[3] | (~ w_sel10513w[0]))))))) & ((((w_data10512w[1] & w_sel10513w[0]) & (~ (((w_data10512w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10512w[2]))))) | ((((w_data10512w[0] & (~ w_sel10513w[1])) & (~ w_sel10513w[0])) | (w_sel10513w[1] & (w_sel10513w[0] | w_data10512w[2]))) & (w_data10512w[3] | (~ w_sel10513w[0])))) | (~ w_sel10501w[2])))))), ((sel_node[4] & ((((((w_data10333w[1] & w_sel10336w[0]) & (~ (((w_data10333w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10333w[2]))))) | ((((w_data10333w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10333w[2]))) & (w_data10333w[3] | (~ w_sel10336w[0])))) & w_sel10221w[2]) & (~ ((((((w_data10332w[1] & w_sel10336w[0]) & (~ (((w_data10332w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10332w[2]))))) | ((((w_data10332w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10332w[2]))) & (w_data10332w[3] | (~ w_sel10336w[0])))) & (~ w_sel10221w[3])) & (~ w_sel10221w[2])) | (w_sel10221w[3] & (w_sel10221w[2] | (((w_data10334w[1] & w_sel10336w[0]) & (~ (((w_data10334w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10334w[2]))))) | ((((w_data10334w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10334w[2]))) & (w_data10334w[3] | (~ w_sel10336w[0]))))))))) | (((((((w_data10332w[1] & w_sel10336w[0]) & (~ (((w_data10332w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10332w[2]))))) |
 ((((w_data10332w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10332w[2]))) & (w_data10332w[3] | (~ w_sel10336w[0])))) & (~ w_sel10221w[3])) & (~ w_sel10221w[2])) | (w_sel10221w[3] & (w_sel10221w[2] | (((w_data10334w[1] & w_sel10336w[0]) & (~ (((w_data10334w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10334w[2]))))) | ((((w_data10334w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10334w[2]))) & (w_data10334w[3] | (~ w_sel10336w[0]))))))) & ((((w_data10335w[1] & w_sel10336w[0]) & (~ (((w_data10335w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10335w[2]))))) | ((((w_data10335w[0] & (~ w_sel10336w[1])) & (~ w_sel10336w[0])) | (w_sel10336w[1] & (w_sel10336w[0] | w_data10335w[2]))) & (w_data10335w[3] | (~ w_sel10336w[0])))) | (~ w_sel10221w[2]))))) | ((~ sel_node[4]) & ((((((w_data10230w[1] & w_sel10233w[0]) & (~ (((w_data10230w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10230w[2]))))) | ((((w_data10230w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10230w[2]))) & (w_data10230w[3] | (~ w_sel10233w[0])))) & w_sel10221w[2]) & (~ ((((((w_data10229w[1] & w_sel10233w[0]) & (~ (((w_data10229w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10229w[2]))))) | ((((w_data10229w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10229w[2]))) & (w_data10229w[3] | (~ w_sel10233w[0])))) & (~ w_sel10221w[3])) & (~ w_sel10221w[2])) | (w_sel10221w[3] & (w_sel10221w[2] | (((w_data10231w[1] & w_sel10233w[0]) & (~ (((w_data10231w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10231w[2]))))) | ((((w_data10231w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10231w[2]))) & (w_data10231w[3] | (~ w_sel10233w[0]
))))))))) | (((((((w_data10229w[1] & w_sel10233w[0]) & (~ (((w_data10229w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10229w[2]))))) | ((((w_data10229w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10229w[2]))) & (w_data10229w[3] | (~ w_sel10233w[0])))) & (~ w_sel10221w[3])) & (~ w_sel10221w[2])) | (w_sel10221w[3] & (w_sel10221w[2] | (((w_data10231w[1] & w_sel10233w[0]) & (~ (((w_data10231w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10231w[2]))))) | ((((w_data10231w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10231w[2]))) & (w_data10231w[3] | (~ w_sel10233w[0]))))))) & ((((w_data10232w[1] & w_sel10233w[0]) & (~ (((w_data10232w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10232w[2]))))) | ((((w_data10232w[0] & (~ w_sel10233w[1])) & (~ w_sel10233w[0])) | (w_sel10233w[1] & (w_sel10233w[0] | w_data10232w[2]))) & (w_data10232w[3] | (~ w_sel10233w[0])))) | (~ w_sel10221w[2])))))), ((sel_node[4] & ((((((w_data10053w[1] & w_sel10056w[0]) & (~ (((w_data10053w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10053w[2]))))) | ((((w_data10053w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10053w[2]))) & (w_data10053w[3] | (~ w_sel10056w[0])))) & w_sel9941w[2]) & (~ ((((((w_data10052w[1] & w_sel10056w[0]) & (~ (((w_data10052w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10052w[2]))))) | ((((w_data10052w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10052w[2]))) & (w_data10052w[3] | (~ w_sel10056w[0])))) & (~ w_sel9941w[3])) & (~ w_sel9941w[2])) | (w_sel9941w[3] & (w_sel9941w[2] | (((w_data10054w[1] & w_sel10056w[0]) & (~ (((w_data10054w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10054w[2]
))))) | ((((w_data10054w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10054w[2]))) & (w_data10054w[3] | (~ w_sel10056w[0]))))))))) | (((((((w_data10052w[1] & w_sel10056w[0]) & (~ (((w_data10052w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10052w[2]))))) | ((((w_data10052w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10052w[2]))) & (w_data10052w[3] | (~ w_sel10056w[0])))) & (~ w_sel9941w[3])) & (~ w_sel9941w[2])) | (w_sel9941w[3] & (w_sel9941w[2] | (((w_data10054w[1] & w_sel10056w[0]) & (~ (((w_data10054w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10054w[2]))))) | ((((w_data10054w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10054w[2]))) & (w_data10054w[3] | (~ w_sel10056w[0]))))))) & ((((w_data10055w[1] & w_sel10056w[0]) & (~ (((w_data10055w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10055w[2]))))) | ((((w_data10055w[0] & (~ w_sel10056w[1])) & (~ w_sel10056w[0])) | (w_sel10056w[1] & (w_sel10056w[0] | w_data10055w[2]))) & (w_data10055w[3] | (~ w_sel10056w[0])))) | (~ w_sel9941w[2]))))) | ((~ sel_node[4]) & ((((((w_data9950w[1] & w_sel9953w[0]) & (~ (((w_data9950w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9950w[2]))))) | ((((w_data9950w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9950w[2]))) & (w_data9950w[3] | (~ w_sel9953w[0])))) & w_sel9941w[2]) & (~ ((((((w_data9949w[1] & w_sel9953w[0]) & (~ (((w_data9949w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9949w[2]))))) | ((((w_data9949w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9949w[2]))) & (w_data9949w[3] | (~ w_sel9953w[0])))) & (~ w_sel9941w[3])) & (~ w_sel9941w[2])) | (w_sel9941w[3] & (w_sel9941w[2] | (((w_data9951w[1]
 & w_sel9953w[0]) & (~ (((w_data9951w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9951w[2]))))) | ((((w_data9951w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9951w[2]))) & (w_data9951w[3] | (~ w_sel9953w[0]))))))))) | (((((((w_data9949w[1] & w_sel9953w[0]) & (~ (((w_data9949w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9949w[2]))))) | ((((w_data9949w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9949w[2]))) & (w_data9949w[3] | (~ w_sel9953w[0])))) & (~ w_sel9941w[3])) & (~ w_sel9941w[2])) | (w_sel9941w[3] & (w_sel9941w[2] | (((w_data9951w[1] & w_sel9953w[0]) & (~ (((w_data9951w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9951w[2]))))) | ((((w_data9951w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9951w[2]))) & (w_data9951w[3] | (~ w_sel9953w[0]))))))) & ((((w_data9952w[1] & w_sel9953w[0]) & (~ (((w_data9952w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9952w[2]))))) | ((((w_data9952w[0] & (~ w_sel9953w[1])) & (~ w_sel9953w[0])) | (w_sel9953w[1] & (w_sel9953w[0] | w_data9952w[2]))) & (w_data9952w[3] | (~ w_sel9953w[0])))) | (~ w_sel9941w[2])))))), ((sel_node[4] & ((((((w_data9773w[1] & w_sel9776w[0]) & (~ (((w_data9773w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9773w[2]))))) | ((((w_data9773w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9773w[2]))) & (w_data9773w[3] | (~ w_sel9776w[0])))) & w_sel9661w[2]) & (~ ((((((w_data9772w[1] & w_sel9776w[0]) & (~ (((w_data9772w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9772w[2]))))) | ((((w_data9772w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9772w[2]))) & (w_data9772w[3] | (~ w_sel9776w[0])))) & (~ w_sel9661w[3]
)) & (~ w_sel9661w[2])) | (w_sel9661w[3] & (w_sel9661w[2] | (((w_data9774w[1] & w_sel9776w[0]) & (~ (((w_data9774w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9774w[2]))))) | ((((w_data9774w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9774w[2]))) & (w_data9774w[3] | (~ w_sel9776w[0]))))))))) | (((((((w_data9772w[1] & w_sel9776w[0]) & (~ (((w_data9772w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9772w[2]))))) | ((((w_data9772w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9772w[2]))) & (w_data9772w[3] | (~ w_sel9776w[0])))) & (~ w_sel9661w[3])) & (~ w_sel9661w[2])) | (w_sel9661w[3] & (w_sel9661w[2] | (((w_data9774w[1] & w_sel9776w[0]) & (~ (((w_data9774w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9774w[2]))))) | ((((w_data9774w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9774w[2]))) & (w_data9774w[3] | (~ w_sel9776w[0]))))))) & ((((w_data9775w[1] & w_sel9776w[0]) & (~ (((w_data9775w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9775w[2]))))) | ((((w_data9775w[0] & (~ w_sel9776w[1])) & (~ w_sel9776w[0])) | (w_sel9776w[1] & (w_sel9776w[0] | w_data9775w[2]))) & (w_data9775w[3] | (~ w_sel9776w[0])))) | (~ w_sel9661w[2]))))) | ((~ sel_node[4]) & ((((((w_data9670w[1] & w_sel9673w[0]) & (~ (((w_data9670w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9670w[2]))))) | ((((w_data9670w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9670w[2]))) & (w_data9670w[3] | (~ w_sel9673w[0])))) & w_sel9661w[2]) & (~ ((((((w_data9669w[1] & w_sel9673w[0]) & (~ (((w_data9669w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9669w[2]))))) | ((((w_data9669w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0]
 | w_data9669w[2]))) & (w_data9669w[3] | (~ w_sel9673w[0])))) & (~ w_sel9661w[3])) & (~ w_sel9661w[2])) | (w_sel9661w[3] & (w_sel9661w[2] | (((w_data9671w[1] & w_sel9673w[0]) & (~ (((w_data9671w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9671w[2]))))) | ((((w_data9671w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9671w[2]))) & (w_data9671w[3] | (~ w_sel9673w[0]))))))))) | (((((((w_data9669w[1] & w_sel9673w[0]) & (~ (((w_data9669w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9669w[2]))))) | ((((w_data9669w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9669w[2]))) & (w_data9669w[3] | (~ w_sel9673w[0])))) & (~ w_sel9661w[3])) & (~ w_sel9661w[2])) | (w_sel9661w[3] & (w_sel9661w[2] | (((w_data9671w[1] & w_sel9673w[0]) & (~ (((w_data9671w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9671w[2]))))) | ((((w_data9671w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9671w[2]))) & (w_data9671w[3] | (~ w_sel9673w[0]))))))) & ((((w_data9672w[1] & w_sel9673w[0]) & (~ (((w_data9672w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9672w[2]))))) | ((((w_data9672w[0] & (~ w_sel9673w[1])) & (~ w_sel9673w[0])) | (w_sel9673w[1] & (w_sel9673w[0] | w_data9672w[2]))) & (w_data9672w[3] | (~ w_sel9673w[0])))) | (~ w_sel9661w[2])))))), ((sel_node[4] & ((((((w_data9493w[1] & w_sel9496w[0]) & (~ (((w_data9493w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9493w[2]))))) | ((((w_data9493w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9493w[2]))) & (w_data9493w[3] | (~ w_sel9496w[0])))) & w_sel9381w[2]) & (~ ((((((w_data9492w[1] & w_sel9496w[0]) & (~ (((w_data9492w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9492w[2]))))) | ((((w_data9492w[0]
 & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9492w[2]))) & (w_data9492w[3] | (~ w_sel9496w[0])))) & (~ w_sel9381w[3])) & (~ w_sel9381w[2])) | (w_sel9381w[3] & (w_sel9381w[2] | (((w_data9494w[1] & w_sel9496w[0]) & (~ (((w_data9494w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9494w[2]))))) | ((((w_data9494w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9494w[2]))) & (w_data9494w[3] | (~ w_sel9496w[0]))))))))) | (((((((w_data9492w[1] & w_sel9496w[0]) & (~ (((w_data9492w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9492w[2]))))) | ((((w_data9492w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9492w[2]))) & (w_data9492w[3] | (~ w_sel9496w[0])))) & (~ w_sel9381w[3])) & (~ w_sel9381w[2])) | (w_sel9381w[3] & (w_sel9381w[2] | (((w_data9494w[1] & w_sel9496w[0]) & (~ (((w_data9494w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9494w[2]))))) | ((((w_data9494w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9494w[2]))) & (w_data9494w[3] | (~ w_sel9496w[0]))))))) & ((((w_data9495w[1] & w_sel9496w[0]) & (~ (((w_data9495w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9495w[2]))))) | ((((w_data9495w[0] & (~ w_sel9496w[1])) & (~ w_sel9496w[0])) | (w_sel9496w[1] & (w_sel9496w[0] | w_data9495w[2]))) & (w_data9495w[3] | (~ w_sel9496w[0])))) | (~ w_sel9381w[2]))))) | ((~ sel_node[4]) & ((((((w_data9390w[1] & w_sel9393w[0]) & (~ (((w_data9390w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9390w[2]))))) | ((((w_data9390w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9390w[2]))) & (w_data9390w[3] | (~ w_sel9393w[0])))) & w_sel9381w[2]) & (~ ((((((w_data9389w[1] & w_sel9393w[0]) & (~ (((w_data9389w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0]
)) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9389w[2]))))) | ((((w_data9389w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9389w[2]))) & (w_data9389w[3] | (~ w_sel9393w[0])))) & (~ w_sel9381w[3])) & (~ w_sel9381w[2])) | (w_sel9381w[3] & (w_sel9381w[2] | (((w_data9391w[1] & w_sel9393w[0]) & (~ (((w_data9391w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9391w[2]))))) | ((((w_data9391w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9391w[2]))) & (w_data9391w[3] | (~ w_sel9393w[0]))))))))) | (((((((w_data9389w[1] & w_sel9393w[0]) & (~ (((w_data9389w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9389w[2]))))) | ((((w_data9389w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9389w[2]))) & (w_data9389w[3] | (~ w_sel9393w[0])))) & (~ w_sel9381w[3])) & (~ w_sel9381w[2])) | (w_sel9381w[3] & (w_sel9381w[2] | (((w_data9391w[1] & w_sel9393w[0]) & (~ (((w_data9391w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9391w[2]))))) | ((((w_data9391w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9391w[2]))) & (w_data9391w[3] | (~ w_sel9393w[0]))))))) & ((((w_data9392w[1] & w_sel9393w[0]) & (~ (((w_data9392w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9392w[2]))))) | ((((w_data9392w[0] & (~ w_sel9393w[1])) & (~ w_sel9393w[0])) | (w_sel9393w[1] & (w_sel9393w[0] | w_data9392w[2]))) & (w_data9392w[3] | (~ w_sel9393w[0])))) | (~ w_sel9381w[2])))))), ((sel_node[4] & ((((((w_data9213w[1] & w_sel9216w[0]) & (~ (((w_data9213w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9213w[2]))))) | ((((w_data9213w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9213w[2]))) & (w_data9213w[3] | (~ w_sel9216w[0])))) & w_sel9101w[2]) & (~ ((((((w_data9212w[1] 
& w_sel9216w[0]) & (~ (((w_data9212w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9212w[2]))))) | ((((w_data9212w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9212w[2]))) & (w_data9212w[3] | (~ w_sel9216w[0])))) & (~ w_sel9101w[3])) & (~ w_sel9101w[2])) | (w_sel9101w[3] & (w_sel9101w[2] | (((w_data9214w[1] & w_sel9216w[0]) & (~ (((w_data9214w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9214w[2]))))) | ((((w_data9214w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9214w[2]))) & (w_data9214w[3] | (~ w_sel9216w[0]))))))))) | (((((((w_data9212w[1] & w_sel9216w[0]) & (~ (((w_data9212w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9212w[2]))))) | ((((w_data9212w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9212w[2]))) & (w_data9212w[3] | (~ w_sel9216w[0])))) & (~ w_sel9101w[3])) & (~ w_sel9101w[2])) | (w_sel9101w[3] & (w_sel9101w[2] | (((w_data9214w[1] & w_sel9216w[0]) & (~ (((w_data9214w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9214w[2]))))) | ((((w_data9214w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9214w[2]))) & (w_data9214w[3] | (~ w_sel9216w[0]))))))) & ((((w_data9215w[1] & w_sel9216w[0]) & (~ (((w_data9215w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9215w[2]))))) | ((((w_data9215w[0] & (~ w_sel9216w[1])) & (~ w_sel9216w[0])) | (w_sel9216w[1] & (w_sel9216w[0] | w_data9215w[2]))) & (w_data9215w[3] | (~ w_sel9216w[0])))) | (~ w_sel9101w[2]))))) | ((~ sel_node[4]) & ((((((w_data9110w[1] & w_sel9113w[0]) & (~ (((w_data9110w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9110w[2]))))) | ((((w_data9110w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9110w[2]))) & 
(w_data9110w[3] | (~ w_sel9113w[0])))) & w_sel9101w[2]) & (~ ((((((w_data9109w[1] & w_sel9113w[0]) & (~ (((w_data9109w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9109w[2]))))) | ((((w_data9109w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9109w[2]))) & (w_data9109w[3] | (~ w_sel9113w[0])))) & (~ w_sel9101w[3])) & (~ w_sel9101w[2])) | (w_sel9101w[3] & (w_sel9101w[2] | (((w_data9111w[1] & w_sel9113w[0]) & (~ (((w_data9111w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9111w[2]))))) | ((((w_data9111w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9111w[2]))) & (w_data9111w[3] | (~ w_sel9113w[0]))))))))) | (((((((w_data9109w[1] & w_sel9113w[0]) & (~ (((w_data9109w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9109w[2]))))) | ((((w_data9109w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9109w[2]))) & (w_data9109w[3] | (~ w_sel9113w[0])))) & (~ w_sel9101w[3])) & (~ w_sel9101w[2])) | (w_sel9101w[3] & (w_sel9101w[2] | (((w_data9111w[1] & w_sel9113w[0]) & (~ (((w_data9111w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9111w[2]))))) | ((((w_data9111w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9111w[2]))) & (w_data9111w[3] | (~ w_sel9113w[0]))))))) & ((((w_data9112w[1] & w_sel9113w[0]) & (~ (((w_data9112w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9112w[2]))))) | ((((w_data9112w[0] & (~ w_sel9113w[1])) & (~ w_sel9113w[0])) | (w_sel9113w[1] & (w_sel9113w[0] | w_data9112w[2]))) & (w_data9112w[3] | (~ w_sel9113w[0])))) | (~ w_sel9101w[2])))))), ((sel_node[4] & ((((((w_data8933w[1] & w_sel8936w[0]) & (~ (((w_data8933w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8933w[2]))))) | ((((w_data8933w[0] & (~ w_sel8936w[1])
) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8933w[2]))) & (w_data8933w[3] | (~ w_sel8936w[0])))) & w_sel8821w[2]) & (~ ((((((w_data8932w[1] & w_sel8936w[0]) & (~ (((w_data8932w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8932w[2]))))) | ((((w_data8932w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8932w[2]))) & (w_data8932w[3] | (~ w_sel8936w[0])))) & (~ w_sel8821w[3])) & (~ w_sel8821w[2])) | (w_sel8821w[3] & (w_sel8821w[2] | (((w_data8934w[1] & w_sel8936w[0]) & (~ (((w_data8934w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8934w[2]))))) | ((((w_data8934w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8934w[2]))) & (w_data8934w[3] | (~ w_sel8936w[0]))))))))) | (((((((w_data8932w[1] & w_sel8936w[0]) & (~ (((w_data8932w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8932w[2]))))) | ((((w_data8932w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8932w[2]))) & (w_data8932w[3] | (~ w_sel8936w[0])))) & (~ w_sel8821w[3])) & (~ w_sel8821w[2])) | (w_sel8821w[3] & (w_sel8821w[2] | (((w_data8934w[1] & w_sel8936w[0]) & (~ (((w_data8934w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8934w[2]))))) | ((((w_data8934w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8934w[2]))) & (w_data8934w[3] | (~ w_sel8936w[0]))))))) & ((((w_data8935w[1] & w_sel8936w[0]) & (~ (((w_data8935w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8935w[2]))))) | ((((w_data8935w[0] & (~ w_sel8936w[1])) & (~ w_sel8936w[0])) | (w_sel8936w[1] & (w_sel8936w[0] | w_data8935w[2]))) & (w_data8935w[3] | (~ w_sel8936w[0])))) | (~ w_sel8821w[2]))))) | ((~ sel_node[4]) & ((((((w_data8830w[1] & w_sel8833w[0]) & (~ (((w_data8830w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1]
 & (w_sel8833w[0] | w_data8830w[2]))))) | ((((w_data8830w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8830w[2]))) & (w_data8830w[3] | (~ w_sel8833w[0])))) & w_sel8821w[2]) & (~ ((((((w_data8829w[1] & w_sel8833w[0]) & (~ (((w_data8829w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8829w[2]))))) | ((((w_data8829w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8829w[2]))) & (w_data8829w[3] | (~ w_sel8833w[0])))) & (~ w_sel8821w[3])) & (~ w_sel8821w[2])) | (w_sel8821w[3] & (w_sel8821w[2] | (((w_data8831w[1] & w_sel8833w[0]) & (~ (((w_data8831w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8831w[2]))))) | ((((w_data8831w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8831w[2]))) & (w_data8831w[3] | (~ w_sel8833w[0]))))))))) | (((((((w_data8829w[1] & w_sel8833w[0]) & (~ (((w_data8829w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8829w[2]))))) | ((((w_data8829w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8829w[2]))) & (w_data8829w[3] | (~ w_sel8833w[0])))) & (~ w_sel8821w[3])) & (~ w_sel8821w[2])) | (w_sel8821w[3] & (w_sel8821w[2] | (((w_data8831w[1] & w_sel8833w[0]) & (~ (((w_data8831w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8831w[2]))))) | ((((w_data8831w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8831w[2]))) & (w_data8831w[3] | (~ w_sel8833w[0]))))))) & ((((w_data8832w[1] & w_sel8833w[0]) & (~ (((w_data8832w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8832w[2]))))) | ((((w_data8832w[0] & (~ w_sel8833w[1])) & (~ w_sel8833w[0])) | (w_sel8833w[1] & (w_sel8833w[0] | w_data8832w[2]))) & (w_data8832w[3] | (~ w_sel8833w[0])))) | (~ w_sel8821w[2])))))), ((sel_node[4] & ((((((w_data8653w[1] & w_sel8656w[0]) & 
(~ (((w_data8653w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8653w[2]))))) | ((((w_data8653w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8653w[2]))) & (w_data8653w[3] | (~ w_sel8656w[0])))) & w_sel8541w[2]) & (~ ((((((w_data8652w[1] & w_sel8656w[0]) & (~ (((w_data8652w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8652w[2]))))) | ((((w_data8652w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8652w[2]))) & (w_data8652w[3] | (~ w_sel8656w[0])))) & (~ w_sel8541w[3])) & (~ w_sel8541w[2])) | (w_sel8541w[3] & (w_sel8541w[2] | (((w_data8654w[1] & w_sel8656w[0]) & (~ (((w_data8654w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8654w[2]))))) | ((((w_data8654w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8654w[2]))) & (w_data8654w[3] | (~ w_sel8656w[0]))))))))) | (((((((w_data8652w[1] & w_sel8656w[0]) & (~ (((w_data8652w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8652w[2]))))) | ((((w_data8652w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8652w[2]))) & (w_data8652w[3] | (~ w_sel8656w[0])))) & (~ w_sel8541w[3])) & (~ w_sel8541w[2])) | (w_sel8541w[3] & (w_sel8541w[2] | (((w_data8654w[1] & w_sel8656w[0]) & (~ (((w_data8654w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8654w[2]))))) | ((((w_data8654w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8654w[2]))) & (w_data8654w[3] | (~ w_sel8656w[0]))))))) & ((((w_data8655w[1] & w_sel8656w[0]) & (~ (((w_data8655w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8655w[2]))))) | ((((w_data8655w[0] & (~ w_sel8656w[1])) & (~ w_sel8656w[0])) | (w_sel8656w[1] & (w_sel8656w[0] | w_data8655w[2]))) & (w_data8655w[3] | (~ w_sel8656w[0])))) | (~
 w_sel8541w[2]))))) | ((~ sel_node[4]) & ((((((w_data8550w[1] & w_sel8553w[0]) & (~ (((w_data8550w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8550w[2]))))) | ((((w_data8550w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8550w[2]))) & (w_data8550w[3] | (~ w_sel8553w[0])))) & w_sel8541w[2]) & (~ ((((((w_data8549w[1] & w_sel8553w[0]) & (~ (((w_data8549w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8549w[2]))))) | ((((w_data8549w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8549w[2]))) & (w_data8549w[3] | (~ w_sel8553w[0])))) & (~ w_sel8541w[3])) & (~ w_sel8541w[2])) | (w_sel8541w[3] & (w_sel8541w[2] | (((w_data8551w[1] & w_sel8553w[0]) & (~ (((w_data8551w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8551w[2]))))) | ((((w_data8551w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8551w[2]))) & (w_data8551w[3] | (~ w_sel8553w[0]))))))))) | (((((((w_data8549w[1] & w_sel8553w[0]) & (~ (((w_data8549w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8549w[2]))))) | ((((w_data8549w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8549w[2]))) & (w_data8549w[3] | (~ w_sel8553w[0])))) & (~ w_sel8541w[3])) & (~ w_sel8541w[2])) | (w_sel8541w[3] & (w_sel8541w[2] | (((w_data8551w[1] & w_sel8553w[0]) & (~ (((w_data8551w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8551w[2]))))) | ((((w_data8551w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8551w[2]))) & (w_data8551w[3] | (~ w_sel8553w[0]))))))) & ((((w_data8552w[1] & w_sel8553w[0]) & (~ (((w_data8552w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] & (w_sel8553w[0] | w_data8552w[2]))))) | ((((w_data8552w[0] & (~ w_sel8553w[1])) & (~ w_sel8553w[0])) | (w_sel8553w[1] 
& (w_sel8553w[0] | w_data8552w[2]))) & (w_data8552w[3] | (~ w_sel8553w[0])))) | (~ w_sel8541w[2])))))), ((sel_node[4] & ((((((w_data8373w[1] & w_sel8376w[0]) & (~ (((w_data8373w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8373w[2]))))) | ((((w_data8373w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8373w[2]))) & (w_data8373w[3] | (~ w_sel8376w[0])))) & w_sel8261w[2]) & (~ ((((((w_data8372w[1] & w_sel8376w[0]) & (~ (((w_data8372w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8372w[2]))))) | ((((w_data8372w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8372w[2]))) & (w_data8372w[3] | (~ w_sel8376w[0])))) & (~ w_sel8261w[3])) & (~ w_sel8261w[2])) | (w_sel8261w[3] & (w_sel8261w[2] | (((w_data8374w[1] & w_sel8376w[0]) & (~ (((w_data8374w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8374w[2]))))) | ((((w_data8374w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8374w[2]))) & (w_data8374w[3] | (~ w_sel8376w[0]))))))))) | (((((((w_data8372w[1] & w_sel8376w[0]) & (~ (((w_data8372w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8372w[2]))))) | ((((w_data8372w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8372w[2]))) & (w_data8372w[3] | (~ w_sel8376w[0])))) & (~ w_sel8261w[3])) & (~ w_sel8261w[2])) | (w_sel8261w[3] & (w_sel8261w[2] | (((w_data8374w[1] & w_sel8376w[0]) & (~ (((w_data8374w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8374w[2]))))) | ((((w_data8374w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8374w[2]))) & (w_data8374w[3] | (~ w_sel8376w[0]))))))) & ((((w_data8375w[1] & w_sel8376w[0]) & (~ (((w_data8375w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8375w[2]))))) |
 ((((w_data8375w[0] & (~ w_sel8376w[1])) & (~ w_sel8376w[0])) | (w_sel8376w[1] & (w_sel8376w[0] | w_data8375w[2]))) & (w_data8375w[3] | (~ w_sel8376w[0])))) | (~ w_sel8261w[2]))))) | ((~ sel_node[4]) & ((((((w_data8270w[1] & w_sel8273w[0]) & (~ (((w_data8270w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8270w[2]))))) | ((((w_data8270w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8270w[2]))) & (w_data8270w[3] | (~ w_sel8273w[0])))) & w_sel8261w[2]) & (~ ((((((w_data8269w[1] & w_sel8273w[0]) & (~ (((w_data8269w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8269w[2]))))) | ((((w_data8269w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8269w[2]))) & (w_data8269w[3] | (~ w_sel8273w[0])))) & (~ w_sel8261w[3])) & (~ w_sel8261w[2])) | (w_sel8261w[3] & (w_sel8261w[2] | (((w_data8271w[1] & w_sel8273w[0]) & (~ (((w_data8271w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8271w[2]))))) | ((((w_data8271w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8271w[2]))) & (w_data8271w[3] | (~ w_sel8273w[0]))))))))) | (((((((w_data8269w[1] & w_sel8273w[0]) & (~ (((w_data8269w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8269w[2]))))) | ((((w_data8269w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8269w[2]))) & (w_data8269w[3] | (~ w_sel8273w[0])))) & (~ w_sel8261w[3])) & (~ w_sel8261w[2])) | (w_sel8261w[3] & (w_sel8261w[2] | (((w_data8271w[1] & w_sel8273w[0]) & (~ (((w_data8271w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8271w[2]))))) | ((((w_data8271w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8271w[2]))) & (w_data8271w[3] | (~ w_sel8273w[0]))))))) & ((((w_data8272w[1] & w_sel8273w[0]) & (~ (((w_data8272w[0] & (~ w_sel8273w[1]
)) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8272w[2]))))) | ((((w_data8272w[0] & (~ w_sel8273w[1])) & (~ w_sel8273w[0])) | (w_sel8273w[1] & (w_sel8273w[0] | w_data8272w[2]))) & (w_data8272w[3] | (~ w_sel8273w[0])))) | (~ w_sel8261w[2])))))), ((sel_node[4] & ((((((w_data8093w[1] & w_sel8096w[0]) & (~ (((w_data8093w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8093w[2]))))) | ((((w_data8093w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8093w[2]))) & (w_data8093w[3] | (~ w_sel8096w[0])))) & w_sel7981w[2]) & (~ ((((((w_data8092w[1] & w_sel8096w[0]) & (~ (((w_data8092w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8092w[2]))))) | ((((w_data8092w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8092w[2]))) & (w_data8092w[3] | (~ w_sel8096w[0])))) & (~ w_sel7981w[3])) & (~ w_sel7981w[2])) | (w_sel7981w[3] & (w_sel7981w[2] | (((w_data8094w[1] & w_sel8096w[0]) & (~ (((w_data8094w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8094w[2]))))) | ((((w_data8094w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8094w[2]))) & (w_data8094w[3] | (~ w_sel8096w[0]))))))))) | (((((((w_data8092w[1] & w_sel8096w[0]) & (~ (((w_data8092w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8092w[2]))))) | ((((w_data8092w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8092w[2]))) & (w_data8092w[3] | (~ w_sel8096w[0])))) & (~ w_sel7981w[3])) & (~ w_sel7981w[2])) | (w_sel7981w[3] & (w_sel7981w[2] | (((w_data8094w[1] & w_sel8096w[0]) & (~ (((w_data8094w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8094w[2]))))) | ((((w_data8094w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8094w[2]))) & (w_data8094w[3] | (~ w_sel8096w[0]))))))) 
& ((((w_data8095w[1] & w_sel8096w[0]) & (~ (((w_data8095w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8095w[2]))))) | ((((w_data8095w[0] & (~ w_sel8096w[1])) & (~ w_sel8096w[0])) | (w_sel8096w[1] & (w_sel8096w[0] | w_data8095w[2]))) & (w_data8095w[3] | (~ w_sel8096w[0])))) | (~ w_sel7981w[2]))))) | ((~ sel_node[4]) & ((((((w_data7990w[1] & w_sel7993w[0]) & (~ (((w_data7990w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7990w[2]))))) | ((((w_data7990w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7990w[2]))) & (w_data7990w[3] | (~ w_sel7993w[0])))) & w_sel7981w[2]) & (~ ((((((w_data7989w[1] & w_sel7993w[0]) & (~ (((w_data7989w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7989w[2]))))) | ((((w_data7989w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7989w[2]))) & (w_data7989w[3] | (~ w_sel7993w[0])))) & (~ w_sel7981w[3])) & (~ w_sel7981w[2])) | (w_sel7981w[3] & (w_sel7981w[2] | (((w_data7991w[1] & w_sel7993w[0]) & (~ (((w_data7991w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7991w[2]))))) | ((((w_data7991w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7991w[2]))) & (w_data7991w[3] | (~ w_sel7993w[0]))))))))) | (((((((w_data7989w[1] & w_sel7993w[0]) & (~ (((w_data7989w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7989w[2]))))) | ((((w_data7989w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7989w[2]))) & (w_data7989w[3] | (~ w_sel7993w[0])))) & (~ w_sel7981w[3])) & (~ w_sel7981w[2])) | (w_sel7981w[3] & (w_sel7981w[2] | (((w_data7991w[1] & w_sel7993w[0]) & (~ (((w_data7991w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7991w[2]))))) | ((((w_data7991w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1]
 & (w_sel7993w[0] | w_data7991w[2]))) & (w_data7991w[3] | (~ w_sel7993w[0]))))))) & ((((w_data7992w[1] & w_sel7993w[0]) & (~ (((w_data7992w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7992w[2]))))) | ((((w_data7992w[0] & (~ w_sel7993w[1])) & (~ w_sel7993w[0])) | (w_sel7993w[1] & (w_sel7993w[0] | w_data7992w[2]))) & (w_data7992w[3] | (~ w_sel7993w[0])))) | (~ w_sel7981w[2])))))), ((sel_node[4] & ((((((w_data7813w[1] & w_sel7816w[0]) & (~ (((w_data7813w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7813w[2]))))) | ((((w_data7813w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7813w[2]))) & (w_data7813w[3] | (~ w_sel7816w[0])))) & w_sel7701w[2]) & (~ ((((((w_data7812w[1] & w_sel7816w[0]) & (~ (((w_data7812w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7812w[2]))))) | ((((w_data7812w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7812w[2]))) & (w_data7812w[3] | (~ w_sel7816w[0])))) & (~ w_sel7701w[3])) & (~ w_sel7701w[2])) | (w_sel7701w[3] & (w_sel7701w[2] | (((w_data7814w[1] & w_sel7816w[0]) & (~ (((w_data7814w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7814w[2]))))) | ((((w_data7814w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7814w[2]))) & (w_data7814w[3] | (~ w_sel7816w[0]))))))))) | (((((((w_data7812w[1] & w_sel7816w[0]) & (~ (((w_data7812w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7812w[2]))))) | ((((w_data7812w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7812w[2]))) & (w_data7812w[3] | (~ w_sel7816w[0])))) & (~ w_sel7701w[3])) & (~ w_sel7701w[2])) | (w_sel7701w[3] & (w_sel7701w[2] | (((w_data7814w[1] & w_sel7816w[0]) & (~ (((w_data7814w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7814w[2]))))) |
 ((((w_data7814w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7814w[2]))) & (w_data7814w[3] | (~ w_sel7816w[0]))))))) & ((((w_data7815w[1] & w_sel7816w[0]) & (~ (((w_data7815w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7815w[2]))))) | ((((w_data7815w[0] & (~ w_sel7816w[1])) & (~ w_sel7816w[0])) | (w_sel7816w[1] & (w_sel7816w[0] | w_data7815w[2]))) & (w_data7815w[3] | (~ w_sel7816w[0])))) | (~ w_sel7701w[2]))))) | ((~ sel_node[4]) & ((((((w_data7710w[1] & w_sel7713w[0]) & (~ (((w_data7710w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7710w[2]))))) | ((((w_data7710w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7710w[2]))) & (w_data7710w[3] | (~ w_sel7713w[0])))) & w_sel7701w[2]) & (~ ((((((w_data7709w[1] & w_sel7713w[0]) & (~ (((w_data7709w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7709w[2]))))) | ((((w_data7709w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7709w[2]))) & (w_data7709w[3] | (~ w_sel7713w[0])))) & (~ w_sel7701w[3])) & (~ w_sel7701w[2])) | (w_sel7701w[3] & (w_sel7701w[2] | (((w_data7711w[1] & w_sel7713w[0]) & (~ (((w_data7711w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7711w[2]))))) | ((((w_data7711w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7711w[2]))) & (w_data7711w[3] | (~ w_sel7713w[0]))))))))) | (((((((w_data7709w[1] & w_sel7713w[0]) & (~ (((w_data7709w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7709w[2]))))) | ((((w_data7709w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7709w[2]))) & (w_data7709w[3] | (~ w_sel7713w[0])))) & (~ w_sel7701w[3])) & (~ w_sel7701w[2])) | (w_sel7701w[3] & (w_sel7701w[2] | (((w_data7711w[1] & w_sel7713w[0]) & (~ (((w_data7711w[0] & (~ w_sel7713w[1]
)) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7711w[2]))))) | ((((w_data7711w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7711w[2]))) & (w_data7711w[3] | (~ w_sel7713w[0]))))))) & ((((w_data7712w[1] & w_sel7713w[0]) & (~ (((w_data7712w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7712w[2]))))) | ((((w_data7712w[0] & (~ w_sel7713w[1])) & (~ w_sel7713w[0])) | (w_sel7713w[1] & (w_sel7713w[0] | w_data7712w[2]))) & (w_data7712w[3] | (~ w_sel7713w[0])))) | (~ w_sel7701w[2])))))), ((sel_node[4] & ((((((w_data7533w[1] & w_sel7536w[0]) & (~ (((w_data7533w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7533w[2]))))) | ((((w_data7533w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7533w[2]))) & (w_data7533w[3] | (~ w_sel7536w[0])))) & w_sel7421w[2]) & (~ ((((((w_data7532w[1] & w_sel7536w[0]) & (~ (((w_data7532w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7532w[2]))))) | ((((w_data7532w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7532w[2]))) & (w_data7532w[3] | (~ w_sel7536w[0])))) & (~ w_sel7421w[3])) & (~ w_sel7421w[2])) | (w_sel7421w[3] & (w_sel7421w[2] | (((w_data7534w[1] & w_sel7536w[0]) & (~ (((w_data7534w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7534w[2]))))) | ((((w_data7534w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7534w[2]))) & (w_data7534w[3] | (~ w_sel7536w[0]))))))))) | (((((((w_data7532w[1] & w_sel7536w[0]) & (~ (((w_data7532w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7532w[2]))))) | ((((w_data7532w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7532w[2]))) & (w_data7532w[3] | (~ w_sel7536w[0])))) & (~ w_sel7421w[3])) & (~ w_sel7421w[2])) | (w_sel7421w[3] & (w_sel7421w[2]
 | (((w_data7534w[1] & w_sel7536w[0]) & (~ (((w_data7534w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7534w[2]))))) | ((((w_data7534w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7534w[2]))) & (w_data7534w[3] | (~ w_sel7536w[0]))))))) & ((((w_data7535w[1] & w_sel7536w[0]) & (~ (((w_data7535w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7535w[2]))))) | ((((w_data7535w[0] & (~ w_sel7536w[1])) & (~ w_sel7536w[0])) | (w_sel7536w[1] & (w_sel7536w[0] | w_data7535w[2]))) & (w_data7535w[3] | (~ w_sel7536w[0])))) | (~ w_sel7421w[2]))))) | ((~ sel_node[4]) & ((((((w_data7430w[1] & w_sel7433w[0]) & (~ (((w_data7430w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7430w[2]))))) | ((((w_data7430w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7430w[2]))) & (w_data7430w[3] | (~ w_sel7433w[0])))) & w_sel7421w[2]) & (~ ((((((w_data7429w[1] & w_sel7433w[0]) & (~ (((w_data7429w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7429w[2]))))) | ((((w_data7429w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7429w[2]))) & (w_data7429w[3] | (~ w_sel7433w[0])))) & (~ w_sel7421w[3])) & (~ w_sel7421w[2])) | (w_sel7421w[3] & (w_sel7421w[2] | (((w_data7431w[1] & w_sel7433w[0]) & (~ (((w_data7431w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7431w[2]))))) | ((((w_data7431w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7431w[2]))) & (w_data7431w[3] | (~ w_sel7433w[0]))))))))) | (((((((w_data7429w[1] & w_sel7433w[0]) & (~ (((w_data7429w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7429w[2]))))) | ((((w_data7429w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7429w[2]))) & (w_data7429w[3] | (~ w_sel7433w[0]
)))) & (~ w_sel7421w[3])) & (~ w_sel7421w[2])) | (w_sel7421w[3] & (w_sel7421w[2] | (((w_data7431w[1] & w_sel7433w[0]) & (~ (((w_data7431w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7431w[2]))))) | ((((w_data7431w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7431w[2]))) & (w_data7431w[3] | (~ w_sel7433w[0]))))))) & ((((w_data7432w[1] & w_sel7433w[0]) & (~ (((w_data7432w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7432w[2]))))) | ((((w_data7432w[0] & (~ w_sel7433w[1])) & (~ w_sel7433w[0])) | (w_sel7433w[1] & (w_sel7433w[0] | w_data7432w[2]))) & (w_data7432w[3] | (~ w_sel7433w[0])))) | (~ w_sel7421w[2])))))), ((sel_node[4] & ((((((w_data7253w[1] & w_sel7256w[0]) & (~ (((w_data7253w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7253w[2]))))) | ((((w_data7253w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7253w[2]))) & (w_data7253w[3] | (~ w_sel7256w[0])))) & w_sel7141w[2]) & (~ ((((((w_data7252w[1] & w_sel7256w[0]) & (~ (((w_data7252w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7252w[2]))))) | ((((w_data7252w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7252w[2]))) & (w_data7252w[3] | (~ w_sel7256w[0])))) & (~ w_sel7141w[3])) & (~ w_sel7141w[2])) | (w_sel7141w[3] & (w_sel7141w[2] | (((w_data7254w[1] & w_sel7256w[0]) & (~ (((w_data7254w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7254w[2]))))) | ((((w_data7254w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7254w[2]))) & (w_data7254w[3] | (~ w_sel7256w[0]))))))))) | (((((((w_data7252w[1] & w_sel7256w[0]) & (~ (((w_data7252w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7252w[2]))))) | ((((w_data7252w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1]
 & (w_sel7256w[0] | w_data7252w[2]))) & (w_data7252w[3] | (~ w_sel7256w[0])))) & (~ w_sel7141w[3])) & (~ w_sel7141w[2])) | (w_sel7141w[3] & (w_sel7141w[2] | (((w_data7254w[1] & w_sel7256w[0]) & (~ (((w_data7254w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7254w[2]))))) | ((((w_data7254w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7254w[2]))) & (w_data7254w[3] | (~ w_sel7256w[0]))))))) & ((((w_data7255w[1] & w_sel7256w[0]) & (~ (((w_data7255w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7255w[2]))))) | ((((w_data7255w[0] & (~ w_sel7256w[1])) & (~ w_sel7256w[0])) | (w_sel7256w[1] & (w_sel7256w[0] | w_data7255w[2]))) & (w_data7255w[3] | (~ w_sel7256w[0])))) | (~ w_sel7141w[2]))))) | ((~ sel_node[4]) & ((((((w_data7150w[1] & w_sel7153w[0]) & (~ (((w_data7150w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7150w[2]))))) | ((((w_data7150w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7150w[2]))) & (w_data7150w[3] | (~ w_sel7153w[0])))) & w_sel7141w[2]) & (~ ((((((w_data7149w[1] & w_sel7153w[0]) & (~ (((w_data7149w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7149w[2]))))) | ((((w_data7149w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7149w[2]))) & (w_data7149w[3] | (~ w_sel7153w[0])))) & (~ w_sel7141w[3])) & (~ w_sel7141w[2])) | (w_sel7141w[3] & (w_sel7141w[2] | (((w_data7151w[1] & w_sel7153w[0]) & (~ (((w_data7151w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7151w[2]))))) | ((((w_data7151w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7151w[2]))) & (w_data7151w[3] | (~ w_sel7153w[0]))))))))) | (((((((w_data7149w[1] & w_sel7153w[0]) & (~ (((w_data7149w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7149w[2])))
)) | ((((w_data7149w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7149w[2]))) & (w_data7149w[3] | (~ w_sel7153w[0])))) & (~ w_sel7141w[3])) & (~ w_sel7141w[2])) | (w_sel7141w[3] & (w_sel7141w[2] | (((w_data7151w[1] & w_sel7153w[0]) & (~ (((w_data7151w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7151w[2]))))) | ((((w_data7151w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7151w[2]))) & (w_data7151w[3] | (~ w_sel7153w[0]))))))) & ((((w_data7152w[1] & w_sel7153w[0]) & (~ (((w_data7152w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7152w[2]))))) | ((((w_data7152w[0] & (~ w_sel7153w[1])) & (~ w_sel7153w[0])) | (w_sel7153w[1] & (w_sel7153w[0] | w_data7152w[2]))) & (w_data7152w[3] | (~ w_sel7153w[0])))) | (~ w_sel7141w[2])))))), ((sel_node[4] & ((((((w_data6973w[1] & w_sel6976w[0]) & (~ (((w_data6973w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6973w[2]))))) | ((((w_data6973w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6973w[2]))) & (w_data6973w[3] | (~ w_sel6976w[0])))) & w_sel6861w[2]) & (~ ((((((w_data6972w[1] & w_sel6976w[0]) & (~ (((w_data6972w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6972w[2]))))) | ((((w_data6972w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6972w[2]))) & (w_data6972w[3] | (~ w_sel6976w[0])))) & (~ w_sel6861w[3])) & (~ w_sel6861w[2])) | (w_sel6861w[3] & (w_sel6861w[2] | (((w_data6974w[1] & w_sel6976w[0]) & (~ (((w_data6974w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6974w[2]))))) | ((((w_data6974w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6974w[2]))) & (w_data6974w[3] | (~ w_sel6976w[0]))))))))) | (((((((w_data6972w[1] & w_sel6976w[0]) & (~ (((w_data6972w[0] & (~ w_sel6976w[1]
)) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6972w[2]))))) | ((((w_data6972w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6972w[2]))) & (w_data6972w[3] | (~ w_sel6976w[0])))) & (~ w_sel6861w[3])) & (~ w_sel6861w[2])) | (w_sel6861w[3] & (w_sel6861w[2] | (((w_data6974w[1] & w_sel6976w[0]) & (~ (((w_data6974w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6974w[2]))))) | ((((w_data6974w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6974w[2]))) & (w_data6974w[3] | (~ w_sel6976w[0]))))))) & ((((w_data6975w[1] & w_sel6976w[0]) & (~ (((w_data6975w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6975w[2]))))) | ((((w_data6975w[0] & (~ w_sel6976w[1])) & (~ w_sel6976w[0])) | (w_sel6976w[1] & (w_sel6976w[0] | w_data6975w[2]))) & (w_data6975w[3] | (~ w_sel6976w[0])))) | (~ w_sel6861w[2]))))) | ((~ sel_node[4]) & ((((((w_data6870w[1] & w_sel6873w[0]) & (~ (((w_data6870w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6870w[2]))))) | ((((w_data6870w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6870w[2]))) & (w_data6870w[3] | (~ w_sel6873w[0])))) & w_sel6861w[2]) & (~ ((((((w_data6869w[1] & w_sel6873w[0]) & (~ (((w_data6869w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6869w[2]))))) | ((((w_data6869w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6869w[2]))) & (w_data6869w[3] | (~ w_sel6873w[0])))) & (~ w_sel6861w[3])) & (~ w_sel6861w[2])) | (w_sel6861w[3] & (w_sel6861w[2] | (((w_data6871w[1] & w_sel6873w[0]) & (~ (((w_data6871w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6871w[2]))))) | ((((w_data6871w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6871w[2]))) & (w_data6871w[3] | (~ w_sel6873w[0]))))))))) |
 (((((((w_data6869w[1] & w_sel6873w[0]) & (~ (((w_data6869w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6869w[2]))))) | ((((w_data6869w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6869w[2]))) & (w_data6869w[3] | (~ w_sel6873w[0])))) & (~ w_sel6861w[3])) & (~ w_sel6861w[2])) | (w_sel6861w[3] & (w_sel6861w[2] | (((w_data6871w[1] & w_sel6873w[0]) & (~ (((w_data6871w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6871w[2]))))) | ((((w_data6871w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6871w[2]))) & (w_data6871w[3] | (~ w_sel6873w[0]))))))) & ((((w_data6872w[1] & w_sel6873w[0]) & (~ (((w_data6872w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6872w[2]))))) | ((((w_data6872w[0] & (~ w_sel6873w[1])) & (~ w_sel6873w[0])) | (w_sel6873w[1] & (w_sel6873w[0] | w_data6872w[2]))) & (w_data6872w[3] | (~ w_sel6873w[0])))) | (~ w_sel6861w[2])))))), ((sel_node[4] & ((((((w_data6691w[1] & w_sel6694w[0]) & (~ (((w_data6691w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6691w[2]))))) | ((((w_data6691w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6691w[2]))) & (w_data6691w[3] | (~ w_sel6694w[0])))) & w_sel6578w[2]) & (~ ((((((w_data6690w[1] & w_sel6694w[0]) & (~ (((w_data6690w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6690w[2]))))) | ((((w_data6690w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6690w[2]))) & (w_data6690w[3] | (~ w_sel6694w[0])))) & (~ w_sel6578w[3])) & (~ w_sel6578w[2])) | (w_sel6578w[3] & (w_sel6578w[2] | (((w_data6692w[1] & w_sel6694w[0]) & (~ (((w_data6692w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6692w[2]))))) | ((((w_data6692w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0]
 | w_data6692w[2]))) & (w_data6692w[3] | (~ w_sel6694w[0]))))))))) | (((((((w_data6690w[1] & w_sel6694w[0]) & (~ (((w_data6690w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6690w[2]))))) | ((((w_data6690w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6690w[2]))) & (w_data6690w[3] | (~ w_sel6694w[0])))) & (~ w_sel6578w[3])) & (~ w_sel6578w[2])) | (w_sel6578w[3] & (w_sel6578w[2] | (((w_data6692w[1] & w_sel6694w[0]) & (~ (((w_data6692w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6692w[2]))))) | ((((w_data6692w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6692w[2]))) & (w_data6692w[3] | (~ w_sel6694w[0]))))))) & ((((w_data6693w[1] & w_sel6694w[0]) & (~ (((w_data6693w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6693w[2]))))) | ((((w_data6693w[0] & (~ w_sel6694w[1])) & (~ w_sel6694w[0])) | (w_sel6694w[1] & (w_sel6694w[0] | w_data6693w[2]))) & (w_data6693w[3] | (~ w_sel6694w[0])))) | (~ w_sel6578w[2]))))) | ((~ sel_node[4]) & ((((((w_data6588w[1] & w_sel6591w[0]) & (~ (((w_data6588w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6588w[2]))))) | ((((w_data6588w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6588w[2]))) & (w_data6588w[3] | (~ w_sel6591w[0])))) & w_sel6578w[2]) & (~ ((((((w_data6587w[1] & w_sel6591w[0]) & (~ (((w_data6587w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6587w[2]))))) | ((((w_data6587w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6587w[2]))) & (w_data6587w[3] | (~ w_sel6591w[0])))) & (~ w_sel6578w[3])) & (~ w_sel6578w[2])) | (w_sel6578w[3] & (w_sel6578w[2] | (((w_data6589w[1] & w_sel6591w[0]) & (~ (((w_data6589w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6589w[2]))))) | ((((w_data6589w[0]
 & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6589w[2]))) & (w_data6589w[3] | (~ w_sel6591w[0]))))))))) | (((((((w_data6587w[1] & w_sel6591w[0]) & (~ (((w_data6587w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6587w[2]))))) | ((((w_data6587w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6587w[2]))) & (w_data6587w[3] | (~ w_sel6591w[0])))) & (~ w_sel6578w[3])) & (~ w_sel6578w[2])) | (w_sel6578w[3] & (w_sel6578w[2] | (((w_data6589w[1] & w_sel6591w[0]) & (~ (((w_data6589w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6589w[2]))))) | ((((w_data6589w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6589w[2]))) & (w_data6589w[3] | (~ w_sel6591w[0]))))))) & ((((w_data6590w[1] & w_sel6591w[0]) & (~ (((w_data6590w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6590w[2]))))) | ((((w_data6590w[0] & (~ w_sel6591w[1])) & (~ w_sel6591w[0])) | (w_sel6591w[1] & (w_sel6591w[0] | w_data6590w[2]))) & (w_data6590w[3] | (~ w_sel6591w[0])))) | (~ w_sel6578w[2]))))))},
		sel_ffs_wire = {sel_ffs_wire[4:0], sel[4:0]},
		sel_node = {sel_ffs_wire[9], sel_ffs_wire[3:2], sel[1:0]},
		w_data10052w = w_data9869w[19:16],
		w_data10053w = w_data9869w[23:20],
		w_data10054w = w_data9869w[27:24],
		w_data10055w = w_data9869w[31:28],
		w_data10149w = {data[509], data[493], data[477], data[461], data[445], data[429], data[413], data[397], data[381], data[365], data[349], data[333], data[317], data[301], data[285], data[269], data[253], data[237], data[221], data[205], data[189], data[173], data[157], data[141], data[125], data[109], data[93], data[77], data[61], data[45], data[29], data[13]},
		w_data10229w = w_data10149w[3:0],
		w_data10230w = w_data10149w[7:4],
		w_data10231w = w_data10149w[11:8],
		w_data10232w = w_data10149w[15:12],
		w_data10332w = w_data10149w[19:16],
		w_data10333w = w_data10149w[23:20],
		w_data10334w = w_data10149w[27:24],
		w_data10335w = w_data10149w[31:28],
		w_data10429w = {data[510], data[494], data[478], data[462], data[446], data[430], data[414], data[398], data[382], data[366], data[350], data[334], data[318], data[302], data[286], data[270], data[254], data[238], data[222], data[206], data[190], data[174], data[158], data[142], data[126], data[110], data[94], data[78], data[62], data[46], data[30], data[14]},
		w_data10509w = w_data10429w[3:0],
		w_data10510w = w_data10429w[7:4],
		w_data10511w = w_data10429w[11:8],
		w_data10512w = w_data10429w[15:12],
		w_data10612w = w_data10429w[19:16],
		w_data10613w = w_data10429w[23:20],
		w_data10614w = w_data10429w[27:24],
		w_data10615w = w_data10429w[31:28],
		w_data10709w = {data[511], data[495], data[479], data[463], data[447], data[431], data[415], data[399], data[383], data[367], data[351], data[335], data[319], data[303], data[287], data[271], data[255], data[239], data[223], data[207], data[191], data[175], data[159], data[143], data[127], data[111], data[95], data[79], data[63], data[47], data[31], data[15]},
		w_data10789w = w_data10709w[3:0],
		w_data10790w = w_data10709w[7:4],
		w_data10791w = w_data10709w[11:8],
		w_data10792w = w_data10709w[15:12],
		w_data10892w = w_data10709w[19:16],
		w_data10893w = w_data10709w[23:20],
		w_data10894w = w_data10709w[27:24],
		w_data10895w = w_data10709w[31:28],
		w_data6506w = {data[496], data[480], data[464], data[448], data[432], data[416], data[400], data[384], data[368], data[352], data[336], data[320], data[304], data[288], data[272], data[256], data[240], data[224], data[208], data[192], data[176], data[160], data[144], data[128], data[112], data[96], data[80], data[64], data[48], data[32], data[16], data[0]},
		w_data6587w = w_data6506w[3:0],
		w_data6588w = w_data6506w[7:4],
		w_data6589w = w_data6506w[11:8],
		w_data6590w = w_data6506w[15:12],
		w_data6690w = w_data6506w[19:16],
		w_data6691w = w_data6506w[23:20],
		w_data6692w = w_data6506w[27:24],
		w_data6693w = w_data6506w[31:28],
		w_data6789w = {data[497], data[481], data[465], data[449], data[433], data[417], data[401], data[385], data[369], data[353], data[337], data[321], data[305], data[289], data[273], data[257], data[241], data[225], data[209], data[193], data[177], data[161], data[145], data[129], data[113], data[97], data[81], data[65], data[49], data[33], data[17], data[1]},
		w_data6869w = w_data6789w[3:0],
		w_data6870w = w_data6789w[7:4],
		w_data6871w = w_data6789w[11:8],
		w_data6872w = w_data6789w[15:12],
		w_data6972w = w_data6789w[19:16],
		w_data6973w = w_data6789w[23:20],
		w_data6974w = w_data6789w[27:24],
		w_data6975w = w_data6789w[31:28],
		w_data7069w = {data[498], data[482], data[466], data[450], data[434], data[418], data[402], data[386], data[370], data[354], data[338], data[322], data[306], data[290], data[274], data[258], data[242], data[226], data[210], data[194], data[178], data[162], data[146], data[130], data[114], data[98], data[82], data[66], data[50], data[34], data[18], data[2]},
		w_data7149w = w_data7069w[3:0],
		w_data7150w = w_data7069w[7:4],
		w_data7151w = w_data7069w[11:8],
		w_data7152w = w_data7069w[15:12],
		w_data7252w = w_data7069w[19:16],
		w_data7253w = w_data7069w[23:20],
		w_data7254w = w_data7069w[27:24],
		w_data7255w = w_data7069w[31:28],
		w_data7349w = {data[499], data[483], data[467], data[451], data[435], data[419], data[403], data[387], data[371], data[355], data[339], data[323], data[307], data[291], data[275], data[259], data[243], data[227], data[211], data[195], data[179], data[163], data[147], data[131], data[115], data[99], data[83], data[67], data[51], data[35], data[19], data[3]},
		w_data7429w = w_data7349w[3:0],
		w_data7430w = w_data7349w[7:4],
		w_data7431w = w_data7349w[11:8],
		w_data7432w = w_data7349w[15:12],
		w_data7532w = w_data7349w[19:16],
		w_data7533w = w_data7349w[23:20],
		w_data7534w = w_data7349w[27:24],
		w_data7535w = w_data7349w[31:28],
		w_data7629w = {data[500], data[484], data[468], data[452], data[436], data[420], data[404], data[388], data[372], data[356], data[340], data[324], data[308], data[292], data[276], data[260], data[244], data[228], data[212], data[196], data[180], data[164], data[148], data[132], data[116], data[100], data[84], data[68], data[52], data[36], data[20], data[4]},
		w_data7709w = w_data7629w[3:0],
		w_data7710w = w_data7629w[7:4],
		w_data7711w = w_data7629w[11:8],
		w_data7712w = w_data7629w[15:12],
		w_data7812w = w_data7629w[19:16],
		w_data7813w = w_data7629w[23:20],
		w_data7814w = w_data7629w[27:24],
		w_data7815w = w_data7629w[31:28],
		w_data7909w = {data[501], data[485], data[469], data[453], data[437], data[421], data[405], data[389], data[373], data[357], data[341], data[325], data[309], data[293], data[277], data[261], data[245], data[229], data[213], data[197], data[181], data[165], data[149], data[133], data[117], data[101], data[85], data[69], data[53], data[37], data[21], data[5]},
		w_data7989w = w_data7909w[3:0],
		w_data7990w = w_data7909w[7:4],
		w_data7991w = w_data7909w[11:8],
		w_data7992w = w_data7909w[15:12],
		w_data8092w = w_data7909w[19:16],
		w_data8093w = w_data7909w[23:20],
		w_data8094w = w_data7909w[27:24],
		w_data8095w = w_data7909w[31:28],
		w_data8189w = {data[502], data[486], data[470], data[454], data[438], data[422], data[406], data[390], data[374], data[358], data[342], data[326], data[310], data[294], data[278], data[262], data[246], data[230], data[214], data[198], data[182], data[166], data[150], data[134], data[118], data[102], data[86], data[70], data[54], data[38], data[22], data[6]},
		w_data8269w = w_data8189w[3:0],
		w_data8270w = w_data8189w[7:4],
		w_data8271w = w_data8189w[11:8],
		w_data8272w = w_data8189w[15:12],
		w_data8372w = w_data8189w[19:16],
		w_data8373w = w_data8189w[23:20],
		w_data8374w = w_data8189w[27:24],
		w_data8375w = w_data8189w[31:28],
		w_data8469w = {data[503], data[487], data[471], data[455], data[439], data[423], data[407], data[391], data[375], data[359], data[343], data[327], data[311], data[295], data[279], data[263], data[247], data[231], data[215], data[199], data[183], data[167], data[151], data[135], data[119], data[103], data[87], data[71], data[55], data[39], data[23], data[7]},
		w_data8549w = w_data8469w[3:0],
		w_data8550w = w_data8469w[7:4],
		w_data8551w = w_data8469w[11:8],
		w_data8552w = w_data8469w[15:12],
		w_data8652w = w_data8469w[19:16],
		w_data8653w = w_data8469w[23:20],
		w_data8654w = w_data8469w[27:24],
		w_data8655w = w_data8469w[31:28],
		w_data8749w = {data[504], data[488], data[472], data[456], data[440], data[424], data[408], data[392], data[376], data[360], data[344], data[328], data[312], data[296], data[280], data[264], data[248], data[232], data[216], data[200], data[184], data[168], data[152], data[136], data[120], data[104], data[88], data[72], data[56], data[40], data[24], data[8]},
		w_data8829w = w_data8749w[3:0],
		w_data8830w = w_data8749w[7:4],
		w_data8831w = w_data8749w[11:8],
		w_data8832w = w_data8749w[15:12],
		w_data8932w = w_data8749w[19:16],
		w_data8933w = w_data8749w[23:20],
		w_data8934w = w_data8749w[27:24],
		w_data8935w = w_data8749w[31:28],
		w_data9029w = {data[505], data[489], data[473], data[457], data[441], data[425], data[409], data[393], data[377], data[361], data[345], data[329], data[313], data[297], data[281], data[265], data[249], data[233], data[217], data[201], data[185], data[169], data[153], data[137], data[121], data[105], data[89], data[73], data[57], data[41], data[25], data[9]},
		w_data9109w = w_data9029w[3:0],
		w_data9110w = w_data9029w[7:4],
		w_data9111w = w_data9029w[11:8],
		w_data9112w = w_data9029w[15:12],
		w_data9212w = w_data9029w[19:16],
		w_data9213w = w_data9029w[23:20],
		w_data9214w = w_data9029w[27:24],
		w_data9215w = w_data9029w[31:28],
		w_data9309w = {data[506], data[490], data[474], data[458], data[442], data[426], data[410], data[394], data[378], data[362], data[346], data[330], data[314], data[298], data[282], data[266], data[250], data[234], data[218], data[202], data[186], data[170], data[154], data[138], data[122], data[106], data[90], data[74], data[58], data[42], data[26], data[10]},
		w_data9389w = w_data9309w[3:0],
		w_data9390w = w_data9309w[7:4],
		w_data9391w = w_data9309w[11:8],
		w_data9392w = w_data9309w[15:12],
		w_data9492w = w_data9309w[19:16],
		w_data9493w = w_data9309w[23:20],
		w_data9494w = w_data9309w[27:24],
		w_data9495w = w_data9309w[31:28],
		w_data9589w = {data[507], data[491], data[475], data[459], data[443], data[427], data[411], data[395], data[379], data[363], data[347], data[331], data[315], data[299], data[283], data[267], data[251], data[235], data[219], data[203], data[187], data[171], data[155], data[139], data[123], data[107], data[91], data[75], data[59], data[43], data[27], data[11]},
		w_data9669w = w_data9589w[3:0],
		w_data9670w = w_data9589w[7:4],
		w_data9671w = w_data9589w[11:8],
		w_data9672w = w_data9589w[15:12],
		w_data9772w = w_data9589w[19:16],
		w_data9773w = w_data9589w[23:20],
		w_data9774w = w_data9589w[27:24],
		w_data9775w = w_data9589w[31:28],
		w_data9869w = {data[508], data[492], data[476], data[460], data[444], data[428], data[412], data[396], data[380], data[364], data[348], data[332], data[316], data[300], data[284], data[268], data[252], data[236], data[220], data[204], data[188], data[172], data[156], data[140], data[124], data[108], data[92], data[76], data[60], data[44], data[28], data[12]},
		w_data9949w = w_data9869w[3:0],
		w_data9950w = w_data9869w[7:4],
		w_data9951w = w_data9869w[11:8],
		w_data9952w = w_data9869w[15:12],
		w_sel10056w = sel_node[1:0],
		w_sel10221w = sel_node[3:0],
		w_sel10233w = sel_node[1:0],
		w_sel10336w = sel_node[1:0],
		w_sel10501w = sel_node[3:0],
		w_sel10513w = sel_node[1:0],
		w_sel10616w = sel_node[1:0],
		w_sel10781w = sel_node[3:0],
		w_sel10793w = sel_node[1:0],
		w_sel10896w = sel_node[1:0],
		w_sel6578w = sel_node[3:0],
		w_sel6591w = sel_node[1:0],
		w_sel6694w = sel_node[1:0],
		w_sel6861w = sel_node[3:0],
		w_sel6873w = sel_node[1:0],
		w_sel6976w = sel_node[1:0],
		w_sel7141w = sel_node[3:0],
		w_sel7153w = sel_node[1:0],
		w_sel7256w = sel_node[1:0],
		w_sel7421w = sel_node[3:0],
		w_sel7433w = sel_node[1:0],
		w_sel7536w = sel_node[1:0],
		w_sel7701w = sel_node[3:0],
		w_sel7713w = sel_node[1:0],
		w_sel7816w = sel_node[1:0],
		w_sel7981w = sel_node[3:0],
		w_sel7993w = sel_node[1:0],
		w_sel8096w = sel_node[1:0],
		w_sel8261w = sel_node[3:0],
		w_sel8273w = sel_node[1:0],
		w_sel8376w = sel_node[1:0],
		w_sel8541w = sel_node[3:0],
		w_sel8553w = sel_node[1:0],
		w_sel8656w = sel_node[1:0],
		w_sel8821w = sel_node[3:0],
		w_sel8833w = sel_node[1:0],
		w_sel8936w = sel_node[1:0],
		w_sel9101w = sel_node[3:0],
		w_sel9113w = sel_node[1:0],
		w_sel9216w = sel_node[1:0],
		w_sel9381w = sel_node[3:0],
		w_sel9393w = sel_node[1:0],
		w_sel9496w = sel_node[1:0],
		w_sel9661w = sel_node[3:0],
		w_sel9673w = sel_node[1:0],
		w_sel9776w = sel_node[1:0],
		w_sel9941w = sel_node[3:0],
		w_sel9953w = sel_node[1:0];
endmodule //fifo_mux

//synthesis_resources = lut 408 M9K 512 reg 15 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  fifo_altsyncram
	( 
	address_a,
	address_b,
	addressstall_b,
	clock0,
	clock1,
	clocken1,
	data_a,
	q_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [15:0]  address_a;
	input   [17:0]  address_b;
	input   addressstall_b;
	input   clock0;
	input   clock1;
	input   clocken1;
	input   [63:0]  data_a;
	output   [15:0]  q_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [17:0]  address_b;
	tri0   addressstall_b;
	tri1   clock0;
	tri1   clock1;
	tri1   clocken1;
	tri1   [63:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[4:0]	addr_store_b;
	reg	[4:0]	address_reg_b;
	reg	[4:0]	out_address_reg_b;
	wire  [31:0]   wire_decode14_eq;
	wire  [31:0]   wire_wren_decode_a_eq;
	wire  [15:0]   wire_mux15_result;
	wire  [0:0]   wire_ram_block13a_0portbdataout;
	wire  [0:0]   wire_ram_block13a_1portbdataout;
	wire  [0:0]   wire_ram_block13a_2portbdataout;
	wire  [0:0]   wire_ram_block13a_3portbdataout;
	wire  [0:0]   wire_ram_block13a_4portbdataout;
	wire  [0:0]   wire_ram_block13a_5portbdataout;
	wire  [0:0]   wire_ram_block13a_6portbdataout;
	wire  [0:0]   wire_ram_block13a_7portbdataout;
	wire  [0:0]   wire_ram_block13a_8portbdataout;
	wire  [0:0]   wire_ram_block13a_9portbdataout;
	wire  [0:0]   wire_ram_block13a_10portbdataout;
	wire  [0:0]   wire_ram_block13a_11portbdataout;
	wire  [0:0]   wire_ram_block13a_12portbdataout;
	wire  [0:0]   wire_ram_block13a_13portbdataout;
	wire  [0:0]   wire_ram_block13a_14portbdataout;
	wire  [0:0]   wire_ram_block13a_15portbdataout;
	wire  [0:0]   wire_ram_block13a_16portbdataout;
	wire  [0:0]   wire_ram_block13a_17portbdataout;
	wire  [0:0]   wire_ram_block13a_18portbdataout;
	wire  [0:0]   wire_ram_block13a_19portbdataout;
	wire  [0:0]   wire_ram_block13a_20portbdataout;
	wire  [0:0]   wire_ram_block13a_21portbdataout;
	wire  [0:0]   wire_ram_block13a_22portbdataout;
	wire  [0:0]   wire_ram_block13a_23portbdataout;
	wire  [0:0]   wire_ram_block13a_24portbdataout;
	wire  [0:0]   wire_ram_block13a_25portbdataout;
	wire  [0:0]   wire_ram_block13a_26portbdataout;
	wire  [0:0]   wire_ram_block13a_27portbdataout;
	wire  [0:0]   wire_ram_block13a_28portbdataout;
	wire  [0:0]   wire_ram_block13a_29portbdataout;
	wire  [0:0]   wire_ram_block13a_30portbdataout;
	wire  [0:0]   wire_ram_block13a_31portbdataout;
	wire  [0:0]   wire_ram_block13a_32portbdataout;
	wire  [0:0]   wire_ram_block13a_33portbdataout;
	wire  [0:0]   wire_ram_block13a_34portbdataout;
	wire  [0:0]   wire_ram_block13a_35portbdataout;
	wire  [0:0]   wire_ram_block13a_36portbdataout;
	wire  [0:0]   wire_ram_block13a_37portbdataout;
	wire  [0:0]   wire_ram_block13a_38portbdataout;
	wire  [0:0]   wire_ram_block13a_39portbdataout;
	wire  [0:0]   wire_ram_block13a_40portbdataout;
	wire  [0:0]   wire_ram_block13a_41portbdataout;
	wire  [0:0]   wire_ram_block13a_42portbdataout;
	wire  [0:0]   wire_ram_block13a_43portbdataout;
	wire  [0:0]   wire_ram_block13a_44portbdataout;
	wire  [0:0]   wire_ram_block13a_45portbdataout;
	wire  [0:0]   wire_ram_block13a_46portbdataout;
	wire  [0:0]   wire_ram_block13a_47portbdataout;
	wire  [0:0]   wire_ram_block13a_48portbdataout;
	wire  [0:0]   wire_ram_block13a_49portbdataout;
	wire  [0:0]   wire_ram_block13a_50portbdataout;
	wire  [0:0]   wire_ram_block13a_51portbdataout;
	wire  [0:0]   wire_ram_block13a_52portbdataout;
	wire  [0:0]   wire_ram_block13a_53portbdataout;
	wire  [0:0]   wire_ram_block13a_54portbdataout;
	wire  [0:0]   wire_ram_block13a_55portbdataout;
	wire  [0:0]   wire_ram_block13a_56portbdataout;
	wire  [0:0]   wire_ram_block13a_57portbdataout;
	wire  [0:0]   wire_ram_block13a_58portbdataout;
	wire  [0:0]   wire_ram_block13a_59portbdataout;
	wire  [0:0]   wire_ram_block13a_60portbdataout;
	wire  [0:0]   wire_ram_block13a_61portbdataout;
	wire  [0:0]   wire_ram_block13a_62portbdataout;
	wire  [0:0]   wire_ram_block13a_63portbdataout;
	wire  [0:0]   wire_ram_block13a_64portbdataout;
	wire  [0:0]   wire_ram_block13a_65portbdataout;
	wire  [0:0]   wire_ram_block13a_66portbdataout;
	wire  [0:0]   wire_ram_block13a_67portbdataout;
	wire  [0:0]   wire_ram_block13a_68portbdataout;
	wire  [0:0]   wire_ram_block13a_69portbdataout;
	wire  [0:0]   wire_ram_block13a_70portbdataout;
	wire  [0:0]   wire_ram_block13a_71portbdataout;
	wire  [0:0]   wire_ram_block13a_72portbdataout;
	wire  [0:0]   wire_ram_block13a_73portbdataout;
	wire  [0:0]   wire_ram_block13a_74portbdataout;
	wire  [0:0]   wire_ram_block13a_75portbdataout;
	wire  [0:0]   wire_ram_block13a_76portbdataout;
	wire  [0:0]   wire_ram_block13a_77portbdataout;
	wire  [0:0]   wire_ram_block13a_78portbdataout;
	wire  [0:0]   wire_ram_block13a_79portbdataout;
	wire  [0:0]   wire_ram_block13a_80portbdataout;
	wire  [0:0]   wire_ram_block13a_81portbdataout;
	wire  [0:0]   wire_ram_block13a_82portbdataout;
	wire  [0:0]   wire_ram_block13a_83portbdataout;
	wire  [0:0]   wire_ram_block13a_84portbdataout;
	wire  [0:0]   wire_ram_block13a_85portbdataout;
	wire  [0:0]   wire_ram_block13a_86portbdataout;
	wire  [0:0]   wire_ram_block13a_87portbdataout;
	wire  [0:0]   wire_ram_block13a_88portbdataout;
	wire  [0:0]   wire_ram_block13a_89portbdataout;
	wire  [0:0]   wire_ram_block13a_90portbdataout;
	wire  [0:0]   wire_ram_block13a_91portbdataout;
	wire  [0:0]   wire_ram_block13a_92portbdataout;
	wire  [0:0]   wire_ram_block13a_93portbdataout;
	wire  [0:0]   wire_ram_block13a_94portbdataout;
	wire  [0:0]   wire_ram_block13a_95portbdataout;
	wire  [0:0]   wire_ram_block13a_96portbdataout;
	wire  [0:0]   wire_ram_block13a_97portbdataout;
	wire  [0:0]   wire_ram_block13a_98portbdataout;
	wire  [0:0]   wire_ram_block13a_99portbdataout;
	wire  [0:0]   wire_ram_block13a_100portbdataout;
	wire  [0:0]   wire_ram_block13a_101portbdataout;
	wire  [0:0]   wire_ram_block13a_102portbdataout;
	wire  [0:0]   wire_ram_block13a_103portbdataout;
	wire  [0:0]   wire_ram_block13a_104portbdataout;
	wire  [0:0]   wire_ram_block13a_105portbdataout;
	wire  [0:0]   wire_ram_block13a_106portbdataout;
	wire  [0:0]   wire_ram_block13a_107portbdataout;
	wire  [0:0]   wire_ram_block13a_108portbdataout;
	wire  [0:0]   wire_ram_block13a_109portbdataout;
	wire  [0:0]   wire_ram_block13a_110portbdataout;
	wire  [0:0]   wire_ram_block13a_111portbdataout;
	wire  [0:0]   wire_ram_block13a_112portbdataout;
	wire  [0:0]   wire_ram_block13a_113portbdataout;
	wire  [0:0]   wire_ram_block13a_114portbdataout;
	wire  [0:0]   wire_ram_block13a_115portbdataout;
	wire  [0:0]   wire_ram_block13a_116portbdataout;
	wire  [0:0]   wire_ram_block13a_117portbdataout;
	wire  [0:0]   wire_ram_block13a_118portbdataout;
	wire  [0:0]   wire_ram_block13a_119portbdataout;
	wire  [0:0]   wire_ram_block13a_120portbdataout;
	wire  [0:0]   wire_ram_block13a_121portbdataout;
	wire  [0:0]   wire_ram_block13a_122portbdataout;
	wire  [0:0]   wire_ram_block13a_123portbdataout;
	wire  [0:0]   wire_ram_block13a_124portbdataout;
	wire  [0:0]   wire_ram_block13a_125portbdataout;
	wire  [0:0]   wire_ram_block13a_126portbdataout;
	wire  [0:0]   wire_ram_block13a_127portbdataout;
	wire  [0:0]   wire_ram_block13a_128portbdataout;
	wire  [0:0]   wire_ram_block13a_129portbdataout;
	wire  [0:0]   wire_ram_block13a_130portbdataout;
	wire  [0:0]   wire_ram_block13a_131portbdataout;
	wire  [0:0]   wire_ram_block13a_132portbdataout;
	wire  [0:0]   wire_ram_block13a_133portbdataout;
	wire  [0:0]   wire_ram_block13a_134portbdataout;
	wire  [0:0]   wire_ram_block13a_135portbdataout;
	wire  [0:0]   wire_ram_block13a_136portbdataout;
	wire  [0:0]   wire_ram_block13a_137portbdataout;
	wire  [0:0]   wire_ram_block13a_138portbdataout;
	wire  [0:0]   wire_ram_block13a_139portbdataout;
	wire  [0:0]   wire_ram_block13a_140portbdataout;
	wire  [0:0]   wire_ram_block13a_141portbdataout;
	wire  [0:0]   wire_ram_block13a_142portbdataout;
	wire  [0:0]   wire_ram_block13a_143portbdataout;
	wire  [0:0]   wire_ram_block13a_144portbdataout;
	wire  [0:0]   wire_ram_block13a_145portbdataout;
	wire  [0:0]   wire_ram_block13a_146portbdataout;
	wire  [0:0]   wire_ram_block13a_147portbdataout;
	wire  [0:0]   wire_ram_block13a_148portbdataout;
	wire  [0:0]   wire_ram_block13a_149portbdataout;
	wire  [0:0]   wire_ram_block13a_150portbdataout;
	wire  [0:0]   wire_ram_block13a_151portbdataout;
	wire  [0:0]   wire_ram_block13a_152portbdataout;
	wire  [0:0]   wire_ram_block13a_153portbdataout;
	wire  [0:0]   wire_ram_block13a_154portbdataout;
	wire  [0:0]   wire_ram_block13a_155portbdataout;
	wire  [0:0]   wire_ram_block13a_156portbdataout;
	wire  [0:0]   wire_ram_block13a_157portbdataout;
	wire  [0:0]   wire_ram_block13a_158portbdataout;
	wire  [0:0]   wire_ram_block13a_159portbdataout;
	wire  [0:0]   wire_ram_block13a_160portbdataout;
	wire  [0:0]   wire_ram_block13a_161portbdataout;
	wire  [0:0]   wire_ram_block13a_162portbdataout;
	wire  [0:0]   wire_ram_block13a_163portbdataout;
	wire  [0:0]   wire_ram_block13a_164portbdataout;
	wire  [0:0]   wire_ram_block13a_165portbdataout;
	wire  [0:0]   wire_ram_block13a_166portbdataout;
	wire  [0:0]   wire_ram_block13a_167portbdataout;
	wire  [0:0]   wire_ram_block13a_168portbdataout;
	wire  [0:0]   wire_ram_block13a_169portbdataout;
	wire  [0:0]   wire_ram_block13a_170portbdataout;
	wire  [0:0]   wire_ram_block13a_171portbdataout;
	wire  [0:0]   wire_ram_block13a_172portbdataout;
	wire  [0:0]   wire_ram_block13a_173portbdataout;
	wire  [0:0]   wire_ram_block13a_174portbdataout;
	wire  [0:0]   wire_ram_block13a_175portbdataout;
	wire  [0:0]   wire_ram_block13a_176portbdataout;
	wire  [0:0]   wire_ram_block13a_177portbdataout;
	wire  [0:0]   wire_ram_block13a_178portbdataout;
	wire  [0:0]   wire_ram_block13a_179portbdataout;
	wire  [0:0]   wire_ram_block13a_180portbdataout;
	wire  [0:0]   wire_ram_block13a_181portbdataout;
	wire  [0:0]   wire_ram_block13a_182portbdataout;
	wire  [0:0]   wire_ram_block13a_183portbdataout;
	wire  [0:0]   wire_ram_block13a_184portbdataout;
	wire  [0:0]   wire_ram_block13a_185portbdataout;
	wire  [0:0]   wire_ram_block13a_186portbdataout;
	wire  [0:0]   wire_ram_block13a_187portbdataout;
	wire  [0:0]   wire_ram_block13a_188portbdataout;
	wire  [0:0]   wire_ram_block13a_189portbdataout;
	wire  [0:0]   wire_ram_block13a_190portbdataout;
	wire  [0:0]   wire_ram_block13a_191portbdataout;
	wire  [0:0]   wire_ram_block13a_192portbdataout;
	wire  [0:0]   wire_ram_block13a_193portbdataout;
	wire  [0:0]   wire_ram_block13a_194portbdataout;
	wire  [0:0]   wire_ram_block13a_195portbdataout;
	wire  [0:0]   wire_ram_block13a_196portbdataout;
	wire  [0:0]   wire_ram_block13a_197portbdataout;
	wire  [0:0]   wire_ram_block13a_198portbdataout;
	wire  [0:0]   wire_ram_block13a_199portbdataout;
	wire  [0:0]   wire_ram_block13a_200portbdataout;
	wire  [0:0]   wire_ram_block13a_201portbdataout;
	wire  [0:0]   wire_ram_block13a_202portbdataout;
	wire  [0:0]   wire_ram_block13a_203portbdataout;
	wire  [0:0]   wire_ram_block13a_204portbdataout;
	wire  [0:0]   wire_ram_block13a_205portbdataout;
	wire  [0:0]   wire_ram_block13a_206portbdataout;
	wire  [0:0]   wire_ram_block13a_207portbdataout;
	wire  [0:0]   wire_ram_block13a_208portbdataout;
	wire  [0:0]   wire_ram_block13a_209portbdataout;
	wire  [0:0]   wire_ram_block13a_210portbdataout;
	wire  [0:0]   wire_ram_block13a_211portbdataout;
	wire  [0:0]   wire_ram_block13a_212portbdataout;
	wire  [0:0]   wire_ram_block13a_213portbdataout;
	wire  [0:0]   wire_ram_block13a_214portbdataout;
	wire  [0:0]   wire_ram_block13a_215portbdataout;
	wire  [0:0]   wire_ram_block13a_216portbdataout;
	wire  [0:0]   wire_ram_block13a_217portbdataout;
	wire  [0:0]   wire_ram_block13a_218portbdataout;
	wire  [0:0]   wire_ram_block13a_219portbdataout;
	wire  [0:0]   wire_ram_block13a_220portbdataout;
	wire  [0:0]   wire_ram_block13a_221portbdataout;
	wire  [0:0]   wire_ram_block13a_222portbdataout;
	wire  [0:0]   wire_ram_block13a_223portbdataout;
	wire  [0:0]   wire_ram_block13a_224portbdataout;
	wire  [0:0]   wire_ram_block13a_225portbdataout;
	wire  [0:0]   wire_ram_block13a_226portbdataout;
	wire  [0:0]   wire_ram_block13a_227portbdataout;
	wire  [0:0]   wire_ram_block13a_228portbdataout;
	wire  [0:0]   wire_ram_block13a_229portbdataout;
	wire  [0:0]   wire_ram_block13a_230portbdataout;
	wire  [0:0]   wire_ram_block13a_231portbdataout;
	wire  [0:0]   wire_ram_block13a_232portbdataout;
	wire  [0:0]   wire_ram_block13a_233portbdataout;
	wire  [0:0]   wire_ram_block13a_234portbdataout;
	wire  [0:0]   wire_ram_block13a_235portbdataout;
	wire  [0:0]   wire_ram_block13a_236portbdataout;
	wire  [0:0]   wire_ram_block13a_237portbdataout;
	wire  [0:0]   wire_ram_block13a_238portbdataout;
	wire  [0:0]   wire_ram_block13a_239portbdataout;
	wire  [0:0]   wire_ram_block13a_240portbdataout;
	wire  [0:0]   wire_ram_block13a_241portbdataout;
	wire  [0:0]   wire_ram_block13a_242portbdataout;
	wire  [0:0]   wire_ram_block13a_243portbdataout;
	wire  [0:0]   wire_ram_block13a_244portbdataout;
	wire  [0:0]   wire_ram_block13a_245portbdataout;
	wire  [0:0]   wire_ram_block13a_246portbdataout;
	wire  [0:0]   wire_ram_block13a_247portbdataout;
	wire  [0:0]   wire_ram_block13a_248portbdataout;
	wire  [0:0]   wire_ram_block13a_249portbdataout;
	wire  [0:0]   wire_ram_block13a_250portbdataout;
	wire  [0:0]   wire_ram_block13a_251portbdataout;
	wire  [0:0]   wire_ram_block13a_252portbdataout;
	wire  [0:0]   wire_ram_block13a_253portbdataout;
	wire  [0:0]   wire_ram_block13a_254portbdataout;
	wire  [0:0]   wire_ram_block13a_255portbdataout;
	wire  [0:0]   wire_ram_block13a_256portbdataout;
	wire  [0:0]   wire_ram_block13a_257portbdataout;
	wire  [0:0]   wire_ram_block13a_258portbdataout;
	wire  [0:0]   wire_ram_block13a_259portbdataout;
	wire  [0:0]   wire_ram_block13a_260portbdataout;
	wire  [0:0]   wire_ram_block13a_261portbdataout;
	wire  [0:0]   wire_ram_block13a_262portbdataout;
	wire  [0:0]   wire_ram_block13a_263portbdataout;
	wire  [0:0]   wire_ram_block13a_264portbdataout;
	wire  [0:0]   wire_ram_block13a_265portbdataout;
	wire  [0:0]   wire_ram_block13a_266portbdataout;
	wire  [0:0]   wire_ram_block13a_267portbdataout;
	wire  [0:0]   wire_ram_block13a_268portbdataout;
	wire  [0:0]   wire_ram_block13a_269portbdataout;
	wire  [0:0]   wire_ram_block13a_270portbdataout;
	wire  [0:0]   wire_ram_block13a_271portbdataout;
	wire  [0:0]   wire_ram_block13a_272portbdataout;
	wire  [0:0]   wire_ram_block13a_273portbdataout;
	wire  [0:0]   wire_ram_block13a_274portbdataout;
	wire  [0:0]   wire_ram_block13a_275portbdataout;
	wire  [0:0]   wire_ram_block13a_276portbdataout;
	wire  [0:0]   wire_ram_block13a_277portbdataout;
	wire  [0:0]   wire_ram_block13a_278portbdataout;
	wire  [0:0]   wire_ram_block13a_279portbdataout;
	wire  [0:0]   wire_ram_block13a_280portbdataout;
	wire  [0:0]   wire_ram_block13a_281portbdataout;
	wire  [0:0]   wire_ram_block13a_282portbdataout;
	wire  [0:0]   wire_ram_block13a_283portbdataout;
	wire  [0:0]   wire_ram_block13a_284portbdataout;
	wire  [0:0]   wire_ram_block13a_285portbdataout;
	wire  [0:0]   wire_ram_block13a_286portbdataout;
	wire  [0:0]   wire_ram_block13a_287portbdataout;
	wire  [0:0]   wire_ram_block13a_288portbdataout;
	wire  [0:0]   wire_ram_block13a_289portbdataout;
	wire  [0:0]   wire_ram_block13a_290portbdataout;
	wire  [0:0]   wire_ram_block13a_291portbdataout;
	wire  [0:0]   wire_ram_block13a_292portbdataout;
	wire  [0:0]   wire_ram_block13a_293portbdataout;
	wire  [0:0]   wire_ram_block13a_294portbdataout;
	wire  [0:0]   wire_ram_block13a_295portbdataout;
	wire  [0:0]   wire_ram_block13a_296portbdataout;
	wire  [0:0]   wire_ram_block13a_297portbdataout;
	wire  [0:0]   wire_ram_block13a_298portbdataout;
	wire  [0:0]   wire_ram_block13a_299portbdataout;
	wire  [0:0]   wire_ram_block13a_300portbdataout;
	wire  [0:0]   wire_ram_block13a_301portbdataout;
	wire  [0:0]   wire_ram_block13a_302portbdataout;
	wire  [0:0]   wire_ram_block13a_303portbdataout;
	wire  [0:0]   wire_ram_block13a_304portbdataout;
	wire  [0:0]   wire_ram_block13a_305portbdataout;
	wire  [0:0]   wire_ram_block13a_306portbdataout;
	wire  [0:0]   wire_ram_block13a_307portbdataout;
	wire  [0:0]   wire_ram_block13a_308portbdataout;
	wire  [0:0]   wire_ram_block13a_309portbdataout;
	wire  [0:0]   wire_ram_block13a_310portbdataout;
	wire  [0:0]   wire_ram_block13a_311portbdataout;
	wire  [0:0]   wire_ram_block13a_312portbdataout;
	wire  [0:0]   wire_ram_block13a_313portbdataout;
	wire  [0:0]   wire_ram_block13a_314portbdataout;
	wire  [0:0]   wire_ram_block13a_315portbdataout;
	wire  [0:0]   wire_ram_block13a_316portbdataout;
	wire  [0:0]   wire_ram_block13a_317portbdataout;
	wire  [0:0]   wire_ram_block13a_318portbdataout;
	wire  [0:0]   wire_ram_block13a_319portbdataout;
	wire  [0:0]   wire_ram_block13a_320portbdataout;
	wire  [0:0]   wire_ram_block13a_321portbdataout;
	wire  [0:0]   wire_ram_block13a_322portbdataout;
	wire  [0:0]   wire_ram_block13a_323portbdataout;
	wire  [0:0]   wire_ram_block13a_324portbdataout;
	wire  [0:0]   wire_ram_block13a_325portbdataout;
	wire  [0:0]   wire_ram_block13a_326portbdataout;
	wire  [0:0]   wire_ram_block13a_327portbdataout;
	wire  [0:0]   wire_ram_block13a_328portbdataout;
	wire  [0:0]   wire_ram_block13a_329portbdataout;
	wire  [0:0]   wire_ram_block13a_330portbdataout;
	wire  [0:0]   wire_ram_block13a_331portbdataout;
	wire  [0:0]   wire_ram_block13a_332portbdataout;
	wire  [0:0]   wire_ram_block13a_333portbdataout;
	wire  [0:0]   wire_ram_block13a_334portbdataout;
	wire  [0:0]   wire_ram_block13a_335portbdataout;
	wire  [0:0]   wire_ram_block13a_336portbdataout;
	wire  [0:0]   wire_ram_block13a_337portbdataout;
	wire  [0:0]   wire_ram_block13a_338portbdataout;
	wire  [0:0]   wire_ram_block13a_339portbdataout;
	wire  [0:0]   wire_ram_block13a_340portbdataout;
	wire  [0:0]   wire_ram_block13a_341portbdataout;
	wire  [0:0]   wire_ram_block13a_342portbdataout;
	wire  [0:0]   wire_ram_block13a_343portbdataout;
	wire  [0:0]   wire_ram_block13a_344portbdataout;
	wire  [0:0]   wire_ram_block13a_345portbdataout;
	wire  [0:0]   wire_ram_block13a_346portbdataout;
	wire  [0:0]   wire_ram_block13a_347portbdataout;
	wire  [0:0]   wire_ram_block13a_348portbdataout;
	wire  [0:0]   wire_ram_block13a_349portbdataout;
	wire  [0:0]   wire_ram_block13a_350portbdataout;
	wire  [0:0]   wire_ram_block13a_351portbdataout;
	wire  [0:0]   wire_ram_block13a_352portbdataout;
	wire  [0:0]   wire_ram_block13a_353portbdataout;
	wire  [0:0]   wire_ram_block13a_354portbdataout;
	wire  [0:0]   wire_ram_block13a_355portbdataout;
	wire  [0:0]   wire_ram_block13a_356portbdataout;
	wire  [0:0]   wire_ram_block13a_357portbdataout;
	wire  [0:0]   wire_ram_block13a_358portbdataout;
	wire  [0:0]   wire_ram_block13a_359portbdataout;
	wire  [0:0]   wire_ram_block13a_360portbdataout;
	wire  [0:0]   wire_ram_block13a_361portbdataout;
	wire  [0:0]   wire_ram_block13a_362portbdataout;
	wire  [0:0]   wire_ram_block13a_363portbdataout;
	wire  [0:0]   wire_ram_block13a_364portbdataout;
	wire  [0:0]   wire_ram_block13a_365portbdataout;
	wire  [0:0]   wire_ram_block13a_366portbdataout;
	wire  [0:0]   wire_ram_block13a_367portbdataout;
	wire  [0:0]   wire_ram_block13a_368portbdataout;
	wire  [0:0]   wire_ram_block13a_369portbdataout;
	wire  [0:0]   wire_ram_block13a_370portbdataout;
	wire  [0:0]   wire_ram_block13a_371portbdataout;
	wire  [0:0]   wire_ram_block13a_372portbdataout;
	wire  [0:0]   wire_ram_block13a_373portbdataout;
	wire  [0:0]   wire_ram_block13a_374portbdataout;
	wire  [0:0]   wire_ram_block13a_375portbdataout;
	wire  [0:0]   wire_ram_block13a_376portbdataout;
	wire  [0:0]   wire_ram_block13a_377portbdataout;
	wire  [0:0]   wire_ram_block13a_378portbdataout;
	wire  [0:0]   wire_ram_block13a_379portbdataout;
	wire  [0:0]   wire_ram_block13a_380portbdataout;
	wire  [0:0]   wire_ram_block13a_381portbdataout;
	wire  [0:0]   wire_ram_block13a_382portbdataout;
	wire  [0:0]   wire_ram_block13a_383portbdataout;
	wire  [0:0]   wire_ram_block13a_384portbdataout;
	wire  [0:0]   wire_ram_block13a_385portbdataout;
	wire  [0:0]   wire_ram_block13a_386portbdataout;
	wire  [0:0]   wire_ram_block13a_387portbdataout;
	wire  [0:0]   wire_ram_block13a_388portbdataout;
	wire  [0:0]   wire_ram_block13a_389portbdataout;
	wire  [0:0]   wire_ram_block13a_390portbdataout;
	wire  [0:0]   wire_ram_block13a_391portbdataout;
	wire  [0:0]   wire_ram_block13a_392portbdataout;
	wire  [0:0]   wire_ram_block13a_393portbdataout;
	wire  [0:0]   wire_ram_block13a_394portbdataout;
	wire  [0:0]   wire_ram_block13a_395portbdataout;
	wire  [0:0]   wire_ram_block13a_396portbdataout;
	wire  [0:0]   wire_ram_block13a_397portbdataout;
	wire  [0:0]   wire_ram_block13a_398portbdataout;
	wire  [0:0]   wire_ram_block13a_399portbdataout;
	wire  [0:0]   wire_ram_block13a_400portbdataout;
	wire  [0:0]   wire_ram_block13a_401portbdataout;
	wire  [0:0]   wire_ram_block13a_402portbdataout;
	wire  [0:0]   wire_ram_block13a_403portbdataout;
	wire  [0:0]   wire_ram_block13a_404portbdataout;
	wire  [0:0]   wire_ram_block13a_405portbdataout;
	wire  [0:0]   wire_ram_block13a_406portbdataout;
	wire  [0:0]   wire_ram_block13a_407portbdataout;
	wire  [0:0]   wire_ram_block13a_408portbdataout;
	wire  [0:0]   wire_ram_block13a_409portbdataout;
	wire  [0:0]   wire_ram_block13a_410portbdataout;
	wire  [0:0]   wire_ram_block13a_411portbdataout;
	wire  [0:0]   wire_ram_block13a_412portbdataout;
	wire  [0:0]   wire_ram_block13a_413portbdataout;
	wire  [0:0]   wire_ram_block13a_414portbdataout;
	wire  [0:0]   wire_ram_block13a_415portbdataout;
	wire  [0:0]   wire_ram_block13a_416portbdataout;
	wire  [0:0]   wire_ram_block13a_417portbdataout;
	wire  [0:0]   wire_ram_block13a_418portbdataout;
	wire  [0:0]   wire_ram_block13a_419portbdataout;
	wire  [0:0]   wire_ram_block13a_420portbdataout;
	wire  [0:0]   wire_ram_block13a_421portbdataout;
	wire  [0:0]   wire_ram_block13a_422portbdataout;
	wire  [0:0]   wire_ram_block13a_423portbdataout;
	wire  [0:0]   wire_ram_block13a_424portbdataout;
	wire  [0:0]   wire_ram_block13a_425portbdataout;
	wire  [0:0]   wire_ram_block13a_426portbdataout;
	wire  [0:0]   wire_ram_block13a_427portbdataout;
	wire  [0:0]   wire_ram_block13a_428portbdataout;
	wire  [0:0]   wire_ram_block13a_429portbdataout;
	wire  [0:0]   wire_ram_block13a_430portbdataout;
	wire  [0:0]   wire_ram_block13a_431portbdataout;
	wire  [0:0]   wire_ram_block13a_432portbdataout;
	wire  [0:0]   wire_ram_block13a_433portbdataout;
	wire  [0:0]   wire_ram_block13a_434portbdataout;
	wire  [0:0]   wire_ram_block13a_435portbdataout;
	wire  [0:0]   wire_ram_block13a_436portbdataout;
	wire  [0:0]   wire_ram_block13a_437portbdataout;
	wire  [0:0]   wire_ram_block13a_438portbdataout;
	wire  [0:0]   wire_ram_block13a_439portbdataout;
	wire  [0:0]   wire_ram_block13a_440portbdataout;
	wire  [0:0]   wire_ram_block13a_441portbdataout;
	wire  [0:0]   wire_ram_block13a_442portbdataout;
	wire  [0:0]   wire_ram_block13a_443portbdataout;
	wire  [0:0]   wire_ram_block13a_444portbdataout;
	wire  [0:0]   wire_ram_block13a_445portbdataout;
	wire  [0:0]   wire_ram_block13a_446portbdataout;
	wire  [0:0]   wire_ram_block13a_447portbdataout;
	wire  [0:0]   wire_ram_block13a_448portbdataout;
	wire  [0:0]   wire_ram_block13a_449portbdataout;
	wire  [0:0]   wire_ram_block13a_450portbdataout;
	wire  [0:0]   wire_ram_block13a_451portbdataout;
	wire  [0:0]   wire_ram_block13a_452portbdataout;
	wire  [0:0]   wire_ram_block13a_453portbdataout;
	wire  [0:0]   wire_ram_block13a_454portbdataout;
	wire  [0:0]   wire_ram_block13a_455portbdataout;
	wire  [0:0]   wire_ram_block13a_456portbdataout;
	wire  [0:0]   wire_ram_block13a_457portbdataout;
	wire  [0:0]   wire_ram_block13a_458portbdataout;
	wire  [0:0]   wire_ram_block13a_459portbdataout;
	wire  [0:0]   wire_ram_block13a_460portbdataout;
	wire  [0:0]   wire_ram_block13a_461portbdataout;
	wire  [0:0]   wire_ram_block13a_462portbdataout;
	wire  [0:0]   wire_ram_block13a_463portbdataout;
	wire  [0:0]   wire_ram_block13a_464portbdataout;
	wire  [0:0]   wire_ram_block13a_465portbdataout;
	wire  [0:0]   wire_ram_block13a_466portbdataout;
	wire  [0:0]   wire_ram_block13a_467portbdataout;
	wire  [0:0]   wire_ram_block13a_468portbdataout;
	wire  [0:0]   wire_ram_block13a_469portbdataout;
	wire  [0:0]   wire_ram_block13a_470portbdataout;
	wire  [0:0]   wire_ram_block13a_471portbdataout;
	wire  [0:0]   wire_ram_block13a_472portbdataout;
	wire  [0:0]   wire_ram_block13a_473portbdataout;
	wire  [0:0]   wire_ram_block13a_474portbdataout;
	wire  [0:0]   wire_ram_block13a_475portbdataout;
	wire  [0:0]   wire_ram_block13a_476portbdataout;
	wire  [0:0]   wire_ram_block13a_477portbdataout;
	wire  [0:0]   wire_ram_block13a_478portbdataout;
	wire  [0:0]   wire_ram_block13a_479portbdataout;
	wire  [0:0]   wire_ram_block13a_480portbdataout;
	wire  [0:0]   wire_ram_block13a_481portbdataout;
	wire  [0:0]   wire_ram_block13a_482portbdataout;
	wire  [0:0]   wire_ram_block13a_483portbdataout;
	wire  [0:0]   wire_ram_block13a_484portbdataout;
	wire  [0:0]   wire_ram_block13a_485portbdataout;
	wire  [0:0]   wire_ram_block13a_486portbdataout;
	wire  [0:0]   wire_ram_block13a_487portbdataout;
	wire  [0:0]   wire_ram_block13a_488portbdataout;
	wire  [0:0]   wire_ram_block13a_489portbdataout;
	wire  [0:0]   wire_ram_block13a_490portbdataout;
	wire  [0:0]   wire_ram_block13a_491portbdataout;
	wire  [0:0]   wire_ram_block13a_492portbdataout;
	wire  [0:0]   wire_ram_block13a_493portbdataout;
	wire  [0:0]   wire_ram_block13a_494portbdataout;
	wire  [0:0]   wire_ram_block13a_495portbdataout;
	wire  [0:0]   wire_ram_block13a_496portbdataout;
	wire  [0:0]   wire_ram_block13a_497portbdataout;
	wire  [0:0]   wire_ram_block13a_498portbdataout;
	wire  [0:0]   wire_ram_block13a_499portbdataout;
	wire  [0:0]   wire_ram_block13a_500portbdataout;
	wire  [0:0]   wire_ram_block13a_501portbdataout;
	wire  [0:0]   wire_ram_block13a_502portbdataout;
	wire  [0:0]   wire_ram_block13a_503portbdataout;
	wire  [0:0]   wire_ram_block13a_504portbdataout;
	wire  [0:0]   wire_ram_block13a_505portbdataout;
	wire  [0:0]   wire_ram_block13a_506portbdataout;
	wire  [0:0]   wire_ram_block13a_507portbdataout;
	wire  [0:0]   wire_ram_block13a_508portbdataout;
	wire  [0:0]   wire_ram_block13a_509portbdataout;
	wire  [0:0]   wire_ram_block13a_510portbdataout;
	wire  [0:0]   wire_ram_block13a_511portbdataout;
	wire  [15:0]  address_a_wire;
	wire  [4:0]  address_b_sel;
	wire  [17:0]  address_b_wire;
	wire  [4:0]  w_addr_val_a353w;
	wire  [4:0]  wren_decode_addr_sel_a;

	// synopsys translate_off
	initial
		addr_store_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		if (addressstall_b == 1'b0)   addr_store_b <= address_b_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= ((address_b_sel & {5{(~ addressstall_b)}}) | ({5{addressstall_b}} & addr_store_b));
	// synopsys translate_off
	initial
		out_address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		if (clocken1 == 1'b1)   out_address_reg_b <= address_reg_b;
	fifo_decode   decode14
	( 
	.data(address_a_wire[15:11]),
	.enable(wren_a),
	.eq(wire_decode14_eq));
	fifo_decode   wren_decode_a
	( 
	.data(w_addr_val_a353w),
	.enable(wren_a),
	.eq(wire_wren_decode_a_eq));
	fifo_mux   mux15
	( 
	.data({wire_ram_block13a_511portbdataout[0], wire_ram_block13a_510portbdataout[0], wire_ram_block13a_509portbdataout[0], wire_ram_block13a_508portbdataout[0], wire_ram_block13a_507portbdataout[0], wire_ram_block13a_506portbdataout[0], wire_ram_block13a_505portbdataout[0], wire_ram_block13a_504portbdataout[0], wire_ram_block13a_503portbdataout[0], wire_ram_block13a_502portbdataout[0], wire_ram_block13a_501portbdataout[0], wire_ram_block13a_500portbdataout[0], wire_ram_block13a_499portbdataout[0], wire_ram_block13a_498portbdataout[0], wire_ram_block13a_497portbdataout[0], wire_ram_block13a_496portbdataout[0], wire_ram_block13a_495portbdataout[0], wire_ram_block13a_494portbdataout[0], wire_ram_block13a_493portbdataout[0], wire_ram_block13a_492portbdataout[0], wire_ram_block13a_491portbdataout[0], wire_ram_block13a_490portbdataout[0], wire_ram_block13a_489portbdataout[0], wire_ram_block13a_488portbdataout[0], wire_ram_block13a_487portbdataout[0], wire_ram_block13a_486portbdataout[0], wire_ram_block13a_485portbdataout[0], wire_ram_block13a_484portbdataout[0], wire_ram_block13a_483portbdataout[0], wire_ram_block13a_482portbdataout[0], wire_ram_block13a_481portbdataout[0], wire_ram_block13a_480portbdataout[0], wire_ram_block13a_479portbdataout[0], wire_ram_block13a_478portbdataout[0], wire_ram_block13a_477portbdataout[0], wire_ram_block13a_476portbdataout[0], wire_ram_block13a_475portbdataout[0], wire_ram_block13a_474portbdataout[0], wire_ram_block13a_473portbdataout[0], wire_ram_block13a_472portbdataout[0], wire_ram_block13a_471portbdataout[0], wire_ram_block13a_470portbdataout[0], wire_ram_block13a_469portbdataout[0], wire_ram_block13a_468portbdataout[0], wire_ram_block13a_467portbdataout[0], wire_ram_block13a_466portbdataout[0], wire_ram_block13a_465portbdataout[0], wire_ram_block13a_464portbdataout[0], wire_ram_block13a_463portbdataout[0], wire_ram_block13a_462portbdataout[0], wire_ram_block13a_461portbdataout[0], wire_ram_block13a_460portbdataout[0], wire_ram_block13a_459portbdataout[0], wire_ram_block13a_458portbdataout[0]
, wire_ram_block13a_457portbdataout[0], wire_ram_block13a_456portbdataout[0], wire_ram_block13a_455portbdataout[0], wire_ram_block13a_454portbdataout[0], wire_ram_block13a_453portbdataout[0], wire_ram_block13a_452portbdataout[0], wire_ram_block13a_451portbdataout[0], wire_ram_block13a_450portbdataout[0], wire_ram_block13a_449portbdataout[0], wire_ram_block13a_448portbdataout[0], wire_ram_block13a_447portbdataout[0], wire_ram_block13a_446portbdataout[0], wire_ram_block13a_445portbdataout[0], wire_ram_block13a_444portbdataout[0], wire_ram_block13a_443portbdataout[0], wire_ram_block13a_442portbdataout[0], wire_ram_block13a_441portbdataout[0], wire_ram_block13a_440portbdataout[0], wire_ram_block13a_439portbdataout[0], wire_ram_block13a_438portbdataout[0], wire_ram_block13a_437portbdataout[0], wire_ram_block13a_436portbdataout[0], wire_ram_block13a_435portbdataout[0], wire_ram_block13a_434portbdataout[0], wire_ram_block13a_433portbdataout[0], wire_ram_block13a_432portbdataout[0], wire_ram_block13a_431portbdataout[0], wire_ram_block13a_430portbdataout[0], wire_ram_block13a_429portbdataout[0], wire_ram_block13a_428portbdataout[0], wire_ram_block13a_427portbdataout[0], wire_ram_block13a_426portbdataout[0], wire_ram_block13a_425portbdataout[0], wire_ram_block13a_424portbdataout[0], wire_ram_block13a_423portbdataout[0], wire_ram_block13a_422portbdataout[0], wire_ram_block13a_421portbdataout[0], wire_ram_block13a_420portbdataout[0], wire_ram_block13a_419portbdataout[0], wire_ram_block13a_418portbdataout[0], wire_ram_block13a_417portbdataout[0], wire_ram_block13a_416portbdataout[0], wire_ram_block13a_415portbdataout[0], wire_ram_block13a_414portbdataout[0], wire_ram_block13a_413portbdataout[0], wire_ram_block13a_412portbdataout[0], wire_ram_block13a_411portbdataout[0], wire_ram_block13a_410portbdataout[0], wire_ram_block13a_409portbdataout[0], wire_ram_block13a_408portbdataout[0], wire_ram_block13a_407portbdataout[0], wire_ram_block13a_406portbdataout[0], wire_ram_block13a_405portbdataout[0], wire_ram_block13a_404portbdataout[0]
, wire_ram_block13a_403portbdataout[0], wire_ram_block13a_402portbdataout[0], wire_ram_block13a_401portbdataout[0], wire_ram_block13a_400portbdataout[0], wire_ram_block13a_399portbdataout[0], wire_ram_block13a_398portbdataout[0], wire_ram_block13a_397portbdataout[0], wire_ram_block13a_396portbdataout[0], wire_ram_block13a_395portbdataout[0], wire_ram_block13a_394portbdataout[0], wire_ram_block13a_393portbdataout[0], wire_ram_block13a_392portbdataout[0], wire_ram_block13a_391portbdataout[0], wire_ram_block13a_390portbdataout[0], wire_ram_block13a_389portbdataout[0], wire_ram_block13a_388portbdataout[0], wire_ram_block13a_387portbdataout[0], wire_ram_block13a_386portbdataout[0], wire_ram_block13a_385portbdataout[0], wire_ram_block13a_384portbdataout[0], wire_ram_block13a_383portbdataout[0], wire_ram_block13a_382portbdataout[0], wire_ram_block13a_381portbdataout[0], wire_ram_block13a_380portbdataout[0], wire_ram_block13a_379portbdataout[0], wire_ram_block13a_378portbdataout[0], wire_ram_block13a_377portbdataout[0], wire_ram_block13a_376portbdataout[0], wire_ram_block13a_375portbdataout[0], wire_ram_block13a_374portbdataout[0], wire_ram_block13a_373portbdataout[0], wire_ram_block13a_372portbdataout[0], wire_ram_block13a_371portbdataout[0], wire_ram_block13a_370portbdataout[0], wire_ram_block13a_369portbdataout[0], wire_ram_block13a_368portbdataout[0], wire_ram_block13a_367portbdataout[0], wire_ram_block13a_366portbdataout[0], wire_ram_block13a_365portbdataout[0], wire_ram_block13a_364portbdataout[0], wire_ram_block13a_363portbdataout[0], wire_ram_block13a_362portbdataout[0], wire_ram_block13a_361portbdataout[0], wire_ram_block13a_360portbdataout[0], wire_ram_block13a_359portbdataout[0], wire_ram_block13a_358portbdataout[0], wire_ram_block13a_357portbdataout[0], wire_ram_block13a_356portbdataout[0], wire_ram_block13a_355portbdataout[0], wire_ram_block13a_354portbdataout[0], wire_ram_block13a_353portbdataout[0], wire_ram_block13a_352portbdataout[0], wire_ram_block13a_351portbdataout[0], wire_ram_block13a_350portbdataout[0]
, wire_ram_block13a_349portbdataout[0], wire_ram_block13a_348portbdataout[0], wire_ram_block13a_347portbdataout[0], wire_ram_block13a_346portbdataout[0], wire_ram_block13a_345portbdataout[0], wire_ram_block13a_344portbdataout[0], wire_ram_block13a_343portbdataout[0], wire_ram_block13a_342portbdataout[0], wire_ram_block13a_341portbdataout[0], wire_ram_block13a_340portbdataout[0], wire_ram_block13a_339portbdataout[0], wire_ram_block13a_338portbdataout[0], wire_ram_block13a_337portbdataout[0], wire_ram_block13a_336portbdataout[0], wire_ram_block13a_335portbdataout[0], wire_ram_block13a_334portbdataout[0], wire_ram_block13a_333portbdataout[0], wire_ram_block13a_332portbdataout[0], wire_ram_block13a_331portbdataout[0], wire_ram_block13a_330portbdataout[0], wire_ram_block13a_329portbdataout[0], wire_ram_block13a_328portbdataout[0], wire_ram_block13a_327portbdataout[0], wire_ram_block13a_326portbdataout[0], wire_ram_block13a_325portbdataout[0], wire_ram_block13a_324portbdataout[0], wire_ram_block13a_323portbdataout[0], wire_ram_block13a_322portbdataout[0], wire_ram_block13a_321portbdataout[0], wire_ram_block13a_320portbdataout[0], wire_ram_block13a_319portbdataout[0], wire_ram_block13a_318portbdataout[0], wire_ram_block13a_317portbdataout[0], wire_ram_block13a_316portbdataout[0], wire_ram_block13a_315portbdataout[0], wire_ram_block13a_314portbdataout[0], wire_ram_block13a_313portbdataout[0], wire_ram_block13a_312portbdataout[0], wire_ram_block13a_311portbdataout[0], wire_ram_block13a_310portbdataout[0], wire_ram_block13a_309portbdataout[0], wire_ram_block13a_308portbdataout[0], wire_ram_block13a_307portbdataout[0], wire_ram_block13a_306portbdataout[0], wire_ram_block13a_305portbdataout[0], wire_ram_block13a_304portbdataout[0], wire_ram_block13a_303portbdataout[0], wire_ram_block13a_302portbdataout[0], wire_ram_block13a_301portbdataout[0], wire_ram_block13a_300portbdataout[0], wire_ram_block13a_299portbdataout[0], wire_ram_block13a_298portbdataout[0], wire_ram_block13a_297portbdataout[0], wire_ram_block13a_296portbdataout[0]
, wire_ram_block13a_295portbdataout[0], wire_ram_block13a_294portbdataout[0], wire_ram_block13a_293portbdataout[0], wire_ram_block13a_292portbdataout[0], wire_ram_block13a_291portbdataout[0], wire_ram_block13a_290portbdataout[0], wire_ram_block13a_289portbdataout[0], wire_ram_block13a_288portbdataout[0], wire_ram_block13a_287portbdataout[0], wire_ram_block13a_286portbdataout[0], wire_ram_block13a_285portbdataout[0], wire_ram_block13a_284portbdataout[0], wire_ram_block13a_283portbdataout[0], wire_ram_block13a_282portbdataout[0], wire_ram_block13a_281portbdataout[0], wire_ram_block13a_280portbdataout[0], wire_ram_block13a_279portbdataout[0], wire_ram_block13a_278portbdataout[0], wire_ram_block13a_277portbdataout[0], wire_ram_block13a_276portbdataout[0], wire_ram_block13a_275portbdataout[0], wire_ram_block13a_274portbdataout[0], wire_ram_block13a_273portbdataout[0], wire_ram_block13a_272portbdataout[0], wire_ram_block13a_271portbdataout[0], wire_ram_block13a_270portbdataout[0], wire_ram_block13a_269portbdataout[0], wire_ram_block13a_268portbdataout[0], wire_ram_block13a_267portbdataout[0], wire_ram_block13a_266portbdataout[0], wire_ram_block13a_265portbdataout[0], wire_ram_block13a_264portbdataout[0], wire_ram_block13a_263portbdataout[0], wire_ram_block13a_262portbdataout[0], wire_ram_block13a_261portbdataout[0], wire_ram_block13a_260portbdataout[0], wire_ram_block13a_259portbdataout[0], wire_ram_block13a_258portbdataout[0], wire_ram_block13a_257portbdataout[0], wire_ram_block13a_256portbdataout[0], wire_ram_block13a_255portbdataout[0], wire_ram_block13a_254portbdataout[0], wire_ram_block13a_253portbdataout[0], wire_ram_block13a_252portbdataout[0], wire_ram_block13a_251portbdataout[0], wire_ram_block13a_250portbdataout[0], wire_ram_block13a_249portbdataout[0], wire_ram_block13a_248portbdataout[0], wire_ram_block13a_247portbdataout[0], wire_ram_block13a_246portbdataout[0], wire_ram_block13a_245portbdataout[0], wire_ram_block13a_244portbdataout[0], wire_ram_block13a_243portbdataout[0], wire_ram_block13a_242portbdataout[0]
, wire_ram_block13a_241portbdataout[0], wire_ram_block13a_240portbdataout[0], wire_ram_block13a_239portbdataout[0], wire_ram_block13a_238portbdataout[0], wire_ram_block13a_237portbdataout[0], wire_ram_block13a_236portbdataout[0], wire_ram_block13a_235portbdataout[0], wire_ram_block13a_234portbdataout[0], wire_ram_block13a_233portbdataout[0], wire_ram_block13a_232portbdataout[0], wire_ram_block13a_231portbdataout[0], wire_ram_block13a_230portbdataout[0], wire_ram_block13a_229portbdataout[0], wire_ram_block13a_228portbdataout[0], wire_ram_block13a_227portbdataout[0], wire_ram_block13a_226portbdataout[0], wire_ram_block13a_225portbdataout[0], wire_ram_block13a_224portbdataout[0], wire_ram_block13a_223portbdataout[0], wire_ram_block13a_222portbdataout[0], wire_ram_block13a_221portbdataout[0], wire_ram_block13a_220portbdataout[0], wire_ram_block13a_219portbdataout[0], wire_ram_block13a_218portbdataout[0], wire_ram_block13a_217portbdataout[0], wire_ram_block13a_216portbdataout[0], wire_ram_block13a_215portbdataout[0], wire_ram_block13a_214portbdataout[0], wire_ram_block13a_213portbdataout[0], wire_ram_block13a_212portbdataout[0], wire_ram_block13a_211portbdataout[0], wire_ram_block13a_210portbdataout[0], wire_ram_block13a_209portbdataout[0], wire_ram_block13a_208portbdataout[0], wire_ram_block13a_207portbdataout[0], wire_ram_block13a_206portbdataout[0], wire_ram_block13a_205portbdataout[0], wire_ram_block13a_204portbdataout[0], wire_ram_block13a_203portbdataout[0], wire_ram_block13a_202portbdataout[0], wire_ram_block13a_201portbdataout[0], wire_ram_block13a_200portbdataout[0], wire_ram_block13a_199portbdataout[0], wire_ram_block13a_198portbdataout[0], wire_ram_block13a_197portbdataout[0], wire_ram_block13a_196portbdataout[0], wire_ram_block13a_195portbdataout[0], wire_ram_block13a_194portbdataout[0], wire_ram_block13a_193portbdataout[0], wire_ram_block13a_192portbdataout[0], wire_ram_block13a_191portbdataout[0], wire_ram_block13a_190portbdataout[0], wire_ram_block13a_189portbdataout[0], wire_ram_block13a_188portbdataout[0]
, wire_ram_block13a_187portbdataout[0], wire_ram_block13a_186portbdataout[0], wire_ram_block13a_185portbdataout[0], wire_ram_block13a_184portbdataout[0], wire_ram_block13a_183portbdataout[0], wire_ram_block13a_182portbdataout[0], wire_ram_block13a_181portbdataout[0], wire_ram_block13a_180portbdataout[0], wire_ram_block13a_179portbdataout[0], wire_ram_block13a_178portbdataout[0], wire_ram_block13a_177portbdataout[0], wire_ram_block13a_176portbdataout[0], wire_ram_block13a_175portbdataout[0], wire_ram_block13a_174portbdataout[0], wire_ram_block13a_173portbdataout[0], wire_ram_block13a_172portbdataout[0], wire_ram_block13a_171portbdataout[0], wire_ram_block13a_170portbdataout[0], wire_ram_block13a_169portbdataout[0], wire_ram_block13a_168portbdataout[0], wire_ram_block13a_167portbdataout[0], wire_ram_block13a_166portbdataout[0], wire_ram_block13a_165portbdataout[0], wire_ram_block13a_164portbdataout[0], wire_ram_block13a_163portbdataout[0], wire_ram_block13a_162portbdataout[0], wire_ram_block13a_161portbdataout[0], wire_ram_block13a_160portbdataout[0], wire_ram_block13a_159portbdataout[0], wire_ram_block13a_158portbdataout[0], wire_ram_block13a_157portbdataout[0], wire_ram_block13a_156portbdataout[0], wire_ram_block13a_155portbdataout[0], wire_ram_block13a_154portbdataout[0], wire_ram_block13a_153portbdataout[0], wire_ram_block13a_152portbdataout[0], wire_ram_block13a_151portbdataout[0], wire_ram_block13a_150portbdataout[0], wire_ram_block13a_149portbdataout[0], wire_ram_block13a_148portbdataout[0], wire_ram_block13a_147portbdataout[0], wire_ram_block13a_146portbdataout[0], wire_ram_block13a_145portbdataout[0], wire_ram_block13a_144portbdataout[0], wire_ram_block13a_143portbdataout[0], wire_ram_block13a_142portbdataout[0], wire_ram_block13a_141portbdataout[0], wire_ram_block13a_140portbdataout[0], wire_ram_block13a_139portbdataout[0], wire_ram_block13a_138portbdataout[0], wire_ram_block13a_137portbdataout[0], wire_ram_block13a_136portbdataout[0], wire_ram_block13a_135portbdataout[0], wire_ram_block13a_134portbdataout[0]
, wire_ram_block13a_133portbdataout[0], wire_ram_block13a_132portbdataout[0], wire_ram_block13a_131portbdataout[0], wire_ram_block13a_130portbdataout[0], wire_ram_block13a_129portbdataout[0], wire_ram_block13a_128portbdataout[0], wire_ram_block13a_127portbdataout[0], wire_ram_block13a_126portbdataout[0], wire_ram_block13a_125portbdataout[0], wire_ram_block13a_124portbdataout[0], wire_ram_block13a_123portbdataout[0], wire_ram_block13a_122portbdataout[0], wire_ram_block13a_121portbdataout[0], wire_ram_block13a_120portbdataout[0], wire_ram_block13a_119portbdataout[0], wire_ram_block13a_118portbdataout[0], wire_ram_block13a_117portbdataout[0], wire_ram_block13a_116portbdataout[0], wire_ram_block13a_115portbdataout[0], wire_ram_block13a_114portbdataout[0], wire_ram_block13a_113portbdataout[0], wire_ram_block13a_112portbdataout[0], wire_ram_block13a_111portbdataout[0], wire_ram_block13a_110portbdataout[0], wire_ram_block13a_109portbdataout[0], wire_ram_block13a_108portbdataout[0], wire_ram_block13a_107portbdataout[0], wire_ram_block13a_106portbdataout[0], wire_ram_block13a_105portbdataout[0], wire_ram_block13a_104portbdataout[0], wire_ram_block13a_103portbdataout[0], wire_ram_block13a_102portbdataout[0], wire_ram_block13a_101portbdataout[0], wire_ram_block13a_100portbdataout[0], wire_ram_block13a_99portbdataout[0], wire_ram_block13a_98portbdataout[0], wire_ram_block13a_97portbdataout[0], wire_ram_block13a_96portbdataout[0], wire_ram_block13a_95portbdataout[0], wire_ram_block13a_94portbdataout[0], wire_ram_block13a_93portbdataout[0], wire_ram_block13a_92portbdataout[0], wire_ram_block13a_91portbdataout[0], wire_ram_block13a_90portbdataout[0], wire_ram_block13a_89portbdataout[0], wire_ram_block13a_88portbdataout[0], wire_ram_block13a_87portbdataout[0], wire_ram_block13a_86portbdataout[0], wire_ram_block13a_85portbdataout[0], wire_ram_block13a_84portbdataout[0], wire_ram_block13a_83portbdataout[0], wire_ram_block13a_82portbdataout[0], wire_ram_block13a_81portbdataout[0], wire_ram_block13a_80portbdataout[0], wire_ram_block13a_79portbdataout[0]
, wire_ram_block13a_78portbdataout[0], wire_ram_block13a_77portbdataout[0], wire_ram_block13a_76portbdataout[0], wire_ram_block13a_75portbdataout[0], wire_ram_block13a_74portbdataout[0], wire_ram_block13a_73portbdataout[0], wire_ram_block13a_72portbdataout[0], wire_ram_block13a_71portbdataout[0], wire_ram_block13a_70portbdataout[0], wire_ram_block13a_69portbdataout[0], wire_ram_block13a_68portbdataout[0], wire_ram_block13a_67portbdataout[0], wire_ram_block13a_66portbdataout[0], wire_ram_block13a_65portbdataout[0], wire_ram_block13a_64portbdataout[0], wire_ram_block13a_63portbdataout[0], wire_ram_block13a_62portbdataout[0], wire_ram_block13a_61portbdataout[0], wire_ram_block13a_60portbdataout[0], wire_ram_block13a_59portbdataout[0], wire_ram_block13a_58portbdataout[0], wire_ram_block13a_57portbdataout[0], wire_ram_block13a_56portbdataout[0], wire_ram_block13a_55portbdataout[0], wire_ram_block13a_54portbdataout[0], wire_ram_block13a_53portbdataout[0], wire_ram_block13a_52portbdataout[0], wire_ram_block13a_51portbdataout[0], wire_ram_block13a_50portbdataout[0], wire_ram_block13a_49portbdataout[0], wire_ram_block13a_48portbdataout[0], wire_ram_block13a_47portbdataout[0], wire_ram_block13a_46portbdataout[0], wire_ram_block13a_45portbdataout[0], wire_ram_block13a_44portbdataout[0], wire_ram_block13a_43portbdataout[0], wire_ram_block13a_42portbdataout[0], wire_ram_block13a_41portbdataout[0], wire_ram_block13a_40portbdataout[0], wire_ram_block13a_39portbdataout[0], wire_ram_block13a_38portbdataout[0], wire_ram_block13a_37portbdataout[0], wire_ram_block13a_36portbdataout[0], wire_ram_block13a_35portbdataout[0], wire_ram_block13a_34portbdataout[0], wire_ram_block13a_33portbdataout[0], wire_ram_block13a_32portbdataout[0], wire_ram_block13a_31portbdataout[0], wire_ram_block13a_30portbdataout[0], wire_ram_block13a_29portbdataout[0], wire_ram_block13a_28portbdataout[0], wire_ram_block13a_27portbdataout[0], wire_ram_block13a_26portbdataout[0], wire_ram_block13a_25portbdataout[0], wire_ram_block13a_24portbdataout[0], wire_ram_block13a_23portbdataout[0]
, wire_ram_block13a_22portbdataout[0], wire_ram_block13a_21portbdataout[0], wire_ram_block13a_20portbdataout[0], wire_ram_block13a_19portbdataout[0], wire_ram_block13a_18portbdataout[0], wire_ram_block13a_17portbdataout[0], wire_ram_block13a_16portbdataout[0], wire_ram_block13a_15portbdataout[0], wire_ram_block13a_14portbdataout[0], wire_ram_block13a_13portbdataout[0], wire_ram_block13a_12portbdataout[0], wire_ram_block13a_11portbdataout[0], wire_ram_block13a_10portbdataout[0], wire_ram_block13a_9portbdataout[0], wire_ram_block13a_8portbdataout[0], wire_ram_block13a_7portbdataout[0], wire_ram_block13a_6portbdataout[0], wire_ram_block13a_5portbdataout[0], wire_ram_block13a_4portbdataout[0], wire_ram_block13a_3portbdataout[0], wire_ram_block13a_2portbdataout[0], wire_ram_block13a_1portbdataout[0], wire_ram_block13a_0portbdataout[0]}),
	.result(wire_mux15_result),
	.sel(out_address_reg_b));
	cycloneiv_ram_block   ram_block13a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_0portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_0.clk0_core_clock_enable = "ena0",
		ram_block13a_0.clk0_input_clock_enable = "none",
		ram_block13a_0.clk1_core_clock_enable = "none",
		ram_block13a_0.clk1_input_clock_enable = "none",
		ram_block13a_0.clk1_output_clock_enable = "ena1",
		ram_block13a_0.connectivity_checking = "OFF",
		ram_block13a_0.data_interleave_offset_in_bits = 16,
		ram_block13a_0.data_interleave_width_in_bits = 1,
		ram_block13a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_0.operation_mode = "dual_port",
		ram_block13a_0.port_a_address_width = 11,
		ram_block13a_0.port_a_data_width = 4,
		ram_block13a_0.port_a_first_address = 0,
		ram_block13a_0.port_a_first_bit_number = 0,
		ram_block13a_0.port_a_last_address = 2047,
		ram_block13a_0.port_a_logical_ram_depth = 65536,
		ram_block13a_0.port_a_logical_ram_width = 64,
		ram_block13a_0.port_b_address_clear = "none",
		ram_block13a_0.port_b_address_clock = "clock1",
		ram_block13a_0.port_b_address_width = 13,
		ram_block13a_0.port_b_data_out_clear = "none",
		ram_block13a_0.port_b_data_out_clock = "clock1",
		ram_block13a_0.port_b_data_width = 1,
		ram_block13a_0.port_b_first_address = 0,
		ram_block13a_0.port_b_first_bit_number = 0,
		ram_block13a_0.port_b_last_address = 8191,
		ram_block13a_0.port_b_logical_ram_depth = 262144,
		ram_block13a_0.port_b_logical_ram_width = 16,
		ram_block13a_0.port_b_read_enable_clock = "clock1",
		ram_block13a_0.ram_block_type = "AUTO",
		ram_block13a_0.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_1portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_1.clk0_core_clock_enable = "ena0",
		ram_block13a_1.clk0_input_clock_enable = "none",
		ram_block13a_1.clk1_core_clock_enable = "none",
		ram_block13a_1.clk1_input_clock_enable = "none",
		ram_block13a_1.clk1_output_clock_enable = "ena1",
		ram_block13a_1.connectivity_checking = "OFF",
		ram_block13a_1.data_interleave_offset_in_bits = 16,
		ram_block13a_1.data_interleave_width_in_bits = 1,
		ram_block13a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_1.operation_mode = "dual_port",
		ram_block13a_1.port_a_address_width = 11,
		ram_block13a_1.port_a_data_width = 4,
		ram_block13a_1.port_a_first_address = 0,
		ram_block13a_1.port_a_first_bit_number = 1,
		ram_block13a_1.port_a_last_address = 2047,
		ram_block13a_1.port_a_logical_ram_depth = 65536,
		ram_block13a_1.port_a_logical_ram_width = 64,
		ram_block13a_1.port_b_address_clear = "none",
		ram_block13a_1.port_b_address_clock = "clock1",
		ram_block13a_1.port_b_address_width = 13,
		ram_block13a_1.port_b_data_out_clear = "none",
		ram_block13a_1.port_b_data_out_clock = "clock1",
		ram_block13a_1.port_b_data_width = 1,
		ram_block13a_1.port_b_first_address = 0,
		ram_block13a_1.port_b_first_bit_number = 1,
		ram_block13a_1.port_b_last_address = 8191,
		ram_block13a_1.port_b_logical_ram_depth = 262144,
		ram_block13a_1.port_b_logical_ram_width = 16,
		ram_block13a_1.port_b_read_enable_clock = "clock1",
		ram_block13a_1.ram_block_type = "AUTO",
		ram_block13a_1.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_2portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_2.clk0_core_clock_enable = "ena0",
		ram_block13a_2.clk0_input_clock_enable = "none",
		ram_block13a_2.clk1_core_clock_enable = "none",
		ram_block13a_2.clk1_input_clock_enable = "none",
		ram_block13a_2.clk1_output_clock_enable = "ena1",
		ram_block13a_2.connectivity_checking = "OFF",
		ram_block13a_2.data_interleave_offset_in_bits = 16,
		ram_block13a_2.data_interleave_width_in_bits = 1,
		ram_block13a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_2.operation_mode = "dual_port",
		ram_block13a_2.port_a_address_width = 11,
		ram_block13a_2.port_a_data_width = 4,
		ram_block13a_2.port_a_first_address = 0,
		ram_block13a_2.port_a_first_bit_number = 2,
		ram_block13a_2.port_a_last_address = 2047,
		ram_block13a_2.port_a_logical_ram_depth = 65536,
		ram_block13a_2.port_a_logical_ram_width = 64,
		ram_block13a_2.port_b_address_clear = "none",
		ram_block13a_2.port_b_address_clock = "clock1",
		ram_block13a_2.port_b_address_width = 13,
		ram_block13a_2.port_b_data_out_clear = "none",
		ram_block13a_2.port_b_data_out_clock = "clock1",
		ram_block13a_2.port_b_data_width = 1,
		ram_block13a_2.port_b_first_address = 0,
		ram_block13a_2.port_b_first_bit_number = 2,
		ram_block13a_2.port_b_last_address = 8191,
		ram_block13a_2.port_b_logical_ram_depth = 262144,
		ram_block13a_2.port_b_logical_ram_width = 16,
		ram_block13a_2.port_b_read_enable_clock = "clock1",
		ram_block13a_2.ram_block_type = "AUTO",
		ram_block13a_2.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_3portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_3.clk0_core_clock_enable = "ena0",
		ram_block13a_3.clk0_input_clock_enable = "none",
		ram_block13a_3.clk1_core_clock_enable = "none",
		ram_block13a_3.clk1_input_clock_enable = "none",
		ram_block13a_3.clk1_output_clock_enable = "ena1",
		ram_block13a_3.connectivity_checking = "OFF",
		ram_block13a_3.data_interleave_offset_in_bits = 16,
		ram_block13a_3.data_interleave_width_in_bits = 1,
		ram_block13a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_3.operation_mode = "dual_port",
		ram_block13a_3.port_a_address_width = 11,
		ram_block13a_3.port_a_data_width = 4,
		ram_block13a_3.port_a_first_address = 0,
		ram_block13a_3.port_a_first_bit_number = 3,
		ram_block13a_3.port_a_last_address = 2047,
		ram_block13a_3.port_a_logical_ram_depth = 65536,
		ram_block13a_3.port_a_logical_ram_width = 64,
		ram_block13a_3.port_b_address_clear = "none",
		ram_block13a_3.port_b_address_clock = "clock1",
		ram_block13a_3.port_b_address_width = 13,
		ram_block13a_3.port_b_data_out_clear = "none",
		ram_block13a_3.port_b_data_out_clock = "clock1",
		ram_block13a_3.port_b_data_width = 1,
		ram_block13a_3.port_b_first_address = 0,
		ram_block13a_3.port_b_first_bit_number = 3,
		ram_block13a_3.port_b_last_address = 8191,
		ram_block13a_3.port_b_logical_ram_depth = 262144,
		ram_block13a_3.port_b_logical_ram_width = 16,
		ram_block13a_3.port_b_read_enable_clock = "clock1",
		ram_block13a_3.ram_block_type = "AUTO",
		ram_block13a_3.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_4portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_4.clk0_core_clock_enable = "ena0",
		ram_block13a_4.clk0_input_clock_enable = "none",
		ram_block13a_4.clk1_core_clock_enable = "none",
		ram_block13a_4.clk1_input_clock_enable = "none",
		ram_block13a_4.clk1_output_clock_enable = "ena1",
		ram_block13a_4.connectivity_checking = "OFF",
		ram_block13a_4.data_interleave_offset_in_bits = 16,
		ram_block13a_4.data_interleave_width_in_bits = 1,
		ram_block13a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_4.operation_mode = "dual_port",
		ram_block13a_4.port_a_address_width = 11,
		ram_block13a_4.port_a_data_width = 4,
		ram_block13a_4.port_a_first_address = 0,
		ram_block13a_4.port_a_first_bit_number = 4,
		ram_block13a_4.port_a_last_address = 2047,
		ram_block13a_4.port_a_logical_ram_depth = 65536,
		ram_block13a_4.port_a_logical_ram_width = 64,
		ram_block13a_4.port_b_address_clear = "none",
		ram_block13a_4.port_b_address_clock = "clock1",
		ram_block13a_4.port_b_address_width = 13,
		ram_block13a_4.port_b_data_out_clear = "none",
		ram_block13a_4.port_b_data_out_clock = "clock1",
		ram_block13a_4.port_b_data_width = 1,
		ram_block13a_4.port_b_first_address = 0,
		ram_block13a_4.port_b_first_bit_number = 4,
		ram_block13a_4.port_b_last_address = 8191,
		ram_block13a_4.port_b_logical_ram_depth = 262144,
		ram_block13a_4.port_b_logical_ram_width = 16,
		ram_block13a_4.port_b_read_enable_clock = "clock1",
		ram_block13a_4.ram_block_type = "AUTO",
		ram_block13a_4.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_5portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_5.clk0_core_clock_enable = "ena0",
		ram_block13a_5.clk0_input_clock_enable = "none",
		ram_block13a_5.clk1_core_clock_enable = "none",
		ram_block13a_5.clk1_input_clock_enable = "none",
		ram_block13a_5.clk1_output_clock_enable = "ena1",
		ram_block13a_5.connectivity_checking = "OFF",
		ram_block13a_5.data_interleave_offset_in_bits = 16,
		ram_block13a_5.data_interleave_width_in_bits = 1,
		ram_block13a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_5.operation_mode = "dual_port",
		ram_block13a_5.port_a_address_width = 11,
		ram_block13a_5.port_a_data_width = 4,
		ram_block13a_5.port_a_first_address = 0,
		ram_block13a_5.port_a_first_bit_number = 5,
		ram_block13a_5.port_a_last_address = 2047,
		ram_block13a_5.port_a_logical_ram_depth = 65536,
		ram_block13a_5.port_a_logical_ram_width = 64,
		ram_block13a_5.port_b_address_clear = "none",
		ram_block13a_5.port_b_address_clock = "clock1",
		ram_block13a_5.port_b_address_width = 13,
		ram_block13a_5.port_b_data_out_clear = "none",
		ram_block13a_5.port_b_data_out_clock = "clock1",
		ram_block13a_5.port_b_data_width = 1,
		ram_block13a_5.port_b_first_address = 0,
		ram_block13a_5.port_b_first_bit_number = 5,
		ram_block13a_5.port_b_last_address = 8191,
		ram_block13a_5.port_b_logical_ram_depth = 262144,
		ram_block13a_5.port_b_logical_ram_width = 16,
		ram_block13a_5.port_b_read_enable_clock = "clock1",
		ram_block13a_5.ram_block_type = "AUTO",
		ram_block13a_5.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_6portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_6.clk0_core_clock_enable = "ena0",
		ram_block13a_6.clk0_input_clock_enable = "none",
		ram_block13a_6.clk1_core_clock_enable = "none",
		ram_block13a_6.clk1_input_clock_enable = "none",
		ram_block13a_6.clk1_output_clock_enable = "ena1",
		ram_block13a_6.connectivity_checking = "OFF",
		ram_block13a_6.data_interleave_offset_in_bits = 16,
		ram_block13a_6.data_interleave_width_in_bits = 1,
		ram_block13a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_6.operation_mode = "dual_port",
		ram_block13a_6.port_a_address_width = 11,
		ram_block13a_6.port_a_data_width = 4,
		ram_block13a_6.port_a_first_address = 0,
		ram_block13a_6.port_a_first_bit_number = 6,
		ram_block13a_6.port_a_last_address = 2047,
		ram_block13a_6.port_a_logical_ram_depth = 65536,
		ram_block13a_6.port_a_logical_ram_width = 64,
		ram_block13a_6.port_b_address_clear = "none",
		ram_block13a_6.port_b_address_clock = "clock1",
		ram_block13a_6.port_b_address_width = 13,
		ram_block13a_6.port_b_data_out_clear = "none",
		ram_block13a_6.port_b_data_out_clock = "clock1",
		ram_block13a_6.port_b_data_width = 1,
		ram_block13a_6.port_b_first_address = 0,
		ram_block13a_6.port_b_first_bit_number = 6,
		ram_block13a_6.port_b_last_address = 8191,
		ram_block13a_6.port_b_logical_ram_depth = 262144,
		ram_block13a_6.port_b_logical_ram_width = 16,
		ram_block13a_6.port_b_read_enable_clock = "clock1",
		ram_block13a_6.ram_block_type = "AUTO",
		ram_block13a_6.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_7portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_7.clk0_core_clock_enable = "ena0",
		ram_block13a_7.clk0_input_clock_enable = "none",
		ram_block13a_7.clk1_core_clock_enable = "none",
		ram_block13a_7.clk1_input_clock_enable = "none",
		ram_block13a_7.clk1_output_clock_enable = "ena1",
		ram_block13a_7.connectivity_checking = "OFF",
		ram_block13a_7.data_interleave_offset_in_bits = 16,
		ram_block13a_7.data_interleave_width_in_bits = 1,
		ram_block13a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_7.operation_mode = "dual_port",
		ram_block13a_7.port_a_address_width = 11,
		ram_block13a_7.port_a_data_width = 4,
		ram_block13a_7.port_a_first_address = 0,
		ram_block13a_7.port_a_first_bit_number = 7,
		ram_block13a_7.port_a_last_address = 2047,
		ram_block13a_7.port_a_logical_ram_depth = 65536,
		ram_block13a_7.port_a_logical_ram_width = 64,
		ram_block13a_7.port_b_address_clear = "none",
		ram_block13a_7.port_b_address_clock = "clock1",
		ram_block13a_7.port_b_address_width = 13,
		ram_block13a_7.port_b_data_out_clear = "none",
		ram_block13a_7.port_b_data_out_clock = "clock1",
		ram_block13a_7.port_b_data_width = 1,
		ram_block13a_7.port_b_first_address = 0,
		ram_block13a_7.port_b_first_bit_number = 7,
		ram_block13a_7.port_b_last_address = 8191,
		ram_block13a_7.port_b_logical_ram_depth = 262144,
		ram_block13a_7.port_b_logical_ram_width = 16,
		ram_block13a_7.port_b_read_enable_clock = "clock1",
		ram_block13a_7.ram_block_type = "AUTO",
		ram_block13a_7.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_8portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_8.clk0_core_clock_enable = "ena0",
		ram_block13a_8.clk0_input_clock_enable = "none",
		ram_block13a_8.clk1_core_clock_enable = "none",
		ram_block13a_8.clk1_input_clock_enable = "none",
		ram_block13a_8.clk1_output_clock_enable = "ena1",
		ram_block13a_8.connectivity_checking = "OFF",
		ram_block13a_8.data_interleave_offset_in_bits = 16,
		ram_block13a_8.data_interleave_width_in_bits = 1,
		ram_block13a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_8.operation_mode = "dual_port",
		ram_block13a_8.port_a_address_width = 11,
		ram_block13a_8.port_a_data_width = 4,
		ram_block13a_8.port_a_first_address = 0,
		ram_block13a_8.port_a_first_bit_number = 8,
		ram_block13a_8.port_a_last_address = 2047,
		ram_block13a_8.port_a_logical_ram_depth = 65536,
		ram_block13a_8.port_a_logical_ram_width = 64,
		ram_block13a_8.port_b_address_clear = "none",
		ram_block13a_8.port_b_address_clock = "clock1",
		ram_block13a_8.port_b_address_width = 13,
		ram_block13a_8.port_b_data_out_clear = "none",
		ram_block13a_8.port_b_data_out_clock = "clock1",
		ram_block13a_8.port_b_data_width = 1,
		ram_block13a_8.port_b_first_address = 0,
		ram_block13a_8.port_b_first_bit_number = 8,
		ram_block13a_8.port_b_last_address = 8191,
		ram_block13a_8.port_b_logical_ram_depth = 262144,
		ram_block13a_8.port_b_logical_ram_width = 16,
		ram_block13a_8.port_b_read_enable_clock = "clock1",
		ram_block13a_8.ram_block_type = "AUTO",
		ram_block13a_8.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_9portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_9.clk0_core_clock_enable = "ena0",
		ram_block13a_9.clk0_input_clock_enable = "none",
		ram_block13a_9.clk1_core_clock_enable = "none",
		ram_block13a_9.clk1_input_clock_enable = "none",
		ram_block13a_9.clk1_output_clock_enable = "ena1",
		ram_block13a_9.connectivity_checking = "OFF",
		ram_block13a_9.data_interleave_offset_in_bits = 16,
		ram_block13a_9.data_interleave_width_in_bits = 1,
		ram_block13a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_9.operation_mode = "dual_port",
		ram_block13a_9.port_a_address_width = 11,
		ram_block13a_9.port_a_data_width = 4,
		ram_block13a_9.port_a_first_address = 0,
		ram_block13a_9.port_a_first_bit_number = 9,
		ram_block13a_9.port_a_last_address = 2047,
		ram_block13a_9.port_a_logical_ram_depth = 65536,
		ram_block13a_9.port_a_logical_ram_width = 64,
		ram_block13a_9.port_b_address_clear = "none",
		ram_block13a_9.port_b_address_clock = "clock1",
		ram_block13a_9.port_b_address_width = 13,
		ram_block13a_9.port_b_data_out_clear = "none",
		ram_block13a_9.port_b_data_out_clock = "clock1",
		ram_block13a_9.port_b_data_width = 1,
		ram_block13a_9.port_b_first_address = 0,
		ram_block13a_9.port_b_first_bit_number = 9,
		ram_block13a_9.port_b_last_address = 8191,
		ram_block13a_9.port_b_logical_ram_depth = 262144,
		ram_block13a_9.port_b_logical_ram_width = 16,
		ram_block13a_9.port_b_read_enable_clock = "clock1",
		ram_block13a_9.ram_block_type = "AUTO",
		ram_block13a_9.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_10portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_10.clk0_core_clock_enable = "ena0",
		ram_block13a_10.clk0_input_clock_enable = "none",
		ram_block13a_10.clk1_core_clock_enable = "none",
		ram_block13a_10.clk1_input_clock_enable = "none",
		ram_block13a_10.clk1_output_clock_enable = "ena1",
		ram_block13a_10.connectivity_checking = "OFF",
		ram_block13a_10.data_interleave_offset_in_bits = 16,
		ram_block13a_10.data_interleave_width_in_bits = 1,
		ram_block13a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_10.operation_mode = "dual_port",
		ram_block13a_10.port_a_address_width = 11,
		ram_block13a_10.port_a_data_width = 4,
		ram_block13a_10.port_a_first_address = 0,
		ram_block13a_10.port_a_first_bit_number = 10,
		ram_block13a_10.port_a_last_address = 2047,
		ram_block13a_10.port_a_logical_ram_depth = 65536,
		ram_block13a_10.port_a_logical_ram_width = 64,
		ram_block13a_10.port_b_address_clear = "none",
		ram_block13a_10.port_b_address_clock = "clock1",
		ram_block13a_10.port_b_address_width = 13,
		ram_block13a_10.port_b_data_out_clear = "none",
		ram_block13a_10.port_b_data_out_clock = "clock1",
		ram_block13a_10.port_b_data_width = 1,
		ram_block13a_10.port_b_first_address = 0,
		ram_block13a_10.port_b_first_bit_number = 10,
		ram_block13a_10.port_b_last_address = 8191,
		ram_block13a_10.port_b_logical_ram_depth = 262144,
		ram_block13a_10.port_b_logical_ram_width = 16,
		ram_block13a_10.port_b_read_enable_clock = "clock1",
		ram_block13a_10.ram_block_type = "AUTO",
		ram_block13a_10.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_11portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_11.clk0_core_clock_enable = "ena0",
		ram_block13a_11.clk0_input_clock_enable = "none",
		ram_block13a_11.clk1_core_clock_enable = "none",
		ram_block13a_11.clk1_input_clock_enable = "none",
		ram_block13a_11.clk1_output_clock_enable = "ena1",
		ram_block13a_11.connectivity_checking = "OFF",
		ram_block13a_11.data_interleave_offset_in_bits = 16,
		ram_block13a_11.data_interleave_width_in_bits = 1,
		ram_block13a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_11.operation_mode = "dual_port",
		ram_block13a_11.port_a_address_width = 11,
		ram_block13a_11.port_a_data_width = 4,
		ram_block13a_11.port_a_first_address = 0,
		ram_block13a_11.port_a_first_bit_number = 11,
		ram_block13a_11.port_a_last_address = 2047,
		ram_block13a_11.port_a_logical_ram_depth = 65536,
		ram_block13a_11.port_a_logical_ram_width = 64,
		ram_block13a_11.port_b_address_clear = "none",
		ram_block13a_11.port_b_address_clock = "clock1",
		ram_block13a_11.port_b_address_width = 13,
		ram_block13a_11.port_b_data_out_clear = "none",
		ram_block13a_11.port_b_data_out_clock = "clock1",
		ram_block13a_11.port_b_data_width = 1,
		ram_block13a_11.port_b_first_address = 0,
		ram_block13a_11.port_b_first_bit_number = 11,
		ram_block13a_11.port_b_last_address = 8191,
		ram_block13a_11.port_b_logical_ram_depth = 262144,
		ram_block13a_11.port_b_logical_ram_width = 16,
		ram_block13a_11.port_b_read_enable_clock = "clock1",
		ram_block13a_11.ram_block_type = "AUTO",
		ram_block13a_11.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_12portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_12.clk0_core_clock_enable = "ena0",
		ram_block13a_12.clk0_input_clock_enable = "none",
		ram_block13a_12.clk1_core_clock_enable = "none",
		ram_block13a_12.clk1_input_clock_enable = "none",
		ram_block13a_12.clk1_output_clock_enable = "ena1",
		ram_block13a_12.connectivity_checking = "OFF",
		ram_block13a_12.data_interleave_offset_in_bits = 16,
		ram_block13a_12.data_interleave_width_in_bits = 1,
		ram_block13a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_12.operation_mode = "dual_port",
		ram_block13a_12.port_a_address_width = 11,
		ram_block13a_12.port_a_data_width = 4,
		ram_block13a_12.port_a_first_address = 0,
		ram_block13a_12.port_a_first_bit_number = 12,
		ram_block13a_12.port_a_last_address = 2047,
		ram_block13a_12.port_a_logical_ram_depth = 65536,
		ram_block13a_12.port_a_logical_ram_width = 64,
		ram_block13a_12.port_b_address_clear = "none",
		ram_block13a_12.port_b_address_clock = "clock1",
		ram_block13a_12.port_b_address_width = 13,
		ram_block13a_12.port_b_data_out_clear = "none",
		ram_block13a_12.port_b_data_out_clock = "clock1",
		ram_block13a_12.port_b_data_width = 1,
		ram_block13a_12.port_b_first_address = 0,
		ram_block13a_12.port_b_first_bit_number = 12,
		ram_block13a_12.port_b_last_address = 8191,
		ram_block13a_12.port_b_logical_ram_depth = 262144,
		ram_block13a_12.port_b_logical_ram_width = 16,
		ram_block13a_12.port_b_read_enable_clock = "clock1",
		ram_block13a_12.ram_block_type = "AUTO",
		ram_block13a_12.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_13portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_13.clk0_core_clock_enable = "ena0",
		ram_block13a_13.clk0_input_clock_enable = "none",
		ram_block13a_13.clk1_core_clock_enable = "none",
		ram_block13a_13.clk1_input_clock_enable = "none",
		ram_block13a_13.clk1_output_clock_enable = "ena1",
		ram_block13a_13.connectivity_checking = "OFF",
		ram_block13a_13.data_interleave_offset_in_bits = 16,
		ram_block13a_13.data_interleave_width_in_bits = 1,
		ram_block13a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_13.operation_mode = "dual_port",
		ram_block13a_13.port_a_address_width = 11,
		ram_block13a_13.port_a_data_width = 4,
		ram_block13a_13.port_a_first_address = 0,
		ram_block13a_13.port_a_first_bit_number = 13,
		ram_block13a_13.port_a_last_address = 2047,
		ram_block13a_13.port_a_logical_ram_depth = 65536,
		ram_block13a_13.port_a_logical_ram_width = 64,
		ram_block13a_13.port_b_address_clear = "none",
		ram_block13a_13.port_b_address_clock = "clock1",
		ram_block13a_13.port_b_address_width = 13,
		ram_block13a_13.port_b_data_out_clear = "none",
		ram_block13a_13.port_b_data_out_clock = "clock1",
		ram_block13a_13.port_b_data_width = 1,
		ram_block13a_13.port_b_first_address = 0,
		ram_block13a_13.port_b_first_bit_number = 13,
		ram_block13a_13.port_b_last_address = 8191,
		ram_block13a_13.port_b_logical_ram_depth = 262144,
		ram_block13a_13.port_b_logical_ram_width = 16,
		ram_block13a_13.port_b_read_enable_clock = "clock1",
		ram_block13a_13.ram_block_type = "AUTO",
		ram_block13a_13.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_14portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_14.clk0_core_clock_enable = "ena0",
		ram_block13a_14.clk0_input_clock_enable = "none",
		ram_block13a_14.clk1_core_clock_enable = "none",
		ram_block13a_14.clk1_input_clock_enable = "none",
		ram_block13a_14.clk1_output_clock_enable = "ena1",
		ram_block13a_14.connectivity_checking = "OFF",
		ram_block13a_14.data_interleave_offset_in_bits = 16,
		ram_block13a_14.data_interleave_width_in_bits = 1,
		ram_block13a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_14.operation_mode = "dual_port",
		ram_block13a_14.port_a_address_width = 11,
		ram_block13a_14.port_a_data_width = 4,
		ram_block13a_14.port_a_first_address = 0,
		ram_block13a_14.port_a_first_bit_number = 14,
		ram_block13a_14.port_a_last_address = 2047,
		ram_block13a_14.port_a_logical_ram_depth = 65536,
		ram_block13a_14.port_a_logical_ram_width = 64,
		ram_block13a_14.port_b_address_clear = "none",
		ram_block13a_14.port_b_address_clock = "clock1",
		ram_block13a_14.port_b_address_width = 13,
		ram_block13a_14.port_b_data_out_clear = "none",
		ram_block13a_14.port_b_data_out_clock = "clock1",
		ram_block13a_14.port_b_data_width = 1,
		ram_block13a_14.port_b_first_address = 0,
		ram_block13a_14.port_b_first_bit_number = 14,
		ram_block13a_14.port_b_last_address = 8191,
		ram_block13a_14.port_b_logical_ram_depth = 262144,
		ram_block13a_14.port_b_logical_ram_width = 16,
		ram_block13a_14.port_b_read_enable_clock = "clock1",
		ram_block13a_14.ram_block_type = "AUTO",
		ram_block13a_14.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_15portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_15.clk0_core_clock_enable = "ena0",
		ram_block13a_15.clk0_input_clock_enable = "none",
		ram_block13a_15.clk1_core_clock_enable = "none",
		ram_block13a_15.clk1_input_clock_enable = "none",
		ram_block13a_15.clk1_output_clock_enable = "ena1",
		ram_block13a_15.connectivity_checking = "OFF",
		ram_block13a_15.data_interleave_offset_in_bits = 16,
		ram_block13a_15.data_interleave_width_in_bits = 1,
		ram_block13a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_15.operation_mode = "dual_port",
		ram_block13a_15.port_a_address_width = 11,
		ram_block13a_15.port_a_data_width = 4,
		ram_block13a_15.port_a_first_address = 0,
		ram_block13a_15.port_a_first_bit_number = 15,
		ram_block13a_15.port_a_last_address = 2047,
		ram_block13a_15.port_a_logical_ram_depth = 65536,
		ram_block13a_15.port_a_logical_ram_width = 64,
		ram_block13a_15.port_b_address_clear = "none",
		ram_block13a_15.port_b_address_clock = "clock1",
		ram_block13a_15.port_b_address_width = 13,
		ram_block13a_15.port_b_data_out_clear = "none",
		ram_block13a_15.port_b_data_out_clock = "clock1",
		ram_block13a_15.port_b_data_width = 1,
		ram_block13a_15.port_b_first_address = 0,
		ram_block13a_15.port_b_first_bit_number = 15,
		ram_block13a_15.port_b_last_address = 8191,
		ram_block13a_15.port_b_logical_ram_depth = 262144,
		ram_block13a_15.port_b_logical_ram_width = 16,
		ram_block13a_15.port_b_read_enable_clock = "clock1",
		ram_block13a_15.ram_block_type = "AUTO",
		ram_block13a_15.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_16portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_16.clk0_core_clock_enable = "ena0",
		ram_block13a_16.clk0_input_clock_enable = "none",
		ram_block13a_16.clk1_core_clock_enable = "none",
		ram_block13a_16.clk1_input_clock_enable = "none",
		ram_block13a_16.clk1_output_clock_enable = "ena1",
		ram_block13a_16.connectivity_checking = "OFF",
		ram_block13a_16.data_interleave_offset_in_bits = 16,
		ram_block13a_16.data_interleave_width_in_bits = 1,
		ram_block13a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_16.operation_mode = "dual_port",
		ram_block13a_16.port_a_address_width = 11,
		ram_block13a_16.port_a_data_width = 4,
		ram_block13a_16.port_a_first_address = 2048,
		ram_block13a_16.port_a_first_bit_number = 0,
		ram_block13a_16.port_a_last_address = 4095,
		ram_block13a_16.port_a_logical_ram_depth = 65536,
		ram_block13a_16.port_a_logical_ram_width = 64,
		ram_block13a_16.port_b_address_clear = "none",
		ram_block13a_16.port_b_address_clock = "clock1",
		ram_block13a_16.port_b_address_width = 13,
		ram_block13a_16.port_b_data_out_clear = "none",
		ram_block13a_16.port_b_data_out_clock = "clock1",
		ram_block13a_16.port_b_data_width = 1,
		ram_block13a_16.port_b_first_address = 8192,
		ram_block13a_16.port_b_first_bit_number = 0,
		ram_block13a_16.port_b_last_address = 16383,
		ram_block13a_16.port_b_logical_ram_depth = 262144,
		ram_block13a_16.port_b_logical_ram_width = 16,
		ram_block13a_16.port_b_read_enable_clock = "clock1",
		ram_block13a_16.ram_block_type = "AUTO",
		ram_block13a_16.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_17portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_17.clk0_core_clock_enable = "ena0",
		ram_block13a_17.clk0_input_clock_enable = "none",
		ram_block13a_17.clk1_core_clock_enable = "none",
		ram_block13a_17.clk1_input_clock_enable = "none",
		ram_block13a_17.clk1_output_clock_enable = "ena1",
		ram_block13a_17.connectivity_checking = "OFF",
		ram_block13a_17.data_interleave_offset_in_bits = 16,
		ram_block13a_17.data_interleave_width_in_bits = 1,
		ram_block13a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_17.operation_mode = "dual_port",
		ram_block13a_17.port_a_address_width = 11,
		ram_block13a_17.port_a_data_width = 4,
		ram_block13a_17.port_a_first_address = 2048,
		ram_block13a_17.port_a_first_bit_number = 1,
		ram_block13a_17.port_a_last_address = 4095,
		ram_block13a_17.port_a_logical_ram_depth = 65536,
		ram_block13a_17.port_a_logical_ram_width = 64,
		ram_block13a_17.port_b_address_clear = "none",
		ram_block13a_17.port_b_address_clock = "clock1",
		ram_block13a_17.port_b_address_width = 13,
		ram_block13a_17.port_b_data_out_clear = "none",
		ram_block13a_17.port_b_data_out_clock = "clock1",
		ram_block13a_17.port_b_data_width = 1,
		ram_block13a_17.port_b_first_address = 8192,
		ram_block13a_17.port_b_first_bit_number = 1,
		ram_block13a_17.port_b_last_address = 16383,
		ram_block13a_17.port_b_logical_ram_depth = 262144,
		ram_block13a_17.port_b_logical_ram_width = 16,
		ram_block13a_17.port_b_read_enable_clock = "clock1",
		ram_block13a_17.ram_block_type = "AUTO",
		ram_block13a_17.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_18portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_18.clk0_core_clock_enable = "ena0",
		ram_block13a_18.clk0_input_clock_enable = "none",
		ram_block13a_18.clk1_core_clock_enable = "none",
		ram_block13a_18.clk1_input_clock_enable = "none",
		ram_block13a_18.clk1_output_clock_enable = "ena1",
		ram_block13a_18.connectivity_checking = "OFF",
		ram_block13a_18.data_interleave_offset_in_bits = 16,
		ram_block13a_18.data_interleave_width_in_bits = 1,
		ram_block13a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_18.operation_mode = "dual_port",
		ram_block13a_18.port_a_address_width = 11,
		ram_block13a_18.port_a_data_width = 4,
		ram_block13a_18.port_a_first_address = 2048,
		ram_block13a_18.port_a_first_bit_number = 2,
		ram_block13a_18.port_a_last_address = 4095,
		ram_block13a_18.port_a_logical_ram_depth = 65536,
		ram_block13a_18.port_a_logical_ram_width = 64,
		ram_block13a_18.port_b_address_clear = "none",
		ram_block13a_18.port_b_address_clock = "clock1",
		ram_block13a_18.port_b_address_width = 13,
		ram_block13a_18.port_b_data_out_clear = "none",
		ram_block13a_18.port_b_data_out_clock = "clock1",
		ram_block13a_18.port_b_data_width = 1,
		ram_block13a_18.port_b_first_address = 8192,
		ram_block13a_18.port_b_first_bit_number = 2,
		ram_block13a_18.port_b_last_address = 16383,
		ram_block13a_18.port_b_logical_ram_depth = 262144,
		ram_block13a_18.port_b_logical_ram_width = 16,
		ram_block13a_18.port_b_read_enable_clock = "clock1",
		ram_block13a_18.ram_block_type = "AUTO",
		ram_block13a_18.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_19portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_19.clk0_core_clock_enable = "ena0",
		ram_block13a_19.clk0_input_clock_enable = "none",
		ram_block13a_19.clk1_core_clock_enable = "none",
		ram_block13a_19.clk1_input_clock_enable = "none",
		ram_block13a_19.clk1_output_clock_enable = "ena1",
		ram_block13a_19.connectivity_checking = "OFF",
		ram_block13a_19.data_interleave_offset_in_bits = 16,
		ram_block13a_19.data_interleave_width_in_bits = 1,
		ram_block13a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_19.operation_mode = "dual_port",
		ram_block13a_19.port_a_address_width = 11,
		ram_block13a_19.port_a_data_width = 4,
		ram_block13a_19.port_a_first_address = 2048,
		ram_block13a_19.port_a_first_bit_number = 3,
		ram_block13a_19.port_a_last_address = 4095,
		ram_block13a_19.port_a_logical_ram_depth = 65536,
		ram_block13a_19.port_a_logical_ram_width = 64,
		ram_block13a_19.port_b_address_clear = "none",
		ram_block13a_19.port_b_address_clock = "clock1",
		ram_block13a_19.port_b_address_width = 13,
		ram_block13a_19.port_b_data_out_clear = "none",
		ram_block13a_19.port_b_data_out_clock = "clock1",
		ram_block13a_19.port_b_data_width = 1,
		ram_block13a_19.port_b_first_address = 8192,
		ram_block13a_19.port_b_first_bit_number = 3,
		ram_block13a_19.port_b_last_address = 16383,
		ram_block13a_19.port_b_logical_ram_depth = 262144,
		ram_block13a_19.port_b_logical_ram_width = 16,
		ram_block13a_19.port_b_read_enable_clock = "clock1",
		ram_block13a_19.ram_block_type = "AUTO",
		ram_block13a_19.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_20portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_20.clk0_core_clock_enable = "ena0",
		ram_block13a_20.clk0_input_clock_enable = "none",
		ram_block13a_20.clk1_core_clock_enable = "none",
		ram_block13a_20.clk1_input_clock_enable = "none",
		ram_block13a_20.clk1_output_clock_enable = "ena1",
		ram_block13a_20.connectivity_checking = "OFF",
		ram_block13a_20.data_interleave_offset_in_bits = 16,
		ram_block13a_20.data_interleave_width_in_bits = 1,
		ram_block13a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_20.operation_mode = "dual_port",
		ram_block13a_20.port_a_address_width = 11,
		ram_block13a_20.port_a_data_width = 4,
		ram_block13a_20.port_a_first_address = 2048,
		ram_block13a_20.port_a_first_bit_number = 4,
		ram_block13a_20.port_a_last_address = 4095,
		ram_block13a_20.port_a_logical_ram_depth = 65536,
		ram_block13a_20.port_a_logical_ram_width = 64,
		ram_block13a_20.port_b_address_clear = "none",
		ram_block13a_20.port_b_address_clock = "clock1",
		ram_block13a_20.port_b_address_width = 13,
		ram_block13a_20.port_b_data_out_clear = "none",
		ram_block13a_20.port_b_data_out_clock = "clock1",
		ram_block13a_20.port_b_data_width = 1,
		ram_block13a_20.port_b_first_address = 8192,
		ram_block13a_20.port_b_first_bit_number = 4,
		ram_block13a_20.port_b_last_address = 16383,
		ram_block13a_20.port_b_logical_ram_depth = 262144,
		ram_block13a_20.port_b_logical_ram_width = 16,
		ram_block13a_20.port_b_read_enable_clock = "clock1",
		ram_block13a_20.ram_block_type = "AUTO",
		ram_block13a_20.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_21portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_21.clk0_core_clock_enable = "ena0",
		ram_block13a_21.clk0_input_clock_enable = "none",
		ram_block13a_21.clk1_core_clock_enable = "none",
		ram_block13a_21.clk1_input_clock_enable = "none",
		ram_block13a_21.clk1_output_clock_enable = "ena1",
		ram_block13a_21.connectivity_checking = "OFF",
		ram_block13a_21.data_interleave_offset_in_bits = 16,
		ram_block13a_21.data_interleave_width_in_bits = 1,
		ram_block13a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_21.operation_mode = "dual_port",
		ram_block13a_21.port_a_address_width = 11,
		ram_block13a_21.port_a_data_width = 4,
		ram_block13a_21.port_a_first_address = 2048,
		ram_block13a_21.port_a_first_bit_number = 5,
		ram_block13a_21.port_a_last_address = 4095,
		ram_block13a_21.port_a_logical_ram_depth = 65536,
		ram_block13a_21.port_a_logical_ram_width = 64,
		ram_block13a_21.port_b_address_clear = "none",
		ram_block13a_21.port_b_address_clock = "clock1",
		ram_block13a_21.port_b_address_width = 13,
		ram_block13a_21.port_b_data_out_clear = "none",
		ram_block13a_21.port_b_data_out_clock = "clock1",
		ram_block13a_21.port_b_data_width = 1,
		ram_block13a_21.port_b_first_address = 8192,
		ram_block13a_21.port_b_first_bit_number = 5,
		ram_block13a_21.port_b_last_address = 16383,
		ram_block13a_21.port_b_logical_ram_depth = 262144,
		ram_block13a_21.port_b_logical_ram_width = 16,
		ram_block13a_21.port_b_read_enable_clock = "clock1",
		ram_block13a_21.ram_block_type = "AUTO",
		ram_block13a_21.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_22portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_22.clk0_core_clock_enable = "ena0",
		ram_block13a_22.clk0_input_clock_enable = "none",
		ram_block13a_22.clk1_core_clock_enable = "none",
		ram_block13a_22.clk1_input_clock_enable = "none",
		ram_block13a_22.clk1_output_clock_enable = "ena1",
		ram_block13a_22.connectivity_checking = "OFF",
		ram_block13a_22.data_interleave_offset_in_bits = 16,
		ram_block13a_22.data_interleave_width_in_bits = 1,
		ram_block13a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_22.operation_mode = "dual_port",
		ram_block13a_22.port_a_address_width = 11,
		ram_block13a_22.port_a_data_width = 4,
		ram_block13a_22.port_a_first_address = 2048,
		ram_block13a_22.port_a_first_bit_number = 6,
		ram_block13a_22.port_a_last_address = 4095,
		ram_block13a_22.port_a_logical_ram_depth = 65536,
		ram_block13a_22.port_a_logical_ram_width = 64,
		ram_block13a_22.port_b_address_clear = "none",
		ram_block13a_22.port_b_address_clock = "clock1",
		ram_block13a_22.port_b_address_width = 13,
		ram_block13a_22.port_b_data_out_clear = "none",
		ram_block13a_22.port_b_data_out_clock = "clock1",
		ram_block13a_22.port_b_data_width = 1,
		ram_block13a_22.port_b_first_address = 8192,
		ram_block13a_22.port_b_first_bit_number = 6,
		ram_block13a_22.port_b_last_address = 16383,
		ram_block13a_22.port_b_logical_ram_depth = 262144,
		ram_block13a_22.port_b_logical_ram_width = 16,
		ram_block13a_22.port_b_read_enable_clock = "clock1",
		ram_block13a_22.ram_block_type = "AUTO",
		ram_block13a_22.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_23portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_23.clk0_core_clock_enable = "ena0",
		ram_block13a_23.clk0_input_clock_enable = "none",
		ram_block13a_23.clk1_core_clock_enable = "none",
		ram_block13a_23.clk1_input_clock_enable = "none",
		ram_block13a_23.clk1_output_clock_enable = "ena1",
		ram_block13a_23.connectivity_checking = "OFF",
		ram_block13a_23.data_interleave_offset_in_bits = 16,
		ram_block13a_23.data_interleave_width_in_bits = 1,
		ram_block13a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_23.operation_mode = "dual_port",
		ram_block13a_23.port_a_address_width = 11,
		ram_block13a_23.port_a_data_width = 4,
		ram_block13a_23.port_a_first_address = 2048,
		ram_block13a_23.port_a_first_bit_number = 7,
		ram_block13a_23.port_a_last_address = 4095,
		ram_block13a_23.port_a_logical_ram_depth = 65536,
		ram_block13a_23.port_a_logical_ram_width = 64,
		ram_block13a_23.port_b_address_clear = "none",
		ram_block13a_23.port_b_address_clock = "clock1",
		ram_block13a_23.port_b_address_width = 13,
		ram_block13a_23.port_b_data_out_clear = "none",
		ram_block13a_23.port_b_data_out_clock = "clock1",
		ram_block13a_23.port_b_data_width = 1,
		ram_block13a_23.port_b_first_address = 8192,
		ram_block13a_23.port_b_first_bit_number = 7,
		ram_block13a_23.port_b_last_address = 16383,
		ram_block13a_23.port_b_logical_ram_depth = 262144,
		ram_block13a_23.port_b_logical_ram_width = 16,
		ram_block13a_23.port_b_read_enable_clock = "clock1",
		ram_block13a_23.ram_block_type = "AUTO",
		ram_block13a_23.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_24portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_24.clk0_core_clock_enable = "ena0",
		ram_block13a_24.clk0_input_clock_enable = "none",
		ram_block13a_24.clk1_core_clock_enable = "none",
		ram_block13a_24.clk1_input_clock_enable = "none",
		ram_block13a_24.clk1_output_clock_enable = "ena1",
		ram_block13a_24.connectivity_checking = "OFF",
		ram_block13a_24.data_interleave_offset_in_bits = 16,
		ram_block13a_24.data_interleave_width_in_bits = 1,
		ram_block13a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_24.operation_mode = "dual_port",
		ram_block13a_24.port_a_address_width = 11,
		ram_block13a_24.port_a_data_width = 4,
		ram_block13a_24.port_a_first_address = 2048,
		ram_block13a_24.port_a_first_bit_number = 8,
		ram_block13a_24.port_a_last_address = 4095,
		ram_block13a_24.port_a_logical_ram_depth = 65536,
		ram_block13a_24.port_a_logical_ram_width = 64,
		ram_block13a_24.port_b_address_clear = "none",
		ram_block13a_24.port_b_address_clock = "clock1",
		ram_block13a_24.port_b_address_width = 13,
		ram_block13a_24.port_b_data_out_clear = "none",
		ram_block13a_24.port_b_data_out_clock = "clock1",
		ram_block13a_24.port_b_data_width = 1,
		ram_block13a_24.port_b_first_address = 8192,
		ram_block13a_24.port_b_first_bit_number = 8,
		ram_block13a_24.port_b_last_address = 16383,
		ram_block13a_24.port_b_logical_ram_depth = 262144,
		ram_block13a_24.port_b_logical_ram_width = 16,
		ram_block13a_24.port_b_read_enable_clock = "clock1",
		ram_block13a_24.ram_block_type = "AUTO",
		ram_block13a_24.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_25portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_25.clk0_core_clock_enable = "ena0",
		ram_block13a_25.clk0_input_clock_enable = "none",
		ram_block13a_25.clk1_core_clock_enable = "none",
		ram_block13a_25.clk1_input_clock_enable = "none",
		ram_block13a_25.clk1_output_clock_enable = "ena1",
		ram_block13a_25.connectivity_checking = "OFF",
		ram_block13a_25.data_interleave_offset_in_bits = 16,
		ram_block13a_25.data_interleave_width_in_bits = 1,
		ram_block13a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_25.operation_mode = "dual_port",
		ram_block13a_25.port_a_address_width = 11,
		ram_block13a_25.port_a_data_width = 4,
		ram_block13a_25.port_a_first_address = 2048,
		ram_block13a_25.port_a_first_bit_number = 9,
		ram_block13a_25.port_a_last_address = 4095,
		ram_block13a_25.port_a_logical_ram_depth = 65536,
		ram_block13a_25.port_a_logical_ram_width = 64,
		ram_block13a_25.port_b_address_clear = "none",
		ram_block13a_25.port_b_address_clock = "clock1",
		ram_block13a_25.port_b_address_width = 13,
		ram_block13a_25.port_b_data_out_clear = "none",
		ram_block13a_25.port_b_data_out_clock = "clock1",
		ram_block13a_25.port_b_data_width = 1,
		ram_block13a_25.port_b_first_address = 8192,
		ram_block13a_25.port_b_first_bit_number = 9,
		ram_block13a_25.port_b_last_address = 16383,
		ram_block13a_25.port_b_logical_ram_depth = 262144,
		ram_block13a_25.port_b_logical_ram_width = 16,
		ram_block13a_25.port_b_read_enable_clock = "clock1",
		ram_block13a_25.ram_block_type = "AUTO",
		ram_block13a_25.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_26portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_26.clk0_core_clock_enable = "ena0",
		ram_block13a_26.clk0_input_clock_enable = "none",
		ram_block13a_26.clk1_core_clock_enable = "none",
		ram_block13a_26.clk1_input_clock_enable = "none",
		ram_block13a_26.clk1_output_clock_enable = "ena1",
		ram_block13a_26.connectivity_checking = "OFF",
		ram_block13a_26.data_interleave_offset_in_bits = 16,
		ram_block13a_26.data_interleave_width_in_bits = 1,
		ram_block13a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_26.operation_mode = "dual_port",
		ram_block13a_26.port_a_address_width = 11,
		ram_block13a_26.port_a_data_width = 4,
		ram_block13a_26.port_a_first_address = 2048,
		ram_block13a_26.port_a_first_bit_number = 10,
		ram_block13a_26.port_a_last_address = 4095,
		ram_block13a_26.port_a_logical_ram_depth = 65536,
		ram_block13a_26.port_a_logical_ram_width = 64,
		ram_block13a_26.port_b_address_clear = "none",
		ram_block13a_26.port_b_address_clock = "clock1",
		ram_block13a_26.port_b_address_width = 13,
		ram_block13a_26.port_b_data_out_clear = "none",
		ram_block13a_26.port_b_data_out_clock = "clock1",
		ram_block13a_26.port_b_data_width = 1,
		ram_block13a_26.port_b_first_address = 8192,
		ram_block13a_26.port_b_first_bit_number = 10,
		ram_block13a_26.port_b_last_address = 16383,
		ram_block13a_26.port_b_logical_ram_depth = 262144,
		ram_block13a_26.port_b_logical_ram_width = 16,
		ram_block13a_26.port_b_read_enable_clock = "clock1",
		ram_block13a_26.ram_block_type = "AUTO",
		ram_block13a_26.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_27portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_27.clk0_core_clock_enable = "ena0",
		ram_block13a_27.clk0_input_clock_enable = "none",
		ram_block13a_27.clk1_core_clock_enable = "none",
		ram_block13a_27.clk1_input_clock_enable = "none",
		ram_block13a_27.clk1_output_clock_enable = "ena1",
		ram_block13a_27.connectivity_checking = "OFF",
		ram_block13a_27.data_interleave_offset_in_bits = 16,
		ram_block13a_27.data_interleave_width_in_bits = 1,
		ram_block13a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_27.operation_mode = "dual_port",
		ram_block13a_27.port_a_address_width = 11,
		ram_block13a_27.port_a_data_width = 4,
		ram_block13a_27.port_a_first_address = 2048,
		ram_block13a_27.port_a_first_bit_number = 11,
		ram_block13a_27.port_a_last_address = 4095,
		ram_block13a_27.port_a_logical_ram_depth = 65536,
		ram_block13a_27.port_a_logical_ram_width = 64,
		ram_block13a_27.port_b_address_clear = "none",
		ram_block13a_27.port_b_address_clock = "clock1",
		ram_block13a_27.port_b_address_width = 13,
		ram_block13a_27.port_b_data_out_clear = "none",
		ram_block13a_27.port_b_data_out_clock = "clock1",
		ram_block13a_27.port_b_data_width = 1,
		ram_block13a_27.port_b_first_address = 8192,
		ram_block13a_27.port_b_first_bit_number = 11,
		ram_block13a_27.port_b_last_address = 16383,
		ram_block13a_27.port_b_logical_ram_depth = 262144,
		ram_block13a_27.port_b_logical_ram_width = 16,
		ram_block13a_27.port_b_read_enable_clock = "clock1",
		ram_block13a_27.ram_block_type = "AUTO",
		ram_block13a_27.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_28portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_28.clk0_core_clock_enable = "ena0",
		ram_block13a_28.clk0_input_clock_enable = "none",
		ram_block13a_28.clk1_core_clock_enable = "none",
		ram_block13a_28.clk1_input_clock_enable = "none",
		ram_block13a_28.clk1_output_clock_enable = "ena1",
		ram_block13a_28.connectivity_checking = "OFF",
		ram_block13a_28.data_interleave_offset_in_bits = 16,
		ram_block13a_28.data_interleave_width_in_bits = 1,
		ram_block13a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_28.operation_mode = "dual_port",
		ram_block13a_28.port_a_address_width = 11,
		ram_block13a_28.port_a_data_width = 4,
		ram_block13a_28.port_a_first_address = 2048,
		ram_block13a_28.port_a_first_bit_number = 12,
		ram_block13a_28.port_a_last_address = 4095,
		ram_block13a_28.port_a_logical_ram_depth = 65536,
		ram_block13a_28.port_a_logical_ram_width = 64,
		ram_block13a_28.port_b_address_clear = "none",
		ram_block13a_28.port_b_address_clock = "clock1",
		ram_block13a_28.port_b_address_width = 13,
		ram_block13a_28.port_b_data_out_clear = "none",
		ram_block13a_28.port_b_data_out_clock = "clock1",
		ram_block13a_28.port_b_data_width = 1,
		ram_block13a_28.port_b_first_address = 8192,
		ram_block13a_28.port_b_first_bit_number = 12,
		ram_block13a_28.port_b_last_address = 16383,
		ram_block13a_28.port_b_logical_ram_depth = 262144,
		ram_block13a_28.port_b_logical_ram_width = 16,
		ram_block13a_28.port_b_read_enable_clock = "clock1",
		ram_block13a_28.ram_block_type = "AUTO",
		ram_block13a_28.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_29portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_29.clk0_core_clock_enable = "ena0",
		ram_block13a_29.clk0_input_clock_enable = "none",
		ram_block13a_29.clk1_core_clock_enable = "none",
		ram_block13a_29.clk1_input_clock_enable = "none",
		ram_block13a_29.clk1_output_clock_enable = "ena1",
		ram_block13a_29.connectivity_checking = "OFF",
		ram_block13a_29.data_interleave_offset_in_bits = 16,
		ram_block13a_29.data_interleave_width_in_bits = 1,
		ram_block13a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_29.operation_mode = "dual_port",
		ram_block13a_29.port_a_address_width = 11,
		ram_block13a_29.port_a_data_width = 4,
		ram_block13a_29.port_a_first_address = 2048,
		ram_block13a_29.port_a_first_bit_number = 13,
		ram_block13a_29.port_a_last_address = 4095,
		ram_block13a_29.port_a_logical_ram_depth = 65536,
		ram_block13a_29.port_a_logical_ram_width = 64,
		ram_block13a_29.port_b_address_clear = "none",
		ram_block13a_29.port_b_address_clock = "clock1",
		ram_block13a_29.port_b_address_width = 13,
		ram_block13a_29.port_b_data_out_clear = "none",
		ram_block13a_29.port_b_data_out_clock = "clock1",
		ram_block13a_29.port_b_data_width = 1,
		ram_block13a_29.port_b_first_address = 8192,
		ram_block13a_29.port_b_first_bit_number = 13,
		ram_block13a_29.port_b_last_address = 16383,
		ram_block13a_29.port_b_logical_ram_depth = 262144,
		ram_block13a_29.port_b_logical_ram_width = 16,
		ram_block13a_29.port_b_read_enable_clock = "clock1",
		ram_block13a_29.ram_block_type = "AUTO",
		ram_block13a_29.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_30portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_30.clk0_core_clock_enable = "ena0",
		ram_block13a_30.clk0_input_clock_enable = "none",
		ram_block13a_30.clk1_core_clock_enable = "none",
		ram_block13a_30.clk1_input_clock_enable = "none",
		ram_block13a_30.clk1_output_clock_enable = "ena1",
		ram_block13a_30.connectivity_checking = "OFF",
		ram_block13a_30.data_interleave_offset_in_bits = 16,
		ram_block13a_30.data_interleave_width_in_bits = 1,
		ram_block13a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_30.operation_mode = "dual_port",
		ram_block13a_30.port_a_address_width = 11,
		ram_block13a_30.port_a_data_width = 4,
		ram_block13a_30.port_a_first_address = 2048,
		ram_block13a_30.port_a_first_bit_number = 14,
		ram_block13a_30.port_a_last_address = 4095,
		ram_block13a_30.port_a_logical_ram_depth = 65536,
		ram_block13a_30.port_a_logical_ram_width = 64,
		ram_block13a_30.port_b_address_clear = "none",
		ram_block13a_30.port_b_address_clock = "clock1",
		ram_block13a_30.port_b_address_width = 13,
		ram_block13a_30.port_b_data_out_clear = "none",
		ram_block13a_30.port_b_data_out_clock = "clock1",
		ram_block13a_30.port_b_data_width = 1,
		ram_block13a_30.port_b_first_address = 8192,
		ram_block13a_30.port_b_first_bit_number = 14,
		ram_block13a_30.port_b_last_address = 16383,
		ram_block13a_30.port_b_logical_ram_depth = 262144,
		ram_block13a_30.port_b_logical_ram_width = 16,
		ram_block13a_30.port_b_read_enable_clock = "clock1",
		ram_block13a_30.ram_block_type = "AUTO",
		ram_block13a_30.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_31portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_31.clk0_core_clock_enable = "ena0",
		ram_block13a_31.clk0_input_clock_enable = "none",
		ram_block13a_31.clk1_core_clock_enable = "none",
		ram_block13a_31.clk1_input_clock_enable = "none",
		ram_block13a_31.clk1_output_clock_enable = "ena1",
		ram_block13a_31.connectivity_checking = "OFF",
		ram_block13a_31.data_interleave_offset_in_bits = 16,
		ram_block13a_31.data_interleave_width_in_bits = 1,
		ram_block13a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_31.operation_mode = "dual_port",
		ram_block13a_31.port_a_address_width = 11,
		ram_block13a_31.port_a_data_width = 4,
		ram_block13a_31.port_a_first_address = 2048,
		ram_block13a_31.port_a_first_bit_number = 15,
		ram_block13a_31.port_a_last_address = 4095,
		ram_block13a_31.port_a_logical_ram_depth = 65536,
		ram_block13a_31.port_a_logical_ram_width = 64,
		ram_block13a_31.port_b_address_clear = "none",
		ram_block13a_31.port_b_address_clock = "clock1",
		ram_block13a_31.port_b_address_width = 13,
		ram_block13a_31.port_b_data_out_clear = "none",
		ram_block13a_31.port_b_data_out_clock = "clock1",
		ram_block13a_31.port_b_data_width = 1,
		ram_block13a_31.port_b_first_address = 8192,
		ram_block13a_31.port_b_first_bit_number = 15,
		ram_block13a_31.port_b_last_address = 16383,
		ram_block13a_31.port_b_logical_ram_depth = 262144,
		ram_block13a_31.port_b_logical_ram_width = 16,
		ram_block13a_31.port_b_read_enable_clock = "clock1",
		ram_block13a_31.ram_block_type = "AUTO",
		ram_block13a_31.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_32portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_32.clk0_core_clock_enable = "ena0",
		ram_block13a_32.clk0_input_clock_enable = "none",
		ram_block13a_32.clk1_core_clock_enable = "none",
		ram_block13a_32.clk1_input_clock_enable = "none",
		ram_block13a_32.clk1_output_clock_enable = "ena1",
		ram_block13a_32.connectivity_checking = "OFF",
		ram_block13a_32.data_interleave_offset_in_bits = 16,
		ram_block13a_32.data_interleave_width_in_bits = 1,
		ram_block13a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_32.operation_mode = "dual_port",
		ram_block13a_32.port_a_address_width = 11,
		ram_block13a_32.port_a_data_width = 4,
		ram_block13a_32.port_a_first_address = 4096,
		ram_block13a_32.port_a_first_bit_number = 0,
		ram_block13a_32.port_a_last_address = 6143,
		ram_block13a_32.port_a_logical_ram_depth = 65536,
		ram_block13a_32.port_a_logical_ram_width = 64,
		ram_block13a_32.port_b_address_clear = "none",
		ram_block13a_32.port_b_address_clock = "clock1",
		ram_block13a_32.port_b_address_width = 13,
		ram_block13a_32.port_b_data_out_clear = "none",
		ram_block13a_32.port_b_data_out_clock = "clock1",
		ram_block13a_32.port_b_data_width = 1,
		ram_block13a_32.port_b_first_address = 16384,
		ram_block13a_32.port_b_first_bit_number = 0,
		ram_block13a_32.port_b_last_address = 24575,
		ram_block13a_32.port_b_logical_ram_depth = 262144,
		ram_block13a_32.port_b_logical_ram_width = 16,
		ram_block13a_32.port_b_read_enable_clock = "clock1",
		ram_block13a_32.ram_block_type = "AUTO",
		ram_block13a_32.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_33portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_33.clk0_core_clock_enable = "ena0",
		ram_block13a_33.clk0_input_clock_enable = "none",
		ram_block13a_33.clk1_core_clock_enable = "none",
		ram_block13a_33.clk1_input_clock_enable = "none",
		ram_block13a_33.clk1_output_clock_enable = "ena1",
		ram_block13a_33.connectivity_checking = "OFF",
		ram_block13a_33.data_interleave_offset_in_bits = 16,
		ram_block13a_33.data_interleave_width_in_bits = 1,
		ram_block13a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_33.operation_mode = "dual_port",
		ram_block13a_33.port_a_address_width = 11,
		ram_block13a_33.port_a_data_width = 4,
		ram_block13a_33.port_a_first_address = 4096,
		ram_block13a_33.port_a_first_bit_number = 1,
		ram_block13a_33.port_a_last_address = 6143,
		ram_block13a_33.port_a_logical_ram_depth = 65536,
		ram_block13a_33.port_a_logical_ram_width = 64,
		ram_block13a_33.port_b_address_clear = "none",
		ram_block13a_33.port_b_address_clock = "clock1",
		ram_block13a_33.port_b_address_width = 13,
		ram_block13a_33.port_b_data_out_clear = "none",
		ram_block13a_33.port_b_data_out_clock = "clock1",
		ram_block13a_33.port_b_data_width = 1,
		ram_block13a_33.port_b_first_address = 16384,
		ram_block13a_33.port_b_first_bit_number = 1,
		ram_block13a_33.port_b_last_address = 24575,
		ram_block13a_33.port_b_logical_ram_depth = 262144,
		ram_block13a_33.port_b_logical_ram_width = 16,
		ram_block13a_33.port_b_read_enable_clock = "clock1",
		ram_block13a_33.ram_block_type = "AUTO",
		ram_block13a_33.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_34portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_34.clk0_core_clock_enable = "ena0",
		ram_block13a_34.clk0_input_clock_enable = "none",
		ram_block13a_34.clk1_core_clock_enable = "none",
		ram_block13a_34.clk1_input_clock_enable = "none",
		ram_block13a_34.clk1_output_clock_enable = "ena1",
		ram_block13a_34.connectivity_checking = "OFF",
		ram_block13a_34.data_interleave_offset_in_bits = 16,
		ram_block13a_34.data_interleave_width_in_bits = 1,
		ram_block13a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_34.operation_mode = "dual_port",
		ram_block13a_34.port_a_address_width = 11,
		ram_block13a_34.port_a_data_width = 4,
		ram_block13a_34.port_a_first_address = 4096,
		ram_block13a_34.port_a_first_bit_number = 2,
		ram_block13a_34.port_a_last_address = 6143,
		ram_block13a_34.port_a_logical_ram_depth = 65536,
		ram_block13a_34.port_a_logical_ram_width = 64,
		ram_block13a_34.port_b_address_clear = "none",
		ram_block13a_34.port_b_address_clock = "clock1",
		ram_block13a_34.port_b_address_width = 13,
		ram_block13a_34.port_b_data_out_clear = "none",
		ram_block13a_34.port_b_data_out_clock = "clock1",
		ram_block13a_34.port_b_data_width = 1,
		ram_block13a_34.port_b_first_address = 16384,
		ram_block13a_34.port_b_first_bit_number = 2,
		ram_block13a_34.port_b_last_address = 24575,
		ram_block13a_34.port_b_logical_ram_depth = 262144,
		ram_block13a_34.port_b_logical_ram_width = 16,
		ram_block13a_34.port_b_read_enable_clock = "clock1",
		ram_block13a_34.ram_block_type = "AUTO",
		ram_block13a_34.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_35portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_35.clk0_core_clock_enable = "ena0",
		ram_block13a_35.clk0_input_clock_enable = "none",
		ram_block13a_35.clk1_core_clock_enable = "none",
		ram_block13a_35.clk1_input_clock_enable = "none",
		ram_block13a_35.clk1_output_clock_enable = "ena1",
		ram_block13a_35.connectivity_checking = "OFF",
		ram_block13a_35.data_interleave_offset_in_bits = 16,
		ram_block13a_35.data_interleave_width_in_bits = 1,
		ram_block13a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_35.operation_mode = "dual_port",
		ram_block13a_35.port_a_address_width = 11,
		ram_block13a_35.port_a_data_width = 4,
		ram_block13a_35.port_a_first_address = 4096,
		ram_block13a_35.port_a_first_bit_number = 3,
		ram_block13a_35.port_a_last_address = 6143,
		ram_block13a_35.port_a_logical_ram_depth = 65536,
		ram_block13a_35.port_a_logical_ram_width = 64,
		ram_block13a_35.port_b_address_clear = "none",
		ram_block13a_35.port_b_address_clock = "clock1",
		ram_block13a_35.port_b_address_width = 13,
		ram_block13a_35.port_b_data_out_clear = "none",
		ram_block13a_35.port_b_data_out_clock = "clock1",
		ram_block13a_35.port_b_data_width = 1,
		ram_block13a_35.port_b_first_address = 16384,
		ram_block13a_35.port_b_first_bit_number = 3,
		ram_block13a_35.port_b_last_address = 24575,
		ram_block13a_35.port_b_logical_ram_depth = 262144,
		ram_block13a_35.port_b_logical_ram_width = 16,
		ram_block13a_35.port_b_read_enable_clock = "clock1",
		ram_block13a_35.ram_block_type = "AUTO",
		ram_block13a_35.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_36portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_36.clk0_core_clock_enable = "ena0",
		ram_block13a_36.clk0_input_clock_enable = "none",
		ram_block13a_36.clk1_core_clock_enable = "none",
		ram_block13a_36.clk1_input_clock_enable = "none",
		ram_block13a_36.clk1_output_clock_enable = "ena1",
		ram_block13a_36.connectivity_checking = "OFF",
		ram_block13a_36.data_interleave_offset_in_bits = 16,
		ram_block13a_36.data_interleave_width_in_bits = 1,
		ram_block13a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_36.operation_mode = "dual_port",
		ram_block13a_36.port_a_address_width = 11,
		ram_block13a_36.port_a_data_width = 4,
		ram_block13a_36.port_a_first_address = 4096,
		ram_block13a_36.port_a_first_bit_number = 4,
		ram_block13a_36.port_a_last_address = 6143,
		ram_block13a_36.port_a_logical_ram_depth = 65536,
		ram_block13a_36.port_a_logical_ram_width = 64,
		ram_block13a_36.port_b_address_clear = "none",
		ram_block13a_36.port_b_address_clock = "clock1",
		ram_block13a_36.port_b_address_width = 13,
		ram_block13a_36.port_b_data_out_clear = "none",
		ram_block13a_36.port_b_data_out_clock = "clock1",
		ram_block13a_36.port_b_data_width = 1,
		ram_block13a_36.port_b_first_address = 16384,
		ram_block13a_36.port_b_first_bit_number = 4,
		ram_block13a_36.port_b_last_address = 24575,
		ram_block13a_36.port_b_logical_ram_depth = 262144,
		ram_block13a_36.port_b_logical_ram_width = 16,
		ram_block13a_36.port_b_read_enable_clock = "clock1",
		ram_block13a_36.ram_block_type = "AUTO",
		ram_block13a_36.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_37portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_37.clk0_core_clock_enable = "ena0",
		ram_block13a_37.clk0_input_clock_enable = "none",
		ram_block13a_37.clk1_core_clock_enable = "none",
		ram_block13a_37.clk1_input_clock_enable = "none",
		ram_block13a_37.clk1_output_clock_enable = "ena1",
		ram_block13a_37.connectivity_checking = "OFF",
		ram_block13a_37.data_interleave_offset_in_bits = 16,
		ram_block13a_37.data_interleave_width_in_bits = 1,
		ram_block13a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_37.operation_mode = "dual_port",
		ram_block13a_37.port_a_address_width = 11,
		ram_block13a_37.port_a_data_width = 4,
		ram_block13a_37.port_a_first_address = 4096,
		ram_block13a_37.port_a_first_bit_number = 5,
		ram_block13a_37.port_a_last_address = 6143,
		ram_block13a_37.port_a_logical_ram_depth = 65536,
		ram_block13a_37.port_a_logical_ram_width = 64,
		ram_block13a_37.port_b_address_clear = "none",
		ram_block13a_37.port_b_address_clock = "clock1",
		ram_block13a_37.port_b_address_width = 13,
		ram_block13a_37.port_b_data_out_clear = "none",
		ram_block13a_37.port_b_data_out_clock = "clock1",
		ram_block13a_37.port_b_data_width = 1,
		ram_block13a_37.port_b_first_address = 16384,
		ram_block13a_37.port_b_first_bit_number = 5,
		ram_block13a_37.port_b_last_address = 24575,
		ram_block13a_37.port_b_logical_ram_depth = 262144,
		ram_block13a_37.port_b_logical_ram_width = 16,
		ram_block13a_37.port_b_read_enable_clock = "clock1",
		ram_block13a_37.ram_block_type = "AUTO",
		ram_block13a_37.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_38portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_38.clk0_core_clock_enable = "ena0",
		ram_block13a_38.clk0_input_clock_enable = "none",
		ram_block13a_38.clk1_core_clock_enable = "none",
		ram_block13a_38.clk1_input_clock_enable = "none",
		ram_block13a_38.clk1_output_clock_enable = "ena1",
		ram_block13a_38.connectivity_checking = "OFF",
		ram_block13a_38.data_interleave_offset_in_bits = 16,
		ram_block13a_38.data_interleave_width_in_bits = 1,
		ram_block13a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_38.operation_mode = "dual_port",
		ram_block13a_38.port_a_address_width = 11,
		ram_block13a_38.port_a_data_width = 4,
		ram_block13a_38.port_a_first_address = 4096,
		ram_block13a_38.port_a_first_bit_number = 6,
		ram_block13a_38.port_a_last_address = 6143,
		ram_block13a_38.port_a_logical_ram_depth = 65536,
		ram_block13a_38.port_a_logical_ram_width = 64,
		ram_block13a_38.port_b_address_clear = "none",
		ram_block13a_38.port_b_address_clock = "clock1",
		ram_block13a_38.port_b_address_width = 13,
		ram_block13a_38.port_b_data_out_clear = "none",
		ram_block13a_38.port_b_data_out_clock = "clock1",
		ram_block13a_38.port_b_data_width = 1,
		ram_block13a_38.port_b_first_address = 16384,
		ram_block13a_38.port_b_first_bit_number = 6,
		ram_block13a_38.port_b_last_address = 24575,
		ram_block13a_38.port_b_logical_ram_depth = 262144,
		ram_block13a_38.port_b_logical_ram_width = 16,
		ram_block13a_38.port_b_read_enable_clock = "clock1",
		ram_block13a_38.ram_block_type = "AUTO",
		ram_block13a_38.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_39portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_39.clk0_core_clock_enable = "ena0",
		ram_block13a_39.clk0_input_clock_enable = "none",
		ram_block13a_39.clk1_core_clock_enable = "none",
		ram_block13a_39.clk1_input_clock_enable = "none",
		ram_block13a_39.clk1_output_clock_enable = "ena1",
		ram_block13a_39.connectivity_checking = "OFF",
		ram_block13a_39.data_interleave_offset_in_bits = 16,
		ram_block13a_39.data_interleave_width_in_bits = 1,
		ram_block13a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_39.operation_mode = "dual_port",
		ram_block13a_39.port_a_address_width = 11,
		ram_block13a_39.port_a_data_width = 4,
		ram_block13a_39.port_a_first_address = 4096,
		ram_block13a_39.port_a_first_bit_number = 7,
		ram_block13a_39.port_a_last_address = 6143,
		ram_block13a_39.port_a_logical_ram_depth = 65536,
		ram_block13a_39.port_a_logical_ram_width = 64,
		ram_block13a_39.port_b_address_clear = "none",
		ram_block13a_39.port_b_address_clock = "clock1",
		ram_block13a_39.port_b_address_width = 13,
		ram_block13a_39.port_b_data_out_clear = "none",
		ram_block13a_39.port_b_data_out_clock = "clock1",
		ram_block13a_39.port_b_data_width = 1,
		ram_block13a_39.port_b_first_address = 16384,
		ram_block13a_39.port_b_first_bit_number = 7,
		ram_block13a_39.port_b_last_address = 24575,
		ram_block13a_39.port_b_logical_ram_depth = 262144,
		ram_block13a_39.port_b_logical_ram_width = 16,
		ram_block13a_39.port_b_read_enable_clock = "clock1",
		ram_block13a_39.ram_block_type = "AUTO",
		ram_block13a_39.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_40portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_40.clk0_core_clock_enable = "ena0",
		ram_block13a_40.clk0_input_clock_enable = "none",
		ram_block13a_40.clk1_core_clock_enable = "none",
		ram_block13a_40.clk1_input_clock_enable = "none",
		ram_block13a_40.clk1_output_clock_enable = "ena1",
		ram_block13a_40.connectivity_checking = "OFF",
		ram_block13a_40.data_interleave_offset_in_bits = 16,
		ram_block13a_40.data_interleave_width_in_bits = 1,
		ram_block13a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_40.operation_mode = "dual_port",
		ram_block13a_40.port_a_address_width = 11,
		ram_block13a_40.port_a_data_width = 4,
		ram_block13a_40.port_a_first_address = 4096,
		ram_block13a_40.port_a_first_bit_number = 8,
		ram_block13a_40.port_a_last_address = 6143,
		ram_block13a_40.port_a_logical_ram_depth = 65536,
		ram_block13a_40.port_a_logical_ram_width = 64,
		ram_block13a_40.port_b_address_clear = "none",
		ram_block13a_40.port_b_address_clock = "clock1",
		ram_block13a_40.port_b_address_width = 13,
		ram_block13a_40.port_b_data_out_clear = "none",
		ram_block13a_40.port_b_data_out_clock = "clock1",
		ram_block13a_40.port_b_data_width = 1,
		ram_block13a_40.port_b_first_address = 16384,
		ram_block13a_40.port_b_first_bit_number = 8,
		ram_block13a_40.port_b_last_address = 24575,
		ram_block13a_40.port_b_logical_ram_depth = 262144,
		ram_block13a_40.port_b_logical_ram_width = 16,
		ram_block13a_40.port_b_read_enable_clock = "clock1",
		ram_block13a_40.ram_block_type = "AUTO",
		ram_block13a_40.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_41portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_41.clk0_core_clock_enable = "ena0",
		ram_block13a_41.clk0_input_clock_enable = "none",
		ram_block13a_41.clk1_core_clock_enable = "none",
		ram_block13a_41.clk1_input_clock_enable = "none",
		ram_block13a_41.clk1_output_clock_enable = "ena1",
		ram_block13a_41.connectivity_checking = "OFF",
		ram_block13a_41.data_interleave_offset_in_bits = 16,
		ram_block13a_41.data_interleave_width_in_bits = 1,
		ram_block13a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_41.operation_mode = "dual_port",
		ram_block13a_41.port_a_address_width = 11,
		ram_block13a_41.port_a_data_width = 4,
		ram_block13a_41.port_a_first_address = 4096,
		ram_block13a_41.port_a_first_bit_number = 9,
		ram_block13a_41.port_a_last_address = 6143,
		ram_block13a_41.port_a_logical_ram_depth = 65536,
		ram_block13a_41.port_a_logical_ram_width = 64,
		ram_block13a_41.port_b_address_clear = "none",
		ram_block13a_41.port_b_address_clock = "clock1",
		ram_block13a_41.port_b_address_width = 13,
		ram_block13a_41.port_b_data_out_clear = "none",
		ram_block13a_41.port_b_data_out_clock = "clock1",
		ram_block13a_41.port_b_data_width = 1,
		ram_block13a_41.port_b_first_address = 16384,
		ram_block13a_41.port_b_first_bit_number = 9,
		ram_block13a_41.port_b_last_address = 24575,
		ram_block13a_41.port_b_logical_ram_depth = 262144,
		ram_block13a_41.port_b_logical_ram_width = 16,
		ram_block13a_41.port_b_read_enable_clock = "clock1",
		ram_block13a_41.ram_block_type = "AUTO",
		ram_block13a_41.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_42portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_42.clk0_core_clock_enable = "ena0",
		ram_block13a_42.clk0_input_clock_enable = "none",
		ram_block13a_42.clk1_core_clock_enable = "none",
		ram_block13a_42.clk1_input_clock_enable = "none",
		ram_block13a_42.clk1_output_clock_enable = "ena1",
		ram_block13a_42.connectivity_checking = "OFF",
		ram_block13a_42.data_interleave_offset_in_bits = 16,
		ram_block13a_42.data_interleave_width_in_bits = 1,
		ram_block13a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_42.operation_mode = "dual_port",
		ram_block13a_42.port_a_address_width = 11,
		ram_block13a_42.port_a_data_width = 4,
		ram_block13a_42.port_a_first_address = 4096,
		ram_block13a_42.port_a_first_bit_number = 10,
		ram_block13a_42.port_a_last_address = 6143,
		ram_block13a_42.port_a_logical_ram_depth = 65536,
		ram_block13a_42.port_a_logical_ram_width = 64,
		ram_block13a_42.port_b_address_clear = "none",
		ram_block13a_42.port_b_address_clock = "clock1",
		ram_block13a_42.port_b_address_width = 13,
		ram_block13a_42.port_b_data_out_clear = "none",
		ram_block13a_42.port_b_data_out_clock = "clock1",
		ram_block13a_42.port_b_data_width = 1,
		ram_block13a_42.port_b_first_address = 16384,
		ram_block13a_42.port_b_first_bit_number = 10,
		ram_block13a_42.port_b_last_address = 24575,
		ram_block13a_42.port_b_logical_ram_depth = 262144,
		ram_block13a_42.port_b_logical_ram_width = 16,
		ram_block13a_42.port_b_read_enable_clock = "clock1",
		ram_block13a_42.ram_block_type = "AUTO",
		ram_block13a_42.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_43portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_43.clk0_core_clock_enable = "ena0",
		ram_block13a_43.clk0_input_clock_enable = "none",
		ram_block13a_43.clk1_core_clock_enable = "none",
		ram_block13a_43.clk1_input_clock_enable = "none",
		ram_block13a_43.clk1_output_clock_enable = "ena1",
		ram_block13a_43.connectivity_checking = "OFF",
		ram_block13a_43.data_interleave_offset_in_bits = 16,
		ram_block13a_43.data_interleave_width_in_bits = 1,
		ram_block13a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_43.operation_mode = "dual_port",
		ram_block13a_43.port_a_address_width = 11,
		ram_block13a_43.port_a_data_width = 4,
		ram_block13a_43.port_a_first_address = 4096,
		ram_block13a_43.port_a_first_bit_number = 11,
		ram_block13a_43.port_a_last_address = 6143,
		ram_block13a_43.port_a_logical_ram_depth = 65536,
		ram_block13a_43.port_a_logical_ram_width = 64,
		ram_block13a_43.port_b_address_clear = "none",
		ram_block13a_43.port_b_address_clock = "clock1",
		ram_block13a_43.port_b_address_width = 13,
		ram_block13a_43.port_b_data_out_clear = "none",
		ram_block13a_43.port_b_data_out_clock = "clock1",
		ram_block13a_43.port_b_data_width = 1,
		ram_block13a_43.port_b_first_address = 16384,
		ram_block13a_43.port_b_first_bit_number = 11,
		ram_block13a_43.port_b_last_address = 24575,
		ram_block13a_43.port_b_logical_ram_depth = 262144,
		ram_block13a_43.port_b_logical_ram_width = 16,
		ram_block13a_43.port_b_read_enable_clock = "clock1",
		ram_block13a_43.ram_block_type = "AUTO",
		ram_block13a_43.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_44portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_44.clk0_core_clock_enable = "ena0",
		ram_block13a_44.clk0_input_clock_enable = "none",
		ram_block13a_44.clk1_core_clock_enable = "none",
		ram_block13a_44.clk1_input_clock_enable = "none",
		ram_block13a_44.clk1_output_clock_enable = "ena1",
		ram_block13a_44.connectivity_checking = "OFF",
		ram_block13a_44.data_interleave_offset_in_bits = 16,
		ram_block13a_44.data_interleave_width_in_bits = 1,
		ram_block13a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_44.operation_mode = "dual_port",
		ram_block13a_44.port_a_address_width = 11,
		ram_block13a_44.port_a_data_width = 4,
		ram_block13a_44.port_a_first_address = 4096,
		ram_block13a_44.port_a_first_bit_number = 12,
		ram_block13a_44.port_a_last_address = 6143,
		ram_block13a_44.port_a_logical_ram_depth = 65536,
		ram_block13a_44.port_a_logical_ram_width = 64,
		ram_block13a_44.port_b_address_clear = "none",
		ram_block13a_44.port_b_address_clock = "clock1",
		ram_block13a_44.port_b_address_width = 13,
		ram_block13a_44.port_b_data_out_clear = "none",
		ram_block13a_44.port_b_data_out_clock = "clock1",
		ram_block13a_44.port_b_data_width = 1,
		ram_block13a_44.port_b_first_address = 16384,
		ram_block13a_44.port_b_first_bit_number = 12,
		ram_block13a_44.port_b_last_address = 24575,
		ram_block13a_44.port_b_logical_ram_depth = 262144,
		ram_block13a_44.port_b_logical_ram_width = 16,
		ram_block13a_44.port_b_read_enable_clock = "clock1",
		ram_block13a_44.ram_block_type = "AUTO",
		ram_block13a_44.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_45portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_45.clk0_core_clock_enable = "ena0",
		ram_block13a_45.clk0_input_clock_enable = "none",
		ram_block13a_45.clk1_core_clock_enable = "none",
		ram_block13a_45.clk1_input_clock_enable = "none",
		ram_block13a_45.clk1_output_clock_enable = "ena1",
		ram_block13a_45.connectivity_checking = "OFF",
		ram_block13a_45.data_interleave_offset_in_bits = 16,
		ram_block13a_45.data_interleave_width_in_bits = 1,
		ram_block13a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_45.operation_mode = "dual_port",
		ram_block13a_45.port_a_address_width = 11,
		ram_block13a_45.port_a_data_width = 4,
		ram_block13a_45.port_a_first_address = 4096,
		ram_block13a_45.port_a_first_bit_number = 13,
		ram_block13a_45.port_a_last_address = 6143,
		ram_block13a_45.port_a_logical_ram_depth = 65536,
		ram_block13a_45.port_a_logical_ram_width = 64,
		ram_block13a_45.port_b_address_clear = "none",
		ram_block13a_45.port_b_address_clock = "clock1",
		ram_block13a_45.port_b_address_width = 13,
		ram_block13a_45.port_b_data_out_clear = "none",
		ram_block13a_45.port_b_data_out_clock = "clock1",
		ram_block13a_45.port_b_data_width = 1,
		ram_block13a_45.port_b_first_address = 16384,
		ram_block13a_45.port_b_first_bit_number = 13,
		ram_block13a_45.port_b_last_address = 24575,
		ram_block13a_45.port_b_logical_ram_depth = 262144,
		ram_block13a_45.port_b_logical_ram_width = 16,
		ram_block13a_45.port_b_read_enable_clock = "clock1",
		ram_block13a_45.ram_block_type = "AUTO",
		ram_block13a_45.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_46portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_46.clk0_core_clock_enable = "ena0",
		ram_block13a_46.clk0_input_clock_enable = "none",
		ram_block13a_46.clk1_core_clock_enable = "none",
		ram_block13a_46.clk1_input_clock_enable = "none",
		ram_block13a_46.clk1_output_clock_enable = "ena1",
		ram_block13a_46.connectivity_checking = "OFF",
		ram_block13a_46.data_interleave_offset_in_bits = 16,
		ram_block13a_46.data_interleave_width_in_bits = 1,
		ram_block13a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_46.operation_mode = "dual_port",
		ram_block13a_46.port_a_address_width = 11,
		ram_block13a_46.port_a_data_width = 4,
		ram_block13a_46.port_a_first_address = 4096,
		ram_block13a_46.port_a_first_bit_number = 14,
		ram_block13a_46.port_a_last_address = 6143,
		ram_block13a_46.port_a_logical_ram_depth = 65536,
		ram_block13a_46.port_a_logical_ram_width = 64,
		ram_block13a_46.port_b_address_clear = "none",
		ram_block13a_46.port_b_address_clock = "clock1",
		ram_block13a_46.port_b_address_width = 13,
		ram_block13a_46.port_b_data_out_clear = "none",
		ram_block13a_46.port_b_data_out_clock = "clock1",
		ram_block13a_46.port_b_data_width = 1,
		ram_block13a_46.port_b_first_address = 16384,
		ram_block13a_46.port_b_first_bit_number = 14,
		ram_block13a_46.port_b_last_address = 24575,
		ram_block13a_46.port_b_logical_ram_depth = 262144,
		ram_block13a_46.port_b_logical_ram_width = 16,
		ram_block13a_46.port_b_read_enable_clock = "clock1",
		ram_block13a_46.ram_block_type = "AUTO",
		ram_block13a_46.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_47portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_47.clk0_core_clock_enable = "ena0",
		ram_block13a_47.clk0_input_clock_enable = "none",
		ram_block13a_47.clk1_core_clock_enable = "none",
		ram_block13a_47.clk1_input_clock_enable = "none",
		ram_block13a_47.clk1_output_clock_enable = "ena1",
		ram_block13a_47.connectivity_checking = "OFF",
		ram_block13a_47.data_interleave_offset_in_bits = 16,
		ram_block13a_47.data_interleave_width_in_bits = 1,
		ram_block13a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_47.operation_mode = "dual_port",
		ram_block13a_47.port_a_address_width = 11,
		ram_block13a_47.port_a_data_width = 4,
		ram_block13a_47.port_a_first_address = 4096,
		ram_block13a_47.port_a_first_bit_number = 15,
		ram_block13a_47.port_a_last_address = 6143,
		ram_block13a_47.port_a_logical_ram_depth = 65536,
		ram_block13a_47.port_a_logical_ram_width = 64,
		ram_block13a_47.port_b_address_clear = "none",
		ram_block13a_47.port_b_address_clock = "clock1",
		ram_block13a_47.port_b_address_width = 13,
		ram_block13a_47.port_b_data_out_clear = "none",
		ram_block13a_47.port_b_data_out_clock = "clock1",
		ram_block13a_47.port_b_data_width = 1,
		ram_block13a_47.port_b_first_address = 16384,
		ram_block13a_47.port_b_first_bit_number = 15,
		ram_block13a_47.port_b_last_address = 24575,
		ram_block13a_47.port_b_logical_ram_depth = 262144,
		ram_block13a_47.port_b_logical_ram_width = 16,
		ram_block13a_47.port_b_read_enable_clock = "clock1",
		ram_block13a_47.ram_block_type = "AUTO",
		ram_block13a_47.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_48portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_48.clk0_core_clock_enable = "ena0",
		ram_block13a_48.clk0_input_clock_enable = "none",
		ram_block13a_48.clk1_core_clock_enable = "none",
		ram_block13a_48.clk1_input_clock_enable = "none",
		ram_block13a_48.clk1_output_clock_enable = "ena1",
		ram_block13a_48.connectivity_checking = "OFF",
		ram_block13a_48.data_interleave_offset_in_bits = 16,
		ram_block13a_48.data_interleave_width_in_bits = 1,
		ram_block13a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_48.operation_mode = "dual_port",
		ram_block13a_48.port_a_address_width = 11,
		ram_block13a_48.port_a_data_width = 4,
		ram_block13a_48.port_a_first_address = 6144,
		ram_block13a_48.port_a_first_bit_number = 0,
		ram_block13a_48.port_a_last_address = 8191,
		ram_block13a_48.port_a_logical_ram_depth = 65536,
		ram_block13a_48.port_a_logical_ram_width = 64,
		ram_block13a_48.port_b_address_clear = "none",
		ram_block13a_48.port_b_address_clock = "clock1",
		ram_block13a_48.port_b_address_width = 13,
		ram_block13a_48.port_b_data_out_clear = "none",
		ram_block13a_48.port_b_data_out_clock = "clock1",
		ram_block13a_48.port_b_data_width = 1,
		ram_block13a_48.port_b_first_address = 24576,
		ram_block13a_48.port_b_first_bit_number = 0,
		ram_block13a_48.port_b_last_address = 32767,
		ram_block13a_48.port_b_logical_ram_depth = 262144,
		ram_block13a_48.port_b_logical_ram_width = 16,
		ram_block13a_48.port_b_read_enable_clock = "clock1",
		ram_block13a_48.ram_block_type = "AUTO",
		ram_block13a_48.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_49portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_49.clk0_core_clock_enable = "ena0",
		ram_block13a_49.clk0_input_clock_enable = "none",
		ram_block13a_49.clk1_core_clock_enable = "none",
		ram_block13a_49.clk1_input_clock_enable = "none",
		ram_block13a_49.clk1_output_clock_enable = "ena1",
		ram_block13a_49.connectivity_checking = "OFF",
		ram_block13a_49.data_interleave_offset_in_bits = 16,
		ram_block13a_49.data_interleave_width_in_bits = 1,
		ram_block13a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_49.operation_mode = "dual_port",
		ram_block13a_49.port_a_address_width = 11,
		ram_block13a_49.port_a_data_width = 4,
		ram_block13a_49.port_a_first_address = 6144,
		ram_block13a_49.port_a_first_bit_number = 1,
		ram_block13a_49.port_a_last_address = 8191,
		ram_block13a_49.port_a_logical_ram_depth = 65536,
		ram_block13a_49.port_a_logical_ram_width = 64,
		ram_block13a_49.port_b_address_clear = "none",
		ram_block13a_49.port_b_address_clock = "clock1",
		ram_block13a_49.port_b_address_width = 13,
		ram_block13a_49.port_b_data_out_clear = "none",
		ram_block13a_49.port_b_data_out_clock = "clock1",
		ram_block13a_49.port_b_data_width = 1,
		ram_block13a_49.port_b_first_address = 24576,
		ram_block13a_49.port_b_first_bit_number = 1,
		ram_block13a_49.port_b_last_address = 32767,
		ram_block13a_49.port_b_logical_ram_depth = 262144,
		ram_block13a_49.port_b_logical_ram_width = 16,
		ram_block13a_49.port_b_read_enable_clock = "clock1",
		ram_block13a_49.ram_block_type = "AUTO",
		ram_block13a_49.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_50portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_50.clk0_core_clock_enable = "ena0",
		ram_block13a_50.clk0_input_clock_enable = "none",
		ram_block13a_50.clk1_core_clock_enable = "none",
		ram_block13a_50.clk1_input_clock_enable = "none",
		ram_block13a_50.clk1_output_clock_enable = "ena1",
		ram_block13a_50.connectivity_checking = "OFF",
		ram_block13a_50.data_interleave_offset_in_bits = 16,
		ram_block13a_50.data_interleave_width_in_bits = 1,
		ram_block13a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_50.operation_mode = "dual_port",
		ram_block13a_50.port_a_address_width = 11,
		ram_block13a_50.port_a_data_width = 4,
		ram_block13a_50.port_a_first_address = 6144,
		ram_block13a_50.port_a_first_bit_number = 2,
		ram_block13a_50.port_a_last_address = 8191,
		ram_block13a_50.port_a_logical_ram_depth = 65536,
		ram_block13a_50.port_a_logical_ram_width = 64,
		ram_block13a_50.port_b_address_clear = "none",
		ram_block13a_50.port_b_address_clock = "clock1",
		ram_block13a_50.port_b_address_width = 13,
		ram_block13a_50.port_b_data_out_clear = "none",
		ram_block13a_50.port_b_data_out_clock = "clock1",
		ram_block13a_50.port_b_data_width = 1,
		ram_block13a_50.port_b_first_address = 24576,
		ram_block13a_50.port_b_first_bit_number = 2,
		ram_block13a_50.port_b_last_address = 32767,
		ram_block13a_50.port_b_logical_ram_depth = 262144,
		ram_block13a_50.port_b_logical_ram_width = 16,
		ram_block13a_50.port_b_read_enable_clock = "clock1",
		ram_block13a_50.ram_block_type = "AUTO",
		ram_block13a_50.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_51portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_51.clk0_core_clock_enable = "ena0",
		ram_block13a_51.clk0_input_clock_enable = "none",
		ram_block13a_51.clk1_core_clock_enable = "none",
		ram_block13a_51.clk1_input_clock_enable = "none",
		ram_block13a_51.clk1_output_clock_enable = "ena1",
		ram_block13a_51.connectivity_checking = "OFF",
		ram_block13a_51.data_interleave_offset_in_bits = 16,
		ram_block13a_51.data_interleave_width_in_bits = 1,
		ram_block13a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_51.operation_mode = "dual_port",
		ram_block13a_51.port_a_address_width = 11,
		ram_block13a_51.port_a_data_width = 4,
		ram_block13a_51.port_a_first_address = 6144,
		ram_block13a_51.port_a_first_bit_number = 3,
		ram_block13a_51.port_a_last_address = 8191,
		ram_block13a_51.port_a_logical_ram_depth = 65536,
		ram_block13a_51.port_a_logical_ram_width = 64,
		ram_block13a_51.port_b_address_clear = "none",
		ram_block13a_51.port_b_address_clock = "clock1",
		ram_block13a_51.port_b_address_width = 13,
		ram_block13a_51.port_b_data_out_clear = "none",
		ram_block13a_51.port_b_data_out_clock = "clock1",
		ram_block13a_51.port_b_data_width = 1,
		ram_block13a_51.port_b_first_address = 24576,
		ram_block13a_51.port_b_first_bit_number = 3,
		ram_block13a_51.port_b_last_address = 32767,
		ram_block13a_51.port_b_logical_ram_depth = 262144,
		ram_block13a_51.port_b_logical_ram_width = 16,
		ram_block13a_51.port_b_read_enable_clock = "clock1",
		ram_block13a_51.ram_block_type = "AUTO",
		ram_block13a_51.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_52portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_52.clk0_core_clock_enable = "ena0",
		ram_block13a_52.clk0_input_clock_enable = "none",
		ram_block13a_52.clk1_core_clock_enable = "none",
		ram_block13a_52.clk1_input_clock_enable = "none",
		ram_block13a_52.clk1_output_clock_enable = "ena1",
		ram_block13a_52.connectivity_checking = "OFF",
		ram_block13a_52.data_interleave_offset_in_bits = 16,
		ram_block13a_52.data_interleave_width_in_bits = 1,
		ram_block13a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_52.operation_mode = "dual_port",
		ram_block13a_52.port_a_address_width = 11,
		ram_block13a_52.port_a_data_width = 4,
		ram_block13a_52.port_a_first_address = 6144,
		ram_block13a_52.port_a_first_bit_number = 4,
		ram_block13a_52.port_a_last_address = 8191,
		ram_block13a_52.port_a_logical_ram_depth = 65536,
		ram_block13a_52.port_a_logical_ram_width = 64,
		ram_block13a_52.port_b_address_clear = "none",
		ram_block13a_52.port_b_address_clock = "clock1",
		ram_block13a_52.port_b_address_width = 13,
		ram_block13a_52.port_b_data_out_clear = "none",
		ram_block13a_52.port_b_data_out_clock = "clock1",
		ram_block13a_52.port_b_data_width = 1,
		ram_block13a_52.port_b_first_address = 24576,
		ram_block13a_52.port_b_first_bit_number = 4,
		ram_block13a_52.port_b_last_address = 32767,
		ram_block13a_52.port_b_logical_ram_depth = 262144,
		ram_block13a_52.port_b_logical_ram_width = 16,
		ram_block13a_52.port_b_read_enable_clock = "clock1",
		ram_block13a_52.ram_block_type = "AUTO",
		ram_block13a_52.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_53portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_53.clk0_core_clock_enable = "ena0",
		ram_block13a_53.clk0_input_clock_enable = "none",
		ram_block13a_53.clk1_core_clock_enable = "none",
		ram_block13a_53.clk1_input_clock_enable = "none",
		ram_block13a_53.clk1_output_clock_enable = "ena1",
		ram_block13a_53.connectivity_checking = "OFF",
		ram_block13a_53.data_interleave_offset_in_bits = 16,
		ram_block13a_53.data_interleave_width_in_bits = 1,
		ram_block13a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_53.operation_mode = "dual_port",
		ram_block13a_53.port_a_address_width = 11,
		ram_block13a_53.port_a_data_width = 4,
		ram_block13a_53.port_a_first_address = 6144,
		ram_block13a_53.port_a_first_bit_number = 5,
		ram_block13a_53.port_a_last_address = 8191,
		ram_block13a_53.port_a_logical_ram_depth = 65536,
		ram_block13a_53.port_a_logical_ram_width = 64,
		ram_block13a_53.port_b_address_clear = "none",
		ram_block13a_53.port_b_address_clock = "clock1",
		ram_block13a_53.port_b_address_width = 13,
		ram_block13a_53.port_b_data_out_clear = "none",
		ram_block13a_53.port_b_data_out_clock = "clock1",
		ram_block13a_53.port_b_data_width = 1,
		ram_block13a_53.port_b_first_address = 24576,
		ram_block13a_53.port_b_first_bit_number = 5,
		ram_block13a_53.port_b_last_address = 32767,
		ram_block13a_53.port_b_logical_ram_depth = 262144,
		ram_block13a_53.port_b_logical_ram_width = 16,
		ram_block13a_53.port_b_read_enable_clock = "clock1",
		ram_block13a_53.ram_block_type = "AUTO",
		ram_block13a_53.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_54portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_54.clk0_core_clock_enable = "ena0",
		ram_block13a_54.clk0_input_clock_enable = "none",
		ram_block13a_54.clk1_core_clock_enable = "none",
		ram_block13a_54.clk1_input_clock_enable = "none",
		ram_block13a_54.clk1_output_clock_enable = "ena1",
		ram_block13a_54.connectivity_checking = "OFF",
		ram_block13a_54.data_interleave_offset_in_bits = 16,
		ram_block13a_54.data_interleave_width_in_bits = 1,
		ram_block13a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_54.operation_mode = "dual_port",
		ram_block13a_54.port_a_address_width = 11,
		ram_block13a_54.port_a_data_width = 4,
		ram_block13a_54.port_a_first_address = 6144,
		ram_block13a_54.port_a_first_bit_number = 6,
		ram_block13a_54.port_a_last_address = 8191,
		ram_block13a_54.port_a_logical_ram_depth = 65536,
		ram_block13a_54.port_a_logical_ram_width = 64,
		ram_block13a_54.port_b_address_clear = "none",
		ram_block13a_54.port_b_address_clock = "clock1",
		ram_block13a_54.port_b_address_width = 13,
		ram_block13a_54.port_b_data_out_clear = "none",
		ram_block13a_54.port_b_data_out_clock = "clock1",
		ram_block13a_54.port_b_data_width = 1,
		ram_block13a_54.port_b_first_address = 24576,
		ram_block13a_54.port_b_first_bit_number = 6,
		ram_block13a_54.port_b_last_address = 32767,
		ram_block13a_54.port_b_logical_ram_depth = 262144,
		ram_block13a_54.port_b_logical_ram_width = 16,
		ram_block13a_54.port_b_read_enable_clock = "clock1",
		ram_block13a_54.ram_block_type = "AUTO",
		ram_block13a_54.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_55portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_55.clk0_core_clock_enable = "ena0",
		ram_block13a_55.clk0_input_clock_enable = "none",
		ram_block13a_55.clk1_core_clock_enable = "none",
		ram_block13a_55.clk1_input_clock_enable = "none",
		ram_block13a_55.clk1_output_clock_enable = "ena1",
		ram_block13a_55.connectivity_checking = "OFF",
		ram_block13a_55.data_interleave_offset_in_bits = 16,
		ram_block13a_55.data_interleave_width_in_bits = 1,
		ram_block13a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_55.operation_mode = "dual_port",
		ram_block13a_55.port_a_address_width = 11,
		ram_block13a_55.port_a_data_width = 4,
		ram_block13a_55.port_a_first_address = 6144,
		ram_block13a_55.port_a_first_bit_number = 7,
		ram_block13a_55.port_a_last_address = 8191,
		ram_block13a_55.port_a_logical_ram_depth = 65536,
		ram_block13a_55.port_a_logical_ram_width = 64,
		ram_block13a_55.port_b_address_clear = "none",
		ram_block13a_55.port_b_address_clock = "clock1",
		ram_block13a_55.port_b_address_width = 13,
		ram_block13a_55.port_b_data_out_clear = "none",
		ram_block13a_55.port_b_data_out_clock = "clock1",
		ram_block13a_55.port_b_data_width = 1,
		ram_block13a_55.port_b_first_address = 24576,
		ram_block13a_55.port_b_first_bit_number = 7,
		ram_block13a_55.port_b_last_address = 32767,
		ram_block13a_55.port_b_logical_ram_depth = 262144,
		ram_block13a_55.port_b_logical_ram_width = 16,
		ram_block13a_55.port_b_read_enable_clock = "clock1",
		ram_block13a_55.ram_block_type = "AUTO",
		ram_block13a_55.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_56portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_56.clk0_core_clock_enable = "ena0",
		ram_block13a_56.clk0_input_clock_enable = "none",
		ram_block13a_56.clk1_core_clock_enable = "none",
		ram_block13a_56.clk1_input_clock_enable = "none",
		ram_block13a_56.clk1_output_clock_enable = "ena1",
		ram_block13a_56.connectivity_checking = "OFF",
		ram_block13a_56.data_interleave_offset_in_bits = 16,
		ram_block13a_56.data_interleave_width_in_bits = 1,
		ram_block13a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_56.operation_mode = "dual_port",
		ram_block13a_56.port_a_address_width = 11,
		ram_block13a_56.port_a_data_width = 4,
		ram_block13a_56.port_a_first_address = 6144,
		ram_block13a_56.port_a_first_bit_number = 8,
		ram_block13a_56.port_a_last_address = 8191,
		ram_block13a_56.port_a_logical_ram_depth = 65536,
		ram_block13a_56.port_a_logical_ram_width = 64,
		ram_block13a_56.port_b_address_clear = "none",
		ram_block13a_56.port_b_address_clock = "clock1",
		ram_block13a_56.port_b_address_width = 13,
		ram_block13a_56.port_b_data_out_clear = "none",
		ram_block13a_56.port_b_data_out_clock = "clock1",
		ram_block13a_56.port_b_data_width = 1,
		ram_block13a_56.port_b_first_address = 24576,
		ram_block13a_56.port_b_first_bit_number = 8,
		ram_block13a_56.port_b_last_address = 32767,
		ram_block13a_56.port_b_logical_ram_depth = 262144,
		ram_block13a_56.port_b_logical_ram_width = 16,
		ram_block13a_56.port_b_read_enable_clock = "clock1",
		ram_block13a_56.ram_block_type = "AUTO",
		ram_block13a_56.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_57portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_57.clk0_core_clock_enable = "ena0",
		ram_block13a_57.clk0_input_clock_enable = "none",
		ram_block13a_57.clk1_core_clock_enable = "none",
		ram_block13a_57.clk1_input_clock_enable = "none",
		ram_block13a_57.clk1_output_clock_enable = "ena1",
		ram_block13a_57.connectivity_checking = "OFF",
		ram_block13a_57.data_interleave_offset_in_bits = 16,
		ram_block13a_57.data_interleave_width_in_bits = 1,
		ram_block13a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_57.operation_mode = "dual_port",
		ram_block13a_57.port_a_address_width = 11,
		ram_block13a_57.port_a_data_width = 4,
		ram_block13a_57.port_a_first_address = 6144,
		ram_block13a_57.port_a_first_bit_number = 9,
		ram_block13a_57.port_a_last_address = 8191,
		ram_block13a_57.port_a_logical_ram_depth = 65536,
		ram_block13a_57.port_a_logical_ram_width = 64,
		ram_block13a_57.port_b_address_clear = "none",
		ram_block13a_57.port_b_address_clock = "clock1",
		ram_block13a_57.port_b_address_width = 13,
		ram_block13a_57.port_b_data_out_clear = "none",
		ram_block13a_57.port_b_data_out_clock = "clock1",
		ram_block13a_57.port_b_data_width = 1,
		ram_block13a_57.port_b_first_address = 24576,
		ram_block13a_57.port_b_first_bit_number = 9,
		ram_block13a_57.port_b_last_address = 32767,
		ram_block13a_57.port_b_logical_ram_depth = 262144,
		ram_block13a_57.port_b_logical_ram_width = 16,
		ram_block13a_57.port_b_read_enable_clock = "clock1",
		ram_block13a_57.ram_block_type = "AUTO",
		ram_block13a_57.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_58portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_58.clk0_core_clock_enable = "ena0",
		ram_block13a_58.clk0_input_clock_enable = "none",
		ram_block13a_58.clk1_core_clock_enable = "none",
		ram_block13a_58.clk1_input_clock_enable = "none",
		ram_block13a_58.clk1_output_clock_enable = "ena1",
		ram_block13a_58.connectivity_checking = "OFF",
		ram_block13a_58.data_interleave_offset_in_bits = 16,
		ram_block13a_58.data_interleave_width_in_bits = 1,
		ram_block13a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_58.operation_mode = "dual_port",
		ram_block13a_58.port_a_address_width = 11,
		ram_block13a_58.port_a_data_width = 4,
		ram_block13a_58.port_a_first_address = 6144,
		ram_block13a_58.port_a_first_bit_number = 10,
		ram_block13a_58.port_a_last_address = 8191,
		ram_block13a_58.port_a_logical_ram_depth = 65536,
		ram_block13a_58.port_a_logical_ram_width = 64,
		ram_block13a_58.port_b_address_clear = "none",
		ram_block13a_58.port_b_address_clock = "clock1",
		ram_block13a_58.port_b_address_width = 13,
		ram_block13a_58.port_b_data_out_clear = "none",
		ram_block13a_58.port_b_data_out_clock = "clock1",
		ram_block13a_58.port_b_data_width = 1,
		ram_block13a_58.port_b_first_address = 24576,
		ram_block13a_58.port_b_first_bit_number = 10,
		ram_block13a_58.port_b_last_address = 32767,
		ram_block13a_58.port_b_logical_ram_depth = 262144,
		ram_block13a_58.port_b_logical_ram_width = 16,
		ram_block13a_58.port_b_read_enable_clock = "clock1",
		ram_block13a_58.ram_block_type = "AUTO",
		ram_block13a_58.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_59portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_59.clk0_core_clock_enable = "ena0",
		ram_block13a_59.clk0_input_clock_enable = "none",
		ram_block13a_59.clk1_core_clock_enable = "none",
		ram_block13a_59.clk1_input_clock_enable = "none",
		ram_block13a_59.clk1_output_clock_enable = "ena1",
		ram_block13a_59.connectivity_checking = "OFF",
		ram_block13a_59.data_interleave_offset_in_bits = 16,
		ram_block13a_59.data_interleave_width_in_bits = 1,
		ram_block13a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_59.operation_mode = "dual_port",
		ram_block13a_59.port_a_address_width = 11,
		ram_block13a_59.port_a_data_width = 4,
		ram_block13a_59.port_a_first_address = 6144,
		ram_block13a_59.port_a_first_bit_number = 11,
		ram_block13a_59.port_a_last_address = 8191,
		ram_block13a_59.port_a_logical_ram_depth = 65536,
		ram_block13a_59.port_a_logical_ram_width = 64,
		ram_block13a_59.port_b_address_clear = "none",
		ram_block13a_59.port_b_address_clock = "clock1",
		ram_block13a_59.port_b_address_width = 13,
		ram_block13a_59.port_b_data_out_clear = "none",
		ram_block13a_59.port_b_data_out_clock = "clock1",
		ram_block13a_59.port_b_data_width = 1,
		ram_block13a_59.port_b_first_address = 24576,
		ram_block13a_59.port_b_first_bit_number = 11,
		ram_block13a_59.port_b_last_address = 32767,
		ram_block13a_59.port_b_logical_ram_depth = 262144,
		ram_block13a_59.port_b_logical_ram_width = 16,
		ram_block13a_59.port_b_read_enable_clock = "clock1",
		ram_block13a_59.ram_block_type = "AUTO",
		ram_block13a_59.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_60portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_60.clk0_core_clock_enable = "ena0",
		ram_block13a_60.clk0_input_clock_enable = "none",
		ram_block13a_60.clk1_core_clock_enable = "none",
		ram_block13a_60.clk1_input_clock_enable = "none",
		ram_block13a_60.clk1_output_clock_enable = "ena1",
		ram_block13a_60.connectivity_checking = "OFF",
		ram_block13a_60.data_interleave_offset_in_bits = 16,
		ram_block13a_60.data_interleave_width_in_bits = 1,
		ram_block13a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_60.operation_mode = "dual_port",
		ram_block13a_60.port_a_address_width = 11,
		ram_block13a_60.port_a_data_width = 4,
		ram_block13a_60.port_a_first_address = 6144,
		ram_block13a_60.port_a_first_bit_number = 12,
		ram_block13a_60.port_a_last_address = 8191,
		ram_block13a_60.port_a_logical_ram_depth = 65536,
		ram_block13a_60.port_a_logical_ram_width = 64,
		ram_block13a_60.port_b_address_clear = "none",
		ram_block13a_60.port_b_address_clock = "clock1",
		ram_block13a_60.port_b_address_width = 13,
		ram_block13a_60.port_b_data_out_clear = "none",
		ram_block13a_60.port_b_data_out_clock = "clock1",
		ram_block13a_60.port_b_data_width = 1,
		ram_block13a_60.port_b_first_address = 24576,
		ram_block13a_60.port_b_first_bit_number = 12,
		ram_block13a_60.port_b_last_address = 32767,
		ram_block13a_60.port_b_logical_ram_depth = 262144,
		ram_block13a_60.port_b_logical_ram_width = 16,
		ram_block13a_60.port_b_read_enable_clock = "clock1",
		ram_block13a_60.ram_block_type = "AUTO",
		ram_block13a_60.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_61portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_61.clk0_core_clock_enable = "ena0",
		ram_block13a_61.clk0_input_clock_enable = "none",
		ram_block13a_61.clk1_core_clock_enable = "none",
		ram_block13a_61.clk1_input_clock_enable = "none",
		ram_block13a_61.clk1_output_clock_enable = "ena1",
		ram_block13a_61.connectivity_checking = "OFF",
		ram_block13a_61.data_interleave_offset_in_bits = 16,
		ram_block13a_61.data_interleave_width_in_bits = 1,
		ram_block13a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_61.operation_mode = "dual_port",
		ram_block13a_61.port_a_address_width = 11,
		ram_block13a_61.port_a_data_width = 4,
		ram_block13a_61.port_a_first_address = 6144,
		ram_block13a_61.port_a_first_bit_number = 13,
		ram_block13a_61.port_a_last_address = 8191,
		ram_block13a_61.port_a_logical_ram_depth = 65536,
		ram_block13a_61.port_a_logical_ram_width = 64,
		ram_block13a_61.port_b_address_clear = "none",
		ram_block13a_61.port_b_address_clock = "clock1",
		ram_block13a_61.port_b_address_width = 13,
		ram_block13a_61.port_b_data_out_clear = "none",
		ram_block13a_61.port_b_data_out_clock = "clock1",
		ram_block13a_61.port_b_data_width = 1,
		ram_block13a_61.port_b_first_address = 24576,
		ram_block13a_61.port_b_first_bit_number = 13,
		ram_block13a_61.port_b_last_address = 32767,
		ram_block13a_61.port_b_logical_ram_depth = 262144,
		ram_block13a_61.port_b_logical_ram_width = 16,
		ram_block13a_61.port_b_read_enable_clock = "clock1",
		ram_block13a_61.ram_block_type = "AUTO",
		ram_block13a_61.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_62portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_62.clk0_core_clock_enable = "ena0",
		ram_block13a_62.clk0_input_clock_enable = "none",
		ram_block13a_62.clk1_core_clock_enable = "none",
		ram_block13a_62.clk1_input_clock_enable = "none",
		ram_block13a_62.clk1_output_clock_enable = "ena1",
		ram_block13a_62.connectivity_checking = "OFF",
		ram_block13a_62.data_interleave_offset_in_bits = 16,
		ram_block13a_62.data_interleave_width_in_bits = 1,
		ram_block13a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_62.operation_mode = "dual_port",
		ram_block13a_62.port_a_address_width = 11,
		ram_block13a_62.port_a_data_width = 4,
		ram_block13a_62.port_a_first_address = 6144,
		ram_block13a_62.port_a_first_bit_number = 14,
		ram_block13a_62.port_a_last_address = 8191,
		ram_block13a_62.port_a_logical_ram_depth = 65536,
		ram_block13a_62.port_a_logical_ram_width = 64,
		ram_block13a_62.port_b_address_clear = "none",
		ram_block13a_62.port_b_address_clock = "clock1",
		ram_block13a_62.port_b_address_width = 13,
		ram_block13a_62.port_b_data_out_clear = "none",
		ram_block13a_62.port_b_data_out_clock = "clock1",
		ram_block13a_62.port_b_data_width = 1,
		ram_block13a_62.port_b_first_address = 24576,
		ram_block13a_62.port_b_first_bit_number = 14,
		ram_block13a_62.port_b_last_address = 32767,
		ram_block13a_62.port_b_logical_ram_depth = 262144,
		ram_block13a_62.port_b_logical_ram_width = 16,
		ram_block13a_62.port_b_read_enable_clock = "clock1",
		ram_block13a_62.ram_block_type = "AUTO",
		ram_block13a_62.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_63portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_63.clk0_core_clock_enable = "ena0",
		ram_block13a_63.clk0_input_clock_enable = "none",
		ram_block13a_63.clk1_core_clock_enable = "none",
		ram_block13a_63.clk1_input_clock_enable = "none",
		ram_block13a_63.clk1_output_clock_enable = "ena1",
		ram_block13a_63.connectivity_checking = "OFF",
		ram_block13a_63.data_interleave_offset_in_bits = 16,
		ram_block13a_63.data_interleave_width_in_bits = 1,
		ram_block13a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_63.operation_mode = "dual_port",
		ram_block13a_63.port_a_address_width = 11,
		ram_block13a_63.port_a_data_width = 4,
		ram_block13a_63.port_a_first_address = 6144,
		ram_block13a_63.port_a_first_bit_number = 15,
		ram_block13a_63.port_a_last_address = 8191,
		ram_block13a_63.port_a_logical_ram_depth = 65536,
		ram_block13a_63.port_a_logical_ram_width = 64,
		ram_block13a_63.port_b_address_clear = "none",
		ram_block13a_63.port_b_address_clock = "clock1",
		ram_block13a_63.port_b_address_width = 13,
		ram_block13a_63.port_b_data_out_clear = "none",
		ram_block13a_63.port_b_data_out_clock = "clock1",
		ram_block13a_63.port_b_data_width = 1,
		ram_block13a_63.port_b_first_address = 24576,
		ram_block13a_63.port_b_first_bit_number = 15,
		ram_block13a_63.port_b_last_address = 32767,
		ram_block13a_63.port_b_logical_ram_depth = 262144,
		ram_block13a_63.port_b_logical_ram_width = 16,
		ram_block13a_63.port_b_read_enable_clock = "clock1",
		ram_block13a_63.ram_block_type = "AUTO",
		ram_block13a_63.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_64portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_64.clk0_core_clock_enable = "ena0",
		ram_block13a_64.clk0_input_clock_enable = "none",
		ram_block13a_64.clk1_core_clock_enable = "none",
		ram_block13a_64.clk1_input_clock_enable = "none",
		ram_block13a_64.clk1_output_clock_enable = "ena1",
		ram_block13a_64.connectivity_checking = "OFF",
		ram_block13a_64.data_interleave_offset_in_bits = 16,
		ram_block13a_64.data_interleave_width_in_bits = 1,
		ram_block13a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_64.operation_mode = "dual_port",
		ram_block13a_64.port_a_address_width = 11,
		ram_block13a_64.port_a_data_width = 4,
		ram_block13a_64.port_a_first_address = 8192,
		ram_block13a_64.port_a_first_bit_number = 0,
		ram_block13a_64.port_a_last_address = 10239,
		ram_block13a_64.port_a_logical_ram_depth = 65536,
		ram_block13a_64.port_a_logical_ram_width = 64,
		ram_block13a_64.port_b_address_clear = "none",
		ram_block13a_64.port_b_address_clock = "clock1",
		ram_block13a_64.port_b_address_width = 13,
		ram_block13a_64.port_b_data_out_clear = "none",
		ram_block13a_64.port_b_data_out_clock = "clock1",
		ram_block13a_64.port_b_data_width = 1,
		ram_block13a_64.port_b_first_address = 32768,
		ram_block13a_64.port_b_first_bit_number = 0,
		ram_block13a_64.port_b_last_address = 40959,
		ram_block13a_64.port_b_logical_ram_depth = 262144,
		ram_block13a_64.port_b_logical_ram_width = 16,
		ram_block13a_64.port_b_read_enable_clock = "clock1",
		ram_block13a_64.ram_block_type = "AUTO",
		ram_block13a_64.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_65portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_65.clk0_core_clock_enable = "ena0",
		ram_block13a_65.clk0_input_clock_enable = "none",
		ram_block13a_65.clk1_core_clock_enable = "none",
		ram_block13a_65.clk1_input_clock_enable = "none",
		ram_block13a_65.clk1_output_clock_enable = "ena1",
		ram_block13a_65.connectivity_checking = "OFF",
		ram_block13a_65.data_interleave_offset_in_bits = 16,
		ram_block13a_65.data_interleave_width_in_bits = 1,
		ram_block13a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_65.operation_mode = "dual_port",
		ram_block13a_65.port_a_address_width = 11,
		ram_block13a_65.port_a_data_width = 4,
		ram_block13a_65.port_a_first_address = 8192,
		ram_block13a_65.port_a_first_bit_number = 1,
		ram_block13a_65.port_a_last_address = 10239,
		ram_block13a_65.port_a_logical_ram_depth = 65536,
		ram_block13a_65.port_a_logical_ram_width = 64,
		ram_block13a_65.port_b_address_clear = "none",
		ram_block13a_65.port_b_address_clock = "clock1",
		ram_block13a_65.port_b_address_width = 13,
		ram_block13a_65.port_b_data_out_clear = "none",
		ram_block13a_65.port_b_data_out_clock = "clock1",
		ram_block13a_65.port_b_data_width = 1,
		ram_block13a_65.port_b_first_address = 32768,
		ram_block13a_65.port_b_first_bit_number = 1,
		ram_block13a_65.port_b_last_address = 40959,
		ram_block13a_65.port_b_logical_ram_depth = 262144,
		ram_block13a_65.port_b_logical_ram_width = 16,
		ram_block13a_65.port_b_read_enable_clock = "clock1",
		ram_block13a_65.ram_block_type = "AUTO",
		ram_block13a_65.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_66portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_66.clk0_core_clock_enable = "ena0",
		ram_block13a_66.clk0_input_clock_enable = "none",
		ram_block13a_66.clk1_core_clock_enable = "none",
		ram_block13a_66.clk1_input_clock_enable = "none",
		ram_block13a_66.clk1_output_clock_enable = "ena1",
		ram_block13a_66.connectivity_checking = "OFF",
		ram_block13a_66.data_interleave_offset_in_bits = 16,
		ram_block13a_66.data_interleave_width_in_bits = 1,
		ram_block13a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_66.operation_mode = "dual_port",
		ram_block13a_66.port_a_address_width = 11,
		ram_block13a_66.port_a_data_width = 4,
		ram_block13a_66.port_a_first_address = 8192,
		ram_block13a_66.port_a_first_bit_number = 2,
		ram_block13a_66.port_a_last_address = 10239,
		ram_block13a_66.port_a_logical_ram_depth = 65536,
		ram_block13a_66.port_a_logical_ram_width = 64,
		ram_block13a_66.port_b_address_clear = "none",
		ram_block13a_66.port_b_address_clock = "clock1",
		ram_block13a_66.port_b_address_width = 13,
		ram_block13a_66.port_b_data_out_clear = "none",
		ram_block13a_66.port_b_data_out_clock = "clock1",
		ram_block13a_66.port_b_data_width = 1,
		ram_block13a_66.port_b_first_address = 32768,
		ram_block13a_66.port_b_first_bit_number = 2,
		ram_block13a_66.port_b_last_address = 40959,
		ram_block13a_66.port_b_logical_ram_depth = 262144,
		ram_block13a_66.port_b_logical_ram_width = 16,
		ram_block13a_66.port_b_read_enable_clock = "clock1",
		ram_block13a_66.ram_block_type = "AUTO",
		ram_block13a_66.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_67portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_67.clk0_core_clock_enable = "ena0",
		ram_block13a_67.clk0_input_clock_enable = "none",
		ram_block13a_67.clk1_core_clock_enable = "none",
		ram_block13a_67.clk1_input_clock_enable = "none",
		ram_block13a_67.clk1_output_clock_enable = "ena1",
		ram_block13a_67.connectivity_checking = "OFF",
		ram_block13a_67.data_interleave_offset_in_bits = 16,
		ram_block13a_67.data_interleave_width_in_bits = 1,
		ram_block13a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_67.operation_mode = "dual_port",
		ram_block13a_67.port_a_address_width = 11,
		ram_block13a_67.port_a_data_width = 4,
		ram_block13a_67.port_a_first_address = 8192,
		ram_block13a_67.port_a_first_bit_number = 3,
		ram_block13a_67.port_a_last_address = 10239,
		ram_block13a_67.port_a_logical_ram_depth = 65536,
		ram_block13a_67.port_a_logical_ram_width = 64,
		ram_block13a_67.port_b_address_clear = "none",
		ram_block13a_67.port_b_address_clock = "clock1",
		ram_block13a_67.port_b_address_width = 13,
		ram_block13a_67.port_b_data_out_clear = "none",
		ram_block13a_67.port_b_data_out_clock = "clock1",
		ram_block13a_67.port_b_data_width = 1,
		ram_block13a_67.port_b_first_address = 32768,
		ram_block13a_67.port_b_first_bit_number = 3,
		ram_block13a_67.port_b_last_address = 40959,
		ram_block13a_67.port_b_logical_ram_depth = 262144,
		ram_block13a_67.port_b_logical_ram_width = 16,
		ram_block13a_67.port_b_read_enable_clock = "clock1",
		ram_block13a_67.ram_block_type = "AUTO",
		ram_block13a_67.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_68portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_68.clk0_core_clock_enable = "ena0",
		ram_block13a_68.clk0_input_clock_enable = "none",
		ram_block13a_68.clk1_core_clock_enable = "none",
		ram_block13a_68.clk1_input_clock_enable = "none",
		ram_block13a_68.clk1_output_clock_enable = "ena1",
		ram_block13a_68.connectivity_checking = "OFF",
		ram_block13a_68.data_interleave_offset_in_bits = 16,
		ram_block13a_68.data_interleave_width_in_bits = 1,
		ram_block13a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_68.operation_mode = "dual_port",
		ram_block13a_68.port_a_address_width = 11,
		ram_block13a_68.port_a_data_width = 4,
		ram_block13a_68.port_a_first_address = 8192,
		ram_block13a_68.port_a_first_bit_number = 4,
		ram_block13a_68.port_a_last_address = 10239,
		ram_block13a_68.port_a_logical_ram_depth = 65536,
		ram_block13a_68.port_a_logical_ram_width = 64,
		ram_block13a_68.port_b_address_clear = "none",
		ram_block13a_68.port_b_address_clock = "clock1",
		ram_block13a_68.port_b_address_width = 13,
		ram_block13a_68.port_b_data_out_clear = "none",
		ram_block13a_68.port_b_data_out_clock = "clock1",
		ram_block13a_68.port_b_data_width = 1,
		ram_block13a_68.port_b_first_address = 32768,
		ram_block13a_68.port_b_first_bit_number = 4,
		ram_block13a_68.port_b_last_address = 40959,
		ram_block13a_68.port_b_logical_ram_depth = 262144,
		ram_block13a_68.port_b_logical_ram_width = 16,
		ram_block13a_68.port_b_read_enable_clock = "clock1",
		ram_block13a_68.ram_block_type = "AUTO",
		ram_block13a_68.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_69portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_69.clk0_core_clock_enable = "ena0",
		ram_block13a_69.clk0_input_clock_enable = "none",
		ram_block13a_69.clk1_core_clock_enable = "none",
		ram_block13a_69.clk1_input_clock_enable = "none",
		ram_block13a_69.clk1_output_clock_enable = "ena1",
		ram_block13a_69.connectivity_checking = "OFF",
		ram_block13a_69.data_interleave_offset_in_bits = 16,
		ram_block13a_69.data_interleave_width_in_bits = 1,
		ram_block13a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_69.operation_mode = "dual_port",
		ram_block13a_69.port_a_address_width = 11,
		ram_block13a_69.port_a_data_width = 4,
		ram_block13a_69.port_a_first_address = 8192,
		ram_block13a_69.port_a_first_bit_number = 5,
		ram_block13a_69.port_a_last_address = 10239,
		ram_block13a_69.port_a_logical_ram_depth = 65536,
		ram_block13a_69.port_a_logical_ram_width = 64,
		ram_block13a_69.port_b_address_clear = "none",
		ram_block13a_69.port_b_address_clock = "clock1",
		ram_block13a_69.port_b_address_width = 13,
		ram_block13a_69.port_b_data_out_clear = "none",
		ram_block13a_69.port_b_data_out_clock = "clock1",
		ram_block13a_69.port_b_data_width = 1,
		ram_block13a_69.port_b_first_address = 32768,
		ram_block13a_69.port_b_first_bit_number = 5,
		ram_block13a_69.port_b_last_address = 40959,
		ram_block13a_69.port_b_logical_ram_depth = 262144,
		ram_block13a_69.port_b_logical_ram_width = 16,
		ram_block13a_69.port_b_read_enable_clock = "clock1",
		ram_block13a_69.ram_block_type = "AUTO",
		ram_block13a_69.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_70portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_70.clk0_core_clock_enable = "ena0",
		ram_block13a_70.clk0_input_clock_enable = "none",
		ram_block13a_70.clk1_core_clock_enable = "none",
		ram_block13a_70.clk1_input_clock_enable = "none",
		ram_block13a_70.clk1_output_clock_enable = "ena1",
		ram_block13a_70.connectivity_checking = "OFF",
		ram_block13a_70.data_interleave_offset_in_bits = 16,
		ram_block13a_70.data_interleave_width_in_bits = 1,
		ram_block13a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_70.operation_mode = "dual_port",
		ram_block13a_70.port_a_address_width = 11,
		ram_block13a_70.port_a_data_width = 4,
		ram_block13a_70.port_a_first_address = 8192,
		ram_block13a_70.port_a_first_bit_number = 6,
		ram_block13a_70.port_a_last_address = 10239,
		ram_block13a_70.port_a_logical_ram_depth = 65536,
		ram_block13a_70.port_a_logical_ram_width = 64,
		ram_block13a_70.port_b_address_clear = "none",
		ram_block13a_70.port_b_address_clock = "clock1",
		ram_block13a_70.port_b_address_width = 13,
		ram_block13a_70.port_b_data_out_clear = "none",
		ram_block13a_70.port_b_data_out_clock = "clock1",
		ram_block13a_70.port_b_data_width = 1,
		ram_block13a_70.port_b_first_address = 32768,
		ram_block13a_70.port_b_first_bit_number = 6,
		ram_block13a_70.port_b_last_address = 40959,
		ram_block13a_70.port_b_logical_ram_depth = 262144,
		ram_block13a_70.port_b_logical_ram_width = 16,
		ram_block13a_70.port_b_read_enable_clock = "clock1",
		ram_block13a_70.ram_block_type = "AUTO",
		ram_block13a_70.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_71portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_71.clk0_core_clock_enable = "ena0",
		ram_block13a_71.clk0_input_clock_enable = "none",
		ram_block13a_71.clk1_core_clock_enable = "none",
		ram_block13a_71.clk1_input_clock_enable = "none",
		ram_block13a_71.clk1_output_clock_enable = "ena1",
		ram_block13a_71.connectivity_checking = "OFF",
		ram_block13a_71.data_interleave_offset_in_bits = 16,
		ram_block13a_71.data_interleave_width_in_bits = 1,
		ram_block13a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_71.operation_mode = "dual_port",
		ram_block13a_71.port_a_address_width = 11,
		ram_block13a_71.port_a_data_width = 4,
		ram_block13a_71.port_a_first_address = 8192,
		ram_block13a_71.port_a_first_bit_number = 7,
		ram_block13a_71.port_a_last_address = 10239,
		ram_block13a_71.port_a_logical_ram_depth = 65536,
		ram_block13a_71.port_a_logical_ram_width = 64,
		ram_block13a_71.port_b_address_clear = "none",
		ram_block13a_71.port_b_address_clock = "clock1",
		ram_block13a_71.port_b_address_width = 13,
		ram_block13a_71.port_b_data_out_clear = "none",
		ram_block13a_71.port_b_data_out_clock = "clock1",
		ram_block13a_71.port_b_data_width = 1,
		ram_block13a_71.port_b_first_address = 32768,
		ram_block13a_71.port_b_first_bit_number = 7,
		ram_block13a_71.port_b_last_address = 40959,
		ram_block13a_71.port_b_logical_ram_depth = 262144,
		ram_block13a_71.port_b_logical_ram_width = 16,
		ram_block13a_71.port_b_read_enable_clock = "clock1",
		ram_block13a_71.ram_block_type = "AUTO",
		ram_block13a_71.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_72
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_72portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_72.clk0_core_clock_enable = "ena0",
		ram_block13a_72.clk0_input_clock_enable = "none",
		ram_block13a_72.clk1_core_clock_enable = "none",
		ram_block13a_72.clk1_input_clock_enable = "none",
		ram_block13a_72.clk1_output_clock_enable = "ena1",
		ram_block13a_72.connectivity_checking = "OFF",
		ram_block13a_72.data_interleave_offset_in_bits = 16,
		ram_block13a_72.data_interleave_width_in_bits = 1,
		ram_block13a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_72.operation_mode = "dual_port",
		ram_block13a_72.port_a_address_width = 11,
		ram_block13a_72.port_a_data_width = 4,
		ram_block13a_72.port_a_first_address = 8192,
		ram_block13a_72.port_a_first_bit_number = 8,
		ram_block13a_72.port_a_last_address = 10239,
		ram_block13a_72.port_a_logical_ram_depth = 65536,
		ram_block13a_72.port_a_logical_ram_width = 64,
		ram_block13a_72.port_b_address_clear = "none",
		ram_block13a_72.port_b_address_clock = "clock1",
		ram_block13a_72.port_b_address_width = 13,
		ram_block13a_72.port_b_data_out_clear = "none",
		ram_block13a_72.port_b_data_out_clock = "clock1",
		ram_block13a_72.port_b_data_width = 1,
		ram_block13a_72.port_b_first_address = 32768,
		ram_block13a_72.port_b_first_bit_number = 8,
		ram_block13a_72.port_b_last_address = 40959,
		ram_block13a_72.port_b_logical_ram_depth = 262144,
		ram_block13a_72.port_b_logical_ram_width = 16,
		ram_block13a_72.port_b_read_enable_clock = "clock1",
		ram_block13a_72.ram_block_type = "AUTO",
		ram_block13a_72.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_73
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_73portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_73.clk0_core_clock_enable = "ena0",
		ram_block13a_73.clk0_input_clock_enable = "none",
		ram_block13a_73.clk1_core_clock_enable = "none",
		ram_block13a_73.clk1_input_clock_enable = "none",
		ram_block13a_73.clk1_output_clock_enable = "ena1",
		ram_block13a_73.connectivity_checking = "OFF",
		ram_block13a_73.data_interleave_offset_in_bits = 16,
		ram_block13a_73.data_interleave_width_in_bits = 1,
		ram_block13a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_73.operation_mode = "dual_port",
		ram_block13a_73.port_a_address_width = 11,
		ram_block13a_73.port_a_data_width = 4,
		ram_block13a_73.port_a_first_address = 8192,
		ram_block13a_73.port_a_first_bit_number = 9,
		ram_block13a_73.port_a_last_address = 10239,
		ram_block13a_73.port_a_logical_ram_depth = 65536,
		ram_block13a_73.port_a_logical_ram_width = 64,
		ram_block13a_73.port_b_address_clear = "none",
		ram_block13a_73.port_b_address_clock = "clock1",
		ram_block13a_73.port_b_address_width = 13,
		ram_block13a_73.port_b_data_out_clear = "none",
		ram_block13a_73.port_b_data_out_clock = "clock1",
		ram_block13a_73.port_b_data_width = 1,
		ram_block13a_73.port_b_first_address = 32768,
		ram_block13a_73.port_b_first_bit_number = 9,
		ram_block13a_73.port_b_last_address = 40959,
		ram_block13a_73.port_b_logical_ram_depth = 262144,
		ram_block13a_73.port_b_logical_ram_width = 16,
		ram_block13a_73.port_b_read_enable_clock = "clock1",
		ram_block13a_73.ram_block_type = "AUTO",
		ram_block13a_73.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_74
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_74portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_74.clk0_core_clock_enable = "ena0",
		ram_block13a_74.clk0_input_clock_enable = "none",
		ram_block13a_74.clk1_core_clock_enable = "none",
		ram_block13a_74.clk1_input_clock_enable = "none",
		ram_block13a_74.clk1_output_clock_enable = "ena1",
		ram_block13a_74.connectivity_checking = "OFF",
		ram_block13a_74.data_interleave_offset_in_bits = 16,
		ram_block13a_74.data_interleave_width_in_bits = 1,
		ram_block13a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_74.operation_mode = "dual_port",
		ram_block13a_74.port_a_address_width = 11,
		ram_block13a_74.port_a_data_width = 4,
		ram_block13a_74.port_a_first_address = 8192,
		ram_block13a_74.port_a_first_bit_number = 10,
		ram_block13a_74.port_a_last_address = 10239,
		ram_block13a_74.port_a_logical_ram_depth = 65536,
		ram_block13a_74.port_a_logical_ram_width = 64,
		ram_block13a_74.port_b_address_clear = "none",
		ram_block13a_74.port_b_address_clock = "clock1",
		ram_block13a_74.port_b_address_width = 13,
		ram_block13a_74.port_b_data_out_clear = "none",
		ram_block13a_74.port_b_data_out_clock = "clock1",
		ram_block13a_74.port_b_data_width = 1,
		ram_block13a_74.port_b_first_address = 32768,
		ram_block13a_74.port_b_first_bit_number = 10,
		ram_block13a_74.port_b_last_address = 40959,
		ram_block13a_74.port_b_logical_ram_depth = 262144,
		ram_block13a_74.port_b_logical_ram_width = 16,
		ram_block13a_74.port_b_read_enable_clock = "clock1",
		ram_block13a_74.ram_block_type = "AUTO",
		ram_block13a_74.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_75
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_75portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_75.clk0_core_clock_enable = "ena0",
		ram_block13a_75.clk0_input_clock_enable = "none",
		ram_block13a_75.clk1_core_clock_enable = "none",
		ram_block13a_75.clk1_input_clock_enable = "none",
		ram_block13a_75.clk1_output_clock_enable = "ena1",
		ram_block13a_75.connectivity_checking = "OFF",
		ram_block13a_75.data_interleave_offset_in_bits = 16,
		ram_block13a_75.data_interleave_width_in_bits = 1,
		ram_block13a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_75.operation_mode = "dual_port",
		ram_block13a_75.port_a_address_width = 11,
		ram_block13a_75.port_a_data_width = 4,
		ram_block13a_75.port_a_first_address = 8192,
		ram_block13a_75.port_a_first_bit_number = 11,
		ram_block13a_75.port_a_last_address = 10239,
		ram_block13a_75.port_a_logical_ram_depth = 65536,
		ram_block13a_75.port_a_logical_ram_width = 64,
		ram_block13a_75.port_b_address_clear = "none",
		ram_block13a_75.port_b_address_clock = "clock1",
		ram_block13a_75.port_b_address_width = 13,
		ram_block13a_75.port_b_data_out_clear = "none",
		ram_block13a_75.port_b_data_out_clock = "clock1",
		ram_block13a_75.port_b_data_width = 1,
		ram_block13a_75.port_b_first_address = 32768,
		ram_block13a_75.port_b_first_bit_number = 11,
		ram_block13a_75.port_b_last_address = 40959,
		ram_block13a_75.port_b_logical_ram_depth = 262144,
		ram_block13a_75.port_b_logical_ram_width = 16,
		ram_block13a_75.port_b_read_enable_clock = "clock1",
		ram_block13a_75.ram_block_type = "AUTO",
		ram_block13a_75.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_76
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_76portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_76.clk0_core_clock_enable = "ena0",
		ram_block13a_76.clk0_input_clock_enable = "none",
		ram_block13a_76.clk1_core_clock_enable = "none",
		ram_block13a_76.clk1_input_clock_enable = "none",
		ram_block13a_76.clk1_output_clock_enable = "ena1",
		ram_block13a_76.connectivity_checking = "OFF",
		ram_block13a_76.data_interleave_offset_in_bits = 16,
		ram_block13a_76.data_interleave_width_in_bits = 1,
		ram_block13a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_76.operation_mode = "dual_port",
		ram_block13a_76.port_a_address_width = 11,
		ram_block13a_76.port_a_data_width = 4,
		ram_block13a_76.port_a_first_address = 8192,
		ram_block13a_76.port_a_first_bit_number = 12,
		ram_block13a_76.port_a_last_address = 10239,
		ram_block13a_76.port_a_logical_ram_depth = 65536,
		ram_block13a_76.port_a_logical_ram_width = 64,
		ram_block13a_76.port_b_address_clear = "none",
		ram_block13a_76.port_b_address_clock = "clock1",
		ram_block13a_76.port_b_address_width = 13,
		ram_block13a_76.port_b_data_out_clear = "none",
		ram_block13a_76.port_b_data_out_clock = "clock1",
		ram_block13a_76.port_b_data_width = 1,
		ram_block13a_76.port_b_first_address = 32768,
		ram_block13a_76.port_b_first_bit_number = 12,
		ram_block13a_76.port_b_last_address = 40959,
		ram_block13a_76.port_b_logical_ram_depth = 262144,
		ram_block13a_76.port_b_logical_ram_width = 16,
		ram_block13a_76.port_b_read_enable_clock = "clock1",
		ram_block13a_76.ram_block_type = "AUTO",
		ram_block13a_76.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_77
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_77portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_77.clk0_core_clock_enable = "ena0",
		ram_block13a_77.clk0_input_clock_enable = "none",
		ram_block13a_77.clk1_core_clock_enable = "none",
		ram_block13a_77.clk1_input_clock_enable = "none",
		ram_block13a_77.clk1_output_clock_enable = "ena1",
		ram_block13a_77.connectivity_checking = "OFF",
		ram_block13a_77.data_interleave_offset_in_bits = 16,
		ram_block13a_77.data_interleave_width_in_bits = 1,
		ram_block13a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_77.operation_mode = "dual_port",
		ram_block13a_77.port_a_address_width = 11,
		ram_block13a_77.port_a_data_width = 4,
		ram_block13a_77.port_a_first_address = 8192,
		ram_block13a_77.port_a_first_bit_number = 13,
		ram_block13a_77.port_a_last_address = 10239,
		ram_block13a_77.port_a_logical_ram_depth = 65536,
		ram_block13a_77.port_a_logical_ram_width = 64,
		ram_block13a_77.port_b_address_clear = "none",
		ram_block13a_77.port_b_address_clock = "clock1",
		ram_block13a_77.port_b_address_width = 13,
		ram_block13a_77.port_b_data_out_clear = "none",
		ram_block13a_77.port_b_data_out_clock = "clock1",
		ram_block13a_77.port_b_data_width = 1,
		ram_block13a_77.port_b_first_address = 32768,
		ram_block13a_77.port_b_first_bit_number = 13,
		ram_block13a_77.port_b_last_address = 40959,
		ram_block13a_77.port_b_logical_ram_depth = 262144,
		ram_block13a_77.port_b_logical_ram_width = 16,
		ram_block13a_77.port_b_read_enable_clock = "clock1",
		ram_block13a_77.ram_block_type = "AUTO",
		ram_block13a_77.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_78
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_78portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_78.clk0_core_clock_enable = "ena0",
		ram_block13a_78.clk0_input_clock_enable = "none",
		ram_block13a_78.clk1_core_clock_enable = "none",
		ram_block13a_78.clk1_input_clock_enable = "none",
		ram_block13a_78.clk1_output_clock_enable = "ena1",
		ram_block13a_78.connectivity_checking = "OFF",
		ram_block13a_78.data_interleave_offset_in_bits = 16,
		ram_block13a_78.data_interleave_width_in_bits = 1,
		ram_block13a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_78.operation_mode = "dual_port",
		ram_block13a_78.port_a_address_width = 11,
		ram_block13a_78.port_a_data_width = 4,
		ram_block13a_78.port_a_first_address = 8192,
		ram_block13a_78.port_a_first_bit_number = 14,
		ram_block13a_78.port_a_last_address = 10239,
		ram_block13a_78.port_a_logical_ram_depth = 65536,
		ram_block13a_78.port_a_logical_ram_width = 64,
		ram_block13a_78.port_b_address_clear = "none",
		ram_block13a_78.port_b_address_clock = "clock1",
		ram_block13a_78.port_b_address_width = 13,
		ram_block13a_78.port_b_data_out_clear = "none",
		ram_block13a_78.port_b_data_out_clock = "clock1",
		ram_block13a_78.port_b_data_width = 1,
		ram_block13a_78.port_b_first_address = 32768,
		ram_block13a_78.port_b_first_bit_number = 14,
		ram_block13a_78.port_b_last_address = 40959,
		ram_block13a_78.port_b_logical_ram_depth = 262144,
		ram_block13a_78.port_b_logical_ram_width = 16,
		ram_block13a_78.port_b_read_enable_clock = "clock1",
		ram_block13a_78.ram_block_type = "AUTO",
		ram_block13a_78.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_79
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_79portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_79.clk0_core_clock_enable = "ena0",
		ram_block13a_79.clk0_input_clock_enable = "none",
		ram_block13a_79.clk1_core_clock_enable = "none",
		ram_block13a_79.clk1_input_clock_enable = "none",
		ram_block13a_79.clk1_output_clock_enable = "ena1",
		ram_block13a_79.connectivity_checking = "OFF",
		ram_block13a_79.data_interleave_offset_in_bits = 16,
		ram_block13a_79.data_interleave_width_in_bits = 1,
		ram_block13a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_79.operation_mode = "dual_port",
		ram_block13a_79.port_a_address_width = 11,
		ram_block13a_79.port_a_data_width = 4,
		ram_block13a_79.port_a_first_address = 8192,
		ram_block13a_79.port_a_first_bit_number = 15,
		ram_block13a_79.port_a_last_address = 10239,
		ram_block13a_79.port_a_logical_ram_depth = 65536,
		ram_block13a_79.port_a_logical_ram_width = 64,
		ram_block13a_79.port_b_address_clear = "none",
		ram_block13a_79.port_b_address_clock = "clock1",
		ram_block13a_79.port_b_address_width = 13,
		ram_block13a_79.port_b_data_out_clear = "none",
		ram_block13a_79.port_b_data_out_clock = "clock1",
		ram_block13a_79.port_b_data_width = 1,
		ram_block13a_79.port_b_first_address = 32768,
		ram_block13a_79.port_b_first_bit_number = 15,
		ram_block13a_79.port_b_last_address = 40959,
		ram_block13a_79.port_b_logical_ram_depth = 262144,
		ram_block13a_79.port_b_logical_ram_width = 16,
		ram_block13a_79.port_b_read_enable_clock = "clock1",
		ram_block13a_79.ram_block_type = "AUTO",
		ram_block13a_79.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_80
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_80portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_80.clk0_core_clock_enable = "ena0",
		ram_block13a_80.clk0_input_clock_enable = "none",
		ram_block13a_80.clk1_core_clock_enable = "none",
		ram_block13a_80.clk1_input_clock_enable = "none",
		ram_block13a_80.clk1_output_clock_enable = "ena1",
		ram_block13a_80.connectivity_checking = "OFF",
		ram_block13a_80.data_interleave_offset_in_bits = 16,
		ram_block13a_80.data_interleave_width_in_bits = 1,
		ram_block13a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_80.operation_mode = "dual_port",
		ram_block13a_80.port_a_address_width = 11,
		ram_block13a_80.port_a_data_width = 4,
		ram_block13a_80.port_a_first_address = 10240,
		ram_block13a_80.port_a_first_bit_number = 0,
		ram_block13a_80.port_a_last_address = 12287,
		ram_block13a_80.port_a_logical_ram_depth = 65536,
		ram_block13a_80.port_a_logical_ram_width = 64,
		ram_block13a_80.port_b_address_clear = "none",
		ram_block13a_80.port_b_address_clock = "clock1",
		ram_block13a_80.port_b_address_width = 13,
		ram_block13a_80.port_b_data_out_clear = "none",
		ram_block13a_80.port_b_data_out_clock = "clock1",
		ram_block13a_80.port_b_data_width = 1,
		ram_block13a_80.port_b_first_address = 40960,
		ram_block13a_80.port_b_first_bit_number = 0,
		ram_block13a_80.port_b_last_address = 49151,
		ram_block13a_80.port_b_logical_ram_depth = 262144,
		ram_block13a_80.port_b_logical_ram_width = 16,
		ram_block13a_80.port_b_read_enable_clock = "clock1",
		ram_block13a_80.ram_block_type = "AUTO",
		ram_block13a_80.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_81
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_81portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_81.clk0_core_clock_enable = "ena0",
		ram_block13a_81.clk0_input_clock_enable = "none",
		ram_block13a_81.clk1_core_clock_enable = "none",
		ram_block13a_81.clk1_input_clock_enable = "none",
		ram_block13a_81.clk1_output_clock_enable = "ena1",
		ram_block13a_81.connectivity_checking = "OFF",
		ram_block13a_81.data_interleave_offset_in_bits = 16,
		ram_block13a_81.data_interleave_width_in_bits = 1,
		ram_block13a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_81.operation_mode = "dual_port",
		ram_block13a_81.port_a_address_width = 11,
		ram_block13a_81.port_a_data_width = 4,
		ram_block13a_81.port_a_first_address = 10240,
		ram_block13a_81.port_a_first_bit_number = 1,
		ram_block13a_81.port_a_last_address = 12287,
		ram_block13a_81.port_a_logical_ram_depth = 65536,
		ram_block13a_81.port_a_logical_ram_width = 64,
		ram_block13a_81.port_b_address_clear = "none",
		ram_block13a_81.port_b_address_clock = "clock1",
		ram_block13a_81.port_b_address_width = 13,
		ram_block13a_81.port_b_data_out_clear = "none",
		ram_block13a_81.port_b_data_out_clock = "clock1",
		ram_block13a_81.port_b_data_width = 1,
		ram_block13a_81.port_b_first_address = 40960,
		ram_block13a_81.port_b_first_bit_number = 1,
		ram_block13a_81.port_b_last_address = 49151,
		ram_block13a_81.port_b_logical_ram_depth = 262144,
		ram_block13a_81.port_b_logical_ram_width = 16,
		ram_block13a_81.port_b_read_enable_clock = "clock1",
		ram_block13a_81.ram_block_type = "AUTO",
		ram_block13a_81.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_82
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_82portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_82.clk0_core_clock_enable = "ena0",
		ram_block13a_82.clk0_input_clock_enable = "none",
		ram_block13a_82.clk1_core_clock_enable = "none",
		ram_block13a_82.clk1_input_clock_enable = "none",
		ram_block13a_82.clk1_output_clock_enable = "ena1",
		ram_block13a_82.connectivity_checking = "OFF",
		ram_block13a_82.data_interleave_offset_in_bits = 16,
		ram_block13a_82.data_interleave_width_in_bits = 1,
		ram_block13a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_82.operation_mode = "dual_port",
		ram_block13a_82.port_a_address_width = 11,
		ram_block13a_82.port_a_data_width = 4,
		ram_block13a_82.port_a_first_address = 10240,
		ram_block13a_82.port_a_first_bit_number = 2,
		ram_block13a_82.port_a_last_address = 12287,
		ram_block13a_82.port_a_logical_ram_depth = 65536,
		ram_block13a_82.port_a_logical_ram_width = 64,
		ram_block13a_82.port_b_address_clear = "none",
		ram_block13a_82.port_b_address_clock = "clock1",
		ram_block13a_82.port_b_address_width = 13,
		ram_block13a_82.port_b_data_out_clear = "none",
		ram_block13a_82.port_b_data_out_clock = "clock1",
		ram_block13a_82.port_b_data_width = 1,
		ram_block13a_82.port_b_first_address = 40960,
		ram_block13a_82.port_b_first_bit_number = 2,
		ram_block13a_82.port_b_last_address = 49151,
		ram_block13a_82.port_b_logical_ram_depth = 262144,
		ram_block13a_82.port_b_logical_ram_width = 16,
		ram_block13a_82.port_b_read_enable_clock = "clock1",
		ram_block13a_82.ram_block_type = "AUTO",
		ram_block13a_82.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_83
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_83portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_83.clk0_core_clock_enable = "ena0",
		ram_block13a_83.clk0_input_clock_enable = "none",
		ram_block13a_83.clk1_core_clock_enable = "none",
		ram_block13a_83.clk1_input_clock_enable = "none",
		ram_block13a_83.clk1_output_clock_enable = "ena1",
		ram_block13a_83.connectivity_checking = "OFF",
		ram_block13a_83.data_interleave_offset_in_bits = 16,
		ram_block13a_83.data_interleave_width_in_bits = 1,
		ram_block13a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_83.operation_mode = "dual_port",
		ram_block13a_83.port_a_address_width = 11,
		ram_block13a_83.port_a_data_width = 4,
		ram_block13a_83.port_a_first_address = 10240,
		ram_block13a_83.port_a_first_bit_number = 3,
		ram_block13a_83.port_a_last_address = 12287,
		ram_block13a_83.port_a_logical_ram_depth = 65536,
		ram_block13a_83.port_a_logical_ram_width = 64,
		ram_block13a_83.port_b_address_clear = "none",
		ram_block13a_83.port_b_address_clock = "clock1",
		ram_block13a_83.port_b_address_width = 13,
		ram_block13a_83.port_b_data_out_clear = "none",
		ram_block13a_83.port_b_data_out_clock = "clock1",
		ram_block13a_83.port_b_data_width = 1,
		ram_block13a_83.port_b_first_address = 40960,
		ram_block13a_83.port_b_first_bit_number = 3,
		ram_block13a_83.port_b_last_address = 49151,
		ram_block13a_83.port_b_logical_ram_depth = 262144,
		ram_block13a_83.port_b_logical_ram_width = 16,
		ram_block13a_83.port_b_read_enable_clock = "clock1",
		ram_block13a_83.ram_block_type = "AUTO",
		ram_block13a_83.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_84
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_84portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_84.clk0_core_clock_enable = "ena0",
		ram_block13a_84.clk0_input_clock_enable = "none",
		ram_block13a_84.clk1_core_clock_enable = "none",
		ram_block13a_84.clk1_input_clock_enable = "none",
		ram_block13a_84.clk1_output_clock_enable = "ena1",
		ram_block13a_84.connectivity_checking = "OFF",
		ram_block13a_84.data_interleave_offset_in_bits = 16,
		ram_block13a_84.data_interleave_width_in_bits = 1,
		ram_block13a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_84.operation_mode = "dual_port",
		ram_block13a_84.port_a_address_width = 11,
		ram_block13a_84.port_a_data_width = 4,
		ram_block13a_84.port_a_first_address = 10240,
		ram_block13a_84.port_a_first_bit_number = 4,
		ram_block13a_84.port_a_last_address = 12287,
		ram_block13a_84.port_a_logical_ram_depth = 65536,
		ram_block13a_84.port_a_logical_ram_width = 64,
		ram_block13a_84.port_b_address_clear = "none",
		ram_block13a_84.port_b_address_clock = "clock1",
		ram_block13a_84.port_b_address_width = 13,
		ram_block13a_84.port_b_data_out_clear = "none",
		ram_block13a_84.port_b_data_out_clock = "clock1",
		ram_block13a_84.port_b_data_width = 1,
		ram_block13a_84.port_b_first_address = 40960,
		ram_block13a_84.port_b_first_bit_number = 4,
		ram_block13a_84.port_b_last_address = 49151,
		ram_block13a_84.port_b_logical_ram_depth = 262144,
		ram_block13a_84.port_b_logical_ram_width = 16,
		ram_block13a_84.port_b_read_enable_clock = "clock1",
		ram_block13a_84.ram_block_type = "AUTO",
		ram_block13a_84.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_85
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_85portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_85.clk0_core_clock_enable = "ena0",
		ram_block13a_85.clk0_input_clock_enable = "none",
		ram_block13a_85.clk1_core_clock_enable = "none",
		ram_block13a_85.clk1_input_clock_enable = "none",
		ram_block13a_85.clk1_output_clock_enable = "ena1",
		ram_block13a_85.connectivity_checking = "OFF",
		ram_block13a_85.data_interleave_offset_in_bits = 16,
		ram_block13a_85.data_interleave_width_in_bits = 1,
		ram_block13a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_85.operation_mode = "dual_port",
		ram_block13a_85.port_a_address_width = 11,
		ram_block13a_85.port_a_data_width = 4,
		ram_block13a_85.port_a_first_address = 10240,
		ram_block13a_85.port_a_first_bit_number = 5,
		ram_block13a_85.port_a_last_address = 12287,
		ram_block13a_85.port_a_logical_ram_depth = 65536,
		ram_block13a_85.port_a_logical_ram_width = 64,
		ram_block13a_85.port_b_address_clear = "none",
		ram_block13a_85.port_b_address_clock = "clock1",
		ram_block13a_85.port_b_address_width = 13,
		ram_block13a_85.port_b_data_out_clear = "none",
		ram_block13a_85.port_b_data_out_clock = "clock1",
		ram_block13a_85.port_b_data_width = 1,
		ram_block13a_85.port_b_first_address = 40960,
		ram_block13a_85.port_b_first_bit_number = 5,
		ram_block13a_85.port_b_last_address = 49151,
		ram_block13a_85.port_b_logical_ram_depth = 262144,
		ram_block13a_85.port_b_logical_ram_width = 16,
		ram_block13a_85.port_b_read_enable_clock = "clock1",
		ram_block13a_85.ram_block_type = "AUTO",
		ram_block13a_85.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_86
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_86portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_86.clk0_core_clock_enable = "ena0",
		ram_block13a_86.clk0_input_clock_enable = "none",
		ram_block13a_86.clk1_core_clock_enable = "none",
		ram_block13a_86.clk1_input_clock_enable = "none",
		ram_block13a_86.clk1_output_clock_enable = "ena1",
		ram_block13a_86.connectivity_checking = "OFF",
		ram_block13a_86.data_interleave_offset_in_bits = 16,
		ram_block13a_86.data_interleave_width_in_bits = 1,
		ram_block13a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_86.operation_mode = "dual_port",
		ram_block13a_86.port_a_address_width = 11,
		ram_block13a_86.port_a_data_width = 4,
		ram_block13a_86.port_a_first_address = 10240,
		ram_block13a_86.port_a_first_bit_number = 6,
		ram_block13a_86.port_a_last_address = 12287,
		ram_block13a_86.port_a_logical_ram_depth = 65536,
		ram_block13a_86.port_a_logical_ram_width = 64,
		ram_block13a_86.port_b_address_clear = "none",
		ram_block13a_86.port_b_address_clock = "clock1",
		ram_block13a_86.port_b_address_width = 13,
		ram_block13a_86.port_b_data_out_clear = "none",
		ram_block13a_86.port_b_data_out_clock = "clock1",
		ram_block13a_86.port_b_data_width = 1,
		ram_block13a_86.port_b_first_address = 40960,
		ram_block13a_86.port_b_first_bit_number = 6,
		ram_block13a_86.port_b_last_address = 49151,
		ram_block13a_86.port_b_logical_ram_depth = 262144,
		ram_block13a_86.port_b_logical_ram_width = 16,
		ram_block13a_86.port_b_read_enable_clock = "clock1",
		ram_block13a_86.ram_block_type = "AUTO",
		ram_block13a_86.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_87
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_87portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_87.clk0_core_clock_enable = "ena0",
		ram_block13a_87.clk0_input_clock_enable = "none",
		ram_block13a_87.clk1_core_clock_enable = "none",
		ram_block13a_87.clk1_input_clock_enable = "none",
		ram_block13a_87.clk1_output_clock_enable = "ena1",
		ram_block13a_87.connectivity_checking = "OFF",
		ram_block13a_87.data_interleave_offset_in_bits = 16,
		ram_block13a_87.data_interleave_width_in_bits = 1,
		ram_block13a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_87.operation_mode = "dual_port",
		ram_block13a_87.port_a_address_width = 11,
		ram_block13a_87.port_a_data_width = 4,
		ram_block13a_87.port_a_first_address = 10240,
		ram_block13a_87.port_a_first_bit_number = 7,
		ram_block13a_87.port_a_last_address = 12287,
		ram_block13a_87.port_a_logical_ram_depth = 65536,
		ram_block13a_87.port_a_logical_ram_width = 64,
		ram_block13a_87.port_b_address_clear = "none",
		ram_block13a_87.port_b_address_clock = "clock1",
		ram_block13a_87.port_b_address_width = 13,
		ram_block13a_87.port_b_data_out_clear = "none",
		ram_block13a_87.port_b_data_out_clock = "clock1",
		ram_block13a_87.port_b_data_width = 1,
		ram_block13a_87.port_b_first_address = 40960,
		ram_block13a_87.port_b_first_bit_number = 7,
		ram_block13a_87.port_b_last_address = 49151,
		ram_block13a_87.port_b_logical_ram_depth = 262144,
		ram_block13a_87.port_b_logical_ram_width = 16,
		ram_block13a_87.port_b_read_enable_clock = "clock1",
		ram_block13a_87.ram_block_type = "AUTO",
		ram_block13a_87.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_88
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_88portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_88.clk0_core_clock_enable = "ena0",
		ram_block13a_88.clk0_input_clock_enable = "none",
		ram_block13a_88.clk1_core_clock_enable = "none",
		ram_block13a_88.clk1_input_clock_enable = "none",
		ram_block13a_88.clk1_output_clock_enable = "ena1",
		ram_block13a_88.connectivity_checking = "OFF",
		ram_block13a_88.data_interleave_offset_in_bits = 16,
		ram_block13a_88.data_interleave_width_in_bits = 1,
		ram_block13a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_88.operation_mode = "dual_port",
		ram_block13a_88.port_a_address_width = 11,
		ram_block13a_88.port_a_data_width = 4,
		ram_block13a_88.port_a_first_address = 10240,
		ram_block13a_88.port_a_first_bit_number = 8,
		ram_block13a_88.port_a_last_address = 12287,
		ram_block13a_88.port_a_logical_ram_depth = 65536,
		ram_block13a_88.port_a_logical_ram_width = 64,
		ram_block13a_88.port_b_address_clear = "none",
		ram_block13a_88.port_b_address_clock = "clock1",
		ram_block13a_88.port_b_address_width = 13,
		ram_block13a_88.port_b_data_out_clear = "none",
		ram_block13a_88.port_b_data_out_clock = "clock1",
		ram_block13a_88.port_b_data_width = 1,
		ram_block13a_88.port_b_first_address = 40960,
		ram_block13a_88.port_b_first_bit_number = 8,
		ram_block13a_88.port_b_last_address = 49151,
		ram_block13a_88.port_b_logical_ram_depth = 262144,
		ram_block13a_88.port_b_logical_ram_width = 16,
		ram_block13a_88.port_b_read_enable_clock = "clock1",
		ram_block13a_88.ram_block_type = "AUTO",
		ram_block13a_88.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_89
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_89portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_89.clk0_core_clock_enable = "ena0",
		ram_block13a_89.clk0_input_clock_enable = "none",
		ram_block13a_89.clk1_core_clock_enable = "none",
		ram_block13a_89.clk1_input_clock_enable = "none",
		ram_block13a_89.clk1_output_clock_enable = "ena1",
		ram_block13a_89.connectivity_checking = "OFF",
		ram_block13a_89.data_interleave_offset_in_bits = 16,
		ram_block13a_89.data_interleave_width_in_bits = 1,
		ram_block13a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_89.operation_mode = "dual_port",
		ram_block13a_89.port_a_address_width = 11,
		ram_block13a_89.port_a_data_width = 4,
		ram_block13a_89.port_a_first_address = 10240,
		ram_block13a_89.port_a_first_bit_number = 9,
		ram_block13a_89.port_a_last_address = 12287,
		ram_block13a_89.port_a_logical_ram_depth = 65536,
		ram_block13a_89.port_a_logical_ram_width = 64,
		ram_block13a_89.port_b_address_clear = "none",
		ram_block13a_89.port_b_address_clock = "clock1",
		ram_block13a_89.port_b_address_width = 13,
		ram_block13a_89.port_b_data_out_clear = "none",
		ram_block13a_89.port_b_data_out_clock = "clock1",
		ram_block13a_89.port_b_data_width = 1,
		ram_block13a_89.port_b_first_address = 40960,
		ram_block13a_89.port_b_first_bit_number = 9,
		ram_block13a_89.port_b_last_address = 49151,
		ram_block13a_89.port_b_logical_ram_depth = 262144,
		ram_block13a_89.port_b_logical_ram_width = 16,
		ram_block13a_89.port_b_read_enable_clock = "clock1",
		ram_block13a_89.ram_block_type = "AUTO",
		ram_block13a_89.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_90
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_90portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_90.clk0_core_clock_enable = "ena0",
		ram_block13a_90.clk0_input_clock_enable = "none",
		ram_block13a_90.clk1_core_clock_enable = "none",
		ram_block13a_90.clk1_input_clock_enable = "none",
		ram_block13a_90.clk1_output_clock_enable = "ena1",
		ram_block13a_90.connectivity_checking = "OFF",
		ram_block13a_90.data_interleave_offset_in_bits = 16,
		ram_block13a_90.data_interleave_width_in_bits = 1,
		ram_block13a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_90.operation_mode = "dual_port",
		ram_block13a_90.port_a_address_width = 11,
		ram_block13a_90.port_a_data_width = 4,
		ram_block13a_90.port_a_first_address = 10240,
		ram_block13a_90.port_a_first_bit_number = 10,
		ram_block13a_90.port_a_last_address = 12287,
		ram_block13a_90.port_a_logical_ram_depth = 65536,
		ram_block13a_90.port_a_logical_ram_width = 64,
		ram_block13a_90.port_b_address_clear = "none",
		ram_block13a_90.port_b_address_clock = "clock1",
		ram_block13a_90.port_b_address_width = 13,
		ram_block13a_90.port_b_data_out_clear = "none",
		ram_block13a_90.port_b_data_out_clock = "clock1",
		ram_block13a_90.port_b_data_width = 1,
		ram_block13a_90.port_b_first_address = 40960,
		ram_block13a_90.port_b_first_bit_number = 10,
		ram_block13a_90.port_b_last_address = 49151,
		ram_block13a_90.port_b_logical_ram_depth = 262144,
		ram_block13a_90.port_b_logical_ram_width = 16,
		ram_block13a_90.port_b_read_enable_clock = "clock1",
		ram_block13a_90.ram_block_type = "AUTO",
		ram_block13a_90.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_91
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_91portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_91.clk0_core_clock_enable = "ena0",
		ram_block13a_91.clk0_input_clock_enable = "none",
		ram_block13a_91.clk1_core_clock_enable = "none",
		ram_block13a_91.clk1_input_clock_enable = "none",
		ram_block13a_91.clk1_output_clock_enable = "ena1",
		ram_block13a_91.connectivity_checking = "OFF",
		ram_block13a_91.data_interleave_offset_in_bits = 16,
		ram_block13a_91.data_interleave_width_in_bits = 1,
		ram_block13a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_91.operation_mode = "dual_port",
		ram_block13a_91.port_a_address_width = 11,
		ram_block13a_91.port_a_data_width = 4,
		ram_block13a_91.port_a_first_address = 10240,
		ram_block13a_91.port_a_first_bit_number = 11,
		ram_block13a_91.port_a_last_address = 12287,
		ram_block13a_91.port_a_logical_ram_depth = 65536,
		ram_block13a_91.port_a_logical_ram_width = 64,
		ram_block13a_91.port_b_address_clear = "none",
		ram_block13a_91.port_b_address_clock = "clock1",
		ram_block13a_91.port_b_address_width = 13,
		ram_block13a_91.port_b_data_out_clear = "none",
		ram_block13a_91.port_b_data_out_clock = "clock1",
		ram_block13a_91.port_b_data_width = 1,
		ram_block13a_91.port_b_first_address = 40960,
		ram_block13a_91.port_b_first_bit_number = 11,
		ram_block13a_91.port_b_last_address = 49151,
		ram_block13a_91.port_b_logical_ram_depth = 262144,
		ram_block13a_91.port_b_logical_ram_width = 16,
		ram_block13a_91.port_b_read_enable_clock = "clock1",
		ram_block13a_91.ram_block_type = "AUTO",
		ram_block13a_91.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_92
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_92portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_92.clk0_core_clock_enable = "ena0",
		ram_block13a_92.clk0_input_clock_enable = "none",
		ram_block13a_92.clk1_core_clock_enable = "none",
		ram_block13a_92.clk1_input_clock_enable = "none",
		ram_block13a_92.clk1_output_clock_enable = "ena1",
		ram_block13a_92.connectivity_checking = "OFF",
		ram_block13a_92.data_interleave_offset_in_bits = 16,
		ram_block13a_92.data_interleave_width_in_bits = 1,
		ram_block13a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_92.operation_mode = "dual_port",
		ram_block13a_92.port_a_address_width = 11,
		ram_block13a_92.port_a_data_width = 4,
		ram_block13a_92.port_a_first_address = 10240,
		ram_block13a_92.port_a_first_bit_number = 12,
		ram_block13a_92.port_a_last_address = 12287,
		ram_block13a_92.port_a_logical_ram_depth = 65536,
		ram_block13a_92.port_a_logical_ram_width = 64,
		ram_block13a_92.port_b_address_clear = "none",
		ram_block13a_92.port_b_address_clock = "clock1",
		ram_block13a_92.port_b_address_width = 13,
		ram_block13a_92.port_b_data_out_clear = "none",
		ram_block13a_92.port_b_data_out_clock = "clock1",
		ram_block13a_92.port_b_data_width = 1,
		ram_block13a_92.port_b_first_address = 40960,
		ram_block13a_92.port_b_first_bit_number = 12,
		ram_block13a_92.port_b_last_address = 49151,
		ram_block13a_92.port_b_logical_ram_depth = 262144,
		ram_block13a_92.port_b_logical_ram_width = 16,
		ram_block13a_92.port_b_read_enable_clock = "clock1",
		ram_block13a_92.ram_block_type = "AUTO",
		ram_block13a_92.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_93
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_93portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_93.clk0_core_clock_enable = "ena0",
		ram_block13a_93.clk0_input_clock_enable = "none",
		ram_block13a_93.clk1_core_clock_enable = "none",
		ram_block13a_93.clk1_input_clock_enable = "none",
		ram_block13a_93.clk1_output_clock_enable = "ena1",
		ram_block13a_93.connectivity_checking = "OFF",
		ram_block13a_93.data_interleave_offset_in_bits = 16,
		ram_block13a_93.data_interleave_width_in_bits = 1,
		ram_block13a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_93.operation_mode = "dual_port",
		ram_block13a_93.port_a_address_width = 11,
		ram_block13a_93.port_a_data_width = 4,
		ram_block13a_93.port_a_first_address = 10240,
		ram_block13a_93.port_a_first_bit_number = 13,
		ram_block13a_93.port_a_last_address = 12287,
		ram_block13a_93.port_a_logical_ram_depth = 65536,
		ram_block13a_93.port_a_logical_ram_width = 64,
		ram_block13a_93.port_b_address_clear = "none",
		ram_block13a_93.port_b_address_clock = "clock1",
		ram_block13a_93.port_b_address_width = 13,
		ram_block13a_93.port_b_data_out_clear = "none",
		ram_block13a_93.port_b_data_out_clock = "clock1",
		ram_block13a_93.port_b_data_width = 1,
		ram_block13a_93.port_b_first_address = 40960,
		ram_block13a_93.port_b_first_bit_number = 13,
		ram_block13a_93.port_b_last_address = 49151,
		ram_block13a_93.port_b_logical_ram_depth = 262144,
		ram_block13a_93.port_b_logical_ram_width = 16,
		ram_block13a_93.port_b_read_enable_clock = "clock1",
		ram_block13a_93.ram_block_type = "AUTO",
		ram_block13a_93.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_94
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_94portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_94.clk0_core_clock_enable = "ena0",
		ram_block13a_94.clk0_input_clock_enable = "none",
		ram_block13a_94.clk1_core_clock_enable = "none",
		ram_block13a_94.clk1_input_clock_enable = "none",
		ram_block13a_94.clk1_output_clock_enable = "ena1",
		ram_block13a_94.connectivity_checking = "OFF",
		ram_block13a_94.data_interleave_offset_in_bits = 16,
		ram_block13a_94.data_interleave_width_in_bits = 1,
		ram_block13a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_94.operation_mode = "dual_port",
		ram_block13a_94.port_a_address_width = 11,
		ram_block13a_94.port_a_data_width = 4,
		ram_block13a_94.port_a_first_address = 10240,
		ram_block13a_94.port_a_first_bit_number = 14,
		ram_block13a_94.port_a_last_address = 12287,
		ram_block13a_94.port_a_logical_ram_depth = 65536,
		ram_block13a_94.port_a_logical_ram_width = 64,
		ram_block13a_94.port_b_address_clear = "none",
		ram_block13a_94.port_b_address_clock = "clock1",
		ram_block13a_94.port_b_address_width = 13,
		ram_block13a_94.port_b_data_out_clear = "none",
		ram_block13a_94.port_b_data_out_clock = "clock1",
		ram_block13a_94.port_b_data_width = 1,
		ram_block13a_94.port_b_first_address = 40960,
		ram_block13a_94.port_b_first_bit_number = 14,
		ram_block13a_94.port_b_last_address = 49151,
		ram_block13a_94.port_b_logical_ram_depth = 262144,
		ram_block13a_94.port_b_logical_ram_width = 16,
		ram_block13a_94.port_b_read_enable_clock = "clock1",
		ram_block13a_94.ram_block_type = "AUTO",
		ram_block13a_94.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_95
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_95portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_95.clk0_core_clock_enable = "ena0",
		ram_block13a_95.clk0_input_clock_enable = "none",
		ram_block13a_95.clk1_core_clock_enable = "none",
		ram_block13a_95.clk1_input_clock_enable = "none",
		ram_block13a_95.clk1_output_clock_enable = "ena1",
		ram_block13a_95.connectivity_checking = "OFF",
		ram_block13a_95.data_interleave_offset_in_bits = 16,
		ram_block13a_95.data_interleave_width_in_bits = 1,
		ram_block13a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_95.operation_mode = "dual_port",
		ram_block13a_95.port_a_address_width = 11,
		ram_block13a_95.port_a_data_width = 4,
		ram_block13a_95.port_a_first_address = 10240,
		ram_block13a_95.port_a_first_bit_number = 15,
		ram_block13a_95.port_a_last_address = 12287,
		ram_block13a_95.port_a_logical_ram_depth = 65536,
		ram_block13a_95.port_a_logical_ram_width = 64,
		ram_block13a_95.port_b_address_clear = "none",
		ram_block13a_95.port_b_address_clock = "clock1",
		ram_block13a_95.port_b_address_width = 13,
		ram_block13a_95.port_b_data_out_clear = "none",
		ram_block13a_95.port_b_data_out_clock = "clock1",
		ram_block13a_95.port_b_data_width = 1,
		ram_block13a_95.port_b_first_address = 40960,
		ram_block13a_95.port_b_first_bit_number = 15,
		ram_block13a_95.port_b_last_address = 49151,
		ram_block13a_95.port_b_logical_ram_depth = 262144,
		ram_block13a_95.port_b_logical_ram_width = 16,
		ram_block13a_95.port_b_read_enable_clock = "clock1",
		ram_block13a_95.ram_block_type = "AUTO",
		ram_block13a_95.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_96
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_96portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_96.clk0_core_clock_enable = "ena0",
		ram_block13a_96.clk0_input_clock_enable = "none",
		ram_block13a_96.clk1_core_clock_enable = "none",
		ram_block13a_96.clk1_input_clock_enable = "none",
		ram_block13a_96.clk1_output_clock_enable = "ena1",
		ram_block13a_96.connectivity_checking = "OFF",
		ram_block13a_96.data_interleave_offset_in_bits = 16,
		ram_block13a_96.data_interleave_width_in_bits = 1,
		ram_block13a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_96.operation_mode = "dual_port",
		ram_block13a_96.port_a_address_width = 11,
		ram_block13a_96.port_a_data_width = 4,
		ram_block13a_96.port_a_first_address = 12288,
		ram_block13a_96.port_a_first_bit_number = 0,
		ram_block13a_96.port_a_last_address = 14335,
		ram_block13a_96.port_a_logical_ram_depth = 65536,
		ram_block13a_96.port_a_logical_ram_width = 64,
		ram_block13a_96.port_b_address_clear = "none",
		ram_block13a_96.port_b_address_clock = "clock1",
		ram_block13a_96.port_b_address_width = 13,
		ram_block13a_96.port_b_data_out_clear = "none",
		ram_block13a_96.port_b_data_out_clock = "clock1",
		ram_block13a_96.port_b_data_width = 1,
		ram_block13a_96.port_b_first_address = 49152,
		ram_block13a_96.port_b_first_bit_number = 0,
		ram_block13a_96.port_b_last_address = 57343,
		ram_block13a_96.port_b_logical_ram_depth = 262144,
		ram_block13a_96.port_b_logical_ram_width = 16,
		ram_block13a_96.port_b_read_enable_clock = "clock1",
		ram_block13a_96.ram_block_type = "AUTO",
		ram_block13a_96.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_97
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_97portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_97.clk0_core_clock_enable = "ena0",
		ram_block13a_97.clk0_input_clock_enable = "none",
		ram_block13a_97.clk1_core_clock_enable = "none",
		ram_block13a_97.clk1_input_clock_enable = "none",
		ram_block13a_97.clk1_output_clock_enable = "ena1",
		ram_block13a_97.connectivity_checking = "OFF",
		ram_block13a_97.data_interleave_offset_in_bits = 16,
		ram_block13a_97.data_interleave_width_in_bits = 1,
		ram_block13a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_97.operation_mode = "dual_port",
		ram_block13a_97.port_a_address_width = 11,
		ram_block13a_97.port_a_data_width = 4,
		ram_block13a_97.port_a_first_address = 12288,
		ram_block13a_97.port_a_first_bit_number = 1,
		ram_block13a_97.port_a_last_address = 14335,
		ram_block13a_97.port_a_logical_ram_depth = 65536,
		ram_block13a_97.port_a_logical_ram_width = 64,
		ram_block13a_97.port_b_address_clear = "none",
		ram_block13a_97.port_b_address_clock = "clock1",
		ram_block13a_97.port_b_address_width = 13,
		ram_block13a_97.port_b_data_out_clear = "none",
		ram_block13a_97.port_b_data_out_clock = "clock1",
		ram_block13a_97.port_b_data_width = 1,
		ram_block13a_97.port_b_first_address = 49152,
		ram_block13a_97.port_b_first_bit_number = 1,
		ram_block13a_97.port_b_last_address = 57343,
		ram_block13a_97.port_b_logical_ram_depth = 262144,
		ram_block13a_97.port_b_logical_ram_width = 16,
		ram_block13a_97.port_b_read_enable_clock = "clock1",
		ram_block13a_97.ram_block_type = "AUTO",
		ram_block13a_97.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_98
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_98portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_98.clk0_core_clock_enable = "ena0",
		ram_block13a_98.clk0_input_clock_enable = "none",
		ram_block13a_98.clk1_core_clock_enable = "none",
		ram_block13a_98.clk1_input_clock_enable = "none",
		ram_block13a_98.clk1_output_clock_enable = "ena1",
		ram_block13a_98.connectivity_checking = "OFF",
		ram_block13a_98.data_interleave_offset_in_bits = 16,
		ram_block13a_98.data_interleave_width_in_bits = 1,
		ram_block13a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_98.operation_mode = "dual_port",
		ram_block13a_98.port_a_address_width = 11,
		ram_block13a_98.port_a_data_width = 4,
		ram_block13a_98.port_a_first_address = 12288,
		ram_block13a_98.port_a_first_bit_number = 2,
		ram_block13a_98.port_a_last_address = 14335,
		ram_block13a_98.port_a_logical_ram_depth = 65536,
		ram_block13a_98.port_a_logical_ram_width = 64,
		ram_block13a_98.port_b_address_clear = "none",
		ram_block13a_98.port_b_address_clock = "clock1",
		ram_block13a_98.port_b_address_width = 13,
		ram_block13a_98.port_b_data_out_clear = "none",
		ram_block13a_98.port_b_data_out_clock = "clock1",
		ram_block13a_98.port_b_data_width = 1,
		ram_block13a_98.port_b_first_address = 49152,
		ram_block13a_98.port_b_first_bit_number = 2,
		ram_block13a_98.port_b_last_address = 57343,
		ram_block13a_98.port_b_logical_ram_depth = 262144,
		ram_block13a_98.port_b_logical_ram_width = 16,
		ram_block13a_98.port_b_read_enable_clock = "clock1",
		ram_block13a_98.ram_block_type = "AUTO",
		ram_block13a_98.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_99
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_99portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_99.clk0_core_clock_enable = "ena0",
		ram_block13a_99.clk0_input_clock_enable = "none",
		ram_block13a_99.clk1_core_clock_enable = "none",
		ram_block13a_99.clk1_input_clock_enable = "none",
		ram_block13a_99.clk1_output_clock_enable = "ena1",
		ram_block13a_99.connectivity_checking = "OFF",
		ram_block13a_99.data_interleave_offset_in_bits = 16,
		ram_block13a_99.data_interleave_width_in_bits = 1,
		ram_block13a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_99.operation_mode = "dual_port",
		ram_block13a_99.port_a_address_width = 11,
		ram_block13a_99.port_a_data_width = 4,
		ram_block13a_99.port_a_first_address = 12288,
		ram_block13a_99.port_a_first_bit_number = 3,
		ram_block13a_99.port_a_last_address = 14335,
		ram_block13a_99.port_a_logical_ram_depth = 65536,
		ram_block13a_99.port_a_logical_ram_width = 64,
		ram_block13a_99.port_b_address_clear = "none",
		ram_block13a_99.port_b_address_clock = "clock1",
		ram_block13a_99.port_b_address_width = 13,
		ram_block13a_99.port_b_data_out_clear = "none",
		ram_block13a_99.port_b_data_out_clock = "clock1",
		ram_block13a_99.port_b_data_width = 1,
		ram_block13a_99.port_b_first_address = 49152,
		ram_block13a_99.port_b_first_bit_number = 3,
		ram_block13a_99.port_b_last_address = 57343,
		ram_block13a_99.port_b_logical_ram_depth = 262144,
		ram_block13a_99.port_b_logical_ram_width = 16,
		ram_block13a_99.port_b_read_enable_clock = "clock1",
		ram_block13a_99.ram_block_type = "AUTO",
		ram_block13a_99.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_100
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_100portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_100.clk0_core_clock_enable = "ena0",
		ram_block13a_100.clk0_input_clock_enable = "none",
		ram_block13a_100.clk1_core_clock_enable = "none",
		ram_block13a_100.clk1_input_clock_enable = "none",
		ram_block13a_100.clk1_output_clock_enable = "ena1",
		ram_block13a_100.connectivity_checking = "OFF",
		ram_block13a_100.data_interleave_offset_in_bits = 16,
		ram_block13a_100.data_interleave_width_in_bits = 1,
		ram_block13a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_100.operation_mode = "dual_port",
		ram_block13a_100.port_a_address_width = 11,
		ram_block13a_100.port_a_data_width = 4,
		ram_block13a_100.port_a_first_address = 12288,
		ram_block13a_100.port_a_first_bit_number = 4,
		ram_block13a_100.port_a_last_address = 14335,
		ram_block13a_100.port_a_logical_ram_depth = 65536,
		ram_block13a_100.port_a_logical_ram_width = 64,
		ram_block13a_100.port_b_address_clear = "none",
		ram_block13a_100.port_b_address_clock = "clock1",
		ram_block13a_100.port_b_address_width = 13,
		ram_block13a_100.port_b_data_out_clear = "none",
		ram_block13a_100.port_b_data_out_clock = "clock1",
		ram_block13a_100.port_b_data_width = 1,
		ram_block13a_100.port_b_first_address = 49152,
		ram_block13a_100.port_b_first_bit_number = 4,
		ram_block13a_100.port_b_last_address = 57343,
		ram_block13a_100.port_b_logical_ram_depth = 262144,
		ram_block13a_100.port_b_logical_ram_width = 16,
		ram_block13a_100.port_b_read_enable_clock = "clock1",
		ram_block13a_100.ram_block_type = "AUTO",
		ram_block13a_100.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_101
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_101portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_101.clk0_core_clock_enable = "ena0",
		ram_block13a_101.clk0_input_clock_enable = "none",
		ram_block13a_101.clk1_core_clock_enable = "none",
		ram_block13a_101.clk1_input_clock_enable = "none",
		ram_block13a_101.clk1_output_clock_enable = "ena1",
		ram_block13a_101.connectivity_checking = "OFF",
		ram_block13a_101.data_interleave_offset_in_bits = 16,
		ram_block13a_101.data_interleave_width_in_bits = 1,
		ram_block13a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_101.operation_mode = "dual_port",
		ram_block13a_101.port_a_address_width = 11,
		ram_block13a_101.port_a_data_width = 4,
		ram_block13a_101.port_a_first_address = 12288,
		ram_block13a_101.port_a_first_bit_number = 5,
		ram_block13a_101.port_a_last_address = 14335,
		ram_block13a_101.port_a_logical_ram_depth = 65536,
		ram_block13a_101.port_a_logical_ram_width = 64,
		ram_block13a_101.port_b_address_clear = "none",
		ram_block13a_101.port_b_address_clock = "clock1",
		ram_block13a_101.port_b_address_width = 13,
		ram_block13a_101.port_b_data_out_clear = "none",
		ram_block13a_101.port_b_data_out_clock = "clock1",
		ram_block13a_101.port_b_data_width = 1,
		ram_block13a_101.port_b_first_address = 49152,
		ram_block13a_101.port_b_first_bit_number = 5,
		ram_block13a_101.port_b_last_address = 57343,
		ram_block13a_101.port_b_logical_ram_depth = 262144,
		ram_block13a_101.port_b_logical_ram_width = 16,
		ram_block13a_101.port_b_read_enable_clock = "clock1",
		ram_block13a_101.ram_block_type = "AUTO",
		ram_block13a_101.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_102
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_102portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_102.clk0_core_clock_enable = "ena0",
		ram_block13a_102.clk0_input_clock_enable = "none",
		ram_block13a_102.clk1_core_clock_enable = "none",
		ram_block13a_102.clk1_input_clock_enable = "none",
		ram_block13a_102.clk1_output_clock_enable = "ena1",
		ram_block13a_102.connectivity_checking = "OFF",
		ram_block13a_102.data_interleave_offset_in_bits = 16,
		ram_block13a_102.data_interleave_width_in_bits = 1,
		ram_block13a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_102.operation_mode = "dual_port",
		ram_block13a_102.port_a_address_width = 11,
		ram_block13a_102.port_a_data_width = 4,
		ram_block13a_102.port_a_first_address = 12288,
		ram_block13a_102.port_a_first_bit_number = 6,
		ram_block13a_102.port_a_last_address = 14335,
		ram_block13a_102.port_a_logical_ram_depth = 65536,
		ram_block13a_102.port_a_logical_ram_width = 64,
		ram_block13a_102.port_b_address_clear = "none",
		ram_block13a_102.port_b_address_clock = "clock1",
		ram_block13a_102.port_b_address_width = 13,
		ram_block13a_102.port_b_data_out_clear = "none",
		ram_block13a_102.port_b_data_out_clock = "clock1",
		ram_block13a_102.port_b_data_width = 1,
		ram_block13a_102.port_b_first_address = 49152,
		ram_block13a_102.port_b_first_bit_number = 6,
		ram_block13a_102.port_b_last_address = 57343,
		ram_block13a_102.port_b_logical_ram_depth = 262144,
		ram_block13a_102.port_b_logical_ram_width = 16,
		ram_block13a_102.port_b_read_enable_clock = "clock1",
		ram_block13a_102.ram_block_type = "AUTO",
		ram_block13a_102.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_103
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_103portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_103.clk0_core_clock_enable = "ena0",
		ram_block13a_103.clk0_input_clock_enable = "none",
		ram_block13a_103.clk1_core_clock_enable = "none",
		ram_block13a_103.clk1_input_clock_enable = "none",
		ram_block13a_103.clk1_output_clock_enable = "ena1",
		ram_block13a_103.connectivity_checking = "OFF",
		ram_block13a_103.data_interleave_offset_in_bits = 16,
		ram_block13a_103.data_interleave_width_in_bits = 1,
		ram_block13a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_103.operation_mode = "dual_port",
		ram_block13a_103.port_a_address_width = 11,
		ram_block13a_103.port_a_data_width = 4,
		ram_block13a_103.port_a_first_address = 12288,
		ram_block13a_103.port_a_first_bit_number = 7,
		ram_block13a_103.port_a_last_address = 14335,
		ram_block13a_103.port_a_logical_ram_depth = 65536,
		ram_block13a_103.port_a_logical_ram_width = 64,
		ram_block13a_103.port_b_address_clear = "none",
		ram_block13a_103.port_b_address_clock = "clock1",
		ram_block13a_103.port_b_address_width = 13,
		ram_block13a_103.port_b_data_out_clear = "none",
		ram_block13a_103.port_b_data_out_clock = "clock1",
		ram_block13a_103.port_b_data_width = 1,
		ram_block13a_103.port_b_first_address = 49152,
		ram_block13a_103.port_b_first_bit_number = 7,
		ram_block13a_103.port_b_last_address = 57343,
		ram_block13a_103.port_b_logical_ram_depth = 262144,
		ram_block13a_103.port_b_logical_ram_width = 16,
		ram_block13a_103.port_b_read_enable_clock = "clock1",
		ram_block13a_103.ram_block_type = "AUTO",
		ram_block13a_103.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_104
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_104portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_104.clk0_core_clock_enable = "ena0",
		ram_block13a_104.clk0_input_clock_enable = "none",
		ram_block13a_104.clk1_core_clock_enable = "none",
		ram_block13a_104.clk1_input_clock_enable = "none",
		ram_block13a_104.clk1_output_clock_enable = "ena1",
		ram_block13a_104.connectivity_checking = "OFF",
		ram_block13a_104.data_interleave_offset_in_bits = 16,
		ram_block13a_104.data_interleave_width_in_bits = 1,
		ram_block13a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_104.operation_mode = "dual_port",
		ram_block13a_104.port_a_address_width = 11,
		ram_block13a_104.port_a_data_width = 4,
		ram_block13a_104.port_a_first_address = 12288,
		ram_block13a_104.port_a_first_bit_number = 8,
		ram_block13a_104.port_a_last_address = 14335,
		ram_block13a_104.port_a_logical_ram_depth = 65536,
		ram_block13a_104.port_a_logical_ram_width = 64,
		ram_block13a_104.port_b_address_clear = "none",
		ram_block13a_104.port_b_address_clock = "clock1",
		ram_block13a_104.port_b_address_width = 13,
		ram_block13a_104.port_b_data_out_clear = "none",
		ram_block13a_104.port_b_data_out_clock = "clock1",
		ram_block13a_104.port_b_data_width = 1,
		ram_block13a_104.port_b_first_address = 49152,
		ram_block13a_104.port_b_first_bit_number = 8,
		ram_block13a_104.port_b_last_address = 57343,
		ram_block13a_104.port_b_logical_ram_depth = 262144,
		ram_block13a_104.port_b_logical_ram_width = 16,
		ram_block13a_104.port_b_read_enable_clock = "clock1",
		ram_block13a_104.ram_block_type = "AUTO",
		ram_block13a_104.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_105
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_105portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_105.clk0_core_clock_enable = "ena0",
		ram_block13a_105.clk0_input_clock_enable = "none",
		ram_block13a_105.clk1_core_clock_enable = "none",
		ram_block13a_105.clk1_input_clock_enable = "none",
		ram_block13a_105.clk1_output_clock_enable = "ena1",
		ram_block13a_105.connectivity_checking = "OFF",
		ram_block13a_105.data_interleave_offset_in_bits = 16,
		ram_block13a_105.data_interleave_width_in_bits = 1,
		ram_block13a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_105.operation_mode = "dual_port",
		ram_block13a_105.port_a_address_width = 11,
		ram_block13a_105.port_a_data_width = 4,
		ram_block13a_105.port_a_first_address = 12288,
		ram_block13a_105.port_a_first_bit_number = 9,
		ram_block13a_105.port_a_last_address = 14335,
		ram_block13a_105.port_a_logical_ram_depth = 65536,
		ram_block13a_105.port_a_logical_ram_width = 64,
		ram_block13a_105.port_b_address_clear = "none",
		ram_block13a_105.port_b_address_clock = "clock1",
		ram_block13a_105.port_b_address_width = 13,
		ram_block13a_105.port_b_data_out_clear = "none",
		ram_block13a_105.port_b_data_out_clock = "clock1",
		ram_block13a_105.port_b_data_width = 1,
		ram_block13a_105.port_b_first_address = 49152,
		ram_block13a_105.port_b_first_bit_number = 9,
		ram_block13a_105.port_b_last_address = 57343,
		ram_block13a_105.port_b_logical_ram_depth = 262144,
		ram_block13a_105.port_b_logical_ram_width = 16,
		ram_block13a_105.port_b_read_enable_clock = "clock1",
		ram_block13a_105.ram_block_type = "AUTO",
		ram_block13a_105.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_106
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_106portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_106.clk0_core_clock_enable = "ena0",
		ram_block13a_106.clk0_input_clock_enable = "none",
		ram_block13a_106.clk1_core_clock_enable = "none",
		ram_block13a_106.clk1_input_clock_enable = "none",
		ram_block13a_106.clk1_output_clock_enable = "ena1",
		ram_block13a_106.connectivity_checking = "OFF",
		ram_block13a_106.data_interleave_offset_in_bits = 16,
		ram_block13a_106.data_interleave_width_in_bits = 1,
		ram_block13a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_106.operation_mode = "dual_port",
		ram_block13a_106.port_a_address_width = 11,
		ram_block13a_106.port_a_data_width = 4,
		ram_block13a_106.port_a_first_address = 12288,
		ram_block13a_106.port_a_first_bit_number = 10,
		ram_block13a_106.port_a_last_address = 14335,
		ram_block13a_106.port_a_logical_ram_depth = 65536,
		ram_block13a_106.port_a_logical_ram_width = 64,
		ram_block13a_106.port_b_address_clear = "none",
		ram_block13a_106.port_b_address_clock = "clock1",
		ram_block13a_106.port_b_address_width = 13,
		ram_block13a_106.port_b_data_out_clear = "none",
		ram_block13a_106.port_b_data_out_clock = "clock1",
		ram_block13a_106.port_b_data_width = 1,
		ram_block13a_106.port_b_first_address = 49152,
		ram_block13a_106.port_b_first_bit_number = 10,
		ram_block13a_106.port_b_last_address = 57343,
		ram_block13a_106.port_b_logical_ram_depth = 262144,
		ram_block13a_106.port_b_logical_ram_width = 16,
		ram_block13a_106.port_b_read_enable_clock = "clock1",
		ram_block13a_106.ram_block_type = "AUTO",
		ram_block13a_106.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_107
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_107portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_107.clk0_core_clock_enable = "ena0",
		ram_block13a_107.clk0_input_clock_enable = "none",
		ram_block13a_107.clk1_core_clock_enable = "none",
		ram_block13a_107.clk1_input_clock_enable = "none",
		ram_block13a_107.clk1_output_clock_enable = "ena1",
		ram_block13a_107.connectivity_checking = "OFF",
		ram_block13a_107.data_interleave_offset_in_bits = 16,
		ram_block13a_107.data_interleave_width_in_bits = 1,
		ram_block13a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_107.operation_mode = "dual_port",
		ram_block13a_107.port_a_address_width = 11,
		ram_block13a_107.port_a_data_width = 4,
		ram_block13a_107.port_a_first_address = 12288,
		ram_block13a_107.port_a_first_bit_number = 11,
		ram_block13a_107.port_a_last_address = 14335,
		ram_block13a_107.port_a_logical_ram_depth = 65536,
		ram_block13a_107.port_a_logical_ram_width = 64,
		ram_block13a_107.port_b_address_clear = "none",
		ram_block13a_107.port_b_address_clock = "clock1",
		ram_block13a_107.port_b_address_width = 13,
		ram_block13a_107.port_b_data_out_clear = "none",
		ram_block13a_107.port_b_data_out_clock = "clock1",
		ram_block13a_107.port_b_data_width = 1,
		ram_block13a_107.port_b_first_address = 49152,
		ram_block13a_107.port_b_first_bit_number = 11,
		ram_block13a_107.port_b_last_address = 57343,
		ram_block13a_107.port_b_logical_ram_depth = 262144,
		ram_block13a_107.port_b_logical_ram_width = 16,
		ram_block13a_107.port_b_read_enable_clock = "clock1",
		ram_block13a_107.ram_block_type = "AUTO",
		ram_block13a_107.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_108
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_108portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_108.clk0_core_clock_enable = "ena0",
		ram_block13a_108.clk0_input_clock_enable = "none",
		ram_block13a_108.clk1_core_clock_enable = "none",
		ram_block13a_108.clk1_input_clock_enable = "none",
		ram_block13a_108.clk1_output_clock_enable = "ena1",
		ram_block13a_108.connectivity_checking = "OFF",
		ram_block13a_108.data_interleave_offset_in_bits = 16,
		ram_block13a_108.data_interleave_width_in_bits = 1,
		ram_block13a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_108.operation_mode = "dual_port",
		ram_block13a_108.port_a_address_width = 11,
		ram_block13a_108.port_a_data_width = 4,
		ram_block13a_108.port_a_first_address = 12288,
		ram_block13a_108.port_a_first_bit_number = 12,
		ram_block13a_108.port_a_last_address = 14335,
		ram_block13a_108.port_a_logical_ram_depth = 65536,
		ram_block13a_108.port_a_logical_ram_width = 64,
		ram_block13a_108.port_b_address_clear = "none",
		ram_block13a_108.port_b_address_clock = "clock1",
		ram_block13a_108.port_b_address_width = 13,
		ram_block13a_108.port_b_data_out_clear = "none",
		ram_block13a_108.port_b_data_out_clock = "clock1",
		ram_block13a_108.port_b_data_width = 1,
		ram_block13a_108.port_b_first_address = 49152,
		ram_block13a_108.port_b_first_bit_number = 12,
		ram_block13a_108.port_b_last_address = 57343,
		ram_block13a_108.port_b_logical_ram_depth = 262144,
		ram_block13a_108.port_b_logical_ram_width = 16,
		ram_block13a_108.port_b_read_enable_clock = "clock1",
		ram_block13a_108.ram_block_type = "AUTO",
		ram_block13a_108.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_109
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_109portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_109.clk0_core_clock_enable = "ena0",
		ram_block13a_109.clk0_input_clock_enable = "none",
		ram_block13a_109.clk1_core_clock_enable = "none",
		ram_block13a_109.clk1_input_clock_enable = "none",
		ram_block13a_109.clk1_output_clock_enable = "ena1",
		ram_block13a_109.connectivity_checking = "OFF",
		ram_block13a_109.data_interleave_offset_in_bits = 16,
		ram_block13a_109.data_interleave_width_in_bits = 1,
		ram_block13a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_109.operation_mode = "dual_port",
		ram_block13a_109.port_a_address_width = 11,
		ram_block13a_109.port_a_data_width = 4,
		ram_block13a_109.port_a_first_address = 12288,
		ram_block13a_109.port_a_first_bit_number = 13,
		ram_block13a_109.port_a_last_address = 14335,
		ram_block13a_109.port_a_logical_ram_depth = 65536,
		ram_block13a_109.port_a_logical_ram_width = 64,
		ram_block13a_109.port_b_address_clear = "none",
		ram_block13a_109.port_b_address_clock = "clock1",
		ram_block13a_109.port_b_address_width = 13,
		ram_block13a_109.port_b_data_out_clear = "none",
		ram_block13a_109.port_b_data_out_clock = "clock1",
		ram_block13a_109.port_b_data_width = 1,
		ram_block13a_109.port_b_first_address = 49152,
		ram_block13a_109.port_b_first_bit_number = 13,
		ram_block13a_109.port_b_last_address = 57343,
		ram_block13a_109.port_b_logical_ram_depth = 262144,
		ram_block13a_109.port_b_logical_ram_width = 16,
		ram_block13a_109.port_b_read_enable_clock = "clock1",
		ram_block13a_109.ram_block_type = "AUTO",
		ram_block13a_109.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_110
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_110portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_110.clk0_core_clock_enable = "ena0",
		ram_block13a_110.clk0_input_clock_enable = "none",
		ram_block13a_110.clk1_core_clock_enable = "none",
		ram_block13a_110.clk1_input_clock_enable = "none",
		ram_block13a_110.clk1_output_clock_enable = "ena1",
		ram_block13a_110.connectivity_checking = "OFF",
		ram_block13a_110.data_interleave_offset_in_bits = 16,
		ram_block13a_110.data_interleave_width_in_bits = 1,
		ram_block13a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_110.operation_mode = "dual_port",
		ram_block13a_110.port_a_address_width = 11,
		ram_block13a_110.port_a_data_width = 4,
		ram_block13a_110.port_a_first_address = 12288,
		ram_block13a_110.port_a_first_bit_number = 14,
		ram_block13a_110.port_a_last_address = 14335,
		ram_block13a_110.port_a_logical_ram_depth = 65536,
		ram_block13a_110.port_a_logical_ram_width = 64,
		ram_block13a_110.port_b_address_clear = "none",
		ram_block13a_110.port_b_address_clock = "clock1",
		ram_block13a_110.port_b_address_width = 13,
		ram_block13a_110.port_b_data_out_clear = "none",
		ram_block13a_110.port_b_data_out_clock = "clock1",
		ram_block13a_110.port_b_data_width = 1,
		ram_block13a_110.port_b_first_address = 49152,
		ram_block13a_110.port_b_first_bit_number = 14,
		ram_block13a_110.port_b_last_address = 57343,
		ram_block13a_110.port_b_logical_ram_depth = 262144,
		ram_block13a_110.port_b_logical_ram_width = 16,
		ram_block13a_110.port_b_read_enable_clock = "clock1",
		ram_block13a_110.ram_block_type = "AUTO",
		ram_block13a_110.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_111
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_111portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_111.clk0_core_clock_enable = "ena0",
		ram_block13a_111.clk0_input_clock_enable = "none",
		ram_block13a_111.clk1_core_clock_enable = "none",
		ram_block13a_111.clk1_input_clock_enable = "none",
		ram_block13a_111.clk1_output_clock_enable = "ena1",
		ram_block13a_111.connectivity_checking = "OFF",
		ram_block13a_111.data_interleave_offset_in_bits = 16,
		ram_block13a_111.data_interleave_width_in_bits = 1,
		ram_block13a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_111.operation_mode = "dual_port",
		ram_block13a_111.port_a_address_width = 11,
		ram_block13a_111.port_a_data_width = 4,
		ram_block13a_111.port_a_first_address = 12288,
		ram_block13a_111.port_a_first_bit_number = 15,
		ram_block13a_111.port_a_last_address = 14335,
		ram_block13a_111.port_a_logical_ram_depth = 65536,
		ram_block13a_111.port_a_logical_ram_width = 64,
		ram_block13a_111.port_b_address_clear = "none",
		ram_block13a_111.port_b_address_clock = "clock1",
		ram_block13a_111.port_b_address_width = 13,
		ram_block13a_111.port_b_data_out_clear = "none",
		ram_block13a_111.port_b_data_out_clock = "clock1",
		ram_block13a_111.port_b_data_width = 1,
		ram_block13a_111.port_b_first_address = 49152,
		ram_block13a_111.port_b_first_bit_number = 15,
		ram_block13a_111.port_b_last_address = 57343,
		ram_block13a_111.port_b_logical_ram_depth = 262144,
		ram_block13a_111.port_b_logical_ram_width = 16,
		ram_block13a_111.port_b_read_enable_clock = "clock1",
		ram_block13a_111.ram_block_type = "AUTO",
		ram_block13a_111.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_112
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_112portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_112.clk0_core_clock_enable = "ena0",
		ram_block13a_112.clk0_input_clock_enable = "none",
		ram_block13a_112.clk1_core_clock_enable = "none",
		ram_block13a_112.clk1_input_clock_enable = "none",
		ram_block13a_112.clk1_output_clock_enable = "ena1",
		ram_block13a_112.connectivity_checking = "OFF",
		ram_block13a_112.data_interleave_offset_in_bits = 16,
		ram_block13a_112.data_interleave_width_in_bits = 1,
		ram_block13a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_112.operation_mode = "dual_port",
		ram_block13a_112.port_a_address_width = 11,
		ram_block13a_112.port_a_data_width = 4,
		ram_block13a_112.port_a_first_address = 14336,
		ram_block13a_112.port_a_first_bit_number = 0,
		ram_block13a_112.port_a_last_address = 16383,
		ram_block13a_112.port_a_logical_ram_depth = 65536,
		ram_block13a_112.port_a_logical_ram_width = 64,
		ram_block13a_112.port_b_address_clear = "none",
		ram_block13a_112.port_b_address_clock = "clock1",
		ram_block13a_112.port_b_address_width = 13,
		ram_block13a_112.port_b_data_out_clear = "none",
		ram_block13a_112.port_b_data_out_clock = "clock1",
		ram_block13a_112.port_b_data_width = 1,
		ram_block13a_112.port_b_first_address = 57344,
		ram_block13a_112.port_b_first_bit_number = 0,
		ram_block13a_112.port_b_last_address = 65535,
		ram_block13a_112.port_b_logical_ram_depth = 262144,
		ram_block13a_112.port_b_logical_ram_width = 16,
		ram_block13a_112.port_b_read_enable_clock = "clock1",
		ram_block13a_112.ram_block_type = "AUTO",
		ram_block13a_112.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_113
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_113portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_113.clk0_core_clock_enable = "ena0",
		ram_block13a_113.clk0_input_clock_enable = "none",
		ram_block13a_113.clk1_core_clock_enable = "none",
		ram_block13a_113.clk1_input_clock_enable = "none",
		ram_block13a_113.clk1_output_clock_enable = "ena1",
		ram_block13a_113.connectivity_checking = "OFF",
		ram_block13a_113.data_interleave_offset_in_bits = 16,
		ram_block13a_113.data_interleave_width_in_bits = 1,
		ram_block13a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_113.operation_mode = "dual_port",
		ram_block13a_113.port_a_address_width = 11,
		ram_block13a_113.port_a_data_width = 4,
		ram_block13a_113.port_a_first_address = 14336,
		ram_block13a_113.port_a_first_bit_number = 1,
		ram_block13a_113.port_a_last_address = 16383,
		ram_block13a_113.port_a_logical_ram_depth = 65536,
		ram_block13a_113.port_a_logical_ram_width = 64,
		ram_block13a_113.port_b_address_clear = "none",
		ram_block13a_113.port_b_address_clock = "clock1",
		ram_block13a_113.port_b_address_width = 13,
		ram_block13a_113.port_b_data_out_clear = "none",
		ram_block13a_113.port_b_data_out_clock = "clock1",
		ram_block13a_113.port_b_data_width = 1,
		ram_block13a_113.port_b_first_address = 57344,
		ram_block13a_113.port_b_first_bit_number = 1,
		ram_block13a_113.port_b_last_address = 65535,
		ram_block13a_113.port_b_logical_ram_depth = 262144,
		ram_block13a_113.port_b_logical_ram_width = 16,
		ram_block13a_113.port_b_read_enable_clock = "clock1",
		ram_block13a_113.ram_block_type = "AUTO",
		ram_block13a_113.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_114
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_114portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_114.clk0_core_clock_enable = "ena0",
		ram_block13a_114.clk0_input_clock_enable = "none",
		ram_block13a_114.clk1_core_clock_enable = "none",
		ram_block13a_114.clk1_input_clock_enable = "none",
		ram_block13a_114.clk1_output_clock_enable = "ena1",
		ram_block13a_114.connectivity_checking = "OFF",
		ram_block13a_114.data_interleave_offset_in_bits = 16,
		ram_block13a_114.data_interleave_width_in_bits = 1,
		ram_block13a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_114.operation_mode = "dual_port",
		ram_block13a_114.port_a_address_width = 11,
		ram_block13a_114.port_a_data_width = 4,
		ram_block13a_114.port_a_first_address = 14336,
		ram_block13a_114.port_a_first_bit_number = 2,
		ram_block13a_114.port_a_last_address = 16383,
		ram_block13a_114.port_a_logical_ram_depth = 65536,
		ram_block13a_114.port_a_logical_ram_width = 64,
		ram_block13a_114.port_b_address_clear = "none",
		ram_block13a_114.port_b_address_clock = "clock1",
		ram_block13a_114.port_b_address_width = 13,
		ram_block13a_114.port_b_data_out_clear = "none",
		ram_block13a_114.port_b_data_out_clock = "clock1",
		ram_block13a_114.port_b_data_width = 1,
		ram_block13a_114.port_b_first_address = 57344,
		ram_block13a_114.port_b_first_bit_number = 2,
		ram_block13a_114.port_b_last_address = 65535,
		ram_block13a_114.port_b_logical_ram_depth = 262144,
		ram_block13a_114.port_b_logical_ram_width = 16,
		ram_block13a_114.port_b_read_enable_clock = "clock1",
		ram_block13a_114.ram_block_type = "AUTO",
		ram_block13a_114.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_115
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_115portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_115.clk0_core_clock_enable = "ena0",
		ram_block13a_115.clk0_input_clock_enable = "none",
		ram_block13a_115.clk1_core_clock_enable = "none",
		ram_block13a_115.clk1_input_clock_enable = "none",
		ram_block13a_115.clk1_output_clock_enable = "ena1",
		ram_block13a_115.connectivity_checking = "OFF",
		ram_block13a_115.data_interleave_offset_in_bits = 16,
		ram_block13a_115.data_interleave_width_in_bits = 1,
		ram_block13a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_115.operation_mode = "dual_port",
		ram_block13a_115.port_a_address_width = 11,
		ram_block13a_115.port_a_data_width = 4,
		ram_block13a_115.port_a_first_address = 14336,
		ram_block13a_115.port_a_first_bit_number = 3,
		ram_block13a_115.port_a_last_address = 16383,
		ram_block13a_115.port_a_logical_ram_depth = 65536,
		ram_block13a_115.port_a_logical_ram_width = 64,
		ram_block13a_115.port_b_address_clear = "none",
		ram_block13a_115.port_b_address_clock = "clock1",
		ram_block13a_115.port_b_address_width = 13,
		ram_block13a_115.port_b_data_out_clear = "none",
		ram_block13a_115.port_b_data_out_clock = "clock1",
		ram_block13a_115.port_b_data_width = 1,
		ram_block13a_115.port_b_first_address = 57344,
		ram_block13a_115.port_b_first_bit_number = 3,
		ram_block13a_115.port_b_last_address = 65535,
		ram_block13a_115.port_b_logical_ram_depth = 262144,
		ram_block13a_115.port_b_logical_ram_width = 16,
		ram_block13a_115.port_b_read_enable_clock = "clock1",
		ram_block13a_115.ram_block_type = "AUTO",
		ram_block13a_115.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_116
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_116portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_116.clk0_core_clock_enable = "ena0",
		ram_block13a_116.clk0_input_clock_enable = "none",
		ram_block13a_116.clk1_core_clock_enable = "none",
		ram_block13a_116.clk1_input_clock_enable = "none",
		ram_block13a_116.clk1_output_clock_enable = "ena1",
		ram_block13a_116.connectivity_checking = "OFF",
		ram_block13a_116.data_interleave_offset_in_bits = 16,
		ram_block13a_116.data_interleave_width_in_bits = 1,
		ram_block13a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_116.operation_mode = "dual_port",
		ram_block13a_116.port_a_address_width = 11,
		ram_block13a_116.port_a_data_width = 4,
		ram_block13a_116.port_a_first_address = 14336,
		ram_block13a_116.port_a_first_bit_number = 4,
		ram_block13a_116.port_a_last_address = 16383,
		ram_block13a_116.port_a_logical_ram_depth = 65536,
		ram_block13a_116.port_a_logical_ram_width = 64,
		ram_block13a_116.port_b_address_clear = "none",
		ram_block13a_116.port_b_address_clock = "clock1",
		ram_block13a_116.port_b_address_width = 13,
		ram_block13a_116.port_b_data_out_clear = "none",
		ram_block13a_116.port_b_data_out_clock = "clock1",
		ram_block13a_116.port_b_data_width = 1,
		ram_block13a_116.port_b_first_address = 57344,
		ram_block13a_116.port_b_first_bit_number = 4,
		ram_block13a_116.port_b_last_address = 65535,
		ram_block13a_116.port_b_logical_ram_depth = 262144,
		ram_block13a_116.port_b_logical_ram_width = 16,
		ram_block13a_116.port_b_read_enable_clock = "clock1",
		ram_block13a_116.ram_block_type = "AUTO",
		ram_block13a_116.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_117
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_117portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_117.clk0_core_clock_enable = "ena0",
		ram_block13a_117.clk0_input_clock_enable = "none",
		ram_block13a_117.clk1_core_clock_enable = "none",
		ram_block13a_117.clk1_input_clock_enable = "none",
		ram_block13a_117.clk1_output_clock_enable = "ena1",
		ram_block13a_117.connectivity_checking = "OFF",
		ram_block13a_117.data_interleave_offset_in_bits = 16,
		ram_block13a_117.data_interleave_width_in_bits = 1,
		ram_block13a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_117.operation_mode = "dual_port",
		ram_block13a_117.port_a_address_width = 11,
		ram_block13a_117.port_a_data_width = 4,
		ram_block13a_117.port_a_first_address = 14336,
		ram_block13a_117.port_a_first_bit_number = 5,
		ram_block13a_117.port_a_last_address = 16383,
		ram_block13a_117.port_a_logical_ram_depth = 65536,
		ram_block13a_117.port_a_logical_ram_width = 64,
		ram_block13a_117.port_b_address_clear = "none",
		ram_block13a_117.port_b_address_clock = "clock1",
		ram_block13a_117.port_b_address_width = 13,
		ram_block13a_117.port_b_data_out_clear = "none",
		ram_block13a_117.port_b_data_out_clock = "clock1",
		ram_block13a_117.port_b_data_width = 1,
		ram_block13a_117.port_b_first_address = 57344,
		ram_block13a_117.port_b_first_bit_number = 5,
		ram_block13a_117.port_b_last_address = 65535,
		ram_block13a_117.port_b_logical_ram_depth = 262144,
		ram_block13a_117.port_b_logical_ram_width = 16,
		ram_block13a_117.port_b_read_enable_clock = "clock1",
		ram_block13a_117.ram_block_type = "AUTO",
		ram_block13a_117.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_118
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_118portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_118.clk0_core_clock_enable = "ena0",
		ram_block13a_118.clk0_input_clock_enable = "none",
		ram_block13a_118.clk1_core_clock_enable = "none",
		ram_block13a_118.clk1_input_clock_enable = "none",
		ram_block13a_118.clk1_output_clock_enable = "ena1",
		ram_block13a_118.connectivity_checking = "OFF",
		ram_block13a_118.data_interleave_offset_in_bits = 16,
		ram_block13a_118.data_interleave_width_in_bits = 1,
		ram_block13a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_118.operation_mode = "dual_port",
		ram_block13a_118.port_a_address_width = 11,
		ram_block13a_118.port_a_data_width = 4,
		ram_block13a_118.port_a_first_address = 14336,
		ram_block13a_118.port_a_first_bit_number = 6,
		ram_block13a_118.port_a_last_address = 16383,
		ram_block13a_118.port_a_logical_ram_depth = 65536,
		ram_block13a_118.port_a_logical_ram_width = 64,
		ram_block13a_118.port_b_address_clear = "none",
		ram_block13a_118.port_b_address_clock = "clock1",
		ram_block13a_118.port_b_address_width = 13,
		ram_block13a_118.port_b_data_out_clear = "none",
		ram_block13a_118.port_b_data_out_clock = "clock1",
		ram_block13a_118.port_b_data_width = 1,
		ram_block13a_118.port_b_first_address = 57344,
		ram_block13a_118.port_b_first_bit_number = 6,
		ram_block13a_118.port_b_last_address = 65535,
		ram_block13a_118.port_b_logical_ram_depth = 262144,
		ram_block13a_118.port_b_logical_ram_width = 16,
		ram_block13a_118.port_b_read_enable_clock = "clock1",
		ram_block13a_118.ram_block_type = "AUTO",
		ram_block13a_118.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_119
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_119portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_119.clk0_core_clock_enable = "ena0",
		ram_block13a_119.clk0_input_clock_enable = "none",
		ram_block13a_119.clk1_core_clock_enable = "none",
		ram_block13a_119.clk1_input_clock_enable = "none",
		ram_block13a_119.clk1_output_clock_enable = "ena1",
		ram_block13a_119.connectivity_checking = "OFF",
		ram_block13a_119.data_interleave_offset_in_bits = 16,
		ram_block13a_119.data_interleave_width_in_bits = 1,
		ram_block13a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_119.operation_mode = "dual_port",
		ram_block13a_119.port_a_address_width = 11,
		ram_block13a_119.port_a_data_width = 4,
		ram_block13a_119.port_a_first_address = 14336,
		ram_block13a_119.port_a_first_bit_number = 7,
		ram_block13a_119.port_a_last_address = 16383,
		ram_block13a_119.port_a_logical_ram_depth = 65536,
		ram_block13a_119.port_a_logical_ram_width = 64,
		ram_block13a_119.port_b_address_clear = "none",
		ram_block13a_119.port_b_address_clock = "clock1",
		ram_block13a_119.port_b_address_width = 13,
		ram_block13a_119.port_b_data_out_clear = "none",
		ram_block13a_119.port_b_data_out_clock = "clock1",
		ram_block13a_119.port_b_data_width = 1,
		ram_block13a_119.port_b_first_address = 57344,
		ram_block13a_119.port_b_first_bit_number = 7,
		ram_block13a_119.port_b_last_address = 65535,
		ram_block13a_119.port_b_logical_ram_depth = 262144,
		ram_block13a_119.port_b_logical_ram_width = 16,
		ram_block13a_119.port_b_read_enable_clock = "clock1",
		ram_block13a_119.ram_block_type = "AUTO",
		ram_block13a_119.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_120
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_120portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_120.clk0_core_clock_enable = "ena0",
		ram_block13a_120.clk0_input_clock_enable = "none",
		ram_block13a_120.clk1_core_clock_enable = "none",
		ram_block13a_120.clk1_input_clock_enable = "none",
		ram_block13a_120.clk1_output_clock_enable = "ena1",
		ram_block13a_120.connectivity_checking = "OFF",
		ram_block13a_120.data_interleave_offset_in_bits = 16,
		ram_block13a_120.data_interleave_width_in_bits = 1,
		ram_block13a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_120.operation_mode = "dual_port",
		ram_block13a_120.port_a_address_width = 11,
		ram_block13a_120.port_a_data_width = 4,
		ram_block13a_120.port_a_first_address = 14336,
		ram_block13a_120.port_a_first_bit_number = 8,
		ram_block13a_120.port_a_last_address = 16383,
		ram_block13a_120.port_a_logical_ram_depth = 65536,
		ram_block13a_120.port_a_logical_ram_width = 64,
		ram_block13a_120.port_b_address_clear = "none",
		ram_block13a_120.port_b_address_clock = "clock1",
		ram_block13a_120.port_b_address_width = 13,
		ram_block13a_120.port_b_data_out_clear = "none",
		ram_block13a_120.port_b_data_out_clock = "clock1",
		ram_block13a_120.port_b_data_width = 1,
		ram_block13a_120.port_b_first_address = 57344,
		ram_block13a_120.port_b_first_bit_number = 8,
		ram_block13a_120.port_b_last_address = 65535,
		ram_block13a_120.port_b_logical_ram_depth = 262144,
		ram_block13a_120.port_b_logical_ram_width = 16,
		ram_block13a_120.port_b_read_enable_clock = "clock1",
		ram_block13a_120.ram_block_type = "AUTO",
		ram_block13a_120.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_121
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_121portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_121.clk0_core_clock_enable = "ena0",
		ram_block13a_121.clk0_input_clock_enable = "none",
		ram_block13a_121.clk1_core_clock_enable = "none",
		ram_block13a_121.clk1_input_clock_enable = "none",
		ram_block13a_121.clk1_output_clock_enable = "ena1",
		ram_block13a_121.connectivity_checking = "OFF",
		ram_block13a_121.data_interleave_offset_in_bits = 16,
		ram_block13a_121.data_interleave_width_in_bits = 1,
		ram_block13a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_121.operation_mode = "dual_port",
		ram_block13a_121.port_a_address_width = 11,
		ram_block13a_121.port_a_data_width = 4,
		ram_block13a_121.port_a_first_address = 14336,
		ram_block13a_121.port_a_first_bit_number = 9,
		ram_block13a_121.port_a_last_address = 16383,
		ram_block13a_121.port_a_logical_ram_depth = 65536,
		ram_block13a_121.port_a_logical_ram_width = 64,
		ram_block13a_121.port_b_address_clear = "none",
		ram_block13a_121.port_b_address_clock = "clock1",
		ram_block13a_121.port_b_address_width = 13,
		ram_block13a_121.port_b_data_out_clear = "none",
		ram_block13a_121.port_b_data_out_clock = "clock1",
		ram_block13a_121.port_b_data_width = 1,
		ram_block13a_121.port_b_first_address = 57344,
		ram_block13a_121.port_b_first_bit_number = 9,
		ram_block13a_121.port_b_last_address = 65535,
		ram_block13a_121.port_b_logical_ram_depth = 262144,
		ram_block13a_121.port_b_logical_ram_width = 16,
		ram_block13a_121.port_b_read_enable_clock = "clock1",
		ram_block13a_121.ram_block_type = "AUTO",
		ram_block13a_121.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_122
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_122portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_122.clk0_core_clock_enable = "ena0",
		ram_block13a_122.clk0_input_clock_enable = "none",
		ram_block13a_122.clk1_core_clock_enable = "none",
		ram_block13a_122.clk1_input_clock_enable = "none",
		ram_block13a_122.clk1_output_clock_enable = "ena1",
		ram_block13a_122.connectivity_checking = "OFF",
		ram_block13a_122.data_interleave_offset_in_bits = 16,
		ram_block13a_122.data_interleave_width_in_bits = 1,
		ram_block13a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_122.operation_mode = "dual_port",
		ram_block13a_122.port_a_address_width = 11,
		ram_block13a_122.port_a_data_width = 4,
		ram_block13a_122.port_a_first_address = 14336,
		ram_block13a_122.port_a_first_bit_number = 10,
		ram_block13a_122.port_a_last_address = 16383,
		ram_block13a_122.port_a_logical_ram_depth = 65536,
		ram_block13a_122.port_a_logical_ram_width = 64,
		ram_block13a_122.port_b_address_clear = "none",
		ram_block13a_122.port_b_address_clock = "clock1",
		ram_block13a_122.port_b_address_width = 13,
		ram_block13a_122.port_b_data_out_clear = "none",
		ram_block13a_122.port_b_data_out_clock = "clock1",
		ram_block13a_122.port_b_data_width = 1,
		ram_block13a_122.port_b_first_address = 57344,
		ram_block13a_122.port_b_first_bit_number = 10,
		ram_block13a_122.port_b_last_address = 65535,
		ram_block13a_122.port_b_logical_ram_depth = 262144,
		ram_block13a_122.port_b_logical_ram_width = 16,
		ram_block13a_122.port_b_read_enable_clock = "clock1",
		ram_block13a_122.ram_block_type = "AUTO",
		ram_block13a_122.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_123
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_123portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_123.clk0_core_clock_enable = "ena0",
		ram_block13a_123.clk0_input_clock_enable = "none",
		ram_block13a_123.clk1_core_clock_enable = "none",
		ram_block13a_123.clk1_input_clock_enable = "none",
		ram_block13a_123.clk1_output_clock_enable = "ena1",
		ram_block13a_123.connectivity_checking = "OFF",
		ram_block13a_123.data_interleave_offset_in_bits = 16,
		ram_block13a_123.data_interleave_width_in_bits = 1,
		ram_block13a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_123.operation_mode = "dual_port",
		ram_block13a_123.port_a_address_width = 11,
		ram_block13a_123.port_a_data_width = 4,
		ram_block13a_123.port_a_first_address = 14336,
		ram_block13a_123.port_a_first_bit_number = 11,
		ram_block13a_123.port_a_last_address = 16383,
		ram_block13a_123.port_a_logical_ram_depth = 65536,
		ram_block13a_123.port_a_logical_ram_width = 64,
		ram_block13a_123.port_b_address_clear = "none",
		ram_block13a_123.port_b_address_clock = "clock1",
		ram_block13a_123.port_b_address_width = 13,
		ram_block13a_123.port_b_data_out_clear = "none",
		ram_block13a_123.port_b_data_out_clock = "clock1",
		ram_block13a_123.port_b_data_width = 1,
		ram_block13a_123.port_b_first_address = 57344,
		ram_block13a_123.port_b_first_bit_number = 11,
		ram_block13a_123.port_b_last_address = 65535,
		ram_block13a_123.port_b_logical_ram_depth = 262144,
		ram_block13a_123.port_b_logical_ram_width = 16,
		ram_block13a_123.port_b_read_enable_clock = "clock1",
		ram_block13a_123.ram_block_type = "AUTO",
		ram_block13a_123.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_124
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_124portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_124.clk0_core_clock_enable = "ena0",
		ram_block13a_124.clk0_input_clock_enable = "none",
		ram_block13a_124.clk1_core_clock_enable = "none",
		ram_block13a_124.clk1_input_clock_enable = "none",
		ram_block13a_124.clk1_output_clock_enable = "ena1",
		ram_block13a_124.connectivity_checking = "OFF",
		ram_block13a_124.data_interleave_offset_in_bits = 16,
		ram_block13a_124.data_interleave_width_in_bits = 1,
		ram_block13a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_124.operation_mode = "dual_port",
		ram_block13a_124.port_a_address_width = 11,
		ram_block13a_124.port_a_data_width = 4,
		ram_block13a_124.port_a_first_address = 14336,
		ram_block13a_124.port_a_first_bit_number = 12,
		ram_block13a_124.port_a_last_address = 16383,
		ram_block13a_124.port_a_logical_ram_depth = 65536,
		ram_block13a_124.port_a_logical_ram_width = 64,
		ram_block13a_124.port_b_address_clear = "none",
		ram_block13a_124.port_b_address_clock = "clock1",
		ram_block13a_124.port_b_address_width = 13,
		ram_block13a_124.port_b_data_out_clear = "none",
		ram_block13a_124.port_b_data_out_clock = "clock1",
		ram_block13a_124.port_b_data_width = 1,
		ram_block13a_124.port_b_first_address = 57344,
		ram_block13a_124.port_b_first_bit_number = 12,
		ram_block13a_124.port_b_last_address = 65535,
		ram_block13a_124.port_b_logical_ram_depth = 262144,
		ram_block13a_124.port_b_logical_ram_width = 16,
		ram_block13a_124.port_b_read_enable_clock = "clock1",
		ram_block13a_124.ram_block_type = "AUTO",
		ram_block13a_124.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_125
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_125portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_125.clk0_core_clock_enable = "ena0",
		ram_block13a_125.clk0_input_clock_enable = "none",
		ram_block13a_125.clk1_core_clock_enable = "none",
		ram_block13a_125.clk1_input_clock_enable = "none",
		ram_block13a_125.clk1_output_clock_enable = "ena1",
		ram_block13a_125.connectivity_checking = "OFF",
		ram_block13a_125.data_interleave_offset_in_bits = 16,
		ram_block13a_125.data_interleave_width_in_bits = 1,
		ram_block13a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_125.operation_mode = "dual_port",
		ram_block13a_125.port_a_address_width = 11,
		ram_block13a_125.port_a_data_width = 4,
		ram_block13a_125.port_a_first_address = 14336,
		ram_block13a_125.port_a_first_bit_number = 13,
		ram_block13a_125.port_a_last_address = 16383,
		ram_block13a_125.port_a_logical_ram_depth = 65536,
		ram_block13a_125.port_a_logical_ram_width = 64,
		ram_block13a_125.port_b_address_clear = "none",
		ram_block13a_125.port_b_address_clock = "clock1",
		ram_block13a_125.port_b_address_width = 13,
		ram_block13a_125.port_b_data_out_clear = "none",
		ram_block13a_125.port_b_data_out_clock = "clock1",
		ram_block13a_125.port_b_data_width = 1,
		ram_block13a_125.port_b_first_address = 57344,
		ram_block13a_125.port_b_first_bit_number = 13,
		ram_block13a_125.port_b_last_address = 65535,
		ram_block13a_125.port_b_logical_ram_depth = 262144,
		ram_block13a_125.port_b_logical_ram_width = 16,
		ram_block13a_125.port_b_read_enable_clock = "clock1",
		ram_block13a_125.ram_block_type = "AUTO",
		ram_block13a_125.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_126
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_126portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_126.clk0_core_clock_enable = "ena0",
		ram_block13a_126.clk0_input_clock_enable = "none",
		ram_block13a_126.clk1_core_clock_enable = "none",
		ram_block13a_126.clk1_input_clock_enable = "none",
		ram_block13a_126.clk1_output_clock_enable = "ena1",
		ram_block13a_126.connectivity_checking = "OFF",
		ram_block13a_126.data_interleave_offset_in_bits = 16,
		ram_block13a_126.data_interleave_width_in_bits = 1,
		ram_block13a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_126.operation_mode = "dual_port",
		ram_block13a_126.port_a_address_width = 11,
		ram_block13a_126.port_a_data_width = 4,
		ram_block13a_126.port_a_first_address = 14336,
		ram_block13a_126.port_a_first_bit_number = 14,
		ram_block13a_126.port_a_last_address = 16383,
		ram_block13a_126.port_a_logical_ram_depth = 65536,
		ram_block13a_126.port_a_logical_ram_width = 64,
		ram_block13a_126.port_b_address_clear = "none",
		ram_block13a_126.port_b_address_clock = "clock1",
		ram_block13a_126.port_b_address_width = 13,
		ram_block13a_126.port_b_data_out_clear = "none",
		ram_block13a_126.port_b_data_out_clock = "clock1",
		ram_block13a_126.port_b_data_width = 1,
		ram_block13a_126.port_b_first_address = 57344,
		ram_block13a_126.port_b_first_bit_number = 14,
		ram_block13a_126.port_b_last_address = 65535,
		ram_block13a_126.port_b_logical_ram_depth = 262144,
		ram_block13a_126.port_b_logical_ram_width = 16,
		ram_block13a_126.port_b_read_enable_clock = "clock1",
		ram_block13a_126.ram_block_type = "AUTO",
		ram_block13a_126.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_127
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_127portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_127.clk0_core_clock_enable = "ena0",
		ram_block13a_127.clk0_input_clock_enable = "none",
		ram_block13a_127.clk1_core_clock_enable = "none",
		ram_block13a_127.clk1_input_clock_enable = "none",
		ram_block13a_127.clk1_output_clock_enable = "ena1",
		ram_block13a_127.connectivity_checking = "OFF",
		ram_block13a_127.data_interleave_offset_in_bits = 16,
		ram_block13a_127.data_interleave_width_in_bits = 1,
		ram_block13a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_127.operation_mode = "dual_port",
		ram_block13a_127.port_a_address_width = 11,
		ram_block13a_127.port_a_data_width = 4,
		ram_block13a_127.port_a_first_address = 14336,
		ram_block13a_127.port_a_first_bit_number = 15,
		ram_block13a_127.port_a_last_address = 16383,
		ram_block13a_127.port_a_logical_ram_depth = 65536,
		ram_block13a_127.port_a_logical_ram_width = 64,
		ram_block13a_127.port_b_address_clear = "none",
		ram_block13a_127.port_b_address_clock = "clock1",
		ram_block13a_127.port_b_address_width = 13,
		ram_block13a_127.port_b_data_out_clear = "none",
		ram_block13a_127.port_b_data_out_clock = "clock1",
		ram_block13a_127.port_b_data_width = 1,
		ram_block13a_127.port_b_first_address = 57344,
		ram_block13a_127.port_b_first_bit_number = 15,
		ram_block13a_127.port_b_last_address = 65535,
		ram_block13a_127.port_b_logical_ram_depth = 262144,
		ram_block13a_127.port_b_logical_ram_width = 16,
		ram_block13a_127.port_b_read_enable_clock = "clock1",
		ram_block13a_127.ram_block_type = "AUTO",
		ram_block13a_127.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_128
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_128portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_128.clk0_core_clock_enable = "ena0",
		ram_block13a_128.clk0_input_clock_enable = "none",
		ram_block13a_128.clk1_core_clock_enable = "none",
		ram_block13a_128.clk1_input_clock_enable = "none",
		ram_block13a_128.clk1_output_clock_enable = "ena1",
		ram_block13a_128.connectivity_checking = "OFF",
		ram_block13a_128.data_interleave_offset_in_bits = 16,
		ram_block13a_128.data_interleave_width_in_bits = 1,
		ram_block13a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_128.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_128.operation_mode = "dual_port",
		ram_block13a_128.port_a_address_width = 11,
		ram_block13a_128.port_a_data_width = 4,
		ram_block13a_128.port_a_first_address = 16384,
		ram_block13a_128.port_a_first_bit_number = 0,
		ram_block13a_128.port_a_last_address = 18431,
		ram_block13a_128.port_a_logical_ram_depth = 65536,
		ram_block13a_128.port_a_logical_ram_width = 64,
		ram_block13a_128.port_b_address_clear = "none",
		ram_block13a_128.port_b_address_clock = "clock1",
		ram_block13a_128.port_b_address_width = 13,
		ram_block13a_128.port_b_data_out_clear = "none",
		ram_block13a_128.port_b_data_out_clock = "clock1",
		ram_block13a_128.port_b_data_width = 1,
		ram_block13a_128.port_b_first_address = 65536,
		ram_block13a_128.port_b_first_bit_number = 0,
		ram_block13a_128.port_b_last_address = 73727,
		ram_block13a_128.port_b_logical_ram_depth = 262144,
		ram_block13a_128.port_b_logical_ram_width = 16,
		ram_block13a_128.port_b_read_enable_clock = "clock1",
		ram_block13a_128.ram_block_type = "AUTO",
		ram_block13a_128.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_129
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_129portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_129.clk0_core_clock_enable = "ena0",
		ram_block13a_129.clk0_input_clock_enable = "none",
		ram_block13a_129.clk1_core_clock_enable = "none",
		ram_block13a_129.clk1_input_clock_enable = "none",
		ram_block13a_129.clk1_output_clock_enable = "ena1",
		ram_block13a_129.connectivity_checking = "OFF",
		ram_block13a_129.data_interleave_offset_in_bits = 16,
		ram_block13a_129.data_interleave_width_in_bits = 1,
		ram_block13a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_129.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_129.operation_mode = "dual_port",
		ram_block13a_129.port_a_address_width = 11,
		ram_block13a_129.port_a_data_width = 4,
		ram_block13a_129.port_a_first_address = 16384,
		ram_block13a_129.port_a_first_bit_number = 1,
		ram_block13a_129.port_a_last_address = 18431,
		ram_block13a_129.port_a_logical_ram_depth = 65536,
		ram_block13a_129.port_a_logical_ram_width = 64,
		ram_block13a_129.port_b_address_clear = "none",
		ram_block13a_129.port_b_address_clock = "clock1",
		ram_block13a_129.port_b_address_width = 13,
		ram_block13a_129.port_b_data_out_clear = "none",
		ram_block13a_129.port_b_data_out_clock = "clock1",
		ram_block13a_129.port_b_data_width = 1,
		ram_block13a_129.port_b_first_address = 65536,
		ram_block13a_129.port_b_first_bit_number = 1,
		ram_block13a_129.port_b_last_address = 73727,
		ram_block13a_129.port_b_logical_ram_depth = 262144,
		ram_block13a_129.port_b_logical_ram_width = 16,
		ram_block13a_129.port_b_read_enable_clock = "clock1",
		ram_block13a_129.ram_block_type = "AUTO",
		ram_block13a_129.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_130
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_130portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_130.clk0_core_clock_enable = "ena0",
		ram_block13a_130.clk0_input_clock_enable = "none",
		ram_block13a_130.clk1_core_clock_enable = "none",
		ram_block13a_130.clk1_input_clock_enable = "none",
		ram_block13a_130.clk1_output_clock_enable = "ena1",
		ram_block13a_130.connectivity_checking = "OFF",
		ram_block13a_130.data_interleave_offset_in_bits = 16,
		ram_block13a_130.data_interleave_width_in_bits = 1,
		ram_block13a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_130.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_130.operation_mode = "dual_port",
		ram_block13a_130.port_a_address_width = 11,
		ram_block13a_130.port_a_data_width = 4,
		ram_block13a_130.port_a_first_address = 16384,
		ram_block13a_130.port_a_first_bit_number = 2,
		ram_block13a_130.port_a_last_address = 18431,
		ram_block13a_130.port_a_logical_ram_depth = 65536,
		ram_block13a_130.port_a_logical_ram_width = 64,
		ram_block13a_130.port_b_address_clear = "none",
		ram_block13a_130.port_b_address_clock = "clock1",
		ram_block13a_130.port_b_address_width = 13,
		ram_block13a_130.port_b_data_out_clear = "none",
		ram_block13a_130.port_b_data_out_clock = "clock1",
		ram_block13a_130.port_b_data_width = 1,
		ram_block13a_130.port_b_first_address = 65536,
		ram_block13a_130.port_b_first_bit_number = 2,
		ram_block13a_130.port_b_last_address = 73727,
		ram_block13a_130.port_b_logical_ram_depth = 262144,
		ram_block13a_130.port_b_logical_ram_width = 16,
		ram_block13a_130.port_b_read_enable_clock = "clock1",
		ram_block13a_130.ram_block_type = "AUTO",
		ram_block13a_130.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_131
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_131portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_131.clk0_core_clock_enable = "ena0",
		ram_block13a_131.clk0_input_clock_enable = "none",
		ram_block13a_131.clk1_core_clock_enable = "none",
		ram_block13a_131.clk1_input_clock_enable = "none",
		ram_block13a_131.clk1_output_clock_enable = "ena1",
		ram_block13a_131.connectivity_checking = "OFF",
		ram_block13a_131.data_interleave_offset_in_bits = 16,
		ram_block13a_131.data_interleave_width_in_bits = 1,
		ram_block13a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_131.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_131.operation_mode = "dual_port",
		ram_block13a_131.port_a_address_width = 11,
		ram_block13a_131.port_a_data_width = 4,
		ram_block13a_131.port_a_first_address = 16384,
		ram_block13a_131.port_a_first_bit_number = 3,
		ram_block13a_131.port_a_last_address = 18431,
		ram_block13a_131.port_a_logical_ram_depth = 65536,
		ram_block13a_131.port_a_logical_ram_width = 64,
		ram_block13a_131.port_b_address_clear = "none",
		ram_block13a_131.port_b_address_clock = "clock1",
		ram_block13a_131.port_b_address_width = 13,
		ram_block13a_131.port_b_data_out_clear = "none",
		ram_block13a_131.port_b_data_out_clock = "clock1",
		ram_block13a_131.port_b_data_width = 1,
		ram_block13a_131.port_b_first_address = 65536,
		ram_block13a_131.port_b_first_bit_number = 3,
		ram_block13a_131.port_b_last_address = 73727,
		ram_block13a_131.port_b_logical_ram_depth = 262144,
		ram_block13a_131.port_b_logical_ram_width = 16,
		ram_block13a_131.port_b_read_enable_clock = "clock1",
		ram_block13a_131.ram_block_type = "AUTO",
		ram_block13a_131.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_132
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_132portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_132.clk0_core_clock_enable = "ena0",
		ram_block13a_132.clk0_input_clock_enable = "none",
		ram_block13a_132.clk1_core_clock_enable = "none",
		ram_block13a_132.clk1_input_clock_enable = "none",
		ram_block13a_132.clk1_output_clock_enable = "ena1",
		ram_block13a_132.connectivity_checking = "OFF",
		ram_block13a_132.data_interleave_offset_in_bits = 16,
		ram_block13a_132.data_interleave_width_in_bits = 1,
		ram_block13a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_132.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_132.operation_mode = "dual_port",
		ram_block13a_132.port_a_address_width = 11,
		ram_block13a_132.port_a_data_width = 4,
		ram_block13a_132.port_a_first_address = 16384,
		ram_block13a_132.port_a_first_bit_number = 4,
		ram_block13a_132.port_a_last_address = 18431,
		ram_block13a_132.port_a_logical_ram_depth = 65536,
		ram_block13a_132.port_a_logical_ram_width = 64,
		ram_block13a_132.port_b_address_clear = "none",
		ram_block13a_132.port_b_address_clock = "clock1",
		ram_block13a_132.port_b_address_width = 13,
		ram_block13a_132.port_b_data_out_clear = "none",
		ram_block13a_132.port_b_data_out_clock = "clock1",
		ram_block13a_132.port_b_data_width = 1,
		ram_block13a_132.port_b_first_address = 65536,
		ram_block13a_132.port_b_first_bit_number = 4,
		ram_block13a_132.port_b_last_address = 73727,
		ram_block13a_132.port_b_logical_ram_depth = 262144,
		ram_block13a_132.port_b_logical_ram_width = 16,
		ram_block13a_132.port_b_read_enable_clock = "clock1",
		ram_block13a_132.ram_block_type = "AUTO",
		ram_block13a_132.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_133
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_133portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_133.clk0_core_clock_enable = "ena0",
		ram_block13a_133.clk0_input_clock_enable = "none",
		ram_block13a_133.clk1_core_clock_enable = "none",
		ram_block13a_133.clk1_input_clock_enable = "none",
		ram_block13a_133.clk1_output_clock_enable = "ena1",
		ram_block13a_133.connectivity_checking = "OFF",
		ram_block13a_133.data_interleave_offset_in_bits = 16,
		ram_block13a_133.data_interleave_width_in_bits = 1,
		ram_block13a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_133.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_133.operation_mode = "dual_port",
		ram_block13a_133.port_a_address_width = 11,
		ram_block13a_133.port_a_data_width = 4,
		ram_block13a_133.port_a_first_address = 16384,
		ram_block13a_133.port_a_first_bit_number = 5,
		ram_block13a_133.port_a_last_address = 18431,
		ram_block13a_133.port_a_logical_ram_depth = 65536,
		ram_block13a_133.port_a_logical_ram_width = 64,
		ram_block13a_133.port_b_address_clear = "none",
		ram_block13a_133.port_b_address_clock = "clock1",
		ram_block13a_133.port_b_address_width = 13,
		ram_block13a_133.port_b_data_out_clear = "none",
		ram_block13a_133.port_b_data_out_clock = "clock1",
		ram_block13a_133.port_b_data_width = 1,
		ram_block13a_133.port_b_first_address = 65536,
		ram_block13a_133.port_b_first_bit_number = 5,
		ram_block13a_133.port_b_last_address = 73727,
		ram_block13a_133.port_b_logical_ram_depth = 262144,
		ram_block13a_133.port_b_logical_ram_width = 16,
		ram_block13a_133.port_b_read_enable_clock = "clock1",
		ram_block13a_133.ram_block_type = "AUTO",
		ram_block13a_133.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_134
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_134portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_134.clk0_core_clock_enable = "ena0",
		ram_block13a_134.clk0_input_clock_enable = "none",
		ram_block13a_134.clk1_core_clock_enable = "none",
		ram_block13a_134.clk1_input_clock_enable = "none",
		ram_block13a_134.clk1_output_clock_enable = "ena1",
		ram_block13a_134.connectivity_checking = "OFF",
		ram_block13a_134.data_interleave_offset_in_bits = 16,
		ram_block13a_134.data_interleave_width_in_bits = 1,
		ram_block13a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_134.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_134.operation_mode = "dual_port",
		ram_block13a_134.port_a_address_width = 11,
		ram_block13a_134.port_a_data_width = 4,
		ram_block13a_134.port_a_first_address = 16384,
		ram_block13a_134.port_a_first_bit_number = 6,
		ram_block13a_134.port_a_last_address = 18431,
		ram_block13a_134.port_a_logical_ram_depth = 65536,
		ram_block13a_134.port_a_logical_ram_width = 64,
		ram_block13a_134.port_b_address_clear = "none",
		ram_block13a_134.port_b_address_clock = "clock1",
		ram_block13a_134.port_b_address_width = 13,
		ram_block13a_134.port_b_data_out_clear = "none",
		ram_block13a_134.port_b_data_out_clock = "clock1",
		ram_block13a_134.port_b_data_width = 1,
		ram_block13a_134.port_b_first_address = 65536,
		ram_block13a_134.port_b_first_bit_number = 6,
		ram_block13a_134.port_b_last_address = 73727,
		ram_block13a_134.port_b_logical_ram_depth = 262144,
		ram_block13a_134.port_b_logical_ram_width = 16,
		ram_block13a_134.port_b_read_enable_clock = "clock1",
		ram_block13a_134.ram_block_type = "AUTO",
		ram_block13a_134.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_135
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_135portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_135.clk0_core_clock_enable = "ena0",
		ram_block13a_135.clk0_input_clock_enable = "none",
		ram_block13a_135.clk1_core_clock_enable = "none",
		ram_block13a_135.clk1_input_clock_enable = "none",
		ram_block13a_135.clk1_output_clock_enable = "ena1",
		ram_block13a_135.connectivity_checking = "OFF",
		ram_block13a_135.data_interleave_offset_in_bits = 16,
		ram_block13a_135.data_interleave_width_in_bits = 1,
		ram_block13a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_135.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_135.operation_mode = "dual_port",
		ram_block13a_135.port_a_address_width = 11,
		ram_block13a_135.port_a_data_width = 4,
		ram_block13a_135.port_a_first_address = 16384,
		ram_block13a_135.port_a_first_bit_number = 7,
		ram_block13a_135.port_a_last_address = 18431,
		ram_block13a_135.port_a_logical_ram_depth = 65536,
		ram_block13a_135.port_a_logical_ram_width = 64,
		ram_block13a_135.port_b_address_clear = "none",
		ram_block13a_135.port_b_address_clock = "clock1",
		ram_block13a_135.port_b_address_width = 13,
		ram_block13a_135.port_b_data_out_clear = "none",
		ram_block13a_135.port_b_data_out_clock = "clock1",
		ram_block13a_135.port_b_data_width = 1,
		ram_block13a_135.port_b_first_address = 65536,
		ram_block13a_135.port_b_first_bit_number = 7,
		ram_block13a_135.port_b_last_address = 73727,
		ram_block13a_135.port_b_logical_ram_depth = 262144,
		ram_block13a_135.port_b_logical_ram_width = 16,
		ram_block13a_135.port_b_read_enable_clock = "clock1",
		ram_block13a_135.ram_block_type = "AUTO",
		ram_block13a_135.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_136
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_136portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_136.clk0_core_clock_enable = "ena0",
		ram_block13a_136.clk0_input_clock_enable = "none",
		ram_block13a_136.clk1_core_clock_enable = "none",
		ram_block13a_136.clk1_input_clock_enable = "none",
		ram_block13a_136.clk1_output_clock_enable = "ena1",
		ram_block13a_136.connectivity_checking = "OFF",
		ram_block13a_136.data_interleave_offset_in_bits = 16,
		ram_block13a_136.data_interleave_width_in_bits = 1,
		ram_block13a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_136.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_136.operation_mode = "dual_port",
		ram_block13a_136.port_a_address_width = 11,
		ram_block13a_136.port_a_data_width = 4,
		ram_block13a_136.port_a_first_address = 16384,
		ram_block13a_136.port_a_first_bit_number = 8,
		ram_block13a_136.port_a_last_address = 18431,
		ram_block13a_136.port_a_logical_ram_depth = 65536,
		ram_block13a_136.port_a_logical_ram_width = 64,
		ram_block13a_136.port_b_address_clear = "none",
		ram_block13a_136.port_b_address_clock = "clock1",
		ram_block13a_136.port_b_address_width = 13,
		ram_block13a_136.port_b_data_out_clear = "none",
		ram_block13a_136.port_b_data_out_clock = "clock1",
		ram_block13a_136.port_b_data_width = 1,
		ram_block13a_136.port_b_first_address = 65536,
		ram_block13a_136.port_b_first_bit_number = 8,
		ram_block13a_136.port_b_last_address = 73727,
		ram_block13a_136.port_b_logical_ram_depth = 262144,
		ram_block13a_136.port_b_logical_ram_width = 16,
		ram_block13a_136.port_b_read_enable_clock = "clock1",
		ram_block13a_136.ram_block_type = "AUTO",
		ram_block13a_136.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_137
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_137portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_137.clk0_core_clock_enable = "ena0",
		ram_block13a_137.clk0_input_clock_enable = "none",
		ram_block13a_137.clk1_core_clock_enable = "none",
		ram_block13a_137.clk1_input_clock_enable = "none",
		ram_block13a_137.clk1_output_clock_enable = "ena1",
		ram_block13a_137.connectivity_checking = "OFF",
		ram_block13a_137.data_interleave_offset_in_bits = 16,
		ram_block13a_137.data_interleave_width_in_bits = 1,
		ram_block13a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_137.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_137.operation_mode = "dual_port",
		ram_block13a_137.port_a_address_width = 11,
		ram_block13a_137.port_a_data_width = 4,
		ram_block13a_137.port_a_first_address = 16384,
		ram_block13a_137.port_a_first_bit_number = 9,
		ram_block13a_137.port_a_last_address = 18431,
		ram_block13a_137.port_a_logical_ram_depth = 65536,
		ram_block13a_137.port_a_logical_ram_width = 64,
		ram_block13a_137.port_b_address_clear = "none",
		ram_block13a_137.port_b_address_clock = "clock1",
		ram_block13a_137.port_b_address_width = 13,
		ram_block13a_137.port_b_data_out_clear = "none",
		ram_block13a_137.port_b_data_out_clock = "clock1",
		ram_block13a_137.port_b_data_width = 1,
		ram_block13a_137.port_b_first_address = 65536,
		ram_block13a_137.port_b_first_bit_number = 9,
		ram_block13a_137.port_b_last_address = 73727,
		ram_block13a_137.port_b_logical_ram_depth = 262144,
		ram_block13a_137.port_b_logical_ram_width = 16,
		ram_block13a_137.port_b_read_enable_clock = "clock1",
		ram_block13a_137.ram_block_type = "AUTO",
		ram_block13a_137.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_138
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_138portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_138.clk0_core_clock_enable = "ena0",
		ram_block13a_138.clk0_input_clock_enable = "none",
		ram_block13a_138.clk1_core_clock_enable = "none",
		ram_block13a_138.clk1_input_clock_enable = "none",
		ram_block13a_138.clk1_output_clock_enable = "ena1",
		ram_block13a_138.connectivity_checking = "OFF",
		ram_block13a_138.data_interleave_offset_in_bits = 16,
		ram_block13a_138.data_interleave_width_in_bits = 1,
		ram_block13a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_138.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_138.operation_mode = "dual_port",
		ram_block13a_138.port_a_address_width = 11,
		ram_block13a_138.port_a_data_width = 4,
		ram_block13a_138.port_a_first_address = 16384,
		ram_block13a_138.port_a_first_bit_number = 10,
		ram_block13a_138.port_a_last_address = 18431,
		ram_block13a_138.port_a_logical_ram_depth = 65536,
		ram_block13a_138.port_a_logical_ram_width = 64,
		ram_block13a_138.port_b_address_clear = "none",
		ram_block13a_138.port_b_address_clock = "clock1",
		ram_block13a_138.port_b_address_width = 13,
		ram_block13a_138.port_b_data_out_clear = "none",
		ram_block13a_138.port_b_data_out_clock = "clock1",
		ram_block13a_138.port_b_data_width = 1,
		ram_block13a_138.port_b_first_address = 65536,
		ram_block13a_138.port_b_first_bit_number = 10,
		ram_block13a_138.port_b_last_address = 73727,
		ram_block13a_138.port_b_logical_ram_depth = 262144,
		ram_block13a_138.port_b_logical_ram_width = 16,
		ram_block13a_138.port_b_read_enable_clock = "clock1",
		ram_block13a_138.ram_block_type = "AUTO",
		ram_block13a_138.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_139
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_139portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_139.clk0_core_clock_enable = "ena0",
		ram_block13a_139.clk0_input_clock_enable = "none",
		ram_block13a_139.clk1_core_clock_enable = "none",
		ram_block13a_139.clk1_input_clock_enable = "none",
		ram_block13a_139.clk1_output_clock_enable = "ena1",
		ram_block13a_139.connectivity_checking = "OFF",
		ram_block13a_139.data_interleave_offset_in_bits = 16,
		ram_block13a_139.data_interleave_width_in_bits = 1,
		ram_block13a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_139.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_139.operation_mode = "dual_port",
		ram_block13a_139.port_a_address_width = 11,
		ram_block13a_139.port_a_data_width = 4,
		ram_block13a_139.port_a_first_address = 16384,
		ram_block13a_139.port_a_first_bit_number = 11,
		ram_block13a_139.port_a_last_address = 18431,
		ram_block13a_139.port_a_logical_ram_depth = 65536,
		ram_block13a_139.port_a_logical_ram_width = 64,
		ram_block13a_139.port_b_address_clear = "none",
		ram_block13a_139.port_b_address_clock = "clock1",
		ram_block13a_139.port_b_address_width = 13,
		ram_block13a_139.port_b_data_out_clear = "none",
		ram_block13a_139.port_b_data_out_clock = "clock1",
		ram_block13a_139.port_b_data_width = 1,
		ram_block13a_139.port_b_first_address = 65536,
		ram_block13a_139.port_b_first_bit_number = 11,
		ram_block13a_139.port_b_last_address = 73727,
		ram_block13a_139.port_b_logical_ram_depth = 262144,
		ram_block13a_139.port_b_logical_ram_width = 16,
		ram_block13a_139.port_b_read_enable_clock = "clock1",
		ram_block13a_139.ram_block_type = "AUTO",
		ram_block13a_139.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_140
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_140portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_140.clk0_core_clock_enable = "ena0",
		ram_block13a_140.clk0_input_clock_enable = "none",
		ram_block13a_140.clk1_core_clock_enable = "none",
		ram_block13a_140.clk1_input_clock_enable = "none",
		ram_block13a_140.clk1_output_clock_enable = "ena1",
		ram_block13a_140.connectivity_checking = "OFF",
		ram_block13a_140.data_interleave_offset_in_bits = 16,
		ram_block13a_140.data_interleave_width_in_bits = 1,
		ram_block13a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_140.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_140.operation_mode = "dual_port",
		ram_block13a_140.port_a_address_width = 11,
		ram_block13a_140.port_a_data_width = 4,
		ram_block13a_140.port_a_first_address = 16384,
		ram_block13a_140.port_a_first_bit_number = 12,
		ram_block13a_140.port_a_last_address = 18431,
		ram_block13a_140.port_a_logical_ram_depth = 65536,
		ram_block13a_140.port_a_logical_ram_width = 64,
		ram_block13a_140.port_b_address_clear = "none",
		ram_block13a_140.port_b_address_clock = "clock1",
		ram_block13a_140.port_b_address_width = 13,
		ram_block13a_140.port_b_data_out_clear = "none",
		ram_block13a_140.port_b_data_out_clock = "clock1",
		ram_block13a_140.port_b_data_width = 1,
		ram_block13a_140.port_b_first_address = 65536,
		ram_block13a_140.port_b_first_bit_number = 12,
		ram_block13a_140.port_b_last_address = 73727,
		ram_block13a_140.port_b_logical_ram_depth = 262144,
		ram_block13a_140.port_b_logical_ram_width = 16,
		ram_block13a_140.port_b_read_enable_clock = "clock1",
		ram_block13a_140.ram_block_type = "AUTO",
		ram_block13a_140.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_141
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_141portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_141.clk0_core_clock_enable = "ena0",
		ram_block13a_141.clk0_input_clock_enable = "none",
		ram_block13a_141.clk1_core_clock_enable = "none",
		ram_block13a_141.clk1_input_clock_enable = "none",
		ram_block13a_141.clk1_output_clock_enable = "ena1",
		ram_block13a_141.connectivity_checking = "OFF",
		ram_block13a_141.data_interleave_offset_in_bits = 16,
		ram_block13a_141.data_interleave_width_in_bits = 1,
		ram_block13a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_141.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_141.operation_mode = "dual_port",
		ram_block13a_141.port_a_address_width = 11,
		ram_block13a_141.port_a_data_width = 4,
		ram_block13a_141.port_a_first_address = 16384,
		ram_block13a_141.port_a_first_bit_number = 13,
		ram_block13a_141.port_a_last_address = 18431,
		ram_block13a_141.port_a_logical_ram_depth = 65536,
		ram_block13a_141.port_a_logical_ram_width = 64,
		ram_block13a_141.port_b_address_clear = "none",
		ram_block13a_141.port_b_address_clock = "clock1",
		ram_block13a_141.port_b_address_width = 13,
		ram_block13a_141.port_b_data_out_clear = "none",
		ram_block13a_141.port_b_data_out_clock = "clock1",
		ram_block13a_141.port_b_data_width = 1,
		ram_block13a_141.port_b_first_address = 65536,
		ram_block13a_141.port_b_first_bit_number = 13,
		ram_block13a_141.port_b_last_address = 73727,
		ram_block13a_141.port_b_logical_ram_depth = 262144,
		ram_block13a_141.port_b_logical_ram_width = 16,
		ram_block13a_141.port_b_read_enable_clock = "clock1",
		ram_block13a_141.ram_block_type = "AUTO",
		ram_block13a_141.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_142
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_142portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_142.clk0_core_clock_enable = "ena0",
		ram_block13a_142.clk0_input_clock_enable = "none",
		ram_block13a_142.clk1_core_clock_enable = "none",
		ram_block13a_142.clk1_input_clock_enable = "none",
		ram_block13a_142.clk1_output_clock_enable = "ena1",
		ram_block13a_142.connectivity_checking = "OFF",
		ram_block13a_142.data_interleave_offset_in_bits = 16,
		ram_block13a_142.data_interleave_width_in_bits = 1,
		ram_block13a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_142.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_142.operation_mode = "dual_port",
		ram_block13a_142.port_a_address_width = 11,
		ram_block13a_142.port_a_data_width = 4,
		ram_block13a_142.port_a_first_address = 16384,
		ram_block13a_142.port_a_first_bit_number = 14,
		ram_block13a_142.port_a_last_address = 18431,
		ram_block13a_142.port_a_logical_ram_depth = 65536,
		ram_block13a_142.port_a_logical_ram_width = 64,
		ram_block13a_142.port_b_address_clear = "none",
		ram_block13a_142.port_b_address_clock = "clock1",
		ram_block13a_142.port_b_address_width = 13,
		ram_block13a_142.port_b_data_out_clear = "none",
		ram_block13a_142.port_b_data_out_clock = "clock1",
		ram_block13a_142.port_b_data_width = 1,
		ram_block13a_142.port_b_first_address = 65536,
		ram_block13a_142.port_b_first_bit_number = 14,
		ram_block13a_142.port_b_last_address = 73727,
		ram_block13a_142.port_b_logical_ram_depth = 262144,
		ram_block13a_142.port_b_logical_ram_width = 16,
		ram_block13a_142.port_b_read_enable_clock = "clock1",
		ram_block13a_142.ram_block_type = "AUTO",
		ram_block13a_142.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_143
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_143portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_143.clk0_core_clock_enable = "ena0",
		ram_block13a_143.clk0_input_clock_enable = "none",
		ram_block13a_143.clk1_core_clock_enable = "none",
		ram_block13a_143.clk1_input_clock_enable = "none",
		ram_block13a_143.clk1_output_clock_enable = "ena1",
		ram_block13a_143.connectivity_checking = "OFF",
		ram_block13a_143.data_interleave_offset_in_bits = 16,
		ram_block13a_143.data_interleave_width_in_bits = 1,
		ram_block13a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_143.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_143.operation_mode = "dual_port",
		ram_block13a_143.port_a_address_width = 11,
		ram_block13a_143.port_a_data_width = 4,
		ram_block13a_143.port_a_first_address = 16384,
		ram_block13a_143.port_a_first_bit_number = 15,
		ram_block13a_143.port_a_last_address = 18431,
		ram_block13a_143.port_a_logical_ram_depth = 65536,
		ram_block13a_143.port_a_logical_ram_width = 64,
		ram_block13a_143.port_b_address_clear = "none",
		ram_block13a_143.port_b_address_clock = "clock1",
		ram_block13a_143.port_b_address_width = 13,
		ram_block13a_143.port_b_data_out_clear = "none",
		ram_block13a_143.port_b_data_out_clock = "clock1",
		ram_block13a_143.port_b_data_width = 1,
		ram_block13a_143.port_b_first_address = 65536,
		ram_block13a_143.port_b_first_bit_number = 15,
		ram_block13a_143.port_b_last_address = 73727,
		ram_block13a_143.port_b_logical_ram_depth = 262144,
		ram_block13a_143.port_b_logical_ram_width = 16,
		ram_block13a_143.port_b_read_enable_clock = "clock1",
		ram_block13a_143.ram_block_type = "AUTO",
		ram_block13a_143.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_144
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_144portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_144.clk0_core_clock_enable = "ena0",
		ram_block13a_144.clk0_input_clock_enable = "none",
		ram_block13a_144.clk1_core_clock_enable = "none",
		ram_block13a_144.clk1_input_clock_enable = "none",
		ram_block13a_144.clk1_output_clock_enable = "ena1",
		ram_block13a_144.connectivity_checking = "OFF",
		ram_block13a_144.data_interleave_offset_in_bits = 16,
		ram_block13a_144.data_interleave_width_in_bits = 1,
		ram_block13a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_144.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_144.operation_mode = "dual_port",
		ram_block13a_144.port_a_address_width = 11,
		ram_block13a_144.port_a_data_width = 4,
		ram_block13a_144.port_a_first_address = 18432,
		ram_block13a_144.port_a_first_bit_number = 0,
		ram_block13a_144.port_a_last_address = 20479,
		ram_block13a_144.port_a_logical_ram_depth = 65536,
		ram_block13a_144.port_a_logical_ram_width = 64,
		ram_block13a_144.port_b_address_clear = "none",
		ram_block13a_144.port_b_address_clock = "clock1",
		ram_block13a_144.port_b_address_width = 13,
		ram_block13a_144.port_b_data_out_clear = "none",
		ram_block13a_144.port_b_data_out_clock = "clock1",
		ram_block13a_144.port_b_data_width = 1,
		ram_block13a_144.port_b_first_address = 73728,
		ram_block13a_144.port_b_first_bit_number = 0,
		ram_block13a_144.port_b_last_address = 81919,
		ram_block13a_144.port_b_logical_ram_depth = 262144,
		ram_block13a_144.port_b_logical_ram_width = 16,
		ram_block13a_144.port_b_read_enable_clock = "clock1",
		ram_block13a_144.ram_block_type = "AUTO",
		ram_block13a_144.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_145
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_145portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_145.clk0_core_clock_enable = "ena0",
		ram_block13a_145.clk0_input_clock_enable = "none",
		ram_block13a_145.clk1_core_clock_enable = "none",
		ram_block13a_145.clk1_input_clock_enable = "none",
		ram_block13a_145.clk1_output_clock_enable = "ena1",
		ram_block13a_145.connectivity_checking = "OFF",
		ram_block13a_145.data_interleave_offset_in_bits = 16,
		ram_block13a_145.data_interleave_width_in_bits = 1,
		ram_block13a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_145.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_145.operation_mode = "dual_port",
		ram_block13a_145.port_a_address_width = 11,
		ram_block13a_145.port_a_data_width = 4,
		ram_block13a_145.port_a_first_address = 18432,
		ram_block13a_145.port_a_first_bit_number = 1,
		ram_block13a_145.port_a_last_address = 20479,
		ram_block13a_145.port_a_logical_ram_depth = 65536,
		ram_block13a_145.port_a_logical_ram_width = 64,
		ram_block13a_145.port_b_address_clear = "none",
		ram_block13a_145.port_b_address_clock = "clock1",
		ram_block13a_145.port_b_address_width = 13,
		ram_block13a_145.port_b_data_out_clear = "none",
		ram_block13a_145.port_b_data_out_clock = "clock1",
		ram_block13a_145.port_b_data_width = 1,
		ram_block13a_145.port_b_first_address = 73728,
		ram_block13a_145.port_b_first_bit_number = 1,
		ram_block13a_145.port_b_last_address = 81919,
		ram_block13a_145.port_b_logical_ram_depth = 262144,
		ram_block13a_145.port_b_logical_ram_width = 16,
		ram_block13a_145.port_b_read_enable_clock = "clock1",
		ram_block13a_145.ram_block_type = "AUTO",
		ram_block13a_145.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_146
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_146portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_146.clk0_core_clock_enable = "ena0",
		ram_block13a_146.clk0_input_clock_enable = "none",
		ram_block13a_146.clk1_core_clock_enable = "none",
		ram_block13a_146.clk1_input_clock_enable = "none",
		ram_block13a_146.clk1_output_clock_enable = "ena1",
		ram_block13a_146.connectivity_checking = "OFF",
		ram_block13a_146.data_interleave_offset_in_bits = 16,
		ram_block13a_146.data_interleave_width_in_bits = 1,
		ram_block13a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_146.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_146.operation_mode = "dual_port",
		ram_block13a_146.port_a_address_width = 11,
		ram_block13a_146.port_a_data_width = 4,
		ram_block13a_146.port_a_first_address = 18432,
		ram_block13a_146.port_a_first_bit_number = 2,
		ram_block13a_146.port_a_last_address = 20479,
		ram_block13a_146.port_a_logical_ram_depth = 65536,
		ram_block13a_146.port_a_logical_ram_width = 64,
		ram_block13a_146.port_b_address_clear = "none",
		ram_block13a_146.port_b_address_clock = "clock1",
		ram_block13a_146.port_b_address_width = 13,
		ram_block13a_146.port_b_data_out_clear = "none",
		ram_block13a_146.port_b_data_out_clock = "clock1",
		ram_block13a_146.port_b_data_width = 1,
		ram_block13a_146.port_b_first_address = 73728,
		ram_block13a_146.port_b_first_bit_number = 2,
		ram_block13a_146.port_b_last_address = 81919,
		ram_block13a_146.port_b_logical_ram_depth = 262144,
		ram_block13a_146.port_b_logical_ram_width = 16,
		ram_block13a_146.port_b_read_enable_clock = "clock1",
		ram_block13a_146.ram_block_type = "AUTO",
		ram_block13a_146.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_147
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_147portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_147.clk0_core_clock_enable = "ena0",
		ram_block13a_147.clk0_input_clock_enable = "none",
		ram_block13a_147.clk1_core_clock_enable = "none",
		ram_block13a_147.clk1_input_clock_enable = "none",
		ram_block13a_147.clk1_output_clock_enable = "ena1",
		ram_block13a_147.connectivity_checking = "OFF",
		ram_block13a_147.data_interleave_offset_in_bits = 16,
		ram_block13a_147.data_interleave_width_in_bits = 1,
		ram_block13a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_147.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_147.operation_mode = "dual_port",
		ram_block13a_147.port_a_address_width = 11,
		ram_block13a_147.port_a_data_width = 4,
		ram_block13a_147.port_a_first_address = 18432,
		ram_block13a_147.port_a_first_bit_number = 3,
		ram_block13a_147.port_a_last_address = 20479,
		ram_block13a_147.port_a_logical_ram_depth = 65536,
		ram_block13a_147.port_a_logical_ram_width = 64,
		ram_block13a_147.port_b_address_clear = "none",
		ram_block13a_147.port_b_address_clock = "clock1",
		ram_block13a_147.port_b_address_width = 13,
		ram_block13a_147.port_b_data_out_clear = "none",
		ram_block13a_147.port_b_data_out_clock = "clock1",
		ram_block13a_147.port_b_data_width = 1,
		ram_block13a_147.port_b_first_address = 73728,
		ram_block13a_147.port_b_first_bit_number = 3,
		ram_block13a_147.port_b_last_address = 81919,
		ram_block13a_147.port_b_logical_ram_depth = 262144,
		ram_block13a_147.port_b_logical_ram_width = 16,
		ram_block13a_147.port_b_read_enable_clock = "clock1",
		ram_block13a_147.ram_block_type = "AUTO",
		ram_block13a_147.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_148
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_148portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_148.clk0_core_clock_enable = "ena0",
		ram_block13a_148.clk0_input_clock_enable = "none",
		ram_block13a_148.clk1_core_clock_enable = "none",
		ram_block13a_148.clk1_input_clock_enable = "none",
		ram_block13a_148.clk1_output_clock_enable = "ena1",
		ram_block13a_148.connectivity_checking = "OFF",
		ram_block13a_148.data_interleave_offset_in_bits = 16,
		ram_block13a_148.data_interleave_width_in_bits = 1,
		ram_block13a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_148.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_148.operation_mode = "dual_port",
		ram_block13a_148.port_a_address_width = 11,
		ram_block13a_148.port_a_data_width = 4,
		ram_block13a_148.port_a_first_address = 18432,
		ram_block13a_148.port_a_first_bit_number = 4,
		ram_block13a_148.port_a_last_address = 20479,
		ram_block13a_148.port_a_logical_ram_depth = 65536,
		ram_block13a_148.port_a_logical_ram_width = 64,
		ram_block13a_148.port_b_address_clear = "none",
		ram_block13a_148.port_b_address_clock = "clock1",
		ram_block13a_148.port_b_address_width = 13,
		ram_block13a_148.port_b_data_out_clear = "none",
		ram_block13a_148.port_b_data_out_clock = "clock1",
		ram_block13a_148.port_b_data_width = 1,
		ram_block13a_148.port_b_first_address = 73728,
		ram_block13a_148.port_b_first_bit_number = 4,
		ram_block13a_148.port_b_last_address = 81919,
		ram_block13a_148.port_b_logical_ram_depth = 262144,
		ram_block13a_148.port_b_logical_ram_width = 16,
		ram_block13a_148.port_b_read_enable_clock = "clock1",
		ram_block13a_148.ram_block_type = "AUTO",
		ram_block13a_148.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_149
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_149portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_149.clk0_core_clock_enable = "ena0",
		ram_block13a_149.clk0_input_clock_enable = "none",
		ram_block13a_149.clk1_core_clock_enable = "none",
		ram_block13a_149.clk1_input_clock_enable = "none",
		ram_block13a_149.clk1_output_clock_enable = "ena1",
		ram_block13a_149.connectivity_checking = "OFF",
		ram_block13a_149.data_interleave_offset_in_bits = 16,
		ram_block13a_149.data_interleave_width_in_bits = 1,
		ram_block13a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_149.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_149.operation_mode = "dual_port",
		ram_block13a_149.port_a_address_width = 11,
		ram_block13a_149.port_a_data_width = 4,
		ram_block13a_149.port_a_first_address = 18432,
		ram_block13a_149.port_a_first_bit_number = 5,
		ram_block13a_149.port_a_last_address = 20479,
		ram_block13a_149.port_a_logical_ram_depth = 65536,
		ram_block13a_149.port_a_logical_ram_width = 64,
		ram_block13a_149.port_b_address_clear = "none",
		ram_block13a_149.port_b_address_clock = "clock1",
		ram_block13a_149.port_b_address_width = 13,
		ram_block13a_149.port_b_data_out_clear = "none",
		ram_block13a_149.port_b_data_out_clock = "clock1",
		ram_block13a_149.port_b_data_width = 1,
		ram_block13a_149.port_b_first_address = 73728,
		ram_block13a_149.port_b_first_bit_number = 5,
		ram_block13a_149.port_b_last_address = 81919,
		ram_block13a_149.port_b_logical_ram_depth = 262144,
		ram_block13a_149.port_b_logical_ram_width = 16,
		ram_block13a_149.port_b_read_enable_clock = "clock1",
		ram_block13a_149.ram_block_type = "AUTO",
		ram_block13a_149.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_150
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_150portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_150.clk0_core_clock_enable = "ena0",
		ram_block13a_150.clk0_input_clock_enable = "none",
		ram_block13a_150.clk1_core_clock_enable = "none",
		ram_block13a_150.clk1_input_clock_enable = "none",
		ram_block13a_150.clk1_output_clock_enable = "ena1",
		ram_block13a_150.connectivity_checking = "OFF",
		ram_block13a_150.data_interleave_offset_in_bits = 16,
		ram_block13a_150.data_interleave_width_in_bits = 1,
		ram_block13a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_150.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_150.operation_mode = "dual_port",
		ram_block13a_150.port_a_address_width = 11,
		ram_block13a_150.port_a_data_width = 4,
		ram_block13a_150.port_a_first_address = 18432,
		ram_block13a_150.port_a_first_bit_number = 6,
		ram_block13a_150.port_a_last_address = 20479,
		ram_block13a_150.port_a_logical_ram_depth = 65536,
		ram_block13a_150.port_a_logical_ram_width = 64,
		ram_block13a_150.port_b_address_clear = "none",
		ram_block13a_150.port_b_address_clock = "clock1",
		ram_block13a_150.port_b_address_width = 13,
		ram_block13a_150.port_b_data_out_clear = "none",
		ram_block13a_150.port_b_data_out_clock = "clock1",
		ram_block13a_150.port_b_data_width = 1,
		ram_block13a_150.port_b_first_address = 73728,
		ram_block13a_150.port_b_first_bit_number = 6,
		ram_block13a_150.port_b_last_address = 81919,
		ram_block13a_150.port_b_logical_ram_depth = 262144,
		ram_block13a_150.port_b_logical_ram_width = 16,
		ram_block13a_150.port_b_read_enable_clock = "clock1",
		ram_block13a_150.ram_block_type = "AUTO",
		ram_block13a_150.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_151
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_151portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_151.clk0_core_clock_enable = "ena0",
		ram_block13a_151.clk0_input_clock_enable = "none",
		ram_block13a_151.clk1_core_clock_enable = "none",
		ram_block13a_151.clk1_input_clock_enable = "none",
		ram_block13a_151.clk1_output_clock_enable = "ena1",
		ram_block13a_151.connectivity_checking = "OFF",
		ram_block13a_151.data_interleave_offset_in_bits = 16,
		ram_block13a_151.data_interleave_width_in_bits = 1,
		ram_block13a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_151.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_151.operation_mode = "dual_port",
		ram_block13a_151.port_a_address_width = 11,
		ram_block13a_151.port_a_data_width = 4,
		ram_block13a_151.port_a_first_address = 18432,
		ram_block13a_151.port_a_first_bit_number = 7,
		ram_block13a_151.port_a_last_address = 20479,
		ram_block13a_151.port_a_logical_ram_depth = 65536,
		ram_block13a_151.port_a_logical_ram_width = 64,
		ram_block13a_151.port_b_address_clear = "none",
		ram_block13a_151.port_b_address_clock = "clock1",
		ram_block13a_151.port_b_address_width = 13,
		ram_block13a_151.port_b_data_out_clear = "none",
		ram_block13a_151.port_b_data_out_clock = "clock1",
		ram_block13a_151.port_b_data_width = 1,
		ram_block13a_151.port_b_first_address = 73728,
		ram_block13a_151.port_b_first_bit_number = 7,
		ram_block13a_151.port_b_last_address = 81919,
		ram_block13a_151.port_b_logical_ram_depth = 262144,
		ram_block13a_151.port_b_logical_ram_width = 16,
		ram_block13a_151.port_b_read_enable_clock = "clock1",
		ram_block13a_151.ram_block_type = "AUTO",
		ram_block13a_151.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_152
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_152portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_152.clk0_core_clock_enable = "ena0",
		ram_block13a_152.clk0_input_clock_enable = "none",
		ram_block13a_152.clk1_core_clock_enable = "none",
		ram_block13a_152.clk1_input_clock_enable = "none",
		ram_block13a_152.clk1_output_clock_enable = "ena1",
		ram_block13a_152.connectivity_checking = "OFF",
		ram_block13a_152.data_interleave_offset_in_bits = 16,
		ram_block13a_152.data_interleave_width_in_bits = 1,
		ram_block13a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_152.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_152.operation_mode = "dual_port",
		ram_block13a_152.port_a_address_width = 11,
		ram_block13a_152.port_a_data_width = 4,
		ram_block13a_152.port_a_first_address = 18432,
		ram_block13a_152.port_a_first_bit_number = 8,
		ram_block13a_152.port_a_last_address = 20479,
		ram_block13a_152.port_a_logical_ram_depth = 65536,
		ram_block13a_152.port_a_logical_ram_width = 64,
		ram_block13a_152.port_b_address_clear = "none",
		ram_block13a_152.port_b_address_clock = "clock1",
		ram_block13a_152.port_b_address_width = 13,
		ram_block13a_152.port_b_data_out_clear = "none",
		ram_block13a_152.port_b_data_out_clock = "clock1",
		ram_block13a_152.port_b_data_width = 1,
		ram_block13a_152.port_b_first_address = 73728,
		ram_block13a_152.port_b_first_bit_number = 8,
		ram_block13a_152.port_b_last_address = 81919,
		ram_block13a_152.port_b_logical_ram_depth = 262144,
		ram_block13a_152.port_b_logical_ram_width = 16,
		ram_block13a_152.port_b_read_enable_clock = "clock1",
		ram_block13a_152.ram_block_type = "AUTO",
		ram_block13a_152.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_153
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_153portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_153.clk0_core_clock_enable = "ena0",
		ram_block13a_153.clk0_input_clock_enable = "none",
		ram_block13a_153.clk1_core_clock_enable = "none",
		ram_block13a_153.clk1_input_clock_enable = "none",
		ram_block13a_153.clk1_output_clock_enable = "ena1",
		ram_block13a_153.connectivity_checking = "OFF",
		ram_block13a_153.data_interleave_offset_in_bits = 16,
		ram_block13a_153.data_interleave_width_in_bits = 1,
		ram_block13a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_153.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_153.operation_mode = "dual_port",
		ram_block13a_153.port_a_address_width = 11,
		ram_block13a_153.port_a_data_width = 4,
		ram_block13a_153.port_a_first_address = 18432,
		ram_block13a_153.port_a_first_bit_number = 9,
		ram_block13a_153.port_a_last_address = 20479,
		ram_block13a_153.port_a_logical_ram_depth = 65536,
		ram_block13a_153.port_a_logical_ram_width = 64,
		ram_block13a_153.port_b_address_clear = "none",
		ram_block13a_153.port_b_address_clock = "clock1",
		ram_block13a_153.port_b_address_width = 13,
		ram_block13a_153.port_b_data_out_clear = "none",
		ram_block13a_153.port_b_data_out_clock = "clock1",
		ram_block13a_153.port_b_data_width = 1,
		ram_block13a_153.port_b_first_address = 73728,
		ram_block13a_153.port_b_first_bit_number = 9,
		ram_block13a_153.port_b_last_address = 81919,
		ram_block13a_153.port_b_logical_ram_depth = 262144,
		ram_block13a_153.port_b_logical_ram_width = 16,
		ram_block13a_153.port_b_read_enable_clock = "clock1",
		ram_block13a_153.ram_block_type = "AUTO",
		ram_block13a_153.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_154
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_154portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_154.clk0_core_clock_enable = "ena0",
		ram_block13a_154.clk0_input_clock_enable = "none",
		ram_block13a_154.clk1_core_clock_enable = "none",
		ram_block13a_154.clk1_input_clock_enable = "none",
		ram_block13a_154.clk1_output_clock_enable = "ena1",
		ram_block13a_154.connectivity_checking = "OFF",
		ram_block13a_154.data_interleave_offset_in_bits = 16,
		ram_block13a_154.data_interleave_width_in_bits = 1,
		ram_block13a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_154.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_154.operation_mode = "dual_port",
		ram_block13a_154.port_a_address_width = 11,
		ram_block13a_154.port_a_data_width = 4,
		ram_block13a_154.port_a_first_address = 18432,
		ram_block13a_154.port_a_first_bit_number = 10,
		ram_block13a_154.port_a_last_address = 20479,
		ram_block13a_154.port_a_logical_ram_depth = 65536,
		ram_block13a_154.port_a_logical_ram_width = 64,
		ram_block13a_154.port_b_address_clear = "none",
		ram_block13a_154.port_b_address_clock = "clock1",
		ram_block13a_154.port_b_address_width = 13,
		ram_block13a_154.port_b_data_out_clear = "none",
		ram_block13a_154.port_b_data_out_clock = "clock1",
		ram_block13a_154.port_b_data_width = 1,
		ram_block13a_154.port_b_first_address = 73728,
		ram_block13a_154.port_b_first_bit_number = 10,
		ram_block13a_154.port_b_last_address = 81919,
		ram_block13a_154.port_b_logical_ram_depth = 262144,
		ram_block13a_154.port_b_logical_ram_width = 16,
		ram_block13a_154.port_b_read_enable_clock = "clock1",
		ram_block13a_154.ram_block_type = "AUTO",
		ram_block13a_154.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_155
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_155portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_155.clk0_core_clock_enable = "ena0",
		ram_block13a_155.clk0_input_clock_enable = "none",
		ram_block13a_155.clk1_core_clock_enable = "none",
		ram_block13a_155.clk1_input_clock_enable = "none",
		ram_block13a_155.clk1_output_clock_enable = "ena1",
		ram_block13a_155.connectivity_checking = "OFF",
		ram_block13a_155.data_interleave_offset_in_bits = 16,
		ram_block13a_155.data_interleave_width_in_bits = 1,
		ram_block13a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_155.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_155.operation_mode = "dual_port",
		ram_block13a_155.port_a_address_width = 11,
		ram_block13a_155.port_a_data_width = 4,
		ram_block13a_155.port_a_first_address = 18432,
		ram_block13a_155.port_a_first_bit_number = 11,
		ram_block13a_155.port_a_last_address = 20479,
		ram_block13a_155.port_a_logical_ram_depth = 65536,
		ram_block13a_155.port_a_logical_ram_width = 64,
		ram_block13a_155.port_b_address_clear = "none",
		ram_block13a_155.port_b_address_clock = "clock1",
		ram_block13a_155.port_b_address_width = 13,
		ram_block13a_155.port_b_data_out_clear = "none",
		ram_block13a_155.port_b_data_out_clock = "clock1",
		ram_block13a_155.port_b_data_width = 1,
		ram_block13a_155.port_b_first_address = 73728,
		ram_block13a_155.port_b_first_bit_number = 11,
		ram_block13a_155.port_b_last_address = 81919,
		ram_block13a_155.port_b_logical_ram_depth = 262144,
		ram_block13a_155.port_b_logical_ram_width = 16,
		ram_block13a_155.port_b_read_enable_clock = "clock1",
		ram_block13a_155.ram_block_type = "AUTO",
		ram_block13a_155.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_156
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_156portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_156.clk0_core_clock_enable = "ena0",
		ram_block13a_156.clk0_input_clock_enable = "none",
		ram_block13a_156.clk1_core_clock_enable = "none",
		ram_block13a_156.clk1_input_clock_enable = "none",
		ram_block13a_156.clk1_output_clock_enable = "ena1",
		ram_block13a_156.connectivity_checking = "OFF",
		ram_block13a_156.data_interleave_offset_in_bits = 16,
		ram_block13a_156.data_interleave_width_in_bits = 1,
		ram_block13a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_156.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_156.operation_mode = "dual_port",
		ram_block13a_156.port_a_address_width = 11,
		ram_block13a_156.port_a_data_width = 4,
		ram_block13a_156.port_a_first_address = 18432,
		ram_block13a_156.port_a_first_bit_number = 12,
		ram_block13a_156.port_a_last_address = 20479,
		ram_block13a_156.port_a_logical_ram_depth = 65536,
		ram_block13a_156.port_a_logical_ram_width = 64,
		ram_block13a_156.port_b_address_clear = "none",
		ram_block13a_156.port_b_address_clock = "clock1",
		ram_block13a_156.port_b_address_width = 13,
		ram_block13a_156.port_b_data_out_clear = "none",
		ram_block13a_156.port_b_data_out_clock = "clock1",
		ram_block13a_156.port_b_data_width = 1,
		ram_block13a_156.port_b_first_address = 73728,
		ram_block13a_156.port_b_first_bit_number = 12,
		ram_block13a_156.port_b_last_address = 81919,
		ram_block13a_156.port_b_logical_ram_depth = 262144,
		ram_block13a_156.port_b_logical_ram_width = 16,
		ram_block13a_156.port_b_read_enable_clock = "clock1",
		ram_block13a_156.ram_block_type = "AUTO",
		ram_block13a_156.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_157
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_157portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_157.clk0_core_clock_enable = "ena0",
		ram_block13a_157.clk0_input_clock_enable = "none",
		ram_block13a_157.clk1_core_clock_enable = "none",
		ram_block13a_157.clk1_input_clock_enable = "none",
		ram_block13a_157.clk1_output_clock_enable = "ena1",
		ram_block13a_157.connectivity_checking = "OFF",
		ram_block13a_157.data_interleave_offset_in_bits = 16,
		ram_block13a_157.data_interleave_width_in_bits = 1,
		ram_block13a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_157.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_157.operation_mode = "dual_port",
		ram_block13a_157.port_a_address_width = 11,
		ram_block13a_157.port_a_data_width = 4,
		ram_block13a_157.port_a_first_address = 18432,
		ram_block13a_157.port_a_first_bit_number = 13,
		ram_block13a_157.port_a_last_address = 20479,
		ram_block13a_157.port_a_logical_ram_depth = 65536,
		ram_block13a_157.port_a_logical_ram_width = 64,
		ram_block13a_157.port_b_address_clear = "none",
		ram_block13a_157.port_b_address_clock = "clock1",
		ram_block13a_157.port_b_address_width = 13,
		ram_block13a_157.port_b_data_out_clear = "none",
		ram_block13a_157.port_b_data_out_clock = "clock1",
		ram_block13a_157.port_b_data_width = 1,
		ram_block13a_157.port_b_first_address = 73728,
		ram_block13a_157.port_b_first_bit_number = 13,
		ram_block13a_157.port_b_last_address = 81919,
		ram_block13a_157.port_b_logical_ram_depth = 262144,
		ram_block13a_157.port_b_logical_ram_width = 16,
		ram_block13a_157.port_b_read_enable_clock = "clock1",
		ram_block13a_157.ram_block_type = "AUTO",
		ram_block13a_157.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_158
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_158portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_158.clk0_core_clock_enable = "ena0",
		ram_block13a_158.clk0_input_clock_enable = "none",
		ram_block13a_158.clk1_core_clock_enable = "none",
		ram_block13a_158.clk1_input_clock_enable = "none",
		ram_block13a_158.clk1_output_clock_enable = "ena1",
		ram_block13a_158.connectivity_checking = "OFF",
		ram_block13a_158.data_interleave_offset_in_bits = 16,
		ram_block13a_158.data_interleave_width_in_bits = 1,
		ram_block13a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_158.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_158.operation_mode = "dual_port",
		ram_block13a_158.port_a_address_width = 11,
		ram_block13a_158.port_a_data_width = 4,
		ram_block13a_158.port_a_first_address = 18432,
		ram_block13a_158.port_a_first_bit_number = 14,
		ram_block13a_158.port_a_last_address = 20479,
		ram_block13a_158.port_a_logical_ram_depth = 65536,
		ram_block13a_158.port_a_logical_ram_width = 64,
		ram_block13a_158.port_b_address_clear = "none",
		ram_block13a_158.port_b_address_clock = "clock1",
		ram_block13a_158.port_b_address_width = 13,
		ram_block13a_158.port_b_data_out_clear = "none",
		ram_block13a_158.port_b_data_out_clock = "clock1",
		ram_block13a_158.port_b_data_width = 1,
		ram_block13a_158.port_b_first_address = 73728,
		ram_block13a_158.port_b_first_bit_number = 14,
		ram_block13a_158.port_b_last_address = 81919,
		ram_block13a_158.port_b_logical_ram_depth = 262144,
		ram_block13a_158.port_b_logical_ram_width = 16,
		ram_block13a_158.port_b_read_enable_clock = "clock1",
		ram_block13a_158.ram_block_type = "AUTO",
		ram_block13a_158.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_159
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_159portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_159.clk0_core_clock_enable = "ena0",
		ram_block13a_159.clk0_input_clock_enable = "none",
		ram_block13a_159.clk1_core_clock_enable = "none",
		ram_block13a_159.clk1_input_clock_enable = "none",
		ram_block13a_159.clk1_output_clock_enable = "ena1",
		ram_block13a_159.connectivity_checking = "OFF",
		ram_block13a_159.data_interleave_offset_in_bits = 16,
		ram_block13a_159.data_interleave_width_in_bits = 1,
		ram_block13a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_159.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_159.operation_mode = "dual_port",
		ram_block13a_159.port_a_address_width = 11,
		ram_block13a_159.port_a_data_width = 4,
		ram_block13a_159.port_a_first_address = 18432,
		ram_block13a_159.port_a_first_bit_number = 15,
		ram_block13a_159.port_a_last_address = 20479,
		ram_block13a_159.port_a_logical_ram_depth = 65536,
		ram_block13a_159.port_a_logical_ram_width = 64,
		ram_block13a_159.port_b_address_clear = "none",
		ram_block13a_159.port_b_address_clock = "clock1",
		ram_block13a_159.port_b_address_width = 13,
		ram_block13a_159.port_b_data_out_clear = "none",
		ram_block13a_159.port_b_data_out_clock = "clock1",
		ram_block13a_159.port_b_data_width = 1,
		ram_block13a_159.port_b_first_address = 73728,
		ram_block13a_159.port_b_first_bit_number = 15,
		ram_block13a_159.port_b_last_address = 81919,
		ram_block13a_159.port_b_logical_ram_depth = 262144,
		ram_block13a_159.port_b_logical_ram_width = 16,
		ram_block13a_159.port_b_read_enable_clock = "clock1",
		ram_block13a_159.ram_block_type = "AUTO",
		ram_block13a_159.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_160
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_160portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_160.clk0_core_clock_enable = "ena0",
		ram_block13a_160.clk0_input_clock_enable = "none",
		ram_block13a_160.clk1_core_clock_enable = "none",
		ram_block13a_160.clk1_input_clock_enable = "none",
		ram_block13a_160.clk1_output_clock_enable = "ena1",
		ram_block13a_160.connectivity_checking = "OFF",
		ram_block13a_160.data_interleave_offset_in_bits = 16,
		ram_block13a_160.data_interleave_width_in_bits = 1,
		ram_block13a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_160.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_160.operation_mode = "dual_port",
		ram_block13a_160.port_a_address_width = 11,
		ram_block13a_160.port_a_data_width = 4,
		ram_block13a_160.port_a_first_address = 20480,
		ram_block13a_160.port_a_first_bit_number = 0,
		ram_block13a_160.port_a_last_address = 22527,
		ram_block13a_160.port_a_logical_ram_depth = 65536,
		ram_block13a_160.port_a_logical_ram_width = 64,
		ram_block13a_160.port_b_address_clear = "none",
		ram_block13a_160.port_b_address_clock = "clock1",
		ram_block13a_160.port_b_address_width = 13,
		ram_block13a_160.port_b_data_out_clear = "none",
		ram_block13a_160.port_b_data_out_clock = "clock1",
		ram_block13a_160.port_b_data_width = 1,
		ram_block13a_160.port_b_first_address = 81920,
		ram_block13a_160.port_b_first_bit_number = 0,
		ram_block13a_160.port_b_last_address = 90111,
		ram_block13a_160.port_b_logical_ram_depth = 262144,
		ram_block13a_160.port_b_logical_ram_width = 16,
		ram_block13a_160.port_b_read_enable_clock = "clock1",
		ram_block13a_160.ram_block_type = "AUTO",
		ram_block13a_160.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_161
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_161portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_161.clk0_core_clock_enable = "ena0",
		ram_block13a_161.clk0_input_clock_enable = "none",
		ram_block13a_161.clk1_core_clock_enable = "none",
		ram_block13a_161.clk1_input_clock_enable = "none",
		ram_block13a_161.clk1_output_clock_enable = "ena1",
		ram_block13a_161.connectivity_checking = "OFF",
		ram_block13a_161.data_interleave_offset_in_bits = 16,
		ram_block13a_161.data_interleave_width_in_bits = 1,
		ram_block13a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_161.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_161.operation_mode = "dual_port",
		ram_block13a_161.port_a_address_width = 11,
		ram_block13a_161.port_a_data_width = 4,
		ram_block13a_161.port_a_first_address = 20480,
		ram_block13a_161.port_a_first_bit_number = 1,
		ram_block13a_161.port_a_last_address = 22527,
		ram_block13a_161.port_a_logical_ram_depth = 65536,
		ram_block13a_161.port_a_logical_ram_width = 64,
		ram_block13a_161.port_b_address_clear = "none",
		ram_block13a_161.port_b_address_clock = "clock1",
		ram_block13a_161.port_b_address_width = 13,
		ram_block13a_161.port_b_data_out_clear = "none",
		ram_block13a_161.port_b_data_out_clock = "clock1",
		ram_block13a_161.port_b_data_width = 1,
		ram_block13a_161.port_b_first_address = 81920,
		ram_block13a_161.port_b_first_bit_number = 1,
		ram_block13a_161.port_b_last_address = 90111,
		ram_block13a_161.port_b_logical_ram_depth = 262144,
		ram_block13a_161.port_b_logical_ram_width = 16,
		ram_block13a_161.port_b_read_enable_clock = "clock1",
		ram_block13a_161.ram_block_type = "AUTO",
		ram_block13a_161.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_162
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_162portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_162.clk0_core_clock_enable = "ena0",
		ram_block13a_162.clk0_input_clock_enable = "none",
		ram_block13a_162.clk1_core_clock_enable = "none",
		ram_block13a_162.clk1_input_clock_enable = "none",
		ram_block13a_162.clk1_output_clock_enable = "ena1",
		ram_block13a_162.connectivity_checking = "OFF",
		ram_block13a_162.data_interleave_offset_in_bits = 16,
		ram_block13a_162.data_interleave_width_in_bits = 1,
		ram_block13a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_162.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_162.operation_mode = "dual_port",
		ram_block13a_162.port_a_address_width = 11,
		ram_block13a_162.port_a_data_width = 4,
		ram_block13a_162.port_a_first_address = 20480,
		ram_block13a_162.port_a_first_bit_number = 2,
		ram_block13a_162.port_a_last_address = 22527,
		ram_block13a_162.port_a_logical_ram_depth = 65536,
		ram_block13a_162.port_a_logical_ram_width = 64,
		ram_block13a_162.port_b_address_clear = "none",
		ram_block13a_162.port_b_address_clock = "clock1",
		ram_block13a_162.port_b_address_width = 13,
		ram_block13a_162.port_b_data_out_clear = "none",
		ram_block13a_162.port_b_data_out_clock = "clock1",
		ram_block13a_162.port_b_data_width = 1,
		ram_block13a_162.port_b_first_address = 81920,
		ram_block13a_162.port_b_first_bit_number = 2,
		ram_block13a_162.port_b_last_address = 90111,
		ram_block13a_162.port_b_logical_ram_depth = 262144,
		ram_block13a_162.port_b_logical_ram_width = 16,
		ram_block13a_162.port_b_read_enable_clock = "clock1",
		ram_block13a_162.ram_block_type = "AUTO",
		ram_block13a_162.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_163
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_163portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_163.clk0_core_clock_enable = "ena0",
		ram_block13a_163.clk0_input_clock_enable = "none",
		ram_block13a_163.clk1_core_clock_enable = "none",
		ram_block13a_163.clk1_input_clock_enable = "none",
		ram_block13a_163.clk1_output_clock_enable = "ena1",
		ram_block13a_163.connectivity_checking = "OFF",
		ram_block13a_163.data_interleave_offset_in_bits = 16,
		ram_block13a_163.data_interleave_width_in_bits = 1,
		ram_block13a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_163.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_163.operation_mode = "dual_port",
		ram_block13a_163.port_a_address_width = 11,
		ram_block13a_163.port_a_data_width = 4,
		ram_block13a_163.port_a_first_address = 20480,
		ram_block13a_163.port_a_first_bit_number = 3,
		ram_block13a_163.port_a_last_address = 22527,
		ram_block13a_163.port_a_logical_ram_depth = 65536,
		ram_block13a_163.port_a_logical_ram_width = 64,
		ram_block13a_163.port_b_address_clear = "none",
		ram_block13a_163.port_b_address_clock = "clock1",
		ram_block13a_163.port_b_address_width = 13,
		ram_block13a_163.port_b_data_out_clear = "none",
		ram_block13a_163.port_b_data_out_clock = "clock1",
		ram_block13a_163.port_b_data_width = 1,
		ram_block13a_163.port_b_first_address = 81920,
		ram_block13a_163.port_b_first_bit_number = 3,
		ram_block13a_163.port_b_last_address = 90111,
		ram_block13a_163.port_b_logical_ram_depth = 262144,
		ram_block13a_163.port_b_logical_ram_width = 16,
		ram_block13a_163.port_b_read_enable_clock = "clock1",
		ram_block13a_163.ram_block_type = "AUTO",
		ram_block13a_163.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_164
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_164portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_164.clk0_core_clock_enable = "ena0",
		ram_block13a_164.clk0_input_clock_enable = "none",
		ram_block13a_164.clk1_core_clock_enable = "none",
		ram_block13a_164.clk1_input_clock_enable = "none",
		ram_block13a_164.clk1_output_clock_enable = "ena1",
		ram_block13a_164.connectivity_checking = "OFF",
		ram_block13a_164.data_interleave_offset_in_bits = 16,
		ram_block13a_164.data_interleave_width_in_bits = 1,
		ram_block13a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_164.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_164.operation_mode = "dual_port",
		ram_block13a_164.port_a_address_width = 11,
		ram_block13a_164.port_a_data_width = 4,
		ram_block13a_164.port_a_first_address = 20480,
		ram_block13a_164.port_a_first_bit_number = 4,
		ram_block13a_164.port_a_last_address = 22527,
		ram_block13a_164.port_a_logical_ram_depth = 65536,
		ram_block13a_164.port_a_logical_ram_width = 64,
		ram_block13a_164.port_b_address_clear = "none",
		ram_block13a_164.port_b_address_clock = "clock1",
		ram_block13a_164.port_b_address_width = 13,
		ram_block13a_164.port_b_data_out_clear = "none",
		ram_block13a_164.port_b_data_out_clock = "clock1",
		ram_block13a_164.port_b_data_width = 1,
		ram_block13a_164.port_b_first_address = 81920,
		ram_block13a_164.port_b_first_bit_number = 4,
		ram_block13a_164.port_b_last_address = 90111,
		ram_block13a_164.port_b_logical_ram_depth = 262144,
		ram_block13a_164.port_b_logical_ram_width = 16,
		ram_block13a_164.port_b_read_enable_clock = "clock1",
		ram_block13a_164.ram_block_type = "AUTO",
		ram_block13a_164.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_165
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_165portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_165.clk0_core_clock_enable = "ena0",
		ram_block13a_165.clk0_input_clock_enable = "none",
		ram_block13a_165.clk1_core_clock_enable = "none",
		ram_block13a_165.clk1_input_clock_enable = "none",
		ram_block13a_165.clk1_output_clock_enable = "ena1",
		ram_block13a_165.connectivity_checking = "OFF",
		ram_block13a_165.data_interleave_offset_in_bits = 16,
		ram_block13a_165.data_interleave_width_in_bits = 1,
		ram_block13a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_165.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_165.operation_mode = "dual_port",
		ram_block13a_165.port_a_address_width = 11,
		ram_block13a_165.port_a_data_width = 4,
		ram_block13a_165.port_a_first_address = 20480,
		ram_block13a_165.port_a_first_bit_number = 5,
		ram_block13a_165.port_a_last_address = 22527,
		ram_block13a_165.port_a_logical_ram_depth = 65536,
		ram_block13a_165.port_a_logical_ram_width = 64,
		ram_block13a_165.port_b_address_clear = "none",
		ram_block13a_165.port_b_address_clock = "clock1",
		ram_block13a_165.port_b_address_width = 13,
		ram_block13a_165.port_b_data_out_clear = "none",
		ram_block13a_165.port_b_data_out_clock = "clock1",
		ram_block13a_165.port_b_data_width = 1,
		ram_block13a_165.port_b_first_address = 81920,
		ram_block13a_165.port_b_first_bit_number = 5,
		ram_block13a_165.port_b_last_address = 90111,
		ram_block13a_165.port_b_logical_ram_depth = 262144,
		ram_block13a_165.port_b_logical_ram_width = 16,
		ram_block13a_165.port_b_read_enable_clock = "clock1",
		ram_block13a_165.ram_block_type = "AUTO",
		ram_block13a_165.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_166
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_166portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_166.clk0_core_clock_enable = "ena0",
		ram_block13a_166.clk0_input_clock_enable = "none",
		ram_block13a_166.clk1_core_clock_enable = "none",
		ram_block13a_166.clk1_input_clock_enable = "none",
		ram_block13a_166.clk1_output_clock_enable = "ena1",
		ram_block13a_166.connectivity_checking = "OFF",
		ram_block13a_166.data_interleave_offset_in_bits = 16,
		ram_block13a_166.data_interleave_width_in_bits = 1,
		ram_block13a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_166.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_166.operation_mode = "dual_port",
		ram_block13a_166.port_a_address_width = 11,
		ram_block13a_166.port_a_data_width = 4,
		ram_block13a_166.port_a_first_address = 20480,
		ram_block13a_166.port_a_first_bit_number = 6,
		ram_block13a_166.port_a_last_address = 22527,
		ram_block13a_166.port_a_logical_ram_depth = 65536,
		ram_block13a_166.port_a_logical_ram_width = 64,
		ram_block13a_166.port_b_address_clear = "none",
		ram_block13a_166.port_b_address_clock = "clock1",
		ram_block13a_166.port_b_address_width = 13,
		ram_block13a_166.port_b_data_out_clear = "none",
		ram_block13a_166.port_b_data_out_clock = "clock1",
		ram_block13a_166.port_b_data_width = 1,
		ram_block13a_166.port_b_first_address = 81920,
		ram_block13a_166.port_b_first_bit_number = 6,
		ram_block13a_166.port_b_last_address = 90111,
		ram_block13a_166.port_b_logical_ram_depth = 262144,
		ram_block13a_166.port_b_logical_ram_width = 16,
		ram_block13a_166.port_b_read_enable_clock = "clock1",
		ram_block13a_166.ram_block_type = "AUTO",
		ram_block13a_166.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_167
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_167portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_167.clk0_core_clock_enable = "ena0",
		ram_block13a_167.clk0_input_clock_enable = "none",
		ram_block13a_167.clk1_core_clock_enable = "none",
		ram_block13a_167.clk1_input_clock_enable = "none",
		ram_block13a_167.clk1_output_clock_enable = "ena1",
		ram_block13a_167.connectivity_checking = "OFF",
		ram_block13a_167.data_interleave_offset_in_bits = 16,
		ram_block13a_167.data_interleave_width_in_bits = 1,
		ram_block13a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_167.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_167.operation_mode = "dual_port",
		ram_block13a_167.port_a_address_width = 11,
		ram_block13a_167.port_a_data_width = 4,
		ram_block13a_167.port_a_first_address = 20480,
		ram_block13a_167.port_a_first_bit_number = 7,
		ram_block13a_167.port_a_last_address = 22527,
		ram_block13a_167.port_a_logical_ram_depth = 65536,
		ram_block13a_167.port_a_logical_ram_width = 64,
		ram_block13a_167.port_b_address_clear = "none",
		ram_block13a_167.port_b_address_clock = "clock1",
		ram_block13a_167.port_b_address_width = 13,
		ram_block13a_167.port_b_data_out_clear = "none",
		ram_block13a_167.port_b_data_out_clock = "clock1",
		ram_block13a_167.port_b_data_width = 1,
		ram_block13a_167.port_b_first_address = 81920,
		ram_block13a_167.port_b_first_bit_number = 7,
		ram_block13a_167.port_b_last_address = 90111,
		ram_block13a_167.port_b_logical_ram_depth = 262144,
		ram_block13a_167.port_b_logical_ram_width = 16,
		ram_block13a_167.port_b_read_enable_clock = "clock1",
		ram_block13a_167.ram_block_type = "AUTO",
		ram_block13a_167.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_168
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_168portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_168.clk0_core_clock_enable = "ena0",
		ram_block13a_168.clk0_input_clock_enable = "none",
		ram_block13a_168.clk1_core_clock_enable = "none",
		ram_block13a_168.clk1_input_clock_enable = "none",
		ram_block13a_168.clk1_output_clock_enable = "ena1",
		ram_block13a_168.connectivity_checking = "OFF",
		ram_block13a_168.data_interleave_offset_in_bits = 16,
		ram_block13a_168.data_interleave_width_in_bits = 1,
		ram_block13a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_168.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_168.operation_mode = "dual_port",
		ram_block13a_168.port_a_address_width = 11,
		ram_block13a_168.port_a_data_width = 4,
		ram_block13a_168.port_a_first_address = 20480,
		ram_block13a_168.port_a_first_bit_number = 8,
		ram_block13a_168.port_a_last_address = 22527,
		ram_block13a_168.port_a_logical_ram_depth = 65536,
		ram_block13a_168.port_a_logical_ram_width = 64,
		ram_block13a_168.port_b_address_clear = "none",
		ram_block13a_168.port_b_address_clock = "clock1",
		ram_block13a_168.port_b_address_width = 13,
		ram_block13a_168.port_b_data_out_clear = "none",
		ram_block13a_168.port_b_data_out_clock = "clock1",
		ram_block13a_168.port_b_data_width = 1,
		ram_block13a_168.port_b_first_address = 81920,
		ram_block13a_168.port_b_first_bit_number = 8,
		ram_block13a_168.port_b_last_address = 90111,
		ram_block13a_168.port_b_logical_ram_depth = 262144,
		ram_block13a_168.port_b_logical_ram_width = 16,
		ram_block13a_168.port_b_read_enable_clock = "clock1",
		ram_block13a_168.ram_block_type = "AUTO",
		ram_block13a_168.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_169
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_169portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_169.clk0_core_clock_enable = "ena0",
		ram_block13a_169.clk0_input_clock_enable = "none",
		ram_block13a_169.clk1_core_clock_enable = "none",
		ram_block13a_169.clk1_input_clock_enable = "none",
		ram_block13a_169.clk1_output_clock_enable = "ena1",
		ram_block13a_169.connectivity_checking = "OFF",
		ram_block13a_169.data_interleave_offset_in_bits = 16,
		ram_block13a_169.data_interleave_width_in_bits = 1,
		ram_block13a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_169.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_169.operation_mode = "dual_port",
		ram_block13a_169.port_a_address_width = 11,
		ram_block13a_169.port_a_data_width = 4,
		ram_block13a_169.port_a_first_address = 20480,
		ram_block13a_169.port_a_first_bit_number = 9,
		ram_block13a_169.port_a_last_address = 22527,
		ram_block13a_169.port_a_logical_ram_depth = 65536,
		ram_block13a_169.port_a_logical_ram_width = 64,
		ram_block13a_169.port_b_address_clear = "none",
		ram_block13a_169.port_b_address_clock = "clock1",
		ram_block13a_169.port_b_address_width = 13,
		ram_block13a_169.port_b_data_out_clear = "none",
		ram_block13a_169.port_b_data_out_clock = "clock1",
		ram_block13a_169.port_b_data_width = 1,
		ram_block13a_169.port_b_first_address = 81920,
		ram_block13a_169.port_b_first_bit_number = 9,
		ram_block13a_169.port_b_last_address = 90111,
		ram_block13a_169.port_b_logical_ram_depth = 262144,
		ram_block13a_169.port_b_logical_ram_width = 16,
		ram_block13a_169.port_b_read_enable_clock = "clock1",
		ram_block13a_169.ram_block_type = "AUTO",
		ram_block13a_169.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_170
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_170portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_170.clk0_core_clock_enable = "ena0",
		ram_block13a_170.clk0_input_clock_enable = "none",
		ram_block13a_170.clk1_core_clock_enable = "none",
		ram_block13a_170.clk1_input_clock_enable = "none",
		ram_block13a_170.clk1_output_clock_enable = "ena1",
		ram_block13a_170.connectivity_checking = "OFF",
		ram_block13a_170.data_interleave_offset_in_bits = 16,
		ram_block13a_170.data_interleave_width_in_bits = 1,
		ram_block13a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_170.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_170.operation_mode = "dual_port",
		ram_block13a_170.port_a_address_width = 11,
		ram_block13a_170.port_a_data_width = 4,
		ram_block13a_170.port_a_first_address = 20480,
		ram_block13a_170.port_a_first_bit_number = 10,
		ram_block13a_170.port_a_last_address = 22527,
		ram_block13a_170.port_a_logical_ram_depth = 65536,
		ram_block13a_170.port_a_logical_ram_width = 64,
		ram_block13a_170.port_b_address_clear = "none",
		ram_block13a_170.port_b_address_clock = "clock1",
		ram_block13a_170.port_b_address_width = 13,
		ram_block13a_170.port_b_data_out_clear = "none",
		ram_block13a_170.port_b_data_out_clock = "clock1",
		ram_block13a_170.port_b_data_width = 1,
		ram_block13a_170.port_b_first_address = 81920,
		ram_block13a_170.port_b_first_bit_number = 10,
		ram_block13a_170.port_b_last_address = 90111,
		ram_block13a_170.port_b_logical_ram_depth = 262144,
		ram_block13a_170.port_b_logical_ram_width = 16,
		ram_block13a_170.port_b_read_enable_clock = "clock1",
		ram_block13a_170.ram_block_type = "AUTO",
		ram_block13a_170.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_171
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_171portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_171.clk0_core_clock_enable = "ena0",
		ram_block13a_171.clk0_input_clock_enable = "none",
		ram_block13a_171.clk1_core_clock_enable = "none",
		ram_block13a_171.clk1_input_clock_enable = "none",
		ram_block13a_171.clk1_output_clock_enable = "ena1",
		ram_block13a_171.connectivity_checking = "OFF",
		ram_block13a_171.data_interleave_offset_in_bits = 16,
		ram_block13a_171.data_interleave_width_in_bits = 1,
		ram_block13a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_171.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_171.operation_mode = "dual_port",
		ram_block13a_171.port_a_address_width = 11,
		ram_block13a_171.port_a_data_width = 4,
		ram_block13a_171.port_a_first_address = 20480,
		ram_block13a_171.port_a_first_bit_number = 11,
		ram_block13a_171.port_a_last_address = 22527,
		ram_block13a_171.port_a_logical_ram_depth = 65536,
		ram_block13a_171.port_a_logical_ram_width = 64,
		ram_block13a_171.port_b_address_clear = "none",
		ram_block13a_171.port_b_address_clock = "clock1",
		ram_block13a_171.port_b_address_width = 13,
		ram_block13a_171.port_b_data_out_clear = "none",
		ram_block13a_171.port_b_data_out_clock = "clock1",
		ram_block13a_171.port_b_data_width = 1,
		ram_block13a_171.port_b_first_address = 81920,
		ram_block13a_171.port_b_first_bit_number = 11,
		ram_block13a_171.port_b_last_address = 90111,
		ram_block13a_171.port_b_logical_ram_depth = 262144,
		ram_block13a_171.port_b_logical_ram_width = 16,
		ram_block13a_171.port_b_read_enable_clock = "clock1",
		ram_block13a_171.ram_block_type = "AUTO",
		ram_block13a_171.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_172
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_172portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_172.clk0_core_clock_enable = "ena0",
		ram_block13a_172.clk0_input_clock_enable = "none",
		ram_block13a_172.clk1_core_clock_enable = "none",
		ram_block13a_172.clk1_input_clock_enable = "none",
		ram_block13a_172.clk1_output_clock_enable = "ena1",
		ram_block13a_172.connectivity_checking = "OFF",
		ram_block13a_172.data_interleave_offset_in_bits = 16,
		ram_block13a_172.data_interleave_width_in_bits = 1,
		ram_block13a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_172.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_172.operation_mode = "dual_port",
		ram_block13a_172.port_a_address_width = 11,
		ram_block13a_172.port_a_data_width = 4,
		ram_block13a_172.port_a_first_address = 20480,
		ram_block13a_172.port_a_first_bit_number = 12,
		ram_block13a_172.port_a_last_address = 22527,
		ram_block13a_172.port_a_logical_ram_depth = 65536,
		ram_block13a_172.port_a_logical_ram_width = 64,
		ram_block13a_172.port_b_address_clear = "none",
		ram_block13a_172.port_b_address_clock = "clock1",
		ram_block13a_172.port_b_address_width = 13,
		ram_block13a_172.port_b_data_out_clear = "none",
		ram_block13a_172.port_b_data_out_clock = "clock1",
		ram_block13a_172.port_b_data_width = 1,
		ram_block13a_172.port_b_first_address = 81920,
		ram_block13a_172.port_b_first_bit_number = 12,
		ram_block13a_172.port_b_last_address = 90111,
		ram_block13a_172.port_b_logical_ram_depth = 262144,
		ram_block13a_172.port_b_logical_ram_width = 16,
		ram_block13a_172.port_b_read_enable_clock = "clock1",
		ram_block13a_172.ram_block_type = "AUTO",
		ram_block13a_172.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_173
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_173portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_173.clk0_core_clock_enable = "ena0",
		ram_block13a_173.clk0_input_clock_enable = "none",
		ram_block13a_173.clk1_core_clock_enable = "none",
		ram_block13a_173.clk1_input_clock_enable = "none",
		ram_block13a_173.clk1_output_clock_enable = "ena1",
		ram_block13a_173.connectivity_checking = "OFF",
		ram_block13a_173.data_interleave_offset_in_bits = 16,
		ram_block13a_173.data_interleave_width_in_bits = 1,
		ram_block13a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_173.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_173.operation_mode = "dual_port",
		ram_block13a_173.port_a_address_width = 11,
		ram_block13a_173.port_a_data_width = 4,
		ram_block13a_173.port_a_first_address = 20480,
		ram_block13a_173.port_a_first_bit_number = 13,
		ram_block13a_173.port_a_last_address = 22527,
		ram_block13a_173.port_a_logical_ram_depth = 65536,
		ram_block13a_173.port_a_logical_ram_width = 64,
		ram_block13a_173.port_b_address_clear = "none",
		ram_block13a_173.port_b_address_clock = "clock1",
		ram_block13a_173.port_b_address_width = 13,
		ram_block13a_173.port_b_data_out_clear = "none",
		ram_block13a_173.port_b_data_out_clock = "clock1",
		ram_block13a_173.port_b_data_width = 1,
		ram_block13a_173.port_b_first_address = 81920,
		ram_block13a_173.port_b_first_bit_number = 13,
		ram_block13a_173.port_b_last_address = 90111,
		ram_block13a_173.port_b_logical_ram_depth = 262144,
		ram_block13a_173.port_b_logical_ram_width = 16,
		ram_block13a_173.port_b_read_enable_clock = "clock1",
		ram_block13a_173.ram_block_type = "AUTO",
		ram_block13a_173.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_174
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_174portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_174.clk0_core_clock_enable = "ena0",
		ram_block13a_174.clk0_input_clock_enable = "none",
		ram_block13a_174.clk1_core_clock_enable = "none",
		ram_block13a_174.clk1_input_clock_enable = "none",
		ram_block13a_174.clk1_output_clock_enable = "ena1",
		ram_block13a_174.connectivity_checking = "OFF",
		ram_block13a_174.data_interleave_offset_in_bits = 16,
		ram_block13a_174.data_interleave_width_in_bits = 1,
		ram_block13a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_174.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_174.operation_mode = "dual_port",
		ram_block13a_174.port_a_address_width = 11,
		ram_block13a_174.port_a_data_width = 4,
		ram_block13a_174.port_a_first_address = 20480,
		ram_block13a_174.port_a_first_bit_number = 14,
		ram_block13a_174.port_a_last_address = 22527,
		ram_block13a_174.port_a_logical_ram_depth = 65536,
		ram_block13a_174.port_a_logical_ram_width = 64,
		ram_block13a_174.port_b_address_clear = "none",
		ram_block13a_174.port_b_address_clock = "clock1",
		ram_block13a_174.port_b_address_width = 13,
		ram_block13a_174.port_b_data_out_clear = "none",
		ram_block13a_174.port_b_data_out_clock = "clock1",
		ram_block13a_174.port_b_data_width = 1,
		ram_block13a_174.port_b_first_address = 81920,
		ram_block13a_174.port_b_first_bit_number = 14,
		ram_block13a_174.port_b_last_address = 90111,
		ram_block13a_174.port_b_logical_ram_depth = 262144,
		ram_block13a_174.port_b_logical_ram_width = 16,
		ram_block13a_174.port_b_read_enable_clock = "clock1",
		ram_block13a_174.ram_block_type = "AUTO",
		ram_block13a_174.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_175
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_175portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_175.clk0_core_clock_enable = "ena0",
		ram_block13a_175.clk0_input_clock_enable = "none",
		ram_block13a_175.clk1_core_clock_enable = "none",
		ram_block13a_175.clk1_input_clock_enable = "none",
		ram_block13a_175.clk1_output_clock_enable = "ena1",
		ram_block13a_175.connectivity_checking = "OFF",
		ram_block13a_175.data_interleave_offset_in_bits = 16,
		ram_block13a_175.data_interleave_width_in_bits = 1,
		ram_block13a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_175.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_175.operation_mode = "dual_port",
		ram_block13a_175.port_a_address_width = 11,
		ram_block13a_175.port_a_data_width = 4,
		ram_block13a_175.port_a_first_address = 20480,
		ram_block13a_175.port_a_first_bit_number = 15,
		ram_block13a_175.port_a_last_address = 22527,
		ram_block13a_175.port_a_logical_ram_depth = 65536,
		ram_block13a_175.port_a_logical_ram_width = 64,
		ram_block13a_175.port_b_address_clear = "none",
		ram_block13a_175.port_b_address_clock = "clock1",
		ram_block13a_175.port_b_address_width = 13,
		ram_block13a_175.port_b_data_out_clear = "none",
		ram_block13a_175.port_b_data_out_clock = "clock1",
		ram_block13a_175.port_b_data_width = 1,
		ram_block13a_175.port_b_first_address = 81920,
		ram_block13a_175.port_b_first_bit_number = 15,
		ram_block13a_175.port_b_last_address = 90111,
		ram_block13a_175.port_b_logical_ram_depth = 262144,
		ram_block13a_175.port_b_logical_ram_width = 16,
		ram_block13a_175.port_b_read_enable_clock = "clock1",
		ram_block13a_175.ram_block_type = "AUTO",
		ram_block13a_175.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_176
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_176portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_176.clk0_core_clock_enable = "ena0",
		ram_block13a_176.clk0_input_clock_enable = "none",
		ram_block13a_176.clk1_core_clock_enable = "none",
		ram_block13a_176.clk1_input_clock_enable = "none",
		ram_block13a_176.clk1_output_clock_enable = "ena1",
		ram_block13a_176.connectivity_checking = "OFF",
		ram_block13a_176.data_interleave_offset_in_bits = 16,
		ram_block13a_176.data_interleave_width_in_bits = 1,
		ram_block13a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_176.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_176.operation_mode = "dual_port",
		ram_block13a_176.port_a_address_width = 11,
		ram_block13a_176.port_a_data_width = 4,
		ram_block13a_176.port_a_first_address = 22528,
		ram_block13a_176.port_a_first_bit_number = 0,
		ram_block13a_176.port_a_last_address = 24575,
		ram_block13a_176.port_a_logical_ram_depth = 65536,
		ram_block13a_176.port_a_logical_ram_width = 64,
		ram_block13a_176.port_b_address_clear = "none",
		ram_block13a_176.port_b_address_clock = "clock1",
		ram_block13a_176.port_b_address_width = 13,
		ram_block13a_176.port_b_data_out_clear = "none",
		ram_block13a_176.port_b_data_out_clock = "clock1",
		ram_block13a_176.port_b_data_width = 1,
		ram_block13a_176.port_b_first_address = 90112,
		ram_block13a_176.port_b_first_bit_number = 0,
		ram_block13a_176.port_b_last_address = 98303,
		ram_block13a_176.port_b_logical_ram_depth = 262144,
		ram_block13a_176.port_b_logical_ram_width = 16,
		ram_block13a_176.port_b_read_enable_clock = "clock1",
		ram_block13a_176.ram_block_type = "AUTO",
		ram_block13a_176.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_177
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_177portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_177.clk0_core_clock_enable = "ena0",
		ram_block13a_177.clk0_input_clock_enable = "none",
		ram_block13a_177.clk1_core_clock_enable = "none",
		ram_block13a_177.clk1_input_clock_enable = "none",
		ram_block13a_177.clk1_output_clock_enable = "ena1",
		ram_block13a_177.connectivity_checking = "OFF",
		ram_block13a_177.data_interleave_offset_in_bits = 16,
		ram_block13a_177.data_interleave_width_in_bits = 1,
		ram_block13a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_177.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_177.operation_mode = "dual_port",
		ram_block13a_177.port_a_address_width = 11,
		ram_block13a_177.port_a_data_width = 4,
		ram_block13a_177.port_a_first_address = 22528,
		ram_block13a_177.port_a_first_bit_number = 1,
		ram_block13a_177.port_a_last_address = 24575,
		ram_block13a_177.port_a_logical_ram_depth = 65536,
		ram_block13a_177.port_a_logical_ram_width = 64,
		ram_block13a_177.port_b_address_clear = "none",
		ram_block13a_177.port_b_address_clock = "clock1",
		ram_block13a_177.port_b_address_width = 13,
		ram_block13a_177.port_b_data_out_clear = "none",
		ram_block13a_177.port_b_data_out_clock = "clock1",
		ram_block13a_177.port_b_data_width = 1,
		ram_block13a_177.port_b_first_address = 90112,
		ram_block13a_177.port_b_first_bit_number = 1,
		ram_block13a_177.port_b_last_address = 98303,
		ram_block13a_177.port_b_logical_ram_depth = 262144,
		ram_block13a_177.port_b_logical_ram_width = 16,
		ram_block13a_177.port_b_read_enable_clock = "clock1",
		ram_block13a_177.ram_block_type = "AUTO",
		ram_block13a_177.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_178
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_178portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_178.clk0_core_clock_enable = "ena0",
		ram_block13a_178.clk0_input_clock_enable = "none",
		ram_block13a_178.clk1_core_clock_enable = "none",
		ram_block13a_178.clk1_input_clock_enable = "none",
		ram_block13a_178.clk1_output_clock_enable = "ena1",
		ram_block13a_178.connectivity_checking = "OFF",
		ram_block13a_178.data_interleave_offset_in_bits = 16,
		ram_block13a_178.data_interleave_width_in_bits = 1,
		ram_block13a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_178.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_178.operation_mode = "dual_port",
		ram_block13a_178.port_a_address_width = 11,
		ram_block13a_178.port_a_data_width = 4,
		ram_block13a_178.port_a_first_address = 22528,
		ram_block13a_178.port_a_first_bit_number = 2,
		ram_block13a_178.port_a_last_address = 24575,
		ram_block13a_178.port_a_logical_ram_depth = 65536,
		ram_block13a_178.port_a_logical_ram_width = 64,
		ram_block13a_178.port_b_address_clear = "none",
		ram_block13a_178.port_b_address_clock = "clock1",
		ram_block13a_178.port_b_address_width = 13,
		ram_block13a_178.port_b_data_out_clear = "none",
		ram_block13a_178.port_b_data_out_clock = "clock1",
		ram_block13a_178.port_b_data_width = 1,
		ram_block13a_178.port_b_first_address = 90112,
		ram_block13a_178.port_b_first_bit_number = 2,
		ram_block13a_178.port_b_last_address = 98303,
		ram_block13a_178.port_b_logical_ram_depth = 262144,
		ram_block13a_178.port_b_logical_ram_width = 16,
		ram_block13a_178.port_b_read_enable_clock = "clock1",
		ram_block13a_178.ram_block_type = "AUTO",
		ram_block13a_178.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_179
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_179portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_179.clk0_core_clock_enable = "ena0",
		ram_block13a_179.clk0_input_clock_enable = "none",
		ram_block13a_179.clk1_core_clock_enable = "none",
		ram_block13a_179.clk1_input_clock_enable = "none",
		ram_block13a_179.clk1_output_clock_enable = "ena1",
		ram_block13a_179.connectivity_checking = "OFF",
		ram_block13a_179.data_interleave_offset_in_bits = 16,
		ram_block13a_179.data_interleave_width_in_bits = 1,
		ram_block13a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_179.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_179.operation_mode = "dual_port",
		ram_block13a_179.port_a_address_width = 11,
		ram_block13a_179.port_a_data_width = 4,
		ram_block13a_179.port_a_first_address = 22528,
		ram_block13a_179.port_a_first_bit_number = 3,
		ram_block13a_179.port_a_last_address = 24575,
		ram_block13a_179.port_a_logical_ram_depth = 65536,
		ram_block13a_179.port_a_logical_ram_width = 64,
		ram_block13a_179.port_b_address_clear = "none",
		ram_block13a_179.port_b_address_clock = "clock1",
		ram_block13a_179.port_b_address_width = 13,
		ram_block13a_179.port_b_data_out_clear = "none",
		ram_block13a_179.port_b_data_out_clock = "clock1",
		ram_block13a_179.port_b_data_width = 1,
		ram_block13a_179.port_b_first_address = 90112,
		ram_block13a_179.port_b_first_bit_number = 3,
		ram_block13a_179.port_b_last_address = 98303,
		ram_block13a_179.port_b_logical_ram_depth = 262144,
		ram_block13a_179.port_b_logical_ram_width = 16,
		ram_block13a_179.port_b_read_enable_clock = "clock1",
		ram_block13a_179.ram_block_type = "AUTO",
		ram_block13a_179.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_180
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_180portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_180.clk0_core_clock_enable = "ena0",
		ram_block13a_180.clk0_input_clock_enable = "none",
		ram_block13a_180.clk1_core_clock_enable = "none",
		ram_block13a_180.clk1_input_clock_enable = "none",
		ram_block13a_180.clk1_output_clock_enable = "ena1",
		ram_block13a_180.connectivity_checking = "OFF",
		ram_block13a_180.data_interleave_offset_in_bits = 16,
		ram_block13a_180.data_interleave_width_in_bits = 1,
		ram_block13a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_180.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_180.operation_mode = "dual_port",
		ram_block13a_180.port_a_address_width = 11,
		ram_block13a_180.port_a_data_width = 4,
		ram_block13a_180.port_a_first_address = 22528,
		ram_block13a_180.port_a_first_bit_number = 4,
		ram_block13a_180.port_a_last_address = 24575,
		ram_block13a_180.port_a_logical_ram_depth = 65536,
		ram_block13a_180.port_a_logical_ram_width = 64,
		ram_block13a_180.port_b_address_clear = "none",
		ram_block13a_180.port_b_address_clock = "clock1",
		ram_block13a_180.port_b_address_width = 13,
		ram_block13a_180.port_b_data_out_clear = "none",
		ram_block13a_180.port_b_data_out_clock = "clock1",
		ram_block13a_180.port_b_data_width = 1,
		ram_block13a_180.port_b_first_address = 90112,
		ram_block13a_180.port_b_first_bit_number = 4,
		ram_block13a_180.port_b_last_address = 98303,
		ram_block13a_180.port_b_logical_ram_depth = 262144,
		ram_block13a_180.port_b_logical_ram_width = 16,
		ram_block13a_180.port_b_read_enable_clock = "clock1",
		ram_block13a_180.ram_block_type = "AUTO",
		ram_block13a_180.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_181
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_181portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_181.clk0_core_clock_enable = "ena0",
		ram_block13a_181.clk0_input_clock_enable = "none",
		ram_block13a_181.clk1_core_clock_enable = "none",
		ram_block13a_181.clk1_input_clock_enable = "none",
		ram_block13a_181.clk1_output_clock_enable = "ena1",
		ram_block13a_181.connectivity_checking = "OFF",
		ram_block13a_181.data_interleave_offset_in_bits = 16,
		ram_block13a_181.data_interleave_width_in_bits = 1,
		ram_block13a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_181.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_181.operation_mode = "dual_port",
		ram_block13a_181.port_a_address_width = 11,
		ram_block13a_181.port_a_data_width = 4,
		ram_block13a_181.port_a_first_address = 22528,
		ram_block13a_181.port_a_first_bit_number = 5,
		ram_block13a_181.port_a_last_address = 24575,
		ram_block13a_181.port_a_logical_ram_depth = 65536,
		ram_block13a_181.port_a_logical_ram_width = 64,
		ram_block13a_181.port_b_address_clear = "none",
		ram_block13a_181.port_b_address_clock = "clock1",
		ram_block13a_181.port_b_address_width = 13,
		ram_block13a_181.port_b_data_out_clear = "none",
		ram_block13a_181.port_b_data_out_clock = "clock1",
		ram_block13a_181.port_b_data_width = 1,
		ram_block13a_181.port_b_first_address = 90112,
		ram_block13a_181.port_b_first_bit_number = 5,
		ram_block13a_181.port_b_last_address = 98303,
		ram_block13a_181.port_b_logical_ram_depth = 262144,
		ram_block13a_181.port_b_logical_ram_width = 16,
		ram_block13a_181.port_b_read_enable_clock = "clock1",
		ram_block13a_181.ram_block_type = "AUTO",
		ram_block13a_181.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_182
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_182portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_182.clk0_core_clock_enable = "ena0",
		ram_block13a_182.clk0_input_clock_enable = "none",
		ram_block13a_182.clk1_core_clock_enable = "none",
		ram_block13a_182.clk1_input_clock_enable = "none",
		ram_block13a_182.clk1_output_clock_enable = "ena1",
		ram_block13a_182.connectivity_checking = "OFF",
		ram_block13a_182.data_interleave_offset_in_bits = 16,
		ram_block13a_182.data_interleave_width_in_bits = 1,
		ram_block13a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_182.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_182.operation_mode = "dual_port",
		ram_block13a_182.port_a_address_width = 11,
		ram_block13a_182.port_a_data_width = 4,
		ram_block13a_182.port_a_first_address = 22528,
		ram_block13a_182.port_a_first_bit_number = 6,
		ram_block13a_182.port_a_last_address = 24575,
		ram_block13a_182.port_a_logical_ram_depth = 65536,
		ram_block13a_182.port_a_logical_ram_width = 64,
		ram_block13a_182.port_b_address_clear = "none",
		ram_block13a_182.port_b_address_clock = "clock1",
		ram_block13a_182.port_b_address_width = 13,
		ram_block13a_182.port_b_data_out_clear = "none",
		ram_block13a_182.port_b_data_out_clock = "clock1",
		ram_block13a_182.port_b_data_width = 1,
		ram_block13a_182.port_b_first_address = 90112,
		ram_block13a_182.port_b_first_bit_number = 6,
		ram_block13a_182.port_b_last_address = 98303,
		ram_block13a_182.port_b_logical_ram_depth = 262144,
		ram_block13a_182.port_b_logical_ram_width = 16,
		ram_block13a_182.port_b_read_enable_clock = "clock1",
		ram_block13a_182.ram_block_type = "AUTO",
		ram_block13a_182.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_183
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_183portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_183.clk0_core_clock_enable = "ena0",
		ram_block13a_183.clk0_input_clock_enable = "none",
		ram_block13a_183.clk1_core_clock_enable = "none",
		ram_block13a_183.clk1_input_clock_enable = "none",
		ram_block13a_183.clk1_output_clock_enable = "ena1",
		ram_block13a_183.connectivity_checking = "OFF",
		ram_block13a_183.data_interleave_offset_in_bits = 16,
		ram_block13a_183.data_interleave_width_in_bits = 1,
		ram_block13a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_183.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_183.operation_mode = "dual_port",
		ram_block13a_183.port_a_address_width = 11,
		ram_block13a_183.port_a_data_width = 4,
		ram_block13a_183.port_a_first_address = 22528,
		ram_block13a_183.port_a_first_bit_number = 7,
		ram_block13a_183.port_a_last_address = 24575,
		ram_block13a_183.port_a_logical_ram_depth = 65536,
		ram_block13a_183.port_a_logical_ram_width = 64,
		ram_block13a_183.port_b_address_clear = "none",
		ram_block13a_183.port_b_address_clock = "clock1",
		ram_block13a_183.port_b_address_width = 13,
		ram_block13a_183.port_b_data_out_clear = "none",
		ram_block13a_183.port_b_data_out_clock = "clock1",
		ram_block13a_183.port_b_data_width = 1,
		ram_block13a_183.port_b_first_address = 90112,
		ram_block13a_183.port_b_first_bit_number = 7,
		ram_block13a_183.port_b_last_address = 98303,
		ram_block13a_183.port_b_logical_ram_depth = 262144,
		ram_block13a_183.port_b_logical_ram_width = 16,
		ram_block13a_183.port_b_read_enable_clock = "clock1",
		ram_block13a_183.ram_block_type = "AUTO",
		ram_block13a_183.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_184
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_184portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_184.clk0_core_clock_enable = "ena0",
		ram_block13a_184.clk0_input_clock_enable = "none",
		ram_block13a_184.clk1_core_clock_enable = "none",
		ram_block13a_184.clk1_input_clock_enable = "none",
		ram_block13a_184.clk1_output_clock_enable = "ena1",
		ram_block13a_184.connectivity_checking = "OFF",
		ram_block13a_184.data_interleave_offset_in_bits = 16,
		ram_block13a_184.data_interleave_width_in_bits = 1,
		ram_block13a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_184.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_184.operation_mode = "dual_port",
		ram_block13a_184.port_a_address_width = 11,
		ram_block13a_184.port_a_data_width = 4,
		ram_block13a_184.port_a_first_address = 22528,
		ram_block13a_184.port_a_first_bit_number = 8,
		ram_block13a_184.port_a_last_address = 24575,
		ram_block13a_184.port_a_logical_ram_depth = 65536,
		ram_block13a_184.port_a_logical_ram_width = 64,
		ram_block13a_184.port_b_address_clear = "none",
		ram_block13a_184.port_b_address_clock = "clock1",
		ram_block13a_184.port_b_address_width = 13,
		ram_block13a_184.port_b_data_out_clear = "none",
		ram_block13a_184.port_b_data_out_clock = "clock1",
		ram_block13a_184.port_b_data_width = 1,
		ram_block13a_184.port_b_first_address = 90112,
		ram_block13a_184.port_b_first_bit_number = 8,
		ram_block13a_184.port_b_last_address = 98303,
		ram_block13a_184.port_b_logical_ram_depth = 262144,
		ram_block13a_184.port_b_logical_ram_width = 16,
		ram_block13a_184.port_b_read_enable_clock = "clock1",
		ram_block13a_184.ram_block_type = "AUTO",
		ram_block13a_184.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_185
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_185portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_185.clk0_core_clock_enable = "ena0",
		ram_block13a_185.clk0_input_clock_enable = "none",
		ram_block13a_185.clk1_core_clock_enable = "none",
		ram_block13a_185.clk1_input_clock_enable = "none",
		ram_block13a_185.clk1_output_clock_enable = "ena1",
		ram_block13a_185.connectivity_checking = "OFF",
		ram_block13a_185.data_interleave_offset_in_bits = 16,
		ram_block13a_185.data_interleave_width_in_bits = 1,
		ram_block13a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_185.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_185.operation_mode = "dual_port",
		ram_block13a_185.port_a_address_width = 11,
		ram_block13a_185.port_a_data_width = 4,
		ram_block13a_185.port_a_first_address = 22528,
		ram_block13a_185.port_a_first_bit_number = 9,
		ram_block13a_185.port_a_last_address = 24575,
		ram_block13a_185.port_a_logical_ram_depth = 65536,
		ram_block13a_185.port_a_logical_ram_width = 64,
		ram_block13a_185.port_b_address_clear = "none",
		ram_block13a_185.port_b_address_clock = "clock1",
		ram_block13a_185.port_b_address_width = 13,
		ram_block13a_185.port_b_data_out_clear = "none",
		ram_block13a_185.port_b_data_out_clock = "clock1",
		ram_block13a_185.port_b_data_width = 1,
		ram_block13a_185.port_b_first_address = 90112,
		ram_block13a_185.port_b_first_bit_number = 9,
		ram_block13a_185.port_b_last_address = 98303,
		ram_block13a_185.port_b_logical_ram_depth = 262144,
		ram_block13a_185.port_b_logical_ram_width = 16,
		ram_block13a_185.port_b_read_enable_clock = "clock1",
		ram_block13a_185.ram_block_type = "AUTO",
		ram_block13a_185.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_186
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_186portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_186.clk0_core_clock_enable = "ena0",
		ram_block13a_186.clk0_input_clock_enable = "none",
		ram_block13a_186.clk1_core_clock_enable = "none",
		ram_block13a_186.clk1_input_clock_enable = "none",
		ram_block13a_186.clk1_output_clock_enable = "ena1",
		ram_block13a_186.connectivity_checking = "OFF",
		ram_block13a_186.data_interleave_offset_in_bits = 16,
		ram_block13a_186.data_interleave_width_in_bits = 1,
		ram_block13a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_186.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_186.operation_mode = "dual_port",
		ram_block13a_186.port_a_address_width = 11,
		ram_block13a_186.port_a_data_width = 4,
		ram_block13a_186.port_a_first_address = 22528,
		ram_block13a_186.port_a_first_bit_number = 10,
		ram_block13a_186.port_a_last_address = 24575,
		ram_block13a_186.port_a_logical_ram_depth = 65536,
		ram_block13a_186.port_a_logical_ram_width = 64,
		ram_block13a_186.port_b_address_clear = "none",
		ram_block13a_186.port_b_address_clock = "clock1",
		ram_block13a_186.port_b_address_width = 13,
		ram_block13a_186.port_b_data_out_clear = "none",
		ram_block13a_186.port_b_data_out_clock = "clock1",
		ram_block13a_186.port_b_data_width = 1,
		ram_block13a_186.port_b_first_address = 90112,
		ram_block13a_186.port_b_first_bit_number = 10,
		ram_block13a_186.port_b_last_address = 98303,
		ram_block13a_186.port_b_logical_ram_depth = 262144,
		ram_block13a_186.port_b_logical_ram_width = 16,
		ram_block13a_186.port_b_read_enable_clock = "clock1",
		ram_block13a_186.ram_block_type = "AUTO",
		ram_block13a_186.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_187
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_187portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_187.clk0_core_clock_enable = "ena0",
		ram_block13a_187.clk0_input_clock_enable = "none",
		ram_block13a_187.clk1_core_clock_enable = "none",
		ram_block13a_187.clk1_input_clock_enable = "none",
		ram_block13a_187.clk1_output_clock_enable = "ena1",
		ram_block13a_187.connectivity_checking = "OFF",
		ram_block13a_187.data_interleave_offset_in_bits = 16,
		ram_block13a_187.data_interleave_width_in_bits = 1,
		ram_block13a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_187.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_187.operation_mode = "dual_port",
		ram_block13a_187.port_a_address_width = 11,
		ram_block13a_187.port_a_data_width = 4,
		ram_block13a_187.port_a_first_address = 22528,
		ram_block13a_187.port_a_first_bit_number = 11,
		ram_block13a_187.port_a_last_address = 24575,
		ram_block13a_187.port_a_logical_ram_depth = 65536,
		ram_block13a_187.port_a_logical_ram_width = 64,
		ram_block13a_187.port_b_address_clear = "none",
		ram_block13a_187.port_b_address_clock = "clock1",
		ram_block13a_187.port_b_address_width = 13,
		ram_block13a_187.port_b_data_out_clear = "none",
		ram_block13a_187.port_b_data_out_clock = "clock1",
		ram_block13a_187.port_b_data_width = 1,
		ram_block13a_187.port_b_first_address = 90112,
		ram_block13a_187.port_b_first_bit_number = 11,
		ram_block13a_187.port_b_last_address = 98303,
		ram_block13a_187.port_b_logical_ram_depth = 262144,
		ram_block13a_187.port_b_logical_ram_width = 16,
		ram_block13a_187.port_b_read_enable_clock = "clock1",
		ram_block13a_187.ram_block_type = "AUTO",
		ram_block13a_187.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_188
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_188portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_188.clk0_core_clock_enable = "ena0",
		ram_block13a_188.clk0_input_clock_enable = "none",
		ram_block13a_188.clk1_core_clock_enable = "none",
		ram_block13a_188.clk1_input_clock_enable = "none",
		ram_block13a_188.clk1_output_clock_enable = "ena1",
		ram_block13a_188.connectivity_checking = "OFF",
		ram_block13a_188.data_interleave_offset_in_bits = 16,
		ram_block13a_188.data_interleave_width_in_bits = 1,
		ram_block13a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_188.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_188.operation_mode = "dual_port",
		ram_block13a_188.port_a_address_width = 11,
		ram_block13a_188.port_a_data_width = 4,
		ram_block13a_188.port_a_first_address = 22528,
		ram_block13a_188.port_a_first_bit_number = 12,
		ram_block13a_188.port_a_last_address = 24575,
		ram_block13a_188.port_a_logical_ram_depth = 65536,
		ram_block13a_188.port_a_logical_ram_width = 64,
		ram_block13a_188.port_b_address_clear = "none",
		ram_block13a_188.port_b_address_clock = "clock1",
		ram_block13a_188.port_b_address_width = 13,
		ram_block13a_188.port_b_data_out_clear = "none",
		ram_block13a_188.port_b_data_out_clock = "clock1",
		ram_block13a_188.port_b_data_width = 1,
		ram_block13a_188.port_b_first_address = 90112,
		ram_block13a_188.port_b_first_bit_number = 12,
		ram_block13a_188.port_b_last_address = 98303,
		ram_block13a_188.port_b_logical_ram_depth = 262144,
		ram_block13a_188.port_b_logical_ram_width = 16,
		ram_block13a_188.port_b_read_enable_clock = "clock1",
		ram_block13a_188.ram_block_type = "AUTO",
		ram_block13a_188.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_189
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_189portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_189.clk0_core_clock_enable = "ena0",
		ram_block13a_189.clk0_input_clock_enable = "none",
		ram_block13a_189.clk1_core_clock_enable = "none",
		ram_block13a_189.clk1_input_clock_enable = "none",
		ram_block13a_189.clk1_output_clock_enable = "ena1",
		ram_block13a_189.connectivity_checking = "OFF",
		ram_block13a_189.data_interleave_offset_in_bits = 16,
		ram_block13a_189.data_interleave_width_in_bits = 1,
		ram_block13a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_189.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_189.operation_mode = "dual_port",
		ram_block13a_189.port_a_address_width = 11,
		ram_block13a_189.port_a_data_width = 4,
		ram_block13a_189.port_a_first_address = 22528,
		ram_block13a_189.port_a_first_bit_number = 13,
		ram_block13a_189.port_a_last_address = 24575,
		ram_block13a_189.port_a_logical_ram_depth = 65536,
		ram_block13a_189.port_a_logical_ram_width = 64,
		ram_block13a_189.port_b_address_clear = "none",
		ram_block13a_189.port_b_address_clock = "clock1",
		ram_block13a_189.port_b_address_width = 13,
		ram_block13a_189.port_b_data_out_clear = "none",
		ram_block13a_189.port_b_data_out_clock = "clock1",
		ram_block13a_189.port_b_data_width = 1,
		ram_block13a_189.port_b_first_address = 90112,
		ram_block13a_189.port_b_first_bit_number = 13,
		ram_block13a_189.port_b_last_address = 98303,
		ram_block13a_189.port_b_logical_ram_depth = 262144,
		ram_block13a_189.port_b_logical_ram_width = 16,
		ram_block13a_189.port_b_read_enable_clock = "clock1",
		ram_block13a_189.ram_block_type = "AUTO",
		ram_block13a_189.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_190
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_190portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_190.clk0_core_clock_enable = "ena0",
		ram_block13a_190.clk0_input_clock_enable = "none",
		ram_block13a_190.clk1_core_clock_enable = "none",
		ram_block13a_190.clk1_input_clock_enable = "none",
		ram_block13a_190.clk1_output_clock_enable = "ena1",
		ram_block13a_190.connectivity_checking = "OFF",
		ram_block13a_190.data_interleave_offset_in_bits = 16,
		ram_block13a_190.data_interleave_width_in_bits = 1,
		ram_block13a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_190.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_190.operation_mode = "dual_port",
		ram_block13a_190.port_a_address_width = 11,
		ram_block13a_190.port_a_data_width = 4,
		ram_block13a_190.port_a_first_address = 22528,
		ram_block13a_190.port_a_first_bit_number = 14,
		ram_block13a_190.port_a_last_address = 24575,
		ram_block13a_190.port_a_logical_ram_depth = 65536,
		ram_block13a_190.port_a_logical_ram_width = 64,
		ram_block13a_190.port_b_address_clear = "none",
		ram_block13a_190.port_b_address_clock = "clock1",
		ram_block13a_190.port_b_address_width = 13,
		ram_block13a_190.port_b_data_out_clear = "none",
		ram_block13a_190.port_b_data_out_clock = "clock1",
		ram_block13a_190.port_b_data_width = 1,
		ram_block13a_190.port_b_first_address = 90112,
		ram_block13a_190.port_b_first_bit_number = 14,
		ram_block13a_190.port_b_last_address = 98303,
		ram_block13a_190.port_b_logical_ram_depth = 262144,
		ram_block13a_190.port_b_logical_ram_width = 16,
		ram_block13a_190.port_b_read_enable_clock = "clock1",
		ram_block13a_190.ram_block_type = "AUTO",
		ram_block13a_190.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_191
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_191portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_191.clk0_core_clock_enable = "ena0",
		ram_block13a_191.clk0_input_clock_enable = "none",
		ram_block13a_191.clk1_core_clock_enable = "none",
		ram_block13a_191.clk1_input_clock_enable = "none",
		ram_block13a_191.clk1_output_clock_enable = "ena1",
		ram_block13a_191.connectivity_checking = "OFF",
		ram_block13a_191.data_interleave_offset_in_bits = 16,
		ram_block13a_191.data_interleave_width_in_bits = 1,
		ram_block13a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_191.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_191.operation_mode = "dual_port",
		ram_block13a_191.port_a_address_width = 11,
		ram_block13a_191.port_a_data_width = 4,
		ram_block13a_191.port_a_first_address = 22528,
		ram_block13a_191.port_a_first_bit_number = 15,
		ram_block13a_191.port_a_last_address = 24575,
		ram_block13a_191.port_a_logical_ram_depth = 65536,
		ram_block13a_191.port_a_logical_ram_width = 64,
		ram_block13a_191.port_b_address_clear = "none",
		ram_block13a_191.port_b_address_clock = "clock1",
		ram_block13a_191.port_b_address_width = 13,
		ram_block13a_191.port_b_data_out_clear = "none",
		ram_block13a_191.port_b_data_out_clock = "clock1",
		ram_block13a_191.port_b_data_width = 1,
		ram_block13a_191.port_b_first_address = 90112,
		ram_block13a_191.port_b_first_bit_number = 15,
		ram_block13a_191.port_b_last_address = 98303,
		ram_block13a_191.port_b_logical_ram_depth = 262144,
		ram_block13a_191.port_b_logical_ram_width = 16,
		ram_block13a_191.port_b_read_enable_clock = "clock1",
		ram_block13a_191.ram_block_type = "AUTO",
		ram_block13a_191.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_192
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_192portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_192.clk0_core_clock_enable = "ena0",
		ram_block13a_192.clk0_input_clock_enable = "none",
		ram_block13a_192.clk1_core_clock_enable = "none",
		ram_block13a_192.clk1_input_clock_enable = "none",
		ram_block13a_192.clk1_output_clock_enable = "ena1",
		ram_block13a_192.connectivity_checking = "OFF",
		ram_block13a_192.data_interleave_offset_in_bits = 16,
		ram_block13a_192.data_interleave_width_in_bits = 1,
		ram_block13a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_192.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_192.operation_mode = "dual_port",
		ram_block13a_192.port_a_address_width = 11,
		ram_block13a_192.port_a_data_width = 4,
		ram_block13a_192.port_a_first_address = 24576,
		ram_block13a_192.port_a_first_bit_number = 0,
		ram_block13a_192.port_a_last_address = 26623,
		ram_block13a_192.port_a_logical_ram_depth = 65536,
		ram_block13a_192.port_a_logical_ram_width = 64,
		ram_block13a_192.port_b_address_clear = "none",
		ram_block13a_192.port_b_address_clock = "clock1",
		ram_block13a_192.port_b_address_width = 13,
		ram_block13a_192.port_b_data_out_clear = "none",
		ram_block13a_192.port_b_data_out_clock = "clock1",
		ram_block13a_192.port_b_data_width = 1,
		ram_block13a_192.port_b_first_address = 98304,
		ram_block13a_192.port_b_first_bit_number = 0,
		ram_block13a_192.port_b_last_address = 106495,
		ram_block13a_192.port_b_logical_ram_depth = 262144,
		ram_block13a_192.port_b_logical_ram_width = 16,
		ram_block13a_192.port_b_read_enable_clock = "clock1",
		ram_block13a_192.ram_block_type = "AUTO",
		ram_block13a_192.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_193
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_193portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_193.clk0_core_clock_enable = "ena0",
		ram_block13a_193.clk0_input_clock_enable = "none",
		ram_block13a_193.clk1_core_clock_enable = "none",
		ram_block13a_193.clk1_input_clock_enable = "none",
		ram_block13a_193.clk1_output_clock_enable = "ena1",
		ram_block13a_193.connectivity_checking = "OFF",
		ram_block13a_193.data_interleave_offset_in_bits = 16,
		ram_block13a_193.data_interleave_width_in_bits = 1,
		ram_block13a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_193.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_193.operation_mode = "dual_port",
		ram_block13a_193.port_a_address_width = 11,
		ram_block13a_193.port_a_data_width = 4,
		ram_block13a_193.port_a_first_address = 24576,
		ram_block13a_193.port_a_first_bit_number = 1,
		ram_block13a_193.port_a_last_address = 26623,
		ram_block13a_193.port_a_logical_ram_depth = 65536,
		ram_block13a_193.port_a_logical_ram_width = 64,
		ram_block13a_193.port_b_address_clear = "none",
		ram_block13a_193.port_b_address_clock = "clock1",
		ram_block13a_193.port_b_address_width = 13,
		ram_block13a_193.port_b_data_out_clear = "none",
		ram_block13a_193.port_b_data_out_clock = "clock1",
		ram_block13a_193.port_b_data_width = 1,
		ram_block13a_193.port_b_first_address = 98304,
		ram_block13a_193.port_b_first_bit_number = 1,
		ram_block13a_193.port_b_last_address = 106495,
		ram_block13a_193.port_b_logical_ram_depth = 262144,
		ram_block13a_193.port_b_logical_ram_width = 16,
		ram_block13a_193.port_b_read_enable_clock = "clock1",
		ram_block13a_193.ram_block_type = "AUTO",
		ram_block13a_193.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_194
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_194portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_194.clk0_core_clock_enable = "ena0",
		ram_block13a_194.clk0_input_clock_enable = "none",
		ram_block13a_194.clk1_core_clock_enable = "none",
		ram_block13a_194.clk1_input_clock_enable = "none",
		ram_block13a_194.clk1_output_clock_enable = "ena1",
		ram_block13a_194.connectivity_checking = "OFF",
		ram_block13a_194.data_interleave_offset_in_bits = 16,
		ram_block13a_194.data_interleave_width_in_bits = 1,
		ram_block13a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_194.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_194.operation_mode = "dual_port",
		ram_block13a_194.port_a_address_width = 11,
		ram_block13a_194.port_a_data_width = 4,
		ram_block13a_194.port_a_first_address = 24576,
		ram_block13a_194.port_a_first_bit_number = 2,
		ram_block13a_194.port_a_last_address = 26623,
		ram_block13a_194.port_a_logical_ram_depth = 65536,
		ram_block13a_194.port_a_logical_ram_width = 64,
		ram_block13a_194.port_b_address_clear = "none",
		ram_block13a_194.port_b_address_clock = "clock1",
		ram_block13a_194.port_b_address_width = 13,
		ram_block13a_194.port_b_data_out_clear = "none",
		ram_block13a_194.port_b_data_out_clock = "clock1",
		ram_block13a_194.port_b_data_width = 1,
		ram_block13a_194.port_b_first_address = 98304,
		ram_block13a_194.port_b_first_bit_number = 2,
		ram_block13a_194.port_b_last_address = 106495,
		ram_block13a_194.port_b_logical_ram_depth = 262144,
		ram_block13a_194.port_b_logical_ram_width = 16,
		ram_block13a_194.port_b_read_enable_clock = "clock1",
		ram_block13a_194.ram_block_type = "AUTO",
		ram_block13a_194.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_195
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_195portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_195.clk0_core_clock_enable = "ena0",
		ram_block13a_195.clk0_input_clock_enable = "none",
		ram_block13a_195.clk1_core_clock_enable = "none",
		ram_block13a_195.clk1_input_clock_enable = "none",
		ram_block13a_195.clk1_output_clock_enable = "ena1",
		ram_block13a_195.connectivity_checking = "OFF",
		ram_block13a_195.data_interleave_offset_in_bits = 16,
		ram_block13a_195.data_interleave_width_in_bits = 1,
		ram_block13a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_195.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_195.operation_mode = "dual_port",
		ram_block13a_195.port_a_address_width = 11,
		ram_block13a_195.port_a_data_width = 4,
		ram_block13a_195.port_a_first_address = 24576,
		ram_block13a_195.port_a_first_bit_number = 3,
		ram_block13a_195.port_a_last_address = 26623,
		ram_block13a_195.port_a_logical_ram_depth = 65536,
		ram_block13a_195.port_a_logical_ram_width = 64,
		ram_block13a_195.port_b_address_clear = "none",
		ram_block13a_195.port_b_address_clock = "clock1",
		ram_block13a_195.port_b_address_width = 13,
		ram_block13a_195.port_b_data_out_clear = "none",
		ram_block13a_195.port_b_data_out_clock = "clock1",
		ram_block13a_195.port_b_data_width = 1,
		ram_block13a_195.port_b_first_address = 98304,
		ram_block13a_195.port_b_first_bit_number = 3,
		ram_block13a_195.port_b_last_address = 106495,
		ram_block13a_195.port_b_logical_ram_depth = 262144,
		ram_block13a_195.port_b_logical_ram_width = 16,
		ram_block13a_195.port_b_read_enable_clock = "clock1",
		ram_block13a_195.ram_block_type = "AUTO",
		ram_block13a_195.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_196
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_196portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_196.clk0_core_clock_enable = "ena0",
		ram_block13a_196.clk0_input_clock_enable = "none",
		ram_block13a_196.clk1_core_clock_enable = "none",
		ram_block13a_196.clk1_input_clock_enable = "none",
		ram_block13a_196.clk1_output_clock_enable = "ena1",
		ram_block13a_196.connectivity_checking = "OFF",
		ram_block13a_196.data_interleave_offset_in_bits = 16,
		ram_block13a_196.data_interleave_width_in_bits = 1,
		ram_block13a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_196.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_196.operation_mode = "dual_port",
		ram_block13a_196.port_a_address_width = 11,
		ram_block13a_196.port_a_data_width = 4,
		ram_block13a_196.port_a_first_address = 24576,
		ram_block13a_196.port_a_first_bit_number = 4,
		ram_block13a_196.port_a_last_address = 26623,
		ram_block13a_196.port_a_logical_ram_depth = 65536,
		ram_block13a_196.port_a_logical_ram_width = 64,
		ram_block13a_196.port_b_address_clear = "none",
		ram_block13a_196.port_b_address_clock = "clock1",
		ram_block13a_196.port_b_address_width = 13,
		ram_block13a_196.port_b_data_out_clear = "none",
		ram_block13a_196.port_b_data_out_clock = "clock1",
		ram_block13a_196.port_b_data_width = 1,
		ram_block13a_196.port_b_first_address = 98304,
		ram_block13a_196.port_b_first_bit_number = 4,
		ram_block13a_196.port_b_last_address = 106495,
		ram_block13a_196.port_b_logical_ram_depth = 262144,
		ram_block13a_196.port_b_logical_ram_width = 16,
		ram_block13a_196.port_b_read_enable_clock = "clock1",
		ram_block13a_196.ram_block_type = "AUTO",
		ram_block13a_196.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_197
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_197portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_197.clk0_core_clock_enable = "ena0",
		ram_block13a_197.clk0_input_clock_enable = "none",
		ram_block13a_197.clk1_core_clock_enable = "none",
		ram_block13a_197.clk1_input_clock_enable = "none",
		ram_block13a_197.clk1_output_clock_enable = "ena1",
		ram_block13a_197.connectivity_checking = "OFF",
		ram_block13a_197.data_interleave_offset_in_bits = 16,
		ram_block13a_197.data_interleave_width_in_bits = 1,
		ram_block13a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_197.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_197.operation_mode = "dual_port",
		ram_block13a_197.port_a_address_width = 11,
		ram_block13a_197.port_a_data_width = 4,
		ram_block13a_197.port_a_first_address = 24576,
		ram_block13a_197.port_a_first_bit_number = 5,
		ram_block13a_197.port_a_last_address = 26623,
		ram_block13a_197.port_a_logical_ram_depth = 65536,
		ram_block13a_197.port_a_logical_ram_width = 64,
		ram_block13a_197.port_b_address_clear = "none",
		ram_block13a_197.port_b_address_clock = "clock1",
		ram_block13a_197.port_b_address_width = 13,
		ram_block13a_197.port_b_data_out_clear = "none",
		ram_block13a_197.port_b_data_out_clock = "clock1",
		ram_block13a_197.port_b_data_width = 1,
		ram_block13a_197.port_b_first_address = 98304,
		ram_block13a_197.port_b_first_bit_number = 5,
		ram_block13a_197.port_b_last_address = 106495,
		ram_block13a_197.port_b_logical_ram_depth = 262144,
		ram_block13a_197.port_b_logical_ram_width = 16,
		ram_block13a_197.port_b_read_enable_clock = "clock1",
		ram_block13a_197.ram_block_type = "AUTO",
		ram_block13a_197.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_198
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_198portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_198.clk0_core_clock_enable = "ena0",
		ram_block13a_198.clk0_input_clock_enable = "none",
		ram_block13a_198.clk1_core_clock_enable = "none",
		ram_block13a_198.clk1_input_clock_enable = "none",
		ram_block13a_198.clk1_output_clock_enable = "ena1",
		ram_block13a_198.connectivity_checking = "OFF",
		ram_block13a_198.data_interleave_offset_in_bits = 16,
		ram_block13a_198.data_interleave_width_in_bits = 1,
		ram_block13a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_198.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_198.operation_mode = "dual_port",
		ram_block13a_198.port_a_address_width = 11,
		ram_block13a_198.port_a_data_width = 4,
		ram_block13a_198.port_a_first_address = 24576,
		ram_block13a_198.port_a_first_bit_number = 6,
		ram_block13a_198.port_a_last_address = 26623,
		ram_block13a_198.port_a_logical_ram_depth = 65536,
		ram_block13a_198.port_a_logical_ram_width = 64,
		ram_block13a_198.port_b_address_clear = "none",
		ram_block13a_198.port_b_address_clock = "clock1",
		ram_block13a_198.port_b_address_width = 13,
		ram_block13a_198.port_b_data_out_clear = "none",
		ram_block13a_198.port_b_data_out_clock = "clock1",
		ram_block13a_198.port_b_data_width = 1,
		ram_block13a_198.port_b_first_address = 98304,
		ram_block13a_198.port_b_first_bit_number = 6,
		ram_block13a_198.port_b_last_address = 106495,
		ram_block13a_198.port_b_logical_ram_depth = 262144,
		ram_block13a_198.port_b_logical_ram_width = 16,
		ram_block13a_198.port_b_read_enable_clock = "clock1",
		ram_block13a_198.ram_block_type = "AUTO",
		ram_block13a_198.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_199
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_199portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_199.clk0_core_clock_enable = "ena0",
		ram_block13a_199.clk0_input_clock_enable = "none",
		ram_block13a_199.clk1_core_clock_enable = "none",
		ram_block13a_199.clk1_input_clock_enable = "none",
		ram_block13a_199.clk1_output_clock_enable = "ena1",
		ram_block13a_199.connectivity_checking = "OFF",
		ram_block13a_199.data_interleave_offset_in_bits = 16,
		ram_block13a_199.data_interleave_width_in_bits = 1,
		ram_block13a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_199.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_199.operation_mode = "dual_port",
		ram_block13a_199.port_a_address_width = 11,
		ram_block13a_199.port_a_data_width = 4,
		ram_block13a_199.port_a_first_address = 24576,
		ram_block13a_199.port_a_first_bit_number = 7,
		ram_block13a_199.port_a_last_address = 26623,
		ram_block13a_199.port_a_logical_ram_depth = 65536,
		ram_block13a_199.port_a_logical_ram_width = 64,
		ram_block13a_199.port_b_address_clear = "none",
		ram_block13a_199.port_b_address_clock = "clock1",
		ram_block13a_199.port_b_address_width = 13,
		ram_block13a_199.port_b_data_out_clear = "none",
		ram_block13a_199.port_b_data_out_clock = "clock1",
		ram_block13a_199.port_b_data_width = 1,
		ram_block13a_199.port_b_first_address = 98304,
		ram_block13a_199.port_b_first_bit_number = 7,
		ram_block13a_199.port_b_last_address = 106495,
		ram_block13a_199.port_b_logical_ram_depth = 262144,
		ram_block13a_199.port_b_logical_ram_width = 16,
		ram_block13a_199.port_b_read_enable_clock = "clock1",
		ram_block13a_199.ram_block_type = "AUTO",
		ram_block13a_199.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_200
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_200portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_200.clk0_core_clock_enable = "ena0",
		ram_block13a_200.clk0_input_clock_enable = "none",
		ram_block13a_200.clk1_core_clock_enable = "none",
		ram_block13a_200.clk1_input_clock_enable = "none",
		ram_block13a_200.clk1_output_clock_enable = "ena1",
		ram_block13a_200.connectivity_checking = "OFF",
		ram_block13a_200.data_interleave_offset_in_bits = 16,
		ram_block13a_200.data_interleave_width_in_bits = 1,
		ram_block13a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_200.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_200.operation_mode = "dual_port",
		ram_block13a_200.port_a_address_width = 11,
		ram_block13a_200.port_a_data_width = 4,
		ram_block13a_200.port_a_first_address = 24576,
		ram_block13a_200.port_a_first_bit_number = 8,
		ram_block13a_200.port_a_last_address = 26623,
		ram_block13a_200.port_a_logical_ram_depth = 65536,
		ram_block13a_200.port_a_logical_ram_width = 64,
		ram_block13a_200.port_b_address_clear = "none",
		ram_block13a_200.port_b_address_clock = "clock1",
		ram_block13a_200.port_b_address_width = 13,
		ram_block13a_200.port_b_data_out_clear = "none",
		ram_block13a_200.port_b_data_out_clock = "clock1",
		ram_block13a_200.port_b_data_width = 1,
		ram_block13a_200.port_b_first_address = 98304,
		ram_block13a_200.port_b_first_bit_number = 8,
		ram_block13a_200.port_b_last_address = 106495,
		ram_block13a_200.port_b_logical_ram_depth = 262144,
		ram_block13a_200.port_b_logical_ram_width = 16,
		ram_block13a_200.port_b_read_enable_clock = "clock1",
		ram_block13a_200.ram_block_type = "AUTO",
		ram_block13a_200.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_201
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_201portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_201.clk0_core_clock_enable = "ena0",
		ram_block13a_201.clk0_input_clock_enable = "none",
		ram_block13a_201.clk1_core_clock_enable = "none",
		ram_block13a_201.clk1_input_clock_enable = "none",
		ram_block13a_201.clk1_output_clock_enable = "ena1",
		ram_block13a_201.connectivity_checking = "OFF",
		ram_block13a_201.data_interleave_offset_in_bits = 16,
		ram_block13a_201.data_interleave_width_in_bits = 1,
		ram_block13a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_201.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_201.operation_mode = "dual_port",
		ram_block13a_201.port_a_address_width = 11,
		ram_block13a_201.port_a_data_width = 4,
		ram_block13a_201.port_a_first_address = 24576,
		ram_block13a_201.port_a_first_bit_number = 9,
		ram_block13a_201.port_a_last_address = 26623,
		ram_block13a_201.port_a_logical_ram_depth = 65536,
		ram_block13a_201.port_a_logical_ram_width = 64,
		ram_block13a_201.port_b_address_clear = "none",
		ram_block13a_201.port_b_address_clock = "clock1",
		ram_block13a_201.port_b_address_width = 13,
		ram_block13a_201.port_b_data_out_clear = "none",
		ram_block13a_201.port_b_data_out_clock = "clock1",
		ram_block13a_201.port_b_data_width = 1,
		ram_block13a_201.port_b_first_address = 98304,
		ram_block13a_201.port_b_first_bit_number = 9,
		ram_block13a_201.port_b_last_address = 106495,
		ram_block13a_201.port_b_logical_ram_depth = 262144,
		ram_block13a_201.port_b_logical_ram_width = 16,
		ram_block13a_201.port_b_read_enable_clock = "clock1",
		ram_block13a_201.ram_block_type = "AUTO",
		ram_block13a_201.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_202
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_202portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_202.clk0_core_clock_enable = "ena0",
		ram_block13a_202.clk0_input_clock_enable = "none",
		ram_block13a_202.clk1_core_clock_enable = "none",
		ram_block13a_202.clk1_input_clock_enable = "none",
		ram_block13a_202.clk1_output_clock_enable = "ena1",
		ram_block13a_202.connectivity_checking = "OFF",
		ram_block13a_202.data_interleave_offset_in_bits = 16,
		ram_block13a_202.data_interleave_width_in_bits = 1,
		ram_block13a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_202.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_202.operation_mode = "dual_port",
		ram_block13a_202.port_a_address_width = 11,
		ram_block13a_202.port_a_data_width = 4,
		ram_block13a_202.port_a_first_address = 24576,
		ram_block13a_202.port_a_first_bit_number = 10,
		ram_block13a_202.port_a_last_address = 26623,
		ram_block13a_202.port_a_logical_ram_depth = 65536,
		ram_block13a_202.port_a_logical_ram_width = 64,
		ram_block13a_202.port_b_address_clear = "none",
		ram_block13a_202.port_b_address_clock = "clock1",
		ram_block13a_202.port_b_address_width = 13,
		ram_block13a_202.port_b_data_out_clear = "none",
		ram_block13a_202.port_b_data_out_clock = "clock1",
		ram_block13a_202.port_b_data_width = 1,
		ram_block13a_202.port_b_first_address = 98304,
		ram_block13a_202.port_b_first_bit_number = 10,
		ram_block13a_202.port_b_last_address = 106495,
		ram_block13a_202.port_b_logical_ram_depth = 262144,
		ram_block13a_202.port_b_logical_ram_width = 16,
		ram_block13a_202.port_b_read_enable_clock = "clock1",
		ram_block13a_202.ram_block_type = "AUTO",
		ram_block13a_202.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_203
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_203portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_203.clk0_core_clock_enable = "ena0",
		ram_block13a_203.clk0_input_clock_enable = "none",
		ram_block13a_203.clk1_core_clock_enable = "none",
		ram_block13a_203.clk1_input_clock_enable = "none",
		ram_block13a_203.clk1_output_clock_enable = "ena1",
		ram_block13a_203.connectivity_checking = "OFF",
		ram_block13a_203.data_interleave_offset_in_bits = 16,
		ram_block13a_203.data_interleave_width_in_bits = 1,
		ram_block13a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_203.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_203.operation_mode = "dual_port",
		ram_block13a_203.port_a_address_width = 11,
		ram_block13a_203.port_a_data_width = 4,
		ram_block13a_203.port_a_first_address = 24576,
		ram_block13a_203.port_a_first_bit_number = 11,
		ram_block13a_203.port_a_last_address = 26623,
		ram_block13a_203.port_a_logical_ram_depth = 65536,
		ram_block13a_203.port_a_logical_ram_width = 64,
		ram_block13a_203.port_b_address_clear = "none",
		ram_block13a_203.port_b_address_clock = "clock1",
		ram_block13a_203.port_b_address_width = 13,
		ram_block13a_203.port_b_data_out_clear = "none",
		ram_block13a_203.port_b_data_out_clock = "clock1",
		ram_block13a_203.port_b_data_width = 1,
		ram_block13a_203.port_b_first_address = 98304,
		ram_block13a_203.port_b_first_bit_number = 11,
		ram_block13a_203.port_b_last_address = 106495,
		ram_block13a_203.port_b_logical_ram_depth = 262144,
		ram_block13a_203.port_b_logical_ram_width = 16,
		ram_block13a_203.port_b_read_enable_clock = "clock1",
		ram_block13a_203.ram_block_type = "AUTO",
		ram_block13a_203.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_204
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_204portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_204.clk0_core_clock_enable = "ena0",
		ram_block13a_204.clk0_input_clock_enable = "none",
		ram_block13a_204.clk1_core_clock_enable = "none",
		ram_block13a_204.clk1_input_clock_enable = "none",
		ram_block13a_204.clk1_output_clock_enable = "ena1",
		ram_block13a_204.connectivity_checking = "OFF",
		ram_block13a_204.data_interleave_offset_in_bits = 16,
		ram_block13a_204.data_interleave_width_in_bits = 1,
		ram_block13a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_204.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_204.operation_mode = "dual_port",
		ram_block13a_204.port_a_address_width = 11,
		ram_block13a_204.port_a_data_width = 4,
		ram_block13a_204.port_a_first_address = 24576,
		ram_block13a_204.port_a_first_bit_number = 12,
		ram_block13a_204.port_a_last_address = 26623,
		ram_block13a_204.port_a_logical_ram_depth = 65536,
		ram_block13a_204.port_a_logical_ram_width = 64,
		ram_block13a_204.port_b_address_clear = "none",
		ram_block13a_204.port_b_address_clock = "clock1",
		ram_block13a_204.port_b_address_width = 13,
		ram_block13a_204.port_b_data_out_clear = "none",
		ram_block13a_204.port_b_data_out_clock = "clock1",
		ram_block13a_204.port_b_data_width = 1,
		ram_block13a_204.port_b_first_address = 98304,
		ram_block13a_204.port_b_first_bit_number = 12,
		ram_block13a_204.port_b_last_address = 106495,
		ram_block13a_204.port_b_logical_ram_depth = 262144,
		ram_block13a_204.port_b_logical_ram_width = 16,
		ram_block13a_204.port_b_read_enable_clock = "clock1",
		ram_block13a_204.ram_block_type = "AUTO",
		ram_block13a_204.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_205
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_205portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_205.clk0_core_clock_enable = "ena0",
		ram_block13a_205.clk0_input_clock_enable = "none",
		ram_block13a_205.clk1_core_clock_enable = "none",
		ram_block13a_205.clk1_input_clock_enable = "none",
		ram_block13a_205.clk1_output_clock_enable = "ena1",
		ram_block13a_205.connectivity_checking = "OFF",
		ram_block13a_205.data_interleave_offset_in_bits = 16,
		ram_block13a_205.data_interleave_width_in_bits = 1,
		ram_block13a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_205.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_205.operation_mode = "dual_port",
		ram_block13a_205.port_a_address_width = 11,
		ram_block13a_205.port_a_data_width = 4,
		ram_block13a_205.port_a_first_address = 24576,
		ram_block13a_205.port_a_first_bit_number = 13,
		ram_block13a_205.port_a_last_address = 26623,
		ram_block13a_205.port_a_logical_ram_depth = 65536,
		ram_block13a_205.port_a_logical_ram_width = 64,
		ram_block13a_205.port_b_address_clear = "none",
		ram_block13a_205.port_b_address_clock = "clock1",
		ram_block13a_205.port_b_address_width = 13,
		ram_block13a_205.port_b_data_out_clear = "none",
		ram_block13a_205.port_b_data_out_clock = "clock1",
		ram_block13a_205.port_b_data_width = 1,
		ram_block13a_205.port_b_first_address = 98304,
		ram_block13a_205.port_b_first_bit_number = 13,
		ram_block13a_205.port_b_last_address = 106495,
		ram_block13a_205.port_b_logical_ram_depth = 262144,
		ram_block13a_205.port_b_logical_ram_width = 16,
		ram_block13a_205.port_b_read_enable_clock = "clock1",
		ram_block13a_205.ram_block_type = "AUTO",
		ram_block13a_205.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_206
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_206portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_206.clk0_core_clock_enable = "ena0",
		ram_block13a_206.clk0_input_clock_enable = "none",
		ram_block13a_206.clk1_core_clock_enable = "none",
		ram_block13a_206.clk1_input_clock_enable = "none",
		ram_block13a_206.clk1_output_clock_enable = "ena1",
		ram_block13a_206.connectivity_checking = "OFF",
		ram_block13a_206.data_interleave_offset_in_bits = 16,
		ram_block13a_206.data_interleave_width_in_bits = 1,
		ram_block13a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_206.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_206.operation_mode = "dual_port",
		ram_block13a_206.port_a_address_width = 11,
		ram_block13a_206.port_a_data_width = 4,
		ram_block13a_206.port_a_first_address = 24576,
		ram_block13a_206.port_a_first_bit_number = 14,
		ram_block13a_206.port_a_last_address = 26623,
		ram_block13a_206.port_a_logical_ram_depth = 65536,
		ram_block13a_206.port_a_logical_ram_width = 64,
		ram_block13a_206.port_b_address_clear = "none",
		ram_block13a_206.port_b_address_clock = "clock1",
		ram_block13a_206.port_b_address_width = 13,
		ram_block13a_206.port_b_data_out_clear = "none",
		ram_block13a_206.port_b_data_out_clock = "clock1",
		ram_block13a_206.port_b_data_width = 1,
		ram_block13a_206.port_b_first_address = 98304,
		ram_block13a_206.port_b_first_bit_number = 14,
		ram_block13a_206.port_b_last_address = 106495,
		ram_block13a_206.port_b_logical_ram_depth = 262144,
		ram_block13a_206.port_b_logical_ram_width = 16,
		ram_block13a_206.port_b_read_enable_clock = "clock1",
		ram_block13a_206.ram_block_type = "AUTO",
		ram_block13a_206.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_207
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_207portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_207.clk0_core_clock_enable = "ena0",
		ram_block13a_207.clk0_input_clock_enable = "none",
		ram_block13a_207.clk1_core_clock_enable = "none",
		ram_block13a_207.clk1_input_clock_enable = "none",
		ram_block13a_207.clk1_output_clock_enable = "ena1",
		ram_block13a_207.connectivity_checking = "OFF",
		ram_block13a_207.data_interleave_offset_in_bits = 16,
		ram_block13a_207.data_interleave_width_in_bits = 1,
		ram_block13a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_207.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_207.operation_mode = "dual_port",
		ram_block13a_207.port_a_address_width = 11,
		ram_block13a_207.port_a_data_width = 4,
		ram_block13a_207.port_a_first_address = 24576,
		ram_block13a_207.port_a_first_bit_number = 15,
		ram_block13a_207.port_a_last_address = 26623,
		ram_block13a_207.port_a_logical_ram_depth = 65536,
		ram_block13a_207.port_a_logical_ram_width = 64,
		ram_block13a_207.port_b_address_clear = "none",
		ram_block13a_207.port_b_address_clock = "clock1",
		ram_block13a_207.port_b_address_width = 13,
		ram_block13a_207.port_b_data_out_clear = "none",
		ram_block13a_207.port_b_data_out_clock = "clock1",
		ram_block13a_207.port_b_data_width = 1,
		ram_block13a_207.port_b_first_address = 98304,
		ram_block13a_207.port_b_first_bit_number = 15,
		ram_block13a_207.port_b_last_address = 106495,
		ram_block13a_207.port_b_logical_ram_depth = 262144,
		ram_block13a_207.port_b_logical_ram_width = 16,
		ram_block13a_207.port_b_read_enable_clock = "clock1",
		ram_block13a_207.ram_block_type = "AUTO",
		ram_block13a_207.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_208
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_208portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_208.clk0_core_clock_enable = "ena0",
		ram_block13a_208.clk0_input_clock_enable = "none",
		ram_block13a_208.clk1_core_clock_enable = "none",
		ram_block13a_208.clk1_input_clock_enable = "none",
		ram_block13a_208.clk1_output_clock_enable = "ena1",
		ram_block13a_208.connectivity_checking = "OFF",
		ram_block13a_208.data_interleave_offset_in_bits = 16,
		ram_block13a_208.data_interleave_width_in_bits = 1,
		ram_block13a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_208.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_208.operation_mode = "dual_port",
		ram_block13a_208.port_a_address_width = 11,
		ram_block13a_208.port_a_data_width = 4,
		ram_block13a_208.port_a_first_address = 26624,
		ram_block13a_208.port_a_first_bit_number = 0,
		ram_block13a_208.port_a_last_address = 28671,
		ram_block13a_208.port_a_logical_ram_depth = 65536,
		ram_block13a_208.port_a_logical_ram_width = 64,
		ram_block13a_208.port_b_address_clear = "none",
		ram_block13a_208.port_b_address_clock = "clock1",
		ram_block13a_208.port_b_address_width = 13,
		ram_block13a_208.port_b_data_out_clear = "none",
		ram_block13a_208.port_b_data_out_clock = "clock1",
		ram_block13a_208.port_b_data_width = 1,
		ram_block13a_208.port_b_first_address = 106496,
		ram_block13a_208.port_b_first_bit_number = 0,
		ram_block13a_208.port_b_last_address = 114687,
		ram_block13a_208.port_b_logical_ram_depth = 262144,
		ram_block13a_208.port_b_logical_ram_width = 16,
		ram_block13a_208.port_b_read_enable_clock = "clock1",
		ram_block13a_208.ram_block_type = "AUTO",
		ram_block13a_208.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_209
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_209portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_209.clk0_core_clock_enable = "ena0",
		ram_block13a_209.clk0_input_clock_enable = "none",
		ram_block13a_209.clk1_core_clock_enable = "none",
		ram_block13a_209.clk1_input_clock_enable = "none",
		ram_block13a_209.clk1_output_clock_enable = "ena1",
		ram_block13a_209.connectivity_checking = "OFF",
		ram_block13a_209.data_interleave_offset_in_bits = 16,
		ram_block13a_209.data_interleave_width_in_bits = 1,
		ram_block13a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_209.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_209.operation_mode = "dual_port",
		ram_block13a_209.port_a_address_width = 11,
		ram_block13a_209.port_a_data_width = 4,
		ram_block13a_209.port_a_first_address = 26624,
		ram_block13a_209.port_a_first_bit_number = 1,
		ram_block13a_209.port_a_last_address = 28671,
		ram_block13a_209.port_a_logical_ram_depth = 65536,
		ram_block13a_209.port_a_logical_ram_width = 64,
		ram_block13a_209.port_b_address_clear = "none",
		ram_block13a_209.port_b_address_clock = "clock1",
		ram_block13a_209.port_b_address_width = 13,
		ram_block13a_209.port_b_data_out_clear = "none",
		ram_block13a_209.port_b_data_out_clock = "clock1",
		ram_block13a_209.port_b_data_width = 1,
		ram_block13a_209.port_b_first_address = 106496,
		ram_block13a_209.port_b_first_bit_number = 1,
		ram_block13a_209.port_b_last_address = 114687,
		ram_block13a_209.port_b_logical_ram_depth = 262144,
		ram_block13a_209.port_b_logical_ram_width = 16,
		ram_block13a_209.port_b_read_enable_clock = "clock1",
		ram_block13a_209.ram_block_type = "AUTO",
		ram_block13a_209.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_210
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_210portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_210.clk0_core_clock_enable = "ena0",
		ram_block13a_210.clk0_input_clock_enable = "none",
		ram_block13a_210.clk1_core_clock_enable = "none",
		ram_block13a_210.clk1_input_clock_enable = "none",
		ram_block13a_210.clk1_output_clock_enable = "ena1",
		ram_block13a_210.connectivity_checking = "OFF",
		ram_block13a_210.data_interleave_offset_in_bits = 16,
		ram_block13a_210.data_interleave_width_in_bits = 1,
		ram_block13a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_210.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_210.operation_mode = "dual_port",
		ram_block13a_210.port_a_address_width = 11,
		ram_block13a_210.port_a_data_width = 4,
		ram_block13a_210.port_a_first_address = 26624,
		ram_block13a_210.port_a_first_bit_number = 2,
		ram_block13a_210.port_a_last_address = 28671,
		ram_block13a_210.port_a_logical_ram_depth = 65536,
		ram_block13a_210.port_a_logical_ram_width = 64,
		ram_block13a_210.port_b_address_clear = "none",
		ram_block13a_210.port_b_address_clock = "clock1",
		ram_block13a_210.port_b_address_width = 13,
		ram_block13a_210.port_b_data_out_clear = "none",
		ram_block13a_210.port_b_data_out_clock = "clock1",
		ram_block13a_210.port_b_data_width = 1,
		ram_block13a_210.port_b_first_address = 106496,
		ram_block13a_210.port_b_first_bit_number = 2,
		ram_block13a_210.port_b_last_address = 114687,
		ram_block13a_210.port_b_logical_ram_depth = 262144,
		ram_block13a_210.port_b_logical_ram_width = 16,
		ram_block13a_210.port_b_read_enable_clock = "clock1",
		ram_block13a_210.ram_block_type = "AUTO",
		ram_block13a_210.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_211
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_211portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_211.clk0_core_clock_enable = "ena0",
		ram_block13a_211.clk0_input_clock_enable = "none",
		ram_block13a_211.clk1_core_clock_enable = "none",
		ram_block13a_211.clk1_input_clock_enable = "none",
		ram_block13a_211.clk1_output_clock_enable = "ena1",
		ram_block13a_211.connectivity_checking = "OFF",
		ram_block13a_211.data_interleave_offset_in_bits = 16,
		ram_block13a_211.data_interleave_width_in_bits = 1,
		ram_block13a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_211.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_211.operation_mode = "dual_port",
		ram_block13a_211.port_a_address_width = 11,
		ram_block13a_211.port_a_data_width = 4,
		ram_block13a_211.port_a_first_address = 26624,
		ram_block13a_211.port_a_first_bit_number = 3,
		ram_block13a_211.port_a_last_address = 28671,
		ram_block13a_211.port_a_logical_ram_depth = 65536,
		ram_block13a_211.port_a_logical_ram_width = 64,
		ram_block13a_211.port_b_address_clear = "none",
		ram_block13a_211.port_b_address_clock = "clock1",
		ram_block13a_211.port_b_address_width = 13,
		ram_block13a_211.port_b_data_out_clear = "none",
		ram_block13a_211.port_b_data_out_clock = "clock1",
		ram_block13a_211.port_b_data_width = 1,
		ram_block13a_211.port_b_first_address = 106496,
		ram_block13a_211.port_b_first_bit_number = 3,
		ram_block13a_211.port_b_last_address = 114687,
		ram_block13a_211.port_b_logical_ram_depth = 262144,
		ram_block13a_211.port_b_logical_ram_width = 16,
		ram_block13a_211.port_b_read_enable_clock = "clock1",
		ram_block13a_211.ram_block_type = "AUTO",
		ram_block13a_211.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_212
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_212portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_212.clk0_core_clock_enable = "ena0",
		ram_block13a_212.clk0_input_clock_enable = "none",
		ram_block13a_212.clk1_core_clock_enable = "none",
		ram_block13a_212.clk1_input_clock_enable = "none",
		ram_block13a_212.clk1_output_clock_enable = "ena1",
		ram_block13a_212.connectivity_checking = "OFF",
		ram_block13a_212.data_interleave_offset_in_bits = 16,
		ram_block13a_212.data_interleave_width_in_bits = 1,
		ram_block13a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_212.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_212.operation_mode = "dual_port",
		ram_block13a_212.port_a_address_width = 11,
		ram_block13a_212.port_a_data_width = 4,
		ram_block13a_212.port_a_first_address = 26624,
		ram_block13a_212.port_a_first_bit_number = 4,
		ram_block13a_212.port_a_last_address = 28671,
		ram_block13a_212.port_a_logical_ram_depth = 65536,
		ram_block13a_212.port_a_logical_ram_width = 64,
		ram_block13a_212.port_b_address_clear = "none",
		ram_block13a_212.port_b_address_clock = "clock1",
		ram_block13a_212.port_b_address_width = 13,
		ram_block13a_212.port_b_data_out_clear = "none",
		ram_block13a_212.port_b_data_out_clock = "clock1",
		ram_block13a_212.port_b_data_width = 1,
		ram_block13a_212.port_b_first_address = 106496,
		ram_block13a_212.port_b_first_bit_number = 4,
		ram_block13a_212.port_b_last_address = 114687,
		ram_block13a_212.port_b_logical_ram_depth = 262144,
		ram_block13a_212.port_b_logical_ram_width = 16,
		ram_block13a_212.port_b_read_enable_clock = "clock1",
		ram_block13a_212.ram_block_type = "AUTO",
		ram_block13a_212.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_213
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_213portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_213.clk0_core_clock_enable = "ena0",
		ram_block13a_213.clk0_input_clock_enable = "none",
		ram_block13a_213.clk1_core_clock_enable = "none",
		ram_block13a_213.clk1_input_clock_enable = "none",
		ram_block13a_213.clk1_output_clock_enable = "ena1",
		ram_block13a_213.connectivity_checking = "OFF",
		ram_block13a_213.data_interleave_offset_in_bits = 16,
		ram_block13a_213.data_interleave_width_in_bits = 1,
		ram_block13a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_213.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_213.operation_mode = "dual_port",
		ram_block13a_213.port_a_address_width = 11,
		ram_block13a_213.port_a_data_width = 4,
		ram_block13a_213.port_a_first_address = 26624,
		ram_block13a_213.port_a_first_bit_number = 5,
		ram_block13a_213.port_a_last_address = 28671,
		ram_block13a_213.port_a_logical_ram_depth = 65536,
		ram_block13a_213.port_a_logical_ram_width = 64,
		ram_block13a_213.port_b_address_clear = "none",
		ram_block13a_213.port_b_address_clock = "clock1",
		ram_block13a_213.port_b_address_width = 13,
		ram_block13a_213.port_b_data_out_clear = "none",
		ram_block13a_213.port_b_data_out_clock = "clock1",
		ram_block13a_213.port_b_data_width = 1,
		ram_block13a_213.port_b_first_address = 106496,
		ram_block13a_213.port_b_first_bit_number = 5,
		ram_block13a_213.port_b_last_address = 114687,
		ram_block13a_213.port_b_logical_ram_depth = 262144,
		ram_block13a_213.port_b_logical_ram_width = 16,
		ram_block13a_213.port_b_read_enable_clock = "clock1",
		ram_block13a_213.ram_block_type = "AUTO",
		ram_block13a_213.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_214
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_214portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_214.clk0_core_clock_enable = "ena0",
		ram_block13a_214.clk0_input_clock_enable = "none",
		ram_block13a_214.clk1_core_clock_enable = "none",
		ram_block13a_214.clk1_input_clock_enable = "none",
		ram_block13a_214.clk1_output_clock_enable = "ena1",
		ram_block13a_214.connectivity_checking = "OFF",
		ram_block13a_214.data_interleave_offset_in_bits = 16,
		ram_block13a_214.data_interleave_width_in_bits = 1,
		ram_block13a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_214.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_214.operation_mode = "dual_port",
		ram_block13a_214.port_a_address_width = 11,
		ram_block13a_214.port_a_data_width = 4,
		ram_block13a_214.port_a_first_address = 26624,
		ram_block13a_214.port_a_first_bit_number = 6,
		ram_block13a_214.port_a_last_address = 28671,
		ram_block13a_214.port_a_logical_ram_depth = 65536,
		ram_block13a_214.port_a_logical_ram_width = 64,
		ram_block13a_214.port_b_address_clear = "none",
		ram_block13a_214.port_b_address_clock = "clock1",
		ram_block13a_214.port_b_address_width = 13,
		ram_block13a_214.port_b_data_out_clear = "none",
		ram_block13a_214.port_b_data_out_clock = "clock1",
		ram_block13a_214.port_b_data_width = 1,
		ram_block13a_214.port_b_first_address = 106496,
		ram_block13a_214.port_b_first_bit_number = 6,
		ram_block13a_214.port_b_last_address = 114687,
		ram_block13a_214.port_b_logical_ram_depth = 262144,
		ram_block13a_214.port_b_logical_ram_width = 16,
		ram_block13a_214.port_b_read_enable_clock = "clock1",
		ram_block13a_214.ram_block_type = "AUTO",
		ram_block13a_214.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_215
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_215portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_215.clk0_core_clock_enable = "ena0",
		ram_block13a_215.clk0_input_clock_enable = "none",
		ram_block13a_215.clk1_core_clock_enable = "none",
		ram_block13a_215.clk1_input_clock_enable = "none",
		ram_block13a_215.clk1_output_clock_enable = "ena1",
		ram_block13a_215.connectivity_checking = "OFF",
		ram_block13a_215.data_interleave_offset_in_bits = 16,
		ram_block13a_215.data_interleave_width_in_bits = 1,
		ram_block13a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_215.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_215.operation_mode = "dual_port",
		ram_block13a_215.port_a_address_width = 11,
		ram_block13a_215.port_a_data_width = 4,
		ram_block13a_215.port_a_first_address = 26624,
		ram_block13a_215.port_a_first_bit_number = 7,
		ram_block13a_215.port_a_last_address = 28671,
		ram_block13a_215.port_a_logical_ram_depth = 65536,
		ram_block13a_215.port_a_logical_ram_width = 64,
		ram_block13a_215.port_b_address_clear = "none",
		ram_block13a_215.port_b_address_clock = "clock1",
		ram_block13a_215.port_b_address_width = 13,
		ram_block13a_215.port_b_data_out_clear = "none",
		ram_block13a_215.port_b_data_out_clock = "clock1",
		ram_block13a_215.port_b_data_width = 1,
		ram_block13a_215.port_b_first_address = 106496,
		ram_block13a_215.port_b_first_bit_number = 7,
		ram_block13a_215.port_b_last_address = 114687,
		ram_block13a_215.port_b_logical_ram_depth = 262144,
		ram_block13a_215.port_b_logical_ram_width = 16,
		ram_block13a_215.port_b_read_enable_clock = "clock1",
		ram_block13a_215.ram_block_type = "AUTO",
		ram_block13a_215.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_216
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_216portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_216.clk0_core_clock_enable = "ena0",
		ram_block13a_216.clk0_input_clock_enable = "none",
		ram_block13a_216.clk1_core_clock_enable = "none",
		ram_block13a_216.clk1_input_clock_enable = "none",
		ram_block13a_216.clk1_output_clock_enable = "ena1",
		ram_block13a_216.connectivity_checking = "OFF",
		ram_block13a_216.data_interleave_offset_in_bits = 16,
		ram_block13a_216.data_interleave_width_in_bits = 1,
		ram_block13a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_216.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_216.operation_mode = "dual_port",
		ram_block13a_216.port_a_address_width = 11,
		ram_block13a_216.port_a_data_width = 4,
		ram_block13a_216.port_a_first_address = 26624,
		ram_block13a_216.port_a_first_bit_number = 8,
		ram_block13a_216.port_a_last_address = 28671,
		ram_block13a_216.port_a_logical_ram_depth = 65536,
		ram_block13a_216.port_a_logical_ram_width = 64,
		ram_block13a_216.port_b_address_clear = "none",
		ram_block13a_216.port_b_address_clock = "clock1",
		ram_block13a_216.port_b_address_width = 13,
		ram_block13a_216.port_b_data_out_clear = "none",
		ram_block13a_216.port_b_data_out_clock = "clock1",
		ram_block13a_216.port_b_data_width = 1,
		ram_block13a_216.port_b_first_address = 106496,
		ram_block13a_216.port_b_first_bit_number = 8,
		ram_block13a_216.port_b_last_address = 114687,
		ram_block13a_216.port_b_logical_ram_depth = 262144,
		ram_block13a_216.port_b_logical_ram_width = 16,
		ram_block13a_216.port_b_read_enable_clock = "clock1",
		ram_block13a_216.ram_block_type = "AUTO",
		ram_block13a_216.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_217
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_217portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_217.clk0_core_clock_enable = "ena0",
		ram_block13a_217.clk0_input_clock_enable = "none",
		ram_block13a_217.clk1_core_clock_enable = "none",
		ram_block13a_217.clk1_input_clock_enable = "none",
		ram_block13a_217.clk1_output_clock_enable = "ena1",
		ram_block13a_217.connectivity_checking = "OFF",
		ram_block13a_217.data_interleave_offset_in_bits = 16,
		ram_block13a_217.data_interleave_width_in_bits = 1,
		ram_block13a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_217.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_217.operation_mode = "dual_port",
		ram_block13a_217.port_a_address_width = 11,
		ram_block13a_217.port_a_data_width = 4,
		ram_block13a_217.port_a_first_address = 26624,
		ram_block13a_217.port_a_first_bit_number = 9,
		ram_block13a_217.port_a_last_address = 28671,
		ram_block13a_217.port_a_logical_ram_depth = 65536,
		ram_block13a_217.port_a_logical_ram_width = 64,
		ram_block13a_217.port_b_address_clear = "none",
		ram_block13a_217.port_b_address_clock = "clock1",
		ram_block13a_217.port_b_address_width = 13,
		ram_block13a_217.port_b_data_out_clear = "none",
		ram_block13a_217.port_b_data_out_clock = "clock1",
		ram_block13a_217.port_b_data_width = 1,
		ram_block13a_217.port_b_first_address = 106496,
		ram_block13a_217.port_b_first_bit_number = 9,
		ram_block13a_217.port_b_last_address = 114687,
		ram_block13a_217.port_b_logical_ram_depth = 262144,
		ram_block13a_217.port_b_logical_ram_width = 16,
		ram_block13a_217.port_b_read_enable_clock = "clock1",
		ram_block13a_217.ram_block_type = "AUTO",
		ram_block13a_217.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_218
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_218portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_218.clk0_core_clock_enable = "ena0",
		ram_block13a_218.clk0_input_clock_enable = "none",
		ram_block13a_218.clk1_core_clock_enable = "none",
		ram_block13a_218.clk1_input_clock_enable = "none",
		ram_block13a_218.clk1_output_clock_enable = "ena1",
		ram_block13a_218.connectivity_checking = "OFF",
		ram_block13a_218.data_interleave_offset_in_bits = 16,
		ram_block13a_218.data_interleave_width_in_bits = 1,
		ram_block13a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_218.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_218.operation_mode = "dual_port",
		ram_block13a_218.port_a_address_width = 11,
		ram_block13a_218.port_a_data_width = 4,
		ram_block13a_218.port_a_first_address = 26624,
		ram_block13a_218.port_a_first_bit_number = 10,
		ram_block13a_218.port_a_last_address = 28671,
		ram_block13a_218.port_a_logical_ram_depth = 65536,
		ram_block13a_218.port_a_logical_ram_width = 64,
		ram_block13a_218.port_b_address_clear = "none",
		ram_block13a_218.port_b_address_clock = "clock1",
		ram_block13a_218.port_b_address_width = 13,
		ram_block13a_218.port_b_data_out_clear = "none",
		ram_block13a_218.port_b_data_out_clock = "clock1",
		ram_block13a_218.port_b_data_width = 1,
		ram_block13a_218.port_b_first_address = 106496,
		ram_block13a_218.port_b_first_bit_number = 10,
		ram_block13a_218.port_b_last_address = 114687,
		ram_block13a_218.port_b_logical_ram_depth = 262144,
		ram_block13a_218.port_b_logical_ram_width = 16,
		ram_block13a_218.port_b_read_enable_clock = "clock1",
		ram_block13a_218.ram_block_type = "AUTO",
		ram_block13a_218.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_219
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_219portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_219.clk0_core_clock_enable = "ena0",
		ram_block13a_219.clk0_input_clock_enable = "none",
		ram_block13a_219.clk1_core_clock_enable = "none",
		ram_block13a_219.clk1_input_clock_enable = "none",
		ram_block13a_219.clk1_output_clock_enable = "ena1",
		ram_block13a_219.connectivity_checking = "OFF",
		ram_block13a_219.data_interleave_offset_in_bits = 16,
		ram_block13a_219.data_interleave_width_in_bits = 1,
		ram_block13a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_219.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_219.operation_mode = "dual_port",
		ram_block13a_219.port_a_address_width = 11,
		ram_block13a_219.port_a_data_width = 4,
		ram_block13a_219.port_a_first_address = 26624,
		ram_block13a_219.port_a_first_bit_number = 11,
		ram_block13a_219.port_a_last_address = 28671,
		ram_block13a_219.port_a_logical_ram_depth = 65536,
		ram_block13a_219.port_a_logical_ram_width = 64,
		ram_block13a_219.port_b_address_clear = "none",
		ram_block13a_219.port_b_address_clock = "clock1",
		ram_block13a_219.port_b_address_width = 13,
		ram_block13a_219.port_b_data_out_clear = "none",
		ram_block13a_219.port_b_data_out_clock = "clock1",
		ram_block13a_219.port_b_data_width = 1,
		ram_block13a_219.port_b_first_address = 106496,
		ram_block13a_219.port_b_first_bit_number = 11,
		ram_block13a_219.port_b_last_address = 114687,
		ram_block13a_219.port_b_logical_ram_depth = 262144,
		ram_block13a_219.port_b_logical_ram_width = 16,
		ram_block13a_219.port_b_read_enable_clock = "clock1",
		ram_block13a_219.ram_block_type = "AUTO",
		ram_block13a_219.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_220
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_220portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_220.clk0_core_clock_enable = "ena0",
		ram_block13a_220.clk0_input_clock_enable = "none",
		ram_block13a_220.clk1_core_clock_enable = "none",
		ram_block13a_220.clk1_input_clock_enable = "none",
		ram_block13a_220.clk1_output_clock_enable = "ena1",
		ram_block13a_220.connectivity_checking = "OFF",
		ram_block13a_220.data_interleave_offset_in_bits = 16,
		ram_block13a_220.data_interleave_width_in_bits = 1,
		ram_block13a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_220.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_220.operation_mode = "dual_port",
		ram_block13a_220.port_a_address_width = 11,
		ram_block13a_220.port_a_data_width = 4,
		ram_block13a_220.port_a_first_address = 26624,
		ram_block13a_220.port_a_first_bit_number = 12,
		ram_block13a_220.port_a_last_address = 28671,
		ram_block13a_220.port_a_logical_ram_depth = 65536,
		ram_block13a_220.port_a_logical_ram_width = 64,
		ram_block13a_220.port_b_address_clear = "none",
		ram_block13a_220.port_b_address_clock = "clock1",
		ram_block13a_220.port_b_address_width = 13,
		ram_block13a_220.port_b_data_out_clear = "none",
		ram_block13a_220.port_b_data_out_clock = "clock1",
		ram_block13a_220.port_b_data_width = 1,
		ram_block13a_220.port_b_first_address = 106496,
		ram_block13a_220.port_b_first_bit_number = 12,
		ram_block13a_220.port_b_last_address = 114687,
		ram_block13a_220.port_b_logical_ram_depth = 262144,
		ram_block13a_220.port_b_logical_ram_width = 16,
		ram_block13a_220.port_b_read_enable_clock = "clock1",
		ram_block13a_220.ram_block_type = "AUTO",
		ram_block13a_220.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_221
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_221portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_221.clk0_core_clock_enable = "ena0",
		ram_block13a_221.clk0_input_clock_enable = "none",
		ram_block13a_221.clk1_core_clock_enable = "none",
		ram_block13a_221.clk1_input_clock_enable = "none",
		ram_block13a_221.clk1_output_clock_enable = "ena1",
		ram_block13a_221.connectivity_checking = "OFF",
		ram_block13a_221.data_interleave_offset_in_bits = 16,
		ram_block13a_221.data_interleave_width_in_bits = 1,
		ram_block13a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_221.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_221.operation_mode = "dual_port",
		ram_block13a_221.port_a_address_width = 11,
		ram_block13a_221.port_a_data_width = 4,
		ram_block13a_221.port_a_first_address = 26624,
		ram_block13a_221.port_a_first_bit_number = 13,
		ram_block13a_221.port_a_last_address = 28671,
		ram_block13a_221.port_a_logical_ram_depth = 65536,
		ram_block13a_221.port_a_logical_ram_width = 64,
		ram_block13a_221.port_b_address_clear = "none",
		ram_block13a_221.port_b_address_clock = "clock1",
		ram_block13a_221.port_b_address_width = 13,
		ram_block13a_221.port_b_data_out_clear = "none",
		ram_block13a_221.port_b_data_out_clock = "clock1",
		ram_block13a_221.port_b_data_width = 1,
		ram_block13a_221.port_b_first_address = 106496,
		ram_block13a_221.port_b_first_bit_number = 13,
		ram_block13a_221.port_b_last_address = 114687,
		ram_block13a_221.port_b_logical_ram_depth = 262144,
		ram_block13a_221.port_b_logical_ram_width = 16,
		ram_block13a_221.port_b_read_enable_clock = "clock1",
		ram_block13a_221.ram_block_type = "AUTO",
		ram_block13a_221.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_222
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_222portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_222.clk0_core_clock_enable = "ena0",
		ram_block13a_222.clk0_input_clock_enable = "none",
		ram_block13a_222.clk1_core_clock_enable = "none",
		ram_block13a_222.clk1_input_clock_enable = "none",
		ram_block13a_222.clk1_output_clock_enable = "ena1",
		ram_block13a_222.connectivity_checking = "OFF",
		ram_block13a_222.data_interleave_offset_in_bits = 16,
		ram_block13a_222.data_interleave_width_in_bits = 1,
		ram_block13a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_222.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_222.operation_mode = "dual_port",
		ram_block13a_222.port_a_address_width = 11,
		ram_block13a_222.port_a_data_width = 4,
		ram_block13a_222.port_a_first_address = 26624,
		ram_block13a_222.port_a_first_bit_number = 14,
		ram_block13a_222.port_a_last_address = 28671,
		ram_block13a_222.port_a_logical_ram_depth = 65536,
		ram_block13a_222.port_a_logical_ram_width = 64,
		ram_block13a_222.port_b_address_clear = "none",
		ram_block13a_222.port_b_address_clock = "clock1",
		ram_block13a_222.port_b_address_width = 13,
		ram_block13a_222.port_b_data_out_clear = "none",
		ram_block13a_222.port_b_data_out_clock = "clock1",
		ram_block13a_222.port_b_data_width = 1,
		ram_block13a_222.port_b_first_address = 106496,
		ram_block13a_222.port_b_first_bit_number = 14,
		ram_block13a_222.port_b_last_address = 114687,
		ram_block13a_222.port_b_logical_ram_depth = 262144,
		ram_block13a_222.port_b_logical_ram_width = 16,
		ram_block13a_222.port_b_read_enable_clock = "clock1",
		ram_block13a_222.ram_block_type = "AUTO",
		ram_block13a_222.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_223
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_223portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_223.clk0_core_clock_enable = "ena0",
		ram_block13a_223.clk0_input_clock_enable = "none",
		ram_block13a_223.clk1_core_clock_enable = "none",
		ram_block13a_223.clk1_input_clock_enable = "none",
		ram_block13a_223.clk1_output_clock_enable = "ena1",
		ram_block13a_223.connectivity_checking = "OFF",
		ram_block13a_223.data_interleave_offset_in_bits = 16,
		ram_block13a_223.data_interleave_width_in_bits = 1,
		ram_block13a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_223.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_223.operation_mode = "dual_port",
		ram_block13a_223.port_a_address_width = 11,
		ram_block13a_223.port_a_data_width = 4,
		ram_block13a_223.port_a_first_address = 26624,
		ram_block13a_223.port_a_first_bit_number = 15,
		ram_block13a_223.port_a_last_address = 28671,
		ram_block13a_223.port_a_logical_ram_depth = 65536,
		ram_block13a_223.port_a_logical_ram_width = 64,
		ram_block13a_223.port_b_address_clear = "none",
		ram_block13a_223.port_b_address_clock = "clock1",
		ram_block13a_223.port_b_address_width = 13,
		ram_block13a_223.port_b_data_out_clear = "none",
		ram_block13a_223.port_b_data_out_clock = "clock1",
		ram_block13a_223.port_b_data_width = 1,
		ram_block13a_223.port_b_first_address = 106496,
		ram_block13a_223.port_b_first_bit_number = 15,
		ram_block13a_223.port_b_last_address = 114687,
		ram_block13a_223.port_b_logical_ram_depth = 262144,
		ram_block13a_223.port_b_logical_ram_width = 16,
		ram_block13a_223.port_b_read_enable_clock = "clock1",
		ram_block13a_223.ram_block_type = "AUTO",
		ram_block13a_223.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_224
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_224portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_224.clk0_core_clock_enable = "ena0",
		ram_block13a_224.clk0_input_clock_enable = "none",
		ram_block13a_224.clk1_core_clock_enable = "none",
		ram_block13a_224.clk1_input_clock_enable = "none",
		ram_block13a_224.clk1_output_clock_enable = "ena1",
		ram_block13a_224.connectivity_checking = "OFF",
		ram_block13a_224.data_interleave_offset_in_bits = 16,
		ram_block13a_224.data_interleave_width_in_bits = 1,
		ram_block13a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_224.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_224.operation_mode = "dual_port",
		ram_block13a_224.port_a_address_width = 11,
		ram_block13a_224.port_a_data_width = 4,
		ram_block13a_224.port_a_first_address = 28672,
		ram_block13a_224.port_a_first_bit_number = 0,
		ram_block13a_224.port_a_last_address = 30719,
		ram_block13a_224.port_a_logical_ram_depth = 65536,
		ram_block13a_224.port_a_logical_ram_width = 64,
		ram_block13a_224.port_b_address_clear = "none",
		ram_block13a_224.port_b_address_clock = "clock1",
		ram_block13a_224.port_b_address_width = 13,
		ram_block13a_224.port_b_data_out_clear = "none",
		ram_block13a_224.port_b_data_out_clock = "clock1",
		ram_block13a_224.port_b_data_width = 1,
		ram_block13a_224.port_b_first_address = 114688,
		ram_block13a_224.port_b_first_bit_number = 0,
		ram_block13a_224.port_b_last_address = 122879,
		ram_block13a_224.port_b_logical_ram_depth = 262144,
		ram_block13a_224.port_b_logical_ram_width = 16,
		ram_block13a_224.port_b_read_enable_clock = "clock1",
		ram_block13a_224.ram_block_type = "AUTO",
		ram_block13a_224.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_225
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_225portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_225.clk0_core_clock_enable = "ena0",
		ram_block13a_225.clk0_input_clock_enable = "none",
		ram_block13a_225.clk1_core_clock_enable = "none",
		ram_block13a_225.clk1_input_clock_enable = "none",
		ram_block13a_225.clk1_output_clock_enable = "ena1",
		ram_block13a_225.connectivity_checking = "OFF",
		ram_block13a_225.data_interleave_offset_in_bits = 16,
		ram_block13a_225.data_interleave_width_in_bits = 1,
		ram_block13a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_225.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_225.operation_mode = "dual_port",
		ram_block13a_225.port_a_address_width = 11,
		ram_block13a_225.port_a_data_width = 4,
		ram_block13a_225.port_a_first_address = 28672,
		ram_block13a_225.port_a_first_bit_number = 1,
		ram_block13a_225.port_a_last_address = 30719,
		ram_block13a_225.port_a_logical_ram_depth = 65536,
		ram_block13a_225.port_a_logical_ram_width = 64,
		ram_block13a_225.port_b_address_clear = "none",
		ram_block13a_225.port_b_address_clock = "clock1",
		ram_block13a_225.port_b_address_width = 13,
		ram_block13a_225.port_b_data_out_clear = "none",
		ram_block13a_225.port_b_data_out_clock = "clock1",
		ram_block13a_225.port_b_data_width = 1,
		ram_block13a_225.port_b_first_address = 114688,
		ram_block13a_225.port_b_first_bit_number = 1,
		ram_block13a_225.port_b_last_address = 122879,
		ram_block13a_225.port_b_logical_ram_depth = 262144,
		ram_block13a_225.port_b_logical_ram_width = 16,
		ram_block13a_225.port_b_read_enable_clock = "clock1",
		ram_block13a_225.ram_block_type = "AUTO",
		ram_block13a_225.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_226
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_226portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_226.clk0_core_clock_enable = "ena0",
		ram_block13a_226.clk0_input_clock_enable = "none",
		ram_block13a_226.clk1_core_clock_enable = "none",
		ram_block13a_226.clk1_input_clock_enable = "none",
		ram_block13a_226.clk1_output_clock_enable = "ena1",
		ram_block13a_226.connectivity_checking = "OFF",
		ram_block13a_226.data_interleave_offset_in_bits = 16,
		ram_block13a_226.data_interleave_width_in_bits = 1,
		ram_block13a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_226.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_226.operation_mode = "dual_port",
		ram_block13a_226.port_a_address_width = 11,
		ram_block13a_226.port_a_data_width = 4,
		ram_block13a_226.port_a_first_address = 28672,
		ram_block13a_226.port_a_first_bit_number = 2,
		ram_block13a_226.port_a_last_address = 30719,
		ram_block13a_226.port_a_logical_ram_depth = 65536,
		ram_block13a_226.port_a_logical_ram_width = 64,
		ram_block13a_226.port_b_address_clear = "none",
		ram_block13a_226.port_b_address_clock = "clock1",
		ram_block13a_226.port_b_address_width = 13,
		ram_block13a_226.port_b_data_out_clear = "none",
		ram_block13a_226.port_b_data_out_clock = "clock1",
		ram_block13a_226.port_b_data_width = 1,
		ram_block13a_226.port_b_first_address = 114688,
		ram_block13a_226.port_b_first_bit_number = 2,
		ram_block13a_226.port_b_last_address = 122879,
		ram_block13a_226.port_b_logical_ram_depth = 262144,
		ram_block13a_226.port_b_logical_ram_width = 16,
		ram_block13a_226.port_b_read_enable_clock = "clock1",
		ram_block13a_226.ram_block_type = "AUTO",
		ram_block13a_226.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_227
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_227portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_227.clk0_core_clock_enable = "ena0",
		ram_block13a_227.clk0_input_clock_enable = "none",
		ram_block13a_227.clk1_core_clock_enable = "none",
		ram_block13a_227.clk1_input_clock_enable = "none",
		ram_block13a_227.clk1_output_clock_enable = "ena1",
		ram_block13a_227.connectivity_checking = "OFF",
		ram_block13a_227.data_interleave_offset_in_bits = 16,
		ram_block13a_227.data_interleave_width_in_bits = 1,
		ram_block13a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_227.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_227.operation_mode = "dual_port",
		ram_block13a_227.port_a_address_width = 11,
		ram_block13a_227.port_a_data_width = 4,
		ram_block13a_227.port_a_first_address = 28672,
		ram_block13a_227.port_a_first_bit_number = 3,
		ram_block13a_227.port_a_last_address = 30719,
		ram_block13a_227.port_a_logical_ram_depth = 65536,
		ram_block13a_227.port_a_logical_ram_width = 64,
		ram_block13a_227.port_b_address_clear = "none",
		ram_block13a_227.port_b_address_clock = "clock1",
		ram_block13a_227.port_b_address_width = 13,
		ram_block13a_227.port_b_data_out_clear = "none",
		ram_block13a_227.port_b_data_out_clock = "clock1",
		ram_block13a_227.port_b_data_width = 1,
		ram_block13a_227.port_b_first_address = 114688,
		ram_block13a_227.port_b_first_bit_number = 3,
		ram_block13a_227.port_b_last_address = 122879,
		ram_block13a_227.port_b_logical_ram_depth = 262144,
		ram_block13a_227.port_b_logical_ram_width = 16,
		ram_block13a_227.port_b_read_enable_clock = "clock1",
		ram_block13a_227.ram_block_type = "AUTO",
		ram_block13a_227.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_228
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_228portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_228.clk0_core_clock_enable = "ena0",
		ram_block13a_228.clk0_input_clock_enable = "none",
		ram_block13a_228.clk1_core_clock_enable = "none",
		ram_block13a_228.clk1_input_clock_enable = "none",
		ram_block13a_228.clk1_output_clock_enable = "ena1",
		ram_block13a_228.connectivity_checking = "OFF",
		ram_block13a_228.data_interleave_offset_in_bits = 16,
		ram_block13a_228.data_interleave_width_in_bits = 1,
		ram_block13a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_228.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_228.operation_mode = "dual_port",
		ram_block13a_228.port_a_address_width = 11,
		ram_block13a_228.port_a_data_width = 4,
		ram_block13a_228.port_a_first_address = 28672,
		ram_block13a_228.port_a_first_bit_number = 4,
		ram_block13a_228.port_a_last_address = 30719,
		ram_block13a_228.port_a_logical_ram_depth = 65536,
		ram_block13a_228.port_a_logical_ram_width = 64,
		ram_block13a_228.port_b_address_clear = "none",
		ram_block13a_228.port_b_address_clock = "clock1",
		ram_block13a_228.port_b_address_width = 13,
		ram_block13a_228.port_b_data_out_clear = "none",
		ram_block13a_228.port_b_data_out_clock = "clock1",
		ram_block13a_228.port_b_data_width = 1,
		ram_block13a_228.port_b_first_address = 114688,
		ram_block13a_228.port_b_first_bit_number = 4,
		ram_block13a_228.port_b_last_address = 122879,
		ram_block13a_228.port_b_logical_ram_depth = 262144,
		ram_block13a_228.port_b_logical_ram_width = 16,
		ram_block13a_228.port_b_read_enable_clock = "clock1",
		ram_block13a_228.ram_block_type = "AUTO",
		ram_block13a_228.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_229
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_229portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_229.clk0_core_clock_enable = "ena0",
		ram_block13a_229.clk0_input_clock_enable = "none",
		ram_block13a_229.clk1_core_clock_enable = "none",
		ram_block13a_229.clk1_input_clock_enable = "none",
		ram_block13a_229.clk1_output_clock_enable = "ena1",
		ram_block13a_229.connectivity_checking = "OFF",
		ram_block13a_229.data_interleave_offset_in_bits = 16,
		ram_block13a_229.data_interleave_width_in_bits = 1,
		ram_block13a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_229.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_229.operation_mode = "dual_port",
		ram_block13a_229.port_a_address_width = 11,
		ram_block13a_229.port_a_data_width = 4,
		ram_block13a_229.port_a_first_address = 28672,
		ram_block13a_229.port_a_first_bit_number = 5,
		ram_block13a_229.port_a_last_address = 30719,
		ram_block13a_229.port_a_logical_ram_depth = 65536,
		ram_block13a_229.port_a_logical_ram_width = 64,
		ram_block13a_229.port_b_address_clear = "none",
		ram_block13a_229.port_b_address_clock = "clock1",
		ram_block13a_229.port_b_address_width = 13,
		ram_block13a_229.port_b_data_out_clear = "none",
		ram_block13a_229.port_b_data_out_clock = "clock1",
		ram_block13a_229.port_b_data_width = 1,
		ram_block13a_229.port_b_first_address = 114688,
		ram_block13a_229.port_b_first_bit_number = 5,
		ram_block13a_229.port_b_last_address = 122879,
		ram_block13a_229.port_b_logical_ram_depth = 262144,
		ram_block13a_229.port_b_logical_ram_width = 16,
		ram_block13a_229.port_b_read_enable_clock = "clock1",
		ram_block13a_229.ram_block_type = "AUTO",
		ram_block13a_229.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_230
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_230portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_230.clk0_core_clock_enable = "ena0",
		ram_block13a_230.clk0_input_clock_enable = "none",
		ram_block13a_230.clk1_core_clock_enable = "none",
		ram_block13a_230.clk1_input_clock_enable = "none",
		ram_block13a_230.clk1_output_clock_enable = "ena1",
		ram_block13a_230.connectivity_checking = "OFF",
		ram_block13a_230.data_interleave_offset_in_bits = 16,
		ram_block13a_230.data_interleave_width_in_bits = 1,
		ram_block13a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_230.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_230.operation_mode = "dual_port",
		ram_block13a_230.port_a_address_width = 11,
		ram_block13a_230.port_a_data_width = 4,
		ram_block13a_230.port_a_first_address = 28672,
		ram_block13a_230.port_a_first_bit_number = 6,
		ram_block13a_230.port_a_last_address = 30719,
		ram_block13a_230.port_a_logical_ram_depth = 65536,
		ram_block13a_230.port_a_logical_ram_width = 64,
		ram_block13a_230.port_b_address_clear = "none",
		ram_block13a_230.port_b_address_clock = "clock1",
		ram_block13a_230.port_b_address_width = 13,
		ram_block13a_230.port_b_data_out_clear = "none",
		ram_block13a_230.port_b_data_out_clock = "clock1",
		ram_block13a_230.port_b_data_width = 1,
		ram_block13a_230.port_b_first_address = 114688,
		ram_block13a_230.port_b_first_bit_number = 6,
		ram_block13a_230.port_b_last_address = 122879,
		ram_block13a_230.port_b_logical_ram_depth = 262144,
		ram_block13a_230.port_b_logical_ram_width = 16,
		ram_block13a_230.port_b_read_enable_clock = "clock1",
		ram_block13a_230.ram_block_type = "AUTO",
		ram_block13a_230.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_231
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_231portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_231.clk0_core_clock_enable = "ena0",
		ram_block13a_231.clk0_input_clock_enable = "none",
		ram_block13a_231.clk1_core_clock_enable = "none",
		ram_block13a_231.clk1_input_clock_enable = "none",
		ram_block13a_231.clk1_output_clock_enable = "ena1",
		ram_block13a_231.connectivity_checking = "OFF",
		ram_block13a_231.data_interleave_offset_in_bits = 16,
		ram_block13a_231.data_interleave_width_in_bits = 1,
		ram_block13a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_231.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_231.operation_mode = "dual_port",
		ram_block13a_231.port_a_address_width = 11,
		ram_block13a_231.port_a_data_width = 4,
		ram_block13a_231.port_a_first_address = 28672,
		ram_block13a_231.port_a_first_bit_number = 7,
		ram_block13a_231.port_a_last_address = 30719,
		ram_block13a_231.port_a_logical_ram_depth = 65536,
		ram_block13a_231.port_a_logical_ram_width = 64,
		ram_block13a_231.port_b_address_clear = "none",
		ram_block13a_231.port_b_address_clock = "clock1",
		ram_block13a_231.port_b_address_width = 13,
		ram_block13a_231.port_b_data_out_clear = "none",
		ram_block13a_231.port_b_data_out_clock = "clock1",
		ram_block13a_231.port_b_data_width = 1,
		ram_block13a_231.port_b_first_address = 114688,
		ram_block13a_231.port_b_first_bit_number = 7,
		ram_block13a_231.port_b_last_address = 122879,
		ram_block13a_231.port_b_logical_ram_depth = 262144,
		ram_block13a_231.port_b_logical_ram_width = 16,
		ram_block13a_231.port_b_read_enable_clock = "clock1",
		ram_block13a_231.ram_block_type = "AUTO",
		ram_block13a_231.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_232
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_232portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_232.clk0_core_clock_enable = "ena0",
		ram_block13a_232.clk0_input_clock_enable = "none",
		ram_block13a_232.clk1_core_clock_enable = "none",
		ram_block13a_232.clk1_input_clock_enable = "none",
		ram_block13a_232.clk1_output_clock_enable = "ena1",
		ram_block13a_232.connectivity_checking = "OFF",
		ram_block13a_232.data_interleave_offset_in_bits = 16,
		ram_block13a_232.data_interleave_width_in_bits = 1,
		ram_block13a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_232.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_232.operation_mode = "dual_port",
		ram_block13a_232.port_a_address_width = 11,
		ram_block13a_232.port_a_data_width = 4,
		ram_block13a_232.port_a_first_address = 28672,
		ram_block13a_232.port_a_first_bit_number = 8,
		ram_block13a_232.port_a_last_address = 30719,
		ram_block13a_232.port_a_logical_ram_depth = 65536,
		ram_block13a_232.port_a_logical_ram_width = 64,
		ram_block13a_232.port_b_address_clear = "none",
		ram_block13a_232.port_b_address_clock = "clock1",
		ram_block13a_232.port_b_address_width = 13,
		ram_block13a_232.port_b_data_out_clear = "none",
		ram_block13a_232.port_b_data_out_clock = "clock1",
		ram_block13a_232.port_b_data_width = 1,
		ram_block13a_232.port_b_first_address = 114688,
		ram_block13a_232.port_b_first_bit_number = 8,
		ram_block13a_232.port_b_last_address = 122879,
		ram_block13a_232.port_b_logical_ram_depth = 262144,
		ram_block13a_232.port_b_logical_ram_width = 16,
		ram_block13a_232.port_b_read_enable_clock = "clock1",
		ram_block13a_232.ram_block_type = "AUTO",
		ram_block13a_232.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_233
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_233portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_233.clk0_core_clock_enable = "ena0",
		ram_block13a_233.clk0_input_clock_enable = "none",
		ram_block13a_233.clk1_core_clock_enable = "none",
		ram_block13a_233.clk1_input_clock_enable = "none",
		ram_block13a_233.clk1_output_clock_enable = "ena1",
		ram_block13a_233.connectivity_checking = "OFF",
		ram_block13a_233.data_interleave_offset_in_bits = 16,
		ram_block13a_233.data_interleave_width_in_bits = 1,
		ram_block13a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_233.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_233.operation_mode = "dual_port",
		ram_block13a_233.port_a_address_width = 11,
		ram_block13a_233.port_a_data_width = 4,
		ram_block13a_233.port_a_first_address = 28672,
		ram_block13a_233.port_a_first_bit_number = 9,
		ram_block13a_233.port_a_last_address = 30719,
		ram_block13a_233.port_a_logical_ram_depth = 65536,
		ram_block13a_233.port_a_logical_ram_width = 64,
		ram_block13a_233.port_b_address_clear = "none",
		ram_block13a_233.port_b_address_clock = "clock1",
		ram_block13a_233.port_b_address_width = 13,
		ram_block13a_233.port_b_data_out_clear = "none",
		ram_block13a_233.port_b_data_out_clock = "clock1",
		ram_block13a_233.port_b_data_width = 1,
		ram_block13a_233.port_b_first_address = 114688,
		ram_block13a_233.port_b_first_bit_number = 9,
		ram_block13a_233.port_b_last_address = 122879,
		ram_block13a_233.port_b_logical_ram_depth = 262144,
		ram_block13a_233.port_b_logical_ram_width = 16,
		ram_block13a_233.port_b_read_enable_clock = "clock1",
		ram_block13a_233.ram_block_type = "AUTO",
		ram_block13a_233.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_234
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_234portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_234.clk0_core_clock_enable = "ena0",
		ram_block13a_234.clk0_input_clock_enable = "none",
		ram_block13a_234.clk1_core_clock_enable = "none",
		ram_block13a_234.clk1_input_clock_enable = "none",
		ram_block13a_234.clk1_output_clock_enable = "ena1",
		ram_block13a_234.connectivity_checking = "OFF",
		ram_block13a_234.data_interleave_offset_in_bits = 16,
		ram_block13a_234.data_interleave_width_in_bits = 1,
		ram_block13a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_234.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_234.operation_mode = "dual_port",
		ram_block13a_234.port_a_address_width = 11,
		ram_block13a_234.port_a_data_width = 4,
		ram_block13a_234.port_a_first_address = 28672,
		ram_block13a_234.port_a_first_bit_number = 10,
		ram_block13a_234.port_a_last_address = 30719,
		ram_block13a_234.port_a_logical_ram_depth = 65536,
		ram_block13a_234.port_a_logical_ram_width = 64,
		ram_block13a_234.port_b_address_clear = "none",
		ram_block13a_234.port_b_address_clock = "clock1",
		ram_block13a_234.port_b_address_width = 13,
		ram_block13a_234.port_b_data_out_clear = "none",
		ram_block13a_234.port_b_data_out_clock = "clock1",
		ram_block13a_234.port_b_data_width = 1,
		ram_block13a_234.port_b_first_address = 114688,
		ram_block13a_234.port_b_first_bit_number = 10,
		ram_block13a_234.port_b_last_address = 122879,
		ram_block13a_234.port_b_logical_ram_depth = 262144,
		ram_block13a_234.port_b_logical_ram_width = 16,
		ram_block13a_234.port_b_read_enable_clock = "clock1",
		ram_block13a_234.ram_block_type = "AUTO",
		ram_block13a_234.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_235
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_235portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_235.clk0_core_clock_enable = "ena0",
		ram_block13a_235.clk0_input_clock_enable = "none",
		ram_block13a_235.clk1_core_clock_enable = "none",
		ram_block13a_235.clk1_input_clock_enable = "none",
		ram_block13a_235.clk1_output_clock_enable = "ena1",
		ram_block13a_235.connectivity_checking = "OFF",
		ram_block13a_235.data_interleave_offset_in_bits = 16,
		ram_block13a_235.data_interleave_width_in_bits = 1,
		ram_block13a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_235.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_235.operation_mode = "dual_port",
		ram_block13a_235.port_a_address_width = 11,
		ram_block13a_235.port_a_data_width = 4,
		ram_block13a_235.port_a_first_address = 28672,
		ram_block13a_235.port_a_first_bit_number = 11,
		ram_block13a_235.port_a_last_address = 30719,
		ram_block13a_235.port_a_logical_ram_depth = 65536,
		ram_block13a_235.port_a_logical_ram_width = 64,
		ram_block13a_235.port_b_address_clear = "none",
		ram_block13a_235.port_b_address_clock = "clock1",
		ram_block13a_235.port_b_address_width = 13,
		ram_block13a_235.port_b_data_out_clear = "none",
		ram_block13a_235.port_b_data_out_clock = "clock1",
		ram_block13a_235.port_b_data_width = 1,
		ram_block13a_235.port_b_first_address = 114688,
		ram_block13a_235.port_b_first_bit_number = 11,
		ram_block13a_235.port_b_last_address = 122879,
		ram_block13a_235.port_b_logical_ram_depth = 262144,
		ram_block13a_235.port_b_logical_ram_width = 16,
		ram_block13a_235.port_b_read_enable_clock = "clock1",
		ram_block13a_235.ram_block_type = "AUTO",
		ram_block13a_235.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_236
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_236portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_236.clk0_core_clock_enable = "ena0",
		ram_block13a_236.clk0_input_clock_enable = "none",
		ram_block13a_236.clk1_core_clock_enable = "none",
		ram_block13a_236.clk1_input_clock_enable = "none",
		ram_block13a_236.clk1_output_clock_enable = "ena1",
		ram_block13a_236.connectivity_checking = "OFF",
		ram_block13a_236.data_interleave_offset_in_bits = 16,
		ram_block13a_236.data_interleave_width_in_bits = 1,
		ram_block13a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_236.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_236.operation_mode = "dual_port",
		ram_block13a_236.port_a_address_width = 11,
		ram_block13a_236.port_a_data_width = 4,
		ram_block13a_236.port_a_first_address = 28672,
		ram_block13a_236.port_a_first_bit_number = 12,
		ram_block13a_236.port_a_last_address = 30719,
		ram_block13a_236.port_a_logical_ram_depth = 65536,
		ram_block13a_236.port_a_logical_ram_width = 64,
		ram_block13a_236.port_b_address_clear = "none",
		ram_block13a_236.port_b_address_clock = "clock1",
		ram_block13a_236.port_b_address_width = 13,
		ram_block13a_236.port_b_data_out_clear = "none",
		ram_block13a_236.port_b_data_out_clock = "clock1",
		ram_block13a_236.port_b_data_width = 1,
		ram_block13a_236.port_b_first_address = 114688,
		ram_block13a_236.port_b_first_bit_number = 12,
		ram_block13a_236.port_b_last_address = 122879,
		ram_block13a_236.port_b_logical_ram_depth = 262144,
		ram_block13a_236.port_b_logical_ram_width = 16,
		ram_block13a_236.port_b_read_enable_clock = "clock1",
		ram_block13a_236.ram_block_type = "AUTO",
		ram_block13a_236.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_237
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_237portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_237.clk0_core_clock_enable = "ena0",
		ram_block13a_237.clk0_input_clock_enable = "none",
		ram_block13a_237.clk1_core_clock_enable = "none",
		ram_block13a_237.clk1_input_clock_enable = "none",
		ram_block13a_237.clk1_output_clock_enable = "ena1",
		ram_block13a_237.connectivity_checking = "OFF",
		ram_block13a_237.data_interleave_offset_in_bits = 16,
		ram_block13a_237.data_interleave_width_in_bits = 1,
		ram_block13a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_237.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_237.operation_mode = "dual_port",
		ram_block13a_237.port_a_address_width = 11,
		ram_block13a_237.port_a_data_width = 4,
		ram_block13a_237.port_a_first_address = 28672,
		ram_block13a_237.port_a_first_bit_number = 13,
		ram_block13a_237.port_a_last_address = 30719,
		ram_block13a_237.port_a_logical_ram_depth = 65536,
		ram_block13a_237.port_a_logical_ram_width = 64,
		ram_block13a_237.port_b_address_clear = "none",
		ram_block13a_237.port_b_address_clock = "clock1",
		ram_block13a_237.port_b_address_width = 13,
		ram_block13a_237.port_b_data_out_clear = "none",
		ram_block13a_237.port_b_data_out_clock = "clock1",
		ram_block13a_237.port_b_data_width = 1,
		ram_block13a_237.port_b_first_address = 114688,
		ram_block13a_237.port_b_first_bit_number = 13,
		ram_block13a_237.port_b_last_address = 122879,
		ram_block13a_237.port_b_logical_ram_depth = 262144,
		ram_block13a_237.port_b_logical_ram_width = 16,
		ram_block13a_237.port_b_read_enable_clock = "clock1",
		ram_block13a_237.ram_block_type = "AUTO",
		ram_block13a_237.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_238
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_238portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_238.clk0_core_clock_enable = "ena0",
		ram_block13a_238.clk0_input_clock_enable = "none",
		ram_block13a_238.clk1_core_clock_enable = "none",
		ram_block13a_238.clk1_input_clock_enable = "none",
		ram_block13a_238.clk1_output_clock_enable = "ena1",
		ram_block13a_238.connectivity_checking = "OFF",
		ram_block13a_238.data_interleave_offset_in_bits = 16,
		ram_block13a_238.data_interleave_width_in_bits = 1,
		ram_block13a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_238.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_238.operation_mode = "dual_port",
		ram_block13a_238.port_a_address_width = 11,
		ram_block13a_238.port_a_data_width = 4,
		ram_block13a_238.port_a_first_address = 28672,
		ram_block13a_238.port_a_first_bit_number = 14,
		ram_block13a_238.port_a_last_address = 30719,
		ram_block13a_238.port_a_logical_ram_depth = 65536,
		ram_block13a_238.port_a_logical_ram_width = 64,
		ram_block13a_238.port_b_address_clear = "none",
		ram_block13a_238.port_b_address_clock = "clock1",
		ram_block13a_238.port_b_address_width = 13,
		ram_block13a_238.port_b_data_out_clear = "none",
		ram_block13a_238.port_b_data_out_clock = "clock1",
		ram_block13a_238.port_b_data_width = 1,
		ram_block13a_238.port_b_first_address = 114688,
		ram_block13a_238.port_b_first_bit_number = 14,
		ram_block13a_238.port_b_last_address = 122879,
		ram_block13a_238.port_b_logical_ram_depth = 262144,
		ram_block13a_238.port_b_logical_ram_width = 16,
		ram_block13a_238.port_b_read_enable_clock = "clock1",
		ram_block13a_238.ram_block_type = "AUTO",
		ram_block13a_238.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_239
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_239portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_239.clk0_core_clock_enable = "ena0",
		ram_block13a_239.clk0_input_clock_enable = "none",
		ram_block13a_239.clk1_core_clock_enable = "none",
		ram_block13a_239.clk1_input_clock_enable = "none",
		ram_block13a_239.clk1_output_clock_enable = "ena1",
		ram_block13a_239.connectivity_checking = "OFF",
		ram_block13a_239.data_interleave_offset_in_bits = 16,
		ram_block13a_239.data_interleave_width_in_bits = 1,
		ram_block13a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_239.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_239.operation_mode = "dual_port",
		ram_block13a_239.port_a_address_width = 11,
		ram_block13a_239.port_a_data_width = 4,
		ram_block13a_239.port_a_first_address = 28672,
		ram_block13a_239.port_a_first_bit_number = 15,
		ram_block13a_239.port_a_last_address = 30719,
		ram_block13a_239.port_a_logical_ram_depth = 65536,
		ram_block13a_239.port_a_logical_ram_width = 64,
		ram_block13a_239.port_b_address_clear = "none",
		ram_block13a_239.port_b_address_clock = "clock1",
		ram_block13a_239.port_b_address_width = 13,
		ram_block13a_239.port_b_data_out_clear = "none",
		ram_block13a_239.port_b_data_out_clock = "clock1",
		ram_block13a_239.port_b_data_width = 1,
		ram_block13a_239.port_b_first_address = 114688,
		ram_block13a_239.port_b_first_bit_number = 15,
		ram_block13a_239.port_b_last_address = 122879,
		ram_block13a_239.port_b_logical_ram_depth = 262144,
		ram_block13a_239.port_b_logical_ram_width = 16,
		ram_block13a_239.port_b_read_enable_clock = "clock1",
		ram_block13a_239.ram_block_type = "AUTO",
		ram_block13a_239.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_240
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_240portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_240.clk0_core_clock_enable = "ena0",
		ram_block13a_240.clk0_input_clock_enable = "none",
		ram_block13a_240.clk1_core_clock_enable = "none",
		ram_block13a_240.clk1_input_clock_enable = "none",
		ram_block13a_240.clk1_output_clock_enable = "ena1",
		ram_block13a_240.connectivity_checking = "OFF",
		ram_block13a_240.data_interleave_offset_in_bits = 16,
		ram_block13a_240.data_interleave_width_in_bits = 1,
		ram_block13a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_240.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_240.operation_mode = "dual_port",
		ram_block13a_240.port_a_address_width = 11,
		ram_block13a_240.port_a_data_width = 4,
		ram_block13a_240.port_a_first_address = 30720,
		ram_block13a_240.port_a_first_bit_number = 0,
		ram_block13a_240.port_a_last_address = 32767,
		ram_block13a_240.port_a_logical_ram_depth = 65536,
		ram_block13a_240.port_a_logical_ram_width = 64,
		ram_block13a_240.port_b_address_clear = "none",
		ram_block13a_240.port_b_address_clock = "clock1",
		ram_block13a_240.port_b_address_width = 13,
		ram_block13a_240.port_b_data_out_clear = "none",
		ram_block13a_240.port_b_data_out_clock = "clock1",
		ram_block13a_240.port_b_data_width = 1,
		ram_block13a_240.port_b_first_address = 122880,
		ram_block13a_240.port_b_first_bit_number = 0,
		ram_block13a_240.port_b_last_address = 131071,
		ram_block13a_240.port_b_logical_ram_depth = 262144,
		ram_block13a_240.port_b_logical_ram_width = 16,
		ram_block13a_240.port_b_read_enable_clock = "clock1",
		ram_block13a_240.ram_block_type = "AUTO",
		ram_block13a_240.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_241
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_241portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_241.clk0_core_clock_enable = "ena0",
		ram_block13a_241.clk0_input_clock_enable = "none",
		ram_block13a_241.clk1_core_clock_enable = "none",
		ram_block13a_241.clk1_input_clock_enable = "none",
		ram_block13a_241.clk1_output_clock_enable = "ena1",
		ram_block13a_241.connectivity_checking = "OFF",
		ram_block13a_241.data_interleave_offset_in_bits = 16,
		ram_block13a_241.data_interleave_width_in_bits = 1,
		ram_block13a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_241.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_241.operation_mode = "dual_port",
		ram_block13a_241.port_a_address_width = 11,
		ram_block13a_241.port_a_data_width = 4,
		ram_block13a_241.port_a_first_address = 30720,
		ram_block13a_241.port_a_first_bit_number = 1,
		ram_block13a_241.port_a_last_address = 32767,
		ram_block13a_241.port_a_logical_ram_depth = 65536,
		ram_block13a_241.port_a_logical_ram_width = 64,
		ram_block13a_241.port_b_address_clear = "none",
		ram_block13a_241.port_b_address_clock = "clock1",
		ram_block13a_241.port_b_address_width = 13,
		ram_block13a_241.port_b_data_out_clear = "none",
		ram_block13a_241.port_b_data_out_clock = "clock1",
		ram_block13a_241.port_b_data_width = 1,
		ram_block13a_241.port_b_first_address = 122880,
		ram_block13a_241.port_b_first_bit_number = 1,
		ram_block13a_241.port_b_last_address = 131071,
		ram_block13a_241.port_b_logical_ram_depth = 262144,
		ram_block13a_241.port_b_logical_ram_width = 16,
		ram_block13a_241.port_b_read_enable_clock = "clock1",
		ram_block13a_241.ram_block_type = "AUTO",
		ram_block13a_241.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_242
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_242portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_242.clk0_core_clock_enable = "ena0",
		ram_block13a_242.clk0_input_clock_enable = "none",
		ram_block13a_242.clk1_core_clock_enable = "none",
		ram_block13a_242.clk1_input_clock_enable = "none",
		ram_block13a_242.clk1_output_clock_enable = "ena1",
		ram_block13a_242.connectivity_checking = "OFF",
		ram_block13a_242.data_interleave_offset_in_bits = 16,
		ram_block13a_242.data_interleave_width_in_bits = 1,
		ram_block13a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_242.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_242.operation_mode = "dual_port",
		ram_block13a_242.port_a_address_width = 11,
		ram_block13a_242.port_a_data_width = 4,
		ram_block13a_242.port_a_first_address = 30720,
		ram_block13a_242.port_a_first_bit_number = 2,
		ram_block13a_242.port_a_last_address = 32767,
		ram_block13a_242.port_a_logical_ram_depth = 65536,
		ram_block13a_242.port_a_logical_ram_width = 64,
		ram_block13a_242.port_b_address_clear = "none",
		ram_block13a_242.port_b_address_clock = "clock1",
		ram_block13a_242.port_b_address_width = 13,
		ram_block13a_242.port_b_data_out_clear = "none",
		ram_block13a_242.port_b_data_out_clock = "clock1",
		ram_block13a_242.port_b_data_width = 1,
		ram_block13a_242.port_b_first_address = 122880,
		ram_block13a_242.port_b_first_bit_number = 2,
		ram_block13a_242.port_b_last_address = 131071,
		ram_block13a_242.port_b_logical_ram_depth = 262144,
		ram_block13a_242.port_b_logical_ram_width = 16,
		ram_block13a_242.port_b_read_enable_clock = "clock1",
		ram_block13a_242.ram_block_type = "AUTO",
		ram_block13a_242.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_243
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_243portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_243.clk0_core_clock_enable = "ena0",
		ram_block13a_243.clk0_input_clock_enable = "none",
		ram_block13a_243.clk1_core_clock_enable = "none",
		ram_block13a_243.clk1_input_clock_enable = "none",
		ram_block13a_243.clk1_output_clock_enable = "ena1",
		ram_block13a_243.connectivity_checking = "OFF",
		ram_block13a_243.data_interleave_offset_in_bits = 16,
		ram_block13a_243.data_interleave_width_in_bits = 1,
		ram_block13a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_243.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_243.operation_mode = "dual_port",
		ram_block13a_243.port_a_address_width = 11,
		ram_block13a_243.port_a_data_width = 4,
		ram_block13a_243.port_a_first_address = 30720,
		ram_block13a_243.port_a_first_bit_number = 3,
		ram_block13a_243.port_a_last_address = 32767,
		ram_block13a_243.port_a_logical_ram_depth = 65536,
		ram_block13a_243.port_a_logical_ram_width = 64,
		ram_block13a_243.port_b_address_clear = "none",
		ram_block13a_243.port_b_address_clock = "clock1",
		ram_block13a_243.port_b_address_width = 13,
		ram_block13a_243.port_b_data_out_clear = "none",
		ram_block13a_243.port_b_data_out_clock = "clock1",
		ram_block13a_243.port_b_data_width = 1,
		ram_block13a_243.port_b_first_address = 122880,
		ram_block13a_243.port_b_first_bit_number = 3,
		ram_block13a_243.port_b_last_address = 131071,
		ram_block13a_243.port_b_logical_ram_depth = 262144,
		ram_block13a_243.port_b_logical_ram_width = 16,
		ram_block13a_243.port_b_read_enable_clock = "clock1",
		ram_block13a_243.ram_block_type = "AUTO",
		ram_block13a_243.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_244
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_244portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_244.clk0_core_clock_enable = "ena0",
		ram_block13a_244.clk0_input_clock_enable = "none",
		ram_block13a_244.clk1_core_clock_enable = "none",
		ram_block13a_244.clk1_input_clock_enable = "none",
		ram_block13a_244.clk1_output_clock_enable = "ena1",
		ram_block13a_244.connectivity_checking = "OFF",
		ram_block13a_244.data_interleave_offset_in_bits = 16,
		ram_block13a_244.data_interleave_width_in_bits = 1,
		ram_block13a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_244.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_244.operation_mode = "dual_port",
		ram_block13a_244.port_a_address_width = 11,
		ram_block13a_244.port_a_data_width = 4,
		ram_block13a_244.port_a_first_address = 30720,
		ram_block13a_244.port_a_first_bit_number = 4,
		ram_block13a_244.port_a_last_address = 32767,
		ram_block13a_244.port_a_logical_ram_depth = 65536,
		ram_block13a_244.port_a_logical_ram_width = 64,
		ram_block13a_244.port_b_address_clear = "none",
		ram_block13a_244.port_b_address_clock = "clock1",
		ram_block13a_244.port_b_address_width = 13,
		ram_block13a_244.port_b_data_out_clear = "none",
		ram_block13a_244.port_b_data_out_clock = "clock1",
		ram_block13a_244.port_b_data_width = 1,
		ram_block13a_244.port_b_first_address = 122880,
		ram_block13a_244.port_b_first_bit_number = 4,
		ram_block13a_244.port_b_last_address = 131071,
		ram_block13a_244.port_b_logical_ram_depth = 262144,
		ram_block13a_244.port_b_logical_ram_width = 16,
		ram_block13a_244.port_b_read_enable_clock = "clock1",
		ram_block13a_244.ram_block_type = "AUTO",
		ram_block13a_244.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_245
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_245portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_245.clk0_core_clock_enable = "ena0",
		ram_block13a_245.clk0_input_clock_enable = "none",
		ram_block13a_245.clk1_core_clock_enable = "none",
		ram_block13a_245.clk1_input_clock_enable = "none",
		ram_block13a_245.clk1_output_clock_enable = "ena1",
		ram_block13a_245.connectivity_checking = "OFF",
		ram_block13a_245.data_interleave_offset_in_bits = 16,
		ram_block13a_245.data_interleave_width_in_bits = 1,
		ram_block13a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_245.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_245.operation_mode = "dual_port",
		ram_block13a_245.port_a_address_width = 11,
		ram_block13a_245.port_a_data_width = 4,
		ram_block13a_245.port_a_first_address = 30720,
		ram_block13a_245.port_a_first_bit_number = 5,
		ram_block13a_245.port_a_last_address = 32767,
		ram_block13a_245.port_a_logical_ram_depth = 65536,
		ram_block13a_245.port_a_logical_ram_width = 64,
		ram_block13a_245.port_b_address_clear = "none",
		ram_block13a_245.port_b_address_clock = "clock1",
		ram_block13a_245.port_b_address_width = 13,
		ram_block13a_245.port_b_data_out_clear = "none",
		ram_block13a_245.port_b_data_out_clock = "clock1",
		ram_block13a_245.port_b_data_width = 1,
		ram_block13a_245.port_b_first_address = 122880,
		ram_block13a_245.port_b_first_bit_number = 5,
		ram_block13a_245.port_b_last_address = 131071,
		ram_block13a_245.port_b_logical_ram_depth = 262144,
		ram_block13a_245.port_b_logical_ram_width = 16,
		ram_block13a_245.port_b_read_enable_clock = "clock1",
		ram_block13a_245.ram_block_type = "AUTO",
		ram_block13a_245.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_246
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_246portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_246.clk0_core_clock_enable = "ena0",
		ram_block13a_246.clk0_input_clock_enable = "none",
		ram_block13a_246.clk1_core_clock_enable = "none",
		ram_block13a_246.clk1_input_clock_enable = "none",
		ram_block13a_246.clk1_output_clock_enable = "ena1",
		ram_block13a_246.connectivity_checking = "OFF",
		ram_block13a_246.data_interleave_offset_in_bits = 16,
		ram_block13a_246.data_interleave_width_in_bits = 1,
		ram_block13a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_246.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_246.operation_mode = "dual_port",
		ram_block13a_246.port_a_address_width = 11,
		ram_block13a_246.port_a_data_width = 4,
		ram_block13a_246.port_a_first_address = 30720,
		ram_block13a_246.port_a_first_bit_number = 6,
		ram_block13a_246.port_a_last_address = 32767,
		ram_block13a_246.port_a_logical_ram_depth = 65536,
		ram_block13a_246.port_a_logical_ram_width = 64,
		ram_block13a_246.port_b_address_clear = "none",
		ram_block13a_246.port_b_address_clock = "clock1",
		ram_block13a_246.port_b_address_width = 13,
		ram_block13a_246.port_b_data_out_clear = "none",
		ram_block13a_246.port_b_data_out_clock = "clock1",
		ram_block13a_246.port_b_data_width = 1,
		ram_block13a_246.port_b_first_address = 122880,
		ram_block13a_246.port_b_first_bit_number = 6,
		ram_block13a_246.port_b_last_address = 131071,
		ram_block13a_246.port_b_logical_ram_depth = 262144,
		ram_block13a_246.port_b_logical_ram_width = 16,
		ram_block13a_246.port_b_read_enable_clock = "clock1",
		ram_block13a_246.ram_block_type = "AUTO",
		ram_block13a_246.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_247
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_247portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_247.clk0_core_clock_enable = "ena0",
		ram_block13a_247.clk0_input_clock_enable = "none",
		ram_block13a_247.clk1_core_clock_enable = "none",
		ram_block13a_247.clk1_input_clock_enable = "none",
		ram_block13a_247.clk1_output_clock_enable = "ena1",
		ram_block13a_247.connectivity_checking = "OFF",
		ram_block13a_247.data_interleave_offset_in_bits = 16,
		ram_block13a_247.data_interleave_width_in_bits = 1,
		ram_block13a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_247.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_247.operation_mode = "dual_port",
		ram_block13a_247.port_a_address_width = 11,
		ram_block13a_247.port_a_data_width = 4,
		ram_block13a_247.port_a_first_address = 30720,
		ram_block13a_247.port_a_first_bit_number = 7,
		ram_block13a_247.port_a_last_address = 32767,
		ram_block13a_247.port_a_logical_ram_depth = 65536,
		ram_block13a_247.port_a_logical_ram_width = 64,
		ram_block13a_247.port_b_address_clear = "none",
		ram_block13a_247.port_b_address_clock = "clock1",
		ram_block13a_247.port_b_address_width = 13,
		ram_block13a_247.port_b_data_out_clear = "none",
		ram_block13a_247.port_b_data_out_clock = "clock1",
		ram_block13a_247.port_b_data_width = 1,
		ram_block13a_247.port_b_first_address = 122880,
		ram_block13a_247.port_b_first_bit_number = 7,
		ram_block13a_247.port_b_last_address = 131071,
		ram_block13a_247.port_b_logical_ram_depth = 262144,
		ram_block13a_247.port_b_logical_ram_width = 16,
		ram_block13a_247.port_b_read_enable_clock = "clock1",
		ram_block13a_247.ram_block_type = "AUTO",
		ram_block13a_247.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_248
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_248portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_248.clk0_core_clock_enable = "ena0",
		ram_block13a_248.clk0_input_clock_enable = "none",
		ram_block13a_248.clk1_core_clock_enable = "none",
		ram_block13a_248.clk1_input_clock_enable = "none",
		ram_block13a_248.clk1_output_clock_enable = "ena1",
		ram_block13a_248.connectivity_checking = "OFF",
		ram_block13a_248.data_interleave_offset_in_bits = 16,
		ram_block13a_248.data_interleave_width_in_bits = 1,
		ram_block13a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_248.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_248.operation_mode = "dual_port",
		ram_block13a_248.port_a_address_width = 11,
		ram_block13a_248.port_a_data_width = 4,
		ram_block13a_248.port_a_first_address = 30720,
		ram_block13a_248.port_a_first_bit_number = 8,
		ram_block13a_248.port_a_last_address = 32767,
		ram_block13a_248.port_a_logical_ram_depth = 65536,
		ram_block13a_248.port_a_logical_ram_width = 64,
		ram_block13a_248.port_b_address_clear = "none",
		ram_block13a_248.port_b_address_clock = "clock1",
		ram_block13a_248.port_b_address_width = 13,
		ram_block13a_248.port_b_data_out_clear = "none",
		ram_block13a_248.port_b_data_out_clock = "clock1",
		ram_block13a_248.port_b_data_width = 1,
		ram_block13a_248.port_b_first_address = 122880,
		ram_block13a_248.port_b_first_bit_number = 8,
		ram_block13a_248.port_b_last_address = 131071,
		ram_block13a_248.port_b_logical_ram_depth = 262144,
		ram_block13a_248.port_b_logical_ram_width = 16,
		ram_block13a_248.port_b_read_enable_clock = "clock1",
		ram_block13a_248.ram_block_type = "AUTO",
		ram_block13a_248.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_249
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_249portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_249.clk0_core_clock_enable = "ena0",
		ram_block13a_249.clk0_input_clock_enable = "none",
		ram_block13a_249.clk1_core_clock_enable = "none",
		ram_block13a_249.clk1_input_clock_enable = "none",
		ram_block13a_249.clk1_output_clock_enable = "ena1",
		ram_block13a_249.connectivity_checking = "OFF",
		ram_block13a_249.data_interleave_offset_in_bits = 16,
		ram_block13a_249.data_interleave_width_in_bits = 1,
		ram_block13a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_249.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_249.operation_mode = "dual_port",
		ram_block13a_249.port_a_address_width = 11,
		ram_block13a_249.port_a_data_width = 4,
		ram_block13a_249.port_a_first_address = 30720,
		ram_block13a_249.port_a_first_bit_number = 9,
		ram_block13a_249.port_a_last_address = 32767,
		ram_block13a_249.port_a_logical_ram_depth = 65536,
		ram_block13a_249.port_a_logical_ram_width = 64,
		ram_block13a_249.port_b_address_clear = "none",
		ram_block13a_249.port_b_address_clock = "clock1",
		ram_block13a_249.port_b_address_width = 13,
		ram_block13a_249.port_b_data_out_clear = "none",
		ram_block13a_249.port_b_data_out_clock = "clock1",
		ram_block13a_249.port_b_data_width = 1,
		ram_block13a_249.port_b_first_address = 122880,
		ram_block13a_249.port_b_first_bit_number = 9,
		ram_block13a_249.port_b_last_address = 131071,
		ram_block13a_249.port_b_logical_ram_depth = 262144,
		ram_block13a_249.port_b_logical_ram_width = 16,
		ram_block13a_249.port_b_read_enable_clock = "clock1",
		ram_block13a_249.ram_block_type = "AUTO",
		ram_block13a_249.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_250
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_250portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_250.clk0_core_clock_enable = "ena0",
		ram_block13a_250.clk0_input_clock_enable = "none",
		ram_block13a_250.clk1_core_clock_enable = "none",
		ram_block13a_250.clk1_input_clock_enable = "none",
		ram_block13a_250.clk1_output_clock_enable = "ena1",
		ram_block13a_250.connectivity_checking = "OFF",
		ram_block13a_250.data_interleave_offset_in_bits = 16,
		ram_block13a_250.data_interleave_width_in_bits = 1,
		ram_block13a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_250.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_250.operation_mode = "dual_port",
		ram_block13a_250.port_a_address_width = 11,
		ram_block13a_250.port_a_data_width = 4,
		ram_block13a_250.port_a_first_address = 30720,
		ram_block13a_250.port_a_first_bit_number = 10,
		ram_block13a_250.port_a_last_address = 32767,
		ram_block13a_250.port_a_logical_ram_depth = 65536,
		ram_block13a_250.port_a_logical_ram_width = 64,
		ram_block13a_250.port_b_address_clear = "none",
		ram_block13a_250.port_b_address_clock = "clock1",
		ram_block13a_250.port_b_address_width = 13,
		ram_block13a_250.port_b_data_out_clear = "none",
		ram_block13a_250.port_b_data_out_clock = "clock1",
		ram_block13a_250.port_b_data_width = 1,
		ram_block13a_250.port_b_first_address = 122880,
		ram_block13a_250.port_b_first_bit_number = 10,
		ram_block13a_250.port_b_last_address = 131071,
		ram_block13a_250.port_b_logical_ram_depth = 262144,
		ram_block13a_250.port_b_logical_ram_width = 16,
		ram_block13a_250.port_b_read_enable_clock = "clock1",
		ram_block13a_250.ram_block_type = "AUTO",
		ram_block13a_250.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_251
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_251portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_251.clk0_core_clock_enable = "ena0",
		ram_block13a_251.clk0_input_clock_enable = "none",
		ram_block13a_251.clk1_core_clock_enable = "none",
		ram_block13a_251.clk1_input_clock_enable = "none",
		ram_block13a_251.clk1_output_clock_enable = "ena1",
		ram_block13a_251.connectivity_checking = "OFF",
		ram_block13a_251.data_interleave_offset_in_bits = 16,
		ram_block13a_251.data_interleave_width_in_bits = 1,
		ram_block13a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_251.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_251.operation_mode = "dual_port",
		ram_block13a_251.port_a_address_width = 11,
		ram_block13a_251.port_a_data_width = 4,
		ram_block13a_251.port_a_first_address = 30720,
		ram_block13a_251.port_a_first_bit_number = 11,
		ram_block13a_251.port_a_last_address = 32767,
		ram_block13a_251.port_a_logical_ram_depth = 65536,
		ram_block13a_251.port_a_logical_ram_width = 64,
		ram_block13a_251.port_b_address_clear = "none",
		ram_block13a_251.port_b_address_clock = "clock1",
		ram_block13a_251.port_b_address_width = 13,
		ram_block13a_251.port_b_data_out_clear = "none",
		ram_block13a_251.port_b_data_out_clock = "clock1",
		ram_block13a_251.port_b_data_width = 1,
		ram_block13a_251.port_b_first_address = 122880,
		ram_block13a_251.port_b_first_bit_number = 11,
		ram_block13a_251.port_b_last_address = 131071,
		ram_block13a_251.port_b_logical_ram_depth = 262144,
		ram_block13a_251.port_b_logical_ram_width = 16,
		ram_block13a_251.port_b_read_enable_clock = "clock1",
		ram_block13a_251.ram_block_type = "AUTO",
		ram_block13a_251.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_252
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_252portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_252.clk0_core_clock_enable = "ena0",
		ram_block13a_252.clk0_input_clock_enable = "none",
		ram_block13a_252.clk1_core_clock_enable = "none",
		ram_block13a_252.clk1_input_clock_enable = "none",
		ram_block13a_252.clk1_output_clock_enable = "ena1",
		ram_block13a_252.connectivity_checking = "OFF",
		ram_block13a_252.data_interleave_offset_in_bits = 16,
		ram_block13a_252.data_interleave_width_in_bits = 1,
		ram_block13a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_252.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_252.operation_mode = "dual_port",
		ram_block13a_252.port_a_address_width = 11,
		ram_block13a_252.port_a_data_width = 4,
		ram_block13a_252.port_a_first_address = 30720,
		ram_block13a_252.port_a_first_bit_number = 12,
		ram_block13a_252.port_a_last_address = 32767,
		ram_block13a_252.port_a_logical_ram_depth = 65536,
		ram_block13a_252.port_a_logical_ram_width = 64,
		ram_block13a_252.port_b_address_clear = "none",
		ram_block13a_252.port_b_address_clock = "clock1",
		ram_block13a_252.port_b_address_width = 13,
		ram_block13a_252.port_b_data_out_clear = "none",
		ram_block13a_252.port_b_data_out_clock = "clock1",
		ram_block13a_252.port_b_data_width = 1,
		ram_block13a_252.port_b_first_address = 122880,
		ram_block13a_252.port_b_first_bit_number = 12,
		ram_block13a_252.port_b_last_address = 131071,
		ram_block13a_252.port_b_logical_ram_depth = 262144,
		ram_block13a_252.port_b_logical_ram_width = 16,
		ram_block13a_252.port_b_read_enable_clock = "clock1",
		ram_block13a_252.ram_block_type = "AUTO",
		ram_block13a_252.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_253
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_253portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_253.clk0_core_clock_enable = "ena0",
		ram_block13a_253.clk0_input_clock_enable = "none",
		ram_block13a_253.clk1_core_clock_enable = "none",
		ram_block13a_253.clk1_input_clock_enable = "none",
		ram_block13a_253.clk1_output_clock_enable = "ena1",
		ram_block13a_253.connectivity_checking = "OFF",
		ram_block13a_253.data_interleave_offset_in_bits = 16,
		ram_block13a_253.data_interleave_width_in_bits = 1,
		ram_block13a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_253.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_253.operation_mode = "dual_port",
		ram_block13a_253.port_a_address_width = 11,
		ram_block13a_253.port_a_data_width = 4,
		ram_block13a_253.port_a_first_address = 30720,
		ram_block13a_253.port_a_first_bit_number = 13,
		ram_block13a_253.port_a_last_address = 32767,
		ram_block13a_253.port_a_logical_ram_depth = 65536,
		ram_block13a_253.port_a_logical_ram_width = 64,
		ram_block13a_253.port_b_address_clear = "none",
		ram_block13a_253.port_b_address_clock = "clock1",
		ram_block13a_253.port_b_address_width = 13,
		ram_block13a_253.port_b_data_out_clear = "none",
		ram_block13a_253.port_b_data_out_clock = "clock1",
		ram_block13a_253.port_b_data_width = 1,
		ram_block13a_253.port_b_first_address = 122880,
		ram_block13a_253.port_b_first_bit_number = 13,
		ram_block13a_253.port_b_last_address = 131071,
		ram_block13a_253.port_b_logical_ram_depth = 262144,
		ram_block13a_253.port_b_logical_ram_width = 16,
		ram_block13a_253.port_b_read_enable_clock = "clock1",
		ram_block13a_253.ram_block_type = "AUTO",
		ram_block13a_253.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_254
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_254portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_254.clk0_core_clock_enable = "ena0",
		ram_block13a_254.clk0_input_clock_enable = "none",
		ram_block13a_254.clk1_core_clock_enable = "none",
		ram_block13a_254.clk1_input_clock_enable = "none",
		ram_block13a_254.clk1_output_clock_enable = "ena1",
		ram_block13a_254.connectivity_checking = "OFF",
		ram_block13a_254.data_interleave_offset_in_bits = 16,
		ram_block13a_254.data_interleave_width_in_bits = 1,
		ram_block13a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_254.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_254.operation_mode = "dual_port",
		ram_block13a_254.port_a_address_width = 11,
		ram_block13a_254.port_a_data_width = 4,
		ram_block13a_254.port_a_first_address = 30720,
		ram_block13a_254.port_a_first_bit_number = 14,
		ram_block13a_254.port_a_last_address = 32767,
		ram_block13a_254.port_a_logical_ram_depth = 65536,
		ram_block13a_254.port_a_logical_ram_width = 64,
		ram_block13a_254.port_b_address_clear = "none",
		ram_block13a_254.port_b_address_clock = "clock1",
		ram_block13a_254.port_b_address_width = 13,
		ram_block13a_254.port_b_data_out_clear = "none",
		ram_block13a_254.port_b_data_out_clock = "clock1",
		ram_block13a_254.port_b_data_width = 1,
		ram_block13a_254.port_b_first_address = 122880,
		ram_block13a_254.port_b_first_bit_number = 14,
		ram_block13a_254.port_b_last_address = 131071,
		ram_block13a_254.port_b_logical_ram_depth = 262144,
		ram_block13a_254.port_b_logical_ram_width = 16,
		ram_block13a_254.port_b_read_enable_clock = "clock1",
		ram_block13a_254.ram_block_type = "AUTO",
		ram_block13a_254.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_255
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_255portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_255.clk0_core_clock_enable = "ena0",
		ram_block13a_255.clk0_input_clock_enable = "none",
		ram_block13a_255.clk1_core_clock_enable = "none",
		ram_block13a_255.clk1_input_clock_enable = "none",
		ram_block13a_255.clk1_output_clock_enable = "ena1",
		ram_block13a_255.connectivity_checking = "OFF",
		ram_block13a_255.data_interleave_offset_in_bits = 16,
		ram_block13a_255.data_interleave_width_in_bits = 1,
		ram_block13a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_255.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_255.operation_mode = "dual_port",
		ram_block13a_255.port_a_address_width = 11,
		ram_block13a_255.port_a_data_width = 4,
		ram_block13a_255.port_a_first_address = 30720,
		ram_block13a_255.port_a_first_bit_number = 15,
		ram_block13a_255.port_a_last_address = 32767,
		ram_block13a_255.port_a_logical_ram_depth = 65536,
		ram_block13a_255.port_a_logical_ram_width = 64,
		ram_block13a_255.port_b_address_clear = "none",
		ram_block13a_255.port_b_address_clock = "clock1",
		ram_block13a_255.port_b_address_width = 13,
		ram_block13a_255.port_b_data_out_clear = "none",
		ram_block13a_255.port_b_data_out_clock = "clock1",
		ram_block13a_255.port_b_data_width = 1,
		ram_block13a_255.port_b_first_address = 122880,
		ram_block13a_255.port_b_first_bit_number = 15,
		ram_block13a_255.port_b_last_address = 131071,
		ram_block13a_255.port_b_logical_ram_depth = 262144,
		ram_block13a_255.port_b_logical_ram_width = 16,
		ram_block13a_255.port_b_read_enable_clock = "clock1",
		ram_block13a_255.ram_block_type = "AUTO",
		ram_block13a_255.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_256
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_256portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_256.clk0_core_clock_enable = "ena0",
		ram_block13a_256.clk0_input_clock_enable = "none",
		ram_block13a_256.clk1_core_clock_enable = "none",
		ram_block13a_256.clk1_input_clock_enable = "none",
		ram_block13a_256.clk1_output_clock_enable = "ena1",
		ram_block13a_256.connectivity_checking = "OFF",
		ram_block13a_256.data_interleave_offset_in_bits = 16,
		ram_block13a_256.data_interleave_width_in_bits = 1,
		ram_block13a_256.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_256.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_256.operation_mode = "dual_port",
		ram_block13a_256.port_a_address_width = 11,
		ram_block13a_256.port_a_data_width = 4,
		ram_block13a_256.port_a_first_address = 32768,
		ram_block13a_256.port_a_first_bit_number = 0,
		ram_block13a_256.port_a_last_address = 34815,
		ram_block13a_256.port_a_logical_ram_depth = 65536,
		ram_block13a_256.port_a_logical_ram_width = 64,
		ram_block13a_256.port_b_address_clear = "none",
		ram_block13a_256.port_b_address_clock = "clock1",
		ram_block13a_256.port_b_address_width = 13,
		ram_block13a_256.port_b_data_out_clear = "none",
		ram_block13a_256.port_b_data_out_clock = "clock1",
		ram_block13a_256.port_b_data_width = 1,
		ram_block13a_256.port_b_first_address = 131072,
		ram_block13a_256.port_b_first_bit_number = 0,
		ram_block13a_256.port_b_last_address = 139263,
		ram_block13a_256.port_b_logical_ram_depth = 262144,
		ram_block13a_256.port_b_logical_ram_width = 16,
		ram_block13a_256.port_b_read_enable_clock = "clock1",
		ram_block13a_256.ram_block_type = "AUTO",
		ram_block13a_256.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_257
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_257portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_257.clk0_core_clock_enable = "ena0",
		ram_block13a_257.clk0_input_clock_enable = "none",
		ram_block13a_257.clk1_core_clock_enable = "none",
		ram_block13a_257.clk1_input_clock_enable = "none",
		ram_block13a_257.clk1_output_clock_enable = "ena1",
		ram_block13a_257.connectivity_checking = "OFF",
		ram_block13a_257.data_interleave_offset_in_bits = 16,
		ram_block13a_257.data_interleave_width_in_bits = 1,
		ram_block13a_257.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_257.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_257.operation_mode = "dual_port",
		ram_block13a_257.port_a_address_width = 11,
		ram_block13a_257.port_a_data_width = 4,
		ram_block13a_257.port_a_first_address = 32768,
		ram_block13a_257.port_a_first_bit_number = 1,
		ram_block13a_257.port_a_last_address = 34815,
		ram_block13a_257.port_a_logical_ram_depth = 65536,
		ram_block13a_257.port_a_logical_ram_width = 64,
		ram_block13a_257.port_b_address_clear = "none",
		ram_block13a_257.port_b_address_clock = "clock1",
		ram_block13a_257.port_b_address_width = 13,
		ram_block13a_257.port_b_data_out_clear = "none",
		ram_block13a_257.port_b_data_out_clock = "clock1",
		ram_block13a_257.port_b_data_width = 1,
		ram_block13a_257.port_b_first_address = 131072,
		ram_block13a_257.port_b_first_bit_number = 1,
		ram_block13a_257.port_b_last_address = 139263,
		ram_block13a_257.port_b_logical_ram_depth = 262144,
		ram_block13a_257.port_b_logical_ram_width = 16,
		ram_block13a_257.port_b_read_enable_clock = "clock1",
		ram_block13a_257.ram_block_type = "AUTO",
		ram_block13a_257.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_258
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_258portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_258.clk0_core_clock_enable = "ena0",
		ram_block13a_258.clk0_input_clock_enable = "none",
		ram_block13a_258.clk1_core_clock_enable = "none",
		ram_block13a_258.clk1_input_clock_enable = "none",
		ram_block13a_258.clk1_output_clock_enable = "ena1",
		ram_block13a_258.connectivity_checking = "OFF",
		ram_block13a_258.data_interleave_offset_in_bits = 16,
		ram_block13a_258.data_interleave_width_in_bits = 1,
		ram_block13a_258.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_258.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_258.operation_mode = "dual_port",
		ram_block13a_258.port_a_address_width = 11,
		ram_block13a_258.port_a_data_width = 4,
		ram_block13a_258.port_a_first_address = 32768,
		ram_block13a_258.port_a_first_bit_number = 2,
		ram_block13a_258.port_a_last_address = 34815,
		ram_block13a_258.port_a_logical_ram_depth = 65536,
		ram_block13a_258.port_a_logical_ram_width = 64,
		ram_block13a_258.port_b_address_clear = "none",
		ram_block13a_258.port_b_address_clock = "clock1",
		ram_block13a_258.port_b_address_width = 13,
		ram_block13a_258.port_b_data_out_clear = "none",
		ram_block13a_258.port_b_data_out_clock = "clock1",
		ram_block13a_258.port_b_data_width = 1,
		ram_block13a_258.port_b_first_address = 131072,
		ram_block13a_258.port_b_first_bit_number = 2,
		ram_block13a_258.port_b_last_address = 139263,
		ram_block13a_258.port_b_logical_ram_depth = 262144,
		ram_block13a_258.port_b_logical_ram_width = 16,
		ram_block13a_258.port_b_read_enable_clock = "clock1",
		ram_block13a_258.ram_block_type = "AUTO",
		ram_block13a_258.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_259
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_259portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_259.clk0_core_clock_enable = "ena0",
		ram_block13a_259.clk0_input_clock_enable = "none",
		ram_block13a_259.clk1_core_clock_enable = "none",
		ram_block13a_259.clk1_input_clock_enable = "none",
		ram_block13a_259.clk1_output_clock_enable = "ena1",
		ram_block13a_259.connectivity_checking = "OFF",
		ram_block13a_259.data_interleave_offset_in_bits = 16,
		ram_block13a_259.data_interleave_width_in_bits = 1,
		ram_block13a_259.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_259.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_259.operation_mode = "dual_port",
		ram_block13a_259.port_a_address_width = 11,
		ram_block13a_259.port_a_data_width = 4,
		ram_block13a_259.port_a_first_address = 32768,
		ram_block13a_259.port_a_first_bit_number = 3,
		ram_block13a_259.port_a_last_address = 34815,
		ram_block13a_259.port_a_logical_ram_depth = 65536,
		ram_block13a_259.port_a_logical_ram_width = 64,
		ram_block13a_259.port_b_address_clear = "none",
		ram_block13a_259.port_b_address_clock = "clock1",
		ram_block13a_259.port_b_address_width = 13,
		ram_block13a_259.port_b_data_out_clear = "none",
		ram_block13a_259.port_b_data_out_clock = "clock1",
		ram_block13a_259.port_b_data_width = 1,
		ram_block13a_259.port_b_first_address = 131072,
		ram_block13a_259.port_b_first_bit_number = 3,
		ram_block13a_259.port_b_last_address = 139263,
		ram_block13a_259.port_b_logical_ram_depth = 262144,
		ram_block13a_259.port_b_logical_ram_width = 16,
		ram_block13a_259.port_b_read_enable_clock = "clock1",
		ram_block13a_259.ram_block_type = "AUTO",
		ram_block13a_259.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_260
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_260portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_260.clk0_core_clock_enable = "ena0",
		ram_block13a_260.clk0_input_clock_enable = "none",
		ram_block13a_260.clk1_core_clock_enable = "none",
		ram_block13a_260.clk1_input_clock_enable = "none",
		ram_block13a_260.clk1_output_clock_enable = "ena1",
		ram_block13a_260.connectivity_checking = "OFF",
		ram_block13a_260.data_interleave_offset_in_bits = 16,
		ram_block13a_260.data_interleave_width_in_bits = 1,
		ram_block13a_260.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_260.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_260.operation_mode = "dual_port",
		ram_block13a_260.port_a_address_width = 11,
		ram_block13a_260.port_a_data_width = 4,
		ram_block13a_260.port_a_first_address = 32768,
		ram_block13a_260.port_a_first_bit_number = 4,
		ram_block13a_260.port_a_last_address = 34815,
		ram_block13a_260.port_a_logical_ram_depth = 65536,
		ram_block13a_260.port_a_logical_ram_width = 64,
		ram_block13a_260.port_b_address_clear = "none",
		ram_block13a_260.port_b_address_clock = "clock1",
		ram_block13a_260.port_b_address_width = 13,
		ram_block13a_260.port_b_data_out_clear = "none",
		ram_block13a_260.port_b_data_out_clock = "clock1",
		ram_block13a_260.port_b_data_width = 1,
		ram_block13a_260.port_b_first_address = 131072,
		ram_block13a_260.port_b_first_bit_number = 4,
		ram_block13a_260.port_b_last_address = 139263,
		ram_block13a_260.port_b_logical_ram_depth = 262144,
		ram_block13a_260.port_b_logical_ram_width = 16,
		ram_block13a_260.port_b_read_enable_clock = "clock1",
		ram_block13a_260.ram_block_type = "AUTO",
		ram_block13a_260.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_261
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_261portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_261.clk0_core_clock_enable = "ena0",
		ram_block13a_261.clk0_input_clock_enable = "none",
		ram_block13a_261.clk1_core_clock_enable = "none",
		ram_block13a_261.clk1_input_clock_enable = "none",
		ram_block13a_261.clk1_output_clock_enable = "ena1",
		ram_block13a_261.connectivity_checking = "OFF",
		ram_block13a_261.data_interleave_offset_in_bits = 16,
		ram_block13a_261.data_interleave_width_in_bits = 1,
		ram_block13a_261.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_261.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_261.operation_mode = "dual_port",
		ram_block13a_261.port_a_address_width = 11,
		ram_block13a_261.port_a_data_width = 4,
		ram_block13a_261.port_a_first_address = 32768,
		ram_block13a_261.port_a_first_bit_number = 5,
		ram_block13a_261.port_a_last_address = 34815,
		ram_block13a_261.port_a_logical_ram_depth = 65536,
		ram_block13a_261.port_a_logical_ram_width = 64,
		ram_block13a_261.port_b_address_clear = "none",
		ram_block13a_261.port_b_address_clock = "clock1",
		ram_block13a_261.port_b_address_width = 13,
		ram_block13a_261.port_b_data_out_clear = "none",
		ram_block13a_261.port_b_data_out_clock = "clock1",
		ram_block13a_261.port_b_data_width = 1,
		ram_block13a_261.port_b_first_address = 131072,
		ram_block13a_261.port_b_first_bit_number = 5,
		ram_block13a_261.port_b_last_address = 139263,
		ram_block13a_261.port_b_logical_ram_depth = 262144,
		ram_block13a_261.port_b_logical_ram_width = 16,
		ram_block13a_261.port_b_read_enable_clock = "clock1",
		ram_block13a_261.ram_block_type = "AUTO",
		ram_block13a_261.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_262
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_262portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_262.clk0_core_clock_enable = "ena0",
		ram_block13a_262.clk0_input_clock_enable = "none",
		ram_block13a_262.clk1_core_clock_enable = "none",
		ram_block13a_262.clk1_input_clock_enable = "none",
		ram_block13a_262.clk1_output_clock_enable = "ena1",
		ram_block13a_262.connectivity_checking = "OFF",
		ram_block13a_262.data_interleave_offset_in_bits = 16,
		ram_block13a_262.data_interleave_width_in_bits = 1,
		ram_block13a_262.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_262.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_262.operation_mode = "dual_port",
		ram_block13a_262.port_a_address_width = 11,
		ram_block13a_262.port_a_data_width = 4,
		ram_block13a_262.port_a_first_address = 32768,
		ram_block13a_262.port_a_first_bit_number = 6,
		ram_block13a_262.port_a_last_address = 34815,
		ram_block13a_262.port_a_logical_ram_depth = 65536,
		ram_block13a_262.port_a_logical_ram_width = 64,
		ram_block13a_262.port_b_address_clear = "none",
		ram_block13a_262.port_b_address_clock = "clock1",
		ram_block13a_262.port_b_address_width = 13,
		ram_block13a_262.port_b_data_out_clear = "none",
		ram_block13a_262.port_b_data_out_clock = "clock1",
		ram_block13a_262.port_b_data_width = 1,
		ram_block13a_262.port_b_first_address = 131072,
		ram_block13a_262.port_b_first_bit_number = 6,
		ram_block13a_262.port_b_last_address = 139263,
		ram_block13a_262.port_b_logical_ram_depth = 262144,
		ram_block13a_262.port_b_logical_ram_width = 16,
		ram_block13a_262.port_b_read_enable_clock = "clock1",
		ram_block13a_262.ram_block_type = "AUTO",
		ram_block13a_262.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_263
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_263portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_263.clk0_core_clock_enable = "ena0",
		ram_block13a_263.clk0_input_clock_enable = "none",
		ram_block13a_263.clk1_core_clock_enable = "none",
		ram_block13a_263.clk1_input_clock_enable = "none",
		ram_block13a_263.clk1_output_clock_enable = "ena1",
		ram_block13a_263.connectivity_checking = "OFF",
		ram_block13a_263.data_interleave_offset_in_bits = 16,
		ram_block13a_263.data_interleave_width_in_bits = 1,
		ram_block13a_263.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_263.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_263.operation_mode = "dual_port",
		ram_block13a_263.port_a_address_width = 11,
		ram_block13a_263.port_a_data_width = 4,
		ram_block13a_263.port_a_first_address = 32768,
		ram_block13a_263.port_a_first_bit_number = 7,
		ram_block13a_263.port_a_last_address = 34815,
		ram_block13a_263.port_a_logical_ram_depth = 65536,
		ram_block13a_263.port_a_logical_ram_width = 64,
		ram_block13a_263.port_b_address_clear = "none",
		ram_block13a_263.port_b_address_clock = "clock1",
		ram_block13a_263.port_b_address_width = 13,
		ram_block13a_263.port_b_data_out_clear = "none",
		ram_block13a_263.port_b_data_out_clock = "clock1",
		ram_block13a_263.port_b_data_width = 1,
		ram_block13a_263.port_b_first_address = 131072,
		ram_block13a_263.port_b_first_bit_number = 7,
		ram_block13a_263.port_b_last_address = 139263,
		ram_block13a_263.port_b_logical_ram_depth = 262144,
		ram_block13a_263.port_b_logical_ram_width = 16,
		ram_block13a_263.port_b_read_enable_clock = "clock1",
		ram_block13a_263.ram_block_type = "AUTO",
		ram_block13a_263.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_264
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_264portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_264.clk0_core_clock_enable = "ena0",
		ram_block13a_264.clk0_input_clock_enable = "none",
		ram_block13a_264.clk1_core_clock_enable = "none",
		ram_block13a_264.clk1_input_clock_enable = "none",
		ram_block13a_264.clk1_output_clock_enable = "ena1",
		ram_block13a_264.connectivity_checking = "OFF",
		ram_block13a_264.data_interleave_offset_in_bits = 16,
		ram_block13a_264.data_interleave_width_in_bits = 1,
		ram_block13a_264.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_264.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_264.operation_mode = "dual_port",
		ram_block13a_264.port_a_address_width = 11,
		ram_block13a_264.port_a_data_width = 4,
		ram_block13a_264.port_a_first_address = 32768,
		ram_block13a_264.port_a_first_bit_number = 8,
		ram_block13a_264.port_a_last_address = 34815,
		ram_block13a_264.port_a_logical_ram_depth = 65536,
		ram_block13a_264.port_a_logical_ram_width = 64,
		ram_block13a_264.port_b_address_clear = "none",
		ram_block13a_264.port_b_address_clock = "clock1",
		ram_block13a_264.port_b_address_width = 13,
		ram_block13a_264.port_b_data_out_clear = "none",
		ram_block13a_264.port_b_data_out_clock = "clock1",
		ram_block13a_264.port_b_data_width = 1,
		ram_block13a_264.port_b_first_address = 131072,
		ram_block13a_264.port_b_first_bit_number = 8,
		ram_block13a_264.port_b_last_address = 139263,
		ram_block13a_264.port_b_logical_ram_depth = 262144,
		ram_block13a_264.port_b_logical_ram_width = 16,
		ram_block13a_264.port_b_read_enable_clock = "clock1",
		ram_block13a_264.ram_block_type = "AUTO",
		ram_block13a_264.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_265
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_265portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_265.clk0_core_clock_enable = "ena0",
		ram_block13a_265.clk0_input_clock_enable = "none",
		ram_block13a_265.clk1_core_clock_enable = "none",
		ram_block13a_265.clk1_input_clock_enable = "none",
		ram_block13a_265.clk1_output_clock_enable = "ena1",
		ram_block13a_265.connectivity_checking = "OFF",
		ram_block13a_265.data_interleave_offset_in_bits = 16,
		ram_block13a_265.data_interleave_width_in_bits = 1,
		ram_block13a_265.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_265.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_265.operation_mode = "dual_port",
		ram_block13a_265.port_a_address_width = 11,
		ram_block13a_265.port_a_data_width = 4,
		ram_block13a_265.port_a_first_address = 32768,
		ram_block13a_265.port_a_first_bit_number = 9,
		ram_block13a_265.port_a_last_address = 34815,
		ram_block13a_265.port_a_logical_ram_depth = 65536,
		ram_block13a_265.port_a_logical_ram_width = 64,
		ram_block13a_265.port_b_address_clear = "none",
		ram_block13a_265.port_b_address_clock = "clock1",
		ram_block13a_265.port_b_address_width = 13,
		ram_block13a_265.port_b_data_out_clear = "none",
		ram_block13a_265.port_b_data_out_clock = "clock1",
		ram_block13a_265.port_b_data_width = 1,
		ram_block13a_265.port_b_first_address = 131072,
		ram_block13a_265.port_b_first_bit_number = 9,
		ram_block13a_265.port_b_last_address = 139263,
		ram_block13a_265.port_b_logical_ram_depth = 262144,
		ram_block13a_265.port_b_logical_ram_width = 16,
		ram_block13a_265.port_b_read_enable_clock = "clock1",
		ram_block13a_265.ram_block_type = "AUTO",
		ram_block13a_265.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_266
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_266portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_266.clk0_core_clock_enable = "ena0",
		ram_block13a_266.clk0_input_clock_enable = "none",
		ram_block13a_266.clk1_core_clock_enable = "none",
		ram_block13a_266.clk1_input_clock_enable = "none",
		ram_block13a_266.clk1_output_clock_enable = "ena1",
		ram_block13a_266.connectivity_checking = "OFF",
		ram_block13a_266.data_interleave_offset_in_bits = 16,
		ram_block13a_266.data_interleave_width_in_bits = 1,
		ram_block13a_266.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_266.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_266.operation_mode = "dual_port",
		ram_block13a_266.port_a_address_width = 11,
		ram_block13a_266.port_a_data_width = 4,
		ram_block13a_266.port_a_first_address = 32768,
		ram_block13a_266.port_a_first_bit_number = 10,
		ram_block13a_266.port_a_last_address = 34815,
		ram_block13a_266.port_a_logical_ram_depth = 65536,
		ram_block13a_266.port_a_logical_ram_width = 64,
		ram_block13a_266.port_b_address_clear = "none",
		ram_block13a_266.port_b_address_clock = "clock1",
		ram_block13a_266.port_b_address_width = 13,
		ram_block13a_266.port_b_data_out_clear = "none",
		ram_block13a_266.port_b_data_out_clock = "clock1",
		ram_block13a_266.port_b_data_width = 1,
		ram_block13a_266.port_b_first_address = 131072,
		ram_block13a_266.port_b_first_bit_number = 10,
		ram_block13a_266.port_b_last_address = 139263,
		ram_block13a_266.port_b_logical_ram_depth = 262144,
		ram_block13a_266.port_b_logical_ram_width = 16,
		ram_block13a_266.port_b_read_enable_clock = "clock1",
		ram_block13a_266.ram_block_type = "AUTO",
		ram_block13a_266.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_267
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_267portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_267.clk0_core_clock_enable = "ena0",
		ram_block13a_267.clk0_input_clock_enable = "none",
		ram_block13a_267.clk1_core_clock_enable = "none",
		ram_block13a_267.clk1_input_clock_enable = "none",
		ram_block13a_267.clk1_output_clock_enable = "ena1",
		ram_block13a_267.connectivity_checking = "OFF",
		ram_block13a_267.data_interleave_offset_in_bits = 16,
		ram_block13a_267.data_interleave_width_in_bits = 1,
		ram_block13a_267.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_267.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_267.operation_mode = "dual_port",
		ram_block13a_267.port_a_address_width = 11,
		ram_block13a_267.port_a_data_width = 4,
		ram_block13a_267.port_a_first_address = 32768,
		ram_block13a_267.port_a_first_bit_number = 11,
		ram_block13a_267.port_a_last_address = 34815,
		ram_block13a_267.port_a_logical_ram_depth = 65536,
		ram_block13a_267.port_a_logical_ram_width = 64,
		ram_block13a_267.port_b_address_clear = "none",
		ram_block13a_267.port_b_address_clock = "clock1",
		ram_block13a_267.port_b_address_width = 13,
		ram_block13a_267.port_b_data_out_clear = "none",
		ram_block13a_267.port_b_data_out_clock = "clock1",
		ram_block13a_267.port_b_data_width = 1,
		ram_block13a_267.port_b_first_address = 131072,
		ram_block13a_267.port_b_first_bit_number = 11,
		ram_block13a_267.port_b_last_address = 139263,
		ram_block13a_267.port_b_logical_ram_depth = 262144,
		ram_block13a_267.port_b_logical_ram_width = 16,
		ram_block13a_267.port_b_read_enable_clock = "clock1",
		ram_block13a_267.ram_block_type = "AUTO",
		ram_block13a_267.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_268
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_268portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_268.clk0_core_clock_enable = "ena0",
		ram_block13a_268.clk0_input_clock_enable = "none",
		ram_block13a_268.clk1_core_clock_enable = "none",
		ram_block13a_268.clk1_input_clock_enable = "none",
		ram_block13a_268.clk1_output_clock_enable = "ena1",
		ram_block13a_268.connectivity_checking = "OFF",
		ram_block13a_268.data_interleave_offset_in_bits = 16,
		ram_block13a_268.data_interleave_width_in_bits = 1,
		ram_block13a_268.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_268.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_268.operation_mode = "dual_port",
		ram_block13a_268.port_a_address_width = 11,
		ram_block13a_268.port_a_data_width = 4,
		ram_block13a_268.port_a_first_address = 32768,
		ram_block13a_268.port_a_first_bit_number = 12,
		ram_block13a_268.port_a_last_address = 34815,
		ram_block13a_268.port_a_logical_ram_depth = 65536,
		ram_block13a_268.port_a_logical_ram_width = 64,
		ram_block13a_268.port_b_address_clear = "none",
		ram_block13a_268.port_b_address_clock = "clock1",
		ram_block13a_268.port_b_address_width = 13,
		ram_block13a_268.port_b_data_out_clear = "none",
		ram_block13a_268.port_b_data_out_clock = "clock1",
		ram_block13a_268.port_b_data_width = 1,
		ram_block13a_268.port_b_first_address = 131072,
		ram_block13a_268.port_b_first_bit_number = 12,
		ram_block13a_268.port_b_last_address = 139263,
		ram_block13a_268.port_b_logical_ram_depth = 262144,
		ram_block13a_268.port_b_logical_ram_width = 16,
		ram_block13a_268.port_b_read_enable_clock = "clock1",
		ram_block13a_268.ram_block_type = "AUTO",
		ram_block13a_268.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_269
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_269portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_269.clk0_core_clock_enable = "ena0",
		ram_block13a_269.clk0_input_clock_enable = "none",
		ram_block13a_269.clk1_core_clock_enable = "none",
		ram_block13a_269.clk1_input_clock_enable = "none",
		ram_block13a_269.clk1_output_clock_enable = "ena1",
		ram_block13a_269.connectivity_checking = "OFF",
		ram_block13a_269.data_interleave_offset_in_bits = 16,
		ram_block13a_269.data_interleave_width_in_bits = 1,
		ram_block13a_269.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_269.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_269.operation_mode = "dual_port",
		ram_block13a_269.port_a_address_width = 11,
		ram_block13a_269.port_a_data_width = 4,
		ram_block13a_269.port_a_first_address = 32768,
		ram_block13a_269.port_a_first_bit_number = 13,
		ram_block13a_269.port_a_last_address = 34815,
		ram_block13a_269.port_a_logical_ram_depth = 65536,
		ram_block13a_269.port_a_logical_ram_width = 64,
		ram_block13a_269.port_b_address_clear = "none",
		ram_block13a_269.port_b_address_clock = "clock1",
		ram_block13a_269.port_b_address_width = 13,
		ram_block13a_269.port_b_data_out_clear = "none",
		ram_block13a_269.port_b_data_out_clock = "clock1",
		ram_block13a_269.port_b_data_width = 1,
		ram_block13a_269.port_b_first_address = 131072,
		ram_block13a_269.port_b_first_bit_number = 13,
		ram_block13a_269.port_b_last_address = 139263,
		ram_block13a_269.port_b_logical_ram_depth = 262144,
		ram_block13a_269.port_b_logical_ram_width = 16,
		ram_block13a_269.port_b_read_enable_clock = "clock1",
		ram_block13a_269.ram_block_type = "AUTO",
		ram_block13a_269.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_270
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_270portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_270.clk0_core_clock_enable = "ena0",
		ram_block13a_270.clk0_input_clock_enable = "none",
		ram_block13a_270.clk1_core_clock_enable = "none",
		ram_block13a_270.clk1_input_clock_enable = "none",
		ram_block13a_270.clk1_output_clock_enable = "ena1",
		ram_block13a_270.connectivity_checking = "OFF",
		ram_block13a_270.data_interleave_offset_in_bits = 16,
		ram_block13a_270.data_interleave_width_in_bits = 1,
		ram_block13a_270.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_270.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_270.operation_mode = "dual_port",
		ram_block13a_270.port_a_address_width = 11,
		ram_block13a_270.port_a_data_width = 4,
		ram_block13a_270.port_a_first_address = 32768,
		ram_block13a_270.port_a_first_bit_number = 14,
		ram_block13a_270.port_a_last_address = 34815,
		ram_block13a_270.port_a_logical_ram_depth = 65536,
		ram_block13a_270.port_a_logical_ram_width = 64,
		ram_block13a_270.port_b_address_clear = "none",
		ram_block13a_270.port_b_address_clock = "clock1",
		ram_block13a_270.port_b_address_width = 13,
		ram_block13a_270.port_b_data_out_clear = "none",
		ram_block13a_270.port_b_data_out_clock = "clock1",
		ram_block13a_270.port_b_data_width = 1,
		ram_block13a_270.port_b_first_address = 131072,
		ram_block13a_270.port_b_first_bit_number = 14,
		ram_block13a_270.port_b_last_address = 139263,
		ram_block13a_270.port_b_logical_ram_depth = 262144,
		ram_block13a_270.port_b_logical_ram_width = 16,
		ram_block13a_270.port_b_read_enable_clock = "clock1",
		ram_block13a_270.ram_block_type = "AUTO",
		ram_block13a_270.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_271
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_271portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_271.clk0_core_clock_enable = "ena0",
		ram_block13a_271.clk0_input_clock_enable = "none",
		ram_block13a_271.clk1_core_clock_enable = "none",
		ram_block13a_271.clk1_input_clock_enable = "none",
		ram_block13a_271.clk1_output_clock_enable = "ena1",
		ram_block13a_271.connectivity_checking = "OFF",
		ram_block13a_271.data_interleave_offset_in_bits = 16,
		ram_block13a_271.data_interleave_width_in_bits = 1,
		ram_block13a_271.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_271.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_271.operation_mode = "dual_port",
		ram_block13a_271.port_a_address_width = 11,
		ram_block13a_271.port_a_data_width = 4,
		ram_block13a_271.port_a_first_address = 32768,
		ram_block13a_271.port_a_first_bit_number = 15,
		ram_block13a_271.port_a_last_address = 34815,
		ram_block13a_271.port_a_logical_ram_depth = 65536,
		ram_block13a_271.port_a_logical_ram_width = 64,
		ram_block13a_271.port_b_address_clear = "none",
		ram_block13a_271.port_b_address_clock = "clock1",
		ram_block13a_271.port_b_address_width = 13,
		ram_block13a_271.port_b_data_out_clear = "none",
		ram_block13a_271.port_b_data_out_clock = "clock1",
		ram_block13a_271.port_b_data_width = 1,
		ram_block13a_271.port_b_first_address = 131072,
		ram_block13a_271.port_b_first_bit_number = 15,
		ram_block13a_271.port_b_last_address = 139263,
		ram_block13a_271.port_b_logical_ram_depth = 262144,
		ram_block13a_271.port_b_logical_ram_width = 16,
		ram_block13a_271.port_b_read_enable_clock = "clock1",
		ram_block13a_271.ram_block_type = "AUTO",
		ram_block13a_271.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_272
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_272portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_272.clk0_core_clock_enable = "ena0",
		ram_block13a_272.clk0_input_clock_enable = "none",
		ram_block13a_272.clk1_core_clock_enable = "none",
		ram_block13a_272.clk1_input_clock_enable = "none",
		ram_block13a_272.clk1_output_clock_enable = "ena1",
		ram_block13a_272.connectivity_checking = "OFF",
		ram_block13a_272.data_interleave_offset_in_bits = 16,
		ram_block13a_272.data_interleave_width_in_bits = 1,
		ram_block13a_272.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_272.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_272.operation_mode = "dual_port",
		ram_block13a_272.port_a_address_width = 11,
		ram_block13a_272.port_a_data_width = 4,
		ram_block13a_272.port_a_first_address = 34816,
		ram_block13a_272.port_a_first_bit_number = 0,
		ram_block13a_272.port_a_last_address = 36863,
		ram_block13a_272.port_a_logical_ram_depth = 65536,
		ram_block13a_272.port_a_logical_ram_width = 64,
		ram_block13a_272.port_b_address_clear = "none",
		ram_block13a_272.port_b_address_clock = "clock1",
		ram_block13a_272.port_b_address_width = 13,
		ram_block13a_272.port_b_data_out_clear = "none",
		ram_block13a_272.port_b_data_out_clock = "clock1",
		ram_block13a_272.port_b_data_width = 1,
		ram_block13a_272.port_b_first_address = 139264,
		ram_block13a_272.port_b_first_bit_number = 0,
		ram_block13a_272.port_b_last_address = 147455,
		ram_block13a_272.port_b_logical_ram_depth = 262144,
		ram_block13a_272.port_b_logical_ram_width = 16,
		ram_block13a_272.port_b_read_enable_clock = "clock1",
		ram_block13a_272.ram_block_type = "AUTO",
		ram_block13a_272.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_273
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_273portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_273.clk0_core_clock_enable = "ena0",
		ram_block13a_273.clk0_input_clock_enable = "none",
		ram_block13a_273.clk1_core_clock_enable = "none",
		ram_block13a_273.clk1_input_clock_enable = "none",
		ram_block13a_273.clk1_output_clock_enable = "ena1",
		ram_block13a_273.connectivity_checking = "OFF",
		ram_block13a_273.data_interleave_offset_in_bits = 16,
		ram_block13a_273.data_interleave_width_in_bits = 1,
		ram_block13a_273.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_273.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_273.operation_mode = "dual_port",
		ram_block13a_273.port_a_address_width = 11,
		ram_block13a_273.port_a_data_width = 4,
		ram_block13a_273.port_a_first_address = 34816,
		ram_block13a_273.port_a_first_bit_number = 1,
		ram_block13a_273.port_a_last_address = 36863,
		ram_block13a_273.port_a_logical_ram_depth = 65536,
		ram_block13a_273.port_a_logical_ram_width = 64,
		ram_block13a_273.port_b_address_clear = "none",
		ram_block13a_273.port_b_address_clock = "clock1",
		ram_block13a_273.port_b_address_width = 13,
		ram_block13a_273.port_b_data_out_clear = "none",
		ram_block13a_273.port_b_data_out_clock = "clock1",
		ram_block13a_273.port_b_data_width = 1,
		ram_block13a_273.port_b_first_address = 139264,
		ram_block13a_273.port_b_first_bit_number = 1,
		ram_block13a_273.port_b_last_address = 147455,
		ram_block13a_273.port_b_logical_ram_depth = 262144,
		ram_block13a_273.port_b_logical_ram_width = 16,
		ram_block13a_273.port_b_read_enable_clock = "clock1",
		ram_block13a_273.ram_block_type = "AUTO",
		ram_block13a_273.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_274
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_274portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_274.clk0_core_clock_enable = "ena0",
		ram_block13a_274.clk0_input_clock_enable = "none",
		ram_block13a_274.clk1_core_clock_enable = "none",
		ram_block13a_274.clk1_input_clock_enable = "none",
		ram_block13a_274.clk1_output_clock_enable = "ena1",
		ram_block13a_274.connectivity_checking = "OFF",
		ram_block13a_274.data_interleave_offset_in_bits = 16,
		ram_block13a_274.data_interleave_width_in_bits = 1,
		ram_block13a_274.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_274.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_274.operation_mode = "dual_port",
		ram_block13a_274.port_a_address_width = 11,
		ram_block13a_274.port_a_data_width = 4,
		ram_block13a_274.port_a_first_address = 34816,
		ram_block13a_274.port_a_first_bit_number = 2,
		ram_block13a_274.port_a_last_address = 36863,
		ram_block13a_274.port_a_logical_ram_depth = 65536,
		ram_block13a_274.port_a_logical_ram_width = 64,
		ram_block13a_274.port_b_address_clear = "none",
		ram_block13a_274.port_b_address_clock = "clock1",
		ram_block13a_274.port_b_address_width = 13,
		ram_block13a_274.port_b_data_out_clear = "none",
		ram_block13a_274.port_b_data_out_clock = "clock1",
		ram_block13a_274.port_b_data_width = 1,
		ram_block13a_274.port_b_first_address = 139264,
		ram_block13a_274.port_b_first_bit_number = 2,
		ram_block13a_274.port_b_last_address = 147455,
		ram_block13a_274.port_b_logical_ram_depth = 262144,
		ram_block13a_274.port_b_logical_ram_width = 16,
		ram_block13a_274.port_b_read_enable_clock = "clock1",
		ram_block13a_274.ram_block_type = "AUTO",
		ram_block13a_274.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_275
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_275portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_275.clk0_core_clock_enable = "ena0",
		ram_block13a_275.clk0_input_clock_enable = "none",
		ram_block13a_275.clk1_core_clock_enable = "none",
		ram_block13a_275.clk1_input_clock_enable = "none",
		ram_block13a_275.clk1_output_clock_enable = "ena1",
		ram_block13a_275.connectivity_checking = "OFF",
		ram_block13a_275.data_interleave_offset_in_bits = 16,
		ram_block13a_275.data_interleave_width_in_bits = 1,
		ram_block13a_275.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_275.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_275.operation_mode = "dual_port",
		ram_block13a_275.port_a_address_width = 11,
		ram_block13a_275.port_a_data_width = 4,
		ram_block13a_275.port_a_first_address = 34816,
		ram_block13a_275.port_a_first_bit_number = 3,
		ram_block13a_275.port_a_last_address = 36863,
		ram_block13a_275.port_a_logical_ram_depth = 65536,
		ram_block13a_275.port_a_logical_ram_width = 64,
		ram_block13a_275.port_b_address_clear = "none",
		ram_block13a_275.port_b_address_clock = "clock1",
		ram_block13a_275.port_b_address_width = 13,
		ram_block13a_275.port_b_data_out_clear = "none",
		ram_block13a_275.port_b_data_out_clock = "clock1",
		ram_block13a_275.port_b_data_width = 1,
		ram_block13a_275.port_b_first_address = 139264,
		ram_block13a_275.port_b_first_bit_number = 3,
		ram_block13a_275.port_b_last_address = 147455,
		ram_block13a_275.port_b_logical_ram_depth = 262144,
		ram_block13a_275.port_b_logical_ram_width = 16,
		ram_block13a_275.port_b_read_enable_clock = "clock1",
		ram_block13a_275.ram_block_type = "AUTO",
		ram_block13a_275.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_276
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_276portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_276.clk0_core_clock_enable = "ena0",
		ram_block13a_276.clk0_input_clock_enable = "none",
		ram_block13a_276.clk1_core_clock_enable = "none",
		ram_block13a_276.clk1_input_clock_enable = "none",
		ram_block13a_276.clk1_output_clock_enable = "ena1",
		ram_block13a_276.connectivity_checking = "OFF",
		ram_block13a_276.data_interleave_offset_in_bits = 16,
		ram_block13a_276.data_interleave_width_in_bits = 1,
		ram_block13a_276.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_276.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_276.operation_mode = "dual_port",
		ram_block13a_276.port_a_address_width = 11,
		ram_block13a_276.port_a_data_width = 4,
		ram_block13a_276.port_a_first_address = 34816,
		ram_block13a_276.port_a_first_bit_number = 4,
		ram_block13a_276.port_a_last_address = 36863,
		ram_block13a_276.port_a_logical_ram_depth = 65536,
		ram_block13a_276.port_a_logical_ram_width = 64,
		ram_block13a_276.port_b_address_clear = "none",
		ram_block13a_276.port_b_address_clock = "clock1",
		ram_block13a_276.port_b_address_width = 13,
		ram_block13a_276.port_b_data_out_clear = "none",
		ram_block13a_276.port_b_data_out_clock = "clock1",
		ram_block13a_276.port_b_data_width = 1,
		ram_block13a_276.port_b_first_address = 139264,
		ram_block13a_276.port_b_first_bit_number = 4,
		ram_block13a_276.port_b_last_address = 147455,
		ram_block13a_276.port_b_logical_ram_depth = 262144,
		ram_block13a_276.port_b_logical_ram_width = 16,
		ram_block13a_276.port_b_read_enable_clock = "clock1",
		ram_block13a_276.ram_block_type = "AUTO",
		ram_block13a_276.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_277
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_277portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_277.clk0_core_clock_enable = "ena0",
		ram_block13a_277.clk0_input_clock_enable = "none",
		ram_block13a_277.clk1_core_clock_enable = "none",
		ram_block13a_277.clk1_input_clock_enable = "none",
		ram_block13a_277.clk1_output_clock_enable = "ena1",
		ram_block13a_277.connectivity_checking = "OFF",
		ram_block13a_277.data_interleave_offset_in_bits = 16,
		ram_block13a_277.data_interleave_width_in_bits = 1,
		ram_block13a_277.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_277.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_277.operation_mode = "dual_port",
		ram_block13a_277.port_a_address_width = 11,
		ram_block13a_277.port_a_data_width = 4,
		ram_block13a_277.port_a_first_address = 34816,
		ram_block13a_277.port_a_first_bit_number = 5,
		ram_block13a_277.port_a_last_address = 36863,
		ram_block13a_277.port_a_logical_ram_depth = 65536,
		ram_block13a_277.port_a_logical_ram_width = 64,
		ram_block13a_277.port_b_address_clear = "none",
		ram_block13a_277.port_b_address_clock = "clock1",
		ram_block13a_277.port_b_address_width = 13,
		ram_block13a_277.port_b_data_out_clear = "none",
		ram_block13a_277.port_b_data_out_clock = "clock1",
		ram_block13a_277.port_b_data_width = 1,
		ram_block13a_277.port_b_first_address = 139264,
		ram_block13a_277.port_b_first_bit_number = 5,
		ram_block13a_277.port_b_last_address = 147455,
		ram_block13a_277.port_b_logical_ram_depth = 262144,
		ram_block13a_277.port_b_logical_ram_width = 16,
		ram_block13a_277.port_b_read_enable_clock = "clock1",
		ram_block13a_277.ram_block_type = "AUTO",
		ram_block13a_277.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_278
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_278portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_278.clk0_core_clock_enable = "ena0",
		ram_block13a_278.clk0_input_clock_enable = "none",
		ram_block13a_278.clk1_core_clock_enable = "none",
		ram_block13a_278.clk1_input_clock_enable = "none",
		ram_block13a_278.clk1_output_clock_enable = "ena1",
		ram_block13a_278.connectivity_checking = "OFF",
		ram_block13a_278.data_interleave_offset_in_bits = 16,
		ram_block13a_278.data_interleave_width_in_bits = 1,
		ram_block13a_278.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_278.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_278.operation_mode = "dual_port",
		ram_block13a_278.port_a_address_width = 11,
		ram_block13a_278.port_a_data_width = 4,
		ram_block13a_278.port_a_first_address = 34816,
		ram_block13a_278.port_a_first_bit_number = 6,
		ram_block13a_278.port_a_last_address = 36863,
		ram_block13a_278.port_a_logical_ram_depth = 65536,
		ram_block13a_278.port_a_logical_ram_width = 64,
		ram_block13a_278.port_b_address_clear = "none",
		ram_block13a_278.port_b_address_clock = "clock1",
		ram_block13a_278.port_b_address_width = 13,
		ram_block13a_278.port_b_data_out_clear = "none",
		ram_block13a_278.port_b_data_out_clock = "clock1",
		ram_block13a_278.port_b_data_width = 1,
		ram_block13a_278.port_b_first_address = 139264,
		ram_block13a_278.port_b_first_bit_number = 6,
		ram_block13a_278.port_b_last_address = 147455,
		ram_block13a_278.port_b_logical_ram_depth = 262144,
		ram_block13a_278.port_b_logical_ram_width = 16,
		ram_block13a_278.port_b_read_enable_clock = "clock1",
		ram_block13a_278.ram_block_type = "AUTO",
		ram_block13a_278.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_279
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_279portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_279.clk0_core_clock_enable = "ena0",
		ram_block13a_279.clk0_input_clock_enable = "none",
		ram_block13a_279.clk1_core_clock_enable = "none",
		ram_block13a_279.clk1_input_clock_enable = "none",
		ram_block13a_279.clk1_output_clock_enable = "ena1",
		ram_block13a_279.connectivity_checking = "OFF",
		ram_block13a_279.data_interleave_offset_in_bits = 16,
		ram_block13a_279.data_interleave_width_in_bits = 1,
		ram_block13a_279.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_279.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_279.operation_mode = "dual_port",
		ram_block13a_279.port_a_address_width = 11,
		ram_block13a_279.port_a_data_width = 4,
		ram_block13a_279.port_a_first_address = 34816,
		ram_block13a_279.port_a_first_bit_number = 7,
		ram_block13a_279.port_a_last_address = 36863,
		ram_block13a_279.port_a_logical_ram_depth = 65536,
		ram_block13a_279.port_a_logical_ram_width = 64,
		ram_block13a_279.port_b_address_clear = "none",
		ram_block13a_279.port_b_address_clock = "clock1",
		ram_block13a_279.port_b_address_width = 13,
		ram_block13a_279.port_b_data_out_clear = "none",
		ram_block13a_279.port_b_data_out_clock = "clock1",
		ram_block13a_279.port_b_data_width = 1,
		ram_block13a_279.port_b_first_address = 139264,
		ram_block13a_279.port_b_first_bit_number = 7,
		ram_block13a_279.port_b_last_address = 147455,
		ram_block13a_279.port_b_logical_ram_depth = 262144,
		ram_block13a_279.port_b_logical_ram_width = 16,
		ram_block13a_279.port_b_read_enable_clock = "clock1",
		ram_block13a_279.ram_block_type = "AUTO",
		ram_block13a_279.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_280
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_280portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_280.clk0_core_clock_enable = "ena0",
		ram_block13a_280.clk0_input_clock_enable = "none",
		ram_block13a_280.clk1_core_clock_enable = "none",
		ram_block13a_280.clk1_input_clock_enable = "none",
		ram_block13a_280.clk1_output_clock_enable = "ena1",
		ram_block13a_280.connectivity_checking = "OFF",
		ram_block13a_280.data_interleave_offset_in_bits = 16,
		ram_block13a_280.data_interleave_width_in_bits = 1,
		ram_block13a_280.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_280.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_280.operation_mode = "dual_port",
		ram_block13a_280.port_a_address_width = 11,
		ram_block13a_280.port_a_data_width = 4,
		ram_block13a_280.port_a_first_address = 34816,
		ram_block13a_280.port_a_first_bit_number = 8,
		ram_block13a_280.port_a_last_address = 36863,
		ram_block13a_280.port_a_logical_ram_depth = 65536,
		ram_block13a_280.port_a_logical_ram_width = 64,
		ram_block13a_280.port_b_address_clear = "none",
		ram_block13a_280.port_b_address_clock = "clock1",
		ram_block13a_280.port_b_address_width = 13,
		ram_block13a_280.port_b_data_out_clear = "none",
		ram_block13a_280.port_b_data_out_clock = "clock1",
		ram_block13a_280.port_b_data_width = 1,
		ram_block13a_280.port_b_first_address = 139264,
		ram_block13a_280.port_b_first_bit_number = 8,
		ram_block13a_280.port_b_last_address = 147455,
		ram_block13a_280.port_b_logical_ram_depth = 262144,
		ram_block13a_280.port_b_logical_ram_width = 16,
		ram_block13a_280.port_b_read_enable_clock = "clock1",
		ram_block13a_280.ram_block_type = "AUTO",
		ram_block13a_280.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_281
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_281portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_281.clk0_core_clock_enable = "ena0",
		ram_block13a_281.clk0_input_clock_enable = "none",
		ram_block13a_281.clk1_core_clock_enable = "none",
		ram_block13a_281.clk1_input_clock_enable = "none",
		ram_block13a_281.clk1_output_clock_enable = "ena1",
		ram_block13a_281.connectivity_checking = "OFF",
		ram_block13a_281.data_interleave_offset_in_bits = 16,
		ram_block13a_281.data_interleave_width_in_bits = 1,
		ram_block13a_281.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_281.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_281.operation_mode = "dual_port",
		ram_block13a_281.port_a_address_width = 11,
		ram_block13a_281.port_a_data_width = 4,
		ram_block13a_281.port_a_first_address = 34816,
		ram_block13a_281.port_a_first_bit_number = 9,
		ram_block13a_281.port_a_last_address = 36863,
		ram_block13a_281.port_a_logical_ram_depth = 65536,
		ram_block13a_281.port_a_logical_ram_width = 64,
		ram_block13a_281.port_b_address_clear = "none",
		ram_block13a_281.port_b_address_clock = "clock1",
		ram_block13a_281.port_b_address_width = 13,
		ram_block13a_281.port_b_data_out_clear = "none",
		ram_block13a_281.port_b_data_out_clock = "clock1",
		ram_block13a_281.port_b_data_width = 1,
		ram_block13a_281.port_b_first_address = 139264,
		ram_block13a_281.port_b_first_bit_number = 9,
		ram_block13a_281.port_b_last_address = 147455,
		ram_block13a_281.port_b_logical_ram_depth = 262144,
		ram_block13a_281.port_b_logical_ram_width = 16,
		ram_block13a_281.port_b_read_enable_clock = "clock1",
		ram_block13a_281.ram_block_type = "AUTO",
		ram_block13a_281.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_282
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_282portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_282.clk0_core_clock_enable = "ena0",
		ram_block13a_282.clk0_input_clock_enable = "none",
		ram_block13a_282.clk1_core_clock_enable = "none",
		ram_block13a_282.clk1_input_clock_enable = "none",
		ram_block13a_282.clk1_output_clock_enable = "ena1",
		ram_block13a_282.connectivity_checking = "OFF",
		ram_block13a_282.data_interleave_offset_in_bits = 16,
		ram_block13a_282.data_interleave_width_in_bits = 1,
		ram_block13a_282.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_282.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_282.operation_mode = "dual_port",
		ram_block13a_282.port_a_address_width = 11,
		ram_block13a_282.port_a_data_width = 4,
		ram_block13a_282.port_a_first_address = 34816,
		ram_block13a_282.port_a_first_bit_number = 10,
		ram_block13a_282.port_a_last_address = 36863,
		ram_block13a_282.port_a_logical_ram_depth = 65536,
		ram_block13a_282.port_a_logical_ram_width = 64,
		ram_block13a_282.port_b_address_clear = "none",
		ram_block13a_282.port_b_address_clock = "clock1",
		ram_block13a_282.port_b_address_width = 13,
		ram_block13a_282.port_b_data_out_clear = "none",
		ram_block13a_282.port_b_data_out_clock = "clock1",
		ram_block13a_282.port_b_data_width = 1,
		ram_block13a_282.port_b_first_address = 139264,
		ram_block13a_282.port_b_first_bit_number = 10,
		ram_block13a_282.port_b_last_address = 147455,
		ram_block13a_282.port_b_logical_ram_depth = 262144,
		ram_block13a_282.port_b_logical_ram_width = 16,
		ram_block13a_282.port_b_read_enable_clock = "clock1",
		ram_block13a_282.ram_block_type = "AUTO",
		ram_block13a_282.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_283
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_283portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_283.clk0_core_clock_enable = "ena0",
		ram_block13a_283.clk0_input_clock_enable = "none",
		ram_block13a_283.clk1_core_clock_enable = "none",
		ram_block13a_283.clk1_input_clock_enable = "none",
		ram_block13a_283.clk1_output_clock_enable = "ena1",
		ram_block13a_283.connectivity_checking = "OFF",
		ram_block13a_283.data_interleave_offset_in_bits = 16,
		ram_block13a_283.data_interleave_width_in_bits = 1,
		ram_block13a_283.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_283.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_283.operation_mode = "dual_port",
		ram_block13a_283.port_a_address_width = 11,
		ram_block13a_283.port_a_data_width = 4,
		ram_block13a_283.port_a_first_address = 34816,
		ram_block13a_283.port_a_first_bit_number = 11,
		ram_block13a_283.port_a_last_address = 36863,
		ram_block13a_283.port_a_logical_ram_depth = 65536,
		ram_block13a_283.port_a_logical_ram_width = 64,
		ram_block13a_283.port_b_address_clear = "none",
		ram_block13a_283.port_b_address_clock = "clock1",
		ram_block13a_283.port_b_address_width = 13,
		ram_block13a_283.port_b_data_out_clear = "none",
		ram_block13a_283.port_b_data_out_clock = "clock1",
		ram_block13a_283.port_b_data_width = 1,
		ram_block13a_283.port_b_first_address = 139264,
		ram_block13a_283.port_b_first_bit_number = 11,
		ram_block13a_283.port_b_last_address = 147455,
		ram_block13a_283.port_b_logical_ram_depth = 262144,
		ram_block13a_283.port_b_logical_ram_width = 16,
		ram_block13a_283.port_b_read_enable_clock = "clock1",
		ram_block13a_283.ram_block_type = "AUTO",
		ram_block13a_283.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_284
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_284portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_284.clk0_core_clock_enable = "ena0",
		ram_block13a_284.clk0_input_clock_enable = "none",
		ram_block13a_284.clk1_core_clock_enable = "none",
		ram_block13a_284.clk1_input_clock_enable = "none",
		ram_block13a_284.clk1_output_clock_enable = "ena1",
		ram_block13a_284.connectivity_checking = "OFF",
		ram_block13a_284.data_interleave_offset_in_bits = 16,
		ram_block13a_284.data_interleave_width_in_bits = 1,
		ram_block13a_284.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_284.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_284.operation_mode = "dual_port",
		ram_block13a_284.port_a_address_width = 11,
		ram_block13a_284.port_a_data_width = 4,
		ram_block13a_284.port_a_first_address = 34816,
		ram_block13a_284.port_a_first_bit_number = 12,
		ram_block13a_284.port_a_last_address = 36863,
		ram_block13a_284.port_a_logical_ram_depth = 65536,
		ram_block13a_284.port_a_logical_ram_width = 64,
		ram_block13a_284.port_b_address_clear = "none",
		ram_block13a_284.port_b_address_clock = "clock1",
		ram_block13a_284.port_b_address_width = 13,
		ram_block13a_284.port_b_data_out_clear = "none",
		ram_block13a_284.port_b_data_out_clock = "clock1",
		ram_block13a_284.port_b_data_width = 1,
		ram_block13a_284.port_b_first_address = 139264,
		ram_block13a_284.port_b_first_bit_number = 12,
		ram_block13a_284.port_b_last_address = 147455,
		ram_block13a_284.port_b_logical_ram_depth = 262144,
		ram_block13a_284.port_b_logical_ram_width = 16,
		ram_block13a_284.port_b_read_enable_clock = "clock1",
		ram_block13a_284.ram_block_type = "AUTO",
		ram_block13a_284.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_285
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_285portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_285.clk0_core_clock_enable = "ena0",
		ram_block13a_285.clk0_input_clock_enable = "none",
		ram_block13a_285.clk1_core_clock_enable = "none",
		ram_block13a_285.clk1_input_clock_enable = "none",
		ram_block13a_285.clk1_output_clock_enable = "ena1",
		ram_block13a_285.connectivity_checking = "OFF",
		ram_block13a_285.data_interleave_offset_in_bits = 16,
		ram_block13a_285.data_interleave_width_in_bits = 1,
		ram_block13a_285.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_285.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_285.operation_mode = "dual_port",
		ram_block13a_285.port_a_address_width = 11,
		ram_block13a_285.port_a_data_width = 4,
		ram_block13a_285.port_a_first_address = 34816,
		ram_block13a_285.port_a_first_bit_number = 13,
		ram_block13a_285.port_a_last_address = 36863,
		ram_block13a_285.port_a_logical_ram_depth = 65536,
		ram_block13a_285.port_a_logical_ram_width = 64,
		ram_block13a_285.port_b_address_clear = "none",
		ram_block13a_285.port_b_address_clock = "clock1",
		ram_block13a_285.port_b_address_width = 13,
		ram_block13a_285.port_b_data_out_clear = "none",
		ram_block13a_285.port_b_data_out_clock = "clock1",
		ram_block13a_285.port_b_data_width = 1,
		ram_block13a_285.port_b_first_address = 139264,
		ram_block13a_285.port_b_first_bit_number = 13,
		ram_block13a_285.port_b_last_address = 147455,
		ram_block13a_285.port_b_logical_ram_depth = 262144,
		ram_block13a_285.port_b_logical_ram_width = 16,
		ram_block13a_285.port_b_read_enable_clock = "clock1",
		ram_block13a_285.ram_block_type = "AUTO",
		ram_block13a_285.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_286
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_286portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_286.clk0_core_clock_enable = "ena0",
		ram_block13a_286.clk0_input_clock_enable = "none",
		ram_block13a_286.clk1_core_clock_enable = "none",
		ram_block13a_286.clk1_input_clock_enable = "none",
		ram_block13a_286.clk1_output_clock_enable = "ena1",
		ram_block13a_286.connectivity_checking = "OFF",
		ram_block13a_286.data_interleave_offset_in_bits = 16,
		ram_block13a_286.data_interleave_width_in_bits = 1,
		ram_block13a_286.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_286.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_286.operation_mode = "dual_port",
		ram_block13a_286.port_a_address_width = 11,
		ram_block13a_286.port_a_data_width = 4,
		ram_block13a_286.port_a_first_address = 34816,
		ram_block13a_286.port_a_first_bit_number = 14,
		ram_block13a_286.port_a_last_address = 36863,
		ram_block13a_286.port_a_logical_ram_depth = 65536,
		ram_block13a_286.port_a_logical_ram_width = 64,
		ram_block13a_286.port_b_address_clear = "none",
		ram_block13a_286.port_b_address_clock = "clock1",
		ram_block13a_286.port_b_address_width = 13,
		ram_block13a_286.port_b_data_out_clear = "none",
		ram_block13a_286.port_b_data_out_clock = "clock1",
		ram_block13a_286.port_b_data_width = 1,
		ram_block13a_286.port_b_first_address = 139264,
		ram_block13a_286.port_b_first_bit_number = 14,
		ram_block13a_286.port_b_last_address = 147455,
		ram_block13a_286.port_b_logical_ram_depth = 262144,
		ram_block13a_286.port_b_logical_ram_width = 16,
		ram_block13a_286.port_b_read_enable_clock = "clock1",
		ram_block13a_286.ram_block_type = "AUTO",
		ram_block13a_286.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_287
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_287portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_287.clk0_core_clock_enable = "ena0",
		ram_block13a_287.clk0_input_clock_enable = "none",
		ram_block13a_287.clk1_core_clock_enable = "none",
		ram_block13a_287.clk1_input_clock_enable = "none",
		ram_block13a_287.clk1_output_clock_enable = "ena1",
		ram_block13a_287.connectivity_checking = "OFF",
		ram_block13a_287.data_interleave_offset_in_bits = 16,
		ram_block13a_287.data_interleave_width_in_bits = 1,
		ram_block13a_287.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_287.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_287.operation_mode = "dual_port",
		ram_block13a_287.port_a_address_width = 11,
		ram_block13a_287.port_a_data_width = 4,
		ram_block13a_287.port_a_first_address = 34816,
		ram_block13a_287.port_a_first_bit_number = 15,
		ram_block13a_287.port_a_last_address = 36863,
		ram_block13a_287.port_a_logical_ram_depth = 65536,
		ram_block13a_287.port_a_logical_ram_width = 64,
		ram_block13a_287.port_b_address_clear = "none",
		ram_block13a_287.port_b_address_clock = "clock1",
		ram_block13a_287.port_b_address_width = 13,
		ram_block13a_287.port_b_data_out_clear = "none",
		ram_block13a_287.port_b_data_out_clock = "clock1",
		ram_block13a_287.port_b_data_width = 1,
		ram_block13a_287.port_b_first_address = 139264,
		ram_block13a_287.port_b_first_bit_number = 15,
		ram_block13a_287.port_b_last_address = 147455,
		ram_block13a_287.port_b_logical_ram_depth = 262144,
		ram_block13a_287.port_b_logical_ram_width = 16,
		ram_block13a_287.port_b_read_enable_clock = "clock1",
		ram_block13a_287.ram_block_type = "AUTO",
		ram_block13a_287.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_288
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_288portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_288.clk0_core_clock_enable = "ena0",
		ram_block13a_288.clk0_input_clock_enable = "none",
		ram_block13a_288.clk1_core_clock_enable = "none",
		ram_block13a_288.clk1_input_clock_enable = "none",
		ram_block13a_288.clk1_output_clock_enable = "ena1",
		ram_block13a_288.connectivity_checking = "OFF",
		ram_block13a_288.data_interleave_offset_in_bits = 16,
		ram_block13a_288.data_interleave_width_in_bits = 1,
		ram_block13a_288.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_288.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_288.operation_mode = "dual_port",
		ram_block13a_288.port_a_address_width = 11,
		ram_block13a_288.port_a_data_width = 4,
		ram_block13a_288.port_a_first_address = 36864,
		ram_block13a_288.port_a_first_bit_number = 0,
		ram_block13a_288.port_a_last_address = 38911,
		ram_block13a_288.port_a_logical_ram_depth = 65536,
		ram_block13a_288.port_a_logical_ram_width = 64,
		ram_block13a_288.port_b_address_clear = "none",
		ram_block13a_288.port_b_address_clock = "clock1",
		ram_block13a_288.port_b_address_width = 13,
		ram_block13a_288.port_b_data_out_clear = "none",
		ram_block13a_288.port_b_data_out_clock = "clock1",
		ram_block13a_288.port_b_data_width = 1,
		ram_block13a_288.port_b_first_address = 147456,
		ram_block13a_288.port_b_first_bit_number = 0,
		ram_block13a_288.port_b_last_address = 155647,
		ram_block13a_288.port_b_logical_ram_depth = 262144,
		ram_block13a_288.port_b_logical_ram_width = 16,
		ram_block13a_288.port_b_read_enable_clock = "clock1",
		ram_block13a_288.ram_block_type = "AUTO",
		ram_block13a_288.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_289
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_289portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_289.clk0_core_clock_enable = "ena0",
		ram_block13a_289.clk0_input_clock_enable = "none",
		ram_block13a_289.clk1_core_clock_enable = "none",
		ram_block13a_289.clk1_input_clock_enable = "none",
		ram_block13a_289.clk1_output_clock_enable = "ena1",
		ram_block13a_289.connectivity_checking = "OFF",
		ram_block13a_289.data_interleave_offset_in_bits = 16,
		ram_block13a_289.data_interleave_width_in_bits = 1,
		ram_block13a_289.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_289.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_289.operation_mode = "dual_port",
		ram_block13a_289.port_a_address_width = 11,
		ram_block13a_289.port_a_data_width = 4,
		ram_block13a_289.port_a_first_address = 36864,
		ram_block13a_289.port_a_first_bit_number = 1,
		ram_block13a_289.port_a_last_address = 38911,
		ram_block13a_289.port_a_logical_ram_depth = 65536,
		ram_block13a_289.port_a_logical_ram_width = 64,
		ram_block13a_289.port_b_address_clear = "none",
		ram_block13a_289.port_b_address_clock = "clock1",
		ram_block13a_289.port_b_address_width = 13,
		ram_block13a_289.port_b_data_out_clear = "none",
		ram_block13a_289.port_b_data_out_clock = "clock1",
		ram_block13a_289.port_b_data_width = 1,
		ram_block13a_289.port_b_first_address = 147456,
		ram_block13a_289.port_b_first_bit_number = 1,
		ram_block13a_289.port_b_last_address = 155647,
		ram_block13a_289.port_b_logical_ram_depth = 262144,
		ram_block13a_289.port_b_logical_ram_width = 16,
		ram_block13a_289.port_b_read_enable_clock = "clock1",
		ram_block13a_289.ram_block_type = "AUTO",
		ram_block13a_289.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_290
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_290portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_290.clk0_core_clock_enable = "ena0",
		ram_block13a_290.clk0_input_clock_enable = "none",
		ram_block13a_290.clk1_core_clock_enable = "none",
		ram_block13a_290.clk1_input_clock_enable = "none",
		ram_block13a_290.clk1_output_clock_enable = "ena1",
		ram_block13a_290.connectivity_checking = "OFF",
		ram_block13a_290.data_interleave_offset_in_bits = 16,
		ram_block13a_290.data_interleave_width_in_bits = 1,
		ram_block13a_290.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_290.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_290.operation_mode = "dual_port",
		ram_block13a_290.port_a_address_width = 11,
		ram_block13a_290.port_a_data_width = 4,
		ram_block13a_290.port_a_first_address = 36864,
		ram_block13a_290.port_a_first_bit_number = 2,
		ram_block13a_290.port_a_last_address = 38911,
		ram_block13a_290.port_a_logical_ram_depth = 65536,
		ram_block13a_290.port_a_logical_ram_width = 64,
		ram_block13a_290.port_b_address_clear = "none",
		ram_block13a_290.port_b_address_clock = "clock1",
		ram_block13a_290.port_b_address_width = 13,
		ram_block13a_290.port_b_data_out_clear = "none",
		ram_block13a_290.port_b_data_out_clock = "clock1",
		ram_block13a_290.port_b_data_width = 1,
		ram_block13a_290.port_b_first_address = 147456,
		ram_block13a_290.port_b_first_bit_number = 2,
		ram_block13a_290.port_b_last_address = 155647,
		ram_block13a_290.port_b_logical_ram_depth = 262144,
		ram_block13a_290.port_b_logical_ram_width = 16,
		ram_block13a_290.port_b_read_enable_clock = "clock1",
		ram_block13a_290.ram_block_type = "AUTO",
		ram_block13a_290.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_291
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_291portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_291.clk0_core_clock_enable = "ena0",
		ram_block13a_291.clk0_input_clock_enable = "none",
		ram_block13a_291.clk1_core_clock_enable = "none",
		ram_block13a_291.clk1_input_clock_enable = "none",
		ram_block13a_291.clk1_output_clock_enable = "ena1",
		ram_block13a_291.connectivity_checking = "OFF",
		ram_block13a_291.data_interleave_offset_in_bits = 16,
		ram_block13a_291.data_interleave_width_in_bits = 1,
		ram_block13a_291.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_291.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_291.operation_mode = "dual_port",
		ram_block13a_291.port_a_address_width = 11,
		ram_block13a_291.port_a_data_width = 4,
		ram_block13a_291.port_a_first_address = 36864,
		ram_block13a_291.port_a_first_bit_number = 3,
		ram_block13a_291.port_a_last_address = 38911,
		ram_block13a_291.port_a_logical_ram_depth = 65536,
		ram_block13a_291.port_a_logical_ram_width = 64,
		ram_block13a_291.port_b_address_clear = "none",
		ram_block13a_291.port_b_address_clock = "clock1",
		ram_block13a_291.port_b_address_width = 13,
		ram_block13a_291.port_b_data_out_clear = "none",
		ram_block13a_291.port_b_data_out_clock = "clock1",
		ram_block13a_291.port_b_data_width = 1,
		ram_block13a_291.port_b_first_address = 147456,
		ram_block13a_291.port_b_first_bit_number = 3,
		ram_block13a_291.port_b_last_address = 155647,
		ram_block13a_291.port_b_logical_ram_depth = 262144,
		ram_block13a_291.port_b_logical_ram_width = 16,
		ram_block13a_291.port_b_read_enable_clock = "clock1",
		ram_block13a_291.ram_block_type = "AUTO",
		ram_block13a_291.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_292
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_292portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_292.clk0_core_clock_enable = "ena0",
		ram_block13a_292.clk0_input_clock_enable = "none",
		ram_block13a_292.clk1_core_clock_enable = "none",
		ram_block13a_292.clk1_input_clock_enable = "none",
		ram_block13a_292.clk1_output_clock_enable = "ena1",
		ram_block13a_292.connectivity_checking = "OFF",
		ram_block13a_292.data_interleave_offset_in_bits = 16,
		ram_block13a_292.data_interleave_width_in_bits = 1,
		ram_block13a_292.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_292.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_292.operation_mode = "dual_port",
		ram_block13a_292.port_a_address_width = 11,
		ram_block13a_292.port_a_data_width = 4,
		ram_block13a_292.port_a_first_address = 36864,
		ram_block13a_292.port_a_first_bit_number = 4,
		ram_block13a_292.port_a_last_address = 38911,
		ram_block13a_292.port_a_logical_ram_depth = 65536,
		ram_block13a_292.port_a_logical_ram_width = 64,
		ram_block13a_292.port_b_address_clear = "none",
		ram_block13a_292.port_b_address_clock = "clock1",
		ram_block13a_292.port_b_address_width = 13,
		ram_block13a_292.port_b_data_out_clear = "none",
		ram_block13a_292.port_b_data_out_clock = "clock1",
		ram_block13a_292.port_b_data_width = 1,
		ram_block13a_292.port_b_first_address = 147456,
		ram_block13a_292.port_b_first_bit_number = 4,
		ram_block13a_292.port_b_last_address = 155647,
		ram_block13a_292.port_b_logical_ram_depth = 262144,
		ram_block13a_292.port_b_logical_ram_width = 16,
		ram_block13a_292.port_b_read_enable_clock = "clock1",
		ram_block13a_292.ram_block_type = "AUTO",
		ram_block13a_292.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_293
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_293portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_293.clk0_core_clock_enable = "ena0",
		ram_block13a_293.clk0_input_clock_enable = "none",
		ram_block13a_293.clk1_core_clock_enable = "none",
		ram_block13a_293.clk1_input_clock_enable = "none",
		ram_block13a_293.clk1_output_clock_enable = "ena1",
		ram_block13a_293.connectivity_checking = "OFF",
		ram_block13a_293.data_interleave_offset_in_bits = 16,
		ram_block13a_293.data_interleave_width_in_bits = 1,
		ram_block13a_293.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_293.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_293.operation_mode = "dual_port",
		ram_block13a_293.port_a_address_width = 11,
		ram_block13a_293.port_a_data_width = 4,
		ram_block13a_293.port_a_first_address = 36864,
		ram_block13a_293.port_a_first_bit_number = 5,
		ram_block13a_293.port_a_last_address = 38911,
		ram_block13a_293.port_a_logical_ram_depth = 65536,
		ram_block13a_293.port_a_logical_ram_width = 64,
		ram_block13a_293.port_b_address_clear = "none",
		ram_block13a_293.port_b_address_clock = "clock1",
		ram_block13a_293.port_b_address_width = 13,
		ram_block13a_293.port_b_data_out_clear = "none",
		ram_block13a_293.port_b_data_out_clock = "clock1",
		ram_block13a_293.port_b_data_width = 1,
		ram_block13a_293.port_b_first_address = 147456,
		ram_block13a_293.port_b_first_bit_number = 5,
		ram_block13a_293.port_b_last_address = 155647,
		ram_block13a_293.port_b_logical_ram_depth = 262144,
		ram_block13a_293.port_b_logical_ram_width = 16,
		ram_block13a_293.port_b_read_enable_clock = "clock1",
		ram_block13a_293.ram_block_type = "AUTO",
		ram_block13a_293.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_294
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_294portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_294.clk0_core_clock_enable = "ena0",
		ram_block13a_294.clk0_input_clock_enable = "none",
		ram_block13a_294.clk1_core_clock_enable = "none",
		ram_block13a_294.clk1_input_clock_enable = "none",
		ram_block13a_294.clk1_output_clock_enable = "ena1",
		ram_block13a_294.connectivity_checking = "OFF",
		ram_block13a_294.data_interleave_offset_in_bits = 16,
		ram_block13a_294.data_interleave_width_in_bits = 1,
		ram_block13a_294.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_294.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_294.operation_mode = "dual_port",
		ram_block13a_294.port_a_address_width = 11,
		ram_block13a_294.port_a_data_width = 4,
		ram_block13a_294.port_a_first_address = 36864,
		ram_block13a_294.port_a_first_bit_number = 6,
		ram_block13a_294.port_a_last_address = 38911,
		ram_block13a_294.port_a_logical_ram_depth = 65536,
		ram_block13a_294.port_a_logical_ram_width = 64,
		ram_block13a_294.port_b_address_clear = "none",
		ram_block13a_294.port_b_address_clock = "clock1",
		ram_block13a_294.port_b_address_width = 13,
		ram_block13a_294.port_b_data_out_clear = "none",
		ram_block13a_294.port_b_data_out_clock = "clock1",
		ram_block13a_294.port_b_data_width = 1,
		ram_block13a_294.port_b_first_address = 147456,
		ram_block13a_294.port_b_first_bit_number = 6,
		ram_block13a_294.port_b_last_address = 155647,
		ram_block13a_294.port_b_logical_ram_depth = 262144,
		ram_block13a_294.port_b_logical_ram_width = 16,
		ram_block13a_294.port_b_read_enable_clock = "clock1",
		ram_block13a_294.ram_block_type = "AUTO",
		ram_block13a_294.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_295
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_295portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_295.clk0_core_clock_enable = "ena0",
		ram_block13a_295.clk0_input_clock_enable = "none",
		ram_block13a_295.clk1_core_clock_enable = "none",
		ram_block13a_295.clk1_input_clock_enable = "none",
		ram_block13a_295.clk1_output_clock_enable = "ena1",
		ram_block13a_295.connectivity_checking = "OFF",
		ram_block13a_295.data_interleave_offset_in_bits = 16,
		ram_block13a_295.data_interleave_width_in_bits = 1,
		ram_block13a_295.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_295.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_295.operation_mode = "dual_port",
		ram_block13a_295.port_a_address_width = 11,
		ram_block13a_295.port_a_data_width = 4,
		ram_block13a_295.port_a_first_address = 36864,
		ram_block13a_295.port_a_first_bit_number = 7,
		ram_block13a_295.port_a_last_address = 38911,
		ram_block13a_295.port_a_logical_ram_depth = 65536,
		ram_block13a_295.port_a_logical_ram_width = 64,
		ram_block13a_295.port_b_address_clear = "none",
		ram_block13a_295.port_b_address_clock = "clock1",
		ram_block13a_295.port_b_address_width = 13,
		ram_block13a_295.port_b_data_out_clear = "none",
		ram_block13a_295.port_b_data_out_clock = "clock1",
		ram_block13a_295.port_b_data_width = 1,
		ram_block13a_295.port_b_first_address = 147456,
		ram_block13a_295.port_b_first_bit_number = 7,
		ram_block13a_295.port_b_last_address = 155647,
		ram_block13a_295.port_b_logical_ram_depth = 262144,
		ram_block13a_295.port_b_logical_ram_width = 16,
		ram_block13a_295.port_b_read_enable_clock = "clock1",
		ram_block13a_295.ram_block_type = "AUTO",
		ram_block13a_295.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_296
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_296portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_296.clk0_core_clock_enable = "ena0",
		ram_block13a_296.clk0_input_clock_enable = "none",
		ram_block13a_296.clk1_core_clock_enable = "none",
		ram_block13a_296.clk1_input_clock_enable = "none",
		ram_block13a_296.clk1_output_clock_enable = "ena1",
		ram_block13a_296.connectivity_checking = "OFF",
		ram_block13a_296.data_interleave_offset_in_bits = 16,
		ram_block13a_296.data_interleave_width_in_bits = 1,
		ram_block13a_296.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_296.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_296.operation_mode = "dual_port",
		ram_block13a_296.port_a_address_width = 11,
		ram_block13a_296.port_a_data_width = 4,
		ram_block13a_296.port_a_first_address = 36864,
		ram_block13a_296.port_a_first_bit_number = 8,
		ram_block13a_296.port_a_last_address = 38911,
		ram_block13a_296.port_a_logical_ram_depth = 65536,
		ram_block13a_296.port_a_logical_ram_width = 64,
		ram_block13a_296.port_b_address_clear = "none",
		ram_block13a_296.port_b_address_clock = "clock1",
		ram_block13a_296.port_b_address_width = 13,
		ram_block13a_296.port_b_data_out_clear = "none",
		ram_block13a_296.port_b_data_out_clock = "clock1",
		ram_block13a_296.port_b_data_width = 1,
		ram_block13a_296.port_b_first_address = 147456,
		ram_block13a_296.port_b_first_bit_number = 8,
		ram_block13a_296.port_b_last_address = 155647,
		ram_block13a_296.port_b_logical_ram_depth = 262144,
		ram_block13a_296.port_b_logical_ram_width = 16,
		ram_block13a_296.port_b_read_enable_clock = "clock1",
		ram_block13a_296.ram_block_type = "AUTO",
		ram_block13a_296.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_297
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_297portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_297.clk0_core_clock_enable = "ena0",
		ram_block13a_297.clk0_input_clock_enable = "none",
		ram_block13a_297.clk1_core_clock_enable = "none",
		ram_block13a_297.clk1_input_clock_enable = "none",
		ram_block13a_297.clk1_output_clock_enable = "ena1",
		ram_block13a_297.connectivity_checking = "OFF",
		ram_block13a_297.data_interleave_offset_in_bits = 16,
		ram_block13a_297.data_interleave_width_in_bits = 1,
		ram_block13a_297.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_297.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_297.operation_mode = "dual_port",
		ram_block13a_297.port_a_address_width = 11,
		ram_block13a_297.port_a_data_width = 4,
		ram_block13a_297.port_a_first_address = 36864,
		ram_block13a_297.port_a_first_bit_number = 9,
		ram_block13a_297.port_a_last_address = 38911,
		ram_block13a_297.port_a_logical_ram_depth = 65536,
		ram_block13a_297.port_a_logical_ram_width = 64,
		ram_block13a_297.port_b_address_clear = "none",
		ram_block13a_297.port_b_address_clock = "clock1",
		ram_block13a_297.port_b_address_width = 13,
		ram_block13a_297.port_b_data_out_clear = "none",
		ram_block13a_297.port_b_data_out_clock = "clock1",
		ram_block13a_297.port_b_data_width = 1,
		ram_block13a_297.port_b_first_address = 147456,
		ram_block13a_297.port_b_first_bit_number = 9,
		ram_block13a_297.port_b_last_address = 155647,
		ram_block13a_297.port_b_logical_ram_depth = 262144,
		ram_block13a_297.port_b_logical_ram_width = 16,
		ram_block13a_297.port_b_read_enable_clock = "clock1",
		ram_block13a_297.ram_block_type = "AUTO",
		ram_block13a_297.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_298
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_298portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_298.clk0_core_clock_enable = "ena0",
		ram_block13a_298.clk0_input_clock_enable = "none",
		ram_block13a_298.clk1_core_clock_enable = "none",
		ram_block13a_298.clk1_input_clock_enable = "none",
		ram_block13a_298.clk1_output_clock_enable = "ena1",
		ram_block13a_298.connectivity_checking = "OFF",
		ram_block13a_298.data_interleave_offset_in_bits = 16,
		ram_block13a_298.data_interleave_width_in_bits = 1,
		ram_block13a_298.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_298.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_298.operation_mode = "dual_port",
		ram_block13a_298.port_a_address_width = 11,
		ram_block13a_298.port_a_data_width = 4,
		ram_block13a_298.port_a_first_address = 36864,
		ram_block13a_298.port_a_first_bit_number = 10,
		ram_block13a_298.port_a_last_address = 38911,
		ram_block13a_298.port_a_logical_ram_depth = 65536,
		ram_block13a_298.port_a_logical_ram_width = 64,
		ram_block13a_298.port_b_address_clear = "none",
		ram_block13a_298.port_b_address_clock = "clock1",
		ram_block13a_298.port_b_address_width = 13,
		ram_block13a_298.port_b_data_out_clear = "none",
		ram_block13a_298.port_b_data_out_clock = "clock1",
		ram_block13a_298.port_b_data_width = 1,
		ram_block13a_298.port_b_first_address = 147456,
		ram_block13a_298.port_b_first_bit_number = 10,
		ram_block13a_298.port_b_last_address = 155647,
		ram_block13a_298.port_b_logical_ram_depth = 262144,
		ram_block13a_298.port_b_logical_ram_width = 16,
		ram_block13a_298.port_b_read_enable_clock = "clock1",
		ram_block13a_298.ram_block_type = "AUTO",
		ram_block13a_298.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_299
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_299portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_299.clk0_core_clock_enable = "ena0",
		ram_block13a_299.clk0_input_clock_enable = "none",
		ram_block13a_299.clk1_core_clock_enable = "none",
		ram_block13a_299.clk1_input_clock_enable = "none",
		ram_block13a_299.clk1_output_clock_enable = "ena1",
		ram_block13a_299.connectivity_checking = "OFF",
		ram_block13a_299.data_interleave_offset_in_bits = 16,
		ram_block13a_299.data_interleave_width_in_bits = 1,
		ram_block13a_299.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_299.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_299.operation_mode = "dual_port",
		ram_block13a_299.port_a_address_width = 11,
		ram_block13a_299.port_a_data_width = 4,
		ram_block13a_299.port_a_first_address = 36864,
		ram_block13a_299.port_a_first_bit_number = 11,
		ram_block13a_299.port_a_last_address = 38911,
		ram_block13a_299.port_a_logical_ram_depth = 65536,
		ram_block13a_299.port_a_logical_ram_width = 64,
		ram_block13a_299.port_b_address_clear = "none",
		ram_block13a_299.port_b_address_clock = "clock1",
		ram_block13a_299.port_b_address_width = 13,
		ram_block13a_299.port_b_data_out_clear = "none",
		ram_block13a_299.port_b_data_out_clock = "clock1",
		ram_block13a_299.port_b_data_width = 1,
		ram_block13a_299.port_b_first_address = 147456,
		ram_block13a_299.port_b_first_bit_number = 11,
		ram_block13a_299.port_b_last_address = 155647,
		ram_block13a_299.port_b_logical_ram_depth = 262144,
		ram_block13a_299.port_b_logical_ram_width = 16,
		ram_block13a_299.port_b_read_enable_clock = "clock1",
		ram_block13a_299.ram_block_type = "AUTO",
		ram_block13a_299.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_300
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_300portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_300.clk0_core_clock_enable = "ena0",
		ram_block13a_300.clk0_input_clock_enable = "none",
		ram_block13a_300.clk1_core_clock_enable = "none",
		ram_block13a_300.clk1_input_clock_enable = "none",
		ram_block13a_300.clk1_output_clock_enable = "ena1",
		ram_block13a_300.connectivity_checking = "OFF",
		ram_block13a_300.data_interleave_offset_in_bits = 16,
		ram_block13a_300.data_interleave_width_in_bits = 1,
		ram_block13a_300.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_300.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_300.operation_mode = "dual_port",
		ram_block13a_300.port_a_address_width = 11,
		ram_block13a_300.port_a_data_width = 4,
		ram_block13a_300.port_a_first_address = 36864,
		ram_block13a_300.port_a_first_bit_number = 12,
		ram_block13a_300.port_a_last_address = 38911,
		ram_block13a_300.port_a_logical_ram_depth = 65536,
		ram_block13a_300.port_a_logical_ram_width = 64,
		ram_block13a_300.port_b_address_clear = "none",
		ram_block13a_300.port_b_address_clock = "clock1",
		ram_block13a_300.port_b_address_width = 13,
		ram_block13a_300.port_b_data_out_clear = "none",
		ram_block13a_300.port_b_data_out_clock = "clock1",
		ram_block13a_300.port_b_data_width = 1,
		ram_block13a_300.port_b_first_address = 147456,
		ram_block13a_300.port_b_first_bit_number = 12,
		ram_block13a_300.port_b_last_address = 155647,
		ram_block13a_300.port_b_logical_ram_depth = 262144,
		ram_block13a_300.port_b_logical_ram_width = 16,
		ram_block13a_300.port_b_read_enable_clock = "clock1",
		ram_block13a_300.ram_block_type = "AUTO",
		ram_block13a_300.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_301
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_301portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_301.clk0_core_clock_enable = "ena0",
		ram_block13a_301.clk0_input_clock_enable = "none",
		ram_block13a_301.clk1_core_clock_enable = "none",
		ram_block13a_301.clk1_input_clock_enable = "none",
		ram_block13a_301.clk1_output_clock_enable = "ena1",
		ram_block13a_301.connectivity_checking = "OFF",
		ram_block13a_301.data_interleave_offset_in_bits = 16,
		ram_block13a_301.data_interleave_width_in_bits = 1,
		ram_block13a_301.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_301.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_301.operation_mode = "dual_port",
		ram_block13a_301.port_a_address_width = 11,
		ram_block13a_301.port_a_data_width = 4,
		ram_block13a_301.port_a_first_address = 36864,
		ram_block13a_301.port_a_first_bit_number = 13,
		ram_block13a_301.port_a_last_address = 38911,
		ram_block13a_301.port_a_logical_ram_depth = 65536,
		ram_block13a_301.port_a_logical_ram_width = 64,
		ram_block13a_301.port_b_address_clear = "none",
		ram_block13a_301.port_b_address_clock = "clock1",
		ram_block13a_301.port_b_address_width = 13,
		ram_block13a_301.port_b_data_out_clear = "none",
		ram_block13a_301.port_b_data_out_clock = "clock1",
		ram_block13a_301.port_b_data_width = 1,
		ram_block13a_301.port_b_first_address = 147456,
		ram_block13a_301.port_b_first_bit_number = 13,
		ram_block13a_301.port_b_last_address = 155647,
		ram_block13a_301.port_b_logical_ram_depth = 262144,
		ram_block13a_301.port_b_logical_ram_width = 16,
		ram_block13a_301.port_b_read_enable_clock = "clock1",
		ram_block13a_301.ram_block_type = "AUTO",
		ram_block13a_301.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_302
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_302portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_302.clk0_core_clock_enable = "ena0",
		ram_block13a_302.clk0_input_clock_enable = "none",
		ram_block13a_302.clk1_core_clock_enable = "none",
		ram_block13a_302.clk1_input_clock_enable = "none",
		ram_block13a_302.clk1_output_clock_enable = "ena1",
		ram_block13a_302.connectivity_checking = "OFF",
		ram_block13a_302.data_interleave_offset_in_bits = 16,
		ram_block13a_302.data_interleave_width_in_bits = 1,
		ram_block13a_302.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_302.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_302.operation_mode = "dual_port",
		ram_block13a_302.port_a_address_width = 11,
		ram_block13a_302.port_a_data_width = 4,
		ram_block13a_302.port_a_first_address = 36864,
		ram_block13a_302.port_a_first_bit_number = 14,
		ram_block13a_302.port_a_last_address = 38911,
		ram_block13a_302.port_a_logical_ram_depth = 65536,
		ram_block13a_302.port_a_logical_ram_width = 64,
		ram_block13a_302.port_b_address_clear = "none",
		ram_block13a_302.port_b_address_clock = "clock1",
		ram_block13a_302.port_b_address_width = 13,
		ram_block13a_302.port_b_data_out_clear = "none",
		ram_block13a_302.port_b_data_out_clock = "clock1",
		ram_block13a_302.port_b_data_width = 1,
		ram_block13a_302.port_b_first_address = 147456,
		ram_block13a_302.port_b_first_bit_number = 14,
		ram_block13a_302.port_b_last_address = 155647,
		ram_block13a_302.port_b_logical_ram_depth = 262144,
		ram_block13a_302.port_b_logical_ram_width = 16,
		ram_block13a_302.port_b_read_enable_clock = "clock1",
		ram_block13a_302.ram_block_type = "AUTO",
		ram_block13a_302.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_303
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_303portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_303.clk0_core_clock_enable = "ena0",
		ram_block13a_303.clk0_input_clock_enable = "none",
		ram_block13a_303.clk1_core_clock_enable = "none",
		ram_block13a_303.clk1_input_clock_enable = "none",
		ram_block13a_303.clk1_output_clock_enable = "ena1",
		ram_block13a_303.connectivity_checking = "OFF",
		ram_block13a_303.data_interleave_offset_in_bits = 16,
		ram_block13a_303.data_interleave_width_in_bits = 1,
		ram_block13a_303.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_303.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_303.operation_mode = "dual_port",
		ram_block13a_303.port_a_address_width = 11,
		ram_block13a_303.port_a_data_width = 4,
		ram_block13a_303.port_a_first_address = 36864,
		ram_block13a_303.port_a_first_bit_number = 15,
		ram_block13a_303.port_a_last_address = 38911,
		ram_block13a_303.port_a_logical_ram_depth = 65536,
		ram_block13a_303.port_a_logical_ram_width = 64,
		ram_block13a_303.port_b_address_clear = "none",
		ram_block13a_303.port_b_address_clock = "clock1",
		ram_block13a_303.port_b_address_width = 13,
		ram_block13a_303.port_b_data_out_clear = "none",
		ram_block13a_303.port_b_data_out_clock = "clock1",
		ram_block13a_303.port_b_data_width = 1,
		ram_block13a_303.port_b_first_address = 147456,
		ram_block13a_303.port_b_first_bit_number = 15,
		ram_block13a_303.port_b_last_address = 155647,
		ram_block13a_303.port_b_logical_ram_depth = 262144,
		ram_block13a_303.port_b_logical_ram_width = 16,
		ram_block13a_303.port_b_read_enable_clock = "clock1",
		ram_block13a_303.ram_block_type = "AUTO",
		ram_block13a_303.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_304
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_304portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_304.clk0_core_clock_enable = "ena0",
		ram_block13a_304.clk0_input_clock_enable = "none",
		ram_block13a_304.clk1_core_clock_enable = "none",
		ram_block13a_304.clk1_input_clock_enable = "none",
		ram_block13a_304.clk1_output_clock_enable = "ena1",
		ram_block13a_304.connectivity_checking = "OFF",
		ram_block13a_304.data_interleave_offset_in_bits = 16,
		ram_block13a_304.data_interleave_width_in_bits = 1,
		ram_block13a_304.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_304.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_304.operation_mode = "dual_port",
		ram_block13a_304.port_a_address_width = 11,
		ram_block13a_304.port_a_data_width = 4,
		ram_block13a_304.port_a_first_address = 38912,
		ram_block13a_304.port_a_first_bit_number = 0,
		ram_block13a_304.port_a_last_address = 40959,
		ram_block13a_304.port_a_logical_ram_depth = 65536,
		ram_block13a_304.port_a_logical_ram_width = 64,
		ram_block13a_304.port_b_address_clear = "none",
		ram_block13a_304.port_b_address_clock = "clock1",
		ram_block13a_304.port_b_address_width = 13,
		ram_block13a_304.port_b_data_out_clear = "none",
		ram_block13a_304.port_b_data_out_clock = "clock1",
		ram_block13a_304.port_b_data_width = 1,
		ram_block13a_304.port_b_first_address = 155648,
		ram_block13a_304.port_b_first_bit_number = 0,
		ram_block13a_304.port_b_last_address = 163839,
		ram_block13a_304.port_b_logical_ram_depth = 262144,
		ram_block13a_304.port_b_logical_ram_width = 16,
		ram_block13a_304.port_b_read_enable_clock = "clock1",
		ram_block13a_304.ram_block_type = "AUTO",
		ram_block13a_304.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_305
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_305portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_305.clk0_core_clock_enable = "ena0",
		ram_block13a_305.clk0_input_clock_enable = "none",
		ram_block13a_305.clk1_core_clock_enable = "none",
		ram_block13a_305.clk1_input_clock_enable = "none",
		ram_block13a_305.clk1_output_clock_enable = "ena1",
		ram_block13a_305.connectivity_checking = "OFF",
		ram_block13a_305.data_interleave_offset_in_bits = 16,
		ram_block13a_305.data_interleave_width_in_bits = 1,
		ram_block13a_305.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_305.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_305.operation_mode = "dual_port",
		ram_block13a_305.port_a_address_width = 11,
		ram_block13a_305.port_a_data_width = 4,
		ram_block13a_305.port_a_first_address = 38912,
		ram_block13a_305.port_a_first_bit_number = 1,
		ram_block13a_305.port_a_last_address = 40959,
		ram_block13a_305.port_a_logical_ram_depth = 65536,
		ram_block13a_305.port_a_logical_ram_width = 64,
		ram_block13a_305.port_b_address_clear = "none",
		ram_block13a_305.port_b_address_clock = "clock1",
		ram_block13a_305.port_b_address_width = 13,
		ram_block13a_305.port_b_data_out_clear = "none",
		ram_block13a_305.port_b_data_out_clock = "clock1",
		ram_block13a_305.port_b_data_width = 1,
		ram_block13a_305.port_b_first_address = 155648,
		ram_block13a_305.port_b_first_bit_number = 1,
		ram_block13a_305.port_b_last_address = 163839,
		ram_block13a_305.port_b_logical_ram_depth = 262144,
		ram_block13a_305.port_b_logical_ram_width = 16,
		ram_block13a_305.port_b_read_enable_clock = "clock1",
		ram_block13a_305.ram_block_type = "AUTO",
		ram_block13a_305.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_306
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_306portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_306.clk0_core_clock_enable = "ena0",
		ram_block13a_306.clk0_input_clock_enable = "none",
		ram_block13a_306.clk1_core_clock_enable = "none",
		ram_block13a_306.clk1_input_clock_enable = "none",
		ram_block13a_306.clk1_output_clock_enable = "ena1",
		ram_block13a_306.connectivity_checking = "OFF",
		ram_block13a_306.data_interleave_offset_in_bits = 16,
		ram_block13a_306.data_interleave_width_in_bits = 1,
		ram_block13a_306.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_306.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_306.operation_mode = "dual_port",
		ram_block13a_306.port_a_address_width = 11,
		ram_block13a_306.port_a_data_width = 4,
		ram_block13a_306.port_a_first_address = 38912,
		ram_block13a_306.port_a_first_bit_number = 2,
		ram_block13a_306.port_a_last_address = 40959,
		ram_block13a_306.port_a_logical_ram_depth = 65536,
		ram_block13a_306.port_a_logical_ram_width = 64,
		ram_block13a_306.port_b_address_clear = "none",
		ram_block13a_306.port_b_address_clock = "clock1",
		ram_block13a_306.port_b_address_width = 13,
		ram_block13a_306.port_b_data_out_clear = "none",
		ram_block13a_306.port_b_data_out_clock = "clock1",
		ram_block13a_306.port_b_data_width = 1,
		ram_block13a_306.port_b_first_address = 155648,
		ram_block13a_306.port_b_first_bit_number = 2,
		ram_block13a_306.port_b_last_address = 163839,
		ram_block13a_306.port_b_logical_ram_depth = 262144,
		ram_block13a_306.port_b_logical_ram_width = 16,
		ram_block13a_306.port_b_read_enable_clock = "clock1",
		ram_block13a_306.ram_block_type = "AUTO",
		ram_block13a_306.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_307
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_307portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_307.clk0_core_clock_enable = "ena0",
		ram_block13a_307.clk0_input_clock_enable = "none",
		ram_block13a_307.clk1_core_clock_enable = "none",
		ram_block13a_307.clk1_input_clock_enable = "none",
		ram_block13a_307.clk1_output_clock_enable = "ena1",
		ram_block13a_307.connectivity_checking = "OFF",
		ram_block13a_307.data_interleave_offset_in_bits = 16,
		ram_block13a_307.data_interleave_width_in_bits = 1,
		ram_block13a_307.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_307.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_307.operation_mode = "dual_port",
		ram_block13a_307.port_a_address_width = 11,
		ram_block13a_307.port_a_data_width = 4,
		ram_block13a_307.port_a_first_address = 38912,
		ram_block13a_307.port_a_first_bit_number = 3,
		ram_block13a_307.port_a_last_address = 40959,
		ram_block13a_307.port_a_logical_ram_depth = 65536,
		ram_block13a_307.port_a_logical_ram_width = 64,
		ram_block13a_307.port_b_address_clear = "none",
		ram_block13a_307.port_b_address_clock = "clock1",
		ram_block13a_307.port_b_address_width = 13,
		ram_block13a_307.port_b_data_out_clear = "none",
		ram_block13a_307.port_b_data_out_clock = "clock1",
		ram_block13a_307.port_b_data_width = 1,
		ram_block13a_307.port_b_first_address = 155648,
		ram_block13a_307.port_b_first_bit_number = 3,
		ram_block13a_307.port_b_last_address = 163839,
		ram_block13a_307.port_b_logical_ram_depth = 262144,
		ram_block13a_307.port_b_logical_ram_width = 16,
		ram_block13a_307.port_b_read_enable_clock = "clock1",
		ram_block13a_307.ram_block_type = "AUTO",
		ram_block13a_307.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_308
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_308portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_308.clk0_core_clock_enable = "ena0",
		ram_block13a_308.clk0_input_clock_enable = "none",
		ram_block13a_308.clk1_core_clock_enable = "none",
		ram_block13a_308.clk1_input_clock_enable = "none",
		ram_block13a_308.clk1_output_clock_enable = "ena1",
		ram_block13a_308.connectivity_checking = "OFF",
		ram_block13a_308.data_interleave_offset_in_bits = 16,
		ram_block13a_308.data_interleave_width_in_bits = 1,
		ram_block13a_308.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_308.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_308.operation_mode = "dual_port",
		ram_block13a_308.port_a_address_width = 11,
		ram_block13a_308.port_a_data_width = 4,
		ram_block13a_308.port_a_first_address = 38912,
		ram_block13a_308.port_a_first_bit_number = 4,
		ram_block13a_308.port_a_last_address = 40959,
		ram_block13a_308.port_a_logical_ram_depth = 65536,
		ram_block13a_308.port_a_logical_ram_width = 64,
		ram_block13a_308.port_b_address_clear = "none",
		ram_block13a_308.port_b_address_clock = "clock1",
		ram_block13a_308.port_b_address_width = 13,
		ram_block13a_308.port_b_data_out_clear = "none",
		ram_block13a_308.port_b_data_out_clock = "clock1",
		ram_block13a_308.port_b_data_width = 1,
		ram_block13a_308.port_b_first_address = 155648,
		ram_block13a_308.port_b_first_bit_number = 4,
		ram_block13a_308.port_b_last_address = 163839,
		ram_block13a_308.port_b_logical_ram_depth = 262144,
		ram_block13a_308.port_b_logical_ram_width = 16,
		ram_block13a_308.port_b_read_enable_clock = "clock1",
		ram_block13a_308.ram_block_type = "AUTO",
		ram_block13a_308.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_309
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_309portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_309.clk0_core_clock_enable = "ena0",
		ram_block13a_309.clk0_input_clock_enable = "none",
		ram_block13a_309.clk1_core_clock_enable = "none",
		ram_block13a_309.clk1_input_clock_enable = "none",
		ram_block13a_309.clk1_output_clock_enable = "ena1",
		ram_block13a_309.connectivity_checking = "OFF",
		ram_block13a_309.data_interleave_offset_in_bits = 16,
		ram_block13a_309.data_interleave_width_in_bits = 1,
		ram_block13a_309.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_309.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_309.operation_mode = "dual_port",
		ram_block13a_309.port_a_address_width = 11,
		ram_block13a_309.port_a_data_width = 4,
		ram_block13a_309.port_a_first_address = 38912,
		ram_block13a_309.port_a_first_bit_number = 5,
		ram_block13a_309.port_a_last_address = 40959,
		ram_block13a_309.port_a_logical_ram_depth = 65536,
		ram_block13a_309.port_a_logical_ram_width = 64,
		ram_block13a_309.port_b_address_clear = "none",
		ram_block13a_309.port_b_address_clock = "clock1",
		ram_block13a_309.port_b_address_width = 13,
		ram_block13a_309.port_b_data_out_clear = "none",
		ram_block13a_309.port_b_data_out_clock = "clock1",
		ram_block13a_309.port_b_data_width = 1,
		ram_block13a_309.port_b_first_address = 155648,
		ram_block13a_309.port_b_first_bit_number = 5,
		ram_block13a_309.port_b_last_address = 163839,
		ram_block13a_309.port_b_logical_ram_depth = 262144,
		ram_block13a_309.port_b_logical_ram_width = 16,
		ram_block13a_309.port_b_read_enable_clock = "clock1",
		ram_block13a_309.ram_block_type = "AUTO",
		ram_block13a_309.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_310
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_310portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_310.clk0_core_clock_enable = "ena0",
		ram_block13a_310.clk0_input_clock_enable = "none",
		ram_block13a_310.clk1_core_clock_enable = "none",
		ram_block13a_310.clk1_input_clock_enable = "none",
		ram_block13a_310.clk1_output_clock_enable = "ena1",
		ram_block13a_310.connectivity_checking = "OFF",
		ram_block13a_310.data_interleave_offset_in_bits = 16,
		ram_block13a_310.data_interleave_width_in_bits = 1,
		ram_block13a_310.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_310.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_310.operation_mode = "dual_port",
		ram_block13a_310.port_a_address_width = 11,
		ram_block13a_310.port_a_data_width = 4,
		ram_block13a_310.port_a_first_address = 38912,
		ram_block13a_310.port_a_first_bit_number = 6,
		ram_block13a_310.port_a_last_address = 40959,
		ram_block13a_310.port_a_logical_ram_depth = 65536,
		ram_block13a_310.port_a_logical_ram_width = 64,
		ram_block13a_310.port_b_address_clear = "none",
		ram_block13a_310.port_b_address_clock = "clock1",
		ram_block13a_310.port_b_address_width = 13,
		ram_block13a_310.port_b_data_out_clear = "none",
		ram_block13a_310.port_b_data_out_clock = "clock1",
		ram_block13a_310.port_b_data_width = 1,
		ram_block13a_310.port_b_first_address = 155648,
		ram_block13a_310.port_b_first_bit_number = 6,
		ram_block13a_310.port_b_last_address = 163839,
		ram_block13a_310.port_b_logical_ram_depth = 262144,
		ram_block13a_310.port_b_logical_ram_width = 16,
		ram_block13a_310.port_b_read_enable_clock = "clock1",
		ram_block13a_310.ram_block_type = "AUTO",
		ram_block13a_310.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_311
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_311portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_311.clk0_core_clock_enable = "ena0",
		ram_block13a_311.clk0_input_clock_enable = "none",
		ram_block13a_311.clk1_core_clock_enable = "none",
		ram_block13a_311.clk1_input_clock_enable = "none",
		ram_block13a_311.clk1_output_clock_enable = "ena1",
		ram_block13a_311.connectivity_checking = "OFF",
		ram_block13a_311.data_interleave_offset_in_bits = 16,
		ram_block13a_311.data_interleave_width_in_bits = 1,
		ram_block13a_311.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_311.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_311.operation_mode = "dual_port",
		ram_block13a_311.port_a_address_width = 11,
		ram_block13a_311.port_a_data_width = 4,
		ram_block13a_311.port_a_first_address = 38912,
		ram_block13a_311.port_a_first_bit_number = 7,
		ram_block13a_311.port_a_last_address = 40959,
		ram_block13a_311.port_a_logical_ram_depth = 65536,
		ram_block13a_311.port_a_logical_ram_width = 64,
		ram_block13a_311.port_b_address_clear = "none",
		ram_block13a_311.port_b_address_clock = "clock1",
		ram_block13a_311.port_b_address_width = 13,
		ram_block13a_311.port_b_data_out_clear = "none",
		ram_block13a_311.port_b_data_out_clock = "clock1",
		ram_block13a_311.port_b_data_width = 1,
		ram_block13a_311.port_b_first_address = 155648,
		ram_block13a_311.port_b_first_bit_number = 7,
		ram_block13a_311.port_b_last_address = 163839,
		ram_block13a_311.port_b_logical_ram_depth = 262144,
		ram_block13a_311.port_b_logical_ram_width = 16,
		ram_block13a_311.port_b_read_enable_clock = "clock1",
		ram_block13a_311.ram_block_type = "AUTO",
		ram_block13a_311.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_312
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_312portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_312.clk0_core_clock_enable = "ena0",
		ram_block13a_312.clk0_input_clock_enable = "none",
		ram_block13a_312.clk1_core_clock_enable = "none",
		ram_block13a_312.clk1_input_clock_enable = "none",
		ram_block13a_312.clk1_output_clock_enable = "ena1",
		ram_block13a_312.connectivity_checking = "OFF",
		ram_block13a_312.data_interleave_offset_in_bits = 16,
		ram_block13a_312.data_interleave_width_in_bits = 1,
		ram_block13a_312.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_312.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_312.operation_mode = "dual_port",
		ram_block13a_312.port_a_address_width = 11,
		ram_block13a_312.port_a_data_width = 4,
		ram_block13a_312.port_a_first_address = 38912,
		ram_block13a_312.port_a_first_bit_number = 8,
		ram_block13a_312.port_a_last_address = 40959,
		ram_block13a_312.port_a_logical_ram_depth = 65536,
		ram_block13a_312.port_a_logical_ram_width = 64,
		ram_block13a_312.port_b_address_clear = "none",
		ram_block13a_312.port_b_address_clock = "clock1",
		ram_block13a_312.port_b_address_width = 13,
		ram_block13a_312.port_b_data_out_clear = "none",
		ram_block13a_312.port_b_data_out_clock = "clock1",
		ram_block13a_312.port_b_data_width = 1,
		ram_block13a_312.port_b_first_address = 155648,
		ram_block13a_312.port_b_first_bit_number = 8,
		ram_block13a_312.port_b_last_address = 163839,
		ram_block13a_312.port_b_logical_ram_depth = 262144,
		ram_block13a_312.port_b_logical_ram_width = 16,
		ram_block13a_312.port_b_read_enable_clock = "clock1",
		ram_block13a_312.ram_block_type = "AUTO",
		ram_block13a_312.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_313
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_313portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_313.clk0_core_clock_enable = "ena0",
		ram_block13a_313.clk0_input_clock_enable = "none",
		ram_block13a_313.clk1_core_clock_enable = "none",
		ram_block13a_313.clk1_input_clock_enable = "none",
		ram_block13a_313.clk1_output_clock_enable = "ena1",
		ram_block13a_313.connectivity_checking = "OFF",
		ram_block13a_313.data_interleave_offset_in_bits = 16,
		ram_block13a_313.data_interleave_width_in_bits = 1,
		ram_block13a_313.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_313.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_313.operation_mode = "dual_port",
		ram_block13a_313.port_a_address_width = 11,
		ram_block13a_313.port_a_data_width = 4,
		ram_block13a_313.port_a_first_address = 38912,
		ram_block13a_313.port_a_first_bit_number = 9,
		ram_block13a_313.port_a_last_address = 40959,
		ram_block13a_313.port_a_logical_ram_depth = 65536,
		ram_block13a_313.port_a_logical_ram_width = 64,
		ram_block13a_313.port_b_address_clear = "none",
		ram_block13a_313.port_b_address_clock = "clock1",
		ram_block13a_313.port_b_address_width = 13,
		ram_block13a_313.port_b_data_out_clear = "none",
		ram_block13a_313.port_b_data_out_clock = "clock1",
		ram_block13a_313.port_b_data_width = 1,
		ram_block13a_313.port_b_first_address = 155648,
		ram_block13a_313.port_b_first_bit_number = 9,
		ram_block13a_313.port_b_last_address = 163839,
		ram_block13a_313.port_b_logical_ram_depth = 262144,
		ram_block13a_313.port_b_logical_ram_width = 16,
		ram_block13a_313.port_b_read_enable_clock = "clock1",
		ram_block13a_313.ram_block_type = "AUTO",
		ram_block13a_313.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_314
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_314portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_314.clk0_core_clock_enable = "ena0",
		ram_block13a_314.clk0_input_clock_enable = "none",
		ram_block13a_314.clk1_core_clock_enable = "none",
		ram_block13a_314.clk1_input_clock_enable = "none",
		ram_block13a_314.clk1_output_clock_enable = "ena1",
		ram_block13a_314.connectivity_checking = "OFF",
		ram_block13a_314.data_interleave_offset_in_bits = 16,
		ram_block13a_314.data_interleave_width_in_bits = 1,
		ram_block13a_314.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_314.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_314.operation_mode = "dual_port",
		ram_block13a_314.port_a_address_width = 11,
		ram_block13a_314.port_a_data_width = 4,
		ram_block13a_314.port_a_first_address = 38912,
		ram_block13a_314.port_a_first_bit_number = 10,
		ram_block13a_314.port_a_last_address = 40959,
		ram_block13a_314.port_a_logical_ram_depth = 65536,
		ram_block13a_314.port_a_logical_ram_width = 64,
		ram_block13a_314.port_b_address_clear = "none",
		ram_block13a_314.port_b_address_clock = "clock1",
		ram_block13a_314.port_b_address_width = 13,
		ram_block13a_314.port_b_data_out_clear = "none",
		ram_block13a_314.port_b_data_out_clock = "clock1",
		ram_block13a_314.port_b_data_width = 1,
		ram_block13a_314.port_b_first_address = 155648,
		ram_block13a_314.port_b_first_bit_number = 10,
		ram_block13a_314.port_b_last_address = 163839,
		ram_block13a_314.port_b_logical_ram_depth = 262144,
		ram_block13a_314.port_b_logical_ram_width = 16,
		ram_block13a_314.port_b_read_enable_clock = "clock1",
		ram_block13a_314.ram_block_type = "AUTO",
		ram_block13a_314.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_315
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_315portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_315.clk0_core_clock_enable = "ena0",
		ram_block13a_315.clk0_input_clock_enable = "none",
		ram_block13a_315.clk1_core_clock_enable = "none",
		ram_block13a_315.clk1_input_clock_enable = "none",
		ram_block13a_315.clk1_output_clock_enable = "ena1",
		ram_block13a_315.connectivity_checking = "OFF",
		ram_block13a_315.data_interleave_offset_in_bits = 16,
		ram_block13a_315.data_interleave_width_in_bits = 1,
		ram_block13a_315.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_315.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_315.operation_mode = "dual_port",
		ram_block13a_315.port_a_address_width = 11,
		ram_block13a_315.port_a_data_width = 4,
		ram_block13a_315.port_a_first_address = 38912,
		ram_block13a_315.port_a_first_bit_number = 11,
		ram_block13a_315.port_a_last_address = 40959,
		ram_block13a_315.port_a_logical_ram_depth = 65536,
		ram_block13a_315.port_a_logical_ram_width = 64,
		ram_block13a_315.port_b_address_clear = "none",
		ram_block13a_315.port_b_address_clock = "clock1",
		ram_block13a_315.port_b_address_width = 13,
		ram_block13a_315.port_b_data_out_clear = "none",
		ram_block13a_315.port_b_data_out_clock = "clock1",
		ram_block13a_315.port_b_data_width = 1,
		ram_block13a_315.port_b_first_address = 155648,
		ram_block13a_315.port_b_first_bit_number = 11,
		ram_block13a_315.port_b_last_address = 163839,
		ram_block13a_315.port_b_logical_ram_depth = 262144,
		ram_block13a_315.port_b_logical_ram_width = 16,
		ram_block13a_315.port_b_read_enable_clock = "clock1",
		ram_block13a_315.ram_block_type = "AUTO",
		ram_block13a_315.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_316
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_316portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_316.clk0_core_clock_enable = "ena0",
		ram_block13a_316.clk0_input_clock_enable = "none",
		ram_block13a_316.clk1_core_clock_enable = "none",
		ram_block13a_316.clk1_input_clock_enable = "none",
		ram_block13a_316.clk1_output_clock_enable = "ena1",
		ram_block13a_316.connectivity_checking = "OFF",
		ram_block13a_316.data_interleave_offset_in_bits = 16,
		ram_block13a_316.data_interleave_width_in_bits = 1,
		ram_block13a_316.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_316.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_316.operation_mode = "dual_port",
		ram_block13a_316.port_a_address_width = 11,
		ram_block13a_316.port_a_data_width = 4,
		ram_block13a_316.port_a_first_address = 38912,
		ram_block13a_316.port_a_first_bit_number = 12,
		ram_block13a_316.port_a_last_address = 40959,
		ram_block13a_316.port_a_logical_ram_depth = 65536,
		ram_block13a_316.port_a_logical_ram_width = 64,
		ram_block13a_316.port_b_address_clear = "none",
		ram_block13a_316.port_b_address_clock = "clock1",
		ram_block13a_316.port_b_address_width = 13,
		ram_block13a_316.port_b_data_out_clear = "none",
		ram_block13a_316.port_b_data_out_clock = "clock1",
		ram_block13a_316.port_b_data_width = 1,
		ram_block13a_316.port_b_first_address = 155648,
		ram_block13a_316.port_b_first_bit_number = 12,
		ram_block13a_316.port_b_last_address = 163839,
		ram_block13a_316.port_b_logical_ram_depth = 262144,
		ram_block13a_316.port_b_logical_ram_width = 16,
		ram_block13a_316.port_b_read_enable_clock = "clock1",
		ram_block13a_316.ram_block_type = "AUTO",
		ram_block13a_316.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_317
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_317portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_317.clk0_core_clock_enable = "ena0",
		ram_block13a_317.clk0_input_clock_enable = "none",
		ram_block13a_317.clk1_core_clock_enable = "none",
		ram_block13a_317.clk1_input_clock_enable = "none",
		ram_block13a_317.clk1_output_clock_enable = "ena1",
		ram_block13a_317.connectivity_checking = "OFF",
		ram_block13a_317.data_interleave_offset_in_bits = 16,
		ram_block13a_317.data_interleave_width_in_bits = 1,
		ram_block13a_317.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_317.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_317.operation_mode = "dual_port",
		ram_block13a_317.port_a_address_width = 11,
		ram_block13a_317.port_a_data_width = 4,
		ram_block13a_317.port_a_first_address = 38912,
		ram_block13a_317.port_a_first_bit_number = 13,
		ram_block13a_317.port_a_last_address = 40959,
		ram_block13a_317.port_a_logical_ram_depth = 65536,
		ram_block13a_317.port_a_logical_ram_width = 64,
		ram_block13a_317.port_b_address_clear = "none",
		ram_block13a_317.port_b_address_clock = "clock1",
		ram_block13a_317.port_b_address_width = 13,
		ram_block13a_317.port_b_data_out_clear = "none",
		ram_block13a_317.port_b_data_out_clock = "clock1",
		ram_block13a_317.port_b_data_width = 1,
		ram_block13a_317.port_b_first_address = 155648,
		ram_block13a_317.port_b_first_bit_number = 13,
		ram_block13a_317.port_b_last_address = 163839,
		ram_block13a_317.port_b_logical_ram_depth = 262144,
		ram_block13a_317.port_b_logical_ram_width = 16,
		ram_block13a_317.port_b_read_enable_clock = "clock1",
		ram_block13a_317.ram_block_type = "AUTO",
		ram_block13a_317.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_318
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_318portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_318.clk0_core_clock_enable = "ena0",
		ram_block13a_318.clk0_input_clock_enable = "none",
		ram_block13a_318.clk1_core_clock_enable = "none",
		ram_block13a_318.clk1_input_clock_enable = "none",
		ram_block13a_318.clk1_output_clock_enable = "ena1",
		ram_block13a_318.connectivity_checking = "OFF",
		ram_block13a_318.data_interleave_offset_in_bits = 16,
		ram_block13a_318.data_interleave_width_in_bits = 1,
		ram_block13a_318.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_318.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_318.operation_mode = "dual_port",
		ram_block13a_318.port_a_address_width = 11,
		ram_block13a_318.port_a_data_width = 4,
		ram_block13a_318.port_a_first_address = 38912,
		ram_block13a_318.port_a_first_bit_number = 14,
		ram_block13a_318.port_a_last_address = 40959,
		ram_block13a_318.port_a_logical_ram_depth = 65536,
		ram_block13a_318.port_a_logical_ram_width = 64,
		ram_block13a_318.port_b_address_clear = "none",
		ram_block13a_318.port_b_address_clock = "clock1",
		ram_block13a_318.port_b_address_width = 13,
		ram_block13a_318.port_b_data_out_clear = "none",
		ram_block13a_318.port_b_data_out_clock = "clock1",
		ram_block13a_318.port_b_data_width = 1,
		ram_block13a_318.port_b_first_address = 155648,
		ram_block13a_318.port_b_first_bit_number = 14,
		ram_block13a_318.port_b_last_address = 163839,
		ram_block13a_318.port_b_logical_ram_depth = 262144,
		ram_block13a_318.port_b_logical_ram_width = 16,
		ram_block13a_318.port_b_read_enable_clock = "clock1",
		ram_block13a_318.ram_block_type = "AUTO",
		ram_block13a_318.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_319
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_319portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_319.clk0_core_clock_enable = "ena0",
		ram_block13a_319.clk0_input_clock_enable = "none",
		ram_block13a_319.clk1_core_clock_enable = "none",
		ram_block13a_319.clk1_input_clock_enable = "none",
		ram_block13a_319.clk1_output_clock_enable = "ena1",
		ram_block13a_319.connectivity_checking = "OFF",
		ram_block13a_319.data_interleave_offset_in_bits = 16,
		ram_block13a_319.data_interleave_width_in_bits = 1,
		ram_block13a_319.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_319.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_319.operation_mode = "dual_port",
		ram_block13a_319.port_a_address_width = 11,
		ram_block13a_319.port_a_data_width = 4,
		ram_block13a_319.port_a_first_address = 38912,
		ram_block13a_319.port_a_first_bit_number = 15,
		ram_block13a_319.port_a_last_address = 40959,
		ram_block13a_319.port_a_logical_ram_depth = 65536,
		ram_block13a_319.port_a_logical_ram_width = 64,
		ram_block13a_319.port_b_address_clear = "none",
		ram_block13a_319.port_b_address_clock = "clock1",
		ram_block13a_319.port_b_address_width = 13,
		ram_block13a_319.port_b_data_out_clear = "none",
		ram_block13a_319.port_b_data_out_clock = "clock1",
		ram_block13a_319.port_b_data_width = 1,
		ram_block13a_319.port_b_first_address = 155648,
		ram_block13a_319.port_b_first_bit_number = 15,
		ram_block13a_319.port_b_last_address = 163839,
		ram_block13a_319.port_b_logical_ram_depth = 262144,
		ram_block13a_319.port_b_logical_ram_width = 16,
		ram_block13a_319.port_b_read_enable_clock = "clock1",
		ram_block13a_319.ram_block_type = "AUTO",
		ram_block13a_319.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_320
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_320portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_320.clk0_core_clock_enable = "ena0",
		ram_block13a_320.clk0_input_clock_enable = "none",
		ram_block13a_320.clk1_core_clock_enable = "none",
		ram_block13a_320.clk1_input_clock_enable = "none",
		ram_block13a_320.clk1_output_clock_enable = "ena1",
		ram_block13a_320.connectivity_checking = "OFF",
		ram_block13a_320.data_interleave_offset_in_bits = 16,
		ram_block13a_320.data_interleave_width_in_bits = 1,
		ram_block13a_320.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_320.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_320.operation_mode = "dual_port",
		ram_block13a_320.port_a_address_width = 11,
		ram_block13a_320.port_a_data_width = 4,
		ram_block13a_320.port_a_first_address = 40960,
		ram_block13a_320.port_a_first_bit_number = 0,
		ram_block13a_320.port_a_last_address = 43007,
		ram_block13a_320.port_a_logical_ram_depth = 65536,
		ram_block13a_320.port_a_logical_ram_width = 64,
		ram_block13a_320.port_b_address_clear = "none",
		ram_block13a_320.port_b_address_clock = "clock1",
		ram_block13a_320.port_b_address_width = 13,
		ram_block13a_320.port_b_data_out_clear = "none",
		ram_block13a_320.port_b_data_out_clock = "clock1",
		ram_block13a_320.port_b_data_width = 1,
		ram_block13a_320.port_b_first_address = 163840,
		ram_block13a_320.port_b_first_bit_number = 0,
		ram_block13a_320.port_b_last_address = 172031,
		ram_block13a_320.port_b_logical_ram_depth = 262144,
		ram_block13a_320.port_b_logical_ram_width = 16,
		ram_block13a_320.port_b_read_enable_clock = "clock1",
		ram_block13a_320.ram_block_type = "AUTO",
		ram_block13a_320.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_321
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_321portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_321.clk0_core_clock_enable = "ena0",
		ram_block13a_321.clk0_input_clock_enable = "none",
		ram_block13a_321.clk1_core_clock_enable = "none",
		ram_block13a_321.clk1_input_clock_enable = "none",
		ram_block13a_321.clk1_output_clock_enable = "ena1",
		ram_block13a_321.connectivity_checking = "OFF",
		ram_block13a_321.data_interleave_offset_in_bits = 16,
		ram_block13a_321.data_interleave_width_in_bits = 1,
		ram_block13a_321.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_321.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_321.operation_mode = "dual_port",
		ram_block13a_321.port_a_address_width = 11,
		ram_block13a_321.port_a_data_width = 4,
		ram_block13a_321.port_a_first_address = 40960,
		ram_block13a_321.port_a_first_bit_number = 1,
		ram_block13a_321.port_a_last_address = 43007,
		ram_block13a_321.port_a_logical_ram_depth = 65536,
		ram_block13a_321.port_a_logical_ram_width = 64,
		ram_block13a_321.port_b_address_clear = "none",
		ram_block13a_321.port_b_address_clock = "clock1",
		ram_block13a_321.port_b_address_width = 13,
		ram_block13a_321.port_b_data_out_clear = "none",
		ram_block13a_321.port_b_data_out_clock = "clock1",
		ram_block13a_321.port_b_data_width = 1,
		ram_block13a_321.port_b_first_address = 163840,
		ram_block13a_321.port_b_first_bit_number = 1,
		ram_block13a_321.port_b_last_address = 172031,
		ram_block13a_321.port_b_logical_ram_depth = 262144,
		ram_block13a_321.port_b_logical_ram_width = 16,
		ram_block13a_321.port_b_read_enable_clock = "clock1",
		ram_block13a_321.ram_block_type = "AUTO",
		ram_block13a_321.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_322
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_322portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_322.clk0_core_clock_enable = "ena0",
		ram_block13a_322.clk0_input_clock_enable = "none",
		ram_block13a_322.clk1_core_clock_enable = "none",
		ram_block13a_322.clk1_input_clock_enable = "none",
		ram_block13a_322.clk1_output_clock_enable = "ena1",
		ram_block13a_322.connectivity_checking = "OFF",
		ram_block13a_322.data_interleave_offset_in_bits = 16,
		ram_block13a_322.data_interleave_width_in_bits = 1,
		ram_block13a_322.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_322.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_322.operation_mode = "dual_port",
		ram_block13a_322.port_a_address_width = 11,
		ram_block13a_322.port_a_data_width = 4,
		ram_block13a_322.port_a_first_address = 40960,
		ram_block13a_322.port_a_first_bit_number = 2,
		ram_block13a_322.port_a_last_address = 43007,
		ram_block13a_322.port_a_logical_ram_depth = 65536,
		ram_block13a_322.port_a_logical_ram_width = 64,
		ram_block13a_322.port_b_address_clear = "none",
		ram_block13a_322.port_b_address_clock = "clock1",
		ram_block13a_322.port_b_address_width = 13,
		ram_block13a_322.port_b_data_out_clear = "none",
		ram_block13a_322.port_b_data_out_clock = "clock1",
		ram_block13a_322.port_b_data_width = 1,
		ram_block13a_322.port_b_first_address = 163840,
		ram_block13a_322.port_b_first_bit_number = 2,
		ram_block13a_322.port_b_last_address = 172031,
		ram_block13a_322.port_b_logical_ram_depth = 262144,
		ram_block13a_322.port_b_logical_ram_width = 16,
		ram_block13a_322.port_b_read_enable_clock = "clock1",
		ram_block13a_322.ram_block_type = "AUTO",
		ram_block13a_322.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_323
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_323portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_323.clk0_core_clock_enable = "ena0",
		ram_block13a_323.clk0_input_clock_enable = "none",
		ram_block13a_323.clk1_core_clock_enable = "none",
		ram_block13a_323.clk1_input_clock_enable = "none",
		ram_block13a_323.clk1_output_clock_enable = "ena1",
		ram_block13a_323.connectivity_checking = "OFF",
		ram_block13a_323.data_interleave_offset_in_bits = 16,
		ram_block13a_323.data_interleave_width_in_bits = 1,
		ram_block13a_323.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_323.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_323.operation_mode = "dual_port",
		ram_block13a_323.port_a_address_width = 11,
		ram_block13a_323.port_a_data_width = 4,
		ram_block13a_323.port_a_first_address = 40960,
		ram_block13a_323.port_a_first_bit_number = 3,
		ram_block13a_323.port_a_last_address = 43007,
		ram_block13a_323.port_a_logical_ram_depth = 65536,
		ram_block13a_323.port_a_logical_ram_width = 64,
		ram_block13a_323.port_b_address_clear = "none",
		ram_block13a_323.port_b_address_clock = "clock1",
		ram_block13a_323.port_b_address_width = 13,
		ram_block13a_323.port_b_data_out_clear = "none",
		ram_block13a_323.port_b_data_out_clock = "clock1",
		ram_block13a_323.port_b_data_width = 1,
		ram_block13a_323.port_b_first_address = 163840,
		ram_block13a_323.port_b_first_bit_number = 3,
		ram_block13a_323.port_b_last_address = 172031,
		ram_block13a_323.port_b_logical_ram_depth = 262144,
		ram_block13a_323.port_b_logical_ram_width = 16,
		ram_block13a_323.port_b_read_enable_clock = "clock1",
		ram_block13a_323.ram_block_type = "AUTO",
		ram_block13a_323.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_324
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_324portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_324.clk0_core_clock_enable = "ena0",
		ram_block13a_324.clk0_input_clock_enable = "none",
		ram_block13a_324.clk1_core_clock_enable = "none",
		ram_block13a_324.clk1_input_clock_enable = "none",
		ram_block13a_324.clk1_output_clock_enable = "ena1",
		ram_block13a_324.connectivity_checking = "OFF",
		ram_block13a_324.data_interleave_offset_in_bits = 16,
		ram_block13a_324.data_interleave_width_in_bits = 1,
		ram_block13a_324.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_324.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_324.operation_mode = "dual_port",
		ram_block13a_324.port_a_address_width = 11,
		ram_block13a_324.port_a_data_width = 4,
		ram_block13a_324.port_a_first_address = 40960,
		ram_block13a_324.port_a_first_bit_number = 4,
		ram_block13a_324.port_a_last_address = 43007,
		ram_block13a_324.port_a_logical_ram_depth = 65536,
		ram_block13a_324.port_a_logical_ram_width = 64,
		ram_block13a_324.port_b_address_clear = "none",
		ram_block13a_324.port_b_address_clock = "clock1",
		ram_block13a_324.port_b_address_width = 13,
		ram_block13a_324.port_b_data_out_clear = "none",
		ram_block13a_324.port_b_data_out_clock = "clock1",
		ram_block13a_324.port_b_data_width = 1,
		ram_block13a_324.port_b_first_address = 163840,
		ram_block13a_324.port_b_first_bit_number = 4,
		ram_block13a_324.port_b_last_address = 172031,
		ram_block13a_324.port_b_logical_ram_depth = 262144,
		ram_block13a_324.port_b_logical_ram_width = 16,
		ram_block13a_324.port_b_read_enable_clock = "clock1",
		ram_block13a_324.ram_block_type = "AUTO",
		ram_block13a_324.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_325
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_325portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_325.clk0_core_clock_enable = "ena0",
		ram_block13a_325.clk0_input_clock_enable = "none",
		ram_block13a_325.clk1_core_clock_enable = "none",
		ram_block13a_325.clk1_input_clock_enable = "none",
		ram_block13a_325.clk1_output_clock_enable = "ena1",
		ram_block13a_325.connectivity_checking = "OFF",
		ram_block13a_325.data_interleave_offset_in_bits = 16,
		ram_block13a_325.data_interleave_width_in_bits = 1,
		ram_block13a_325.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_325.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_325.operation_mode = "dual_port",
		ram_block13a_325.port_a_address_width = 11,
		ram_block13a_325.port_a_data_width = 4,
		ram_block13a_325.port_a_first_address = 40960,
		ram_block13a_325.port_a_first_bit_number = 5,
		ram_block13a_325.port_a_last_address = 43007,
		ram_block13a_325.port_a_logical_ram_depth = 65536,
		ram_block13a_325.port_a_logical_ram_width = 64,
		ram_block13a_325.port_b_address_clear = "none",
		ram_block13a_325.port_b_address_clock = "clock1",
		ram_block13a_325.port_b_address_width = 13,
		ram_block13a_325.port_b_data_out_clear = "none",
		ram_block13a_325.port_b_data_out_clock = "clock1",
		ram_block13a_325.port_b_data_width = 1,
		ram_block13a_325.port_b_first_address = 163840,
		ram_block13a_325.port_b_first_bit_number = 5,
		ram_block13a_325.port_b_last_address = 172031,
		ram_block13a_325.port_b_logical_ram_depth = 262144,
		ram_block13a_325.port_b_logical_ram_width = 16,
		ram_block13a_325.port_b_read_enable_clock = "clock1",
		ram_block13a_325.ram_block_type = "AUTO",
		ram_block13a_325.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_326
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_326portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_326.clk0_core_clock_enable = "ena0",
		ram_block13a_326.clk0_input_clock_enable = "none",
		ram_block13a_326.clk1_core_clock_enable = "none",
		ram_block13a_326.clk1_input_clock_enable = "none",
		ram_block13a_326.clk1_output_clock_enable = "ena1",
		ram_block13a_326.connectivity_checking = "OFF",
		ram_block13a_326.data_interleave_offset_in_bits = 16,
		ram_block13a_326.data_interleave_width_in_bits = 1,
		ram_block13a_326.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_326.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_326.operation_mode = "dual_port",
		ram_block13a_326.port_a_address_width = 11,
		ram_block13a_326.port_a_data_width = 4,
		ram_block13a_326.port_a_first_address = 40960,
		ram_block13a_326.port_a_first_bit_number = 6,
		ram_block13a_326.port_a_last_address = 43007,
		ram_block13a_326.port_a_logical_ram_depth = 65536,
		ram_block13a_326.port_a_logical_ram_width = 64,
		ram_block13a_326.port_b_address_clear = "none",
		ram_block13a_326.port_b_address_clock = "clock1",
		ram_block13a_326.port_b_address_width = 13,
		ram_block13a_326.port_b_data_out_clear = "none",
		ram_block13a_326.port_b_data_out_clock = "clock1",
		ram_block13a_326.port_b_data_width = 1,
		ram_block13a_326.port_b_first_address = 163840,
		ram_block13a_326.port_b_first_bit_number = 6,
		ram_block13a_326.port_b_last_address = 172031,
		ram_block13a_326.port_b_logical_ram_depth = 262144,
		ram_block13a_326.port_b_logical_ram_width = 16,
		ram_block13a_326.port_b_read_enable_clock = "clock1",
		ram_block13a_326.ram_block_type = "AUTO",
		ram_block13a_326.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_327
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_327portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_327.clk0_core_clock_enable = "ena0",
		ram_block13a_327.clk0_input_clock_enable = "none",
		ram_block13a_327.clk1_core_clock_enable = "none",
		ram_block13a_327.clk1_input_clock_enable = "none",
		ram_block13a_327.clk1_output_clock_enable = "ena1",
		ram_block13a_327.connectivity_checking = "OFF",
		ram_block13a_327.data_interleave_offset_in_bits = 16,
		ram_block13a_327.data_interleave_width_in_bits = 1,
		ram_block13a_327.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_327.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_327.operation_mode = "dual_port",
		ram_block13a_327.port_a_address_width = 11,
		ram_block13a_327.port_a_data_width = 4,
		ram_block13a_327.port_a_first_address = 40960,
		ram_block13a_327.port_a_first_bit_number = 7,
		ram_block13a_327.port_a_last_address = 43007,
		ram_block13a_327.port_a_logical_ram_depth = 65536,
		ram_block13a_327.port_a_logical_ram_width = 64,
		ram_block13a_327.port_b_address_clear = "none",
		ram_block13a_327.port_b_address_clock = "clock1",
		ram_block13a_327.port_b_address_width = 13,
		ram_block13a_327.port_b_data_out_clear = "none",
		ram_block13a_327.port_b_data_out_clock = "clock1",
		ram_block13a_327.port_b_data_width = 1,
		ram_block13a_327.port_b_first_address = 163840,
		ram_block13a_327.port_b_first_bit_number = 7,
		ram_block13a_327.port_b_last_address = 172031,
		ram_block13a_327.port_b_logical_ram_depth = 262144,
		ram_block13a_327.port_b_logical_ram_width = 16,
		ram_block13a_327.port_b_read_enable_clock = "clock1",
		ram_block13a_327.ram_block_type = "AUTO",
		ram_block13a_327.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_328
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_328portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_328.clk0_core_clock_enable = "ena0",
		ram_block13a_328.clk0_input_clock_enable = "none",
		ram_block13a_328.clk1_core_clock_enable = "none",
		ram_block13a_328.clk1_input_clock_enable = "none",
		ram_block13a_328.clk1_output_clock_enable = "ena1",
		ram_block13a_328.connectivity_checking = "OFF",
		ram_block13a_328.data_interleave_offset_in_bits = 16,
		ram_block13a_328.data_interleave_width_in_bits = 1,
		ram_block13a_328.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_328.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_328.operation_mode = "dual_port",
		ram_block13a_328.port_a_address_width = 11,
		ram_block13a_328.port_a_data_width = 4,
		ram_block13a_328.port_a_first_address = 40960,
		ram_block13a_328.port_a_first_bit_number = 8,
		ram_block13a_328.port_a_last_address = 43007,
		ram_block13a_328.port_a_logical_ram_depth = 65536,
		ram_block13a_328.port_a_logical_ram_width = 64,
		ram_block13a_328.port_b_address_clear = "none",
		ram_block13a_328.port_b_address_clock = "clock1",
		ram_block13a_328.port_b_address_width = 13,
		ram_block13a_328.port_b_data_out_clear = "none",
		ram_block13a_328.port_b_data_out_clock = "clock1",
		ram_block13a_328.port_b_data_width = 1,
		ram_block13a_328.port_b_first_address = 163840,
		ram_block13a_328.port_b_first_bit_number = 8,
		ram_block13a_328.port_b_last_address = 172031,
		ram_block13a_328.port_b_logical_ram_depth = 262144,
		ram_block13a_328.port_b_logical_ram_width = 16,
		ram_block13a_328.port_b_read_enable_clock = "clock1",
		ram_block13a_328.ram_block_type = "AUTO",
		ram_block13a_328.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_329
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_329portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_329.clk0_core_clock_enable = "ena0",
		ram_block13a_329.clk0_input_clock_enable = "none",
		ram_block13a_329.clk1_core_clock_enable = "none",
		ram_block13a_329.clk1_input_clock_enable = "none",
		ram_block13a_329.clk1_output_clock_enable = "ena1",
		ram_block13a_329.connectivity_checking = "OFF",
		ram_block13a_329.data_interleave_offset_in_bits = 16,
		ram_block13a_329.data_interleave_width_in_bits = 1,
		ram_block13a_329.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_329.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_329.operation_mode = "dual_port",
		ram_block13a_329.port_a_address_width = 11,
		ram_block13a_329.port_a_data_width = 4,
		ram_block13a_329.port_a_first_address = 40960,
		ram_block13a_329.port_a_first_bit_number = 9,
		ram_block13a_329.port_a_last_address = 43007,
		ram_block13a_329.port_a_logical_ram_depth = 65536,
		ram_block13a_329.port_a_logical_ram_width = 64,
		ram_block13a_329.port_b_address_clear = "none",
		ram_block13a_329.port_b_address_clock = "clock1",
		ram_block13a_329.port_b_address_width = 13,
		ram_block13a_329.port_b_data_out_clear = "none",
		ram_block13a_329.port_b_data_out_clock = "clock1",
		ram_block13a_329.port_b_data_width = 1,
		ram_block13a_329.port_b_first_address = 163840,
		ram_block13a_329.port_b_first_bit_number = 9,
		ram_block13a_329.port_b_last_address = 172031,
		ram_block13a_329.port_b_logical_ram_depth = 262144,
		ram_block13a_329.port_b_logical_ram_width = 16,
		ram_block13a_329.port_b_read_enable_clock = "clock1",
		ram_block13a_329.ram_block_type = "AUTO",
		ram_block13a_329.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_330
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_330portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_330.clk0_core_clock_enable = "ena0",
		ram_block13a_330.clk0_input_clock_enable = "none",
		ram_block13a_330.clk1_core_clock_enable = "none",
		ram_block13a_330.clk1_input_clock_enable = "none",
		ram_block13a_330.clk1_output_clock_enable = "ena1",
		ram_block13a_330.connectivity_checking = "OFF",
		ram_block13a_330.data_interleave_offset_in_bits = 16,
		ram_block13a_330.data_interleave_width_in_bits = 1,
		ram_block13a_330.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_330.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_330.operation_mode = "dual_port",
		ram_block13a_330.port_a_address_width = 11,
		ram_block13a_330.port_a_data_width = 4,
		ram_block13a_330.port_a_first_address = 40960,
		ram_block13a_330.port_a_first_bit_number = 10,
		ram_block13a_330.port_a_last_address = 43007,
		ram_block13a_330.port_a_logical_ram_depth = 65536,
		ram_block13a_330.port_a_logical_ram_width = 64,
		ram_block13a_330.port_b_address_clear = "none",
		ram_block13a_330.port_b_address_clock = "clock1",
		ram_block13a_330.port_b_address_width = 13,
		ram_block13a_330.port_b_data_out_clear = "none",
		ram_block13a_330.port_b_data_out_clock = "clock1",
		ram_block13a_330.port_b_data_width = 1,
		ram_block13a_330.port_b_first_address = 163840,
		ram_block13a_330.port_b_first_bit_number = 10,
		ram_block13a_330.port_b_last_address = 172031,
		ram_block13a_330.port_b_logical_ram_depth = 262144,
		ram_block13a_330.port_b_logical_ram_width = 16,
		ram_block13a_330.port_b_read_enable_clock = "clock1",
		ram_block13a_330.ram_block_type = "AUTO",
		ram_block13a_330.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_331
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_331portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_331.clk0_core_clock_enable = "ena0",
		ram_block13a_331.clk0_input_clock_enable = "none",
		ram_block13a_331.clk1_core_clock_enable = "none",
		ram_block13a_331.clk1_input_clock_enable = "none",
		ram_block13a_331.clk1_output_clock_enable = "ena1",
		ram_block13a_331.connectivity_checking = "OFF",
		ram_block13a_331.data_interleave_offset_in_bits = 16,
		ram_block13a_331.data_interleave_width_in_bits = 1,
		ram_block13a_331.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_331.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_331.operation_mode = "dual_port",
		ram_block13a_331.port_a_address_width = 11,
		ram_block13a_331.port_a_data_width = 4,
		ram_block13a_331.port_a_first_address = 40960,
		ram_block13a_331.port_a_first_bit_number = 11,
		ram_block13a_331.port_a_last_address = 43007,
		ram_block13a_331.port_a_logical_ram_depth = 65536,
		ram_block13a_331.port_a_logical_ram_width = 64,
		ram_block13a_331.port_b_address_clear = "none",
		ram_block13a_331.port_b_address_clock = "clock1",
		ram_block13a_331.port_b_address_width = 13,
		ram_block13a_331.port_b_data_out_clear = "none",
		ram_block13a_331.port_b_data_out_clock = "clock1",
		ram_block13a_331.port_b_data_width = 1,
		ram_block13a_331.port_b_first_address = 163840,
		ram_block13a_331.port_b_first_bit_number = 11,
		ram_block13a_331.port_b_last_address = 172031,
		ram_block13a_331.port_b_logical_ram_depth = 262144,
		ram_block13a_331.port_b_logical_ram_width = 16,
		ram_block13a_331.port_b_read_enable_clock = "clock1",
		ram_block13a_331.ram_block_type = "AUTO",
		ram_block13a_331.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_332
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_332portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_332.clk0_core_clock_enable = "ena0",
		ram_block13a_332.clk0_input_clock_enable = "none",
		ram_block13a_332.clk1_core_clock_enable = "none",
		ram_block13a_332.clk1_input_clock_enable = "none",
		ram_block13a_332.clk1_output_clock_enable = "ena1",
		ram_block13a_332.connectivity_checking = "OFF",
		ram_block13a_332.data_interleave_offset_in_bits = 16,
		ram_block13a_332.data_interleave_width_in_bits = 1,
		ram_block13a_332.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_332.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_332.operation_mode = "dual_port",
		ram_block13a_332.port_a_address_width = 11,
		ram_block13a_332.port_a_data_width = 4,
		ram_block13a_332.port_a_first_address = 40960,
		ram_block13a_332.port_a_first_bit_number = 12,
		ram_block13a_332.port_a_last_address = 43007,
		ram_block13a_332.port_a_logical_ram_depth = 65536,
		ram_block13a_332.port_a_logical_ram_width = 64,
		ram_block13a_332.port_b_address_clear = "none",
		ram_block13a_332.port_b_address_clock = "clock1",
		ram_block13a_332.port_b_address_width = 13,
		ram_block13a_332.port_b_data_out_clear = "none",
		ram_block13a_332.port_b_data_out_clock = "clock1",
		ram_block13a_332.port_b_data_width = 1,
		ram_block13a_332.port_b_first_address = 163840,
		ram_block13a_332.port_b_first_bit_number = 12,
		ram_block13a_332.port_b_last_address = 172031,
		ram_block13a_332.port_b_logical_ram_depth = 262144,
		ram_block13a_332.port_b_logical_ram_width = 16,
		ram_block13a_332.port_b_read_enable_clock = "clock1",
		ram_block13a_332.ram_block_type = "AUTO",
		ram_block13a_332.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_333
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_333portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_333.clk0_core_clock_enable = "ena0",
		ram_block13a_333.clk0_input_clock_enable = "none",
		ram_block13a_333.clk1_core_clock_enable = "none",
		ram_block13a_333.clk1_input_clock_enable = "none",
		ram_block13a_333.clk1_output_clock_enable = "ena1",
		ram_block13a_333.connectivity_checking = "OFF",
		ram_block13a_333.data_interleave_offset_in_bits = 16,
		ram_block13a_333.data_interleave_width_in_bits = 1,
		ram_block13a_333.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_333.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_333.operation_mode = "dual_port",
		ram_block13a_333.port_a_address_width = 11,
		ram_block13a_333.port_a_data_width = 4,
		ram_block13a_333.port_a_first_address = 40960,
		ram_block13a_333.port_a_first_bit_number = 13,
		ram_block13a_333.port_a_last_address = 43007,
		ram_block13a_333.port_a_logical_ram_depth = 65536,
		ram_block13a_333.port_a_logical_ram_width = 64,
		ram_block13a_333.port_b_address_clear = "none",
		ram_block13a_333.port_b_address_clock = "clock1",
		ram_block13a_333.port_b_address_width = 13,
		ram_block13a_333.port_b_data_out_clear = "none",
		ram_block13a_333.port_b_data_out_clock = "clock1",
		ram_block13a_333.port_b_data_width = 1,
		ram_block13a_333.port_b_first_address = 163840,
		ram_block13a_333.port_b_first_bit_number = 13,
		ram_block13a_333.port_b_last_address = 172031,
		ram_block13a_333.port_b_logical_ram_depth = 262144,
		ram_block13a_333.port_b_logical_ram_width = 16,
		ram_block13a_333.port_b_read_enable_clock = "clock1",
		ram_block13a_333.ram_block_type = "AUTO",
		ram_block13a_333.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_334
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_334portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_334.clk0_core_clock_enable = "ena0",
		ram_block13a_334.clk0_input_clock_enable = "none",
		ram_block13a_334.clk1_core_clock_enable = "none",
		ram_block13a_334.clk1_input_clock_enable = "none",
		ram_block13a_334.clk1_output_clock_enable = "ena1",
		ram_block13a_334.connectivity_checking = "OFF",
		ram_block13a_334.data_interleave_offset_in_bits = 16,
		ram_block13a_334.data_interleave_width_in_bits = 1,
		ram_block13a_334.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_334.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_334.operation_mode = "dual_port",
		ram_block13a_334.port_a_address_width = 11,
		ram_block13a_334.port_a_data_width = 4,
		ram_block13a_334.port_a_first_address = 40960,
		ram_block13a_334.port_a_first_bit_number = 14,
		ram_block13a_334.port_a_last_address = 43007,
		ram_block13a_334.port_a_logical_ram_depth = 65536,
		ram_block13a_334.port_a_logical_ram_width = 64,
		ram_block13a_334.port_b_address_clear = "none",
		ram_block13a_334.port_b_address_clock = "clock1",
		ram_block13a_334.port_b_address_width = 13,
		ram_block13a_334.port_b_data_out_clear = "none",
		ram_block13a_334.port_b_data_out_clock = "clock1",
		ram_block13a_334.port_b_data_width = 1,
		ram_block13a_334.port_b_first_address = 163840,
		ram_block13a_334.port_b_first_bit_number = 14,
		ram_block13a_334.port_b_last_address = 172031,
		ram_block13a_334.port_b_logical_ram_depth = 262144,
		ram_block13a_334.port_b_logical_ram_width = 16,
		ram_block13a_334.port_b_read_enable_clock = "clock1",
		ram_block13a_334.ram_block_type = "AUTO",
		ram_block13a_334.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_335
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_335portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_335.clk0_core_clock_enable = "ena0",
		ram_block13a_335.clk0_input_clock_enable = "none",
		ram_block13a_335.clk1_core_clock_enable = "none",
		ram_block13a_335.clk1_input_clock_enable = "none",
		ram_block13a_335.clk1_output_clock_enable = "ena1",
		ram_block13a_335.connectivity_checking = "OFF",
		ram_block13a_335.data_interleave_offset_in_bits = 16,
		ram_block13a_335.data_interleave_width_in_bits = 1,
		ram_block13a_335.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_335.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_335.operation_mode = "dual_port",
		ram_block13a_335.port_a_address_width = 11,
		ram_block13a_335.port_a_data_width = 4,
		ram_block13a_335.port_a_first_address = 40960,
		ram_block13a_335.port_a_first_bit_number = 15,
		ram_block13a_335.port_a_last_address = 43007,
		ram_block13a_335.port_a_logical_ram_depth = 65536,
		ram_block13a_335.port_a_logical_ram_width = 64,
		ram_block13a_335.port_b_address_clear = "none",
		ram_block13a_335.port_b_address_clock = "clock1",
		ram_block13a_335.port_b_address_width = 13,
		ram_block13a_335.port_b_data_out_clear = "none",
		ram_block13a_335.port_b_data_out_clock = "clock1",
		ram_block13a_335.port_b_data_width = 1,
		ram_block13a_335.port_b_first_address = 163840,
		ram_block13a_335.port_b_first_bit_number = 15,
		ram_block13a_335.port_b_last_address = 172031,
		ram_block13a_335.port_b_logical_ram_depth = 262144,
		ram_block13a_335.port_b_logical_ram_width = 16,
		ram_block13a_335.port_b_read_enable_clock = "clock1",
		ram_block13a_335.ram_block_type = "AUTO",
		ram_block13a_335.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_336
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_336portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_336.clk0_core_clock_enable = "ena0",
		ram_block13a_336.clk0_input_clock_enable = "none",
		ram_block13a_336.clk1_core_clock_enable = "none",
		ram_block13a_336.clk1_input_clock_enable = "none",
		ram_block13a_336.clk1_output_clock_enable = "ena1",
		ram_block13a_336.connectivity_checking = "OFF",
		ram_block13a_336.data_interleave_offset_in_bits = 16,
		ram_block13a_336.data_interleave_width_in_bits = 1,
		ram_block13a_336.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_336.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_336.operation_mode = "dual_port",
		ram_block13a_336.port_a_address_width = 11,
		ram_block13a_336.port_a_data_width = 4,
		ram_block13a_336.port_a_first_address = 43008,
		ram_block13a_336.port_a_first_bit_number = 0,
		ram_block13a_336.port_a_last_address = 45055,
		ram_block13a_336.port_a_logical_ram_depth = 65536,
		ram_block13a_336.port_a_logical_ram_width = 64,
		ram_block13a_336.port_b_address_clear = "none",
		ram_block13a_336.port_b_address_clock = "clock1",
		ram_block13a_336.port_b_address_width = 13,
		ram_block13a_336.port_b_data_out_clear = "none",
		ram_block13a_336.port_b_data_out_clock = "clock1",
		ram_block13a_336.port_b_data_width = 1,
		ram_block13a_336.port_b_first_address = 172032,
		ram_block13a_336.port_b_first_bit_number = 0,
		ram_block13a_336.port_b_last_address = 180223,
		ram_block13a_336.port_b_logical_ram_depth = 262144,
		ram_block13a_336.port_b_logical_ram_width = 16,
		ram_block13a_336.port_b_read_enable_clock = "clock1",
		ram_block13a_336.ram_block_type = "AUTO",
		ram_block13a_336.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_337
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_337portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_337.clk0_core_clock_enable = "ena0",
		ram_block13a_337.clk0_input_clock_enable = "none",
		ram_block13a_337.clk1_core_clock_enable = "none",
		ram_block13a_337.clk1_input_clock_enable = "none",
		ram_block13a_337.clk1_output_clock_enable = "ena1",
		ram_block13a_337.connectivity_checking = "OFF",
		ram_block13a_337.data_interleave_offset_in_bits = 16,
		ram_block13a_337.data_interleave_width_in_bits = 1,
		ram_block13a_337.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_337.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_337.operation_mode = "dual_port",
		ram_block13a_337.port_a_address_width = 11,
		ram_block13a_337.port_a_data_width = 4,
		ram_block13a_337.port_a_first_address = 43008,
		ram_block13a_337.port_a_first_bit_number = 1,
		ram_block13a_337.port_a_last_address = 45055,
		ram_block13a_337.port_a_logical_ram_depth = 65536,
		ram_block13a_337.port_a_logical_ram_width = 64,
		ram_block13a_337.port_b_address_clear = "none",
		ram_block13a_337.port_b_address_clock = "clock1",
		ram_block13a_337.port_b_address_width = 13,
		ram_block13a_337.port_b_data_out_clear = "none",
		ram_block13a_337.port_b_data_out_clock = "clock1",
		ram_block13a_337.port_b_data_width = 1,
		ram_block13a_337.port_b_first_address = 172032,
		ram_block13a_337.port_b_first_bit_number = 1,
		ram_block13a_337.port_b_last_address = 180223,
		ram_block13a_337.port_b_logical_ram_depth = 262144,
		ram_block13a_337.port_b_logical_ram_width = 16,
		ram_block13a_337.port_b_read_enable_clock = "clock1",
		ram_block13a_337.ram_block_type = "AUTO",
		ram_block13a_337.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_338
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_338portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_338.clk0_core_clock_enable = "ena0",
		ram_block13a_338.clk0_input_clock_enable = "none",
		ram_block13a_338.clk1_core_clock_enable = "none",
		ram_block13a_338.clk1_input_clock_enable = "none",
		ram_block13a_338.clk1_output_clock_enable = "ena1",
		ram_block13a_338.connectivity_checking = "OFF",
		ram_block13a_338.data_interleave_offset_in_bits = 16,
		ram_block13a_338.data_interleave_width_in_bits = 1,
		ram_block13a_338.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_338.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_338.operation_mode = "dual_port",
		ram_block13a_338.port_a_address_width = 11,
		ram_block13a_338.port_a_data_width = 4,
		ram_block13a_338.port_a_first_address = 43008,
		ram_block13a_338.port_a_first_bit_number = 2,
		ram_block13a_338.port_a_last_address = 45055,
		ram_block13a_338.port_a_logical_ram_depth = 65536,
		ram_block13a_338.port_a_logical_ram_width = 64,
		ram_block13a_338.port_b_address_clear = "none",
		ram_block13a_338.port_b_address_clock = "clock1",
		ram_block13a_338.port_b_address_width = 13,
		ram_block13a_338.port_b_data_out_clear = "none",
		ram_block13a_338.port_b_data_out_clock = "clock1",
		ram_block13a_338.port_b_data_width = 1,
		ram_block13a_338.port_b_first_address = 172032,
		ram_block13a_338.port_b_first_bit_number = 2,
		ram_block13a_338.port_b_last_address = 180223,
		ram_block13a_338.port_b_logical_ram_depth = 262144,
		ram_block13a_338.port_b_logical_ram_width = 16,
		ram_block13a_338.port_b_read_enable_clock = "clock1",
		ram_block13a_338.ram_block_type = "AUTO",
		ram_block13a_338.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_339
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_339portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_339.clk0_core_clock_enable = "ena0",
		ram_block13a_339.clk0_input_clock_enable = "none",
		ram_block13a_339.clk1_core_clock_enable = "none",
		ram_block13a_339.clk1_input_clock_enable = "none",
		ram_block13a_339.clk1_output_clock_enable = "ena1",
		ram_block13a_339.connectivity_checking = "OFF",
		ram_block13a_339.data_interleave_offset_in_bits = 16,
		ram_block13a_339.data_interleave_width_in_bits = 1,
		ram_block13a_339.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_339.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_339.operation_mode = "dual_port",
		ram_block13a_339.port_a_address_width = 11,
		ram_block13a_339.port_a_data_width = 4,
		ram_block13a_339.port_a_first_address = 43008,
		ram_block13a_339.port_a_first_bit_number = 3,
		ram_block13a_339.port_a_last_address = 45055,
		ram_block13a_339.port_a_logical_ram_depth = 65536,
		ram_block13a_339.port_a_logical_ram_width = 64,
		ram_block13a_339.port_b_address_clear = "none",
		ram_block13a_339.port_b_address_clock = "clock1",
		ram_block13a_339.port_b_address_width = 13,
		ram_block13a_339.port_b_data_out_clear = "none",
		ram_block13a_339.port_b_data_out_clock = "clock1",
		ram_block13a_339.port_b_data_width = 1,
		ram_block13a_339.port_b_first_address = 172032,
		ram_block13a_339.port_b_first_bit_number = 3,
		ram_block13a_339.port_b_last_address = 180223,
		ram_block13a_339.port_b_logical_ram_depth = 262144,
		ram_block13a_339.port_b_logical_ram_width = 16,
		ram_block13a_339.port_b_read_enable_clock = "clock1",
		ram_block13a_339.ram_block_type = "AUTO",
		ram_block13a_339.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_340
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_340portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_340.clk0_core_clock_enable = "ena0",
		ram_block13a_340.clk0_input_clock_enable = "none",
		ram_block13a_340.clk1_core_clock_enable = "none",
		ram_block13a_340.clk1_input_clock_enable = "none",
		ram_block13a_340.clk1_output_clock_enable = "ena1",
		ram_block13a_340.connectivity_checking = "OFF",
		ram_block13a_340.data_interleave_offset_in_bits = 16,
		ram_block13a_340.data_interleave_width_in_bits = 1,
		ram_block13a_340.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_340.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_340.operation_mode = "dual_port",
		ram_block13a_340.port_a_address_width = 11,
		ram_block13a_340.port_a_data_width = 4,
		ram_block13a_340.port_a_first_address = 43008,
		ram_block13a_340.port_a_first_bit_number = 4,
		ram_block13a_340.port_a_last_address = 45055,
		ram_block13a_340.port_a_logical_ram_depth = 65536,
		ram_block13a_340.port_a_logical_ram_width = 64,
		ram_block13a_340.port_b_address_clear = "none",
		ram_block13a_340.port_b_address_clock = "clock1",
		ram_block13a_340.port_b_address_width = 13,
		ram_block13a_340.port_b_data_out_clear = "none",
		ram_block13a_340.port_b_data_out_clock = "clock1",
		ram_block13a_340.port_b_data_width = 1,
		ram_block13a_340.port_b_first_address = 172032,
		ram_block13a_340.port_b_first_bit_number = 4,
		ram_block13a_340.port_b_last_address = 180223,
		ram_block13a_340.port_b_logical_ram_depth = 262144,
		ram_block13a_340.port_b_logical_ram_width = 16,
		ram_block13a_340.port_b_read_enable_clock = "clock1",
		ram_block13a_340.ram_block_type = "AUTO",
		ram_block13a_340.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_341
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_341portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_341.clk0_core_clock_enable = "ena0",
		ram_block13a_341.clk0_input_clock_enable = "none",
		ram_block13a_341.clk1_core_clock_enable = "none",
		ram_block13a_341.clk1_input_clock_enable = "none",
		ram_block13a_341.clk1_output_clock_enable = "ena1",
		ram_block13a_341.connectivity_checking = "OFF",
		ram_block13a_341.data_interleave_offset_in_bits = 16,
		ram_block13a_341.data_interleave_width_in_bits = 1,
		ram_block13a_341.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_341.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_341.operation_mode = "dual_port",
		ram_block13a_341.port_a_address_width = 11,
		ram_block13a_341.port_a_data_width = 4,
		ram_block13a_341.port_a_first_address = 43008,
		ram_block13a_341.port_a_first_bit_number = 5,
		ram_block13a_341.port_a_last_address = 45055,
		ram_block13a_341.port_a_logical_ram_depth = 65536,
		ram_block13a_341.port_a_logical_ram_width = 64,
		ram_block13a_341.port_b_address_clear = "none",
		ram_block13a_341.port_b_address_clock = "clock1",
		ram_block13a_341.port_b_address_width = 13,
		ram_block13a_341.port_b_data_out_clear = "none",
		ram_block13a_341.port_b_data_out_clock = "clock1",
		ram_block13a_341.port_b_data_width = 1,
		ram_block13a_341.port_b_first_address = 172032,
		ram_block13a_341.port_b_first_bit_number = 5,
		ram_block13a_341.port_b_last_address = 180223,
		ram_block13a_341.port_b_logical_ram_depth = 262144,
		ram_block13a_341.port_b_logical_ram_width = 16,
		ram_block13a_341.port_b_read_enable_clock = "clock1",
		ram_block13a_341.ram_block_type = "AUTO",
		ram_block13a_341.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_342
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_342portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_342.clk0_core_clock_enable = "ena0",
		ram_block13a_342.clk0_input_clock_enable = "none",
		ram_block13a_342.clk1_core_clock_enable = "none",
		ram_block13a_342.clk1_input_clock_enable = "none",
		ram_block13a_342.clk1_output_clock_enable = "ena1",
		ram_block13a_342.connectivity_checking = "OFF",
		ram_block13a_342.data_interleave_offset_in_bits = 16,
		ram_block13a_342.data_interleave_width_in_bits = 1,
		ram_block13a_342.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_342.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_342.operation_mode = "dual_port",
		ram_block13a_342.port_a_address_width = 11,
		ram_block13a_342.port_a_data_width = 4,
		ram_block13a_342.port_a_first_address = 43008,
		ram_block13a_342.port_a_first_bit_number = 6,
		ram_block13a_342.port_a_last_address = 45055,
		ram_block13a_342.port_a_logical_ram_depth = 65536,
		ram_block13a_342.port_a_logical_ram_width = 64,
		ram_block13a_342.port_b_address_clear = "none",
		ram_block13a_342.port_b_address_clock = "clock1",
		ram_block13a_342.port_b_address_width = 13,
		ram_block13a_342.port_b_data_out_clear = "none",
		ram_block13a_342.port_b_data_out_clock = "clock1",
		ram_block13a_342.port_b_data_width = 1,
		ram_block13a_342.port_b_first_address = 172032,
		ram_block13a_342.port_b_first_bit_number = 6,
		ram_block13a_342.port_b_last_address = 180223,
		ram_block13a_342.port_b_logical_ram_depth = 262144,
		ram_block13a_342.port_b_logical_ram_width = 16,
		ram_block13a_342.port_b_read_enable_clock = "clock1",
		ram_block13a_342.ram_block_type = "AUTO",
		ram_block13a_342.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_343
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_343portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_343.clk0_core_clock_enable = "ena0",
		ram_block13a_343.clk0_input_clock_enable = "none",
		ram_block13a_343.clk1_core_clock_enable = "none",
		ram_block13a_343.clk1_input_clock_enable = "none",
		ram_block13a_343.clk1_output_clock_enable = "ena1",
		ram_block13a_343.connectivity_checking = "OFF",
		ram_block13a_343.data_interleave_offset_in_bits = 16,
		ram_block13a_343.data_interleave_width_in_bits = 1,
		ram_block13a_343.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_343.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_343.operation_mode = "dual_port",
		ram_block13a_343.port_a_address_width = 11,
		ram_block13a_343.port_a_data_width = 4,
		ram_block13a_343.port_a_first_address = 43008,
		ram_block13a_343.port_a_first_bit_number = 7,
		ram_block13a_343.port_a_last_address = 45055,
		ram_block13a_343.port_a_logical_ram_depth = 65536,
		ram_block13a_343.port_a_logical_ram_width = 64,
		ram_block13a_343.port_b_address_clear = "none",
		ram_block13a_343.port_b_address_clock = "clock1",
		ram_block13a_343.port_b_address_width = 13,
		ram_block13a_343.port_b_data_out_clear = "none",
		ram_block13a_343.port_b_data_out_clock = "clock1",
		ram_block13a_343.port_b_data_width = 1,
		ram_block13a_343.port_b_first_address = 172032,
		ram_block13a_343.port_b_first_bit_number = 7,
		ram_block13a_343.port_b_last_address = 180223,
		ram_block13a_343.port_b_logical_ram_depth = 262144,
		ram_block13a_343.port_b_logical_ram_width = 16,
		ram_block13a_343.port_b_read_enable_clock = "clock1",
		ram_block13a_343.ram_block_type = "AUTO",
		ram_block13a_343.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_344
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_344portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_344.clk0_core_clock_enable = "ena0",
		ram_block13a_344.clk0_input_clock_enable = "none",
		ram_block13a_344.clk1_core_clock_enable = "none",
		ram_block13a_344.clk1_input_clock_enable = "none",
		ram_block13a_344.clk1_output_clock_enable = "ena1",
		ram_block13a_344.connectivity_checking = "OFF",
		ram_block13a_344.data_interleave_offset_in_bits = 16,
		ram_block13a_344.data_interleave_width_in_bits = 1,
		ram_block13a_344.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_344.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_344.operation_mode = "dual_port",
		ram_block13a_344.port_a_address_width = 11,
		ram_block13a_344.port_a_data_width = 4,
		ram_block13a_344.port_a_first_address = 43008,
		ram_block13a_344.port_a_first_bit_number = 8,
		ram_block13a_344.port_a_last_address = 45055,
		ram_block13a_344.port_a_logical_ram_depth = 65536,
		ram_block13a_344.port_a_logical_ram_width = 64,
		ram_block13a_344.port_b_address_clear = "none",
		ram_block13a_344.port_b_address_clock = "clock1",
		ram_block13a_344.port_b_address_width = 13,
		ram_block13a_344.port_b_data_out_clear = "none",
		ram_block13a_344.port_b_data_out_clock = "clock1",
		ram_block13a_344.port_b_data_width = 1,
		ram_block13a_344.port_b_first_address = 172032,
		ram_block13a_344.port_b_first_bit_number = 8,
		ram_block13a_344.port_b_last_address = 180223,
		ram_block13a_344.port_b_logical_ram_depth = 262144,
		ram_block13a_344.port_b_logical_ram_width = 16,
		ram_block13a_344.port_b_read_enable_clock = "clock1",
		ram_block13a_344.ram_block_type = "AUTO",
		ram_block13a_344.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_345
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_345portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_345.clk0_core_clock_enable = "ena0",
		ram_block13a_345.clk0_input_clock_enable = "none",
		ram_block13a_345.clk1_core_clock_enable = "none",
		ram_block13a_345.clk1_input_clock_enable = "none",
		ram_block13a_345.clk1_output_clock_enable = "ena1",
		ram_block13a_345.connectivity_checking = "OFF",
		ram_block13a_345.data_interleave_offset_in_bits = 16,
		ram_block13a_345.data_interleave_width_in_bits = 1,
		ram_block13a_345.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_345.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_345.operation_mode = "dual_port",
		ram_block13a_345.port_a_address_width = 11,
		ram_block13a_345.port_a_data_width = 4,
		ram_block13a_345.port_a_first_address = 43008,
		ram_block13a_345.port_a_first_bit_number = 9,
		ram_block13a_345.port_a_last_address = 45055,
		ram_block13a_345.port_a_logical_ram_depth = 65536,
		ram_block13a_345.port_a_logical_ram_width = 64,
		ram_block13a_345.port_b_address_clear = "none",
		ram_block13a_345.port_b_address_clock = "clock1",
		ram_block13a_345.port_b_address_width = 13,
		ram_block13a_345.port_b_data_out_clear = "none",
		ram_block13a_345.port_b_data_out_clock = "clock1",
		ram_block13a_345.port_b_data_width = 1,
		ram_block13a_345.port_b_first_address = 172032,
		ram_block13a_345.port_b_first_bit_number = 9,
		ram_block13a_345.port_b_last_address = 180223,
		ram_block13a_345.port_b_logical_ram_depth = 262144,
		ram_block13a_345.port_b_logical_ram_width = 16,
		ram_block13a_345.port_b_read_enable_clock = "clock1",
		ram_block13a_345.ram_block_type = "AUTO",
		ram_block13a_345.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_346
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_346portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_346.clk0_core_clock_enable = "ena0",
		ram_block13a_346.clk0_input_clock_enable = "none",
		ram_block13a_346.clk1_core_clock_enable = "none",
		ram_block13a_346.clk1_input_clock_enable = "none",
		ram_block13a_346.clk1_output_clock_enable = "ena1",
		ram_block13a_346.connectivity_checking = "OFF",
		ram_block13a_346.data_interleave_offset_in_bits = 16,
		ram_block13a_346.data_interleave_width_in_bits = 1,
		ram_block13a_346.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_346.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_346.operation_mode = "dual_port",
		ram_block13a_346.port_a_address_width = 11,
		ram_block13a_346.port_a_data_width = 4,
		ram_block13a_346.port_a_first_address = 43008,
		ram_block13a_346.port_a_first_bit_number = 10,
		ram_block13a_346.port_a_last_address = 45055,
		ram_block13a_346.port_a_logical_ram_depth = 65536,
		ram_block13a_346.port_a_logical_ram_width = 64,
		ram_block13a_346.port_b_address_clear = "none",
		ram_block13a_346.port_b_address_clock = "clock1",
		ram_block13a_346.port_b_address_width = 13,
		ram_block13a_346.port_b_data_out_clear = "none",
		ram_block13a_346.port_b_data_out_clock = "clock1",
		ram_block13a_346.port_b_data_width = 1,
		ram_block13a_346.port_b_first_address = 172032,
		ram_block13a_346.port_b_first_bit_number = 10,
		ram_block13a_346.port_b_last_address = 180223,
		ram_block13a_346.port_b_logical_ram_depth = 262144,
		ram_block13a_346.port_b_logical_ram_width = 16,
		ram_block13a_346.port_b_read_enable_clock = "clock1",
		ram_block13a_346.ram_block_type = "AUTO",
		ram_block13a_346.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_347
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_347portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_347.clk0_core_clock_enable = "ena0",
		ram_block13a_347.clk0_input_clock_enable = "none",
		ram_block13a_347.clk1_core_clock_enable = "none",
		ram_block13a_347.clk1_input_clock_enable = "none",
		ram_block13a_347.clk1_output_clock_enable = "ena1",
		ram_block13a_347.connectivity_checking = "OFF",
		ram_block13a_347.data_interleave_offset_in_bits = 16,
		ram_block13a_347.data_interleave_width_in_bits = 1,
		ram_block13a_347.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_347.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_347.operation_mode = "dual_port",
		ram_block13a_347.port_a_address_width = 11,
		ram_block13a_347.port_a_data_width = 4,
		ram_block13a_347.port_a_first_address = 43008,
		ram_block13a_347.port_a_first_bit_number = 11,
		ram_block13a_347.port_a_last_address = 45055,
		ram_block13a_347.port_a_logical_ram_depth = 65536,
		ram_block13a_347.port_a_logical_ram_width = 64,
		ram_block13a_347.port_b_address_clear = "none",
		ram_block13a_347.port_b_address_clock = "clock1",
		ram_block13a_347.port_b_address_width = 13,
		ram_block13a_347.port_b_data_out_clear = "none",
		ram_block13a_347.port_b_data_out_clock = "clock1",
		ram_block13a_347.port_b_data_width = 1,
		ram_block13a_347.port_b_first_address = 172032,
		ram_block13a_347.port_b_first_bit_number = 11,
		ram_block13a_347.port_b_last_address = 180223,
		ram_block13a_347.port_b_logical_ram_depth = 262144,
		ram_block13a_347.port_b_logical_ram_width = 16,
		ram_block13a_347.port_b_read_enable_clock = "clock1",
		ram_block13a_347.ram_block_type = "AUTO",
		ram_block13a_347.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_348
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_348portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_348.clk0_core_clock_enable = "ena0",
		ram_block13a_348.clk0_input_clock_enable = "none",
		ram_block13a_348.clk1_core_clock_enable = "none",
		ram_block13a_348.clk1_input_clock_enable = "none",
		ram_block13a_348.clk1_output_clock_enable = "ena1",
		ram_block13a_348.connectivity_checking = "OFF",
		ram_block13a_348.data_interleave_offset_in_bits = 16,
		ram_block13a_348.data_interleave_width_in_bits = 1,
		ram_block13a_348.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_348.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_348.operation_mode = "dual_port",
		ram_block13a_348.port_a_address_width = 11,
		ram_block13a_348.port_a_data_width = 4,
		ram_block13a_348.port_a_first_address = 43008,
		ram_block13a_348.port_a_first_bit_number = 12,
		ram_block13a_348.port_a_last_address = 45055,
		ram_block13a_348.port_a_logical_ram_depth = 65536,
		ram_block13a_348.port_a_logical_ram_width = 64,
		ram_block13a_348.port_b_address_clear = "none",
		ram_block13a_348.port_b_address_clock = "clock1",
		ram_block13a_348.port_b_address_width = 13,
		ram_block13a_348.port_b_data_out_clear = "none",
		ram_block13a_348.port_b_data_out_clock = "clock1",
		ram_block13a_348.port_b_data_width = 1,
		ram_block13a_348.port_b_first_address = 172032,
		ram_block13a_348.port_b_first_bit_number = 12,
		ram_block13a_348.port_b_last_address = 180223,
		ram_block13a_348.port_b_logical_ram_depth = 262144,
		ram_block13a_348.port_b_logical_ram_width = 16,
		ram_block13a_348.port_b_read_enable_clock = "clock1",
		ram_block13a_348.ram_block_type = "AUTO",
		ram_block13a_348.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_349
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_349portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_349.clk0_core_clock_enable = "ena0",
		ram_block13a_349.clk0_input_clock_enable = "none",
		ram_block13a_349.clk1_core_clock_enable = "none",
		ram_block13a_349.clk1_input_clock_enable = "none",
		ram_block13a_349.clk1_output_clock_enable = "ena1",
		ram_block13a_349.connectivity_checking = "OFF",
		ram_block13a_349.data_interleave_offset_in_bits = 16,
		ram_block13a_349.data_interleave_width_in_bits = 1,
		ram_block13a_349.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_349.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_349.operation_mode = "dual_port",
		ram_block13a_349.port_a_address_width = 11,
		ram_block13a_349.port_a_data_width = 4,
		ram_block13a_349.port_a_first_address = 43008,
		ram_block13a_349.port_a_first_bit_number = 13,
		ram_block13a_349.port_a_last_address = 45055,
		ram_block13a_349.port_a_logical_ram_depth = 65536,
		ram_block13a_349.port_a_logical_ram_width = 64,
		ram_block13a_349.port_b_address_clear = "none",
		ram_block13a_349.port_b_address_clock = "clock1",
		ram_block13a_349.port_b_address_width = 13,
		ram_block13a_349.port_b_data_out_clear = "none",
		ram_block13a_349.port_b_data_out_clock = "clock1",
		ram_block13a_349.port_b_data_width = 1,
		ram_block13a_349.port_b_first_address = 172032,
		ram_block13a_349.port_b_first_bit_number = 13,
		ram_block13a_349.port_b_last_address = 180223,
		ram_block13a_349.port_b_logical_ram_depth = 262144,
		ram_block13a_349.port_b_logical_ram_width = 16,
		ram_block13a_349.port_b_read_enable_clock = "clock1",
		ram_block13a_349.ram_block_type = "AUTO",
		ram_block13a_349.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_350
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_350portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_350.clk0_core_clock_enable = "ena0",
		ram_block13a_350.clk0_input_clock_enable = "none",
		ram_block13a_350.clk1_core_clock_enable = "none",
		ram_block13a_350.clk1_input_clock_enable = "none",
		ram_block13a_350.clk1_output_clock_enable = "ena1",
		ram_block13a_350.connectivity_checking = "OFF",
		ram_block13a_350.data_interleave_offset_in_bits = 16,
		ram_block13a_350.data_interleave_width_in_bits = 1,
		ram_block13a_350.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_350.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_350.operation_mode = "dual_port",
		ram_block13a_350.port_a_address_width = 11,
		ram_block13a_350.port_a_data_width = 4,
		ram_block13a_350.port_a_first_address = 43008,
		ram_block13a_350.port_a_first_bit_number = 14,
		ram_block13a_350.port_a_last_address = 45055,
		ram_block13a_350.port_a_logical_ram_depth = 65536,
		ram_block13a_350.port_a_logical_ram_width = 64,
		ram_block13a_350.port_b_address_clear = "none",
		ram_block13a_350.port_b_address_clock = "clock1",
		ram_block13a_350.port_b_address_width = 13,
		ram_block13a_350.port_b_data_out_clear = "none",
		ram_block13a_350.port_b_data_out_clock = "clock1",
		ram_block13a_350.port_b_data_width = 1,
		ram_block13a_350.port_b_first_address = 172032,
		ram_block13a_350.port_b_first_bit_number = 14,
		ram_block13a_350.port_b_last_address = 180223,
		ram_block13a_350.port_b_logical_ram_depth = 262144,
		ram_block13a_350.port_b_logical_ram_width = 16,
		ram_block13a_350.port_b_read_enable_clock = "clock1",
		ram_block13a_350.ram_block_type = "AUTO",
		ram_block13a_350.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_351
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_351portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_351.clk0_core_clock_enable = "ena0",
		ram_block13a_351.clk0_input_clock_enable = "none",
		ram_block13a_351.clk1_core_clock_enable = "none",
		ram_block13a_351.clk1_input_clock_enable = "none",
		ram_block13a_351.clk1_output_clock_enable = "ena1",
		ram_block13a_351.connectivity_checking = "OFF",
		ram_block13a_351.data_interleave_offset_in_bits = 16,
		ram_block13a_351.data_interleave_width_in_bits = 1,
		ram_block13a_351.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_351.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_351.operation_mode = "dual_port",
		ram_block13a_351.port_a_address_width = 11,
		ram_block13a_351.port_a_data_width = 4,
		ram_block13a_351.port_a_first_address = 43008,
		ram_block13a_351.port_a_first_bit_number = 15,
		ram_block13a_351.port_a_last_address = 45055,
		ram_block13a_351.port_a_logical_ram_depth = 65536,
		ram_block13a_351.port_a_logical_ram_width = 64,
		ram_block13a_351.port_b_address_clear = "none",
		ram_block13a_351.port_b_address_clock = "clock1",
		ram_block13a_351.port_b_address_width = 13,
		ram_block13a_351.port_b_data_out_clear = "none",
		ram_block13a_351.port_b_data_out_clock = "clock1",
		ram_block13a_351.port_b_data_width = 1,
		ram_block13a_351.port_b_first_address = 172032,
		ram_block13a_351.port_b_first_bit_number = 15,
		ram_block13a_351.port_b_last_address = 180223,
		ram_block13a_351.port_b_logical_ram_depth = 262144,
		ram_block13a_351.port_b_logical_ram_width = 16,
		ram_block13a_351.port_b_read_enable_clock = "clock1",
		ram_block13a_351.ram_block_type = "AUTO",
		ram_block13a_351.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_352
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_352portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_352.clk0_core_clock_enable = "ena0",
		ram_block13a_352.clk0_input_clock_enable = "none",
		ram_block13a_352.clk1_core_clock_enable = "none",
		ram_block13a_352.clk1_input_clock_enable = "none",
		ram_block13a_352.clk1_output_clock_enable = "ena1",
		ram_block13a_352.connectivity_checking = "OFF",
		ram_block13a_352.data_interleave_offset_in_bits = 16,
		ram_block13a_352.data_interleave_width_in_bits = 1,
		ram_block13a_352.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_352.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_352.operation_mode = "dual_port",
		ram_block13a_352.port_a_address_width = 11,
		ram_block13a_352.port_a_data_width = 4,
		ram_block13a_352.port_a_first_address = 45056,
		ram_block13a_352.port_a_first_bit_number = 0,
		ram_block13a_352.port_a_last_address = 47103,
		ram_block13a_352.port_a_logical_ram_depth = 65536,
		ram_block13a_352.port_a_logical_ram_width = 64,
		ram_block13a_352.port_b_address_clear = "none",
		ram_block13a_352.port_b_address_clock = "clock1",
		ram_block13a_352.port_b_address_width = 13,
		ram_block13a_352.port_b_data_out_clear = "none",
		ram_block13a_352.port_b_data_out_clock = "clock1",
		ram_block13a_352.port_b_data_width = 1,
		ram_block13a_352.port_b_first_address = 180224,
		ram_block13a_352.port_b_first_bit_number = 0,
		ram_block13a_352.port_b_last_address = 188415,
		ram_block13a_352.port_b_logical_ram_depth = 262144,
		ram_block13a_352.port_b_logical_ram_width = 16,
		ram_block13a_352.port_b_read_enable_clock = "clock1",
		ram_block13a_352.ram_block_type = "AUTO",
		ram_block13a_352.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_353
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_353portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_353.clk0_core_clock_enable = "ena0",
		ram_block13a_353.clk0_input_clock_enable = "none",
		ram_block13a_353.clk1_core_clock_enable = "none",
		ram_block13a_353.clk1_input_clock_enable = "none",
		ram_block13a_353.clk1_output_clock_enable = "ena1",
		ram_block13a_353.connectivity_checking = "OFF",
		ram_block13a_353.data_interleave_offset_in_bits = 16,
		ram_block13a_353.data_interleave_width_in_bits = 1,
		ram_block13a_353.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_353.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_353.operation_mode = "dual_port",
		ram_block13a_353.port_a_address_width = 11,
		ram_block13a_353.port_a_data_width = 4,
		ram_block13a_353.port_a_first_address = 45056,
		ram_block13a_353.port_a_first_bit_number = 1,
		ram_block13a_353.port_a_last_address = 47103,
		ram_block13a_353.port_a_logical_ram_depth = 65536,
		ram_block13a_353.port_a_logical_ram_width = 64,
		ram_block13a_353.port_b_address_clear = "none",
		ram_block13a_353.port_b_address_clock = "clock1",
		ram_block13a_353.port_b_address_width = 13,
		ram_block13a_353.port_b_data_out_clear = "none",
		ram_block13a_353.port_b_data_out_clock = "clock1",
		ram_block13a_353.port_b_data_width = 1,
		ram_block13a_353.port_b_first_address = 180224,
		ram_block13a_353.port_b_first_bit_number = 1,
		ram_block13a_353.port_b_last_address = 188415,
		ram_block13a_353.port_b_logical_ram_depth = 262144,
		ram_block13a_353.port_b_logical_ram_width = 16,
		ram_block13a_353.port_b_read_enable_clock = "clock1",
		ram_block13a_353.ram_block_type = "AUTO",
		ram_block13a_353.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_354
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_354portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_354.clk0_core_clock_enable = "ena0",
		ram_block13a_354.clk0_input_clock_enable = "none",
		ram_block13a_354.clk1_core_clock_enable = "none",
		ram_block13a_354.clk1_input_clock_enable = "none",
		ram_block13a_354.clk1_output_clock_enable = "ena1",
		ram_block13a_354.connectivity_checking = "OFF",
		ram_block13a_354.data_interleave_offset_in_bits = 16,
		ram_block13a_354.data_interleave_width_in_bits = 1,
		ram_block13a_354.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_354.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_354.operation_mode = "dual_port",
		ram_block13a_354.port_a_address_width = 11,
		ram_block13a_354.port_a_data_width = 4,
		ram_block13a_354.port_a_first_address = 45056,
		ram_block13a_354.port_a_first_bit_number = 2,
		ram_block13a_354.port_a_last_address = 47103,
		ram_block13a_354.port_a_logical_ram_depth = 65536,
		ram_block13a_354.port_a_logical_ram_width = 64,
		ram_block13a_354.port_b_address_clear = "none",
		ram_block13a_354.port_b_address_clock = "clock1",
		ram_block13a_354.port_b_address_width = 13,
		ram_block13a_354.port_b_data_out_clear = "none",
		ram_block13a_354.port_b_data_out_clock = "clock1",
		ram_block13a_354.port_b_data_width = 1,
		ram_block13a_354.port_b_first_address = 180224,
		ram_block13a_354.port_b_first_bit_number = 2,
		ram_block13a_354.port_b_last_address = 188415,
		ram_block13a_354.port_b_logical_ram_depth = 262144,
		ram_block13a_354.port_b_logical_ram_width = 16,
		ram_block13a_354.port_b_read_enable_clock = "clock1",
		ram_block13a_354.ram_block_type = "AUTO",
		ram_block13a_354.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_355
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_355portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_355.clk0_core_clock_enable = "ena0",
		ram_block13a_355.clk0_input_clock_enable = "none",
		ram_block13a_355.clk1_core_clock_enable = "none",
		ram_block13a_355.clk1_input_clock_enable = "none",
		ram_block13a_355.clk1_output_clock_enable = "ena1",
		ram_block13a_355.connectivity_checking = "OFF",
		ram_block13a_355.data_interleave_offset_in_bits = 16,
		ram_block13a_355.data_interleave_width_in_bits = 1,
		ram_block13a_355.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_355.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_355.operation_mode = "dual_port",
		ram_block13a_355.port_a_address_width = 11,
		ram_block13a_355.port_a_data_width = 4,
		ram_block13a_355.port_a_first_address = 45056,
		ram_block13a_355.port_a_first_bit_number = 3,
		ram_block13a_355.port_a_last_address = 47103,
		ram_block13a_355.port_a_logical_ram_depth = 65536,
		ram_block13a_355.port_a_logical_ram_width = 64,
		ram_block13a_355.port_b_address_clear = "none",
		ram_block13a_355.port_b_address_clock = "clock1",
		ram_block13a_355.port_b_address_width = 13,
		ram_block13a_355.port_b_data_out_clear = "none",
		ram_block13a_355.port_b_data_out_clock = "clock1",
		ram_block13a_355.port_b_data_width = 1,
		ram_block13a_355.port_b_first_address = 180224,
		ram_block13a_355.port_b_first_bit_number = 3,
		ram_block13a_355.port_b_last_address = 188415,
		ram_block13a_355.port_b_logical_ram_depth = 262144,
		ram_block13a_355.port_b_logical_ram_width = 16,
		ram_block13a_355.port_b_read_enable_clock = "clock1",
		ram_block13a_355.ram_block_type = "AUTO",
		ram_block13a_355.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_356
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_356portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_356.clk0_core_clock_enable = "ena0",
		ram_block13a_356.clk0_input_clock_enable = "none",
		ram_block13a_356.clk1_core_clock_enable = "none",
		ram_block13a_356.clk1_input_clock_enable = "none",
		ram_block13a_356.clk1_output_clock_enable = "ena1",
		ram_block13a_356.connectivity_checking = "OFF",
		ram_block13a_356.data_interleave_offset_in_bits = 16,
		ram_block13a_356.data_interleave_width_in_bits = 1,
		ram_block13a_356.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_356.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_356.operation_mode = "dual_port",
		ram_block13a_356.port_a_address_width = 11,
		ram_block13a_356.port_a_data_width = 4,
		ram_block13a_356.port_a_first_address = 45056,
		ram_block13a_356.port_a_first_bit_number = 4,
		ram_block13a_356.port_a_last_address = 47103,
		ram_block13a_356.port_a_logical_ram_depth = 65536,
		ram_block13a_356.port_a_logical_ram_width = 64,
		ram_block13a_356.port_b_address_clear = "none",
		ram_block13a_356.port_b_address_clock = "clock1",
		ram_block13a_356.port_b_address_width = 13,
		ram_block13a_356.port_b_data_out_clear = "none",
		ram_block13a_356.port_b_data_out_clock = "clock1",
		ram_block13a_356.port_b_data_width = 1,
		ram_block13a_356.port_b_first_address = 180224,
		ram_block13a_356.port_b_first_bit_number = 4,
		ram_block13a_356.port_b_last_address = 188415,
		ram_block13a_356.port_b_logical_ram_depth = 262144,
		ram_block13a_356.port_b_logical_ram_width = 16,
		ram_block13a_356.port_b_read_enable_clock = "clock1",
		ram_block13a_356.ram_block_type = "AUTO",
		ram_block13a_356.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_357
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_357portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_357.clk0_core_clock_enable = "ena0",
		ram_block13a_357.clk0_input_clock_enable = "none",
		ram_block13a_357.clk1_core_clock_enable = "none",
		ram_block13a_357.clk1_input_clock_enable = "none",
		ram_block13a_357.clk1_output_clock_enable = "ena1",
		ram_block13a_357.connectivity_checking = "OFF",
		ram_block13a_357.data_interleave_offset_in_bits = 16,
		ram_block13a_357.data_interleave_width_in_bits = 1,
		ram_block13a_357.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_357.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_357.operation_mode = "dual_port",
		ram_block13a_357.port_a_address_width = 11,
		ram_block13a_357.port_a_data_width = 4,
		ram_block13a_357.port_a_first_address = 45056,
		ram_block13a_357.port_a_first_bit_number = 5,
		ram_block13a_357.port_a_last_address = 47103,
		ram_block13a_357.port_a_logical_ram_depth = 65536,
		ram_block13a_357.port_a_logical_ram_width = 64,
		ram_block13a_357.port_b_address_clear = "none",
		ram_block13a_357.port_b_address_clock = "clock1",
		ram_block13a_357.port_b_address_width = 13,
		ram_block13a_357.port_b_data_out_clear = "none",
		ram_block13a_357.port_b_data_out_clock = "clock1",
		ram_block13a_357.port_b_data_width = 1,
		ram_block13a_357.port_b_first_address = 180224,
		ram_block13a_357.port_b_first_bit_number = 5,
		ram_block13a_357.port_b_last_address = 188415,
		ram_block13a_357.port_b_logical_ram_depth = 262144,
		ram_block13a_357.port_b_logical_ram_width = 16,
		ram_block13a_357.port_b_read_enable_clock = "clock1",
		ram_block13a_357.ram_block_type = "AUTO",
		ram_block13a_357.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_358
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_358portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_358.clk0_core_clock_enable = "ena0",
		ram_block13a_358.clk0_input_clock_enable = "none",
		ram_block13a_358.clk1_core_clock_enable = "none",
		ram_block13a_358.clk1_input_clock_enable = "none",
		ram_block13a_358.clk1_output_clock_enable = "ena1",
		ram_block13a_358.connectivity_checking = "OFF",
		ram_block13a_358.data_interleave_offset_in_bits = 16,
		ram_block13a_358.data_interleave_width_in_bits = 1,
		ram_block13a_358.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_358.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_358.operation_mode = "dual_port",
		ram_block13a_358.port_a_address_width = 11,
		ram_block13a_358.port_a_data_width = 4,
		ram_block13a_358.port_a_first_address = 45056,
		ram_block13a_358.port_a_first_bit_number = 6,
		ram_block13a_358.port_a_last_address = 47103,
		ram_block13a_358.port_a_logical_ram_depth = 65536,
		ram_block13a_358.port_a_logical_ram_width = 64,
		ram_block13a_358.port_b_address_clear = "none",
		ram_block13a_358.port_b_address_clock = "clock1",
		ram_block13a_358.port_b_address_width = 13,
		ram_block13a_358.port_b_data_out_clear = "none",
		ram_block13a_358.port_b_data_out_clock = "clock1",
		ram_block13a_358.port_b_data_width = 1,
		ram_block13a_358.port_b_first_address = 180224,
		ram_block13a_358.port_b_first_bit_number = 6,
		ram_block13a_358.port_b_last_address = 188415,
		ram_block13a_358.port_b_logical_ram_depth = 262144,
		ram_block13a_358.port_b_logical_ram_width = 16,
		ram_block13a_358.port_b_read_enable_clock = "clock1",
		ram_block13a_358.ram_block_type = "AUTO",
		ram_block13a_358.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_359
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_359portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_359.clk0_core_clock_enable = "ena0",
		ram_block13a_359.clk0_input_clock_enable = "none",
		ram_block13a_359.clk1_core_clock_enable = "none",
		ram_block13a_359.clk1_input_clock_enable = "none",
		ram_block13a_359.clk1_output_clock_enable = "ena1",
		ram_block13a_359.connectivity_checking = "OFF",
		ram_block13a_359.data_interleave_offset_in_bits = 16,
		ram_block13a_359.data_interleave_width_in_bits = 1,
		ram_block13a_359.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_359.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_359.operation_mode = "dual_port",
		ram_block13a_359.port_a_address_width = 11,
		ram_block13a_359.port_a_data_width = 4,
		ram_block13a_359.port_a_first_address = 45056,
		ram_block13a_359.port_a_first_bit_number = 7,
		ram_block13a_359.port_a_last_address = 47103,
		ram_block13a_359.port_a_logical_ram_depth = 65536,
		ram_block13a_359.port_a_logical_ram_width = 64,
		ram_block13a_359.port_b_address_clear = "none",
		ram_block13a_359.port_b_address_clock = "clock1",
		ram_block13a_359.port_b_address_width = 13,
		ram_block13a_359.port_b_data_out_clear = "none",
		ram_block13a_359.port_b_data_out_clock = "clock1",
		ram_block13a_359.port_b_data_width = 1,
		ram_block13a_359.port_b_first_address = 180224,
		ram_block13a_359.port_b_first_bit_number = 7,
		ram_block13a_359.port_b_last_address = 188415,
		ram_block13a_359.port_b_logical_ram_depth = 262144,
		ram_block13a_359.port_b_logical_ram_width = 16,
		ram_block13a_359.port_b_read_enable_clock = "clock1",
		ram_block13a_359.ram_block_type = "AUTO",
		ram_block13a_359.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_360
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_360portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_360.clk0_core_clock_enable = "ena0",
		ram_block13a_360.clk0_input_clock_enable = "none",
		ram_block13a_360.clk1_core_clock_enable = "none",
		ram_block13a_360.clk1_input_clock_enable = "none",
		ram_block13a_360.clk1_output_clock_enable = "ena1",
		ram_block13a_360.connectivity_checking = "OFF",
		ram_block13a_360.data_interleave_offset_in_bits = 16,
		ram_block13a_360.data_interleave_width_in_bits = 1,
		ram_block13a_360.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_360.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_360.operation_mode = "dual_port",
		ram_block13a_360.port_a_address_width = 11,
		ram_block13a_360.port_a_data_width = 4,
		ram_block13a_360.port_a_first_address = 45056,
		ram_block13a_360.port_a_first_bit_number = 8,
		ram_block13a_360.port_a_last_address = 47103,
		ram_block13a_360.port_a_logical_ram_depth = 65536,
		ram_block13a_360.port_a_logical_ram_width = 64,
		ram_block13a_360.port_b_address_clear = "none",
		ram_block13a_360.port_b_address_clock = "clock1",
		ram_block13a_360.port_b_address_width = 13,
		ram_block13a_360.port_b_data_out_clear = "none",
		ram_block13a_360.port_b_data_out_clock = "clock1",
		ram_block13a_360.port_b_data_width = 1,
		ram_block13a_360.port_b_first_address = 180224,
		ram_block13a_360.port_b_first_bit_number = 8,
		ram_block13a_360.port_b_last_address = 188415,
		ram_block13a_360.port_b_logical_ram_depth = 262144,
		ram_block13a_360.port_b_logical_ram_width = 16,
		ram_block13a_360.port_b_read_enable_clock = "clock1",
		ram_block13a_360.ram_block_type = "AUTO",
		ram_block13a_360.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_361
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_361portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_361.clk0_core_clock_enable = "ena0",
		ram_block13a_361.clk0_input_clock_enable = "none",
		ram_block13a_361.clk1_core_clock_enable = "none",
		ram_block13a_361.clk1_input_clock_enable = "none",
		ram_block13a_361.clk1_output_clock_enable = "ena1",
		ram_block13a_361.connectivity_checking = "OFF",
		ram_block13a_361.data_interleave_offset_in_bits = 16,
		ram_block13a_361.data_interleave_width_in_bits = 1,
		ram_block13a_361.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_361.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_361.operation_mode = "dual_port",
		ram_block13a_361.port_a_address_width = 11,
		ram_block13a_361.port_a_data_width = 4,
		ram_block13a_361.port_a_first_address = 45056,
		ram_block13a_361.port_a_first_bit_number = 9,
		ram_block13a_361.port_a_last_address = 47103,
		ram_block13a_361.port_a_logical_ram_depth = 65536,
		ram_block13a_361.port_a_logical_ram_width = 64,
		ram_block13a_361.port_b_address_clear = "none",
		ram_block13a_361.port_b_address_clock = "clock1",
		ram_block13a_361.port_b_address_width = 13,
		ram_block13a_361.port_b_data_out_clear = "none",
		ram_block13a_361.port_b_data_out_clock = "clock1",
		ram_block13a_361.port_b_data_width = 1,
		ram_block13a_361.port_b_first_address = 180224,
		ram_block13a_361.port_b_first_bit_number = 9,
		ram_block13a_361.port_b_last_address = 188415,
		ram_block13a_361.port_b_logical_ram_depth = 262144,
		ram_block13a_361.port_b_logical_ram_width = 16,
		ram_block13a_361.port_b_read_enable_clock = "clock1",
		ram_block13a_361.ram_block_type = "AUTO",
		ram_block13a_361.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_362
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_362portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_362.clk0_core_clock_enable = "ena0",
		ram_block13a_362.clk0_input_clock_enable = "none",
		ram_block13a_362.clk1_core_clock_enable = "none",
		ram_block13a_362.clk1_input_clock_enable = "none",
		ram_block13a_362.clk1_output_clock_enable = "ena1",
		ram_block13a_362.connectivity_checking = "OFF",
		ram_block13a_362.data_interleave_offset_in_bits = 16,
		ram_block13a_362.data_interleave_width_in_bits = 1,
		ram_block13a_362.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_362.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_362.operation_mode = "dual_port",
		ram_block13a_362.port_a_address_width = 11,
		ram_block13a_362.port_a_data_width = 4,
		ram_block13a_362.port_a_first_address = 45056,
		ram_block13a_362.port_a_first_bit_number = 10,
		ram_block13a_362.port_a_last_address = 47103,
		ram_block13a_362.port_a_logical_ram_depth = 65536,
		ram_block13a_362.port_a_logical_ram_width = 64,
		ram_block13a_362.port_b_address_clear = "none",
		ram_block13a_362.port_b_address_clock = "clock1",
		ram_block13a_362.port_b_address_width = 13,
		ram_block13a_362.port_b_data_out_clear = "none",
		ram_block13a_362.port_b_data_out_clock = "clock1",
		ram_block13a_362.port_b_data_width = 1,
		ram_block13a_362.port_b_first_address = 180224,
		ram_block13a_362.port_b_first_bit_number = 10,
		ram_block13a_362.port_b_last_address = 188415,
		ram_block13a_362.port_b_logical_ram_depth = 262144,
		ram_block13a_362.port_b_logical_ram_width = 16,
		ram_block13a_362.port_b_read_enable_clock = "clock1",
		ram_block13a_362.ram_block_type = "AUTO",
		ram_block13a_362.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_363
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_363portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_363.clk0_core_clock_enable = "ena0",
		ram_block13a_363.clk0_input_clock_enable = "none",
		ram_block13a_363.clk1_core_clock_enable = "none",
		ram_block13a_363.clk1_input_clock_enable = "none",
		ram_block13a_363.clk1_output_clock_enable = "ena1",
		ram_block13a_363.connectivity_checking = "OFF",
		ram_block13a_363.data_interleave_offset_in_bits = 16,
		ram_block13a_363.data_interleave_width_in_bits = 1,
		ram_block13a_363.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_363.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_363.operation_mode = "dual_port",
		ram_block13a_363.port_a_address_width = 11,
		ram_block13a_363.port_a_data_width = 4,
		ram_block13a_363.port_a_first_address = 45056,
		ram_block13a_363.port_a_first_bit_number = 11,
		ram_block13a_363.port_a_last_address = 47103,
		ram_block13a_363.port_a_logical_ram_depth = 65536,
		ram_block13a_363.port_a_logical_ram_width = 64,
		ram_block13a_363.port_b_address_clear = "none",
		ram_block13a_363.port_b_address_clock = "clock1",
		ram_block13a_363.port_b_address_width = 13,
		ram_block13a_363.port_b_data_out_clear = "none",
		ram_block13a_363.port_b_data_out_clock = "clock1",
		ram_block13a_363.port_b_data_width = 1,
		ram_block13a_363.port_b_first_address = 180224,
		ram_block13a_363.port_b_first_bit_number = 11,
		ram_block13a_363.port_b_last_address = 188415,
		ram_block13a_363.port_b_logical_ram_depth = 262144,
		ram_block13a_363.port_b_logical_ram_width = 16,
		ram_block13a_363.port_b_read_enable_clock = "clock1",
		ram_block13a_363.ram_block_type = "AUTO",
		ram_block13a_363.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_364
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_364portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_364.clk0_core_clock_enable = "ena0",
		ram_block13a_364.clk0_input_clock_enable = "none",
		ram_block13a_364.clk1_core_clock_enable = "none",
		ram_block13a_364.clk1_input_clock_enable = "none",
		ram_block13a_364.clk1_output_clock_enable = "ena1",
		ram_block13a_364.connectivity_checking = "OFF",
		ram_block13a_364.data_interleave_offset_in_bits = 16,
		ram_block13a_364.data_interleave_width_in_bits = 1,
		ram_block13a_364.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_364.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_364.operation_mode = "dual_port",
		ram_block13a_364.port_a_address_width = 11,
		ram_block13a_364.port_a_data_width = 4,
		ram_block13a_364.port_a_first_address = 45056,
		ram_block13a_364.port_a_first_bit_number = 12,
		ram_block13a_364.port_a_last_address = 47103,
		ram_block13a_364.port_a_logical_ram_depth = 65536,
		ram_block13a_364.port_a_logical_ram_width = 64,
		ram_block13a_364.port_b_address_clear = "none",
		ram_block13a_364.port_b_address_clock = "clock1",
		ram_block13a_364.port_b_address_width = 13,
		ram_block13a_364.port_b_data_out_clear = "none",
		ram_block13a_364.port_b_data_out_clock = "clock1",
		ram_block13a_364.port_b_data_width = 1,
		ram_block13a_364.port_b_first_address = 180224,
		ram_block13a_364.port_b_first_bit_number = 12,
		ram_block13a_364.port_b_last_address = 188415,
		ram_block13a_364.port_b_logical_ram_depth = 262144,
		ram_block13a_364.port_b_logical_ram_width = 16,
		ram_block13a_364.port_b_read_enable_clock = "clock1",
		ram_block13a_364.ram_block_type = "AUTO",
		ram_block13a_364.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_365
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_365portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_365.clk0_core_clock_enable = "ena0",
		ram_block13a_365.clk0_input_clock_enable = "none",
		ram_block13a_365.clk1_core_clock_enable = "none",
		ram_block13a_365.clk1_input_clock_enable = "none",
		ram_block13a_365.clk1_output_clock_enable = "ena1",
		ram_block13a_365.connectivity_checking = "OFF",
		ram_block13a_365.data_interleave_offset_in_bits = 16,
		ram_block13a_365.data_interleave_width_in_bits = 1,
		ram_block13a_365.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_365.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_365.operation_mode = "dual_port",
		ram_block13a_365.port_a_address_width = 11,
		ram_block13a_365.port_a_data_width = 4,
		ram_block13a_365.port_a_first_address = 45056,
		ram_block13a_365.port_a_first_bit_number = 13,
		ram_block13a_365.port_a_last_address = 47103,
		ram_block13a_365.port_a_logical_ram_depth = 65536,
		ram_block13a_365.port_a_logical_ram_width = 64,
		ram_block13a_365.port_b_address_clear = "none",
		ram_block13a_365.port_b_address_clock = "clock1",
		ram_block13a_365.port_b_address_width = 13,
		ram_block13a_365.port_b_data_out_clear = "none",
		ram_block13a_365.port_b_data_out_clock = "clock1",
		ram_block13a_365.port_b_data_width = 1,
		ram_block13a_365.port_b_first_address = 180224,
		ram_block13a_365.port_b_first_bit_number = 13,
		ram_block13a_365.port_b_last_address = 188415,
		ram_block13a_365.port_b_logical_ram_depth = 262144,
		ram_block13a_365.port_b_logical_ram_width = 16,
		ram_block13a_365.port_b_read_enable_clock = "clock1",
		ram_block13a_365.ram_block_type = "AUTO",
		ram_block13a_365.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_366
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_366portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_366.clk0_core_clock_enable = "ena0",
		ram_block13a_366.clk0_input_clock_enable = "none",
		ram_block13a_366.clk1_core_clock_enable = "none",
		ram_block13a_366.clk1_input_clock_enable = "none",
		ram_block13a_366.clk1_output_clock_enable = "ena1",
		ram_block13a_366.connectivity_checking = "OFF",
		ram_block13a_366.data_interleave_offset_in_bits = 16,
		ram_block13a_366.data_interleave_width_in_bits = 1,
		ram_block13a_366.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_366.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_366.operation_mode = "dual_port",
		ram_block13a_366.port_a_address_width = 11,
		ram_block13a_366.port_a_data_width = 4,
		ram_block13a_366.port_a_first_address = 45056,
		ram_block13a_366.port_a_first_bit_number = 14,
		ram_block13a_366.port_a_last_address = 47103,
		ram_block13a_366.port_a_logical_ram_depth = 65536,
		ram_block13a_366.port_a_logical_ram_width = 64,
		ram_block13a_366.port_b_address_clear = "none",
		ram_block13a_366.port_b_address_clock = "clock1",
		ram_block13a_366.port_b_address_width = 13,
		ram_block13a_366.port_b_data_out_clear = "none",
		ram_block13a_366.port_b_data_out_clock = "clock1",
		ram_block13a_366.port_b_data_width = 1,
		ram_block13a_366.port_b_first_address = 180224,
		ram_block13a_366.port_b_first_bit_number = 14,
		ram_block13a_366.port_b_last_address = 188415,
		ram_block13a_366.port_b_logical_ram_depth = 262144,
		ram_block13a_366.port_b_logical_ram_width = 16,
		ram_block13a_366.port_b_read_enable_clock = "clock1",
		ram_block13a_366.ram_block_type = "AUTO",
		ram_block13a_366.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_367
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_367portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_367.clk0_core_clock_enable = "ena0",
		ram_block13a_367.clk0_input_clock_enable = "none",
		ram_block13a_367.clk1_core_clock_enable = "none",
		ram_block13a_367.clk1_input_clock_enable = "none",
		ram_block13a_367.clk1_output_clock_enable = "ena1",
		ram_block13a_367.connectivity_checking = "OFF",
		ram_block13a_367.data_interleave_offset_in_bits = 16,
		ram_block13a_367.data_interleave_width_in_bits = 1,
		ram_block13a_367.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_367.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_367.operation_mode = "dual_port",
		ram_block13a_367.port_a_address_width = 11,
		ram_block13a_367.port_a_data_width = 4,
		ram_block13a_367.port_a_first_address = 45056,
		ram_block13a_367.port_a_first_bit_number = 15,
		ram_block13a_367.port_a_last_address = 47103,
		ram_block13a_367.port_a_logical_ram_depth = 65536,
		ram_block13a_367.port_a_logical_ram_width = 64,
		ram_block13a_367.port_b_address_clear = "none",
		ram_block13a_367.port_b_address_clock = "clock1",
		ram_block13a_367.port_b_address_width = 13,
		ram_block13a_367.port_b_data_out_clear = "none",
		ram_block13a_367.port_b_data_out_clock = "clock1",
		ram_block13a_367.port_b_data_width = 1,
		ram_block13a_367.port_b_first_address = 180224,
		ram_block13a_367.port_b_first_bit_number = 15,
		ram_block13a_367.port_b_last_address = 188415,
		ram_block13a_367.port_b_logical_ram_depth = 262144,
		ram_block13a_367.port_b_logical_ram_width = 16,
		ram_block13a_367.port_b_read_enable_clock = "clock1",
		ram_block13a_367.ram_block_type = "AUTO",
		ram_block13a_367.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_368
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_368portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_368.clk0_core_clock_enable = "ena0",
		ram_block13a_368.clk0_input_clock_enable = "none",
		ram_block13a_368.clk1_core_clock_enable = "none",
		ram_block13a_368.clk1_input_clock_enable = "none",
		ram_block13a_368.clk1_output_clock_enable = "ena1",
		ram_block13a_368.connectivity_checking = "OFF",
		ram_block13a_368.data_interleave_offset_in_bits = 16,
		ram_block13a_368.data_interleave_width_in_bits = 1,
		ram_block13a_368.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_368.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_368.operation_mode = "dual_port",
		ram_block13a_368.port_a_address_width = 11,
		ram_block13a_368.port_a_data_width = 4,
		ram_block13a_368.port_a_first_address = 47104,
		ram_block13a_368.port_a_first_bit_number = 0,
		ram_block13a_368.port_a_last_address = 49151,
		ram_block13a_368.port_a_logical_ram_depth = 65536,
		ram_block13a_368.port_a_logical_ram_width = 64,
		ram_block13a_368.port_b_address_clear = "none",
		ram_block13a_368.port_b_address_clock = "clock1",
		ram_block13a_368.port_b_address_width = 13,
		ram_block13a_368.port_b_data_out_clear = "none",
		ram_block13a_368.port_b_data_out_clock = "clock1",
		ram_block13a_368.port_b_data_width = 1,
		ram_block13a_368.port_b_first_address = 188416,
		ram_block13a_368.port_b_first_bit_number = 0,
		ram_block13a_368.port_b_last_address = 196607,
		ram_block13a_368.port_b_logical_ram_depth = 262144,
		ram_block13a_368.port_b_logical_ram_width = 16,
		ram_block13a_368.port_b_read_enable_clock = "clock1",
		ram_block13a_368.ram_block_type = "AUTO",
		ram_block13a_368.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_369
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_369portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_369.clk0_core_clock_enable = "ena0",
		ram_block13a_369.clk0_input_clock_enable = "none",
		ram_block13a_369.clk1_core_clock_enable = "none",
		ram_block13a_369.clk1_input_clock_enable = "none",
		ram_block13a_369.clk1_output_clock_enable = "ena1",
		ram_block13a_369.connectivity_checking = "OFF",
		ram_block13a_369.data_interleave_offset_in_bits = 16,
		ram_block13a_369.data_interleave_width_in_bits = 1,
		ram_block13a_369.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_369.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_369.operation_mode = "dual_port",
		ram_block13a_369.port_a_address_width = 11,
		ram_block13a_369.port_a_data_width = 4,
		ram_block13a_369.port_a_first_address = 47104,
		ram_block13a_369.port_a_first_bit_number = 1,
		ram_block13a_369.port_a_last_address = 49151,
		ram_block13a_369.port_a_logical_ram_depth = 65536,
		ram_block13a_369.port_a_logical_ram_width = 64,
		ram_block13a_369.port_b_address_clear = "none",
		ram_block13a_369.port_b_address_clock = "clock1",
		ram_block13a_369.port_b_address_width = 13,
		ram_block13a_369.port_b_data_out_clear = "none",
		ram_block13a_369.port_b_data_out_clock = "clock1",
		ram_block13a_369.port_b_data_width = 1,
		ram_block13a_369.port_b_first_address = 188416,
		ram_block13a_369.port_b_first_bit_number = 1,
		ram_block13a_369.port_b_last_address = 196607,
		ram_block13a_369.port_b_logical_ram_depth = 262144,
		ram_block13a_369.port_b_logical_ram_width = 16,
		ram_block13a_369.port_b_read_enable_clock = "clock1",
		ram_block13a_369.ram_block_type = "AUTO",
		ram_block13a_369.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_370
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_370portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_370.clk0_core_clock_enable = "ena0",
		ram_block13a_370.clk0_input_clock_enable = "none",
		ram_block13a_370.clk1_core_clock_enable = "none",
		ram_block13a_370.clk1_input_clock_enable = "none",
		ram_block13a_370.clk1_output_clock_enable = "ena1",
		ram_block13a_370.connectivity_checking = "OFF",
		ram_block13a_370.data_interleave_offset_in_bits = 16,
		ram_block13a_370.data_interleave_width_in_bits = 1,
		ram_block13a_370.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_370.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_370.operation_mode = "dual_port",
		ram_block13a_370.port_a_address_width = 11,
		ram_block13a_370.port_a_data_width = 4,
		ram_block13a_370.port_a_first_address = 47104,
		ram_block13a_370.port_a_first_bit_number = 2,
		ram_block13a_370.port_a_last_address = 49151,
		ram_block13a_370.port_a_logical_ram_depth = 65536,
		ram_block13a_370.port_a_logical_ram_width = 64,
		ram_block13a_370.port_b_address_clear = "none",
		ram_block13a_370.port_b_address_clock = "clock1",
		ram_block13a_370.port_b_address_width = 13,
		ram_block13a_370.port_b_data_out_clear = "none",
		ram_block13a_370.port_b_data_out_clock = "clock1",
		ram_block13a_370.port_b_data_width = 1,
		ram_block13a_370.port_b_first_address = 188416,
		ram_block13a_370.port_b_first_bit_number = 2,
		ram_block13a_370.port_b_last_address = 196607,
		ram_block13a_370.port_b_logical_ram_depth = 262144,
		ram_block13a_370.port_b_logical_ram_width = 16,
		ram_block13a_370.port_b_read_enable_clock = "clock1",
		ram_block13a_370.ram_block_type = "AUTO",
		ram_block13a_370.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_371
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_371portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_371.clk0_core_clock_enable = "ena0",
		ram_block13a_371.clk0_input_clock_enable = "none",
		ram_block13a_371.clk1_core_clock_enable = "none",
		ram_block13a_371.clk1_input_clock_enable = "none",
		ram_block13a_371.clk1_output_clock_enable = "ena1",
		ram_block13a_371.connectivity_checking = "OFF",
		ram_block13a_371.data_interleave_offset_in_bits = 16,
		ram_block13a_371.data_interleave_width_in_bits = 1,
		ram_block13a_371.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_371.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_371.operation_mode = "dual_port",
		ram_block13a_371.port_a_address_width = 11,
		ram_block13a_371.port_a_data_width = 4,
		ram_block13a_371.port_a_first_address = 47104,
		ram_block13a_371.port_a_first_bit_number = 3,
		ram_block13a_371.port_a_last_address = 49151,
		ram_block13a_371.port_a_logical_ram_depth = 65536,
		ram_block13a_371.port_a_logical_ram_width = 64,
		ram_block13a_371.port_b_address_clear = "none",
		ram_block13a_371.port_b_address_clock = "clock1",
		ram_block13a_371.port_b_address_width = 13,
		ram_block13a_371.port_b_data_out_clear = "none",
		ram_block13a_371.port_b_data_out_clock = "clock1",
		ram_block13a_371.port_b_data_width = 1,
		ram_block13a_371.port_b_first_address = 188416,
		ram_block13a_371.port_b_first_bit_number = 3,
		ram_block13a_371.port_b_last_address = 196607,
		ram_block13a_371.port_b_logical_ram_depth = 262144,
		ram_block13a_371.port_b_logical_ram_width = 16,
		ram_block13a_371.port_b_read_enable_clock = "clock1",
		ram_block13a_371.ram_block_type = "AUTO",
		ram_block13a_371.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_372
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_372portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_372.clk0_core_clock_enable = "ena0",
		ram_block13a_372.clk0_input_clock_enable = "none",
		ram_block13a_372.clk1_core_clock_enable = "none",
		ram_block13a_372.clk1_input_clock_enable = "none",
		ram_block13a_372.clk1_output_clock_enable = "ena1",
		ram_block13a_372.connectivity_checking = "OFF",
		ram_block13a_372.data_interleave_offset_in_bits = 16,
		ram_block13a_372.data_interleave_width_in_bits = 1,
		ram_block13a_372.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_372.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_372.operation_mode = "dual_port",
		ram_block13a_372.port_a_address_width = 11,
		ram_block13a_372.port_a_data_width = 4,
		ram_block13a_372.port_a_first_address = 47104,
		ram_block13a_372.port_a_first_bit_number = 4,
		ram_block13a_372.port_a_last_address = 49151,
		ram_block13a_372.port_a_logical_ram_depth = 65536,
		ram_block13a_372.port_a_logical_ram_width = 64,
		ram_block13a_372.port_b_address_clear = "none",
		ram_block13a_372.port_b_address_clock = "clock1",
		ram_block13a_372.port_b_address_width = 13,
		ram_block13a_372.port_b_data_out_clear = "none",
		ram_block13a_372.port_b_data_out_clock = "clock1",
		ram_block13a_372.port_b_data_width = 1,
		ram_block13a_372.port_b_first_address = 188416,
		ram_block13a_372.port_b_first_bit_number = 4,
		ram_block13a_372.port_b_last_address = 196607,
		ram_block13a_372.port_b_logical_ram_depth = 262144,
		ram_block13a_372.port_b_logical_ram_width = 16,
		ram_block13a_372.port_b_read_enable_clock = "clock1",
		ram_block13a_372.ram_block_type = "AUTO",
		ram_block13a_372.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_373
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_373portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_373.clk0_core_clock_enable = "ena0",
		ram_block13a_373.clk0_input_clock_enable = "none",
		ram_block13a_373.clk1_core_clock_enable = "none",
		ram_block13a_373.clk1_input_clock_enable = "none",
		ram_block13a_373.clk1_output_clock_enable = "ena1",
		ram_block13a_373.connectivity_checking = "OFF",
		ram_block13a_373.data_interleave_offset_in_bits = 16,
		ram_block13a_373.data_interleave_width_in_bits = 1,
		ram_block13a_373.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_373.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_373.operation_mode = "dual_port",
		ram_block13a_373.port_a_address_width = 11,
		ram_block13a_373.port_a_data_width = 4,
		ram_block13a_373.port_a_first_address = 47104,
		ram_block13a_373.port_a_first_bit_number = 5,
		ram_block13a_373.port_a_last_address = 49151,
		ram_block13a_373.port_a_logical_ram_depth = 65536,
		ram_block13a_373.port_a_logical_ram_width = 64,
		ram_block13a_373.port_b_address_clear = "none",
		ram_block13a_373.port_b_address_clock = "clock1",
		ram_block13a_373.port_b_address_width = 13,
		ram_block13a_373.port_b_data_out_clear = "none",
		ram_block13a_373.port_b_data_out_clock = "clock1",
		ram_block13a_373.port_b_data_width = 1,
		ram_block13a_373.port_b_first_address = 188416,
		ram_block13a_373.port_b_first_bit_number = 5,
		ram_block13a_373.port_b_last_address = 196607,
		ram_block13a_373.port_b_logical_ram_depth = 262144,
		ram_block13a_373.port_b_logical_ram_width = 16,
		ram_block13a_373.port_b_read_enable_clock = "clock1",
		ram_block13a_373.ram_block_type = "AUTO",
		ram_block13a_373.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_374
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_374portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_374.clk0_core_clock_enable = "ena0",
		ram_block13a_374.clk0_input_clock_enable = "none",
		ram_block13a_374.clk1_core_clock_enable = "none",
		ram_block13a_374.clk1_input_clock_enable = "none",
		ram_block13a_374.clk1_output_clock_enable = "ena1",
		ram_block13a_374.connectivity_checking = "OFF",
		ram_block13a_374.data_interleave_offset_in_bits = 16,
		ram_block13a_374.data_interleave_width_in_bits = 1,
		ram_block13a_374.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_374.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_374.operation_mode = "dual_port",
		ram_block13a_374.port_a_address_width = 11,
		ram_block13a_374.port_a_data_width = 4,
		ram_block13a_374.port_a_first_address = 47104,
		ram_block13a_374.port_a_first_bit_number = 6,
		ram_block13a_374.port_a_last_address = 49151,
		ram_block13a_374.port_a_logical_ram_depth = 65536,
		ram_block13a_374.port_a_logical_ram_width = 64,
		ram_block13a_374.port_b_address_clear = "none",
		ram_block13a_374.port_b_address_clock = "clock1",
		ram_block13a_374.port_b_address_width = 13,
		ram_block13a_374.port_b_data_out_clear = "none",
		ram_block13a_374.port_b_data_out_clock = "clock1",
		ram_block13a_374.port_b_data_width = 1,
		ram_block13a_374.port_b_first_address = 188416,
		ram_block13a_374.port_b_first_bit_number = 6,
		ram_block13a_374.port_b_last_address = 196607,
		ram_block13a_374.port_b_logical_ram_depth = 262144,
		ram_block13a_374.port_b_logical_ram_width = 16,
		ram_block13a_374.port_b_read_enable_clock = "clock1",
		ram_block13a_374.ram_block_type = "AUTO",
		ram_block13a_374.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_375
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_375portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_375.clk0_core_clock_enable = "ena0",
		ram_block13a_375.clk0_input_clock_enable = "none",
		ram_block13a_375.clk1_core_clock_enable = "none",
		ram_block13a_375.clk1_input_clock_enable = "none",
		ram_block13a_375.clk1_output_clock_enable = "ena1",
		ram_block13a_375.connectivity_checking = "OFF",
		ram_block13a_375.data_interleave_offset_in_bits = 16,
		ram_block13a_375.data_interleave_width_in_bits = 1,
		ram_block13a_375.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_375.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_375.operation_mode = "dual_port",
		ram_block13a_375.port_a_address_width = 11,
		ram_block13a_375.port_a_data_width = 4,
		ram_block13a_375.port_a_first_address = 47104,
		ram_block13a_375.port_a_first_bit_number = 7,
		ram_block13a_375.port_a_last_address = 49151,
		ram_block13a_375.port_a_logical_ram_depth = 65536,
		ram_block13a_375.port_a_logical_ram_width = 64,
		ram_block13a_375.port_b_address_clear = "none",
		ram_block13a_375.port_b_address_clock = "clock1",
		ram_block13a_375.port_b_address_width = 13,
		ram_block13a_375.port_b_data_out_clear = "none",
		ram_block13a_375.port_b_data_out_clock = "clock1",
		ram_block13a_375.port_b_data_width = 1,
		ram_block13a_375.port_b_first_address = 188416,
		ram_block13a_375.port_b_first_bit_number = 7,
		ram_block13a_375.port_b_last_address = 196607,
		ram_block13a_375.port_b_logical_ram_depth = 262144,
		ram_block13a_375.port_b_logical_ram_width = 16,
		ram_block13a_375.port_b_read_enable_clock = "clock1",
		ram_block13a_375.ram_block_type = "AUTO",
		ram_block13a_375.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_376
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_376portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_376.clk0_core_clock_enable = "ena0",
		ram_block13a_376.clk0_input_clock_enable = "none",
		ram_block13a_376.clk1_core_clock_enable = "none",
		ram_block13a_376.clk1_input_clock_enable = "none",
		ram_block13a_376.clk1_output_clock_enable = "ena1",
		ram_block13a_376.connectivity_checking = "OFF",
		ram_block13a_376.data_interleave_offset_in_bits = 16,
		ram_block13a_376.data_interleave_width_in_bits = 1,
		ram_block13a_376.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_376.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_376.operation_mode = "dual_port",
		ram_block13a_376.port_a_address_width = 11,
		ram_block13a_376.port_a_data_width = 4,
		ram_block13a_376.port_a_first_address = 47104,
		ram_block13a_376.port_a_first_bit_number = 8,
		ram_block13a_376.port_a_last_address = 49151,
		ram_block13a_376.port_a_logical_ram_depth = 65536,
		ram_block13a_376.port_a_logical_ram_width = 64,
		ram_block13a_376.port_b_address_clear = "none",
		ram_block13a_376.port_b_address_clock = "clock1",
		ram_block13a_376.port_b_address_width = 13,
		ram_block13a_376.port_b_data_out_clear = "none",
		ram_block13a_376.port_b_data_out_clock = "clock1",
		ram_block13a_376.port_b_data_width = 1,
		ram_block13a_376.port_b_first_address = 188416,
		ram_block13a_376.port_b_first_bit_number = 8,
		ram_block13a_376.port_b_last_address = 196607,
		ram_block13a_376.port_b_logical_ram_depth = 262144,
		ram_block13a_376.port_b_logical_ram_width = 16,
		ram_block13a_376.port_b_read_enable_clock = "clock1",
		ram_block13a_376.ram_block_type = "AUTO",
		ram_block13a_376.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_377
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_377portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_377.clk0_core_clock_enable = "ena0",
		ram_block13a_377.clk0_input_clock_enable = "none",
		ram_block13a_377.clk1_core_clock_enable = "none",
		ram_block13a_377.clk1_input_clock_enable = "none",
		ram_block13a_377.clk1_output_clock_enable = "ena1",
		ram_block13a_377.connectivity_checking = "OFF",
		ram_block13a_377.data_interleave_offset_in_bits = 16,
		ram_block13a_377.data_interleave_width_in_bits = 1,
		ram_block13a_377.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_377.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_377.operation_mode = "dual_port",
		ram_block13a_377.port_a_address_width = 11,
		ram_block13a_377.port_a_data_width = 4,
		ram_block13a_377.port_a_first_address = 47104,
		ram_block13a_377.port_a_first_bit_number = 9,
		ram_block13a_377.port_a_last_address = 49151,
		ram_block13a_377.port_a_logical_ram_depth = 65536,
		ram_block13a_377.port_a_logical_ram_width = 64,
		ram_block13a_377.port_b_address_clear = "none",
		ram_block13a_377.port_b_address_clock = "clock1",
		ram_block13a_377.port_b_address_width = 13,
		ram_block13a_377.port_b_data_out_clear = "none",
		ram_block13a_377.port_b_data_out_clock = "clock1",
		ram_block13a_377.port_b_data_width = 1,
		ram_block13a_377.port_b_first_address = 188416,
		ram_block13a_377.port_b_first_bit_number = 9,
		ram_block13a_377.port_b_last_address = 196607,
		ram_block13a_377.port_b_logical_ram_depth = 262144,
		ram_block13a_377.port_b_logical_ram_width = 16,
		ram_block13a_377.port_b_read_enable_clock = "clock1",
		ram_block13a_377.ram_block_type = "AUTO",
		ram_block13a_377.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_378
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_378portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_378.clk0_core_clock_enable = "ena0",
		ram_block13a_378.clk0_input_clock_enable = "none",
		ram_block13a_378.clk1_core_clock_enable = "none",
		ram_block13a_378.clk1_input_clock_enable = "none",
		ram_block13a_378.clk1_output_clock_enable = "ena1",
		ram_block13a_378.connectivity_checking = "OFF",
		ram_block13a_378.data_interleave_offset_in_bits = 16,
		ram_block13a_378.data_interleave_width_in_bits = 1,
		ram_block13a_378.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_378.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_378.operation_mode = "dual_port",
		ram_block13a_378.port_a_address_width = 11,
		ram_block13a_378.port_a_data_width = 4,
		ram_block13a_378.port_a_first_address = 47104,
		ram_block13a_378.port_a_first_bit_number = 10,
		ram_block13a_378.port_a_last_address = 49151,
		ram_block13a_378.port_a_logical_ram_depth = 65536,
		ram_block13a_378.port_a_logical_ram_width = 64,
		ram_block13a_378.port_b_address_clear = "none",
		ram_block13a_378.port_b_address_clock = "clock1",
		ram_block13a_378.port_b_address_width = 13,
		ram_block13a_378.port_b_data_out_clear = "none",
		ram_block13a_378.port_b_data_out_clock = "clock1",
		ram_block13a_378.port_b_data_width = 1,
		ram_block13a_378.port_b_first_address = 188416,
		ram_block13a_378.port_b_first_bit_number = 10,
		ram_block13a_378.port_b_last_address = 196607,
		ram_block13a_378.port_b_logical_ram_depth = 262144,
		ram_block13a_378.port_b_logical_ram_width = 16,
		ram_block13a_378.port_b_read_enable_clock = "clock1",
		ram_block13a_378.ram_block_type = "AUTO",
		ram_block13a_378.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_379
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_379portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_379.clk0_core_clock_enable = "ena0",
		ram_block13a_379.clk0_input_clock_enable = "none",
		ram_block13a_379.clk1_core_clock_enable = "none",
		ram_block13a_379.clk1_input_clock_enable = "none",
		ram_block13a_379.clk1_output_clock_enable = "ena1",
		ram_block13a_379.connectivity_checking = "OFF",
		ram_block13a_379.data_interleave_offset_in_bits = 16,
		ram_block13a_379.data_interleave_width_in_bits = 1,
		ram_block13a_379.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_379.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_379.operation_mode = "dual_port",
		ram_block13a_379.port_a_address_width = 11,
		ram_block13a_379.port_a_data_width = 4,
		ram_block13a_379.port_a_first_address = 47104,
		ram_block13a_379.port_a_first_bit_number = 11,
		ram_block13a_379.port_a_last_address = 49151,
		ram_block13a_379.port_a_logical_ram_depth = 65536,
		ram_block13a_379.port_a_logical_ram_width = 64,
		ram_block13a_379.port_b_address_clear = "none",
		ram_block13a_379.port_b_address_clock = "clock1",
		ram_block13a_379.port_b_address_width = 13,
		ram_block13a_379.port_b_data_out_clear = "none",
		ram_block13a_379.port_b_data_out_clock = "clock1",
		ram_block13a_379.port_b_data_width = 1,
		ram_block13a_379.port_b_first_address = 188416,
		ram_block13a_379.port_b_first_bit_number = 11,
		ram_block13a_379.port_b_last_address = 196607,
		ram_block13a_379.port_b_logical_ram_depth = 262144,
		ram_block13a_379.port_b_logical_ram_width = 16,
		ram_block13a_379.port_b_read_enable_clock = "clock1",
		ram_block13a_379.ram_block_type = "AUTO",
		ram_block13a_379.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_380
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_380portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_380.clk0_core_clock_enable = "ena0",
		ram_block13a_380.clk0_input_clock_enable = "none",
		ram_block13a_380.clk1_core_clock_enable = "none",
		ram_block13a_380.clk1_input_clock_enable = "none",
		ram_block13a_380.clk1_output_clock_enable = "ena1",
		ram_block13a_380.connectivity_checking = "OFF",
		ram_block13a_380.data_interleave_offset_in_bits = 16,
		ram_block13a_380.data_interleave_width_in_bits = 1,
		ram_block13a_380.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_380.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_380.operation_mode = "dual_port",
		ram_block13a_380.port_a_address_width = 11,
		ram_block13a_380.port_a_data_width = 4,
		ram_block13a_380.port_a_first_address = 47104,
		ram_block13a_380.port_a_first_bit_number = 12,
		ram_block13a_380.port_a_last_address = 49151,
		ram_block13a_380.port_a_logical_ram_depth = 65536,
		ram_block13a_380.port_a_logical_ram_width = 64,
		ram_block13a_380.port_b_address_clear = "none",
		ram_block13a_380.port_b_address_clock = "clock1",
		ram_block13a_380.port_b_address_width = 13,
		ram_block13a_380.port_b_data_out_clear = "none",
		ram_block13a_380.port_b_data_out_clock = "clock1",
		ram_block13a_380.port_b_data_width = 1,
		ram_block13a_380.port_b_first_address = 188416,
		ram_block13a_380.port_b_first_bit_number = 12,
		ram_block13a_380.port_b_last_address = 196607,
		ram_block13a_380.port_b_logical_ram_depth = 262144,
		ram_block13a_380.port_b_logical_ram_width = 16,
		ram_block13a_380.port_b_read_enable_clock = "clock1",
		ram_block13a_380.ram_block_type = "AUTO",
		ram_block13a_380.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_381
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_381portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_381.clk0_core_clock_enable = "ena0",
		ram_block13a_381.clk0_input_clock_enable = "none",
		ram_block13a_381.clk1_core_clock_enable = "none",
		ram_block13a_381.clk1_input_clock_enable = "none",
		ram_block13a_381.clk1_output_clock_enable = "ena1",
		ram_block13a_381.connectivity_checking = "OFF",
		ram_block13a_381.data_interleave_offset_in_bits = 16,
		ram_block13a_381.data_interleave_width_in_bits = 1,
		ram_block13a_381.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_381.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_381.operation_mode = "dual_port",
		ram_block13a_381.port_a_address_width = 11,
		ram_block13a_381.port_a_data_width = 4,
		ram_block13a_381.port_a_first_address = 47104,
		ram_block13a_381.port_a_first_bit_number = 13,
		ram_block13a_381.port_a_last_address = 49151,
		ram_block13a_381.port_a_logical_ram_depth = 65536,
		ram_block13a_381.port_a_logical_ram_width = 64,
		ram_block13a_381.port_b_address_clear = "none",
		ram_block13a_381.port_b_address_clock = "clock1",
		ram_block13a_381.port_b_address_width = 13,
		ram_block13a_381.port_b_data_out_clear = "none",
		ram_block13a_381.port_b_data_out_clock = "clock1",
		ram_block13a_381.port_b_data_width = 1,
		ram_block13a_381.port_b_first_address = 188416,
		ram_block13a_381.port_b_first_bit_number = 13,
		ram_block13a_381.port_b_last_address = 196607,
		ram_block13a_381.port_b_logical_ram_depth = 262144,
		ram_block13a_381.port_b_logical_ram_width = 16,
		ram_block13a_381.port_b_read_enable_clock = "clock1",
		ram_block13a_381.ram_block_type = "AUTO",
		ram_block13a_381.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_382
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_382portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_382.clk0_core_clock_enable = "ena0",
		ram_block13a_382.clk0_input_clock_enable = "none",
		ram_block13a_382.clk1_core_clock_enable = "none",
		ram_block13a_382.clk1_input_clock_enable = "none",
		ram_block13a_382.clk1_output_clock_enable = "ena1",
		ram_block13a_382.connectivity_checking = "OFF",
		ram_block13a_382.data_interleave_offset_in_bits = 16,
		ram_block13a_382.data_interleave_width_in_bits = 1,
		ram_block13a_382.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_382.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_382.operation_mode = "dual_port",
		ram_block13a_382.port_a_address_width = 11,
		ram_block13a_382.port_a_data_width = 4,
		ram_block13a_382.port_a_first_address = 47104,
		ram_block13a_382.port_a_first_bit_number = 14,
		ram_block13a_382.port_a_last_address = 49151,
		ram_block13a_382.port_a_logical_ram_depth = 65536,
		ram_block13a_382.port_a_logical_ram_width = 64,
		ram_block13a_382.port_b_address_clear = "none",
		ram_block13a_382.port_b_address_clock = "clock1",
		ram_block13a_382.port_b_address_width = 13,
		ram_block13a_382.port_b_data_out_clear = "none",
		ram_block13a_382.port_b_data_out_clock = "clock1",
		ram_block13a_382.port_b_data_width = 1,
		ram_block13a_382.port_b_first_address = 188416,
		ram_block13a_382.port_b_first_bit_number = 14,
		ram_block13a_382.port_b_last_address = 196607,
		ram_block13a_382.port_b_logical_ram_depth = 262144,
		ram_block13a_382.port_b_logical_ram_width = 16,
		ram_block13a_382.port_b_read_enable_clock = "clock1",
		ram_block13a_382.ram_block_type = "AUTO",
		ram_block13a_382.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_383
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_383portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_383.clk0_core_clock_enable = "ena0",
		ram_block13a_383.clk0_input_clock_enable = "none",
		ram_block13a_383.clk1_core_clock_enable = "none",
		ram_block13a_383.clk1_input_clock_enable = "none",
		ram_block13a_383.clk1_output_clock_enable = "ena1",
		ram_block13a_383.connectivity_checking = "OFF",
		ram_block13a_383.data_interleave_offset_in_bits = 16,
		ram_block13a_383.data_interleave_width_in_bits = 1,
		ram_block13a_383.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_383.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_383.operation_mode = "dual_port",
		ram_block13a_383.port_a_address_width = 11,
		ram_block13a_383.port_a_data_width = 4,
		ram_block13a_383.port_a_first_address = 47104,
		ram_block13a_383.port_a_first_bit_number = 15,
		ram_block13a_383.port_a_last_address = 49151,
		ram_block13a_383.port_a_logical_ram_depth = 65536,
		ram_block13a_383.port_a_logical_ram_width = 64,
		ram_block13a_383.port_b_address_clear = "none",
		ram_block13a_383.port_b_address_clock = "clock1",
		ram_block13a_383.port_b_address_width = 13,
		ram_block13a_383.port_b_data_out_clear = "none",
		ram_block13a_383.port_b_data_out_clock = "clock1",
		ram_block13a_383.port_b_data_width = 1,
		ram_block13a_383.port_b_first_address = 188416,
		ram_block13a_383.port_b_first_bit_number = 15,
		ram_block13a_383.port_b_last_address = 196607,
		ram_block13a_383.port_b_logical_ram_depth = 262144,
		ram_block13a_383.port_b_logical_ram_width = 16,
		ram_block13a_383.port_b_read_enable_clock = "clock1",
		ram_block13a_383.ram_block_type = "AUTO",
		ram_block13a_383.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_384
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_384portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_384.clk0_core_clock_enable = "ena0",
		ram_block13a_384.clk0_input_clock_enable = "none",
		ram_block13a_384.clk1_core_clock_enable = "none",
		ram_block13a_384.clk1_input_clock_enable = "none",
		ram_block13a_384.clk1_output_clock_enable = "ena1",
		ram_block13a_384.connectivity_checking = "OFF",
		ram_block13a_384.data_interleave_offset_in_bits = 16,
		ram_block13a_384.data_interleave_width_in_bits = 1,
		ram_block13a_384.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_384.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_384.operation_mode = "dual_port",
		ram_block13a_384.port_a_address_width = 11,
		ram_block13a_384.port_a_data_width = 4,
		ram_block13a_384.port_a_first_address = 49152,
		ram_block13a_384.port_a_first_bit_number = 0,
		ram_block13a_384.port_a_last_address = 51199,
		ram_block13a_384.port_a_logical_ram_depth = 65536,
		ram_block13a_384.port_a_logical_ram_width = 64,
		ram_block13a_384.port_b_address_clear = "none",
		ram_block13a_384.port_b_address_clock = "clock1",
		ram_block13a_384.port_b_address_width = 13,
		ram_block13a_384.port_b_data_out_clear = "none",
		ram_block13a_384.port_b_data_out_clock = "clock1",
		ram_block13a_384.port_b_data_width = 1,
		ram_block13a_384.port_b_first_address = 196608,
		ram_block13a_384.port_b_first_bit_number = 0,
		ram_block13a_384.port_b_last_address = 204799,
		ram_block13a_384.port_b_logical_ram_depth = 262144,
		ram_block13a_384.port_b_logical_ram_width = 16,
		ram_block13a_384.port_b_read_enable_clock = "clock1",
		ram_block13a_384.ram_block_type = "AUTO",
		ram_block13a_384.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_385
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_385portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_385.clk0_core_clock_enable = "ena0",
		ram_block13a_385.clk0_input_clock_enable = "none",
		ram_block13a_385.clk1_core_clock_enable = "none",
		ram_block13a_385.clk1_input_clock_enable = "none",
		ram_block13a_385.clk1_output_clock_enable = "ena1",
		ram_block13a_385.connectivity_checking = "OFF",
		ram_block13a_385.data_interleave_offset_in_bits = 16,
		ram_block13a_385.data_interleave_width_in_bits = 1,
		ram_block13a_385.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_385.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_385.operation_mode = "dual_port",
		ram_block13a_385.port_a_address_width = 11,
		ram_block13a_385.port_a_data_width = 4,
		ram_block13a_385.port_a_first_address = 49152,
		ram_block13a_385.port_a_first_bit_number = 1,
		ram_block13a_385.port_a_last_address = 51199,
		ram_block13a_385.port_a_logical_ram_depth = 65536,
		ram_block13a_385.port_a_logical_ram_width = 64,
		ram_block13a_385.port_b_address_clear = "none",
		ram_block13a_385.port_b_address_clock = "clock1",
		ram_block13a_385.port_b_address_width = 13,
		ram_block13a_385.port_b_data_out_clear = "none",
		ram_block13a_385.port_b_data_out_clock = "clock1",
		ram_block13a_385.port_b_data_width = 1,
		ram_block13a_385.port_b_first_address = 196608,
		ram_block13a_385.port_b_first_bit_number = 1,
		ram_block13a_385.port_b_last_address = 204799,
		ram_block13a_385.port_b_logical_ram_depth = 262144,
		ram_block13a_385.port_b_logical_ram_width = 16,
		ram_block13a_385.port_b_read_enable_clock = "clock1",
		ram_block13a_385.ram_block_type = "AUTO",
		ram_block13a_385.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_386
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_386portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_386.clk0_core_clock_enable = "ena0",
		ram_block13a_386.clk0_input_clock_enable = "none",
		ram_block13a_386.clk1_core_clock_enable = "none",
		ram_block13a_386.clk1_input_clock_enable = "none",
		ram_block13a_386.clk1_output_clock_enable = "ena1",
		ram_block13a_386.connectivity_checking = "OFF",
		ram_block13a_386.data_interleave_offset_in_bits = 16,
		ram_block13a_386.data_interleave_width_in_bits = 1,
		ram_block13a_386.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_386.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_386.operation_mode = "dual_port",
		ram_block13a_386.port_a_address_width = 11,
		ram_block13a_386.port_a_data_width = 4,
		ram_block13a_386.port_a_first_address = 49152,
		ram_block13a_386.port_a_first_bit_number = 2,
		ram_block13a_386.port_a_last_address = 51199,
		ram_block13a_386.port_a_logical_ram_depth = 65536,
		ram_block13a_386.port_a_logical_ram_width = 64,
		ram_block13a_386.port_b_address_clear = "none",
		ram_block13a_386.port_b_address_clock = "clock1",
		ram_block13a_386.port_b_address_width = 13,
		ram_block13a_386.port_b_data_out_clear = "none",
		ram_block13a_386.port_b_data_out_clock = "clock1",
		ram_block13a_386.port_b_data_width = 1,
		ram_block13a_386.port_b_first_address = 196608,
		ram_block13a_386.port_b_first_bit_number = 2,
		ram_block13a_386.port_b_last_address = 204799,
		ram_block13a_386.port_b_logical_ram_depth = 262144,
		ram_block13a_386.port_b_logical_ram_width = 16,
		ram_block13a_386.port_b_read_enable_clock = "clock1",
		ram_block13a_386.ram_block_type = "AUTO",
		ram_block13a_386.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_387
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_387portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_387.clk0_core_clock_enable = "ena0",
		ram_block13a_387.clk0_input_clock_enable = "none",
		ram_block13a_387.clk1_core_clock_enable = "none",
		ram_block13a_387.clk1_input_clock_enable = "none",
		ram_block13a_387.clk1_output_clock_enable = "ena1",
		ram_block13a_387.connectivity_checking = "OFF",
		ram_block13a_387.data_interleave_offset_in_bits = 16,
		ram_block13a_387.data_interleave_width_in_bits = 1,
		ram_block13a_387.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_387.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_387.operation_mode = "dual_port",
		ram_block13a_387.port_a_address_width = 11,
		ram_block13a_387.port_a_data_width = 4,
		ram_block13a_387.port_a_first_address = 49152,
		ram_block13a_387.port_a_first_bit_number = 3,
		ram_block13a_387.port_a_last_address = 51199,
		ram_block13a_387.port_a_logical_ram_depth = 65536,
		ram_block13a_387.port_a_logical_ram_width = 64,
		ram_block13a_387.port_b_address_clear = "none",
		ram_block13a_387.port_b_address_clock = "clock1",
		ram_block13a_387.port_b_address_width = 13,
		ram_block13a_387.port_b_data_out_clear = "none",
		ram_block13a_387.port_b_data_out_clock = "clock1",
		ram_block13a_387.port_b_data_width = 1,
		ram_block13a_387.port_b_first_address = 196608,
		ram_block13a_387.port_b_first_bit_number = 3,
		ram_block13a_387.port_b_last_address = 204799,
		ram_block13a_387.port_b_logical_ram_depth = 262144,
		ram_block13a_387.port_b_logical_ram_width = 16,
		ram_block13a_387.port_b_read_enable_clock = "clock1",
		ram_block13a_387.ram_block_type = "AUTO",
		ram_block13a_387.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_388
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_388portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_388.clk0_core_clock_enable = "ena0",
		ram_block13a_388.clk0_input_clock_enable = "none",
		ram_block13a_388.clk1_core_clock_enable = "none",
		ram_block13a_388.clk1_input_clock_enable = "none",
		ram_block13a_388.clk1_output_clock_enable = "ena1",
		ram_block13a_388.connectivity_checking = "OFF",
		ram_block13a_388.data_interleave_offset_in_bits = 16,
		ram_block13a_388.data_interleave_width_in_bits = 1,
		ram_block13a_388.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_388.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_388.operation_mode = "dual_port",
		ram_block13a_388.port_a_address_width = 11,
		ram_block13a_388.port_a_data_width = 4,
		ram_block13a_388.port_a_first_address = 49152,
		ram_block13a_388.port_a_first_bit_number = 4,
		ram_block13a_388.port_a_last_address = 51199,
		ram_block13a_388.port_a_logical_ram_depth = 65536,
		ram_block13a_388.port_a_logical_ram_width = 64,
		ram_block13a_388.port_b_address_clear = "none",
		ram_block13a_388.port_b_address_clock = "clock1",
		ram_block13a_388.port_b_address_width = 13,
		ram_block13a_388.port_b_data_out_clear = "none",
		ram_block13a_388.port_b_data_out_clock = "clock1",
		ram_block13a_388.port_b_data_width = 1,
		ram_block13a_388.port_b_first_address = 196608,
		ram_block13a_388.port_b_first_bit_number = 4,
		ram_block13a_388.port_b_last_address = 204799,
		ram_block13a_388.port_b_logical_ram_depth = 262144,
		ram_block13a_388.port_b_logical_ram_width = 16,
		ram_block13a_388.port_b_read_enable_clock = "clock1",
		ram_block13a_388.ram_block_type = "AUTO",
		ram_block13a_388.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_389
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_389portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_389.clk0_core_clock_enable = "ena0",
		ram_block13a_389.clk0_input_clock_enable = "none",
		ram_block13a_389.clk1_core_clock_enable = "none",
		ram_block13a_389.clk1_input_clock_enable = "none",
		ram_block13a_389.clk1_output_clock_enable = "ena1",
		ram_block13a_389.connectivity_checking = "OFF",
		ram_block13a_389.data_interleave_offset_in_bits = 16,
		ram_block13a_389.data_interleave_width_in_bits = 1,
		ram_block13a_389.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_389.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_389.operation_mode = "dual_port",
		ram_block13a_389.port_a_address_width = 11,
		ram_block13a_389.port_a_data_width = 4,
		ram_block13a_389.port_a_first_address = 49152,
		ram_block13a_389.port_a_first_bit_number = 5,
		ram_block13a_389.port_a_last_address = 51199,
		ram_block13a_389.port_a_logical_ram_depth = 65536,
		ram_block13a_389.port_a_logical_ram_width = 64,
		ram_block13a_389.port_b_address_clear = "none",
		ram_block13a_389.port_b_address_clock = "clock1",
		ram_block13a_389.port_b_address_width = 13,
		ram_block13a_389.port_b_data_out_clear = "none",
		ram_block13a_389.port_b_data_out_clock = "clock1",
		ram_block13a_389.port_b_data_width = 1,
		ram_block13a_389.port_b_first_address = 196608,
		ram_block13a_389.port_b_first_bit_number = 5,
		ram_block13a_389.port_b_last_address = 204799,
		ram_block13a_389.port_b_logical_ram_depth = 262144,
		ram_block13a_389.port_b_logical_ram_width = 16,
		ram_block13a_389.port_b_read_enable_clock = "clock1",
		ram_block13a_389.ram_block_type = "AUTO",
		ram_block13a_389.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_390
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_390portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_390.clk0_core_clock_enable = "ena0",
		ram_block13a_390.clk0_input_clock_enable = "none",
		ram_block13a_390.clk1_core_clock_enable = "none",
		ram_block13a_390.clk1_input_clock_enable = "none",
		ram_block13a_390.clk1_output_clock_enable = "ena1",
		ram_block13a_390.connectivity_checking = "OFF",
		ram_block13a_390.data_interleave_offset_in_bits = 16,
		ram_block13a_390.data_interleave_width_in_bits = 1,
		ram_block13a_390.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_390.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_390.operation_mode = "dual_port",
		ram_block13a_390.port_a_address_width = 11,
		ram_block13a_390.port_a_data_width = 4,
		ram_block13a_390.port_a_first_address = 49152,
		ram_block13a_390.port_a_first_bit_number = 6,
		ram_block13a_390.port_a_last_address = 51199,
		ram_block13a_390.port_a_logical_ram_depth = 65536,
		ram_block13a_390.port_a_logical_ram_width = 64,
		ram_block13a_390.port_b_address_clear = "none",
		ram_block13a_390.port_b_address_clock = "clock1",
		ram_block13a_390.port_b_address_width = 13,
		ram_block13a_390.port_b_data_out_clear = "none",
		ram_block13a_390.port_b_data_out_clock = "clock1",
		ram_block13a_390.port_b_data_width = 1,
		ram_block13a_390.port_b_first_address = 196608,
		ram_block13a_390.port_b_first_bit_number = 6,
		ram_block13a_390.port_b_last_address = 204799,
		ram_block13a_390.port_b_logical_ram_depth = 262144,
		ram_block13a_390.port_b_logical_ram_width = 16,
		ram_block13a_390.port_b_read_enable_clock = "clock1",
		ram_block13a_390.ram_block_type = "AUTO",
		ram_block13a_390.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_391
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_391portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_391.clk0_core_clock_enable = "ena0",
		ram_block13a_391.clk0_input_clock_enable = "none",
		ram_block13a_391.clk1_core_clock_enable = "none",
		ram_block13a_391.clk1_input_clock_enable = "none",
		ram_block13a_391.clk1_output_clock_enable = "ena1",
		ram_block13a_391.connectivity_checking = "OFF",
		ram_block13a_391.data_interleave_offset_in_bits = 16,
		ram_block13a_391.data_interleave_width_in_bits = 1,
		ram_block13a_391.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_391.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_391.operation_mode = "dual_port",
		ram_block13a_391.port_a_address_width = 11,
		ram_block13a_391.port_a_data_width = 4,
		ram_block13a_391.port_a_first_address = 49152,
		ram_block13a_391.port_a_first_bit_number = 7,
		ram_block13a_391.port_a_last_address = 51199,
		ram_block13a_391.port_a_logical_ram_depth = 65536,
		ram_block13a_391.port_a_logical_ram_width = 64,
		ram_block13a_391.port_b_address_clear = "none",
		ram_block13a_391.port_b_address_clock = "clock1",
		ram_block13a_391.port_b_address_width = 13,
		ram_block13a_391.port_b_data_out_clear = "none",
		ram_block13a_391.port_b_data_out_clock = "clock1",
		ram_block13a_391.port_b_data_width = 1,
		ram_block13a_391.port_b_first_address = 196608,
		ram_block13a_391.port_b_first_bit_number = 7,
		ram_block13a_391.port_b_last_address = 204799,
		ram_block13a_391.port_b_logical_ram_depth = 262144,
		ram_block13a_391.port_b_logical_ram_width = 16,
		ram_block13a_391.port_b_read_enable_clock = "clock1",
		ram_block13a_391.ram_block_type = "AUTO",
		ram_block13a_391.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_392
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_392portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_392.clk0_core_clock_enable = "ena0",
		ram_block13a_392.clk0_input_clock_enable = "none",
		ram_block13a_392.clk1_core_clock_enable = "none",
		ram_block13a_392.clk1_input_clock_enable = "none",
		ram_block13a_392.clk1_output_clock_enable = "ena1",
		ram_block13a_392.connectivity_checking = "OFF",
		ram_block13a_392.data_interleave_offset_in_bits = 16,
		ram_block13a_392.data_interleave_width_in_bits = 1,
		ram_block13a_392.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_392.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_392.operation_mode = "dual_port",
		ram_block13a_392.port_a_address_width = 11,
		ram_block13a_392.port_a_data_width = 4,
		ram_block13a_392.port_a_first_address = 49152,
		ram_block13a_392.port_a_first_bit_number = 8,
		ram_block13a_392.port_a_last_address = 51199,
		ram_block13a_392.port_a_logical_ram_depth = 65536,
		ram_block13a_392.port_a_logical_ram_width = 64,
		ram_block13a_392.port_b_address_clear = "none",
		ram_block13a_392.port_b_address_clock = "clock1",
		ram_block13a_392.port_b_address_width = 13,
		ram_block13a_392.port_b_data_out_clear = "none",
		ram_block13a_392.port_b_data_out_clock = "clock1",
		ram_block13a_392.port_b_data_width = 1,
		ram_block13a_392.port_b_first_address = 196608,
		ram_block13a_392.port_b_first_bit_number = 8,
		ram_block13a_392.port_b_last_address = 204799,
		ram_block13a_392.port_b_logical_ram_depth = 262144,
		ram_block13a_392.port_b_logical_ram_width = 16,
		ram_block13a_392.port_b_read_enable_clock = "clock1",
		ram_block13a_392.ram_block_type = "AUTO",
		ram_block13a_392.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_393
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_393portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_393.clk0_core_clock_enable = "ena0",
		ram_block13a_393.clk0_input_clock_enable = "none",
		ram_block13a_393.clk1_core_clock_enable = "none",
		ram_block13a_393.clk1_input_clock_enable = "none",
		ram_block13a_393.clk1_output_clock_enable = "ena1",
		ram_block13a_393.connectivity_checking = "OFF",
		ram_block13a_393.data_interleave_offset_in_bits = 16,
		ram_block13a_393.data_interleave_width_in_bits = 1,
		ram_block13a_393.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_393.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_393.operation_mode = "dual_port",
		ram_block13a_393.port_a_address_width = 11,
		ram_block13a_393.port_a_data_width = 4,
		ram_block13a_393.port_a_first_address = 49152,
		ram_block13a_393.port_a_first_bit_number = 9,
		ram_block13a_393.port_a_last_address = 51199,
		ram_block13a_393.port_a_logical_ram_depth = 65536,
		ram_block13a_393.port_a_logical_ram_width = 64,
		ram_block13a_393.port_b_address_clear = "none",
		ram_block13a_393.port_b_address_clock = "clock1",
		ram_block13a_393.port_b_address_width = 13,
		ram_block13a_393.port_b_data_out_clear = "none",
		ram_block13a_393.port_b_data_out_clock = "clock1",
		ram_block13a_393.port_b_data_width = 1,
		ram_block13a_393.port_b_first_address = 196608,
		ram_block13a_393.port_b_first_bit_number = 9,
		ram_block13a_393.port_b_last_address = 204799,
		ram_block13a_393.port_b_logical_ram_depth = 262144,
		ram_block13a_393.port_b_logical_ram_width = 16,
		ram_block13a_393.port_b_read_enable_clock = "clock1",
		ram_block13a_393.ram_block_type = "AUTO",
		ram_block13a_393.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_394
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_394portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_394.clk0_core_clock_enable = "ena0",
		ram_block13a_394.clk0_input_clock_enable = "none",
		ram_block13a_394.clk1_core_clock_enable = "none",
		ram_block13a_394.clk1_input_clock_enable = "none",
		ram_block13a_394.clk1_output_clock_enable = "ena1",
		ram_block13a_394.connectivity_checking = "OFF",
		ram_block13a_394.data_interleave_offset_in_bits = 16,
		ram_block13a_394.data_interleave_width_in_bits = 1,
		ram_block13a_394.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_394.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_394.operation_mode = "dual_port",
		ram_block13a_394.port_a_address_width = 11,
		ram_block13a_394.port_a_data_width = 4,
		ram_block13a_394.port_a_first_address = 49152,
		ram_block13a_394.port_a_first_bit_number = 10,
		ram_block13a_394.port_a_last_address = 51199,
		ram_block13a_394.port_a_logical_ram_depth = 65536,
		ram_block13a_394.port_a_logical_ram_width = 64,
		ram_block13a_394.port_b_address_clear = "none",
		ram_block13a_394.port_b_address_clock = "clock1",
		ram_block13a_394.port_b_address_width = 13,
		ram_block13a_394.port_b_data_out_clear = "none",
		ram_block13a_394.port_b_data_out_clock = "clock1",
		ram_block13a_394.port_b_data_width = 1,
		ram_block13a_394.port_b_first_address = 196608,
		ram_block13a_394.port_b_first_bit_number = 10,
		ram_block13a_394.port_b_last_address = 204799,
		ram_block13a_394.port_b_logical_ram_depth = 262144,
		ram_block13a_394.port_b_logical_ram_width = 16,
		ram_block13a_394.port_b_read_enable_clock = "clock1",
		ram_block13a_394.ram_block_type = "AUTO",
		ram_block13a_394.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_395
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_395portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_395.clk0_core_clock_enable = "ena0",
		ram_block13a_395.clk0_input_clock_enable = "none",
		ram_block13a_395.clk1_core_clock_enable = "none",
		ram_block13a_395.clk1_input_clock_enable = "none",
		ram_block13a_395.clk1_output_clock_enable = "ena1",
		ram_block13a_395.connectivity_checking = "OFF",
		ram_block13a_395.data_interleave_offset_in_bits = 16,
		ram_block13a_395.data_interleave_width_in_bits = 1,
		ram_block13a_395.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_395.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_395.operation_mode = "dual_port",
		ram_block13a_395.port_a_address_width = 11,
		ram_block13a_395.port_a_data_width = 4,
		ram_block13a_395.port_a_first_address = 49152,
		ram_block13a_395.port_a_first_bit_number = 11,
		ram_block13a_395.port_a_last_address = 51199,
		ram_block13a_395.port_a_logical_ram_depth = 65536,
		ram_block13a_395.port_a_logical_ram_width = 64,
		ram_block13a_395.port_b_address_clear = "none",
		ram_block13a_395.port_b_address_clock = "clock1",
		ram_block13a_395.port_b_address_width = 13,
		ram_block13a_395.port_b_data_out_clear = "none",
		ram_block13a_395.port_b_data_out_clock = "clock1",
		ram_block13a_395.port_b_data_width = 1,
		ram_block13a_395.port_b_first_address = 196608,
		ram_block13a_395.port_b_first_bit_number = 11,
		ram_block13a_395.port_b_last_address = 204799,
		ram_block13a_395.port_b_logical_ram_depth = 262144,
		ram_block13a_395.port_b_logical_ram_width = 16,
		ram_block13a_395.port_b_read_enable_clock = "clock1",
		ram_block13a_395.ram_block_type = "AUTO",
		ram_block13a_395.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_396
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_396portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_396.clk0_core_clock_enable = "ena0",
		ram_block13a_396.clk0_input_clock_enable = "none",
		ram_block13a_396.clk1_core_clock_enable = "none",
		ram_block13a_396.clk1_input_clock_enable = "none",
		ram_block13a_396.clk1_output_clock_enable = "ena1",
		ram_block13a_396.connectivity_checking = "OFF",
		ram_block13a_396.data_interleave_offset_in_bits = 16,
		ram_block13a_396.data_interleave_width_in_bits = 1,
		ram_block13a_396.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_396.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_396.operation_mode = "dual_port",
		ram_block13a_396.port_a_address_width = 11,
		ram_block13a_396.port_a_data_width = 4,
		ram_block13a_396.port_a_first_address = 49152,
		ram_block13a_396.port_a_first_bit_number = 12,
		ram_block13a_396.port_a_last_address = 51199,
		ram_block13a_396.port_a_logical_ram_depth = 65536,
		ram_block13a_396.port_a_logical_ram_width = 64,
		ram_block13a_396.port_b_address_clear = "none",
		ram_block13a_396.port_b_address_clock = "clock1",
		ram_block13a_396.port_b_address_width = 13,
		ram_block13a_396.port_b_data_out_clear = "none",
		ram_block13a_396.port_b_data_out_clock = "clock1",
		ram_block13a_396.port_b_data_width = 1,
		ram_block13a_396.port_b_first_address = 196608,
		ram_block13a_396.port_b_first_bit_number = 12,
		ram_block13a_396.port_b_last_address = 204799,
		ram_block13a_396.port_b_logical_ram_depth = 262144,
		ram_block13a_396.port_b_logical_ram_width = 16,
		ram_block13a_396.port_b_read_enable_clock = "clock1",
		ram_block13a_396.ram_block_type = "AUTO",
		ram_block13a_396.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_397
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_397portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_397.clk0_core_clock_enable = "ena0",
		ram_block13a_397.clk0_input_clock_enable = "none",
		ram_block13a_397.clk1_core_clock_enable = "none",
		ram_block13a_397.clk1_input_clock_enable = "none",
		ram_block13a_397.clk1_output_clock_enable = "ena1",
		ram_block13a_397.connectivity_checking = "OFF",
		ram_block13a_397.data_interleave_offset_in_bits = 16,
		ram_block13a_397.data_interleave_width_in_bits = 1,
		ram_block13a_397.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_397.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_397.operation_mode = "dual_port",
		ram_block13a_397.port_a_address_width = 11,
		ram_block13a_397.port_a_data_width = 4,
		ram_block13a_397.port_a_first_address = 49152,
		ram_block13a_397.port_a_first_bit_number = 13,
		ram_block13a_397.port_a_last_address = 51199,
		ram_block13a_397.port_a_logical_ram_depth = 65536,
		ram_block13a_397.port_a_logical_ram_width = 64,
		ram_block13a_397.port_b_address_clear = "none",
		ram_block13a_397.port_b_address_clock = "clock1",
		ram_block13a_397.port_b_address_width = 13,
		ram_block13a_397.port_b_data_out_clear = "none",
		ram_block13a_397.port_b_data_out_clock = "clock1",
		ram_block13a_397.port_b_data_width = 1,
		ram_block13a_397.port_b_first_address = 196608,
		ram_block13a_397.port_b_first_bit_number = 13,
		ram_block13a_397.port_b_last_address = 204799,
		ram_block13a_397.port_b_logical_ram_depth = 262144,
		ram_block13a_397.port_b_logical_ram_width = 16,
		ram_block13a_397.port_b_read_enable_clock = "clock1",
		ram_block13a_397.ram_block_type = "AUTO",
		ram_block13a_397.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_398
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_398portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_398.clk0_core_clock_enable = "ena0",
		ram_block13a_398.clk0_input_clock_enable = "none",
		ram_block13a_398.clk1_core_clock_enable = "none",
		ram_block13a_398.clk1_input_clock_enable = "none",
		ram_block13a_398.clk1_output_clock_enable = "ena1",
		ram_block13a_398.connectivity_checking = "OFF",
		ram_block13a_398.data_interleave_offset_in_bits = 16,
		ram_block13a_398.data_interleave_width_in_bits = 1,
		ram_block13a_398.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_398.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_398.operation_mode = "dual_port",
		ram_block13a_398.port_a_address_width = 11,
		ram_block13a_398.port_a_data_width = 4,
		ram_block13a_398.port_a_first_address = 49152,
		ram_block13a_398.port_a_first_bit_number = 14,
		ram_block13a_398.port_a_last_address = 51199,
		ram_block13a_398.port_a_logical_ram_depth = 65536,
		ram_block13a_398.port_a_logical_ram_width = 64,
		ram_block13a_398.port_b_address_clear = "none",
		ram_block13a_398.port_b_address_clock = "clock1",
		ram_block13a_398.port_b_address_width = 13,
		ram_block13a_398.port_b_data_out_clear = "none",
		ram_block13a_398.port_b_data_out_clock = "clock1",
		ram_block13a_398.port_b_data_width = 1,
		ram_block13a_398.port_b_first_address = 196608,
		ram_block13a_398.port_b_first_bit_number = 14,
		ram_block13a_398.port_b_last_address = 204799,
		ram_block13a_398.port_b_logical_ram_depth = 262144,
		ram_block13a_398.port_b_logical_ram_width = 16,
		ram_block13a_398.port_b_read_enable_clock = "clock1",
		ram_block13a_398.ram_block_type = "AUTO",
		ram_block13a_398.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_399
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_399portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_399.clk0_core_clock_enable = "ena0",
		ram_block13a_399.clk0_input_clock_enable = "none",
		ram_block13a_399.clk1_core_clock_enable = "none",
		ram_block13a_399.clk1_input_clock_enable = "none",
		ram_block13a_399.clk1_output_clock_enable = "ena1",
		ram_block13a_399.connectivity_checking = "OFF",
		ram_block13a_399.data_interleave_offset_in_bits = 16,
		ram_block13a_399.data_interleave_width_in_bits = 1,
		ram_block13a_399.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_399.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_399.operation_mode = "dual_port",
		ram_block13a_399.port_a_address_width = 11,
		ram_block13a_399.port_a_data_width = 4,
		ram_block13a_399.port_a_first_address = 49152,
		ram_block13a_399.port_a_first_bit_number = 15,
		ram_block13a_399.port_a_last_address = 51199,
		ram_block13a_399.port_a_logical_ram_depth = 65536,
		ram_block13a_399.port_a_logical_ram_width = 64,
		ram_block13a_399.port_b_address_clear = "none",
		ram_block13a_399.port_b_address_clock = "clock1",
		ram_block13a_399.port_b_address_width = 13,
		ram_block13a_399.port_b_data_out_clear = "none",
		ram_block13a_399.port_b_data_out_clock = "clock1",
		ram_block13a_399.port_b_data_width = 1,
		ram_block13a_399.port_b_first_address = 196608,
		ram_block13a_399.port_b_first_bit_number = 15,
		ram_block13a_399.port_b_last_address = 204799,
		ram_block13a_399.port_b_logical_ram_depth = 262144,
		ram_block13a_399.port_b_logical_ram_width = 16,
		ram_block13a_399.port_b_read_enable_clock = "clock1",
		ram_block13a_399.ram_block_type = "AUTO",
		ram_block13a_399.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_400
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_400portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_400.clk0_core_clock_enable = "ena0",
		ram_block13a_400.clk0_input_clock_enable = "none",
		ram_block13a_400.clk1_core_clock_enable = "none",
		ram_block13a_400.clk1_input_clock_enable = "none",
		ram_block13a_400.clk1_output_clock_enable = "ena1",
		ram_block13a_400.connectivity_checking = "OFF",
		ram_block13a_400.data_interleave_offset_in_bits = 16,
		ram_block13a_400.data_interleave_width_in_bits = 1,
		ram_block13a_400.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_400.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_400.operation_mode = "dual_port",
		ram_block13a_400.port_a_address_width = 11,
		ram_block13a_400.port_a_data_width = 4,
		ram_block13a_400.port_a_first_address = 51200,
		ram_block13a_400.port_a_first_bit_number = 0,
		ram_block13a_400.port_a_last_address = 53247,
		ram_block13a_400.port_a_logical_ram_depth = 65536,
		ram_block13a_400.port_a_logical_ram_width = 64,
		ram_block13a_400.port_b_address_clear = "none",
		ram_block13a_400.port_b_address_clock = "clock1",
		ram_block13a_400.port_b_address_width = 13,
		ram_block13a_400.port_b_data_out_clear = "none",
		ram_block13a_400.port_b_data_out_clock = "clock1",
		ram_block13a_400.port_b_data_width = 1,
		ram_block13a_400.port_b_first_address = 204800,
		ram_block13a_400.port_b_first_bit_number = 0,
		ram_block13a_400.port_b_last_address = 212991,
		ram_block13a_400.port_b_logical_ram_depth = 262144,
		ram_block13a_400.port_b_logical_ram_width = 16,
		ram_block13a_400.port_b_read_enable_clock = "clock1",
		ram_block13a_400.ram_block_type = "AUTO",
		ram_block13a_400.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_401
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_401portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_401.clk0_core_clock_enable = "ena0",
		ram_block13a_401.clk0_input_clock_enable = "none",
		ram_block13a_401.clk1_core_clock_enable = "none",
		ram_block13a_401.clk1_input_clock_enable = "none",
		ram_block13a_401.clk1_output_clock_enable = "ena1",
		ram_block13a_401.connectivity_checking = "OFF",
		ram_block13a_401.data_interleave_offset_in_bits = 16,
		ram_block13a_401.data_interleave_width_in_bits = 1,
		ram_block13a_401.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_401.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_401.operation_mode = "dual_port",
		ram_block13a_401.port_a_address_width = 11,
		ram_block13a_401.port_a_data_width = 4,
		ram_block13a_401.port_a_first_address = 51200,
		ram_block13a_401.port_a_first_bit_number = 1,
		ram_block13a_401.port_a_last_address = 53247,
		ram_block13a_401.port_a_logical_ram_depth = 65536,
		ram_block13a_401.port_a_logical_ram_width = 64,
		ram_block13a_401.port_b_address_clear = "none",
		ram_block13a_401.port_b_address_clock = "clock1",
		ram_block13a_401.port_b_address_width = 13,
		ram_block13a_401.port_b_data_out_clear = "none",
		ram_block13a_401.port_b_data_out_clock = "clock1",
		ram_block13a_401.port_b_data_width = 1,
		ram_block13a_401.port_b_first_address = 204800,
		ram_block13a_401.port_b_first_bit_number = 1,
		ram_block13a_401.port_b_last_address = 212991,
		ram_block13a_401.port_b_logical_ram_depth = 262144,
		ram_block13a_401.port_b_logical_ram_width = 16,
		ram_block13a_401.port_b_read_enable_clock = "clock1",
		ram_block13a_401.ram_block_type = "AUTO",
		ram_block13a_401.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_402
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_402portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_402.clk0_core_clock_enable = "ena0",
		ram_block13a_402.clk0_input_clock_enable = "none",
		ram_block13a_402.clk1_core_clock_enable = "none",
		ram_block13a_402.clk1_input_clock_enable = "none",
		ram_block13a_402.clk1_output_clock_enable = "ena1",
		ram_block13a_402.connectivity_checking = "OFF",
		ram_block13a_402.data_interleave_offset_in_bits = 16,
		ram_block13a_402.data_interleave_width_in_bits = 1,
		ram_block13a_402.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_402.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_402.operation_mode = "dual_port",
		ram_block13a_402.port_a_address_width = 11,
		ram_block13a_402.port_a_data_width = 4,
		ram_block13a_402.port_a_first_address = 51200,
		ram_block13a_402.port_a_first_bit_number = 2,
		ram_block13a_402.port_a_last_address = 53247,
		ram_block13a_402.port_a_logical_ram_depth = 65536,
		ram_block13a_402.port_a_logical_ram_width = 64,
		ram_block13a_402.port_b_address_clear = "none",
		ram_block13a_402.port_b_address_clock = "clock1",
		ram_block13a_402.port_b_address_width = 13,
		ram_block13a_402.port_b_data_out_clear = "none",
		ram_block13a_402.port_b_data_out_clock = "clock1",
		ram_block13a_402.port_b_data_width = 1,
		ram_block13a_402.port_b_first_address = 204800,
		ram_block13a_402.port_b_first_bit_number = 2,
		ram_block13a_402.port_b_last_address = 212991,
		ram_block13a_402.port_b_logical_ram_depth = 262144,
		ram_block13a_402.port_b_logical_ram_width = 16,
		ram_block13a_402.port_b_read_enable_clock = "clock1",
		ram_block13a_402.ram_block_type = "AUTO",
		ram_block13a_402.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_403
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_403portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_403.clk0_core_clock_enable = "ena0",
		ram_block13a_403.clk0_input_clock_enable = "none",
		ram_block13a_403.clk1_core_clock_enable = "none",
		ram_block13a_403.clk1_input_clock_enable = "none",
		ram_block13a_403.clk1_output_clock_enable = "ena1",
		ram_block13a_403.connectivity_checking = "OFF",
		ram_block13a_403.data_interleave_offset_in_bits = 16,
		ram_block13a_403.data_interleave_width_in_bits = 1,
		ram_block13a_403.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_403.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_403.operation_mode = "dual_port",
		ram_block13a_403.port_a_address_width = 11,
		ram_block13a_403.port_a_data_width = 4,
		ram_block13a_403.port_a_first_address = 51200,
		ram_block13a_403.port_a_first_bit_number = 3,
		ram_block13a_403.port_a_last_address = 53247,
		ram_block13a_403.port_a_logical_ram_depth = 65536,
		ram_block13a_403.port_a_logical_ram_width = 64,
		ram_block13a_403.port_b_address_clear = "none",
		ram_block13a_403.port_b_address_clock = "clock1",
		ram_block13a_403.port_b_address_width = 13,
		ram_block13a_403.port_b_data_out_clear = "none",
		ram_block13a_403.port_b_data_out_clock = "clock1",
		ram_block13a_403.port_b_data_width = 1,
		ram_block13a_403.port_b_first_address = 204800,
		ram_block13a_403.port_b_first_bit_number = 3,
		ram_block13a_403.port_b_last_address = 212991,
		ram_block13a_403.port_b_logical_ram_depth = 262144,
		ram_block13a_403.port_b_logical_ram_width = 16,
		ram_block13a_403.port_b_read_enable_clock = "clock1",
		ram_block13a_403.ram_block_type = "AUTO",
		ram_block13a_403.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_404
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_404portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_404.clk0_core_clock_enable = "ena0",
		ram_block13a_404.clk0_input_clock_enable = "none",
		ram_block13a_404.clk1_core_clock_enable = "none",
		ram_block13a_404.clk1_input_clock_enable = "none",
		ram_block13a_404.clk1_output_clock_enable = "ena1",
		ram_block13a_404.connectivity_checking = "OFF",
		ram_block13a_404.data_interleave_offset_in_bits = 16,
		ram_block13a_404.data_interleave_width_in_bits = 1,
		ram_block13a_404.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_404.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_404.operation_mode = "dual_port",
		ram_block13a_404.port_a_address_width = 11,
		ram_block13a_404.port_a_data_width = 4,
		ram_block13a_404.port_a_first_address = 51200,
		ram_block13a_404.port_a_first_bit_number = 4,
		ram_block13a_404.port_a_last_address = 53247,
		ram_block13a_404.port_a_logical_ram_depth = 65536,
		ram_block13a_404.port_a_logical_ram_width = 64,
		ram_block13a_404.port_b_address_clear = "none",
		ram_block13a_404.port_b_address_clock = "clock1",
		ram_block13a_404.port_b_address_width = 13,
		ram_block13a_404.port_b_data_out_clear = "none",
		ram_block13a_404.port_b_data_out_clock = "clock1",
		ram_block13a_404.port_b_data_width = 1,
		ram_block13a_404.port_b_first_address = 204800,
		ram_block13a_404.port_b_first_bit_number = 4,
		ram_block13a_404.port_b_last_address = 212991,
		ram_block13a_404.port_b_logical_ram_depth = 262144,
		ram_block13a_404.port_b_logical_ram_width = 16,
		ram_block13a_404.port_b_read_enable_clock = "clock1",
		ram_block13a_404.ram_block_type = "AUTO",
		ram_block13a_404.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_405
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_405portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_405.clk0_core_clock_enable = "ena0",
		ram_block13a_405.clk0_input_clock_enable = "none",
		ram_block13a_405.clk1_core_clock_enable = "none",
		ram_block13a_405.clk1_input_clock_enable = "none",
		ram_block13a_405.clk1_output_clock_enable = "ena1",
		ram_block13a_405.connectivity_checking = "OFF",
		ram_block13a_405.data_interleave_offset_in_bits = 16,
		ram_block13a_405.data_interleave_width_in_bits = 1,
		ram_block13a_405.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_405.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_405.operation_mode = "dual_port",
		ram_block13a_405.port_a_address_width = 11,
		ram_block13a_405.port_a_data_width = 4,
		ram_block13a_405.port_a_first_address = 51200,
		ram_block13a_405.port_a_first_bit_number = 5,
		ram_block13a_405.port_a_last_address = 53247,
		ram_block13a_405.port_a_logical_ram_depth = 65536,
		ram_block13a_405.port_a_logical_ram_width = 64,
		ram_block13a_405.port_b_address_clear = "none",
		ram_block13a_405.port_b_address_clock = "clock1",
		ram_block13a_405.port_b_address_width = 13,
		ram_block13a_405.port_b_data_out_clear = "none",
		ram_block13a_405.port_b_data_out_clock = "clock1",
		ram_block13a_405.port_b_data_width = 1,
		ram_block13a_405.port_b_first_address = 204800,
		ram_block13a_405.port_b_first_bit_number = 5,
		ram_block13a_405.port_b_last_address = 212991,
		ram_block13a_405.port_b_logical_ram_depth = 262144,
		ram_block13a_405.port_b_logical_ram_width = 16,
		ram_block13a_405.port_b_read_enable_clock = "clock1",
		ram_block13a_405.ram_block_type = "AUTO",
		ram_block13a_405.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_406
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_406portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_406.clk0_core_clock_enable = "ena0",
		ram_block13a_406.clk0_input_clock_enable = "none",
		ram_block13a_406.clk1_core_clock_enable = "none",
		ram_block13a_406.clk1_input_clock_enable = "none",
		ram_block13a_406.clk1_output_clock_enable = "ena1",
		ram_block13a_406.connectivity_checking = "OFF",
		ram_block13a_406.data_interleave_offset_in_bits = 16,
		ram_block13a_406.data_interleave_width_in_bits = 1,
		ram_block13a_406.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_406.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_406.operation_mode = "dual_port",
		ram_block13a_406.port_a_address_width = 11,
		ram_block13a_406.port_a_data_width = 4,
		ram_block13a_406.port_a_first_address = 51200,
		ram_block13a_406.port_a_first_bit_number = 6,
		ram_block13a_406.port_a_last_address = 53247,
		ram_block13a_406.port_a_logical_ram_depth = 65536,
		ram_block13a_406.port_a_logical_ram_width = 64,
		ram_block13a_406.port_b_address_clear = "none",
		ram_block13a_406.port_b_address_clock = "clock1",
		ram_block13a_406.port_b_address_width = 13,
		ram_block13a_406.port_b_data_out_clear = "none",
		ram_block13a_406.port_b_data_out_clock = "clock1",
		ram_block13a_406.port_b_data_width = 1,
		ram_block13a_406.port_b_first_address = 204800,
		ram_block13a_406.port_b_first_bit_number = 6,
		ram_block13a_406.port_b_last_address = 212991,
		ram_block13a_406.port_b_logical_ram_depth = 262144,
		ram_block13a_406.port_b_logical_ram_width = 16,
		ram_block13a_406.port_b_read_enable_clock = "clock1",
		ram_block13a_406.ram_block_type = "AUTO",
		ram_block13a_406.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_407
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_407portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_407.clk0_core_clock_enable = "ena0",
		ram_block13a_407.clk0_input_clock_enable = "none",
		ram_block13a_407.clk1_core_clock_enable = "none",
		ram_block13a_407.clk1_input_clock_enable = "none",
		ram_block13a_407.clk1_output_clock_enable = "ena1",
		ram_block13a_407.connectivity_checking = "OFF",
		ram_block13a_407.data_interleave_offset_in_bits = 16,
		ram_block13a_407.data_interleave_width_in_bits = 1,
		ram_block13a_407.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_407.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_407.operation_mode = "dual_port",
		ram_block13a_407.port_a_address_width = 11,
		ram_block13a_407.port_a_data_width = 4,
		ram_block13a_407.port_a_first_address = 51200,
		ram_block13a_407.port_a_first_bit_number = 7,
		ram_block13a_407.port_a_last_address = 53247,
		ram_block13a_407.port_a_logical_ram_depth = 65536,
		ram_block13a_407.port_a_logical_ram_width = 64,
		ram_block13a_407.port_b_address_clear = "none",
		ram_block13a_407.port_b_address_clock = "clock1",
		ram_block13a_407.port_b_address_width = 13,
		ram_block13a_407.port_b_data_out_clear = "none",
		ram_block13a_407.port_b_data_out_clock = "clock1",
		ram_block13a_407.port_b_data_width = 1,
		ram_block13a_407.port_b_first_address = 204800,
		ram_block13a_407.port_b_first_bit_number = 7,
		ram_block13a_407.port_b_last_address = 212991,
		ram_block13a_407.port_b_logical_ram_depth = 262144,
		ram_block13a_407.port_b_logical_ram_width = 16,
		ram_block13a_407.port_b_read_enable_clock = "clock1",
		ram_block13a_407.ram_block_type = "AUTO",
		ram_block13a_407.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_408
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_408portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_408.clk0_core_clock_enable = "ena0",
		ram_block13a_408.clk0_input_clock_enable = "none",
		ram_block13a_408.clk1_core_clock_enable = "none",
		ram_block13a_408.clk1_input_clock_enable = "none",
		ram_block13a_408.clk1_output_clock_enable = "ena1",
		ram_block13a_408.connectivity_checking = "OFF",
		ram_block13a_408.data_interleave_offset_in_bits = 16,
		ram_block13a_408.data_interleave_width_in_bits = 1,
		ram_block13a_408.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_408.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_408.operation_mode = "dual_port",
		ram_block13a_408.port_a_address_width = 11,
		ram_block13a_408.port_a_data_width = 4,
		ram_block13a_408.port_a_first_address = 51200,
		ram_block13a_408.port_a_first_bit_number = 8,
		ram_block13a_408.port_a_last_address = 53247,
		ram_block13a_408.port_a_logical_ram_depth = 65536,
		ram_block13a_408.port_a_logical_ram_width = 64,
		ram_block13a_408.port_b_address_clear = "none",
		ram_block13a_408.port_b_address_clock = "clock1",
		ram_block13a_408.port_b_address_width = 13,
		ram_block13a_408.port_b_data_out_clear = "none",
		ram_block13a_408.port_b_data_out_clock = "clock1",
		ram_block13a_408.port_b_data_width = 1,
		ram_block13a_408.port_b_first_address = 204800,
		ram_block13a_408.port_b_first_bit_number = 8,
		ram_block13a_408.port_b_last_address = 212991,
		ram_block13a_408.port_b_logical_ram_depth = 262144,
		ram_block13a_408.port_b_logical_ram_width = 16,
		ram_block13a_408.port_b_read_enable_clock = "clock1",
		ram_block13a_408.ram_block_type = "AUTO",
		ram_block13a_408.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_409
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_409portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_409.clk0_core_clock_enable = "ena0",
		ram_block13a_409.clk0_input_clock_enable = "none",
		ram_block13a_409.clk1_core_clock_enable = "none",
		ram_block13a_409.clk1_input_clock_enable = "none",
		ram_block13a_409.clk1_output_clock_enable = "ena1",
		ram_block13a_409.connectivity_checking = "OFF",
		ram_block13a_409.data_interleave_offset_in_bits = 16,
		ram_block13a_409.data_interleave_width_in_bits = 1,
		ram_block13a_409.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_409.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_409.operation_mode = "dual_port",
		ram_block13a_409.port_a_address_width = 11,
		ram_block13a_409.port_a_data_width = 4,
		ram_block13a_409.port_a_first_address = 51200,
		ram_block13a_409.port_a_first_bit_number = 9,
		ram_block13a_409.port_a_last_address = 53247,
		ram_block13a_409.port_a_logical_ram_depth = 65536,
		ram_block13a_409.port_a_logical_ram_width = 64,
		ram_block13a_409.port_b_address_clear = "none",
		ram_block13a_409.port_b_address_clock = "clock1",
		ram_block13a_409.port_b_address_width = 13,
		ram_block13a_409.port_b_data_out_clear = "none",
		ram_block13a_409.port_b_data_out_clock = "clock1",
		ram_block13a_409.port_b_data_width = 1,
		ram_block13a_409.port_b_first_address = 204800,
		ram_block13a_409.port_b_first_bit_number = 9,
		ram_block13a_409.port_b_last_address = 212991,
		ram_block13a_409.port_b_logical_ram_depth = 262144,
		ram_block13a_409.port_b_logical_ram_width = 16,
		ram_block13a_409.port_b_read_enable_clock = "clock1",
		ram_block13a_409.ram_block_type = "AUTO",
		ram_block13a_409.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_410
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_410portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_410.clk0_core_clock_enable = "ena0",
		ram_block13a_410.clk0_input_clock_enable = "none",
		ram_block13a_410.clk1_core_clock_enable = "none",
		ram_block13a_410.clk1_input_clock_enable = "none",
		ram_block13a_410.clk1_output_clock_enable = "ena1",
		ram_block13a_410.connectivity_checking = "OFF",
		ram_block13a_410.data_interleave_offset_in_bits = 16,
		ram_block13a_410.data_interleave_width_in_bits = 1,
		ram_block13a_410.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_410.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_410.operation_mode = "dual_port",
		ram_block13a_410.port_a_address_width = 11,
		ram_block13a_410.port_a_data_width = 4,
		ram_block13a_410.port_a_first_address = 51200,
		ram_block13a_410.port_a_first_bit_number = 10,
		ram_block13a_410.port_a_last_address = 53247,
		ram_block13a_410.port_a_logical_ram_depth = 65536,
		ram_block13a_410.port_a_logical_ram_width = 64,
		ram_block13a_410.port_b_address_clear = "none",
		ram_block13a_410.port_b_address_clock = "clock1",
		ram_block13a_410.port_b_address_width = 13,
		ram_block13a_410.port_b_data_out_clear = "none",
		ram_block13a_410.port_b_data_out_clock = "clock1",
		ram_block13a_410.port_b_data_width = 1,
		ram_block13a_410.port_b_first_address = 204800,
		ram_block13a_410.port_b_first_bit_number = 10,
		ram_block13a_410.port_b_last_address = 212991,
		ram_block13a_410.port_b_logical_ram_depth = 262144,
		ram_block13a_410.port_b_logical_ram_width = 16,
		ram_block13a_410.port_b_read_enable_clock = "clock1",
		ram_block13a_410.ram_block_type = "AUTO",
		ram_block13a_410.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_411
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_411portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_411.clk0_core_clock_enable = "ena0",
		ram_block13a_411.clk0_input_clock_enable = "none",
		ram_block13a_411.clk1_core_clock_enable = "none",
		ram_block13a_411.clk1_input_clock_enable = "none",
		ram_block13a_411.clk1_output_clock_enable = "ena1",
		ram_block13a_411.connectivity_checking = "OFF",
		ram_block13a_411.data_interleave_offset_in_bits = 16,
		ram_block13a_411.data_interleave_width_in_bits = 1,
		ram_block13a_411.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_411.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_411.operation_mode = "dual_port",
		ram_block13a_411.port_a_address_width = 11,
		ram_block13a_411.port_a_data_width = 4,
		ram_block13a_411.port_a_first_address = 51200,
		ram_block13a_411.port_a_first_bit_number = 11,
		ram_block13a_411.port_a_last_address = 53247,
		ram_block13a_411.port_a_logical_ram_depth = 65536,
		ram_block13a_411.port_a_logical_ram_width = 64,
		ram_block13a_411.port_b_address_clear = "none",
		ram_block13a_411.port_b_address_clock = "clock1",
		ram_block13a_411.port_b_address_width = 13,
		ram_block13a_411.port_b_data_out_clear = "none",
		ram_block13a_411.port_b_data_out_clock = "clock1",
		ram_block13a_411.port_b_data_width = 1,
		ram_block13a_411.port_b_first_address = 204800,
		ram_block13a_411.port_b_first_bit_number = 11,
		ram_block13a_411.port_b_last_address = 212991,
		ram_block13a_411.port_b_logical_ram_depth = 262144,
		ram_block13a_411.port_b_logical_ram_width = 16,
		ram_block13a_411.port_b_read_enable_clock = "clock1",
		ram_block13a_411.ram_block_type = "AUTO",
		ram_block13a_411.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_412
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_412portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_412.clk0_core_clock_enable = "ena0",
		ram_block13a_412.clk0_input_clock_enable = "none",
		ram_block13a_412.clk1_core_clock_enable = "none",
		ram_block13a_412.clk1_input_clock_enable = "none",
		ram_block13a_412.clk1_output_clock_enable = "ena1",
		ram_block13a_412.connectivity_checking = "OFF",
		ram_block13a_412.data_interleave_offset_in_bits = 16,
		ram_block13a_412.data_interleave_width_in_bits = 1,
		ram_block13a_412.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_412.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_412.operation_mode = "dual_port",
		ram_block13a_412.port_a_address_width = 11,
		ram_block13a_412.port_a_data_width = 4,
		ram_block13a_412.port_a_first_address = 51200,
		ram_block13a_412.port_a_first_bit_number = 12,
		ram_block13a_412.port_a_last_address = 53247,
		ram_block13a_412.port_a_logical_ram_depth = 65536,
		ram_block13a_412.port_a_logical_ram_width = 64,
		ram_block13a_412.port_b_address_clear = "none",
		ram_block13a_412.port_b_address_clock = "clock1",
		ram_block13a_412.port_b_address_width = 13,
		ram_block13a_412.port_b_data_out_clear = "none",
		ram_block13a_412.port_b_data_out_clock = "clock1",
		ram_block13a_412.port_b_data_width = 1,
		ram_block13a_412.port_b_first_address = 204800,
		ram_block13a_412.port_b_first_bit_number = 12,
		ram_block13a_412.port_b_last_address = 212991,
		ram_block13a_412.port_b_logical_ram_depth = 262144,
		ram_block13a_412.port_b_logical_ram_width = 16,
		ram_block13a_412.port_b_read_enable_clock = "clock1",
		ram_block13a_412.ram_block_type = "AUTO",
		ram_block13a_412.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_413
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_413portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_413.clk0_core_clock_enable = "ena0",
		ram_block13a_413.clk0_input_clock_enable = "none",
		ram_block13a_413.clk1_core_clock_enable = "none",
		ram_block13a_413.clk1_input_clock_enable = "none",
		ram_block13a_413.clk1_output_clock_enable = "ena1",
		ram_block13a_413.connectivity_checking = "OFF",
		ram_block13a_413.data_interleave_offset_in_bits = 16,
		ram_block13a_413.data_interleave_width_in_bits = 1,
		ram_block13a_413.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_413.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_413.operation_mode = "dual_port",
		ram_block13a_413.port_a_address_width = 11,
		ram_block13a_413.port_a_data_width = 4,
		ram_block13a_413.port_a_first_address = 51200,
		ram_block13a_413.port_a_first_bit_number = 13,
		ram_block13a_413.port_a_last_address = 53247,
		ram_block13a_413.port_a_logical_ram_depth = 65536,
		ram_block13a_413.port_a_logical_ram_width = 64,
		ram_block13a_413.port_b_address_clear = "none",
		ram_block13a_413.port_b_address_clock = "clock1",
		ram_block13a_413.port_b_address_width = 13,
		ram_block13a_413.port_b_data_out_clear = "none",
		ram_block13a_413.port_b_data_out_clock = "clock1",
		ram_block13a_413.port_b_data_width = 1,
		ram_block13a_413.port_b_first_address = 204800,
		ram_block13a_413.port_b_first_bit_number = 13,
		ram_block13a_413.port_b_last_address = 212991,
		ram_block13a_413.port_b_logical_ram_depth = 262144,
		ram_block13a_413.port_b_logical_ram_width = 16,
		ram_block13a_413.port_b_read_enable_clock = "clock1",
		ram_block13a_413.ram_block_type = "AUTO",
		ram_block13a_413.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_414
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_414portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_414.clk0_core_clock_enable = "ena0",
		ram_block13a_414.clk0_input_clock_enable = "none",
		ram_block13a_414.clk1_core_clock_enable = "none",
		ram_block13a_414.clk1_input_clock_enable = "none",
		ram_block13a_414.clk1_output_clock_enable = "ena1",
		ram_block13a_414.connectivity_checking = "OFF",
		ram_block13a_414.data_interleave_offset_in_bits = 16,
		ram_block13a_414.data_interleave_width_in_bits = 1,
		ram_block13a_414.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_414.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_414.operation_mode = "dual_port",
		ram_block13a_414.port_a_address_width = 11,
		ram_block13a_414.port_a_data_width = 4,
		ram_block13a_414.port_a_first_address = 51200,
		ram_block13a_414.port_a_first_bit_number = 14,
		ram_block13a_414.port_a_last_address = 53247,
		ram_block13a_414.port_a_logical_ram_depth = 65536,
		ram_block13a_414.port_a_logical_ram_width = 64,
		ram_block13a_414.port_b_address_clear = "none",
		ram_block13a_414.port_b_address_clock = "clock1",
		ram_block13a_414.port_b_address_width = 13,
		ram_block13a_414.port_b_data_out_clear = "none",
		ram_block13a_414.port_b_data_out_clock = "clock1",
		ram_block13a_414.port_b_data_width = 1,
		ram_block13a_414.port_b_first_address = 204800,
		ram_block13a_414.port_b_first_bit_number = 14,
		ram_block13a_414.port_b_last_address = 212991,
		ram_block13a_414.port_b_logical_ram_depth = 262144,
		ram_block13a_414.port_b_logical_ram_width = 16,
		ram_block13a_414.port_b_read_enable_clock = "clock1",
		ram_block13a_414.ram_block_type = "AUTO",
		ram_block13a_414.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_415
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_415portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_415.clk0_core_clock_enable = "ena0",
		ram_block13a_415.clk0_input_clock_enable = "none",
		ram_block13a_415.clk1_core_clock_enable = "none",
		ram_block13a_415.clk1_input_clock_enable = "none",
		ram_block13a_415.clk1_output_clock_enable = "ena1",
		ram_block13a_415.connectivity_checking = "OFF",
		ram_block13a_415.data_interleave_offset_in_bits = 16,
		ram_block13a_415.data_interleave_width_in_bits = 1,
		ram_block13a_415.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_415.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_415.operation_mode = "dual_port",
		ram_block13a_415.port_a_address_width = 11,
		ram_block13a_415.port_a_data_width = 4,
		ram_block13a_415.port_a_first_address = 51200,
		ram_block13a_415.port_a_first_bit_number = 15,
		ram_block13a_415.port_a_last_address = 53247,
		ram_block13a_415.port_a_logical_ram_depth = 65536,
		ram_block13a_415.port_a_logical_ram_width = 64,
		ram_block13a_415.port_b_address_clear = "none",
		ram_block13a_415.port_b_address_clock = "clock1",
		ram_block13a_415.port_b_address_width = 13,
		ram_block13a_415.port_b_data_out_clear = "none",
		ram_block13a_415.port_b_data_out_clock = "clock1",
		ram_block13a_415.port_b_data_width = 1,
		ram_block13a_415.port_b_first_address = 204800,
		ram_block13a_415.port_b_first_bit_number = 15,
		ram_block13a_415.port_b_last_address = 212991,
		ram_block13a_415.port_b_logical_ram_depth = 262144,
		ram_block13a_415.port_b_logical_ram_width = 16,
		ram_block13a_415.port_b_read_enable_clock = "clock1",
		ram_block13a_415.ram_block_type = "AUTO",
		ram_block13a_415.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_416
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_416portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_416.clk0_core_clock_enable = "ena0",
		ram_block13a_416.clk0_input_clock_enable = "none",
		ram_block13a_416.clk1_core_clock_enable = "none",
		ram_block13a_416.clk1_input_clock_enable = "none",
		ram_block13a_416.clk1_output_clock_enable = "ena1",
		ram_block13a_416.connectivity_checking = "OFF",
		ram_block13a_416.data_interleave_offset_in_bits = 16,
		ram_block13a_416.data_interleave_width_in_bits = 1,
		ram_block13a_416.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_416.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_416.operation_mode = "dual_port",
		ram_block13a_416.port_a_address_width = 11,
		ram_block13a_416.port_a_data_width = 4,
		ram_block13a_416.port_a_first_address = 53248,
		ram_block13a_416.port_a_first_bit_number = 0,
		ram_block13a_416.port_a_last_address = 55295,
		ram_block13a_416.port_a_logical_ram_depth = 65536,
		ram_block13a_416.port_a_logical_ram_width = 64,
		ram_block13a_416.port_b_address_clear = "none",
		ram_block13a_416.port_b_address_clock = "clock1",
		ram_block13a_416.port_b_address_width = 13,
		ram_block13a_416.port_b_data_out_clear = "none",
		ram_block13a_416.port_b_data_out_clock = "clock1",
		ram_block13a_416.port_b_data_width = 1,
		ram_block13a_416.port_b_first_address = 212992,
		ram_block13a_416.port_b_first_bit_number = 0,
		ram_block13a_416.port_b_last_address = 221183,
		ram_block13a_416.port_b_logical_ram_depth = 262144,
		ram_block13a_416.port_b_logical_ram_width = 16,
		ram_block13a_416.port_b_read_enable_clock = "clock1",
		ram_block13a_416.ram_block_type = "AUTO",
		ram_block13a_416.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_417
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_417portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_417.clk0_core_clock_enable = "ena0",
		ram_block13a_417.clk0_input_clock_enable = "none",
		ram_block13a_417.clk1_core_clock_enable = "none",
		ram_block13a_417.clk1_input_clock_enable = "none",
		ram_block13a_417.clk1_output_clock_enable = "ena1",
		ram_block13a_417.connectivity_checking = "OFF",
		ram_block13a_417.data_interleave_offset_in_bits = 16,
		ram_block13a_417.data_interleave_width_in_bits = 1,
		ram_block13a_417.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_417.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_417.operation_mode = "dual_port",
		ram_block13a_417.port_a_address_width = 11,
		ram_block13a_417.port_a_data_width = 4,
		ram_block13a_417.port_a_first_address = 53248,
		ram_block13a_417.port_a_first_bit_number = 1,
		ram_block13a_417.port_a_last_address = 55295,
		ram_block13a_417.port_a_logical_ram_depth = 65536,
		ram_block13a_417.port_a_logical_ram_width = 64,
		ram_block13a_417.port_b_address_clear = "none",
		ram_block13a_417.port_b_address_clock = "clock1",
		ram_block13a_417.port_b_address_width = 13,
		ram_block13a_417.port_b_data_out_clear = "none",
		ram_block13a_417.port_b_data_out_clock = "clock1",
		ram_block13a_417.port_b_data_width = 1,
		ram_block13a_417.port_b_first_address = 212992,
		ram_block13a_417.port_b_first_bit_number = 1,
		ram_block13a_417.port_b_last_address = 221183,
		ram_block13a_417.port_b_logical_ram_depth = 262144,
		ram_block13a_417.port_b_logical_ram_width = 16,
		ram_block13a_417.port_b_read_enable_clock = "clock1",
		ram_block13a_417.ram_block_type = "AUTO",
		ram_block13a_417.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_418
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_418portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_418.clk0_core_clock_enable = "ena0",
		ram_block13a_418.clk0_input_clock_enable = "none",
		ram_block13a_418.clk1_core_clock_enable = "none",
		ram_block13a_418.clk1_input_clock_enable = "none",
		ram_block13a_418.clk1_output_clock_enable = "ena1",
		ram_block13a_418.connectivity_checking = "OFF",
		ram_block13a_418.data_interleave_offset_in_bits = 16,
		ram_block13a_418.data_interleave_width_in_bits = 1,
		ram_block13a_418.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_418.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_418.operation_mode = "dual_port",
		ram_block13a_418.port_a_address_width = 11,
		ram_block13a_418.port_a_data_width = 4,
		ram_block13a_418.port_a_first_address = 53248,
		ram_block13a_418.port_a_first_bit_number = 2,
		ram_block13a_418.port_a_last_address = 55295,
		ram_block13a_418.port_a_logical_ram_depth = 65536,
		ram_block13a_418.port_a_logical_ram_width = 64,
		ram_block13a_418.port_b_address_clear = "none",
		ram_block13a_418.port_b_address_clock = "clock1",
		ram_block13a_418.port_b_address_width = 13,
		ram_block13a_418.port_b_data_out_clear = "none",
		ram_block13a_418.port_b_data_out_clock = "clock1",
		ram_block13a_418.port_b_data_width = 1,
		ram_block13a_418.port_b_first_address = 212992,
		ram_block13a_418.port_b_first_bit_number = 2,
		ram_block13a_418.port_b_last_address = 221183,
		ram_block13a_418.port_b_logical_ram_depth = 262144,
		ram_block13a_418.port_b_logical_ram_width = 16,
		ram_block13a_418.port_b_read_enable_clock = "clock1",
		ram_block13a_418.ram_block_type = "AUTO",
		ram_block13a_418.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_419
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_419portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_419.clk0_core_clock_enable = "ena0",
		ram_block13a_419.clk0_input_clock_enable = "none",
		ram_block13a_419.clk1_core_clock_enable = "none",
		ram_block13a_419.clk1_input_clock_enable = "none",
		ram_block13a_419.clk1_output_clock_enable = "ena1",
		ram_block13a_419.connectivity_checking = "OFF",
		ram_block13a_419.data_interleave_offset_in_bits = 16,
		ram_block13a_419.data_interleave_width_in_bits = 1,
		ram_block13a_419.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_419.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_419.operation_mode = "dual_port",
		ram_block13a_419.port_a_address_width = 11,
		ram_block13a_419.port_a_data_width = 4,
		ram_block13a_419.port_a_first_address = 53248,
		ram_block13a_419.port_a_first_bit_number = 3,
		ram_block13a_419.port_a_last_address = 55295,
		ram_block13a_419.port_a_logical_ram_depth = 65536,
		ram_block13a_419.port_a_logical_ram_width = 64,
		ram_block13a_419.port_b_address_clear = "none",
		ram_block13a_419.port_b_address_clock = "clock1",
		ram_block13a_419.port_b_address_width = 13,
		ram_block13a_419.port_b_data_out_clear = "none",
		ram_block13a_419.port_b_data_out_clock = "clock1",
		ram_block13a_419.port_b_data_width = 1,
		ram_block13a_419.port_b_first_address = 212992,
		ram_block13a_419.port_b_first_bit_number = 3,
		ram_block13a_419.port_b_last_address = 221183,
		ram_block13a_419.port_b_logical_ram_depth = 262144,
		ram_block13a_419.port_b_logical_ram_width = 16,
		ram_block13a_419.port_b_read_enable_clock = "clock1",
		ram_block13a_419.ram_block_type = "AUTO",
		ram_block13a_419.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_420
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_420portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_420.clk0_core_clock_enable = "ena0",
		ram_block13a_420.clk0_input_clock_enable = "none",
		ram_block13a_420.clk1_core_clock_enable = "none",
		ram_block13a_420.clk1_input_clock_enable = "none",
		ram_block13a_420.clk1_output_clock_enable = "ena1",
		ram_block13a_420.connectivity_checking = "OFF",
		ram_block13a_420.data_interleave_offset_in_bits = 16,
		ram_block13a_420.data_interleave_width_in_bits = 1,
		ram_block13a_420.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_420.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_420.operation_mode = "dual_port",
		ram_block13a_420.port_a_address_width = 11,
		ram_block13a_420.port_a_data_width = 4,
		ram_block13a_420.port_a_first_address = 53248,
		ram_block13a_420.port_a_first_bit_number = 4,
		ram_block13a_420.port_a_last_address = 55295,
		ram_block13a_420.port_a_logical_ram_depth = 65536,
		ram_block13a_420.port_a_logical_ram_width = 64,
		ram_block13a_420.port_b_address_clear = "none",
		ram_block13a_420.port_b_address_clock = "clock1",
		ram_block13a_420.port_b_address_width = 13,
		ram_block13a_420.port_b_data_out_clear = "none",
		ram_block13a_420.port_b_data_out_clock = "clock1",
		ram_block13a_420.port_b_data_width = 1,
		ram_block13a_420.port_b_first_address = 212992,
		ram_block13a_420.port_b_first_bit_number = 4,
		ram_block13a_420.port_b_last_address = 221183,
		ram_block13a_420.port_b_logical_ram_depth = 262144,
		ram_block13a_420.port_b_logical_ram_width = 16,
		ram_block13a_420.port_b_read_enable_clock = "clock1",
		ram_block13a_420.ram_block_type = "AUTO",
		ram_block13a_420.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_421
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_421portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_421.clk0_core_clock_enable = "ena0",
		ram_block13a_421.clk0_input_clock_enable = "none",
		ram_block13a_421.clk1_core_clock_enable = "none",
		ram_block13a_421.clk1_input_clock_enable = "none",
		ram_block13a_421.clk1_output_clock_enable = "ena1",
		ram_block13a_421.connectivity_checking = "OFF",
		ram_block13a_421.data_interleave_offset_in_bits = 16,
		ram_block13a_421.data_interleave_width_in_bits = 1,
		ram_block13a_421.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_421.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_421.operation_mode = "dual_port",
		ram_block13a_421.port_a_address_width = 11,
		ram_block13a_421.port_a_data_width = 4,
		ram_block13a_421.port_a_first_address = 53248,
		ram_block13a_421.port_a_first_bit_number = 5,
		ram_block13a_421.port_a_last_address = 55295,
		ram_block13a_421.port_a_logical_ram_depth = 65536,
		ram_block13a_421.port_a_logical_ram_width = 64,
		ram_block13a_421.port_b_address_clear = "none",
		ram_block13a_421.port_b_address_clock = "clock1",
		ram_block13a_421.port_b_address_width = 13,
		ram_block13a_421.port_b_data_out_clear = "none",
		ram_block13a_421.port_b_data_out_clock = "clock1",
		ram_block13a_421.port_b_data_width = 1,
		ram_block13a_421.port_b_first_address = 212992,
		ram_block13a_421.port_b_first_bit_number = 5,
		ram_block13a_421.port_b_last_address = 221183,
		ram_block13a_421.port_b_logical_ram_depth = 262144,
		ram_block13a_421.port_b_logical_ram_width = 16,
		ram_block13a_421.port_b_read_enable_clock = "clock1",
		ram_block13a_421.ram_block_type = "AUTO",
		ram_block13a_421.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_422
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_422portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_422.clk0_core_clock_enable = "ena0",
		ram_block13a_422.clk0_input_clock_enable = "none",
		ram_block13a_422.clk1_core_clock_enable = "none",
		ram_block13a_422.clk1_input_clock_enable = "none",
		ram_block13a_422.clk1_output_clock_enable = "ena1",
		ram_block13a_422.connectivity_checking = "OFF",
		ram_block13a_422.data_interleave_offset_in_bits = 16,
		ram_block13a_422.data_interleave_width_in_bits = 1,
		ram_block13a_422.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_422.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_422.operation_mode = "dual_port",
		ram_block13a_422.port_a_address_width = 11,
		ram_block13a_422.port_a_data_width = 4,
		ram_block13a_422.port_a_first_address = 53248,
		ram_block13a_422.port_a_first_bit_number = 6,
		ram_block13a_422.port_a_last_address = 55295,
		ram_block13a_422.port_a_logical_ram_depth = 65536,
		ram_block13a_422.port_a_logical_ram_width = 64,
		ram_block13a_422.port_b_address_clear = "none",
		ram_block13a_422.port_b_address_clock = "clock1",
		ram_block13a_422.port_b_address_width = 13,
		ram_block13a_422.port_b_data_out_clear = "none",
		ram_block13a_422.port_b_data_out_clock = "clock1",
		ram_block13a_422.port_b_data_width = 1,
		ram_block13a_422.port_b_first_address = 212992,
		ram_block13a_422.port_b_first_bit_number = 6,
		ram_block13a_422.port_b_last_address = 221183,
		ram_block13a_422.port_b_logical_ram_depth = 262144,
		ram_block13a_422.port_b_logical_ram_width = 16,
		ram_block13a_422.port_b_read_enable_clock = "clock1",
		ram_block13a_422.ram_block_type = "AUTO",
		ram_block13a_422.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_423
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_423portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_423.clk0_core_clock_enable = "ena0",
		ram_block13a_423.clk0_input_clock_enable = "none",
		ram_block13a_423.clk1_core_clock_enable = "none",
		ram_block13a_423.clk1_input_clock_enable = "none",
		ram_block13a_423.clk1_output_clock_enable = "ena1",
		ram_block13a_423.connectivity_checking = "OFF",
		ram_block13a_423.data_interleave_offset_in_bits = 16,
		ram_block13a_423.data_interleave_width_in_bits = 1,
		ram_block13a_423.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_423.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_423.operation_mode = "dual_port",
		ram_block13a_423.port_a_address_width = 11,
		ram_block13a_423.port_a_data_width = 4,
		ram_block13a_423.port_a_first_address = 53248,
		ram_block13a_423.port_a_first_bit_number = 7,
		ram_block13a_423.port_a_last_address = 55295,
		ram_block13a_423.port_a_logical_ram_depth = 65536,
		ram_block13a_423.port_a_logical_ram_width = 64,
		ram_block13a_423.port_b_address_clear = "none",
		ram_block13a_423.port_b_address_clock = "clock1",
		ram_block13a_423.port_b_address_width = 13,
		ram_block13a_423.port_b_data_out_clear = "none",
		ram_block13a_423.port_b_data_out_clock = "clock1",
		ram_block13a_423.port_b_data_width = 1,
		ram_block13a_423.port_b_first_address = 212992,
		ram_block13a_423.port_b_first_bit_number = 7,
		ram_block13a_423.port_b_last_address = 221183,
		ram_block13a_423.port_b_logical_ram_depth = 262144,
		ram_block13a_423.port_b_logical_ram_width = 16,
		ram_block13a_423.port_b_read_enable_clock = "clock1",
		ram_block13a_423.ram_block_type = "AUTO",
		ram_block13a_423.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_424
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_424portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_424.clk0_core_clock_enable = "ena0",
		ram_block13a_424.clk0_input_clock_enable = "none",
		ram_block13a_424.clk1_core_clock_enable = "none",
		ram_block13a_424.clk1_input_clock_enable = "none",
		ram_block13a_424.clk1_output_clock_enable = "ena1",
		ram_block13a_424.connectivity_checking = "OFF",
		ram_block13a_424.data_interleave_offset_in_bits = 16,
		ram_block13a_424.data_interleave_width_in_bits = 1,
		ram_block13a_424.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_424.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_424.operation_mode = "dual_port",
		ram_block13a_424.port_a_address_width = 11,
		ram_block13a_424.port_a_data_width = 4,
		ram_block13a_424.port_a_first_address = 53248,
		ram_block13a_424.port_a_first_bit_number = 8,
		ram_block13a_424.port_a_last_address = 55295,
		ram_block13a_424.port_a_logical_ram_depth = 65536,
		ram_block13a_424.port_a_logical_ram_width = 64,
		ram_block13a_424.port_b_address_clear = "none",
		ram_block13a_424.port_b_address_clock = "clock1",
		ram_block13a_424.port_b_address_width = 13,
		ram_block13a_424.port_b_data_out_clear = "none",
		ram_block13a_424.port_b_data_out_clock = "clock1",
		ram_block13a_424.port_b_data_width = 1,
		ram_block13a_424.port_b_first_address = 212992,
		ram_block13a_424.port_b_first_bit_number = 8,
		ram_block13a_424.port_b_last_address = 221183,
		ram_block13a_424.port_b_logical_ram_depth = 262144,
		ram_block13a_424.port_b_logical_ram_width = 16,
		ram_block13a_424.port_b_read_enable_clock = "clock1",
		ram_block13a_424.ram_block_type = "AUTO",
		ram_block13a_424.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_425
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_425portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_425.clk0_core_clock_enable = "ena0",
		ram_block13a_425.clk0_input_clock_enable = "none",
		ram_block13a_425.clk1_core_clock_enable = "none",
		ram_block13a_425.clk1_input_clock_enable = "none",
		ram_block13a_425.clk1_output_clock_enable = "ena1",
		ram_block13a_425.connectivity_checking = "OFF",
		ram_block13a_425.data_interleave_offset_in_bits = 16,
		ram_block13a_425.data_interleave_width_in_bits = 1,
		ram_block13a_425.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_425.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_425.operation_mode = "dual_port",
		ram_block13a_425.port_a_address_width = 11,
		ram_block13a_425.port_a_data_width = 4,
		ram_block13a_425.port_a_first_address = 53248,
		ram_block13a_425.port_a_first_bit_number = 9,
		ram_block13a_425.port_a_last_address = 55295,
		ram_block13a_425.port_a_logical_ram_depth = 65536,
		ram_block13a_425.port_a_logical_ram_width = 64,
		ram_block13a_425.port_b_address_clear = "none",
		ram_block13a_425.port_b_address_clock = "clock1",
		ram_block13a_425.port_b_address_width = 13,
		ram_block13a_425.port_b_data_out_clear = "none",
		ram_block13a_425.port_b_data_out_clock = "clock1",
		ram_block13a_425.port_b_data_width = 1,
		ram_block13a_425.port_b_first_address = 212992,
		ram_block13a_425.port_b_first_bit_number = 9,
		ram_block13a_425.port_b_last_address = 221183,
		ram_block13a_425.port_b_logical_ram_depth = 262144,
		ram_block13a_425.port_b_logical_ram_width = 16,
		ram_block13a_425.port_b_read_enable_clock = "clock1",
		ram_block13a_425.ram_block_type = "AUTO",
		ram_block13a_425.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_426
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_426portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_426.clk0_core_clock_enable = "ena0",
		ram_block13a_426.clk0_input_clock_enable = "none",
		ram_block13a_426.clk1_core_clock_enable = "none",
		ram_block13a_426.clk1_input_clock_enable = "none",
		ram_block13a_426.clk1_output_clock_enable = "ena1",
		ram_block13a_426.connectivity_checking = "OFF",
		ram_block13a_426.data_interleave_offset_in_bits = 16,
		ram_block13a_426.data_interleave_width_in_bits = 1,
		ram_block13a_426.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_426.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_426.operation_mode = "dual_port",
		ram_block13a_426.port_a_address_width = 11,
		ram_block13a_426.port_a_data_width = 4,
		ram_block13a_426.port_a_first_address = 53248,
		ram_block13a_426.port_a_first_bit_number = 10,
		ram_block13a_426.port_a_last_address = 55295,
		ram_block13a_426.port_a_logical_ram_depth = 65536,
		ram_block13a_426.port_a_logical_ram_width = 64,
		ram_block13a_426.port_b_address_clear = "none",
		ram_block13a_426.port_b_address_clock = "clock1",
		ram_block13a_426.port_b_address_width = 13,
		ram_block13a_426.port_b_data_out_clear = "none",
		ram_block13a_426.port_b_data_out_clock = "clock1",
		ram_block13a_426.port_b_data_width = 1,
		ram_block13a_426.port_b_first_address = 212992,
		ram_block13a_426.port_b_first_bit_number = 10,
		ram_block13a_426.port_b_last_address = 221183,
		ram_block13a_426.port_b_logical_ram_depth = 262144,
		ram_block13a_426.port_b_logical_ram_width = 16,
		ram_block13a_426.port_b_read_enable_clock = "clock1",
		ram_block13a_426.ram_block_type = "AUTO",
		ram_block13a_426.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_427
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_427portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_427.clk0_core_clock_enable = "ena0",
		ram_block13a_427.clk0_input_clock_enable = "none",
		ram_block13a_427.clk1_core_clock_enable = "none",
		ram_block13a_427.clk1_input_clock_enable = "none",
		ram_block13a_427.clk1_output_clock_enable = "ena1",
		ram_block13a_427.connectivity_checking = "OFF",
		ram_block13a_427.data_interleave_offset_in_bits = 16,
		ram_block13a_427.data_interleave_width_in_bits = 1,
		ram_block13a_427.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_427.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_427.operation_mode = "dual_port",
		ram_block13a_427.port_a_address_width = 11,
		ram_block13a_427.port_a_data_width = 4,
		ram_block13a_427.port_a_first_address = 53248,
		ram_block13a_427.port_a_first_bit_number = 11,
		ram_block13a_427.port_a_last_address = 55295,
		ram_block13a_427.port_a_logical_ram_depth = 65536,
		ram_block13a_427.port_a_logical_ram_width = 64,
		ram_block13a_427.port_b_address_clear = "none",
		ram_block13a_427.port_b_address_clock = "clock1",
		ram_block13a_427.port_b_address_width = 13,
		ram_block13a_427.port_b_data_out_clear = "none",
		ram_block13a_427.port_b_data_out_clock = "clock1",
		ram_block13a_427.port_b_data_width = 1,
		ram_block13a_427.port_b_first_address = 212992,
		ram_block13a_427.port_b_first_bit_number = 11,
		ram_block13a_427.port_b_last_address = 221183,
		ram_block13a_427.port_b_logical_ram_depth = 262144,
		ram_block13a_427.port_b_logical_ram_width = 16,
		ram_block13a_427.port_b_read_enable_clock = "clock1",
		ram_block13a_427.ram_block_type = "AUTO",
		ram_block13a_427.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_428
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_428portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_428.clk0_core_clock_enable = "ena0",
		ram_block13a_428.clk0_input_clock_enable = "none",
		ram_block13a_428.clk1_core_clock_enable = "none",
		ram_block13a_428.clk1_input_clock_enable = "none",
		ram_block13a_428.clk1_output_clock_enable = "ena1",
		ram_block13a_428.connectivity_checking = "OFF",
		ram_block13a_428.data_interleave_offset_in_bits = 16,
		ram_block13a_428.data_interleave_width_in_bits = 1,
		ram_block13a_428.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_428.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_428.operation_mode = "dual_port",
		ram_block13a_428.port_a_address_width = 11,
		ram_block13a_428.port_a_data_width = 4,
		ram_block13a_428.port_a_first_address = 53248,
		ram_block13a_428.port_a_first_bit_number = 12,
		ram_block13a_428.port_a_last_address = 55295,
		ram_block13a_428.port_a_logical_ram_depth = 65536,
		ram_block13a_428.port_a_logical_ram_width = 64,
		ram_block13a_428.port_b_address_clear = "none",
		ram_block13a_428.port_b_address_clock = "clock1",
		ram_block13a_428.port_b_address_width = 13,
		ram_block13a_428.port_b_data_out_clear = "none",
		ram_block13a_428.port_b_data_out_clock = "clock1",
		ram_block13a_428.port_b_data_width = 1,
		ram_block13a_428.port_b_first_address = 212992,
		ram_block13a_428.port_b_first_bit_number = 12,
		ram_block13a_428.port_b_last_address = 221183,
		ram_block13a_428.port_b_logical_ram_depth = 262144,
		ram_block13a_428.port_b_logical_ram_width = 16,
		ram_block13a_428.port_b_read_enable_clock = "clock1",
		ram_block13a_428.ram_block_type = "AUTO",
		ram_block13a_428.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_429
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_429portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_429.clk0_core_clock_enable = "ena0",
		ram_block13a_429.clk0_input_clock_enable = "none",
		ram_block13a_429.clk1_core_clock_enable = "none",
		ram_block13a_429.clk1_input_clock_enable = "none",
		ram_block13a_429.clk1_output_clock_enable = "ena1",
		ram_block13a_429.connectivity_checking = "OFF",
		ram_block13a_429.data_interleave_offset_in_bits = 16,
		ram_block13a_429.data_interleave_width_in_bits = 1,
		ram_block13a_429.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_429.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_429.operation_mode = "dual_port",
		ram_block13a_429.port_a_address_width = 11,
		ram_block13a_429.port_a_data_width = 4,
		ram_block13a_429.port_a_first_address = 53248,
		ram_block13a_429.port_a_first_bit_number = 13,
		ram_block13a_429.port_a_last_address = 55295,
		ram_block13a_429.port_a_logical_ram_depth = 65536,
		ram_block13a_429.port_a_logical_ram_width = 64,
		ram_block13a_429.port_b_address_clear = "none",
		ram_block13a_429.port_b_address_clock = "clock1",
		ram_block13a_429.port_b_address_width = 13,
		ram_block13a_429.port_b_data_out_clear = "none",
		ram_block13a_429.port_b_data_out_clock = "clock1",
		ram_block13a_429.port_b_data_width = 1,
		ram_block13a_429.port_b_first_address = 212992,
		ram_block13a_429.port_b_first_bit_number = 13,
		ram_block13a_429.port_b_last_address = 221183,
		ram_block13a_429.port_b_logical_ram_depth = 262144,
		ram_block13a_429.port_b_logical_ram_width = 16,
		ram_block13a_429.port_b_read_enable_clock = "clock1",
		ram_block13a_429.ram_block_type = "AUTO",
		ram_block13a_429.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_430
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_430portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_430.clk0_core_clock_enable = "ena0",
		ram_block13a_430.clk0_input_clock_enable = "none",
		ram_block13a_430.clk1_core_clock_enable = "none",
		ram_block13a_430.clk1_input_clock_enable = "none",
		ram_block13a_430.clk1_output_clock_enable = "ena1",
		ram_block13a_430.connectivity_checking = "OFF",
		ram_block13a_430.data_interleave_offset_in_bits = 16,
		ram_block13a_430.data_interleave_width_in_bits = 1,
		ram_block13a_430.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_430.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_430.operation_mode = "dual_port",
		ram_block13a_430.port_a_address_width = 11,
		ram_block13a_430.port_a_data_width = 4,
		ram_block13a_430.port_a_first_address = 53248,
		ram_block13a_430.port_a_first_bit_number = 14,
		ram_block13a_430.port_a_last_address = 55295,
		ram_block13a_430.port_a_logical_ram_depth = 65536,
		ram_block13a_430.port_a_logical_ram_width = 64,
		ram_block13a_430.port_b_address_clear = "none",
		ram_block13a_430.port_b_address_clock = "clock1",
		ram_block13a_430.port_b_address_width = 13,
		ram_block13a_430.port_b_data_out_clear = "none",
		ram_block13a_430.port_b_data_out_clock = "clock1",
		ram_block13a_430.port_b_data_width = 1,
		ram_block13a_430.port_b_first_address = 212992,
		ram_block13a_430.port_b_first_bit_number = 14,
		ram_block13a_430.port_b_last_address = 221183,
		ram_block13a_430.port_b_logical_ram_depth = 262144,
		ram_block13a_430.port_b_logical_ram_width = 16,
		ram_block13a_430.port_b_read_enable_clock = "clock1",
		ram_block13a_430.ram_block_type = "AUTO",
		ram_block13a_430.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_431
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_431portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_431.clk0_core_clock_enable = "ena0",
		ram_block13a_431.clk0_input_clock_enable = "none",
		ram_block13a_431.clk1_core_clock_enable = "none",
		ram_block13a_431.clk1_input_clock_enable = "none",
		ram_block13a_431.clk1_output_clock_enable = "ena1",
		ram_block13a_431.connectivity_checking = "OFF",
		ram_block13a_431.data_interleave_offset_in_bits = 16,
		ram_block13a_431.data_interleave_width_in_bits = 1,
		ram_block13a_431.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_431.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_431.operation_mode = "dual_port",
		ram_block13a_431.port_a_address_width = 11,
		ram_block13a_431.port_a_data_width = 4,
		ram_block13a_431.port_a_first_address = 53248,
		ram_block13a_431.port_a_first_bit_number = 15,
		ram_block13a_431.port_a_last_address = 55295,
		ram_block13a_431.port_a_logical_ram_depth = 65536,
		ram_block13a_431.port_a_logical_ram_width = 64,
		ram_block13a_431.port_b_address_clear = "none",
		ram_block13a_431.port_b_address_clock = "clock1",
		ram_block13a_431.port_b_address_width = 13,
		ram_block13a_431.port_b_data_out_clear = "none",
		ram_block13a_431.port_b_data_out_clock = "clock1",
		ram_block13a_431.port_b_data_width = 1,
		ram_block13a_431.port_b_first_address = 212992,
		ram_block13a_431.port_b_first_bit_number = 15,
		ram_block13a_431.port_b_last_address = 221183,
		ram_block13a_431.port_b_logical_ram_depth = 262144,
		ram_block13a_431.port_b_logical_ram_width = 16,
		ram_block13a_431.port_b_read_enable_clock = "clock1",
		ram_block13a_431.ram_block_type = "AUTO",
		ram_block13a_431.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_432
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_432portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_432.clk0_core_clock_enable = "ena0",
		ram_block13a_432.clk0_input_clock_enable = "none",
		ram_block13a_432.clk1_core_clock_enable = "none",
		ram_block13a_432.clk1_input_clock_enable = "none",
		ram_block13a_432.clk1_output_clock_enable = "ena1",
		ram_block13a_432.connectivity_checking = "OFF",
		ram_block13a_432.data_interleave_offset_in_bits = 16,
		ram_block13a_432.data_interleave_width_in_bits = 1,
		ram_block13a_432.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_432.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_432.operation_mode = "dual_port",
		ram_block13a_432.port_a_address_width = 11,
		ram_block13a_432.port_a_data_width = 4,
		ram_block13a_432.port_a_first_address = 55296,
		ram_block13a_432.port_a_first_bit_number = 0,
		ram_block13a_432.port_a_last_address = 57343,
		ram_block13a_432.port_a_logical_ram_depth = 65536,
		ram_block13a_432.port_a_logical_ram_width = 64,
		ram_block13a_432.port_b_address_clear = "none",
		ram_block13a_432.port_b_address_clock = "clock1",
		ram_block13a_432.port_b_address_width = 13,
		ram_block13a_432.port_b_data_out_clear = "none",
		ram_block13a_432.port_b_data_out_clock = "clock1",
		ram_block13a_432.port_b_data_width = 1,
		ram_block13a_432.port_b_first_address = 221184,
		ram_block13a_432.port_b_first_bit_number = 0,
		ram_block13a_432.port_b_last_address = 229375,
		ram_block13a_432.port_b_logical_ram_depth = 262144,
		ram_block13a_432.port_b_logical_ram_width = 16,
		ram_block13a_432.port_b_read_enable_clock = "clock1",
		ram_block13a_432.ram_block_type = "AUTO",
		ram_block13a_432.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_433
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_433portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_433.clk0_core_clock_enable = "ena0",
		ram_block13a_433.clk0_input_clock_enable = "none",
		ram_block13a_433.clk1_core_clock_enable = "none",
		ram_block13a_433.clk1_input_clock_enable = "none",
		ram_block13a_433.clk1_output_clock_enable = "ena1",
		ram_block13a_433.connectivity_checking = "OFF",
		ram_block13a_433.data_interleave_offset_in_bits = 16,
		ram_block13a_433.data_interleave_width_in_bits = 1,
		ram_block13a_433.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_433.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_433.operation_mode = "dual_port",
		ram_block13a_433.port_a_address_width = 11,
		ram_block13a_433.port_a_data_width = 4,
		ram_block13a_433.port_a_first_address = 55296,
		ram_block13a_433.port_a_first_bit_number = 1,
		ram_block13a_433.port_a_last_address = 57343,
		ram_block13a_433.port_a_logical_ram_depth = 65536,
		ram_block13a_433.port_a_logical_ram_width = 64,
		ram_block13a_433.port_b_address_clear = "none",
		ram_block13a_433.port_b_address_clock = "clock1",
		ram_block13a_433.port_b_address_width = 13,
		ram_block13a_433.port_b_data_out_clear = "none",
		ram_block13a_433.port_b_data_out_clock = "clock1",
		ram_block13a_433.port_b_data_width = 1,
		ram_block13a_433.port_b_first_address = 221184,
		ram_block13a_433.port_b_first_bit_number = 1,
		ram_block13a_433.port_b_last_address = 229375,
		ram_block13a_433.port_b_logical_ram_depth = 262144,
		ram_block13a_433.port_b_logical_ram_width = 16,
		ram_block13a_433.port_b_read_enable_clock = "clock1",
		ram_block13a_433.ram_block_type = "AUTO",
		ram_block13a_433.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_434
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_434portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_434.clk0_core_clock_enable = "ena0",
		ram_block13a_434.clk0_input_clock_enable = "none",
		ram_block13a_434.clk1_core_clock_enable = "none",
		ram_block13a_434.clk1_input_clock_enable = "none",
		ram_block13a_434.clk1_output_clock_enable = "ena1",
		ram_block13a_434.connectivity_checking = "OFF",
		ram_block13a_434.data_interleave_offset_in_bits = 16,
		ram_block13a_434.data_interleave_width_in_bits = 1,
		ram_block13a_434.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_434.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_434.operation_mode = "dual_port",
		ram_block13a_434.port_a_address_width = 11,
		ram_block13a_434.port_a_data_width = 4,
		ram_block13a_434.port_a_first_address = 55296,
		ram_block13a_434.port_a_first_bit_number = 2,
		ram_block13a_434.port_a_last_address = 57343,
		ram_block13a_434.port_a_logical_ram_depth = 65536,
		ram_block13a_434.port_a_logical_ram_width = 64,
		ram_block13a_434.port_b_address_clear = "none",
		ram_block13a_434.port_b_address_clock = "clock1",
		ram_block13a_434.port_b_address_width = 13,
		ram_block13a_434.port_b_data_out_clear = "none",
		ram_block13a_434.port_b_data_out_clock = "clock1",
		ram_block13a_434.port_b_data_width = 1,
		ram_block13a_434.port_b_first_address = 221184,
		ram_block13a_434.port_b_first_bit_number = 2,
		ram_block13a_434.port_b_last_address = 229375,
		ram_block13a_434.port_b_logical_ram_depth = 262144,
		ram_block13a_434.port_b_logical_ram_width = 16,
		ram_block13a_434.port_b_read_enable_clock = "clock1",
		ram_block13a_434.ram_block_type = "AUTO",
		ram_block13a_434.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_435
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_435portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_435.clk0_core_clock_enable = "ena0",
		ram_block13a_435.clk0_input_clock_enable = "none",
		ram_block13a_435.clk1_core_clock_enable = "none",
		ram_block13a_435.clk1_input_clock_enable = "none",
		ram_block13a_435.clk1_output_clock_enable = "ena1",
		ram_block13a_435.connectivity_checking = "OFF",
		ram_block13a_435.data_interleave_offset_in_bits = 16,
		ram_block13a_435.data_interleave_width_in_bits = 1,
		ram_block13a_435.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_435.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_435.operation_mode = "dual_port",
		ram_block13a_435.port_a_address_width = 11,
		ram_block13a_435.port_a_data_width = 4,
		ram_block13a_435.port_a_first_address = 55296,
		ram_block13a_435.port_a_first_bit_number = 3,
		ram_block13a_435.port_a_last_address = 57343,
		ram_block13a_435.port_a_logical_ram_depth = 65536,
		ram_block13a_435.port_a_logical_ram_width = 64,
		ram_block13a_435.port_b_address_clear = "none",
		ram_block13a_435.port_b_address_clock = "clock1",
		ram_block13a_435.port_b_address_width = 13,
		ram_block13a_435.port_b_data_out_clear = "none",
		ram_block13a_435.port_b_data_out_clock = "clock1",
		ram_block13a_435.port_b_data_width = 1,
		ram_block13a_435.port_b_first_address = 221184,
		ram_block13a_435.port_b_first_bit_number = 3,
		ram_block13a_435.port_b_last_address = 229375,
		ram_block13a_435.port_b_logical_ram_depth = 262144,
		ram_block13a_435.port_b_logical_ram_width = 16,
		ram_block13a_435.port_b_read_enable_clock = "clock1",
		ram_block13a_435.ram_block_type = "AUTO",
		ram_block13a_435.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_436
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_436portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_436.clk0_core_clock_enable = "ena0",
		ram_block13a_436.clk0_input_clock_enable = "none",
		ram_block13a_436.clk1_core_clock_enable = "none",
		ram_block13a_436.clk1_input_clock_enable = "none",
		ram_block13a_436.clk1_output_clock_enable = "ena1",
		ram_block13a_436.connectivity_checking = "OFF",
		ram_block13a_436.data_interleave_offset_in_bits = 16,
		ram_block13a_436.data_interleave_width_in_bits = 1,
		ram_block13a_436.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_436.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_436.operation_mode = "dual_port",
		ram_block13a_436.port_a_address_width = 11,
		ram_block13a_436.port_a_data_width = 4,
		ram_block13a_436.port_a_first_address = 55296,
		ram_block13a_436.port_a_first_bit_number = 4,
		ram_block13a_436.port_a_last_address = 57343,
		ram_block13a_436.port_a_logical_ram_depth = 65536,
		ram_block13a_436.port_a_logical_ram_width = 64,
		ram_block13a_436.port_b_address_clear = "none",
		ram_block13a_436.port_b_address_clock = "clock1",
		ram_block13a_436.port_b_address_width = 13,
		ram_block13a_436.port_b_data_out_clear = "none",
		ram_block13a_436.port_b_data_out_clock = "clock1",
		ram_block13a_436.port_b_data_width = 1,
		ram_block13a_436.port_b_first_address = 221184,
		ram_block13a_436.port_b_first_bit_number = 4,
		ram_block13a_436.port_b_last_address = 229375,
		ram_block13a_436.port_b_logical_ram_depth = 262144,
		ram_block13a_436.port_b_logical_ram_width = 16,
		ram_block13a_436.port_b_read_enable_clock = "clock1",
		ram_block13a_436.ram_block_type = "AUTO",
		ram_block13a_436.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_437
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_437portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_437.clk0_core_clock_enable = "ena0",
		ram_block13a_437.clk0_input_clock_enable = "none",
		ram_block13a_437.clk1_core_clock_enable = "none",
		ram_block13a_437.clk1_input_clock_enable = "none",
		ram_block13a_437.clk1_output_clock_enable = "ena1",
		ram_block13a_437.connectivity_checking = "OFF",
		ram_block13a_437.data_interleave_offset_in_bits = 16,
		ram_block13a_437.data_interleave_width_in_bits = 1,
		ram_block13a_437.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_437.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_437.operation_mode = "dual_port",
		ram_block13a_437.port_a_address_width = 11,
		ram_block13a_437.port_a_data_width = 4,
		ram_block13a_437.port_a_first_address = 55296,
		ram_block13a_437.port_a_first_bit_number = 5,
		ram_block13a_437.port_a_last_address = 57343,
		ram_block13a_437.port_a_logical_ram_depth = 65536,
		ram_block13a_437.port_a_logical_ram_width = 64,
		ram_block13a_437.port_b_address_clear = "none",
		ram_block13a_437.port_b_address_clock = "clock1",
		ram_block13a_437.port_b_address_width = 13,
		ram_block13a_437.port_b_data_out_clear = "none",
		ram_block13a_437.port_b_data_out_clock = "clock1",
		ram_block13a_437.port_b_data_width = 1,
		ram_block13a_437.port_b_first_address = 221184,
		ram_block13a_437.port_b_first_bit_number = 5,
		ram_block13a_437.port_b_last_address = 229375,
		ram_block13a_437.port_b_logical_ram_depth = 262144,
		ram_block13a_437.port_b_logical_ram_width = 16,
		ram_block13a_437.port_b_read_enable_clock = "clock1",
		ram_block13a_437.ram_block_type = "AUTO",
		ram_block13a_437.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_438
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_438portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_438.clk0_core_clock_enable = "ena0",
		ram_block13a_438.clk0_input_clock_enable = "none",
		ram_block13a_438.clk1_core_clock_enable = "none",
		ram_block13a_438.clk1_input_clock_enable = "none",
		ram_block13a_438.clk1_output_clock_enable = "ena1",
		ram_block13a_438.connectivity_checking = "OFF",
		ram_block13a_438.data_interleave_offset_in_bits = 16,
		ram_block13a_438.data_interleave_width_in_bits = 1,
		ram_block13a_438.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_438.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_438.operation_mode = "dual_port",
		ram_block13a_438.port_a_address_width = 11,
		ram_block13a_438.port_a_data_width = 4,
		ram_block13a_438.port_a_first_address = 55296,
		ram_block13a_438.port_a_first_bit_number = 6,
		ram_block13a_438.port_a_last_address = 57343,
		ram_block13a_438.port_a_logical_ram_depth = 65536,
		ram_block13a_438.port_a_logical_ram_width = 64,
		ram_block13a_438.port_b_address_clear = "none",
		ram_block13a_438.port_b_address_clock = "clock1",
		ram_block13a_438.port_b_address_width = 13,
		ram_block13a_438.port_b_data_out_clear = "none",
		ram_block13a_438.port_b_data_out_clock = "clock1",
		ram_block13a_438.port_b_data_width = 1,
		ram_block13a_438.port_b_first_address = 221184,
		ram_block13a_438.port_b_first_bit_number = 6,
		ram_block13a_438.port_b_last_address = 229375,
		ram_block13a_438.port_b_logical_ram_depth = 262144,
		ram_block13a_438.port_b_logical_ram_width = 16,
		ram_block13a_438.port_b_read_enable_clock = "clock1",
		ram_block13a_438.ram_block_type = "AUTO",
		ram_block13a_438.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_439
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_439portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_439.clk0_core_clock_enable = "ena0",
		ram_block13a_439.clk0_input_clock_enable = "none",
		ram_block13a_439.clk1_core_clock_enable = "none",
		ram_block13a_439.clk1_input_clock_enable = "none",
		ram_block13a_439.clk1_output_clock_enable = "ena1",
		ram_block13a_439.connectivity_checking = "OFF",
		ram_block13a_439.data_interleave_offset_in_bits = 16,
		ram_block13a_439.data_interleave_width_in_bits = 1,
		ram_block13a_439.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_439.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_439.operation_mode = "dual_port",
		ram_block13a_439.port_a_address_width = 11,
		ram_block13a_439.port_a_data_width = 4,
		ram_block13a_439.port_a_first_address = 55296,
		ram_block13a_439.port_a_first_bit_number = 7,
		ram_block13a_439.port_a_last_address = 57343,
		ram_block13a_439.port_a_logical_ram_depth = 65536,
		ram_block13a_439.port_a_logical_ram_width = 64,
		ram_block13a_439.port_b_address_clear = "none",
		ram_block13a_439.port_b_address_clock = "clock1",
		ram_block13a_439.port_b_address_width = 13,
		ram_block13a_439.port_b_data_out_clear = "none",
		ram_block13a_439.port_b_data_out_clock = "clock1",
		ram_block13a_439.port_b_data_width = 1,
		ram_block13a_439.port_b_first_address = 221184,
		ram_block13a_439.port_b_first_bit_number = 7,
		ram_block13a_439.port_b_last_address = 229375,
		ram_block13a_439.port_b_logical_ram_depth = 262144,
		ram_block13a_439.port_b_logical_ram_width = 16,
		ram_block13a_439.port_b_read_enable_clock = "clock1",
		ram_block13a_439.ram_block_type = "AUTO",
		ram_block13a_439.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_440
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_440portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_440.clk0_core_clock_enable = "ena0",
		ram_block13a_440.clk0_input_clock_enable = "none",
		ram_block13a_440.clk1_core_clock_enable = "none",
		ram_block13a_440.clk1_input_clock_enable = "none",
		ram_block13a_440.clk1_output_clock_enable = "ena1",
		ram_block13a_440.connectivity_checking = "OFF",
		ram_block13a_440.data_interleave_offset_in_bits = 16,
		ram_block13a_440.data_interleave_width_in_bits = 1,
		ram_block13a_440.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_440.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_440.operation_mode = "dual_port",
		ram_block13a_440.port_a_address_width = 11,
		ram_block13a_440.port_a_data_width = 4,
		ram_block13a_440.port_a_first_address = 55296,
		ram_block13a_440.port_a_first_bit_number = 8,
		ram_block13a_440.port_a_last_address = 57343,
		ram_block13a_440.port_a_logical_ram_depth = 65536,
		ram_block13a_440.port_a_logical_ram_width = 64,
		ram_block13a_440.port_b_address_clear = "none",
		ram_block13a_440.port_b_address_clock = "clock1",
		ram_block13a_440.port_b_address_width = 13,
		ram_block13a_440.port_b_data_out_clear = "none",
		ram_block13a_440.port_b_data_out_clock = "clock1",
		ram_block13a_440.port_b_data_width = 1,
		ram_block13a_440.port_b_first_address = 221184,
		ram_block13a_440.port_b_first_bit_number = 8,
		ram_block13a_440.port_b_last_address = 229375,
		ram_block13a_440.port_b_logical_ram_depth = 262144,
		ram_block13a_440.port_b_logical_ram_width = 16,
		ram_block13a_440.port_b_read_enable_clock = "clock1",
		ram_block13a_440.ram_block_type = "AUTO",
		ram_block13a_440.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_441
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_441portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_441.clk0_core_clock_enable = "ena0",
		ram_block13a_441.clk0_input_clock_enable = "none",
		ram_block13a_441.clk1_core_clock_enable = "none",
		ram_block13a_441.clk1_input_clock_enable = "none",
		ram_block13a_441.clk1_output_clock_enable = "ena1",
		ram_block13a_441.connectivity_checking = "OFF",
		ram_block13a_441.data_interleave_offset_in_bits = 16,
		ram_block13a_441.data_interleave_width_in_bits = 1,
		ram_block13a_441.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_441.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_441.operation_mode = "dual_port",
		ram_block13a_441.port_a_address_width = 11,
		ram_block13a_441.port_a_data_width = 4,
		ram_block13a_441.port_a_first_address = 55296,
		ram_block13a_441.port_a_first_bit_number = 9,
		ram_block13a_441.port_a_last_address = 57343,
		ram_block13a_441.port_a_logical_ram_depth = 65536,
		ram_block13a_441.port_a_logical_ram_width = 64,
		ram_block13a_441.port_b_address_clear = "none",
		ram_block13a_441.port_b_address_clock = "clock1",
		ram_block13a_441.port_b_address_width = 13,
		ram_block13a_441.port_b_data_out_clear = "none",
		ram_block13a_441.port_b_data_out_clock = "clock1",
		ram_block13a_441.port_b_data_width = 1,
		ram_block13a_441.port_b_first_address = 221184,
		ram_block13a_441.port_b_first_bit_number = 9,
		ram_block13a_441.port_b_last_address = 229375,
		ram_block13a_441.port_b_logical_ram_depth = 262144,
		ram_block13a_441.port_b_logical_ram_width = 16,
		ram_block13a_441.port_b_read_enable_clock = "clock1",
		ram_block13a_441.ram_block_type = "AUTO",
		ram_block13a_441.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_442
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_442portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_442.clk0_core_clock_enable = "ena0",
		ram_block13a_442.clk0_input_clock_enable = "none",
		ram_block13a_442.clk1_core_clock_enable = "none",
		ram_block13a_442.clk1_input_clock_enable = "none",
		ram_block13a_442.clk1_output_clock_enable = "ena1",
		ram_block13a_442.connectivity_checking = "OFF",
		ram_block13a_442.data_interleave_offset_in_bits = 16,
		ram_block13a_442.data_interleave_width_in_bits = 1,
		ram_block13a_442.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_442.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_442.operation_mode = "dual_port",
		ram_block13a_442.port_a_address_width = 11,
		ram_block13a_442.port_a_data_width = 4,
		ram_block13a_442.port_a_first_address = 55296,
		ram_block13a_442.port_a_first_bit_number = 10,
		ram_block13a_442.port_a_last_address = 57343,
		ram_block13a_442.port_a_logical_ram_depth = 65536,
		ram_block13a_442.port_a_logical_ram_width = 64,
		ram_block13a_442.port_b_address_clear = "none",
		ram_block13a_442.port_b_address_clock = "clock1",
		ram_block13a_442.port_b_address_width = 13,
		ram_block13a_442.port_b_data_out_clear = "none",
		ram_block13a_442.port_b_data_out_clock = "clock1",
		ram_block13a_442.port_b_data_width = 1,
		ram_block13a_442.port_b_first_address = 221184,
		ram_block13a_442.port_b_first_bit_number = 10,
		ram_block13a_442.port_b_last_address = 229375,
		ram_block13a_442.port_b_logical_ram_depth = 262144,
		ram_block13a_442.port_b_logical_ram_width = 16,
		ram_block13a_442.port_b_read_enable_clock = "clock1",
		ram_block13a_442.ram_block_type = "AUTO",
		ram_block13a_442.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_443
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_443portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_443.clk0_core_clock_enable = "ena0",
		ram_block13a_443.clk0_input_clock_enable = "none",
		ram_block13a_443.clk1_core_clock_enable = "none",
		ram_block13a_443.clk1_input_clock_enable = "none",
		ram_block13a_443.clk1_output_clock_enable = "ena1",
		ram_block13a_443.connectivity_checking = "OFF",
		ram_block13a_443.data_interleave_offset_in_bits = 16,
		ram_block13a_443.data_interleave_width_in_bits = 1,
		ram_block13a_443.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_443.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_443.operation_mode = "dual_port",
		ram_block13a_443.port_a_address_width = 11,
		ram_block13a_443.port_a_data_width = 4,
		ram_block13a_443.port_a_first_address = 55296,
		ram_block13a_443.port_a_first_bit_number = 11,
		ram_block13a_443.port_a_last_address = 57343,
		ram_block13a_443.port_a_logical_ram_depth = 65536,
		ram_block13a_443.port_a_logical_ram_width = 64,
		ram_block13a_443.port_b_address_clear = "none",
		ram_block13a_443.port_b_address_clock = "clock1",
		ram_block13a_443.port_b_address_width = 13,
		ram_block13a_443.port_b_data_out_clear = "none",
		ram_block13a_443.port_b_data_out_clock = "clock1",
		ram_block13a_443.port_b_data_width = 1,
		ram_block13a_443.port_b_first_address = 221184,
		ram_block13a_443.port_b_first_bit_number = 11,
		ram_block13a_443.port_b_last_address = 229375,
		ram_block13a_443.port_b_logical_ram_depth = 262144,
		ram_block13a_443.port_b_logical_ram_width = 16,
		ram_block13a_443.port_b_read_enable_clock = "clock1",
		ram_block13a_443.ram_block_type = "AUTO",
		ram_block13a_443.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_444
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_444portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_444.clk0_core_clock_enable = "ena0",
		ram_block13a_444.clk0_input_clock_enable = "none",
		ram_block13a_444.clk1_core_clock_enable = "none",
		ram_block13a_444.clk1_input_clock_enable = "none",
		ram_block13a_444.clk1_output_clock_enable = "ena1",
		ram_block13a_444.connectivity_checking = "OFF",
		ram_block13a_444.data_interleave_offset_in_bits = 16,
		ram_block13a_444.data_interleave_width_in_bits = 1,
		ram_block13a_444.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_444.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_444.operation_mode = "dual_port",
		ram_block13a_444.port_a_address_width = 11,
		ram_block13a_444.port_a_data_width = 4,
		ram_block13a_444.port_a_first_address = 55296,
		ram_block13a_444.port_a_first_bit_number = 12,
		ram_block13a_444.port_a_last_address = 57343,
		ram_block13a_444.port_a_logical_ram_depth = 65536,
		ram_block13a_444.port_a_logical_ram_width = 64,
		ram_block13a_444.port_b_address_clear = "none",
		ram_block13a_444.port_b_address_clock = "clock1",
		ram_block13a_444.port_b_address_width = 13,
		ram_block13a_444.port_b_data_out_clear = "none",
		ram_block13a_444.port_b_data_out_clock = "clock1",
		ram_block13a_444.port_b_data_width = 1,
		ram_block13a_444.port_b_first_address = 221184,
		ram_block13a_444.port_b_first_bit_number = 12,
		ram_block13a_444.port_b_last_address = 229375,
		ram_block13a_444.port_b_logical_ram_depth = 262144,
		ram_block13a_444.port_b_logical_ram_width = 16,
		ram_block13a_444.port_b_read_enable_clock = "clock1",
		ram_block13a_444.ram_block_type = "AUTO",
		ram_block13a_444.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_445
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_445portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_445.clk0_core_clock_enable = "ena0",
		ram_block13a_445.clk0_input_clock_enable = "none",
		ram_block13a_445.clk1_core_clock_enable = "none",
		ram_block13a_445.clk1_input_clock_enable = "none",
		ram_block13a_445.clk1_output_clock_enable = "ena1",
		ram_block13a_445.connectivity_checking = "OFF",
		ram_block13a_445.data_interleave_offset_in_bits = 16,
		ram_block13a_445.data_interleave_width_in_bits = 1,
		ram_block13a_445.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_445.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_445.operation_mode = "dual_port",
		ram_block13a_445.port_a_address_width = 11,
		ram_block13a_445.port_a_data_width = 4,
		ram_block13a_445.port_a_first_address = 55296,
		ram_block13a_445.port_a_first_bit_number = 13,
		ram_block13a_445.port_a_last_address = 57343,
		ram_block13a_445.port_a_logical_ram_depth = 65536,
		ram_block13a_445.port_a_logical_ram_width = 64,
		ram_block13a_445.port_b_address_clear = "none",
		ram_block13a_445.port_b_address_clock = "clock1",
		ram_block13a_445.port_b_address_width = 13,
		ram_block13a_445.port_b_data_out_clear = "none",
		ram_block13a_445.port_b_data_out_clock = "clock1",
		ram_block13a_445.port_b_data_width = 1,
		ram_block13a_445.port_b_first_address = 221184,
		ram_block13a_445.port_b_first_bit_number = 13,
		ram_block13a_445.port_b_last_address = 229375,
		ram_block13a_445.port_b_logical_ram_depth = 262144,
		ram_block13a_445.port_b_logical_ram_width = 16,
		ram_block13a_445.port_b_read_enable_clock = "clock1",
		ram_block13a_445.ram_block_type = "AUTO",
		ram_block13a_445.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_446
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_446portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_446.clk0_core_clock_enable = "ena0",
		ram_block13a_446.clk0_input_clock_enable = "none",
		ram_block13a_446.clk1_core_clock_enable = "none",
		ram_block13a_446.clk1_input_clock_enable = "none",
		ram_block13a_446.clk1_output_clock_enable = "ena1",
		ram_block13a_446.connectivity_checking = "OFF",
		ram_block13a_446.data_interleave_offset_in_bits = 16,
		ram_block13a_446.data_interleave_width_in_bits = 1,
		ram_block13a_446.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_446.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_446.operation_mode = "dual_port",
		ram_block13a_446.port_a_address_width = 11,
		ram_block13a_446.port_a_data_width = 4,
		ram_block13a_446.port_a_first_address = 55296,
		ram_block13a_446.port_a_first_bit_number = 14,
		ram_block13a_446.port_a_last_address = 57343,
		ram_block13a_446.port_a_logical_ram_depth = 65536,
		ram_block13a_446.port_a_logical_ram_width = 64,
		ram_block13a_446.port_b_address_clear = "none",
		ram_block13a_446.port_b_address_clock = "clock1",
		ram_block13a_446.port_b_address_width = 13,
		ram_block13a_446.port_b_data_out_clear = "none",
		ram_block13a_446.port_b_data_out_clock = "clock1",
		ram_block13a_446.port_b_data_width = 1,
		ram_block13a_446.port_b_first_address = 221184,
		ram_block13a_446.port_b_first_bit_number = 14,
		ram_block13a_446.port_b_last_address = 229375,
		ram_block13a_446.port_b_logical_ram_depth = 262144,
		ram_block13a_446.port_b_logical_ram_width = 16,
		ram_block13a_446.port_b_read_enable_clock = "clock1",
		ram_block13a_446.ram_block_type = "AUTO",
		ram_block13a_446.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_447
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_447portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_447.clk0_core_clock_enable = "ena0",
		ram_block13a_447.clk0_input_clock_enable = "none",
		ram_block13a_447.clk1_core_clock_enable = "none",
		ram_block13a_447.clk1_input_clock_enable = "none",
		ram_block13a_447.clk1_output_clock_enable = "ena1",
		ram_block13a_447.connectivity_checking = "OFF",
		ram_block13a_447.data_interleave_offset_in_bits = 16,
		ram_block13a_447.data_interleave_width_in_bits = 1,
		ram_block13a_447.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_447.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_447.operation_mode = "dual_port",
		ram_block13a_447.port_a_address_width = 11,
		ram_block13a_447.port_a_data_width = 4,
		ram_block13a_447.port_a_first_address = 55296,
		ram_block13a_447.port_a_first_bit_number = 15,
		ram_block13a_447.port_a_last_address = 57343,
		ram_block13a_447.port_a_logical_ram_depth = 65536,
		ram_block13a_447.port_a_logical_ram_width = 64,
		ram_block13a_447.port_b_address_clear = "none",
		ram_block13a_447.port_b_address_clock = "clock1",
		ram_block13a_447.port_b_address_width = 13,
		ram_block13a_447.port_b_data_out_clear = "none",
		ram_block13a_447.port_b_data_out_clock = "clock1",
		ram_block13a_447.port_b_data_width = 1,
		ram_block13a_447.port_b_first_address = 221184,
		ram_block13a_447.port_b_first_bit_number = 15,
		ram_block13a_447.port_b_last_address = 229375,
		ram_block13a_447.port_b_logical_ram_depth = 262144,
		ram_block13a_447.port_b_logical_ram_width = 16,
		ram_block13a_447.port_b_read_enable_clock = "clock1",
		ram_block13a_447.ram_block_type = "AUTO",
		ram_block13a_447.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_448
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_448portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_448.clk0_core_clock_enable = "ena0",
		ram_block13a_448.clk0_input_clock_enable = "none",
		ram_block13a_448.clk1_core_clock_enable = "none",
		ram_block13a_448.clk1_input_clock_enable = "none",
		ram_block13a_448.clk1_output_clock_enable = "ena1",
		ram_block13a_448.connectivity_checking = "OFF",
		ram_block13a_448.data_interleave_offset_in_bits = 16,
		ram_block13a_448.data_interleave_width_in_bits = 1,
		ram_block13a_448.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_448.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_448.operation_mode = "dual_port",
		ram_block13a_448.port_a_address_width = 11,
		ram_block13a_448.port_a_data_width = 4,
		ram_block13a_448.port_a_first_address = 57344,
		ram_block13a_448.port_a_first_bit_number = 0,
		ram_block13a_448.port_a_last_address = 59391,
		ram_block13a_448.port_a_logical_ram_depth = 65536,
		ram_block13a_448.port_a_logical_ram_width = 64,
		ram_block13a_448.port_b_address_clear = "none",
		ram_block13a_448.port_b_address_clock = "clock1",
		ram_block13a_448.port_b_address_width = 13,
		ram_block13a_448.port_b_data_out_clear = "none",
		ram_block13a_448.port_b_data_out_clock = "clock1",
		ram_block13a_448.port_b_data_width = 1,
		ram_block13a_448.port_b_first_address = 229376,
		ram_block13a_448.port_b_first_bit_number = 0,
		ram_block13a_448.port_b_last_address = 237567,
		ram_block13a_448.port_b_logical_ram_depth = 262144,
		ram_block13a_448.port_b_logical_ram_width = 16,
		ram_block13a_448.port_b_read_enable_clock = "clock1",
		ram_block13a_448.ram_block_type = "AUTO",
		ram_block13a_448.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_449
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_449portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_449.clk0_core_clock_enable = "ena0",
		ram_block13a_449.clk0_input_clock_enable = "none",
		ram_block13a_449.clk1_core_clock_enable = "none",
		ram_block13a_449.clk1_input_clock_enable = "none",
		ram_block13a_449.clk1_output_clock_enable = "ena1",
		ram_block13a_449.connectivity_checking = "OFF",
		ram_block13a_449.data_interleave_offset_in_bits = 16,
		ram_block13a_449.data_interleave_width_in_bits = 1,
		ram_block13a_449.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_449.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_449.operation_mode = "dual_port",
		ram_block13a_449.port_a_address_width = 11,
		ram_block13a_449.port_a_data_width = 4,
		ram_block13a_449.port_a_first_address = 57344,
		ram_block13a_449.port_a_first_bit_number = 1,
		ram_block13a_449.port_a_last_address = 59391,
		ram_block13a_449.port_a_logical_ram_depth = 65536,
		ram_block13a_449.port_a_logical_ram_width = 64,
		ram_block13a_449.port_b_address_clear = "none",
		ram_block13a_449.port_b_address_clock = "clock1",
		ram_block13a_449.port_b_address_width = 13,
		ram_block13a_449.port_b_data_out_clear = "none",
		ram_block13a_449.port_b_data_out_clock = "clock1",
		ram_block13a_449.port_b_data_width = 1,
		ram_block13a_449.port_b_first_address = 229376,
		ram_block13a_449.port_b_first_bit_number = 1,
		ram_block13a_449.port_b_last_address = 237567,
		ram_block13a_449.port_b_logical_ram_depth = 262144,
		ram_block13a_449.port_b_logical_ram_width = 16,
		ram_block13a_449.port_b_read_enable_clock = "clock1",
		ram_block13a_449.ram_block_type = "AUTO",
		ram_block13a_449.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_450
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_450portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_450.clk0_core_clock_enable = "ena0",
		ram_block13a_450.clk0_input_clock_enable = "none",
		ram_block13a_450.clk1_core_clock_enable = "none",
		ram_block13a_450.clk1_input_clock_enable = "none",
		ram_block13a_450.clk1_output_clock_enable = "ena1",
		ram_block13a_450.connectivity_checking = "OFF",
		ram_block13a_450.data_interleave_offset_in_bits = 16,
		ram_block13a_450.data_interleave_width_in_bits = 1,
		ram_block13a_450.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_450.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_450.operation_mode = "dual_port",
		ram_block13a_450.port_a_address_width = 11,
		ram_block13a_450.port_a_data_width = 4,
		ram_block13a_450.port_a_first_address = 57344,
		ram_block13a_450.port_a_first_bit_number = 2,
		ram_block13a_450.port_a_last_address = 59391,
		ram_block13a_450.port_a_logical_ram_depth = 65536,
		ram_block13a_450.port_a_logical_ram_width = 64,
		ram_block13a_450.port_b_address_clear = "none",
		ram_block13a_450.port_b_address_clock = "clock1",
		ram_block13a_450.port_b_address_width = 13,
		ram_block13a_450.port_b_data_out_clear = "none",
		ram_block13a_450.port_b_data_out_clock = "clock1",
		ram_block13a_450.port_b_data_width = 1,
		ram_block13a_450.port_b_first_address = 229376,
		ram_block13a_450.port_b_first_bit_number = 2,
		ram_block13a_450.port_b_last_address = 237567,
		ram_block13a_450.port_b_logical_ram_depth = 262144,
		ram_block13a_450.port_b_logical_ram_width = 16,
		ram_block13a_450.port_b_read_enable_clock = "clock1",
		ram_block13a_450.ram_block_type = "AUTO",
		ram_block13a_450.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_451
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_451portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_451.clk0_core_clock_enable = "ena0",
		ram_block13a_451.clk0_input_clock_enable = "none",
		ram_block13a_451.clk1_core_clock_enable = "none",
		ram_block13a_451.clk1_input_clock_enable = "none",
		ram_block13a_451.clk1_output_clock_enable = "ena1",
		ram_block13a_451.connectivity_checking = "OFF",
		ram_block13a_451.data_interleave_offset_in_bits = 16,
		ram_block13a_451.data_interleave_width_in_bits = 1,
		ram_block13a_451.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_451.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_451.operation_mode = "dual_port",
		ram_block13a_451.port_a_address_width = 11,
		ram_block13a_451.port_a_data_width = 4,
		ram_block13a_451.port_a_first_address = 57344,
		ram_block13a_451.port_a_first_bit_number = 3,
		ram_block13a_451.port_a_last_address = 59391,
		ram_block13a_451.port_a_logical_ram_depth = 65536,
		ram_block13a_451.port_a_logical_ram_width = 64,
		ram_block13a_451.port_b_address_clear = "none",
		ram_block13a_451.port_b_address_clock = "clock1",
		ram_block13a_451.port_b_address_width = 13,
		ram_block13a_451.port_b_data_out_clear = "none",
		ram_block13a_451.port_b_data_out_clock = "clock1",
		ram_block13a_451.port_b_data_width = 1,
		ram_block13a_451.port_b_first_address = 229376,
		ram_block13a_451.port_b_first_bit_number = 3,
		ram_block13a_451.port_b_last_address = 237567,
		ram_block13a_451.port_b_logical_ram_depth = 262144,
		ram_block13a_451.port_b_logical_ram_width = 16,
		ram_block13a_451.port_b_read_enable_clock = "clock1",
		ram_block13a_451.ram_block_type = "AUTO",
		ram_block13a_451.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_452
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_452portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_452.clk0_core_clock_enable = "ena0",
		ram_block13a_452.clk0_input_clock_enable = "none",
		ram_block13a_452.clk1_core_clock_enable = "none",
		ram_block13a_452.clk1_input_clock_enable = "none",
		ram_block13a_452.clk1_output_clock_enable = "ena1",
		ram_block13a_452.connectivity_checking = "OFF",
		ram_block13a_452.data_interleave_offset_in_bits = 16,
		ram_block13a_452.data_interleave_width_in_bits = 1,
		ram_block13a_452.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_452.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_452.operation_mode = "dual_port",
		ram_block13a_452.port_a_address_width = 11,
		ram_block13a_452.port_a_data_width = 4,
		ram_block13a_452.port_a_first_address = 57344,
		ram_block13a_452.port_a_first_bit_number = 4,
		ram_block13a_452.port_a_last_address = 59391,
		ram_block13a_452.port_a_logical_ram_depth = 65536,
		ram_block13a_452.port_a_logical_ram_width = 64,
		ram_block13a_452.port_b_address_clear = "none",
		ram_block13a_452.port_b_address_clock = "clock1",
		ram_block13a_452.port_b_address_width = 13,
		ram_block13a_452.port_b_data_out_clear = "none",
		ram_block13a_452.port_b_data_out_clock = "clock1",
		ram_block13a_452.port_b_data_width = 1,
		ram_block13a_452.port_b_first_address = 229376,
		ram_block13a_452.port_b_first_bit_number = 4,
		ram_block13a_452.port_b_last_address = 237567,
		ram_block13a_452.port_b_logical_ram_depth = 262144,
		ram_block13a_452.port_b_logical_ram_width = 16,
		ram_block13a_452.port_b_read_enable_clock = "clock1",
		ram_block13a_452.ram_block_type = "AUTO",
		ram_block13a_452.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_453
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_453portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_453.clk0_core_clock_enable = "ena0",
		ram_block13a_453.clk0_input_clock_enable = "none",
		ram_block13a_453.clk1_core_clock_enable = "none",
		ram_block13a_453.clk1_input_clock_enable = "none",
		ram_block13a_453.clk1_output_clock_enable = "ena1",
		ram_block13a_453.connectivity_checking = "OFF",
		ram_block13a_453.data_interleave_offset_in_bits = 16,
		ram_block13a_453.data_interleave_width_in_bits = 1,
		ram_block13a_453.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_453.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_453.operation_mode = "dual_port",
		ram_block13a_453.port_a_address_width = 11,
		ram_block13a_453.port_a_data_width = 4,
		ram_block13a_453.port_a_first_address = 57344,
		ram_block13a_453.port_a_first_bit_number = 5,
		ram_block13a_453.port_a_last_address = 59391,
		ram_block13a_453.port_a_logical_ram_depth = 65536,
		ram_block13a_453.port_a_logical_ram_width = 64,
		ram_block13a_453.port_b_address_clear = "none",
		ram_block13a_453.port_b_address_clock = "clock1",
		ram_block13a_453.port_b_address_width = 13,
		ram_block13a_453.port_b_data_out_clear = "none",
		ram_block13a_453.port_b_data_out_clock = "clock1",
		ram_block13a_453.port_b_data_width = 1,
		ram_block13a_453.port_b_first_address = 229376,
		ram_block13a_453.port_b_first_bit_number = 5,
		ram_block13a_453.port_b_last_address = 237567,
		ram_block13a_453.port_b_logical_ram_depth = 262144,
		ram_block13a_453.port_b_logical_ram_width = 16,
		ram_block13a_453.port_b_read_enable_clock = "clock1",
		ram_block13a_453.ram_block_type = "AUTO",
		ram_block13a_453.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_454
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_454portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_454.clk0_core_clock_enable = "ena0",
		ram_block13a_454.clk0_input_clock_enable = "none",
		ram_block13a_454.clk1_core_clock_enable = "none",
		ram_block13a_454.clk1_input_clock_enable = "none",
		ram_block13a_454.clk1_output_clock_enable = "ena1",
		ram_block13a_454.connectivity_checking = "OFF",
		ram_block13a_454.data_interleave_offset_in_bits = 16,
		ram_block13a_454.data_interleave_width_in_bits = 1,
		ram_block13a_454.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_454.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_454.operation_mode = "dual_port",
		ram_block13a_454.port_a_address_width = 11,
		ram_block13a_454.port_a_data_width = 4,
		ram_block13a_454.port_a_first_address = 57344,
		ram_block13a_454.port_a_first_bit_number = 6,
		ram_block13a_454.port_a_last_address = 59391,
		ram_block13a_454.port_a_logical_ram_depth = 65536,
		ram_block13a_454.port_a_logical_ram_width = 64,
		ram_block13a_454.port_b_address_clear = "none",
		ram_block13a_454.port_b_address_clock = "clock1",
		ram_block13a_454.port_b_address_width = 13,
		ram_block13a_454.port_b_data_out_clear = "none",
		ram_block13a_454.port_b_data_out_clock = "clock1",
		ram_block13a_454.port_b_data_width = 1,
		ram_block13a_454.port_b_first_address = 229376,
		ram_block13a_454.port_b_first_bit_number = 6,
		ram_block13a_454.port_b_last_address = 237567,
		ram_block13a_454.port_b_logical_ram_depth = 262144,
		ram_block13a_454.port_b_logical_ram_width = 16,
		ram_block13a_454.port_b_read_enable_clock = "clock1",
		ram_block13a_454.ram_block_type = "AUTO",
		ram_block13a_454.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_455
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_455portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_455.clk0_core_clock_enable = "ena0",
		ram_block13a_455.clk0_input_clock_enable = "none",
		ram_block13a_455.clk1_core_clock_enable = "none",
		ram_block13a_455.clk1_input_clock_enable = "none",
		ram_block13a_455.clk1_output_clock_enable = "ena1",
		ram_block13a_455.connectivity_checking = "OFF",
		ram_block13a_455.data_interleave_offset_in_bits = 16,
		ram_block13a_455.data_interleave_width_in_bits = 1,
		ram_block13a_455.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_455.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_455.operation_mode = "dual_port",
		ram_block13a_455.port_a_address_width = 11,
		ram_block13a_455.port_a_data_width = 4,
		ram_block13a_455.port_a_first_address = 57344,
		ram_block13a_455.port_a_first_bit_number = 7,
		ram_block13a_455.port_a_last_address = 59391,
		ram_block13a_455.port_a_logical_ram_depth = 65536,
		ram_block13a_455.port_a_logical_ram_width = 64,
		ram_block13a_455.port_b_address_clear = "none",
		ram_block13a_455.port_b_address_clock = "clock1",
		ram_block13a_455.port_b_address_width = 13,
		ram_block13a_455.port_b_data_out_clear = "none",
		ram_block13a_455.port_b_data_out_clock = "clock1",
		ram_block13a_455.port_b_data_width = 1,
		ram_block13a_455.port_b_first_address = 229376,
		ram_block13a_455.port_b_first_bit_number = 7,
		ram_block13a_455.port_b_last_address = 237567,
		ram_block13a_455.port_b_logical_ram_depth = 262144,
		ram_block13a_455.port_b_logical_ram_width = 16,
		ram_block13a_455.port_b_read_enable_clock = "clock1",
		ram_block13a_455.ram_block_type = "AUTO",
		ram_block13a_455.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_456
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_456portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_456.clk0_core_clock_enable = "ena0",
		ram_block13a_456.clk0_input_clock_enable = "none",
		ram_block13a_456.clk1_core_clock_enable = "none",
		ram_block13a_456.clk1_input_clock_enable = "none",
		ram_block13a_456.clk1_output_clock_enable = "ena1",
		ram_block13a_456.connectivity_checking = "OFF",
		ram_block13a_456.data_interleave_offset_in_bits = 16,
		ram_block13a_456.data_interleave_width_in_bits = 1,
		ram_block13a_456.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_456.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_456.operation_mode = "dual_port",
		ram_block13a_456.port_a_address_width = 11,
		ram_block13a_456.port_a_data_width = 4,
		ram_block13a_456.port_a_first_address = 57344,
		ram_block13a_456.port_a_first_bit_number = 8,
		ram_block13a_456.port_a_last_address = 59391,
		ram_block13a_456.port_a_logical_ram_depth = 65536,
		ram_block13a_456.port_a_logical_ram_width = 64,
		ram_block13a_456.port_b_address_clear = "none",
		ram_block13a_456.port_b_address_clock = "clock1",
		ram_block13a_456.port_b_address_width = 13,
		ram_block13a_456.port_b_data_out_clear = "none",
		ram_block13a_456.port_b_data_out_clock = "clock1",
		ram_block13a_456.port_b_data_width = 1,
		ram_block13a_456.port_b_first_address = 229376,
		ram_block13a_456.port_b_first_bit_number = 8,
		ram_block13a_456.port_b_last_address = 237567,
		ram_block13a_456.port_b_logical_ram_depth = 262144,
		ram_block13a_456.port_b_logical_ram_width = 16,
		ram_block13a_456.port_b_read_enable_clock = "clock1",
		ram_block13a_456.ram_block_type = "AUTO",
		ram_block13a_456.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_457
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_457portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_457.clk0_core_clock_enable = "ena0",
		ram_block13a_457.clk0_input_clock_enable = "none",
		ram_block13a_457.clk1_core_clock_enable = "none",
		ram_block13a_457.clk1_input_clock_enable = "none",
		ram_block13a_457.clk1_output_clock_enable = "ena1",
		ram_block13a_457.connectivity_checking = "OFF",
		ram_block13a_457.data_interleave_offset_in_bits = 16,
		ram_block13a_457.data_interleave_width_in_bits = 1,
		ram_block13a_457.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_457.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_457.operation_mode = "dual_port",
		ram_block13a_457.port_a_address_width = 11,
		ram_block13a_457.port_a_data_width = 4,
		ram_block13a_457.port_a_first_address = 57344,
		ram_block13a_457.port_a_first_bit_number = 9,
		ram_block13a_457.port_a_last_address = 59391,
		ram_block13a_457.port_a_logical_ram_depth = 65536,
		ram_block13a_457.port_a_logical_ram_width = 64,
		ram_block13a_457.port_b_address_clear = "none",
		ram_block13a_457.port_b_address_clock = "clock1",
		ram_block13a_457.port_b_address_width = 13,
		ram_block13a_457.port_b_data_out_clear = "none",
		ram_block13a_457.port_b_data_out_clock = "clock1",
		ram_block13a_457.port_b_data_width = 1,
		ram_block13a_457.port_b_first_address = 229376,
		ram_block13a_457.port_b_first_bit_number = 9,
		ram_block13a_457.port_b_last_address = 237567,
		ram_block13a_457.port_b_logical_ram_depth = 262144,
		ram_block13a_457.port_b_logical_ram_width = 16,
		ram_block13a_457.port_b_read_enable_clock = "clock1",
		ram_block13a_457.ram_block_type = "AUTO",
		ram_block13a_457.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_458
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_458portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_458.clk0_core_clock_enable = "ena0",
		ram_block13a_458.clk0_input_clock_enable = "none",
		ram_block13a_458.clk1_core_clock_enable = "none",
		ram_block13a_458.clk1_input_clock_enable = "none",
		ram_block13a_458.clk1_output_clock_enable = "ena1",
		ram_block13a_458.connectivity_checking = "OFF",
		ram_block13a_458.data_interleave_offset_in_bits = 16,
		ram_block13a_458.data_interleave_width_in_bits = 1,
		ram_block13a_458.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_458.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_458.operation_mode = "dual_port",
		ram_block13a_458.port_a_address_width = 11,
		ram_block13a_458.port_a_data_width = 4,
		ram_block13a_458.port_a_first_address = 57344,
		ram_block13a_458.port_a_first_bit_number = 10,
		ram_block13a_458.port_a_last_address = 59391,
		ram_block13a_458.port_a_logical_ram_depth = 65536,
		ram_block13a_458.port_a_logical_ram_width = 64,
		ram_block13a_458.port_b_address_clear = "none",
		ram_block13a_458.port_b_address_clock = "clock1",
		ram_block13a_458.port_b_address_width = 13,
		ram_block13a_458.port_b_data_out_clear = "none",
		ram_block13a_458.port_b_data_out_clock = "clock1",
		ram_block13a_458.port_b_data_width = 1,
		ram_block13a_458.port_b_first_address = 229376,
		ram_block13a_458.port_b_first_bit_number = 10,
		ram_block13a_458.port_b_last_address = 237567,
		ram_block13a_458.port_b_logical_ram_depth = 262144,
		ram_block13a_458.port_b_logical_ram_width = 16,
		ram_block13a_458.port_b_read_enable_clock = "clock1",
		ram_block13a_458.ram_block_type = "AUTO",
		ram_block13a_458.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_459
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_459portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_459.clk0_core_clock_enable = "ena0",
		ram_block13a_459.clk0_input_clock_enable = "none",
		ram_block13a_459.clk1_core_clock_enable = "none",
		ram_block13a_459.clk1_input_clock_enable = "none",
		ram_block13a_459.clk1_output_clock_enable = "ena1",
		ram_block13a_459.connectivity_checking = "OFF",
		ram_block13a_459.data_interleave_offset_in_bits = 16,
		ram_block13a_459.data_interleave_width_in_bits = 1,
		ram_block13a_459.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_459.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_459.operation_mode = "dual_port",
		ram_block13a_459.port_a_address_width = 11,
		ram_block13a_459.port_a_data_width = 4,
		ram_block13a_459.port_a_first_address = 57344,
		ram_block13a_459.port_a_first_bit_number = 11,
		ram_block13a_459.port_a_last_address = 59391,
		ram_block13a_459.port_a_logical_ram_depth = 65536,
		ram_block13a_459.port_a_logical_ram_width = 64,
		ram_block13a_459.port_b_address_clear = "none",
		ram_block13a_459.port_b_address_clock = "clock1",
		ram_block13a_459.port_b_address_width = 13,
		ram_block13a_459.port_b_data_out_clear = "none",
		ram_block13a_459.port_b_data_out_clock = "clock1",
		ram_block13a_459.port_b_data_width = 1,
		ram_block13a_459.port_b_first_address = 229376,
		ram_block13a_459.port_b_first_bit_number = 11,
		ram_block13a_459.port_b_last_address = 237567,
		ram_block13a_459.port_b_logical_ram_depth = 262144,
		ram_block13a_459.port_b_logical_ram_width = 16,
		ram_block13a_459.port_b_read_enable_clock = "clock1",
		ram_block13a_459.ram_block_type = "AUTO",
		ram_block13a_459.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_460
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_460portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_460.clk0_core_clock_enable = "ena0",
		ram_block13a_460.clk0_input_clock_enable = "none",
		ram_block13a_460.clk1_core_clock_enable = "none",
		ram_block13a_460.clk1_input_clock_enable = "none",
		ram_block13a_460.clk1_output_clock_enable = "ena1",
		ram_block13a_460.connectivity_checking = "OFF",
		ram_block13a_460.data_interleave_offset_in_bits = 16,
		ram_block13a_460.data_interleave_width_in_bits = 1,
		ram_block13a_460.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_460.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_460.operation_mode = "dual_port",
		ram_block13a_460.port_a_address_width = 11,
		ram_block13a_460.port_a_data_width = 4,
		ram_block13a_460.port_a_first_address = 57344,
		ram_block13a_460.port_a_first_bit_number = 12,
		ram_block13a_460.port_a_last_address = 59391,
		ram_block13a_460.port_a_logical_ram_depth = 65536,
		ram_block13a_460.port_a_logical_ram_width = 64,
		ram_block13a_460.port_b_address_clear = "none",
		ram_block13a_460.port_b_address_clock = "clock1",
		ram_block13a_460.port_b_address_width = 13,
		ram_block13a_460.port_b_data_out_clear = "none",
		ram_block13a_460.port_b_data_out_clock = "clock1",
		ram_block13a_460.port_b_data_width = 1,
		ram_block13a_460.port_b_first_address = 229376,
		ram_block13a_460.port_b_first_bit_number = 12,
		ram_block13a_460.port_b_last_address = 237567,
		ram_block13a_460.port_b_logical_ram_depth = 262144,
		ram_block13a_460.port_b_logical_ram_width = 16,
		ram_block13a_460.port_b_read_enable_clock = "clock1",
		ram_block13a_460.ram_block_type = "AUTO",
		ram_block13a_460.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_461
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_461portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_461.clk0_core_clock_enable = "ena0",
		ram_block13a_461.clk0_input_clock_enable = "none",
		ram_block13a_461.clk1_core_clock_enable = "none",
		ram_block13a_461.clk1_input_clock_enable = "none",
		ram_block13a_461.clk1_output_clock_enable = "ena1",
		ram_block13a_461.connectivity_checking = "OFF",
		ram_block13a_461.data_interleave_offset_in_bits = 16,
		ram_block13a_461.data_interleave_width_in_bits = 1,
		ram_block13a_461.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_461.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_461.operation_mode = "dual_port",
		ram_block13a_461.port_a_address_width = 11,
		ram_block13a_461.port_a_data_width = 4,
		ram_block13a_461.port_a_first_address = 57344,
		ram_block13a_461.port_a_first_bit_number = 13,
		ram_block13a_461.port_a_last_address = 59391,
		ram_block13a_461.port_a_logical_ram_depth = 65536,
		ram_block13a_461.port_a_logical_ram_width = 64,
		ram_block13a_461.port_b_address_clear = "none",
		ram_block13a_461.port_b_address_clock = "clock1",
		ram_block13a_461.port_b_address_width = 13,
		ram_block13a_461.port_b_data_out_clear = "none",
		ram_block13a_461.port_b_data_out_clock = "clock1",
		ram_block13a_461.port_b_data_width = 1,
		ram_block13a_461.port_b_first_address = 229376,
		ram_block13a_461.port_b_first_bit_number = 13,
		ram_block13a_461.port_b_last_address = 237567,
		ram_block13a_461.port_b_logical_ram_depth = 262144,
		ram_block13a_461.port_b_logical_ram_width = 16,
		ram_block13a_461.port_b_read_enable_clock = "clock1",
		ram_block13a_461.ram_block_type = "AUTO",
		ram_block13a_461.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_462
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_462portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_462.clk0_core_clock_enable = "ena0",
		ram_block13a_462.clk0_input_clock_enable = "none",
		ram_block13a_462.clk1_core_clock_enable = "none",
		ram_block13a_462.clk1_input_clock_enable = "none",
		ram_block13a_462.clk1_output_clock_enable = "ena1",
		ram_block13a_462.connectivity_checking = "OFF",
		ram_block13a_462.data_interleave_offset_in_bits = 16,
		ram_block13a_462.data_interleave_width_in_bits = 1,
		ram_block13a_462.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_462.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_462.operation_mode = "dual_port",
		ram_block13a_462.port_a_address_width = 11,
		ram_block13a_462.port_a_data_width = 4,
		ram_block13a_462.port_a_first_address = 57344,
		ram_block13a_462.port_a_first_bit_number = 14,
		ram_block13a_462.port_a_last_address = 59391,
		ram_block13a_462.port_a_logical_ram_depth = 65536,
		ram_block13a_462.port_a_logical_ram_width = 64,
		ram_block13a_462.port_b_address_clear = "none",
		ram_block13a_462.port_b_address_clock = "clock1",
		ram_block13a_462.port_b_address_width = 13,
		ram_block13a_462.port_b_data_out_clear = "none",
		ram_block13a_462.port_b_data_out_clock = "clock1",
		ram_block13a_462.port_b_data_width = 1,
		ram_block13a_462.port_b_first_address = 229376,
		ram_block13a_462.port_b_first_bit_number = 14,
		ram_block13a_462.port_b_last_address = 237567,
		ram_block13a_462.port_b_logical_ram_depth = 262144,
		ram_block13a_462.port_b_logical_ram_width = 16,
		ram_block13a_462.port_b_read_enable_clock = "clock1",
		ram_block13a_462.ram_block_type = "AUTO",
		ram_block13a_462.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_463
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_463portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_463.clk0_core_clock_enable = "ena0",
		ram_block13a_463.clk0_input_clock_enable = "none",
		ram_block13a_463.clk1_core_clock_enable = "none",
		ram_block13a_463.clk1_input_clock_enable = "none",
		ram_block13a_463.clk1_output_clock_enable = "ena1",
		ram_block13a_463.connectivity_checking = "OFF",
		ram_block13a_463.data_interleave_offset_in_bits = 16,
		ram_block13a_463.data_interleave_width_in_bits = 1,
		ram_block13a_463.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_463.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_463.operation_mode = "dual_port",
		ram_block13a_463.port_a_address_width = 11,
		ram_block13a_463.port_a_data_width = 4,
		ram_block13a_463.port_a_first_address = 57344,
		ram_block13a_463.port_a_first_bit_number = 15,
		ram_block13a_463.port_a_last_address = 59391,
		ram_block13a_463.port_a_logical_ram_depth = 65536,
		ram_block13a_463.port_a_logical_ram_width = 64,
		ram_block13a_463.port_b_address_clear = "none",
		ram_block13a_463.port_b_address_clock = "clock1",
		ram_block13a_463.port_b_address_width = 13,
		ram_block13a_463.port_b_data_out_clear = "none",
		ram_block13a_463.port_b_data_out_clock = "clock1",
		ram_block13a_463.port_b_data_width = 1,
		ram_block13a_463.port_b_first_address = 229376,
		ram_block13a_463.port_b_first_bit_number = 15,
		ram_block13a_463.port_b_last_address = 237567,
		ram_block13a_463.port_b_logical_ram_depth = 262144,
		ram_block13a_463.port_b_logical_ram_width = 16,
		ram_block13a_463.port_b_read_enable_clock = "clock1",
		ram_block13a_463.ram_block_type = "AUTO",
		ram_block13a_463.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_464
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_464portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_464.clk0_core_clock_enable = "ena0",
		ram_block13a_464.clk0_input_clock_enable = "none",
		ram_block13a_464.clk1_core_clock_enable = "none",
		ram_block13a_464.clk1_input_clock_enable = "none",
		ram_block13a_464.clk1_output_clock_enable = "ena1",
		ram_block13a_464.connectivity_checking = "OFF",
		ram_block13a_464.data_interleave_offset_in_bits = 16,
		ram_block13a_464.data_interleave_width_in_bits = 1,
		ram_block13a_464.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_464.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_464.operation_mode = "dual_port",
		ram_block13a_464.port_a_address_width = 11,
		ram_block13a_464.port_a_data_width = 4,
		ram_block13a_464.port_a_first_address = 59392,
		ram_block13a_464.port_a_first_bit_number = 0,
		ram_block13a_464.port_a_last_address = 61439,
		ram_block13a_464.port_a_logical_ram_depth = 65536,
		ram_block13a_464.port_a_logical_ram_width = 64,
		ram_block13a_464.port_b_address_clear = "none",
		ram_block13a_464.port_b_address_clock = "clock1",
		ram_block13a_464.port_b_address_width = 13,
		ram_block13a_464.port_b_data_out_clear = "none",
		ram_block13a_464.port_b_data_out_clock = "clock1",
		ram_block13a_464.port_b_data_width = 1,
		ram_block13a_464.port_b_first_address = 237568,
		ram_block13a_464.port_b_first_bit_number = 0,
		ram_block13a_464.port_b_last_address = 245759,
		ram_block13a_464.port_b_logical_ram_depth = 262144,
		ram_block13a_464.port_b_logical_ram_width = 16,
		ram_block13a_464.port_b_read_enable_clock = "clock1",
		ram_block13a_464.ram_block_type = "AUTO",
		ram_block13a_464.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_465
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_465portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_465.clk0_core_clock_enable = "ena0",
		ram_block13a_465.clk0_input_clock_enable = "none",
		ram_block13a_465.clk1_core_clock_enable = "none",
		ram_block13a_465.clk1_input_clock_enable = "none",
		ram_block13a_465.clk1_output_clock_enable = "ena1",
		ram_block13a_465.connectivity_checking = "OFF",
		ram_block13a_465.data_interleave_offset_in_bits = 16,
		ram_block13a_465.data_interleave_width_in_bits = 1,
		ram_block13a_465.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_465.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_465.operation_mode = "dual_port",
		ram_block13a_465.port_a_address_width = 11,
		ram_block13a_465.port_a_data_width = 4,
		ram_block13a_465.port_a_first_address = 59392,
		ram_block13a_465.port_a_first_bit_number = 1,
		ram_block13a_465.port_a_last_address = 61439,
		ram_block13a_465.port_a_logical_ram_depth = 65536,
		ram_block13a_465.port_a_logical_ram_width = 64,
		ram_block13a_465.port_b_address_clear = "none",
		ram_block13a_465.port_b_address_clock = "clock1",
		ram_block13a_465.port_b_address_width = 13,
		ram_block13a_465.port_b_data_out_clear = "none",
		ram_block13a_465.port_b_data_out_clock = "clock1",
		ram_block13a_465.port_b_data_width = 1,
		ram_block13a_465.port_b_first_address = 237568,
		ram_block13a_465.port_b_first_bit_number = 1,
		ram_block13a_465.port_b_last_address = 245759,
		ram_block13a_465.port_b_logical_ram_depth = 262144,
		ram_block13a_465.port_b_logical_ram_width = 16,
		ram_block13a_465.port_b_read_enable_clock = "clock1",
		ram_block13a_465.ram_block_type = "AUTO",
		ram_block13a_465.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_466
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_466portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_466.clk0_core_clock_enable = "ena0",
		ram_block13a_466.clk0_input_clock_enable = "none",
		ram_block13a_466.clk1_core_clock_enable = "none",
		ram_block13a_466.clk1_input_clock_enable = "none",
		ram_block13a_466.clk1_output_clock_enable = "ena1",
		ram_block13a_466.connectivity_checking = "OFF",
		ram_block13a_466.data_interleave_offset_in_bits = 16,
		ram_block13a_466.data_interleave_width_in_bits = 1,
		ram_block13a_466.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_466.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_466.operation_mode = "dual_port",
		ram_block13a_466.port_a_address_width = 11,
		ram_block13a_466.port_a_data_width = 4,
		ram_block13a_466.port_a_first_address = 59392,
		ram_block13a_466.port_a_first_bit_number = 2,
		ram_block13a_466.port_a_last_address = 61439,
		ram_block13a_466.port_a_logical_ram_depth = 65536,
		ram_block13a_466.port_a_logical_ram_width = 64,
		ram_block13a_466.port_b_address_clear = "none",
		ram_block13a_466.port_b_address_clock = "clock1",
		ram_block13a_466.port_b_address_width = 13,
		ram_block13a_466.port_b_data_out_clear = "none",
		ram_block13a_466.port_b_data_out_clock = "clock1",
		ram_block13a_466.port_b_data_width = 1,
		ram_block13a_466.port_b_first_address = 237568,
		ram_block13a_466.port_b_first_bit_number = 2,
		ram_block13a_466.port_b_last_address = 245759,
		ram_block13a_466.port_b_logical_ram_depth = 262144,
		ram_block13a_466.port_b_logical_ram_width = 16,
		ram_block13a_466.port_b_read_enable_clock = "clock1",
		ram_block13a_466.ram_block_type = "AUTO",
		ram_block13a_466.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_467
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_467portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_467.clk0_core_clock_enable = "ena0",
		ram_block13a_467.clk0_input_clock_enable = "none",
		ram_block13a_467.clk1_core_clock_enable = "none",
		ram_block13a_467.clk1_input_clock_enable = "none",
		ram_block13a_467.clk1_output_clock_enable = "ena1",
		ram_block13a_467.connectivity_checking = "OFF",
		ram_block13a_467.data_interleave_offset_in_bits = 16,
		ram_block13a_467.data_interleave_width_in_bits = 1,
		ram_block13a_467.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_467.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_467.operation_mode = "dual_port",
		ram_block13a_467.port_a_address_width = 11,
		ram_block13a_467.port_a_data_width = 4,
		ram_block13a_467.port_a_first_address = 59392,
		ram_block13a_467.port_a_first_bit_number = 3,
		ram_block13a_467.port_a_last_address = 61439,
		ram_block13a_467.port_a_logical_ram_depth = 65536,
		ram_block13a_467.port_a_logical_ram_width = 64,
		ram_block13a_467.port_b_address_clear = "none",
		ram_block13a_467.port_b_address_clock = "clock1",
		ram_block13a_467.port_b_address_width = 13,
		ram_block13a_467.port_b_data_out_clear = "none",
		ram_block13a_467.port_b_data_out_clock = "clock1",
		ram_block13a_467.port_b_data_width = 1,
		ram_block13a_467.port_b_first_address = 237568,
		ram_block13a_467.port_b_first_bit_number = 3,
		ram_block13a_467.port_b_last_address = 245759,
		ram_block13a_467.port_b_logical_ram_depth = 262144,
		ram_block13a_467.port_b_logical_ram_width = 16,
		ram_block13a_467.port_b_read_enable_clock = "clock1",
		ram_block13a_467.ram_block_type = "AUTO",
		ram_block13a_467.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_468
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_468portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_468.clk0_core_clock_enable = "ena0",
		ram_block13a_468.clk0_input_clock_enable = "none",
		ram_block13a_468.clk1_core_clock_enable = "none",
		ram_block13a_468.clk1_input_clock_enable = "none",
		ram_block13a_468.clk1_output_clock_enable = "ena1",
		ram_block13a_468.connectivity_checking = "OFF",
		ram_block13a_468.data_interleave_offset_in_bits = 16,
		ram_block13a_468.data_interleave_width_in_bits = 1,
		ram_block13a_468.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_468.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_468.operation_mode = "dual_port",
		ram_block13a_468.port_a_address_width = 11,
		ram_block13a_468.port_a_data_width = 4,
		ram_block13a_468.port_a_first_address = 59392,
		ram_block13a_468.port_a_first_bit_number = 4,
		ram_block13a_468.port_a_last_address = 61439,
		ram_block13a_468.port_a_logical_ram_depth = 65536,
		ram_block13a_468.port_a_logical_ram_width = 64,
		ram_block13a_468.port_b_address_clear = "none",
		ram_block13a_468.port_b_address_clock = "clock1",
		ram_block13a_468.port_b_address_width = 13,
		ram_block13a_468.port_b_data_out_clear = "none",
		ram_block13a_468.port_b_data_out_clock = "clock1",
		ram_block13a_468.port_b_data_width = 1,
		ram_block13a_468.port_b_first_address = 237568,
		ram_block13a_468.port_b_first_bit_number = 4,
		ram_block13a_468.port_b_last_address = 245759,
		ram_block13a_468.port_b_logical_ram_depth = 262144,
		ram_block13a_468.port_b_logical_ram_width = 16,
		ram_block13a_468.port_b_read_enable_clock = "clock1",
		ram_block13a_468.ram_block_type = "AUTO",
		ram_block13a_468.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_469
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_469portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_469.clk0_core_clock_enable = "ena0",
		ram_block13a_469.clk0_input_clock_enable = "none",
		ram_block13a_469.clk1_core_clock_enable = "none",
		ram_block13a_469.clk1_input_clock_enable = "none",
		ram_block13a_469.clk1_output_clock_enable = "ena1",
		ram_block13a_469.connectivity_checking = "OFF",
		ram_block13a_469.data_interleave_offset_in_bits = 16,
		ram_block13a_469.data_interleave_width_in_bits = 1,
		ram_block13a_469.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_469.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_469.operation_mode = "dual_port",
		ram_block13a_469.port_a_address_width = 11,
		ram_block13a_469.port_a_data_width = 4,
		ram_block13a_469.port_a_first_address = 59392,
		ram_block13a_469.port_a_first_bit_number = 5,
		ram_block13a_469.port_a_last_address = 61439,
		ram_block13a_469.port_a_logical_ram_depth = 65536,
		ram_block13a_469.port_a_logical_ram_width = 64,
		ram_block13a_469.port_b_address_clear = "none",
		ram_block13a_469.port_b_address_clock = "clock1",
		ram_block13a_469.port_b_address_width = 13,
		ram_block13a_469.port_b_data_out_clear = "none",
		ram_block13a_469.port_b_data_out_clock = "clock1",
		ram_block13a_469.port_b_data_width = 1,
		ram_block13a_469.port_b_first_address = 237568,
		ram_block13a_469.port_b_first_bit_number = 5,
		ram_block13a_469.port_b_last_address = 245759,
		ram_block13a_469.port_b_logical_ram_depth = 262144,
		ram_block13a_469.port_b_logical_ram_width = 16,
		ram_block13a_469.port_b_read_enable_clock = "clock1",
		ram_block13a_469.ram_block_type = "AUTO",
		ram_block13a_469.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_470
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_470portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_470.clk0_core_clock_enable = "ena0",
		ram_block13a_470.clk0_input_clock_enable = "none",
		ram_block13a_470.clk1_core_clock_enable = "none",
		ram_block13a_470.clk1_input_clock_enable = "none",
		ram_block13a_470.clk1_output_clock_enable = "ena1",
		ram_block13a_470.connectivity_checking = "OFF",
		ram_block13a_470.data_interleave_offset_in_bits = 16,
		ram_block13a_470.data_interleave_width_in_bits = 1,
		ram_block13a_470.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_470.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_470.operation_mode = "dual_port",
		ram_block13a_470.port_a_address_width = 11,
		ram_block13a_470.port_a_data_width = 4,
		ram_block13a_470.port_a_first_address = 59392,
		ram_block13a_470.port_a_first_bit_number = 6,
		ram_block13a_470.port_a_last_address = 61439,
		ram_block13a_470.port_a_logical_ram_depth = 65536,
		ram_block13a_470.port_a_logical_ram_width = 64,
		ram_block13a_470.port_b_address_clear = "none",
		ram_block13a_470.port_b_address_clock = "clock1",
		ram_block13a_470.port_b_address_width = 13,
		ram_block13a_470.port_b_data_out_clear = "none",
		ram_block13a_470.port_b_data_out_clock = "clock1",
		ram_block13a_470.port_b_data_width = 1,
		ram_block13a_470.port_b_first_address = 237568,
		ram_block13a_470.port_b_first_bit_number = 6,
		ram_block13a_470.port_b_last_address = 245759,
		ram_block13a_470.port_b_logical_ram_depth = 262144,
		ram_block13a_470.port_b_logical_ram_width = 16,
		ram_block13a_470.port_b_read_enable_clock = "clock1",
		ram_block13a_470.ram_block_type = "AUTO",
		ram_block13a_470.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_471
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_471portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_471.clk0_core_clock_enable = "ena0",
		ram_block13a_471.clk0_input_clock_enable = "none",
		ram_block13a_471.clk1_core_clock_enable = "none",
		ram_block13a_471.clk1_input_clock_enable = "none",
		ram_block13a_471.clk1_output_clock_enable = "ena1",
		ram_block13a_471.connectivity_checking = "OFF",
		ram_block13a_471.data_interleave_offset_in_bits = 16,
		ram_block13a_471.data_interleave_width_in_bits = 1,
		ram_block13a_471.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_471.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_471.operation_mode = "dual_port",
		ram_block13a_471.port_a_address_width = 11,
		ram_block13a_471.port_a_data_width = 4,
		ram_block13a_471.port_a_first_address = 59392,
		ram_block13a_471.port_a_first_bit_number = 7,
		ram_block13a_471.port_a_last_address = 61439,
		ram_block13a_471.port_a_logical_ram_depth = 65536,
		ram_block13a_471.port_a_logical_ram_width = 64,
		ram_block13a_471.port_b_address_clear = "none",
		ram_block13a_471.port_b_address_clock = "clock1",
		ram_block13a_471.port_b_address_width = 13,
		ram_block13a_471.port_b_data_out_clear = "none",
		ram_block13a_471.port_b_data_out_clock = "clock1",
		ram_block13a_471.port_b_data_width = 1,
		ram_block13a_471.port_b_first_address = 237568,
		ram_block13a_471.port_b_first_bit_number = 7,
		ram_block13a_471.port_b_last_address = 245759,
		ram_block13a_471.port_b_logical_ram_depth = 262144,
		ram_block13a_471.port_b_logical_ram_width = 16,
		ram_block13a_471.port_b_read_enable_clock = "clock1",
		ram_block13a_471.ram_block_type = "AUTO",
		ram_block13a_471.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_472
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_472portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_472.clk0_core_clock_enable = "ena0",
		ram_block13a_472.clk0_input_clock_enable = "none",
		ram_block13a_472.clk1_core_clock_enable = "none",
		ram_block13a_472.clk1_input_clock_enable = "none",
		ram_block13a_472.clk1_output_clock_enable = "ena1",
		ram_block13a_472.connectivity_checking = "OFF",
		ram_block13a_472.data_interleave_offset_in_bits = 16,
		ram_block13a_472.data_interleave_width_in_bits = 1,
		ram_block13a_472.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_472.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_472.operation_mode = "dual_port",
		ram_block13a_472.port_a_address_width = 11,
		ram_block13a_472.port_a_data_width = 4,
		ram_block13a_472.port_a_first_address = 59392,
		ram_block13a_472.port_a_first_bit_number = 8,
		ram_block13a_472.port_a_last_address = 61439,
		ram_block13a_472.port_a_logical_ram_depth = 65536,
		ram_block13a_472.port_a_logical_ram_width = 64,
		ram_block13a_472.port_b_address_clear = "none",
		ram_block13a_472.port_b_address_clock = "clock1",
		ram_block13a_472.port_b_address_width = 13,
		ram_block13a_472.port_b_data_out_clear = "none",
		ram_block13a_472.port_b_data_out_clock = "clock1",
		ram_block13a_472.port_b_data_width = 1,
		ram_block13a_472.port_b_first_address = 237568,
		ram_block13a_472.port_b_first_bit_number = 8,
		ram_block13a_472.port_b_last_address = 245759,
		ram_block13a_472.port_b_logical_ram_depth = 262144,
		ram_block13a_472.port_b_logical_ram_width = 16,
		ram_block13a_472.port_b_read_enable_clock = "clock1",
		ram_block13a_472.ram_block_type = "AUTO",
		ram_block13a_472.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_473
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_473portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_473.clk0_core_clock_enable = "ena0",
		ram_block13a_473.clk0_input_clock_enable = "none",
		ram_block13a_473.clk1_core_clock_enable = "none",
		ram_block13a_473.clk1_input_clock_enable = "none",
		ram_block13a_473.clk1_output_clock_enable = "ena1",
		ram_block13a_473.connectivity_checking = "OFF",
		ram_block13a_473.data_interleave_offset_in_bits = 16,
		ram_block13a_473.data_interleave_width_in_bits = 1,
		ram_block13a_473.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_473.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_473.operation_mode = "dual_port",
		ram_block13a_473.port_a_address_width = 11,
		ram_block13a_473.port_a_data_width = 4,
		ram_block13a_473.port_a_first_address = 59392,
		ram_block13a_473.port_a_first_bit_number = 9,
		ram_block13a_473.port_a_last_address = 61439,
		ram_block13a_473.port_a_logical_ram_depth = 65536,
		ram_block13a_473.port_a_logical_ram_width = 64,
		ram_block13a_473.port_b_address_clear = "none",
		ram_block13a_473.port_b_address_clock = "clock1",
		ram_block13a_473.port_b_address_width = 13,
		ram_block13a_473.port_b_data_out_clear = "none",
		ram_block13a_473.port_b_data_out_clock = "clock1",
		ram_block13a_473.port_b_data_width = 1,
		ram_block13a_473.port_b_first_address = 237568,
		ram_block13a_473.port_b_first_bit_number = 9,
		ram_block13a_473.port_b_last_address = 245759,
		ram_block13a_473.port_b_logical_ram_depth = 262144,
		ram_block13a_473.port_b_logical_ram_width = 16,
		ram_block13a_473.port_b_read_enable_clock = "clock1",
		ram_block13a_473.ram_block_type = "AUTO",
		ram_block13a_473.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_474
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_474portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_474.clk0_core_clock_enable = "ena0",
		ram_block13a_474.clk0_input_clock_enable = "none",
		ram_block13a_474.clk1_core_clock_enable = "none",
		ram_block13a_474.clk1_input_clock_enable = "none",
		ram_block13a_474.clk1_output_clock_enable = "ena1",
		ram_block13a_474.connectivity_checking = "OFF",
		ram_block13a_474.data_interleave_offset_in_bits = 16,
		ram_block13a_474.data_interleave_width_in_bits = 1,
		ram_block13a_474.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_474.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_474.operation_mode = "dual_port",
		ram_block13a_474.port_a_address_width = 11,
		ram_block13a_474.port_a_data_width = 4,
		ram_block13a_474.port_a_first_address = 59392,
		ram_block13a_474.port_a_first_bit_number = 10,
		ram_block13a_474.port_a_last_address = 61439,
		ram_block13a_474.port_a_logical_ram_depth = 65536,
		ram_block13a_474.port_a_logical_ram_width = 64,
		ram_block13a_474.port_b_address_clear = "none",
		ram_block13a_474.port_b_address_clock = "clock1",
		ram_block13a_474.port_b_address_width = 13,
		ram_block13a_474.port_b_data_out_clear = "none",
		ram_block13a_474.port_b_data_out_clock = "clock1",
		ram_block13a_474.port_b_data_width = 1,
		ram_block13a_474.port_b_first_address = 237568,
		ram_block13a_474.port_b_first_bit_number = 10,
		ram_block13a_474.port_b_last_address = 245759,
		ram_block13a_474.port_b_logical_ram_depth = 262144,
		ram_block13a_474.port_b_logical_ram_width = 16,
		ram_block13a_474.port_b_read_enable_clock = "clock1",
		ram_block13a_474.ram_block_type = "AUTO",
		ram_block13a_474.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_475
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_475portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_475.clk0_core_clock_enable = "ena0",
		ram_block13a_475.clk0_input_clock_enable = "none",
		ram_block13a_475.clk1_core_clock_enable = "none",
		ram_block13a_475.clk1_input_clock_enable = "none",
		ram_block13a_475.clk1_output_clock_enable = "ena1",
		ram_block13a_475.connectivity_checking = "OFF",
		ram_block13a_475.data_interleave_offset_in_bits = 16,
		ram_block13a_475.data_interleave_width_in_bits = 1,
		ram_block13a_475.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_475.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_475.operation_mode = "dual_port",
		ram_block13a_475.port_a_address_width = 11,
		ram_block13a_475.port_a_data_width = 4,
		ram_block13a_475.port_a_first_address = 59392,
		ram_block13a_475.port_a_first_bit_number = 11,
		ram_block13a_475.port_a_last_address = 61439,
		ram_block13a_475.port_a_logical_ram_depth = 65536,
		ram_block13a_475.port_a_logical_ram_width = 64,
		ram_block13a_475.port_b_address_clear = "none",
		ram_block13a_475.port_b_address_clock = "clock1",
		ram_block13a_475.port_b_address_width = 13,
		ram_block13a_475.port_b_data_out_clear = "none",
		ram_block13a_475.port_b_data_out_clock = "clock1",
		ram_block13a_475.port_b_data_width = 1,
		ram_block13a_475.port_b_first_address = 237568,
		ram_block13a_475.port_b_first_bit_number = 11,
		ram_block13a_475.port_b_last_address = 245759,
		ram_block13a_475.port_b_logical_ram_depth = 262144,
		ram_block13a_475.port_b_logical_ram_width = 16,
		ram_block13a_475.port_b_read_enable_clock = "clock1",
		ram_block13a_475.ram_block_type = "AUTO",
		ram_block13a_475.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_476
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_476portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_476.clk0_core_clock_enable = "ena0",
		ram_block13a_476.clk0_input_clock_enable = "none",
		ram_block13a_476.clk1_core_clock_enable = "none",
		ram_block13a_476.clk1_input_clock_enable = "none",
		ram_block13a_476.clk1_output_clock_enable = "ena1",
		ram_block13a_476.connectivity_checking = "OFF",
		ram_block13a_476.data_interleave_offset_in_bits = 16,
		ram_block13a_476.data_interleave_width_in_bits = 1,
		ram_block13a_476.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_476.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_476.operation_mode = "dual_port",
		ram_block13a_476.port_a_address_width = 11,
		ram_block13a_476.port_a_data_width = 4,
		ram_block13a_476.port_a_first_address = 59392,
		ram_block13a_476.port_a_first_bit_number = 12,
		ram_block13a_476.port_a_last_address = 61439,
		ram_block13a_476.port_a_logical_ram_depth = 65536,
		ram_block13a_476.port_a_logical_ram_width = 64,
		ram_block13a_476.port_b_address_clear = "none",
		ram_block13a_476.port_b_address_clock = "clock1",
		ram_block13a_476.port_b_address_width = 13,
		ram_block13a_476.port_b_data_out_clear = "none",
		ram_block13a_476.port_b_data_out_clock = "clock1",
		ram_block13a_476.port_b_data_width = 1,
		ram_block13a_476.port_b_first_address = 237568,
		ram_block13a_476.port_b_first_bit_number = 12,
		ram_block13a_476.port_b_last_address = 245759,
		ram_block13a_476.port_b_logical_ram_depth = 262144,
		ram_block13a_476.port_b_logical_ram_width = 16,
		ram_block13a_476.port_b_read_enable_clock = "clock1",
		ram_block13a_476.ram_block_type = "AUTO",
		ram_block13a_476.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_477
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_477portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_477.clk0_core_clock_enable = "ena0",
		ram_block13a_477.clk0_input_clock_enable = "none",
		ram_block13a_477.clk1_core_clock_enable = "none",
		ram_block13a_477.clk1_input_clock_enable = "none",
		ram_block13a_477.clk1_output_clock_enable = "ena1",
		ram_block13a_477.connectivity_checking = "OFF",
		ram_block13a_477.data_interleave_offset_in_bits = 16,
		ram_block13a_477.data_interleave_width_in_bits = 1,
		ram_block13a_477.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_477.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_477.operation_mode = "dual_port",
		ram_block13a_477.port_a_address_width = 11,
		ram_block13a_477.port_a_data_width = 4,
		ram_block13a_477.port_a_first_address = 59392,
		ram_block13a_477.port_a_first_bit_number = 13,
		ram_block13a_477.port_a_last_address = 61439,
		ram_block13a_477.port_a_logical_ram_depth = 65536,
		ram_block13a_477.port_a_logical_ram_width = 64,
		ram_block13a_477.port_b_address_clear = "none",
		ram_block13a_477.port_b_address_clock = "clock1",
		ram_block13a_477.port_b_address_width = 13,
		ram_block13a_477.port_b_data_out_clear = "none",
		ram_block13a_477.port_b_data_out_clock = "clock1",
		ram_block13a_477.port_b_data_width = 1,
		ram_block13a_477.port_b_first_address = 237568,
		ram_block13a_477.port_b_first_bit_number = 13,
		ram_block13a_477.port_b_last_address = 245759,
		ram_block13a_477.port_b_logical_ram_depth = 262144,
		ram_block13a_477.port_b_logical_ram_width = 16,
		ram_block13a_477.port_b_read_enable_clock = "clock1",
		ram_block13a_477.ram_block_type = "AUTO",
		ram_block13a_477.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_478
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_478portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_478.clk0_core_clock_enable = "ena0",
		ram_block13a_478.clk0_input_clock_enable = "none",
		ram_block13a_478.clk1_core_clock_enable = "none",
		ram_block13a_478.clk1_input_clock_enable = "none",
		ram_block13a_478.clk1_output_clock_enable = "ena1",
		ram_block13a_478.connectivity_checking = "OFF",
		ram_block13a_478.data_interleave_offset_in_bits = 16,
		ram_block13a_478.data_interleave_width_in_bits = 1,
		ram_block13a_478.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_478.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_478.operation_mode = "dual_port",
		ram_block13a_478.port_a_address_width = 11,
		ram_block13a_478.port_a_data_width = 4,
		ram_block13a_478.port_a_first_address = 59392,
		ram_block13a_478.port_a_first_bit_number = 14,
		ram_block13a_478.port_a_last_address = 61439,
		ram_block13a_478.port_a_logical_ram_depth = 65536,
		ram_block13a_478.port_a_logical_ram_width = 64,
		ram_block13a_478.port_b_address_clear = "none",
		ram_block13a_478.port_b_address_clock = "clock1",
		ram_block13a_478.port_b_address_width = 13,
		ram_block13a_478.port_b_data_out_clear = "none",
		ram_block13a_478.port_b_data_out_clock = "clock1",
		ram_block13a_478.port_b_data_width = 1,
		ram_block13a_478.port_b_first_address = 237568,
		ram_block13a_478.port_b_first_bit_number = 14,
		ram_block13a_478.port_b_last_address = 245759,
		ram_block13a_478.port_b_logical_ram_depth = 262144,
		ram_block13a_478.port_b_logical_ram_width = 16,
		ram_block13a_478.port_b_read_enable_clock = "clock1",
		ram_block13a_478.ram_block_type = "AUTO",
		ram_block13a_478.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_479
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_479portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_479.clk0_core_clock_enable = "ena0",
		ram_block13a_479.clk0_input_clock_enable = "none",
		ram_block13a_479.clk1_core_clock_enable = "none",
		ram_block13a_479.clk1_input_clock_enable = "none",
		ram_block13a_479.clk1_output_clock_enable = "ena1",
		ram_block13a_479.connectivity_checking = "OFF",
		ram_block13a_479.data_interleave_offset_in_bits = 16,
		ram_block13a_479.data_interleave_width_in_bits = 1,
		ram_block13a_479.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_479.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_479.operation_mode = "dual_port",
		ram_block13a_479.port_a_address_width = 11,
		ram_block13a_479.port_a_data_width = 4,
		ram_block13a_479.port_a_first_address = 59392,
		ram_block13a_479.port_a_first_bit_number = 15,
		ram_block13a_479.port_a_last_address = 61439,
		ram_block13a_479.port_a_logical_ram_depth = 65536,
		ram_block13a_479.port_a_logical_ram_width = 64,
		ram_block13a_479.port_b_address_clear = "none",
		ram_block13a_479.port_b_address_clock = "clock1",
		ram_block13a_479.port_b_address_width = 13,
		ram_block13a_479.port_b_data_out_clear = "none",
		ram_block13a_479.port_b_data_out_clock = "clock1",
		ram_block13a_479.port_b_data_width = 1,
		ram_block13a_479.port_b_first_address = 237568,
		ram_block13a_479.port_b_first_bit_number = 15,
		ram_block13a_479.port_b_last_address = 245759,
		ram_block13a_479.port_b_logical_ram_depth = 262144,
		ram_block13a_479.port_b_logical_ram_width = 16,
		ram_block13a_479.port_b_read_enable_clock = "clock1",
		ram_block13a_479.ram_block_type = "AUTO",
		ram_block13a_479.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_480
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_480portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_480.clk0_core_clock_enable = "ena0",
		ram_block13a_480.clk0_input_clock_enable = "none",
		ram_block13a_480.clk1_core_clock_enable = "none",
		ram_block13a_480.clk1_input_clock_enable = "none",
		ram_block13a_480.clk1_output_clock_enable = "ena1",
		ram_block13a_480.connectivity_checking = "OFF",
		ram_block13a_480.data_interleave_offset_in_bits = 16,
		ram_block13a_480.data_interleave_width_in_bits = 1,
		ram_block13a_480.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_480.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_480.operation_mode = "dual_port",
		ram_block13a_480.port_a_address_width = 11,
		ram_block13a_480.port_a_data_width = 4,
		ram_block13a_480.port_a_first_address = 61440,
		ram_block13a_480.port_a_first_bit_number = 0,
		ram_block13a_480.port_a_last_address = 63487,
		ram_block13a_480.port_a_logical_ram_depth = 65536,
		ram_block13a_480.port_a_logical_ram_width = 64,
		ram_block13a_480.port_b_address_clear = "none",
		ram_block13a_480.port_b_address_clock = "clock1",
		ram_block13a_480.port_b_address_width = 13,
		ram_block13a_480.port_b_data_out_clear = "none",
		ram_block13a_480.port_b_data_out_clock = "clock1",
		ram_block13a_480.port_b_data_width = 1,
		ram_block13a_480.port_b_first_address = 245760,
		ram_block13a_480.port_b_first_bit_number = 0,
		ram_block13a_480.port_b_last_address = 253951,
		ram_block13a_480.port_b_logical_ram_depth = 262144,
		ram_block13a_480.port_b_logical_ram_width = 16,
		ram_block13a_480.port_b_read_enable_clock = "clock1",
		ram_block13a_480.ram_block_type = "AUTO",
		ram_block13a_480.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_481
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_481portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_481.clk0_core_clock_enable = "ena0",
		ram_block13a_481.clk0_input_clock_enable = "none",
		ram_block13a_481.clk1_core_clock_enable = "none",
		ram_block13a_481.clk1_input_clock_enable = "none",
		ram_block13a_481.clk1_output_clock_enable = "ena1",
		ram_block13a_481.connectivity_checking = "OFF",
		ram_block13a_481.data_interleave_offset_in_bits = 16,
		ram_block13a_481.data_interleave_width_in_bits = 1,
		ram_block13a_481.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_481.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_481.operation_mode = "dual_port",
		ram_block13a_481.port_a_address_width = 11,
		ram_block13a_481.port_a_data_width = 4,
		ram_block13a_481.port_a_first_address = 61440,
		ram_block13a_481.port_a_first_bit_number = 1,
		ram_block13a_481.port_a_last_address = 63487,
		ram_block13a_481.port_a_logical_ram_depth = 65536,
		ram_block13a_481.port_a_logical_ram_width = 64,
		ram_block13a_481.port_b_address_clear = "none",
		ram_block13a_481.port_b_address_clock = "clock1",
		ram_block13a_481.port_b_address_width = 13,
		ram_block13a_481.port_b_data_out_clear = "none",
		ram_block13a_481.port_b_data_out_clock = "clock1",
		ram_block13a_481.port_b_data_width = 1,
		ram_block13a_481.port_b_first_address = 245760,
		ram_block13a_481.port_b_first_bit_number = 1,
		ram_block13a_481.port_b_last_address = 253951,
		ram_block13a_481.port_b_logical_ram_depth = 262144,
		ram_block13a_481.port_b_logical_ram_width = 16,
		ram_block13a_481.port_b_read_enable_clock = "clock1",
		ram_block13a_481.ram_block_type = "AUTO",
		ram_block13a_481.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_482
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_482portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_482.clk0_core_clock_enable = "ena0",
		ram_block13a_482.clk0_input_clock_enable = "none",
		ram_block13a_482.clk1_core_clock_enable = "none",
		ram_block13a_482.clk1_input_clock_enable = "none",
		ram_block13a_482.clk1_output_clock_enable = "ena1",
		ram_block13a_482.connectivity_checking = "OFF",
		ram_block13a_482.data_interleave_offset_in_bits = 16,
		ram_block13a_482.data_interleave_width_in_bits = 1,
		ram_block13a_482.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_482.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_482.operation_mode = "dual_port",
		ram_block13a_482.port_a_address_width = 11,
		ram_block13a_482.port_a_data_width = 4,
		ram_block13a_482.port_a_first_address = 61440,
		ram_block13a_482.port_a_first_bit_number = 2,
		ram_block13a_482.port_a_last_address = 63487,
		ram_block13a_482.port_a_logical_ram_depth = 65536,
		ram_block13a_482.port_a_logical_ram_width = 64,
		ram_block13a_482.port_b_address_clear = "none",
		ram_block13a_482.port_b_address_clock = "clock1",
		ram_block13a_482.port_b_address_width = 13,
		ram_block13a_482.port_b_data_out_clear = "none",
		ram_block13a_482.port_b_data_out_clock = "clock1",
		ram_block13a_482.port_b_data_width = 1,
		ram_block13a_482.port_b_first_address = 245760,
		ram_block13a_482.port_b_first_bit_number = 2,
		ram_block13a_482.port_b_last_address = 253951,
		ram_block13a_482.port_b_logical_ram_depth = 262144,
		ram_block13a_482.port_b_logical_ram_width = 16,
		ram_block13a_482.port_b_read_enable_clock = "clock1",
		ram_block13a_482.ram_block_type = "AUTO",
		ram_block13a_482.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_483
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_483portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_483.clk0_core_clock_enable = "ena0",
		ram_block13a_483.clk0_input_clock_enable = "none",
		ram_block13a_483.clk1_core_clock_enable = "none",
		ram_block13a_483.clk1_input_clock_enable = "none",
		ram_block13a_483.clk1_output_clock_enable = "ena1",
		ram_block13a_483.connectivity_checking = "OFF",
		ram_block13a_483.data_interleave_offset_in_bits = 16,
		ram_block13a_483.data_interleave_width_in_bits = 1,
		ram_block13a_483.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_483.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_483.operation_mode = "dual_port",
		ram_block13a_483.port_a_address_width = 11,
		ram_block13a_483.port_a_data_width = 4,
		ram_block13a_483.port_a_first_address = 61440,
		ram_block13a_483.port_a_first_bit_number = 3,
		ram_block13a_483.port_a_last_address = 63487,
		ram_block13a_483.port_a_logical_ram_depth = 65536,
		ram_block13a_483.port_a_logical_ram_width = 64,
		ram_block13a_483.port_b_address_clear = "none",
		ram_block13a_483.port_b_address_clock = "clock1",
		ram_block13a_483.port_b_address_width = 13,
		ram_block13a_483.port_b_data_out_clear = "none",
		ram_block13a_483.port_b_data_out_clock = "clock1",
		ram_block13a_483.port_b_data_width = 1,
		ram_block13a_483.port_b_first_address = 245760,
		ram_block13a_483.port_b_first_bit_number = 3,
		ram_block13a_483.port_b_last_address = 253951,
		ram_block13a_483.port_b_logical_ram_depth = 262144,
		ram_block13a_483.port_b_logical_ram_width = 16,
		ram_block13a_483.port_b_read_enable_clock = "clock1",
		ram_block13a_483.ram_block_type = "AUTO",
		ram_block13a_483.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_484
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_484portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_484.clk0_core_clock_enable = "ena0",
		ram_block13a_484.clk0_input_clock_enable = "none",
		ram_block13a_484.clk1_core_clock_enable = "none",
		ram_block13a_484.clk1_input_clock_enable = "none",
		ram_block13a_484.clk1_output_clock_enable = "ena1",
		ram_block13a_484.connectivity_checking = "OFF",
		ram_block13a_484.data_interleave_offset_in_bits = 16,
		ram_block13a_484.data_interleave_width_in_bits = 1,
		ram_block13a_484.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_484.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_484.operation_mode = "dual_port",
		ram_block13a_484.port_a_address_width = 11,
		ram_block13a_484.port_a_data_width = 4,
		ram_block13a_484.port_a_first_address = 61440,
		ram_block13a_484.port_a_first_bit_number = 4,
		ram_block13a_484.port_a_last_address = 63487,
		ram_block13a_484.port_a_logical_ram_depth = 65536,
		ram_block13a_484.port_a_logical_ram_width = 64,
		ram_block13a_484.port_b_address_clear = "none",
		ram_block13a_484.port_b_address_clock = "clock1",
		ram_block13a_484.port_b_address_width = 13,
		ram_block13a_484.port_b_data_out_clear = "none",
		ram_block13a_484.port_b_data_out_clock = "clock1",
		ram_block13a_484.port_b_data_width = 1,
		ram_block13a_484.port_b_first_address = 245760,
		ram_block13a_484.port_b_first_bit_number = 4,
		ram_block13a_484.port_b_last_address = 253951,
		ram_block13a_484.port_b_logical_ram_depth = 262144,
		ram_block13a_484.port_b_logical_ram_width = 16,
		ram_block13a_484.port_b_read_enable_clock = "clock1",
		ram_block13a_484.ram_block_type = "AUTO",
		ram_block13a_484.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_485
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_485portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_485.clk0_core_clock_enable = "ena0",
		ram_block13a_485.clk0_input_clock_enable = "none",
		ram_block13a_485.clk1_core_clock_enable = "none",
		ram_block13a_485.clk1_input_clock_enable = "none",
		ram_block13a_485.clk1_output_clock_enable = "ena1",
		ram_block13a_485.connectivity_checking = "OFF",
		ram_block13a_485.data_interleave_offset_in_bits = 16,
		ram_block13a_485.data_interleave_width_in_bits = 1,
		ram_block13a_485.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_485.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_485.operation_mode = "dual_port",
		ram_block13a_485.port_a_address_width = 11,
		ram_block13a_485.port_a_data_width = 4,
		ram_block13a_485.port_a_first_address = 61440,
		ram_block13a_485.port_a_first_bit_number = 5,
		ram_block13a_485.port_a_last_address = 63487,
		ram_block13a_485.port_a_logical_ram_depth = 65536,
		ram_block13a_485.port_a_logical_ram_width = 64,
		ram_block13a_485.port_b_address_clear = "none",
		ram_block13a_485.port_b_address_clock = "clock1",
		ram_block13a_485.port_b_address_width = 13,
		ram_block13a_485.port_b_data_out_clear = "none",
		ram_block13a_485.port_b_data_out_clock = "clock1",
		ram_block13a_485.port_b_data_width = 1,
		ram_block13a_485.port_b_first_address = 245760,
		ram_block13a_485.port_b_first_bit_number = 5,
		ram_block13a_485.port_b_last_address = 253951,
		ram_block13a_485.port_b_logical_ram_depth = 262144,
		ram_block13a_485.port_b_logical_ram_width = 16,
		ram_block13a_485.port_b_read_enable_clock = "clock1",
		ram_block13a_485.ram_block_type = "AUTO",
		ram_block13a_485.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_486
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_486portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_486.clk0_core_clock_enable = "ena0",
		ram_block13a_486.clk0_input_clock_enable = "none",
		ram_block13a_486.clk1_core_clock_enable = "none",
		ram_block13a_486.clk1_input_clock_enable = "none",
		ram_block13a_486.clk1_output_clock_enable = "ena1",
		ram_block13a_486.connectivity_checking = "OFF",
		ram_block13a_486.data_interleave_offset_in_bits = 16,
		ram_block13a_486.data_interleave_width_in_bits = 1,
		ram_block13a_486.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_486.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_486.operation_mode = "dual_port",
		ram_block13a_486.port_a_address_width = 11,
		ram_block13a_486.port_a_data_width = 4,
		ram_block13a_486.port_a_first_address = 61440,
		ram_block13a_486.port_a_first_bit_number = 6,
		ram_block13a_486.port_a_last_address = 63487,
		ram_block13a_486.port_a_logical_ram_depth = 65536,
		ram_block13a_486.port_a_logical_ram_width = 64,
		ram_block13a_486.port_b_address_clear = "none",
		ram_block13a_486.port_b_address_clock = "clock1",
		ram_block13a_486.port_b_address_width = 13,
		ram_block13a_486.port_b_data_out_clear = "none",
		ram_block13a_486.port_b_data_out_clock = "clock1",
		ram_block13a_486.port_b_data_width = 1,
		ram_block13a_486.port_b_first_address = 245760,
		ram_block13a_486.port_b_first_bit_number = 6,
		ram_block13a_486.port_b_last_address = 253951,
		ram_block13a_486.port_b_logical_ram_depth = 262144,
		ram_block13a_486.port_b_logical_ram_width = 16,
		ram_block13a_486.port_b_read_enable_clock = "clock1",
		ram_block13a_486.ram_block_type = "AUTO",
		ram_block13a_486.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_487
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_487portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_487.clk0_core_clock_enable = "ena0",
		ram_block13a_487.clk0_input_clock_enable = "none",
		ram_block13a_487.clk1_core_clock_enable = "none",
		ram_block13a_487.clk1_input_clock_enable = "none",
		ram_block13a_487.clk1_output_clock_enable = "ena1",
		ram_block13a_487.connectivity_checking = "OFF",
		ram_block13a_487.data_interleave_offset_in_bits = 16,
		ram_block13a_487.data_interleave_width_in_bits = 1,
		ram_block13a_487.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_487.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_487.operation_mode = "dual_port",
		ram_block13a_487.port_a_address_width = 11,
		ram_block13a_487.port_a_data_width = 4,
		ram_block13a_487.port_a_first_address = 61440,
		ram_block13a_487.port_a_first_bit_number = 7,
		ram_block13a_487.port_a_last_address = 63487,
		ram_block13a_487.port_a_logical_ram_depth = 65536,
		ram_block13a_487.port_a_logical_ram_width = 64,
		ram_block13a_487.port_b_address_clear = "none",
		ram_block13a_487.port_b_address_clock = "clock1",
		ram_block13a_487.port_b_address_width = 13,
		ram_block13a_487.port_b_data_out_clear = "none",
		ram_block13a_487.port_b_data_out_clock = "clock1",
		ram_block13a_487.port_b_data_width = 1,
		ram_block13a_487.port_b_first_address = 245760,
		ram_block13a_487.port_b_first_bit_number = 7,
		ram_block13a_487.port_b_last_address = 253951,
		ram_block13a_487.port_b_logical_ram_depth = 262144,
		ram_block13a_487.port_b_logical_ram_width = 16,
		ram_block13a_487.port_b_read_enable_clock = "clock1",
		ram_block13a_487.ram_block_type = "AUTO",
		ram_block13a_487.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_488
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_488portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_488.clk0_core_clock_enable = "ena0",
		ram_block13a_488.clk0_input_clock_enable = "none",
		ram_block13a_488.clk1_core_clock_enable = "none",
		ram_block13a_488.clk1_input_clock_enable = "none",
		ram_block13a_488.clk1_output_clock_enable = "ena1",
		ram_block13a_488.connectivity_checking = "OFF",
		ram_block13a_488.data_interleave_offset_in_bits = 16,
		ram_block13a_488.data_interleave_width_in_bits = 1,
		ram_block13a_488.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_488.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_488.operation_mode = "dual_port",
		ram_block13a_488.port_a_address_width = 11,
		ram_block13a_488.port_a_data_width = 4,
		ram_block13a_488.port_a_first_address = 61440,
		ram_block13a_488.port_a_first_bit_number = 8,
		ram_block13a_488.port_a_last_address = 63487,
		ram_block13a_488.port_a_logical_ram_depth = 65536,
		ram_block13a_488.port_a_logical_ram_width = 64,
		ram_block13a_488.port_b_address_clear = "none",
		ram_block13a_488.port_b_address_clock = "clock1",
		ram_block13a_488.port_b_address_width = 13,
		ram_block13a_488.port_b_data_out_clear = "none",
		ram_block13a_488.port_b_data_out_clock = "clock1",
		ram_block13a_488.port_b_data_width = 1,
		ram_block13a_488.port_b_first_address = 245760,
		ram_block13a_488.port_b_first_bit_number = 8,
		ram_block13a_488.port_b_last_address = 253951,
		ram_block13a_488.port_b_logical_ram_depth = 262144,
		ram_block13a_488.port_b_logical_ram_width = 16,
		ram_block13a_488.port_b_read_enable_clock = "clock1",
		ram_block13a_488.ram_block_type = "AUTO",
		ram_block13a_488.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_489
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_489portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_489.clk0_core_clock_enable = "ena0",
		ram_block13a_489.clk0_input_clock_enable = "none",
		ram_block13a_489.clk1_core_clock_enable = "none",
		ram_block13a_489.clk1_input_clock_enable = "none",
		ram_block13a_489.clk1_output_clock_enable = "ena1",
		ram_block13a_489.connectivity_checking = "OFF",
		ram_block13a_489.data_interleave_offset_in_bits = 16,
		ram_block13a_489.data_interleave_width_in_bits = 1,
		ram_block13a_489.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_489.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_489.operation_mode = "dual_port",
		ram_block13a_489.port_a_address_width = 11,
		ram_block13a_489.port_a_data_width = 4,
		ram_block13a_489.port_a_first_address = 61440,
		ram_block13a_489.port_a_first_bit_number = 9,
		ram_block13a_489.port_a_last_address = 63487,
		ram_block13a_489.port_a_logical_ram_depth = 65536,
		ram_block13a_489.port_a_logical_ram_width = 64,
		ram_block13a_489.port_b_address_clear = "none",
		ram_block13a_489.port_b_address_clock = "clock1",
		ram_block13a_489.port_b_address_width = 13,
		ram_block13a_489.port_b_data_out_clear = "none",
		ram_block13a_489.port_b_data_out_clock = "clock1",
		ram_block13a_489.port_b_data_width = 1,
		ram_block13a_489.port_b_first_address = 245760,
		ram_block13a_489.port_b_first_bit_number = 9,
		ram_block13a_489.port_b_last_address = 253951,
		ram_block13a_489.port_b_logical_ram_depth = 262144,
		ram_block13a_489.port_b_logical_ram_width = 16,
		ram_block13a_489.port_b_read_enable_clock = "clock1",
		ram_block13a_489.ram_block_type = "AUTO",
		ram_block13a_489.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_490
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_490portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_490.clk0_core_clock_enable = "ena0",
		ram_block13a_490.clk0_input_clock_enable = "none",
		ram_block13a_490.clk1_core_clock_enable = "none",
		ram_block13a_490.clk1_input_clock_enable = "none",
		ram_block13a_490.clk1_output_clock_enable = "ena1",
		ram_block13a_490.connectivity_checking = "OFF",
		ram_block13a_490.data_interleave_offset_in_bits = 16,
		ram_block13a_490.data_interleave_width_in_bits = 1,
		ram_block13a_490.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_490.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_490.operation_mode = "dual_port",
		ram_block13a_490.port_a_address_width = 11,
		ram_block13a_490.port_a_data_width = 4,
		ram_block13a_490.port_a_first_address = 61440,
		ram_block13a_490.port_a_first_bit_number = 10,
		ram_block13a_490.port_a_last_address = 63487,
		ram_block13a_490.port_a_logical_ram_depth = 65536,
		ram_block13a_490.port_a_logical_ram_width = 64,
		ram_block13a_490.port_b_address_clear = "none",
		ram_block13a_490.port_b_address_clock = "clock1",
		ram_block13a_490.port_b_address_width = 13,
		ram_block13a_490.port_b_data_out_clear = "none",
		ram_block13a_490.port_b_data_out_clock = "clock1",
		ram_block13a_490.port_b_data_width = 1,
		ram_block13a_490.port_b_first_address = 245760,
		ram_block13a_490.port_b_first_bit_number = 10,
		ram_block13a_490.port_b_last_address = 253951,
		ram_block13a_490.port_b_logical_ram_depth = 262144,
		ram_block13a_490.port_b_logical_ram_width = 16,
		ram_block13a_490.port_b_read_enable_clock = "clock1",
		ram_block13a_490.ram_block_type = "AUTO",
		ram_block13a_490.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_491
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_491portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_491.clk0_core_clock_enable = "ena0",
		ram_block13a_491.clk0_input_clock_enable = "none",
		ram_block13a_491.clk1_core_clock_enable = "none",
		ram_block13a_491.clk1_input_clock_enable = "none",
		ram_block13a_491.clk1_output_clock_enable = "ena1",
		ram_block13a_491.connectivity_checking = "OFF",
		ram_block13a_491.data_interleave_offset_in_bits = 16,
		ram_block13a_491.data_interleave_width_in_bits = 1,
		ram_block13a_491.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_491.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_491.operation_mode = "dual_port",
		ram_block13a_491.port_a_address_width = 11,
		ram_block13a_491.port_a_data_width = 4,
		ram_block13a_491.port_a_first_address = 61440,
		ram_block13a_491.port_a_first_bit_number = 11,
		ram_block13a_491.port_a_last_address = 63487,
		ram_block13a_491.port_a_logical_ram_depth = 65536,
		ram_block13a_491.port_a_logical_ram_width = 64,
		ram_block13a_491.port_b_address_clear = "none",
		ram_block13a_491.port_b_address_clock = "clock1",
		ram_block13a_491.port_b_address_width = 13,
		ram_block13a_491.port_b_data_out_clear = "none",
		ram_block13a_491.port_b_data_out_clock = "clock1",
		ram_block13a_491.port_b_data_width = 1,
		ram_block13a_491.port_b_first_address = 245760,
		ram_block13a_491.port_b_first_bit_number = 11,
		ram_block13a_491.port_b_last_address = 253951,
		ram_block13a_491.port_b_logical_ram_depth = 262144,
		ram_block13a_491.port_b_logical_ram_width = 16,
		ram_block13a_491.port_b_read_enable_clock = "clock1",
		ram_block13a_491.ram_block_type = "AUTO",
		ram_block13a_491.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_492
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_492portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_492.clk0_core_clock_enable = "ena0",
		ram_block13a_492.clk0_input_clock_enable = "none",
		ram_block13a_492.clk1_core_clock_enable = "none",
		ram_block13a_492.clk1_input_clock_enable = "none",
		ram_block13a_492.clk1_output_clock_enable = "ena1",
		ram_block13a_492.connectivity_checking = "OFF",
		ram_block13a_492.data_interleave_offset_in_bits = 16,
		ram_block13a_492.data_interleave_width_in_bits = 1,
		ram_block13a_492.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_492.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_492.operation_mode = "dual_port",
		ram_block13a_492.port_a_address_width = 11,
		ram_block13a_492.port_a_data_width = 4,
		ram_block13a_492.port_a_first_address = 61440,
		ram_block13a_492.port_a_first_bit_number = 12,
		ram_block13a_492.port_a_last_address = 63487,
		ram_block13a_492.port_a_logical_ram_depth = 65536,
		ram_block13a_492.port_a_logical_ram_width = 64,
		ram_block13a_492.port_b_address_clear = "none",
		ram_block13a_492.port_b_address_clock = "clock1",
		ram_block13a_492.port_b_address_width = 13,
		ram_block13a_492.port_b_data_out_clear = "none",
		ram_block13a_492.port_b_data_out_clock = "clock1",
		ram_block13a_492.port_b_data_width = 1,
		ram_block13a_492.port_b_first_address = 245760,
		ram_block13a_492.port_b_first_bit_number = 12,
		ram_block13a_492.port_b_last_address = 253951,
		ram_block13a_492.port_b_logical_ram_depth = 262144,
		ram_block13a_492.port_b_logical_ram_width = 16,
		ram_block13a_492.port_b_read_enable_clock = "clock1",
		ram_block13a_492.ram_block_type = "AUTO",
		ram_block13a_492.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_493
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_493portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_493.clk0_core_clock_enable = "ena0",
		ram_block13a_493.clk0_input_clock_enable = "none",
		ram_block13a_493.clk1_core_clock_enable = "none",
		ram_block13a_493.clk1_input_clock_enable = "none",
		ram_block13a_493.clk1_output_clock_enable = "ena1",
		ram_block13a_493.connectivity_checking = "OFF",
		ram_block13a_493.data_interleave_offset_in_bits = 16,
		ram_block13a_493.data_interleave_width_in_bits = 1,
		ram_block13a_493.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_493.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_493.operation_mode = "dual_port",
		ram_block13a_493.port_a_address_width = 11,
		ram_block13a_493.port_a_data_width = 4,
		ram_block13a_493.port_a_first_address = 61440,
		ram_block13a_493.port_a_first_bit_number = 13,
		ram_block13a_493.port_a_last_address = 63487,
		ram_block13a_493.port_a_logical_ram_depth = 65536,
		ram_block13a_493.port_a_logical_ram_width = 64,
		ram_block13a_493.port_b_address_clear = "none",
		ram_block13a_493.port_b_address_clock = "clock1",
		ram_block13a_493.port_b_address_width = 13,
		ram_block13a_493.port_b_data_out_clear = "none",
		ram_block13a_493.port_b_data_out_clock = "clock1",
		ram_block13a_493.port_b_data_width = 1,
		ram_block13a_493.port_b_first_address = 245760,
		ram_block13a_493.port_b_first_bit_number = 13,
		ram_block13a_493.port_b_last_address = 253951,
		ram_block13a_493.port_b_logical_ram_depth = 262144,
		ram_block13a_493.port_b_logical_ram_width = 16,
		ram_block13a_493.port_b_read_enable_clock = "clock1",
		ram_block13a_493.ram_block_type = "AUTO",
		ram_block13a_493.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_494
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_494portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_494.clk0_core_clock_enable = "ena0",
		ram_block13a_494.clk0_input_clock_enable = "none",
		ram_block13a_494.clk1_core_clock_enable = "none",
		ram_block13a_494.clk1_input_clock_enable = "none",
		ram_block13a_494.clk1_output_clock_enable = "ena1",
		ram_block13a_494.connectivity_checking = "OFF",
		ram_block13a_494.data_interleave_offset_in_bits = 16,
		ram_block13a_494.data_interleave_width_in_bits = 1,
		ram_block13a_494.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_494.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_494.operation_mode = "dual_port",
		ram_block13a_494.port_a_address_width = 11,
		ram_block13a_494.port_a_data_width = 4,
		ram_block13a_494.port_a_first_address = 61440,
		ram_block13a_494.port_a_first_bit_number = 14,
		ram_block13a_494.port_a_last_address = 63487,
		ram_block13a_494.port_a_logical_ram_depth = 65536,
		ram_block13a_494.port_a_logical_ram_width = 64,
		ram_block13a_494.port_b_address_clear = "none",
		ram_block13a_494.port_b_address_clock = "clock1",
		ram_block13a_494.port_b_address_width = 13,
		ram_block13a_494.port_b_data_out_clear = "none",
		ram_block13a_494.port_b_data_out_clock = "clock1",
		ram_block13a_494.port_b_data_width = 1,
		ram_block13a_494.port_b_first_address = 245760,
		ram_block13a_494.port_b_first_bit_number = 14,
		ram_block13a_494.port_b_last_address = 253951,
		ram_block13a_494.port_b_logical_ram_depth = 262144,
		ram_block13a_494.port_b_logical_ram_width = 16,
		ram_block13a_494.port_b_read_enable_clock = "clock1",
		ram_block13a_494.ram_block_type = "AUTO",
		ram_block13a_494.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_495
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_495portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_495.clk0_core_clock_enable = "ena0",
		ram_block13a_495.clk0_input_clock_enable = "none",
		ram_block13a_495.clk1_core_clock_enable = "none",
		ram_block13a_495.clk1_input_clock_enable = "none",
		ram_block13a_495.clk1_output_clock_enable = "ena1",
		ram_block13a_495.connectivity_checking = "OFF",
		ram_block13a_495.data_interleave_offset_in_bits = 16,
		ram_block13a_495.data_interleave_width_in_bits = 1,
		ram_block13a_495.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_495.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_495.operation_mode = "dual_port",
		ram_block13a_495.port_a_address_width = 11,
		ram_block13a_495.port_a_data_width = 4,
		ram_block13a_495.port_a_first_address = 61440,
		ram_block13a_495.port_a_first_bit_number = 15,
		ram_block13a_495.port_a_last_address = 63487,
		ram_block13a_495.port_a_logical_ram_depth = 65536,
		ram_block13a_495.port_a_logical_ram_width = 64,
		ram_block13a_495.port_b_address_clear = "none",
		ram_block13a_495.port_b_address_clock = "clock1",
		ram_block13a_495.port_b_address_width = 13,
		ram_block13a_495.port_b_data_out_clear = "none",
		ram_block13a_495.port_b_data_out_clock = "clock1",
		ram_block13a_495.port_b_data_width = 1,
		ram_block13a_495.port_b_first_address = 245760,
		ram_block13a_495.port_b_first_bit_number = 15,
		ram_block13a_495.port_b_last_address = 253951,
		ram_block13a_495.port_b_logical_ram_depth = 262144,
		ram_block13a_495.port_b_logical_ram_width = 16,
		ram_block13a_495.port_b_read_enable_clock = "clock1",
		ram_block13a_495.ram_block_type = "AUTO",
		ram_block13a_495.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_496
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[48], data_a[32], data_a[16], data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_496portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_496.clk0_core_clock_enable = "ena0",
		ram_block13a_496.clk0_input_clock_enable = "none",
		ram_block13a_496.clk1_core_clock_enable = "none",
		ram_block13a_496.clk1_input_clock_enable = "none",
		ram_block13a_496.clk1_output_clock_enable = "ena1",
		ram_block13a_496.connectivity_checking = "OFF",
		ram_block13a_496.data_interleave_offset_in_bits = 16,
		ram_block13a_496.data_interleave_width_in_bits = 1,
		ram_block13a_496.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_496.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_496.operation_mode = "dual_port",
		ram_block13a_496.port_a_address_width = 11,
		ram_block13a_496.port_a_data_width = 4,
		ram_block13a_496.port_a_first_address = 63488,
		ram_block13a_496.port_a_first_bit_number = 0,
		ram_block13a_496.port_a_last_address = 65535,
		ram_block13a_496.port_a_logical_ram_depth = 65536,
		ram_block13a_496.port_a_logical_ram_width = 64,
		ram_block13a_496.port_b_address_clear = "none",
		ram_block13a_496.port_b_address_clock = "clock1",
		ram_block13a_496.port_b_address_width = 13,
		ram_block13a_496.port_b_data_out_clear = "none",
		ram_block13a_496.port_b_data_out_clock = "clock1",
		ram_block13a_496.port_b_data_width = 1,
		ram_block13a_496.port_b_first_address = 253952,
		ram_block13a_496.port_b_first_bit_number = 0,
		ram_block13a_496.port_b_last_address = 262143,
		ram_block13a_496.port_b_logical_ram_depth = 262144,
		ram_block13a_496.port_b_logical_ram_width = 16,
		ram_block13a_496.port_b_read_enable_clock = "clock1",
		ram_block13a_496.ram_block_type = "AUTO",
		ram_block13a_496.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_497
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[49], data_a[33], data_a[17], data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_497portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_497.clk0_core_clock_enable = "ena0",
		ram_block13a_497.clk0_input_clock_enable = "none",
		ram_block13a_497.clk1_core_clock_enable = "none",
		ram_block13a_497.clk1_input_clock_enable = "none",
		ram_block13a_497.clk1_output_clock_enable = "ena1",
		ram_block13a_497.connectivity_checking = "OFF",
		ram_block13a_497.data_interleave_offset_in_bits = 16,
		ram_block13a_497.data_interleave_width_in_bits = 1,
		ram_block13a_497.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_497.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_497.operation_mode = "dual_port",
		ram_block13a_497.port_a_address_width = 11,
		ram_block13a_497.port_a_data_width = 4,
		ram_block13a_497.port_a_first_address = 63488,
		ram_block13a_497.port_a_first_bit_number = 1,
		ram_block13a_497.port_a_last_address = 65535,
		ram_block13a_497.port_a_logical_ram_depth = 65536,
		ram_block13a_497.port_a_logical_ram_width = 64,
		ram_block13a_497.port_b_address_clear = "none",
		ram_block13a_497.port_b_address_clock = "clock1",
		ram_block13a_497.port_b_address_width = 13,
		ram_block13a_497.port_b_data_out_clear = "none",
		ram_block13a_497.port_b_data_out_clock = "clock1",
		ram_block13a_497.port_b_data_width = 1,
		ram_block13a_497.port_b_first_address = 253952,
		ram_block13a_497.port_b_first_bit_number = 1,
		ram_block13a_497.port_b_last_address = 262143,
		ram_block13a_497.port_b_logical_ram_depth = 262144,
		ram_block13a_497.port_b_logical_ram_width = 16,
		ram_block13a_497.port_b_read_enable_clock = "clock1",
		ram_block13a_497.ram_block_type = "AUTO",
		ram_block13a_497.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_498
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[50], data_a[34], data_a[18], data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_498portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_498.clk0_core_clock_enable = "ena0",
		ram_block13a_498.clk0_input_clock_enable = "none",
		ram_block13a_498.clk1_core_clock_enable = "none",
		ram_block13a_498.clk1_input_clock_enable = "none",
		ram_block13a_498.clk1_output_clock_enable = "ena1",
		ram_block13a_498.connectivity_checking = "OFF",
		ram_block13a_498.data_interleave_offset_in_bits = 16,
		ram_block13a_498.data_interleave_width_in_bits = 1,
		ram_block13a_498.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_498.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_498.operation_mode = "dual_port",
		ram_block13a_498.port_a_address_width = 11,
		ram_block13a_498.port_a_data_width = 4,
		ram_block13a_498.port_a_first_address = 63488,
		ram_block13a_498.port_a_first_bit_number = 2,
		ram_block13a_498.port_a_last_address = 65535,
		ram_block13a_498.port_a_logical_ram_depth = 65536,
		ram_block13a_498.port_a_logical_ram_width = 64,
		ram_block13a_498.port_b_address_clear = "none",
		ram_block13a_498.port_b_address_clock = "clock1",
		ram_block13a_498.port_b_address_width = 13,
		ram_block13a_498.port_b_data_out_clear = "none",
		ram_block13a_498.port_b_data_out_clock = "clock1",
		ram_block13a_498.port_b_data_width = 1,
		ram_block13a_498.port_b_first_address = 253952,
		ram_block13a_498.port_b_first_bit_number = 2,
		ram_block13a_498.port_b_last_address = 262143,
		ram_block13a_498.port_b_logical_ram_depth = 262144,
		ram_block13a_498.port_b_logical_ram_width = 16,
		ram_block13a_498.port_b_read_enable_clock = "clock1",
		ram_block13a_498.ram_block_type = "AUTO",
		ram_block13a_498.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_499
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[51], data_a[35], data_a[19], data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_499portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_499.clk0_core_clock_enable = "ena0",
		ram_block13a_499.clk0_input_clock_enable = "none",
		ram_block13a_499.clk1_core_clock_enable = "none",
		ram_block13a_499.clk1_input_clock_enable = "none",
		ram_block13a_499.clk1_output_clock_enable = "ena1",
		ram_block13a_499.connectivity_checking = "OFF",
		ram_block13a_499.data_interleave_offset_in_bits = 16,
		ram_block13a_499.data_interleave_width_in_bits = 1,
		ram_block13a_499.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_499.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_499.operation_mode = "dual_port",
		ram_block13a_499.port_a_address_width = 11,
		ram_block13a_499.port_a_data_width = 4,
		ram_block13a_499.port_a_first_address = 63488,
		ram_block13a_499.port_a_first_bit_number = 3,
		ram_block13a_499.port_a_last_address = 65535,
		ram_block13a_499.port_a_logical_ram_depth = 65536,
		ram_block13a_499.port_a_logical_ram_width = 64,
		ram_block13a_499.port_b_address_clear = "none",
		ram_block13a_499.port_b_address_clock = "clock1",
		ram_block13a_499.port_b_address_width = 13,
		ram_block13a_499.port_b_data_out_clear = "none",
		ram_block13a_499.port_b_data_out_clock = "clock1",
		ram_block13a_499.port_b_data_width = 1,
		ram_block13a_499.port_b_first_address = 253952,
		ram_block13a_499.port_b_first_bit_number = 3,
		ram_block13a_499.port_b_last_address = 262143,
		ram_block13a_499.port_b_logical_ram_depth = 262144,
		ram_block13a_499.port_b_logical_ram_width = 16,
		ram_block13a_499.port_b_read_enable_clock = "clock1",
		ram_block13a_499.ram_block_type = "AUTO",
		ram_block13a_499.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_500
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[52], data_a[36], data_a[20], data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_500portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_500.clk0_core_clock_enable = "ena0",
		ram_block13a_500.clk0_input_clock_enable = "none",
		ram_block13a_500.clk1_core_clock_enable = "none",
		ram_block13a_500.clk1_input_clock_enable = "none",
		ram_block13a_500.clk1_output_clock_enable = "ena1",
		ram_block13a_500.connectivity_checking = "OFF",
		ram_block13a_500.data_interleave_offset_in_bits = 16,
		ram_block13a_500.data_interleave_width_in_bits = 1,
		ram_block13a_500.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_500.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_500.operation_mode = "dual_port",
		ram_block13a_500.port_a_address_width = 11,
		ram_block13a_500.port_a_data_width = 4,
		ram_block13a_500.port_a_first_address = 63488,
		ram_block13a_500.port_a_first_bit_number = 4,
		ram_block13a_500.port_a_last_address = 65535,
		ram_block13a_500.port_a_logical_ram_depth = 65536,
		ram_block13a_500.port_a_logical_ram_width = 64,
		ram_block13a_500.port_b_address_clear = "none",
		ram_block13a_500.port_b_address_clock = "clock1",
		ram_block13a_500.port_b_address_width = 13,
		ram_block13a_500.port_b_data_out_clear = "none",
		ram_block13a_500.port_b_data_out_clock = "clock1",
		ram_block13a_500.port_b_data_width = 1,
		ram_block13a_500.port_b_first_address = 253952,
		ram_block13a_500.port_b_first_bit_number = 4,
		ram_block13a_500.port_b_last_address = 262143,
		ram_block13a_500.port_b_logical_ram_depth = 262144,
		ram_block13a_500.port_b_logical_ram_width = 16,
		ram_block13a_500.port_b_read_enable_clock = "clock1",
		ram_block13a_500.ram_block_type = "AUTO",
		ram_block13a_500.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_501
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[53], data_a[37], data_a[21], data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_501portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_501.clk0_core_clock_enable = "ena0",
		ram_block13a_501.clk0_input_clock_enable = "none",
		ram_block13a_501.clk1_core_clock_enable = "none",
		ram_block13a_501.clk1_input_clock_enable = "none",
		ram_block13a_501.clk1_output_clock_enable = "ena1",
		ram_block13a_501.connectivity_checking = "OFF",
		ram_block13a_501.data_interleave_offset_in_bits = 16,
		ram_block13a_501.data_interleave_width_in_bits = 1,
		ram_block13a_501.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_501.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_501.operation_mode = "dual_port",
		ram_block13a_501.port_a_address_width = 11,
		ram_block13a_501.port_a_data_width = 4,
		ram_block13a_501.port_a_first_address = 63488,
		ram_block13a_501.port_a_first_bit_number = 5,
		ram_block13a_501.port_a_last_address = 65535,
		ram_block13a_501.port_a_logical_ram_depth = 65536,
		ram_block13a_501.port_a_logical_ram_width = 64,
		ram_block13a_501.port_b_address_clear = "none",
		ram_block13a_501.port_b_address_clock = "clock1",
		ram_block13a_501.port_b_address_width = 13,
		ram_block13a_501.port_b_data_out_clear = "none",
		ram_block13a_501.port_b_data_out_clock = "clock1",
		ram_block13a_501.port_b_data_width = 1,
		ram_block13a_501.port_b_first_address = 253952,
		ram_block13a_501.port_b_first_bit_number = 5,
		ram_block13a_501.port_b_last_address = 262143,
		ram_block13a_501.port_b_logical_ram_depth = 262144,
		ram_block13a_501.port_b_logical_ram_width = 16,
		ram_block13a_501.port_b_read_enable_clock = "clock1",
		ram_block13a_501.ram_block_type = "AUTO",
		ram_block13a_501.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_502
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[54], data_a[38], data_a[22], data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_502portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_502.clk0_core_clock_enable = "ena0",
		ram_block13a_502.clk0_input_clock_enable = "none",
		ram_block13a_502.clk1_core_clock_enable = "none",
		ram_block13a_502.clk1_input_clock_enable = "none",
		ram_block13a_502.clk1_output_clock_enable = "ena1",
		ram_block13a_502.connectivity_checking = "OFF",
		ram_block13a_502.data_interleave_offset_in_bits = 16,
		ram_block13a_502.data_interleave_width_in_bits = 1,
		ram_block13a_502.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_502.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_502.operation_mode = "dual_port",
		ram_block13a_502.port_a_address_width = 11,
		ram_block13a_502.port_a_data_width = 4,
		ram_block13a_502.port_a_first_address = 63488,
		ram_block13a_502.port_a_first_bit_number = 6,
		ram_block13a_502.port_a_last_address = 65535,
		ram_block13a_502.port_a_logical_ram_depth = 65536,
		ram_block13a_502.port_a_logical_ram_width = 64,
		ram_block13a_502.port_b_address_clear = "none",
		ram_block13a_502.port_b_address_clock = "clock1",
		ram_block13a_502.port_b_address_width = 13,
		ram_block13a_502.port_b_data_out_clear = "none",
		ram_block13a_502.port_b_data_out_clock = "clock1",
		ram_block13a_502.port_b_data_width = 1,
		ram_block13a_502.port_b_first_address = 253952,
		ram_block13a_502.port_b_first_bit_number = 6,
		ram_block13a_502.port_b_last_address = 262143,
		ram_block13a_502.port_b_logical_ram_depth = 262144,
		ram_block13a_502.port_b_logical_ram_width = 16,
		ram_block13a_502.port_b_read_enable_clock = "clock1",
		ram_block13a_502.ram_block_type = "AUTO",
		ram_block13a_502.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_503
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[55], data_a[39], data_a[23], data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_503portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_503.clk0_core_clock_enable = "ena0",
		ram_block13a_503.clk0_input_clock_enable = "none",
		ram_block13a_503.clk1_core_clock_enable = "none",
		ram_block13a_503.clk1_input_clock_enable = "none",
		ram_block13a_503.clk1_output_clock_enable = "ena1",
		ram_block13a_503.connectivity_checking = "OFF",
		ram_block13a_503.data_interleave_offset_in_bits = 16,
		ram_block13a_503.data_interleave_width_in_bits = 1,
		ram_block13a_503.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_503.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_503.operation_mode = "dual_port",
		ram_block13a_503.port_a_address_width = 11,
		ram_block13a_503.port_a_data_width = 4,
		ram_block13a_503.port_a_first_address = 63488,
		ram_block13a_503.port_a_first_bit_number = 7,
		ram_block13a_503.port_a_last_address = 65535,
		ram_block13a_503.port_a_logical_ram_depth = 65536,
		ram_block13a_503.port_a_logical_ram_width = 64,
		ram_block13a_503.port_b_address_clear = "none",
		ram_block13a_503.port_b_address_clock = "clock1",
		ram_block13a_503.port_b_address_width = 13,
		ram_block13a_503.port_b_data_out_clear = "none",
		ram_block13a_503.port_b_data_out_clock = "clock1",
		ram_block13a_503.port_b_data_width = 1,
		ram_block13a_503.port_b_first_address = 253952,
		ram_block13a_503.port_b_first_bit_number = 7,
		ram_block13a_503.port_b_last_address = 262143,
		ram_block13a_503.port_b_logical_ram_depth = 262144,
		ram_block13a_503.port_b_logical_ram_width = 16,
		ram_block13a_503.port_b_read_enable_clock = "clock1",
		ram_block13a_503.ram_block_type = "AUTO",
		ram_block13a_503.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_504
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[56], data_a[40], data_a[24], data_a[8]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_504portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_504.clk0_core_clock_enable = "ena0",
		ram_block13a_504.clk0_input_clock_enable = "none",
		ram_block13a_504.clk1_core_clock_enable = "none",
		ram_block13a_504.clk1_input_clock_enable = "none",
		ram_block13a_504.clk1_output_clock_enable = "ena1",
		ram_block13a_504.connectivity_checking = "OFF",
		ram_block13a_504.data_interleave_offset_in_bits = 16,
		ram_block13a_504.data_interleave_width_in_bits = 1,
		ram_block13a_504.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_504.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_504.operation_mode = "dual_port",
		ram_block13a_504.port_a_address_width = 11,
		ram_block13a_504.port_a_data_width = 4,
		ram_block13a_504.port_a_first_address = 63488,
		ram_block13a_504.port_a_first_bit_number = 8,
		ram_block13a_504.port_a_last_address = 65535,
		ram_block13a_504.port_a_logical_ram_depth = 65536,
		ram_block13a_504.port_a_logical_ram_width = 64,
		ram_block13a_504.port_b_address_clear = "none",
		ram_block13a_504.port_b_address_clock = "clock1",
		ram_block13a_504.port_b_address_width = 13,
		ram_block13a_504.port_b_data_out_clear = "none",
		ram_block13a_504.port_b_data_out_clock = "clock1",
		ram_block13a_504.port_b_data_width = 1,
		ram_block13a_504.port_b_first_address = 253952,
		ram_block13a_504.port_b_first_bit_number = 8,
		ram_block13a_504.port_b_last_address = 262143,
		ram_block13a_504.port_b_logical_ram_depth = 262144,
		ram_block13a_504.port_b_logical_ram_width = 16,
		ram_block13a_504.port_b_read_enable_clock = "clock1",
		ram_block13a_504.ram_block_type = "AUTO",
		ram_block13a_504.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_505
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[57], data_a[41], data_a[25], data_a[9]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_505portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_505.clk0_core_clock_enable = "ena0",
		ram_block13a_505.clk0_input_clock_enable = "none",
		ram_block13a_505.clk1_core_clock_enable = "none",
		ram_block13a_505.clk1_input_clock_enable = "none",
		ram_block13a_505.clk1_output_clock_enable = "ena1",
		ram_block13a_505.connectivity_checking = "OFF",
		ram_block13a_505.data_interleave_offset_in_bits = 16,
		ram_block13a_505.data_interleave_width_in_bits = 1,
		ram_block13a_505.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_505.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_505.operation_mode = "dual_port",
		ram_block13a_505.port_a_address_width = 11,
		ram_block13a_505.port_a_data_width = 4,
		ram_block13a_505.port_a_first_address = 63488,
		ram_block13a_505.port_a_first_bit_number = 9,
		ram_block13a_505.port_a_last_address = 65535,
		ram_block13a_505.port_a_logical_ram_depth = 65536,
		ram_block13a_505.port_a_logical_ram_width = 64,
		ram_block13a_505.port_b_address_clear = "none",
		ram_block13a_505.port_b_address_clock = "clock1",
		ram_block13a_505.port_b_address_width = 13,
		ram_block13a_505.port_b_data_out_clear = "none",
		ram_block13a_505.port_b_data_out_clock = "clock1",
		ram_block13a_505.port_b_data_width = 1,
		ram_block13a_505.port_b_first_address = 253952,
		ram_block13a_505.port_b_first_bit_number = 9,
		ram_block13a_505.port_b_last_address = 262143,
		ram_block13a_505.port_b_logical_ram_depth = 262144,
		ram_block13a_505.port_b_logical_ram_width = 16,
		ram_block13a_505.port_b_read_enable_clock = "clock1",
		ram_block13a_505.ram_block_type = "AUTO",
		ram_block13a_505.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_506
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[58], data_a[42], data_a[26], data_a[10]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_506portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_506.clk0_core_clock_enable = "ena0",
		ram_block13a_506.clk0_input_clock_enable = "none",
		ram_block13a_506.clk1_core_clock_enable = "none",
		ram_block13a_506.clk1_input_clock_enable = "none",
		ram_block13a_506.clk1_output_clock_enable = "ena1",
		ram_block13a_506.connectivity_checking = "OFF",
		ram_block13a_506.data_interleave_offset_in_bits = 16,
		ram_block13a_506.data_interleave_width_in_bits = 1,
		ram_block13a_506.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_506.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_506.operation_mode = "dual_port",
		ram_block13a_506.port_a_address_width = 11,
		ram_block13a_506.port_a_data_width = 4,
		ram_block13a_506.port_a_first_address = 63488,
		ram_block13a_506.port_a_first_bit_number = 10,
		ram_block13a_506.port_a_last_address = 65535,
		ram_block13a_506.port_a_logical_ram_depth = 65536,
		ram_block13a_506.port_a_logical_ram_width = 64,
		ram_block13a_506.port_b_address_clear = "none",
		ram_block13a_506.port_b_address_clock = "clock1",
		ram_block13a_506.port_b_address_width = 13,
		ram_block13a_506.port_b_data_out_clear = "none",
		ram_block13a_506.port_b_data_out_clock = "clock1",
		ram_block13a_506.port_b_data_width = 1,
		ram_block13a_506.port_b_first_address = 253952,
		ram_block13a_506.port_b_first_bit_number = 10,
		ram_block13a_506.port_b_last_address = 262143,
		ram_block13a_506.port_b_logical_ram_depth = 262144,
		ram_block13a_506.port_b_logical_ram_width = 16,
		ram_block13a_506.port_b_read_enable_clock = "clock1",
		ram_block13a_506.ram_block_type = "AUTO",
		ram_block13a_506.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_507
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[59], data_a[43], data_a[27], data_a[11]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_507portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_507.clk0_core_clock_enable = "ena0",
		ram_block13a_507.clk0_input_clock_enable = "none",
		ram_block13a_507.clk1_core_clock_enable = "none",
		ram_block13a_507.clk1_input_clock_enable = "none",
		ram_block13a_507.clk1_output_clock_enable = "ena1",
		ram_block13a_507.connectivity_checking = "OFF",
		ram_block13a_507.data_interleave_offset_in_bits = 16,
		ram_block13a_507.data_interleave_width_in_bits = 1,
		ram_block13a_507.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_507.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_507.operation_mode = "dual_port",
		ram_block13a_507.port_a_address_width = 11,
		ram_block13a_507.port_a_data_width = 4,
		ram_block13a_507.port_a_first_address = 63488,
		ram_block13a_507.port_a_first_bit_number = 11,
		ram_block13a_507.port_a_last_address = 65535,
		ram_block13a_507.port_a_logical_ram_depth = 65536,
		ram_block13a_507.port_a_logical_ram_width = 64,
		ram_block13a_507.port_b_address_clear = "none",
		ram_block13a_507.port_b_address_clock = "clock1",
		ram_block13a_507.port_b_address_width = 13,
		ram_block13a_507.port_b_data_out_clear = "none",
		ram_block13a_507.port_b_data_out_clock = "clock1",
		ram_block13a_507.port_b_data_width = 1,
		ram_block13a_507.port_b_first_address = 253952,
		ram_block13a_507.port_b_first_bit_number = 11,
		ram_block13a_507.port_b_last_address = 262143,
		ram_block13a_507.port_b_logical_ram_depth = 262144,
		ram_block13a_507.port_b_logical_ram_width = 16,
		ram_block13a_507.port_b_read_enable_clock = "clock1",
		ram_block13a_507.ram_block_type = "AUTO",
		ram_block13a_507.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_508
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[60], data_a[44], data_a[28], data_a[12]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_508portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_508.clk0_core_clock_enable = "ena0",
		ram_block13a_508.clk0_input_clock_enable = "none",
		ram_block13a_508.clk1_core_clock_enable = "none",
		ram_block13a_508.clk1_input_clock_enable = "none",
		ram_block13a_508.clk1_output_clock_enable = "ena1",
		ram_block13a_508.connectivity_checking = "OFF",
		ram_block13a_508.data_interleave_offset_in_bits = 16,
		ram_block13a_508.data_interleave_width_in_bits = 1,
		ram_block13a_508.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_508.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_508.operation_mode = "dual_port",
		ram_block13a_508.port_a_address_width = 11,
		ram_block13a_508.port_a_data_width = 4,
		ram_block13a_508.port_a_first_address = 63488,
		ram_block13a_508.port_a_first_bit_number = 12,
		ram_block13a_508.port_a_last_address = 65535,
		ram_block13a_508.port_a_logical_ram_depth = 65536,
		ram_block13a_508.port_a_logical_ram_width = 64,
		ram_block13a_508.port_b_address_clear = "none",
		ram_block13a_508.port_b_address_clock = "clock1",
		ram_block13a_508.port_b_address_width = 13,
		ram_block13a_508.port_b_data_out_clear = "none",
		ram_block13a_508.port_b_data_out_clock = "clock1",
		ram_block13a_508.port_b_data_width = 1,
		ram_block13a_508.port_b_first_address = 253952,
		ram_block13a_508.port_b_first_bit_number = 12,
		ram_block13a_508.port_b_last_address = 262143,
		ram_block13a_508.port_b_logical_ram_depth = 262144,
		ram_block13a_508.port_b_logical_ram_width = 16,
		ram_block13a_508.port_b_read_enable_clock = "clock1",
		ram_block13a_508.ram_block_type = "AUTO",
		ram_block13a_508.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_509
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[61], data_a[45], data_a[29], data_a[13]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_509portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_509.clk0_core_clock_enable = "ena0",
		ram_block13a_509.clk0_input_clock_enable = "none",
		ram_block13a_509.clk1_core_clock_enable = "none",
		ram_block13a_509.clk1_input_clock_enable = "none",
		ram_block13a_509.clk1_output_clock_enable = "ena1",
		ram_block13a_509.connectivity_checking = "OFF",
		ram_block13a_509.data_interleave_offset_in_bits = 16,
		ram_block13a_509.data_interleave_width_in_bits = 1,
		ram_block13a_509.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_509.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_509.operation_mode = "dual_port",
		ram_block13a_509.port_a_address_width = 11,
		ram_block13a_509.port_a_data_width = 4,
		ram_block13a_509.port_a_first_address = 63488,
		ram_block13a_509.port_a_first_bit_number = 13,
		ram_block13a_509.port_a_last_address = 65535,
		ram_block13a_509.port_a_logical_ram_depth = 65536,
		ram_block13a_509.port_a_logical_ram_width = 64,
		ram_block13a_509.port_b_address_clear = "none",
		ram_block13a_509.port_b_address_clock = "clock1",
		ram_block13a_509.port_b_address_width = 13,
		ram_block13a_509.port_b_data_out_clear = "none",
		ram_block13a_509.port_b_data_out_clock = "clock1",
		ram_block13a_509.port_b_data_width = 1,
		ram_block13a_509.port_b_first_address = 253952,
		ram_block13a_509.port_b_first_bit_number = 13,
		ram_block13a_509.port_b_last_address = 262143,
		ram_block13a_509.port_b_logical_ram_depth = 262144,
		ram_block13a_509.port_b_logical_ram_width = 16,
		ram_block13a_509.port_b_read_enable_clock = "clock1",
		ram_block13a_509.ram_block_type = "AUTO",
		ram_block13a_509.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_510
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[62], data_a[46], data_a[30], data_a[14]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_510portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_510.clk0_core_clock_enable = "ena0",
		ram_block13a_510.clk0_input_clock_enable = "none",
		ram_block13a_510.clk1_core_clock_enable = "none",
		ram_block13a_510.clk1_input_clock_enable = "none",
		ram_block13a_510.clk1_output_clock_enable = "ena1",
		ram_block13a_510.connectivity_checking = "OFF",
		ram_block13a_510.data_interleave_offset_in_bits = 16,
		ram_block13a_510.data_interleave_width_in_bits = 1,
		ram_block13a_510.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_510.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_510.operation_mode = "dual_port",
		ram_block13a_510.port_a_address_width = 11,
		ram_block13a_510.port_a_data_width = 4,
		ram_block13a_510.port_a_first_address = 63488,
		ram_block13a_510.port_a_first_bit_number = 14,
		ram_block13a_510.port_a_last_address = 65535,
		ram_block13a_510.port_a_logical_ram_depth = 65536,
		ram_block13a_510.port_a_logical_ram_width = 64,
		ram_block13a_510.port_b_address_clear = "none",
		ram_block13a_510.port_b_address_clock = "clock1",
		ram_block13a_510.port_b_address_width = 13,
		ram_block13a_510.port_b_data_out_clear = "none",
		ram_block13a_510.port_b_data_out_clock = "clock1",
		ram_block13a_510.port_b_data_width = 1,
		ram_block13a_510.port_b_first_address = 253952,
		ram_block13a_510.port_b_first_bit_number = 14,
		ram_block13a_510.port_b_last_address = 262143,
		ram_block13a_510.port_b_logical_ram_depth = 262144,
		ram_block13a_510.port_b_logical_ram_width = 16,
		ram_block13a_510.port_b_read_enable_clock = "clock1",
		ram_block13a_510.ram_block_type = "AUTO",
		ram_block13a_510.lpm_type = "cycloneiv_ram_block";
	cycloneiv_ram_block   ram_block13a_511
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[10:0]}),
	.portadatain({data_a[63], data_a[47], data_a[31], data_a[15]}),
	.portadataout(),
	.portawe(wire_decode14_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_511portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_511.clk0_core_clock_enable = "ena0",
		ram_block13a_511.clk0_input_clock_enable = "none",
		ram_block13a_511.clk1_core_clock_enable = "none",
		ram_block13a_511.clk1_input_clock_enable = "none",
		ram_block13a_511.clk1_output_clock_enable = "ena1",
		ram_block13a_511.connectivity_checking = "OFF",
		ram_block13a_511.data_interleave_offset_in_bits = 16,
		ram_block13a_511.data_interleave_width_in_bits = 1,
		ram_block13a_511.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_511.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_511.operation_mode = "dual_port",
		ram_block13a_511.port_a_address_width = 11,
		ram_block13a_511.port_a_data_width = 4,
		ram_block13a_511.port_a_first_address = 63488,
		ram_block13a_511.port_a_first_bit_number = 15,
		ram_block13a_511.port_a_last_address = 65535,
		ram_block13a_511.port_a_logical_ram_depth = 65536,
		ram_block13a_511.port_a_logical_ram_width = 64,
		ram_block13a_511.port_b_address_clear = "none",
		ram_block13a_511.port_b_address_clock = "clock1",
		ram_block13a_511.port_b_address_width = 13,
		ram_block13a_511.port_b_data_out_clear = "none",
		ram_block13a_511.port_b_data_out_clock = "clock1",
		ram_block13a_511.port_b_data_width = 1,
		ram_block13a_511.port_b_first_address = 253952,
		ram_block13a_511.port_b_first_bit_number = 15,
		ram_block13a_511.port_b_last_address = 262143,
		ram_block13a_511.port_b_logical_ram_depth = 262144,
		ram_block13a_511.port_b_logical_ram_width = 16,
		ram_block13a_511.port_b_read_enable_clock = "clock1",
		ram_block13a_511.ram_block_type = "AUTO",
		ram_block13a_511.lpm_type = "cycloneiv_ram_block";
	assign
		address_a_wire = address_a,
		address_b_sel = address_b[17:13],
		address_b_wire = address_b,
		q_b = wire_mux15_result,
		w_addr_val_a353w = wren_decode_addr_sel_a,
		wren_decode_addr_sel_a = address_a_wire[15:11];
endmodule //fifo_altsyncram


//dffpipe DELAY=2 WIDTH=17 clock d q ALTERA_INTERNAL_OPTIONS=X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS
//VERSION_BEGIN 14.0 cbx_a_gray2bin 2014:06:17:18:06:03:SJ cbx_a_graycounter 2014:06:17:18:06:03:SJ cbx_altdpram 2014:06:17:18:06:03:SJ cbx_altsyncram 2014:06:17:18:06:03:SJ cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_dcfifo 2014:06:17:18:06:03:SJ cbx_fifo_common 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_lpm_counter 2014:06:17:18:06:03:SJ cbx_lpm_decode 2014:06:17:18:06:03:SJ cbx_lpm_mux 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_scfifo 2014:06:17:18:06:03:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ cbx_stratixiii 2014:06:17:18:06:03:SJ cbx_stratixv 2014:06:17:18:06:03:SJ cbx_util_mgl 2014:06:17:18:06:03:SJ  VERSION_END


//dffpipe DELAY=2 WIDTH=17 clock d q ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
//VERSION_BEGIN 14.0 cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratixii 2014:06:17:18:06:03:SJ cbx_util_mgl 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = reg 34 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF"} *)
module  fifo_dffpipe
	( 
	clock,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [16:0]  d;
	output   [16:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[16:0]	dffe17a;
	reg	[16:0]	dffe18a;
	wire clrn;
	wire ena;
	wire prn;
	wire sclr;

	// synopsys translate_off
	initial
		dffe17a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe17a <= {17{1'b1}};
		else if (clrn == 1'b0) dffe17a <= 17'b0;
		else if  (ena == 1'b1)   dffe17a <= (d & {17{(~ sclr)}});
	// synopsys translate_off
	initial
		dffe18a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe18a <= {17{1'b1}};
		else if (clrn == 1'b0) dffe18a <= 17'b0;
		else if  (ena == 1'b1)   dffe18a <= (dffe17a & {17{(~ sclr)}});
	assign
		clrn = 1'b1,
		ena = 1'b1,
		prn = 1'b1,
		q = dffe18a,
		sclr = 1'b0;
endmodule //fifo_dffpipe

//synthesis_resources = reg 34 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS"} *)
module  fifo_alt_synch_pipe
	( 
	clock,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [16:0]  d;
	output   [16:0]  q;

	wire  [16:0]   wire_dffpipe16_q;

	fifo_dffpipe   dffpipe16
	( 
	.clock(clock),
	.d(d),
	.q(wire_dffpipe16_q));
	assign
		q = wire_dffpipe16_q;
endmodule //fifo_alt_synch_pipe


//dffpipe DELAY=2 WIDTH=17 clock d q ALTERA_INTERNAL_OPTIONS=X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS
//VERSION_BEGIN 14.0 cbx_a_gray2bin 2014:06:17:18:06:03:SJ cbx_a_graycounter 2014:06:17:18:06:03:SJ cbx_altdpram 2014:06:17:18:06:03:SJ cbx_altsyncram 2014:06:17:18:06:03:SJ cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_dcfifo 2014:06:17:18:06:03:SJ cbx_fifo_common 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_lpm_counter 2014:06:17:18:06:03:SJ cbx_lpm_decode 2014:06:17:18:06:03:SJ cbx_lpm_mux 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_scfifo 2014:06:17:18:06:03:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ cbx_stratixiii 2014:06:17:18:06:03:SJ cbx_stratixv 2014:06:17:18:06:03:SJ cbx_util_mgl 2014:06:17:18:06:03:SJ  VERSION_END


//dffpipe DELAY=2 WIDTH=17 clock d q ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
//VERSION_BEGIN 14.0 cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratixii 2014:06:17:18:06:03:SJ cbx_util_mgl 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = reg 34 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF"} *)
module  fifo_dffpipe1
	( 
	clock,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [16:0]  d;
	output   [16:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[16:0]	dffe20a;
	reg	[16:0]	dffe21a;
	wire clrn;
	wire ena;
	wire prn;
	wire sclr;

	// synopsys translate_off
	initial
		dffe20a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe20a <= {17{1'b1}};
		else if (clrn == 1'b0) dffe20a <= 17'b0;
		else if  (ena == 1'b1)   dffe20a <= (d & {17{(~ sclr)}});
	// synopsys translate_off
	initial
		dffe21a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe21a <= {17{1'b1}};
		else if (clrn == 1'b0) dffe21a <= 17'b0;
		else if  (ena == 1'b1)   dffe21a <= (dffe20a & {17{(~ sclr)}});
	assign
		clrn = 1'b1,
		ena = 1'b1,
		prn = 1'b1,
		q = dffe21a,
		sclr = 1'b0;
endmodule //fifo_dffpipe1

//synthesis_resources = reg 34 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS"} *)
module  fifo_alt_synch_pipe1
	( 
	clock,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [16:0]  d;
	output   [16:0]  q;

	wire  [16:0]   wire_dffpipe19_q;

	fifo_dffpipe1   dffpipe19
	( 
	.clock(clock),
	.d(d),
	.q(wire_dffpipe19_q));
	assign
		q = wire_dffpipe19_q;
endmodule //fifo_alt_synch_pipe1


//lpm_compare DEVICE_FAMILY="Cyclone IV GX" LPM_WIDTH=17 aeb dataa datab
//VERSION_BEGIN 14.0 cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fifo_cmpr
	( 
	aeb,
	dataa,
	datab) /* synthesis synthesis_clearbox=1 */;
	output   aeb;
	input   [16:0]  dataa;
	input   [16:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [16:0]  dataa;
	tri0   [16:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  aeb_result_wire;
	wire  [0:0]  aneb_result_wire;
	wire  [45:0]  data_wire;
	wire  eq_wire;

	assign
		aeb = eq_wire,
		aeb_result_wire = (~ aneb_result_wire),
		aneb_result_wire = ((data_wire[0] | data_wire[1]) | data_wire[2]),
		data_wire = {datab[16], dataa[16], datab[15], dataa[15], datab[14], dataa[14], datab[13], dataa[13], datab[12], dataa[12], datab[11], dataa[11], datab[10], dataa[10], datab[9], dataa[9], datab[8], dataa[8], datab[7], dataa[7], datab[6], dataa[6], datab[5], dataa[5], datab[4], dataa[4], datab[3], dataa[3], datab[2], dataa[2], datab[1], dataa[1], datab[0], dataa[0], (data_wire[44] ^ data_wire[45]), ((data_wire[40] ^ data_wire[41]) | (data_wire[42] ^ data_wire[43])), ((data_wire[36] ^ data_wire[37]) | (data_wire[38] ^ data_wire[39])), ((data_wire[32] ^ data_wire[33]) | (data_wire[34] ^ data_wire[35])), ((data_wire[28] ^ data_wire[29]) | (data_wire[30] ^ data_wire[31])), ((data_wire[24] ^ data_wire[25]) | (data_wire[26] ^ data_wire[27])), ((data_wire[20] ^ data_wire[21]) | (data_wire[22] ^ data_wire[23])), ((data_wire[16] ^ data_wire[17]) | (data_wire[18] ^ data_wire[19])), ((data_wire[12] ^ data_wire[13]) | (data_wire[14] ^ data_wire[15])), data_wire[11], (((data_wire[7] | data_wire[8]) | data_wire[9]) | data_wire[10]), (((data_wire[3] | data_wire[4]) | data_wire[5]) | data_wire[6])},
		eq_wire = aeb_result_wire;
endmodule //fifo_cmpr


//lpm_counter DEVICE_FAMILY="Cyclone IV GX" lpm_avalue=1 lpm_direction="UP" lpm_port_updown="PORT_UNUSED" lpm_pvalue=1 lpm_width=2 clock cnt_en cout q
//VERSION_BEGIN 14.0 cbx_cycloneii 2014:06:17:18:06:03:SJ cbx_lpm_add_sub 2014:06:17:18:06:03:SJ cbx_lpm_compare 2014:06:17:18:06:03:SJ cbx_lpm_counter 2014:06:17:18:06:03:SJ cbx_lpm_decode 2014:06:17:18:06:03:SJ cbx_mgl 2014:06:17:18:10:38:SJ cbx_stratix 2014:06:17:18:06:03:SJ cbx_stratixii 2014:06:17:18:06:03:SJ  VERSION_END

//synthesis_resources = lut 2 reg 2 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"{-to counter_reg_bit[0]} POWER_UP_LEVEL=HIGH"} *)
module  fifo_cntr
	( 
	clock,
	cnt_en,
	cout,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   cnt_en;
	output   cout;
	output   [1:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   cnt_en;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]   wire_counter_comb_bita_0combout;
	wire  [0:0]   wire_counter_comb_bita_1combout;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire	[1:0]	wire_counter_reg_bit_d;
	wire	[1:0]	wire_counter_reg_bit_asdata;
	reg	[1:0]	counter_reg_bit;
	wire	[1:0]	wire_counter_reg_bit_ena;
	wire	[1:0]	wire_counter_reg_bit_sload;
	wire  aclr_actual;
	wire clk_en;
	wire  cout_actual;
	wire [1:0]  data;
	wire  external_cin;
	wire  [1:0]  s_val;
	wire  [1:0]  safe_q;
	wire sclr;
	wire sload;
	wire sset;
	wire  time_to_clear;
	wire  updown_dir;

	cycloneiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(external_cin),
	.combout(wire_counter_comb_bita_0combout[0:0]),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.dataa(counter_reg_bit[0]),
	.datab(updown_dir),
	.datad(1'b1),
	.datac(1'b0)
	);
	defparam
		counter_comb_bita_0.lut_mask = 16'h5A90,
		counter_comb_bita_0.sum_lutc_input = "cin",
		counter_comb_bita_0.lpm_type = "cycloneiv_lcell_comb";
	cycloneiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(wire_counter_comb_bita_1combout[0:0]),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.dataa(counter_reg_bit[1]),
	.datab(updown_dir),
	.datad(1'b1),
	.datac(1'b0)
	);
	defparam
		counter_comb_bita_1.lut_mask = 16'h5A90,
		counter_comb_bita_1.sum_lutc_input = "cin",
		counter_comb_bita_1.lpm_type = "cycloneiv_lcell_comb";
	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	assign
		wire_counter_reg_bit_ena = {2{(clk_en & (((sclr | sset) | sload) | cnt_en))}},
		wire_counter_reg_bit_sload = {2{((sclr | sset) | sload)}},
		wire_counter_reg_bit_asdata = ({2{(~ sclr)}} & (({2{sset}} & s_val) | ({2{(~ sset)}} & data))),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_1combout[0:0], wire_counter_comb_bita_0combout[0:0]};
	assign
		aclr_actual = 1'b0,
		clk_en = 1'b1,
		cout = cout_actual,
		cout_actual = (wire_counter_comb_bita_1cout[0:0] | (time_to_clear & updown_dir)),
		data = {2{1'b0}},
		external_cin = 1'b1,
		q = safe_q,
		s_val = {2{1'b1}},
		safe_q = counter_reg_bit,
		sclr = 1'b0,
		sload = 1'b0,
		sset = 1'b0,
		time_to_clear = 1'b0,
		updown_dir = 1'b1;
endmodule //fifo_cntr

//synthesis_resources = lut 410 M9K 512 reg 188 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF;REMOVE_DUPLICATE_REGISTERS=OFF;suppress_da_rule_internal=d101;suppress_da_rule_internal=d102;suppress_da_rule_internal=d103;SYNCHRONIZER_IDENTIFICATION=OFF;SYNCHRONIZATION_REGISTER_CHAIN_LENGTH = 2;-name CUT ON -from rdptr_g -to ws_dgrp|fifo_dffpipe1:dffpipe19|dffe20a;-name SDC_STATEMENT \"set_false_path -from *rdptr_g* -to *ws_dgrp|fifo_dffpipe1:dffpipe19|dffe20a* \";-name CUT ON -from delayed_wrptr_g -to rs_dgwp|fifo_dffpipe:dffpipe16|dffe17a;-name SDC_STATEMENT \"set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|fifo_dffpipe:dffpipe16|dffe17a* \""} *)
module  fifo_dcfifo
	( 
	data,
	q,
	rdclk,
	rdempty,
	rdreq,
	wrclk,
	wrfull,
	wrreq) /* synthesis synthesis_clearbox=1 */;
	input   [63:0]  data;
	output   [15:0]  q;
	input   rdclk;
	output   rdempty;
	input   rdreq;
	input   wrclk;
	output   wrfull;
	input   wrreq;

	wire  [16:0]   wire_rdptr_g1p_q;
	wire  [16:0]   wire_wrptr_g1p_q;
	wire  [15:0]   wire_fifo_ram_q_b;
	reg	[16:0]	delayed_wrptr_g;
	reg	[1:0]	rdptr_b;
	reg	[16:0]	rdptr_g;
	(* ALTERA_ATTRIBUTE = {"suppress_da_rule_internal=S102"} *)
	reg	[16:0]	wrptr_g;
	wire  [16:0]   wire_rs_dgwp_q;
	wire  [16:0]   wire_ws_dgrp_q;
	wire  wire_rdempty_eq_comp_aeb;
	wire  wire_wrfull_eq_comp_aeb;
	wire  wire_cntr_b_cout;
	wire  [1:0]   wire_cntr_b_q;
	wire  int_rdempty;
	wire  int_wrfull;
	wire  [15:0]  ram_address_a;
	wire  [17:0]  ram_address_b;
	wire  valid_rdreq;
	wire  valid_wrreq;
	wire  [16:0]  wrptr_gs;

	fifo_a_graycounter   rdptr_g1p
	( 
	.clock(rdclk),
	.cnt_en((valid_rdreq & wire_cntr_b_cout)),
	.q(wire_rdptr_g1p_q));
	fifo_a_graycounter1   wrptr_g1p
	( 
	.clock(wrclk),
	.cnt_en(valid_wrreq),
	.q(wire_wrptr_g1p_q));
	fifo_altsyncram   fifo_ram
	( 
	.address_a(ram_address_a),
	.address_b(ram_address_b),
	.addressstall_b((~ valid_rdreq)),
	.clock0(wrclk),
	.clock1(rdclk),
	.clocken1(valid_rdreq),
	.data_a(data),
	.q_b(wire_fifo_ram_q_b),
	.wren_a(valid_wrreq));
	// synopsys translate_off
	initial
		delayed_wrptr_g = 0;
	// synopsys translate_on
	always @ ( posedge wrclk)
		  delayed_wrptr_g <= wrptr_g;
	// synopsys translate_off
	initial
		rdptr_b = 0;
	// synopsys translate_on
	always @ ( posedge rdclk)
		if (valid_rdreq == 1'b1)   rdptr_b <= wire_cntr_b_q;
	// synopsys translate_off
	initial
		rdptr_g = 0;
	// synopsys translate_on
	always @ ( posedge rdclk)
		if (valid_rdreq == 1'b1)   rdptr_g <= wire_rdptr_g1p_q;
	// synopsys translate_off
	initial
		wrptr_g = 0;
	// synopsys translate_on
	always @ ( posedge wrclk)
		if (valid_wrreq == 1'b1)   wrptr_g <= wire_wrptr_g1p_q;
	fifo_alt_synch_pipe   rs_dgwp
	( 
	.clock(rdclk),
	.d(delayed_wrptr_g),
	.q(wire_rs_dgwp_q));
	fifo_alt_synch_pipe1   ws_dgrp
	( 
	.clock(wrclk),
	.d(rdptr_g),
	.q(wire_ws_dgrp_q));
	fifo_cmpr   rdempty_eq_comp
	( 
	.aeb(wire_rdempty_eq_comp_aeb),
	.dataa(wire_rs_dgwp_q),
	.datab(rdptr_g));
	fifo_cmpr   wrfull_eq_comp
	( 
	.aeb(wire_wrfull_eq_comp_aeb),
	.dataa(wire_ws_dgrp_q),
	.datab(wrptr_gs));
	fifo_cntr   cntr_b
	( 
	.clock(rdclk),
	.cnt_en(valid_rdreq),
	.cout(wire_cntr_b_cout),
	.q(wire_cntr_b_q));
	assign
		int_rdempty = wire_rdempty_eq_comp_aeb,
		int_wrfull = wire_wrfull_eq_comp_aeb,
		q = wire_fifo_ram_q_b,
		ram_address_a = {(wrptr_g[16] ^ wrptr_g[15]), wrptr_g[14:0]},
		ram_address_b = {(wire_rdptr_g1p_q[16] ^ wire_rdptr_g1p_q[15]), wire_rdptr_g1p_q[14:0], wire_cntr_b_q},
		rdempty = int_rdempty,
		valid_rdreq = (rdreq & (~ int_rdempty)),
		valid_wrreq = (wrreq & (~ int_wrfull)),
		wrfull = int_wrfull,
		wrptr_gs = {(~ wrptr_g[16]), (~ wrptr_g[15]), wrptr_g[14:0]};
endmodule //fifo_dcfifo
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module fifo (
	data,
	rdclk,
	rdreq,
	wrclk,
	wrreq,
	q,
	rdempty,
	wrfull)/* synthesis synthesis_clearbox = 1 */;

	input	[63:0]  data;
	input	  rdclk;
	input	  rdreq;
	input	  wrclk;
	input	  wrreq;
	output	[15:0]  q;
	output	  rdempty;
	output	  wrfull;

	wire [15:0] sub_wire0;
	wire  sub_wire1;
	wire  sub_wire2;
	wire [15:0] q = sub_wire0[15:0];
	wire  rdempty = sub_wire1;
	wire  wrfull = sub_wire2;

	fifo_dcfifo	fifo_dcfifo_component (
				.data (data),
				.rdclk (rdclk),
				.rdreq (rdreq),
				.wrclk (wrclk),
				.wrreq (wrreq),
				.q (sub_wire0),
				.rdempty (sub_wire1),
				.wrfull (sub_wire2));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
// Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "4"
// Retrieval info: PRIVATE: Depth NUMERIC "65536"
// Retrieval info: PRIVATE: Empty NUMERIC "1"
// Retrieval info: PRIVATE: Full NUMERIC "1"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV GX"
// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"
// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: Optimize NUMERIC "2"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: UsedW NUMERIC "1"
// Retrieval info: PRIVATE: Width NUMERIC "64"
// Retrieval info: PRIVATE: dc_aclr NUMERIC "0"
// Retrieval info: PRIVATE: diff_widths NUMERIC "1"
// Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
// Retrieval info: PRIVATE: output_width NUMERIC "16"
// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
// Retrieval info: PRIVATE: rsFull NUMERIC "0"
// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
// Retrieval info: PRIVATE: sc_aclr NUMERIC "0"
// Retrieval info: PRIVATE: sc_sclr NUMERIC "0"
// Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
// Retrieval info: PRIVATE: wsFull NUMERIC "1"
// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV GX"
// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "65536"
// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF"
// Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo_mixed_widths"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "64"
// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "16"
// Retrieval info: CONSTANT: LPM_WIDTHU_R NUMERIC "18"
// Retrieval info: CONSTANT: LPM_WIDTH_R NUMERIC "16"
// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "4"
// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: USE_EAB STRING "ON"
// Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "4"
// Retrieval info: USED_PORT: data 0 0 64 0 INPUT NODEFVAL "data[63..0]"
// Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
// Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL "rdclk"
// Retrieval info: USED_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL "rdempty"
// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
// Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL "wrclk"
// Retrieval info: USED_PORT: wrfull 0 0 0 0 OUTPUT NODEFVAL "wrfull"
// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
// Retrieval info: CONNECT: @data 0 0 64 0 data 0 0 64 0
// Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0
// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
// Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0
// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
// Retrieval info: CONNECT: q 0 0 16 0 @q 0 0 16 0
// Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0
// Retrieval info: CONNECT: wrfull 0 0 0 0 @wrfull 0 0 0 0
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
