Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:28:54 2025
| Host         : DESKTOP-I99LGQ1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  138         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (101)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (101)
--------------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.361        0.000                      0                 1715        0.102        0.000                      0                 1715        4.020        0.000                       0                   665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.361        0.000                      0                 1715        0.102        0.000                      0                 1715        4.020        0.000                       0                   665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.580ns (19.345%)  route 2.418ns (80.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X44Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  <hidden>
                         net (fo=20, routed)          1.657     3.086    <hidden>
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  <hidden>
                         net (fo=2, routed)           0.762     3.971    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    <hidden>
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.580ns (19.829%)  route 2.345ns (80.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X44Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  <hidden>
                         net (fo=20, routed)          1.657     3.086    <hidden>
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  <hidden>
                         net (fo=2, routed)           0.689     3.898    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    <hidden>
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.642ns (22.963%)  route 2.154ns (77.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X34Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  <hidden>
                         net (fo=19, routed)          1.401     2.892    <hidden>
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  <hidden>
                         net (fo=2, routed)           0.753     3.769    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    <hidden>
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.642ns (23.344%)  route 2.108ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X34Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  <hidden>
                         net (fo=19, routed)          1.401     2.892    <hidden>
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  <hidden>
                         net (fo=2, routed)           0.708     3.723    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    <hidden>
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.642ns (26.230%)  route 1.806ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X38Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  <hidden>
                         net (fo=54, routed)          1.110     2.601    <hidden>
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  <hidden>
                         net (fo=1, routed)           0.696     3.421    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     5.415    <hidden>
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.642ns (26.331%)  route 1.796ns (73.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X38Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  <hidden>
                         net (fo=54, routed)          1.105     2.596    <hidden>
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.720 r  <hidden>
                         net (fo=1, routed)           0.691     3.411    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.474     5.415    <hidden>
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.580ns (23.936%)  route 1.843ns (76.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X43Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  <hidden>
                         net (fo=54, routed)          0.989     2.418    <hidden>
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     2.542 r  <hidden>
                         net (fo=1, routed)           0.854     3.396    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     5.415    <hidden>
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.642ns (26.601%)  route 1.771ns (73.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X38Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  <hidden>
                         net (fo=54, routed)          0.921     2.412    <hidden>
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.536 r  <hidden>
                         net (fo=2, routed)           0.851     3.386    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -5.474     5.415    <hidden>
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.580ns (24.414%)  route 1.796ns (75.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X43Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  <hidden>
                         net (fo=54, routed)          1.161     2.590    <hidden>
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     2.714 r  <hidden>
                         net (fo=1, routed)           0.634     3.349    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y30          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -5.474     5.415    <hidden>
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.642ns (25.647%)  route 1.861ns (74.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    SLICE_X38Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  <hidden>
                         net (fo=54, routed)          0.867     2.358    <hidden>
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.482 r  <hidden>
                         net (fo=2, routed)           0.995     3.476    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924    10.924    <hidden>
    DSP48_X2Y25          DSP48E1                                      r  <hidden>
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -5.342     5.547    <hidden>
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  2.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.957%)  route 0.166ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[7]/Q
                         net (fo=3, routed)           0.166     0.717    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305[7]
    SLICE_X42Y64         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X42Y64         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[7]_srl4/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[18]/Q
                         net (fo=1, routed)           0.091     0.642    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[18]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.687 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.687    bd_0_i/hls_inst/inst/O_tile_out_TDATA[18]
    SLICE_X34Y74         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y74         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y74         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[11]/Q
                         net (fo=3, routed)           0.127     0.678    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305[11]
    SLICE_X38Y66         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X38Y66         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[11]_srl4/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.540    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[11]_srl4
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=48, routed)          0.110     0.661    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/flow_control_loop_pipe_sequential_init_U/Q[3]
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.706 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.706    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X46Y67         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y67         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y67         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X44Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[26]/Q
                         net (fo=1, routed)           0.085     0.636    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[26]
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.045     0.681 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.681    bd_0_i/hls_inst/inst/O_tile_out_TDATA[26]
    SLICE_X45Y78         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y78         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_reg_345_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_reg_345_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_reg_345_reg[29]/Q
                         net (fo=1, routed)           0.118     0.669    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/Q[29]
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/din0_buf1_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    <hidden>
    SLICE_X43Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  <hidden>
                         net (fo=1, routed)           0.080     0.631    <hidden>
    SLICE_X42Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.676 r  <hidden>
                         net (fo=1, routed)           0.000     0.676    <hidden>
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  <hidden>
                         net (fo=1, routed)           0.000     0.740    <hidden>
    SLICE_X42Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    <hidden>
    SLICE_X42Y77         FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.432    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.134     0.566    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305_reg[6]/Q
                         net (fo=3, routed)           0.168     0.719    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/add_ln50_reg_305[6]
    SLICE_X42Y64         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_clk
    SLICE_X42Y64         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[6]_srl4/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.541    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X36Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[14]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[14]
    SLICE_X37Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/O_tile_out_TDATA[14]
    SLICE_X37Y79         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y79         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X36Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[15]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[15]
    SLICE_X37Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[15]_INST_0/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/O_tile_out_TDATA[15]
    SLICE_X37Y80         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y80         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  bd_0_i/hls_inst/inst/V_tile_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14  bd_0_i/hls_inst/inst/V_tile_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_out_last_reg_310_pp0_iter11_reg_reg[0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_out_last_reg_310_pp0_iter11_reg_reg[0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter11_reg_srl4___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter11_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter11_reg_srl4___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter11_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter5_reg_srl3___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter10_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter5_reg_srl3___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter10_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_loop_exit_ready_pp0_iter11_reg_reg_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_loop_exit_ready_pp0_iter11_reg_reg_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y64  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y64  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_out_last_reg_310_pp0_iter11_reg_reg[0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_out_last_reg_310_pp0_iter11_reg_reg[0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter11_reg_srl4___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter11_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter11_reg_srl4___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter11_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter5_reg_srl3___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter10_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_enable_reg_pp0_iter5_reg_srl3___grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120_ap_enable_reg_pp0_iter10_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_loop_exit_ready_pp0_iter11_reg_reg_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/ap_loop_exit_ready_pp0_iter11_reg_reg_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y64  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y64  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/zext_ln50_1_reg_315_pp0_iter5_reg_reg[0]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.851ns  (logic 0.476ns (9.812%)  route 4.375ns (90.188%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.429     3.552    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.326     3.878 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[1]_INST_0/O
                         net (fo=1, unset)            0.973     4.851    O_tile_out_tdata[1]
                                                                      r  O_tile_out_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 0.476ns (9.833%)  route 4.365ns (90.167%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.419     3.542    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.326     3.868 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[21]_INST_0/O
                         net (fo=1, unset)            0.973     4.841    O_tile_out_tdata[21]
                                                                      r  O_tile_out_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.824ns  (logic 0.476ns (9.867%)  route 4.348ns (90.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.402     3.525    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.326     3.851 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[3]_INST_0/O
                         net (fo=1, unset)            0.973     4.824    O_tile_out_tdata[3]
                                                                      r  O_tile_out_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.804ns  (logic 0.476ns (9.908%)  route 4.328ns (90.092%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.382     3.505    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.326     3.831 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[0]_INST_0/O
                         net (fo=1, unset)            0.973     4.804    O_tile_out_tdata[0]
                                                                      r  O_tile_out_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 0.476ns (9.928%)  route 4.318ns (90.071%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.372     3.495    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.326     3.821 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[18]_INST_0/O
                         net (fo=1, unset)            0.973     4.794    O_tile_out_tdata[18]
                                                                      r  O_tile_out_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.681ns  (logic 0.476ns (10.168%)  route 4.205ns (89.832%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.259     3.382    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326     3.708 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[9]_INST_0/O
                         net (fo=1, unset)            0.973     4.681    O_tile_out_tdata[9]
                                                                      r  O_tile_out_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 0.476ns (10.304%)  route 4.144ns (89.696%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.198     3.321    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.326     3.647 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[28]_INST_0/O
                         net (fo=1, unset)            0.973     4.620    O_tile_out_tdata[28]
                                                                      r  O_tile_out_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 0.476ns (10.324%)  route 4.135ns (89.676%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.189     3.312    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.326     3.638 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[27]_INST_0/O
                         net (fo=1, unset)            0.973     4.611    O_tile_out_tdata[27]
                                                                      r  O_tile_out_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 0.476ns (10.356%)  route 4.120ns (89.644%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.174     3.297    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326     3.623 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[8]_INST_0/O
                         net (fo=1, unset)            0.973     4.596    O_tile_out_tdata[8]
                                                                      r  O_tile_out_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.592ns  (logic 0.476ns (10.365%)  route 4.116ns (89.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.170     3.293    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326     3.619 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[19]_INST_0/O
                         net (fo=1, unset)            0.973     4.592    O_tile_out_tdata[19]
                                                                      r  O_tile_out_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K_tile_in_tvalid
                            (input port)
  Destination:            K_tile_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tvalid (IN)
                         net (fo=15, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/K_tile_in_TVALID
    SLICE_X44Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/V_tile_in_TREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    K_tile_in_tready
                                                                      r  K_tile_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TVALID_INST_0/O
                         net (fo=0)                   0.410     0.865    O_tile_out_tvalid
                                                                      r  O_tile_out_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_tile_in_tvalid
                            (input port)
  Destination:            Q_tile_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Q_tile_in_tvalid (IN)
                         net (fo=11, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82/Q_tile_in_TVALID
    SLICE_X45Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82/Q_tile_in_TREADY_INST_0/O
                         net (fo=4, unset)            0.410     0.865    Q_tile_in_tready
                                                                      r  Q_tile_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K_tile_in_tvalid
                            (input port)
  Destination:            V_tile_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tvalid (IN)
                         net (fo=15, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/K_tile_in_TVALID
    SLICE_X44Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/V_tile_in_TREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    V_tile_in_tready
                                                                      r  V_tile_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.048ns (5.528%)  route 0.820ns (94.472%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X44Y67         LUT5 (Prop_lut5_I2_O)        0.048     0.458 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TLAST[0]_INST_0/O
                         net (fo=1, unset)            0.410     0.868    O_tile_out_tlast[0]
                                                                      r  O_tile_out_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.346ns  (logic 0.153ns (11.367%)  route 1.193ns (88.633%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.373     0.829    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.107     0.936 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[11]_INST_0/O
                         net (fo=1, unset)            0.410     1.346    O_tile_out_tdata[11]
                                                                      r  O_tile_out_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.153ns (10.944%)  route 1.245ns (89.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.425     0.881    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.107     0.988 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[10]_INST_0/O
                         net (fo=1, unset)            0.410     1.398    O_tile_out_tdata[10]
                                                                      r  O_tile_out_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.414ns  (logic 0.153ns (10.822%)  route 1.261ns (89.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.441     0.897    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.107     1.004 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[31]_INST_0/O
                         net (fo=1, unset)            0.410     1.414    O_tile_out_tdata[31]
                                                                      r  O_tile_out_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.457ns  (logic 0.153ns (10.498%)  route 1.304ns (89.502%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.484     0.940    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.107     1.047 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[23]_INST_0/O
                         net (fo=1, unset)            0.410     1.457    O_tile_out_tdata[23]
                                                                      r  O_tile_out_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            O_tile_out_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.153ns (10.303%)  route 1.332ns (89.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TREADY
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/O_tile_out_TDATA[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.512     0.968    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31]_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.107     1.075 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[12]_INST_0/O
                         net (fo=1, unset)            0.410     1.485    O_tile_out_tdata[12]
                                                                      r  O_tile_out_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.487ns (59.758%)  route 3.022ns (40.242%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.371     6.353    <hidden>
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  <hidden>
                         net (fo=2, routed)           0.678     7.181    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[26]
    SLICE_X45Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.509 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[26]_INST_0/O
                         net (fo=1, unset)            0.973     8.482    O_tile_out_tdata[26]
                                                                      r  O_tile_out_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.487ns (62.507%)  route 2.691ns (37.493%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.095     6.077    <hidden>
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.150     6.227 r  <hidden>
                         net (fo=2, routed)           0.624     6.850    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[12]
    SLICE_X45Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.178 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[12]_INST_0/O
                         net (fo=1, unset)            0.973     8.151    O_tile_out_tdata[12]
                                                                      r  O_tile_out_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 4.257ns (59.488%)  route 2.899ns (40.512%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.202     6.184    <hidden>
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.308 r  <hidden>
                         net (fo=2, routed)           0.725     7.032    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[25]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.124     7.156 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[25]_INST_0/O
                         net (fo=1, unset)            0.973     8.129    O_tile_out_tdata[25]
                                                                      r  O_tile_out_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.509ns (63.070%)  route 2.640ns (36.930%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.037     6.019    <hidden>
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.152     6.171 r  <hidden>
                         net (fo=2, routed)           0.630     6.801    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[10]
    SLICE_X45Y78         LUT5 (Prop_lut5_I2_O)        0.348     7.149 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[10]_INST_0/O
                         net (fo=1, unset)            0.973     8.122    O_tile_out_tdata[10]
                                                                      r  O_tile_out_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 4.487ns (63.143%)  route 2.619ns (36.857%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.030     6.012    <hidden>
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.152     6.164 r  <hidden>
                         net (fo=2, routed)           0.616     6.780    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[2]
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.326     7.106 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[2]_INST_0/O
                         net (fo=1, unset)            0.973     8.079    O_tile_out_tdata[2]
                                                                      r  O_tile_out_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 4.509ns (64.199%)  route 2.514ns (35.801%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.067     6.049    <hidden>
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.201 r  <hidden>
                         net (fo=2, routed)           0.474     6.675    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[18]
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.348     7.023 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[18]_INST_0/O
                         net (fo=1, unset)            0.973     7.996    O_tile_out_tdata[18]
                                                                      r  O_tile_out_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.006ns  (logic 4.521ns (64.534%)  route 2.485ns (35.466%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.040     6.022    <hidden>
    SLICE_X34Y74         LUT3 (Prop_lut3_I0_O)        0.157     6.179 r  <hidden>
                         net (fo=2, routed)           0.471     6.651    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.355     7.006 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[0]_INST_0/O
                         net (fo=1, unset)            0.973     7.979    O_tile_out_tdata[0]
                                                                      r  O_tile_out_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 4.257ns (60.803%)  route 2.744ns (39.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.302     6.284    <hidden>
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  <hidden>
                         net (fo=2, routed)           0.469     6.877    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[29]
    SLICE_X38Y80         LUT5 (Prop_lut5_I2_O)        0.124     7.001 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[29]_INST_0/O
                         net (fo=1, unset)            0.973     7.974    O_tile_out_tdata[29]
                                                                      r  O_tile_out_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.508ns (64.514%)  route 2.480ns (35.486%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.165     6.147    <hidden>
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.153     6.300 r  <hidden>
                         net (fo=2, routed)           0.341     6.642    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[6]
    SLICE_X37Y80         LUT5 (Prop_lut5_I2_O)        0.346     6.988 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[6]_INST_0/O
                         net (fo=1, unset)            0.973     7.961    O_tile_out_tdata[6]
                                                                      r  O_tile_out_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 4.487ns (64.351%)  route 2.486ns (35.649%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.973     0.973    <hidden>
    DSP48_X2Y31          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     4.982 r  <hidden>
                         net (fo=1, routed)           1.171     6.153    <hidden>
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.150     6.303 r  <hidden>
                         net (fo=2, routed)           0.341     6.645    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/m_axis_result_tdata[8]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.328     6.973 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[8]_INST_0/O
                         net (fo=1, unset)            0.973     7.946    O_tile_out_tdata[8]
                                                                      r  O_tile_out_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.186ns (27.310%)  route 0.495ns (72.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X44Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[26]/Q
                         net (fo=1, routed)           0.085     0.636    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[26]
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.045     0.681 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[26]_INST_0/O
                         net (fo=1, unset)            0.410     1.091    O_tile_out_tdata[26]
                                                                      r  O_tile_out_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.186ns (27.065%)  route 0.501ns (72.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[18]/Q
                         net (fo=1, routed)           0.091     0.642    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[18]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.687 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[18]_INST_0/O
                         net (fo=1, unset)            0.410     1.097    O_tile_out_tdata[18]
                                                                      r  O_tile_out_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X36Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[14]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[14]
    SLICE_X37Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[14]_INST_0/O
                         net (fo=1, unset)            0.410     1.111    O_tile_out_tdata[14]
                                                                      r  O_tile_out_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X36Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[15]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[15]
    SLICE_X37Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[15]_INST_0/O
                         net (fo=1, unset)            0.410     1.111    O_tile_out_tdata[15]
                                                                      r  O_tile_out_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[20]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[20]
    SLICE_X37Y73         LUT5 (Prop_lut5_I1_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[20]_INST_0/O
                         net (fo=1, unset)            0.410     1.111    O_tile_out_tdata[20]
                                                                      r  O_tile_out_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X36Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[22]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[22]
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[22]_INST_0/O
                         net (fo=1, unset)            0.410     1.111    O_tile_out_tdata[22]
                                                                      r  O_tile_out_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.186ns (26.326%)  route 0.521ns (73.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y73         FDRE                                         r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/O_tile_out_TDATA_reg_reg[21]/Q
                         net (fo=1, routed)           0.110     0.662    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[31][21]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.707 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[21]_INST_0/O
                         net (fo=1, unset)            0.410     1.117    O_tile_out_tdata[21]
                                                                      r  O_tile_out_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.186ns (25.373%)  route 0.547ns (74.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X44Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[11]/Q
                         net (fo=1, routed)           0.137     0.688    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[11]
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.045     0.733 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[11]_INST_0/O
                         net (fo=1, unset)            0.410     1.143    O_tile_out_tdata[11]
                                                                      r  O_tile_out_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.186ns (25.332%)  route 0.548ns (74.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X39Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[7]/Q
                         net (fo=1, routed)           0.138     0.689    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[7]
    SLICE_X38Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.734 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[7]_INST_0/O
                         net (fo=1, unset)            0.410     1.144    O_tile_out_tdata[7]
                                                                      r  O_tile_out_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O_tile_out_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.186ns (25.330%)  route 0.548ns (74.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/ap_clk
    SLICE_X37Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/dout_r_reg[2]/Q
                         net (fo=1, routed)           0.138     0.689    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA_reg_reg[2]
    SLICE_X37Y73         LUT5 (Prop_lut5_I1_O)        0.045     0.734 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/O_tile_out_TDATA[2]_INST_0/O
                         net (fo=1, unset)            0.410     1.144    O_tile_out_tdata[2]
                                                                      r  O_tile_out_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           564 Endpoints
Min Delay           564 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 0.124ns (2.865%)  route 4.205ns (97.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         3.232     4.329    bd_0_i/hls_inst/inst/K_tile_U/ap_block_pp0_stage0_subdone
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 0.124ns (2.893%)  route 4.162ns (97.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         3.189     4.286    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[0]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.124ns (3.027%)  route 3.973ns (96.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         3.000     4.097    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[18]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.124ns (3.027%)  route 3.973ns (96.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         3.000     4.097    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[20]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.124ns (3.027%)  route 3.973ns (96.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         3.000     4.097    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[2]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.124ns (3.027%)  route 3.973ns (96.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         3.000     4.097    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[4]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_2/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.124ns (3.047%)  route 3.945ns (96.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         2.972     4.069    bd_0_i/hls_inst/inst/Q_tile_U/ap_block_pp0_stage0_subdone
    RAMB36_X3Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_2/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/Q_tile_U/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/Q_tile_U/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.124ns (3.096%)  route 3.881ns (96.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         2.908     4.005    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[19]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.124ns (3.096%)  route 3.881ns (96.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         2.908     4.005    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[1]/C

Slack:                    inf
  Source:                 O_tile_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.124ns (3.096%)  route 3.881ns (96.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  O_tile_out_tready (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/O_tile_out_TREADY
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ram_reg_0_i_2/O
                         net (fo=233, routed)         2.908     4.005    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/E[0]
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/ap_clk
    SLICE_X35Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/din1_buf1_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K_tile_in_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[0] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[0]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[1] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[1]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[2]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[3]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[4] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[4]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[5] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[5]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[6] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[6]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[7] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[7]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[8] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[8]
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 K_tile_in_tdata[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/K_tile_U/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  K_tile_in_tdata[9] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/K_tile_U/K_tile_in_TDATA[9]
    RAMB36_X2Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.432     0.432    bd_0_i/hls_inst/inst/K_tile_U/ap_clk
    RAMB36_X2Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/K_tile_U/ram_reg_1/CLKARDCLK





