part=xcvu9p-flga2104-2-i

[hls]
clock=4
flow_target=vitis
syn.file=cpp_ap_int_arith.cpp
syn.top=cpp_ap_int_arith
tb.file=cpp_ap_int_arith_test.cpp
tb.file=result.golden.dat
syn.directive.interface=cpp_ap_int_arith out1 mode=m_axi depth=1
syn.directive.interface=cpp_ap_int_arith out2 mode=m_axi depth=1
syn.directive.interface=cpp_ap_int_arith out3 mode=m_axi depth=1
syn.directive.interface=cpp_ap_int_arith out4 mode=m_axi depth=1
package.output.format=xo
package.output.syn=false

