{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504568116870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504568116872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 20:35:16 2017 " "Processing started: Mon Sep  4 20:35:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504568116872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1504568116872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off pi_II -c pi_II " "Command: quartus_drc --read_settings_files=on --write_settings_files=off pi_II -c pi_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1504568116872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1504568117164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pi_II.sdc " "Synopsys Design Constraints File file not found: 'pi_II.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1504568117206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1504568117206 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1504568117207 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1504568117207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1504568117209 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1504568117209 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " HEX3\[2\]~output " "Node  \"HEX3\[2\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[6\]~output " "Node  \"HEX4\[6\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[5\]~output " "Node  \"HEX4\[5\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[4\]~output " "Node  \"HEX4\[4\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[3\]~output " "Node  \"HEX4\[3\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[2\]~output " "Node  \"HEX4\[2\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 628 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[1\]~output " "Node  \"HEX4\[1\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[0\]~output " "Node  \"HEX4\[0\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[7\]~output " "Node  \"HEX3\[7\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[6\]~output " "Node  \"HEX3\[6\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 624 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[5\]~output " "Node  \"HEX3\[5\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[4\]~output " "Node  \"HEX3\[4\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[3\]~output " "Node  \"HEX3\[3\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 621 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[7\]~output " "Node  \"HEX4\[7\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[1\]~output " "Node  \"HEX3\[1\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[0\]~output " "Node  \"HEX3\[0\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[7\]~output " "Node  \"HEX2\[7\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[6\]~output " "Node  \"HEX2\[6\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[5\]~output " "Node  \"HEX2\[5\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[4\]~output " "Node  \"HEX2\[4\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[3\]~output " "Node  \"HEX2\[3\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[2\]~output " "Node  \"HEX2\[2\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[1\]~output " "Node  \"HEX2\[1\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[0\]~output " "Node  \"HEX2\[0\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX1\[7\]~output " "Node  \"HEX1\[7\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX6\[3\]~output " "Node  \"HEX6\[3\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 645 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX7\[7\]~output " "Node  \"HEX7\[7\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX7\[6\]~output " "Node  \"HEX7\[6\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX7\[5\]~output " "Node  \"HEX7\[5\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_NODES_INFO" " HEX7\[4\]~output " "Node  \"HEX7\[4\]~output\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/Dropbox/IFSC/PI_II/project/pi_II.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/rgnagel/Dropbox/IFSC/PI_II/project/" { { 0 { 0 ""} 0 654 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1504568117217 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1504568117217 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1504568117217 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1504568117218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504568117243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 20:35:17 2017 " "Processing ended: Mon Sep  4 20:35:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504568117243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504568117243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504568117243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1504568117243 ""}
