Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb  4 18:33:55 2022
| Host         : fraczpa-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Calculator_control_sets_placed.rpt
| Design       : Calculator
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           12 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              93 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------+------------------+------------------+----------------+
|              Clock Signal             |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG                        | U2/CE[0]              |                  |                1 |              4 |
|  CLK_IBUF_BUFG                        | U2/CE_0[0]            | CLEAR_IBUF       |                2 |              4 |
|  CLK_IBUF_BUFG                        | U2/E[0]               | CLEAR_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG                        | U3/zmienna[3]_i_1_n_0 | CLEAR_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG                        | U3/jakiwyr_20         |                  |                1 |              4 |
|  U9/liczba_dodawania_reg[7]_i_2_n_0   |                       |                  |                3 |              8 |
|  U9/druga_liczba                      |                       |                  |                2 |              8 |
|  U9/pierwsza_licza                    |                       |                  |                2 |              8 |
|  U9/liczba_odejmowania_reg[7]_i_2_n_0 |                       |                  |                5 |              8 |
|  CLK_IBUF_BUFG                        |                       | CLEAR_IBUF       |                4 |              8 |
|  CLK_IBUF_BUFG                        | CE_IBUF               | CLEAR_IBUF       |               21 |             81 |
+---------------------------------------+-----------------------+------------------+------------------+----------------+


