#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 23 07:11:54 2024
# Process ID: 15200
# Current directory: C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.runs/synth_1\vivado.jou
# Running On: DESKTOP-U46VS5R, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16354 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 463.703 ; gain = 186.309
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.422 ; gain = 438.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_11' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/pipeline_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_11' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/pipeline_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'muxfour_9' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/muxfour_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/muxfour_9.v:18]
INFO: [Synth 8-6155] done synthesizing module 'muxfour_9' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/muxfour_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2_10' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/mux_2_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/mux_2_10.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_10' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/mux_2_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/adder_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'rca_12' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/rca_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_15' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/full_adder_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_15' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/full_adder_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rca_12' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/rca_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/adder_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_5' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/boolean_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_5' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/boolean_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_6' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'mshl32bit_13' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/mshl32bit_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter_16' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_16.v:11]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter_16' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_16.v:11]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter_17' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter_17' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_17.v:11]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter_18' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter_18' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_18.v:11]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter_19' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter_19' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_19.v:11]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter_20' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter_20' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/x_bit_left_shifter_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mshl32bit_13' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/mshl32bit_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'xbitreverse_14' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/xbitreverse_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'xbitreverse_14' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/xbitreverse_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'shifter_6' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_7' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/multiplier_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_7' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/multiplier_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_8' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/compare_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_8' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/compare_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[0] in module compare_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1421.430 ; gain = 565.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.430 ; gain = 565.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.430 ; gain = 565.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1421.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1473.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1473.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1089  
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 65    
	   2 Input    1 Bit        Muxes := 258   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     7|
|4     |LUT2   |   244|
|5     |LUT3   |    14|
|6     |LUT4   |   118|
|7     |LUT5   |    88|
|8     |LUT6   |   500|
|9     |FDRE   |   120|
|10    |FDSE   |     4|
|11    |IBUF   |    32|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1473.609 ; gain = 617.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1473.609 ; gain = 565.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1473.609 ; gain = 617.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1485.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'au_top_0' is not ideal for floorplanning, since the cellview 'au_top_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6b1ac984
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1489.020 ; gain = 1025.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1489.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/owly/Documents/SUTD_classes/lab3_alu/work/vivado/alu-starter/alu-starter.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 07:13:05 2024...
