Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Mar  9 17:22:19 2019
| Host         : luca-N56JN running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pfpu32_top_fast_timing_summary_routed.rpt -pb pfpu32_top_fast_timing_summary_routed.pb -rpx pfpu32_top_fast_timing_summary_routed.rpx -warn_on_violation
| Design       : pfpu32_top_fast
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 75 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.036        0.000                      0                 1434        0.102        0.000                      0                 1434        2.520        0.000                       0                   686  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysclk  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              0.036        0.000                      0                 1434        0.102        0.000                      0                 1434        2.520        0.000                       0                   686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/fpcsr_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 2.834ns (40.686%)  route 4.132ns (59.314%))
  Logic Levels:           13  (CARRY4=7 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 11.499 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 r  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 r  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.330    10.900    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.024 f  u_f32_addsub/fpcsr_o[7]_i_5/O
                         net (fo=2, routed)           0.690    11.714    u_f32_addsub/fpcsr_o[7]_i_5_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.838 r  u_f32_addsub/fpcsr_o[7]_i_1/O
                         net (fo=1, routed)           0.000    11.838    u_f32_addsub/fpcsr_o[7]_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  u_f32_addsub/fpcsr_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.683    11.499    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  u_f32_addsub/fpcsr_o_reg[7]/C
                         clock pessimism              0.331    11.831    
                         clock uncertainty           -0.035    11.795    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.079    11.874    u_f32_addsub/fpcsr_o_reg[7]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 u_i2f_fast_cnv/opa_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_i2f_fast_cnv/s1o_fract35_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.782ns (26.583%)  route 4.922ns (73.417%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 11.418 - 7.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.898     4.958    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  u_i2f_fast_cnv/opa_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.414 r  u_i2f_fast_cnv/opa_i_reg[12]/Q
                         net (fo=14, routed)          0.891     6.305    u_i2f_fast_cnv/p_0_in[15]
    SLICE_X0Y49          LUT4 (Prop_lut4_I0_O)        0.152     6.457 f  u_i2f_fast_cnv/s1o_exp10[7]_i_31/O
                         net (fo=1, routed)           0.861     7.318    u_i2f_fast_cnv/s1o_exp10[7]_i_31_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.326     7.644 f  u_i2f_fast_cnv/s1o_exp10[7]_i_13/O
                         net (fo=1, routed)           0.263     7.907    u_i2f_fast_cnv/s1o_exp10[7]_i_13_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.031 r  u_i2f_fast_cnv/s1o_exp10[7]_i_5/O
                         net (fo=14, routed)          0.921     8.951    u_i2f_fast_cnv/p_1_in[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124     9.075 f  u_i2f_fast_cnv/s1o_fract35[20]_i_6/O
                         net (fo=2, routed)           0.445     9.520    u_i2f_fast_cnv/s1o_fract35[20]_i_6_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.150     9.670 r  u_i2f_fast_cnv/s1o_fract35[20]_i_4/O
                         net (fo=10, routed)          0.871    10.542    u_i2f_fast_cnv/s1o_fract35[20]_i_4_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.326    10.868 f  u_i2f_fast_cnv/s1o_fract35[22]_i_2/O
                         net (fo=1, routed)           0.669    11.537    u_i2f_fast_cnv/s1o_fract35[22]_i_2_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124    11.661 r  u_i2f_fast_cnv/s1o_fract35[22]_i_1/O
                         net (fo=1, routed)           0.000    11.661    u_i2f_fast_cnv/s1t_fract35sh[22]
    SLICE_X6Y50          FDRE                                         r  u_i2f_fast_cnv/s1o_fract35_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.601    11.418    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  u_i2f_fast_cnv/s1o_fract35_reg[22]/C
                         clock pessimism              0.251    11.669    
                         clock uncertainty           -0.035    11.633    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.077    11.710    u_i2f_fast_cnv/s1o_fract35_reg[22]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 2.834ns (41.085%)  route 4.064ns (58.915%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 f  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 f  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 r  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.762    11.647    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.771 r  u_f32_addsub/add_fast_result_o[25]_i_1/O
                         net (fo=1, routed)           0.000    11.771    u_f32_addsub/add_fast_result_o[25]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[25]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.031    11.828    u_f32_addsub/add_fast_result_o_reg[25]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 2.834ns (41.134%)  route 4.056ns (58.866%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 f  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 f  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 r  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.754    11.638    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.762 r  u_f32_addsub/add_fast_result_o[23]_i_1/O
                         net (fo=1, routed)           0.000    11.762    u_f32_addsub/add_fast_result_o[23]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[23]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.029    11.826    u_f32_addsub/add_fast_result_o_reg[23]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 2.834ns (41.152%)  route 4.053ns (58.848%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 f  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 f  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 r  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.751    11.635    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X25Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.759 r  u_f32_addsub/add_fast_result_o[24]_i_1/O
                         net (fo=1, routed)           0.000    11.759    u_f32_addsub/add_fast_result_o[24]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[24]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.031    11.828    u_f32_addsub/add_fast_result_o_reg[24]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 2.834ns (41.260%)  route 4.035ns (58.740%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 r  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 r  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 f  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.733    11.617    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X27Y45         LUT5 (Prop_lut5_I1_O)        0.124    11.741 r  u_f32_addsub/add_fast_result_o[5]_i_1/O
                         net (fo=1, routed)           0.000    11.741    u_f32_addsub/add_fast_result_o[5]_i_1_n_0
    SLICE_X27Y45         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[5]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X27Y45         FDRE (Setup_fdre_C_D)        0.029    11.826    u_f32_addsub/add_fast_result_o_reg[5]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 u_f32_mul_fast/s0o_fract32_albl_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_mul_fast/s1o_rnd_v32S1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 2.626ns (38.668%)  route 4.165ns (61.332%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 11.502 - 7.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.894     4.953    u_f32_mul_fast/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  u_f32_mul_fast/s0o_fract32_albl_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434     5.387 r  u_f32_mul_fast/s0o_fract32_albl_reg/P[24]
                         net (fo=3, routed)           0.891     6.278    u_f32_mul_fast/p_0_in2_in[8]
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.402 r  u_f32_mul_fast/s1o_sticky_l_i_47/O
                         net (fo=1, routed)           0.708     7.111    u_f32_mul_fast/s1o_sticky_l_i_47_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.618 r  u_f32_mul_fast/s1o_sticky_l_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.618    u_f32_mul_fast/s1o_sticky_l_reg_i_11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.732 r  u_f32_mul_fast/s1o_sticky_l_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.732    u_f32_mul_fast/s1o_sticky_l_reg_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.846 r  u_f32_mul_fast/s1o_sticky_l_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.846    u_f32_mul_fast/s1o_sticky_l_reg_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  u_f32_mul_fast/s1o_sticky_l_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.960    u_f32_mul_fast/s1o_sticky_l_reg_i_8_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  u_f32_mul_fast/s1o_stickyh_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    u_f32_mul_fast/s1o_stickyh_reg_i_13_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  u_f32_mul_fast/s1o_stickyh_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.188    u_f32_mul_fast/s1o_stickyh_reg_i_11_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.501 r  u_f32_mul_fast/s1o_stickyh_reg_i_12/O[3]
                         net (fo=5, routed)           0.846     9.346    u_f32_mul_fast/s1o_stickyh_reg_i_12_n_4
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.306     9.652 r  u_f32_mul_fast/s1o_fract32[4]_i_3/O
                         net (fo=2, routed)           0.841    10.493    u_f32_mul_fast/s1o_fract32[4]_i_3_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  u_f32_mul_fast/s1o_fract32[0]_i_2__0/O
                         net (fo=2, routed)           0.428    11.046    u_f32_mul_fast/s1o_fract32[0]_i_2__0_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    11.170 r  u_f32_mul_fast/s1o_lostS0_i_1/O
                         net (fo=3, routed)           0.450    11.620    u_f32_mul_fast/s1t_lostS0
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  u_f32_mul_fast/s1o_rnd_v32S1[0]_i_1/O
                         net (fo=1, routed)           0.000    11.744    u_f32_mul_fast/s1o_rnd_v32S1[0]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  u_f32_mul_fast/s1o_rnd_v32S1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.686    11.502    u_f32_mul_fast/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  u_f32_mul_fast/s1o_rnd_v32S1_reg[0]/C
                         clock pessimism              0.331    11.834    
                         clock uncertainty           -0.035    11.798    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    11.829    u_f32_mul_fast/s1o_rnd_v32S1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 2.834ns (41.279%)  route 4.031ns (58.721%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 f  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 f  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 r  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.730    11.614    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.738 r  u_f32_addsub/add_fast_result_o[26]_i_1/O
                         net (fo=1, routed)           0.000    11.738    u_f32_addsub/add_fast_result_o[26]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[26]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.031    11.828    u_f32_addsub/add_fast_result_o_reg[26]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.834ns (41.304%)  route 4.027ns (58.696%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 r  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 r  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 f  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.726    11.610    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I1_O)        0.124    11.734 r  u_f32_addsub/add_fast_result_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.734    u_f32_addsub/add_fast_result_o[3]_i_1_n_0
    SLICE_X26Y45         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[3]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.029    11.826    u_f32_addsub/add_fast_result_o_reg[3]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 u_f32_addsub/s4o_shl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/add_fast_result_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sysclk rise@7.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.834ns (41.322%)  route 4.024ns (58.678%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.501 - 7.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.813     4.873    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_f32_addsub/s4o_shl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     5.292 r  u_f32_addsub/s4o_shl_reg[1]/Q
                         net (fo=30, routed)          1.219     6.510    u_f32_addsub/s4o_shl[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.296     6.806 f  u_f32_addsub/add_fast_result_o[3]_i_9/O
                         net (fo=2, routed)           0.587     7.393    u_f32_addsub/add_fast_result_o[3]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  u_f32_addsub/fpcsr_o[4]_i_3/O
                         net (fo=2, routed)           0.436     7.953    u_f32_addsub/fpcsr_o[4]_i_3_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.077 r  u_f32_addsub/add_fast_result_o[3]_i_7/O
                         net (fo=1, routed)           0.000     8.077    u_f32_addsub/add_fast_result_o[3]_i_7_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.609 r  u_f32_addsub/add_fast_result_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.609    u_f32_addsub/add_fast_result_o_reg[3]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  u_f32_addsub/add_fast_result_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.723    u_f32_addsub/add_fast_result_o_reg[7]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  u_f32_addsub/add_fast_result_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.837    u_f32_addsub/add_fast_result_o_reg[11]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  u_f32_addsub/add_fast_result_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.951    u_f32_addsub/add_fast_result_o_reg[15]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  u_f32_addsub/add_fast_result_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.065    u_f32_addsub/add_fast_result_o_reg[19]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  u_f32_addsub/add_fast_result_o_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    u_f32_addsub/add_fast_result_o_reg[30]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.401 r  u_f32_addsub/add_fast_result_o_reg[30]_i_2/O[0]
                         net (fo=47, routed)          0.870    10.271    u_f32_addsub/s5t_f32_shr
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.570 r  u_f32_addsub/fpcsr_o[10]_i_2/O
                         net (fo=5, routed)           0.190    10.760    u_f32_addsub/fpcsr_o[10]_i_2_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    10.884 f  u_f32_addsub/add_fast_result_o[30]_i_7/O
                         net (fo=31, routed)          0.723    11.607    u_f32_addsub/add_fast_result_o[30]_i_7_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I1_O)        0.124    11.731 r  u_f32_addsub/add_fast_result_o[4]_i_1/O
                         net (fo=1, routed)           0.000    11.731    u_f32_addsub/add_fast_result_o[4]_i_1_n_0
    SLICE_X26Y45         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     7.000     7.000 r  
    N15                                               0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    11.501    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  u_f32_addsub/add_fast_result_o_reg[4]/C
                         clock pessimism              0.331    11.833    
                         clock uncertainty           -0.035    11.797    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.031    11.828    u_f32_addsub/add_fast_result_o_reg[4]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_i2f_fast_cnv/s1o_exp10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_i2f_fast_cnv/i2f_fast_result_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.213ns (39.106%)  route 0.332ns (60.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.574     1.416    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  u_i2f_fast_cnv/s1o_exp10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  u_i2f_fast_cnv/s1o_exp10_reg[1]/Q
                         net (fo=5, routed)           0.332     1.912    u_i2f_fast_cnv/s1o_exp10_reg_n_0_[1]
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.049     1.961 r  u_i2f_fast_cnv/i2f_fast_result_o[24]_i_1/O
                         net (fo=1, routed)           0.000     1.961    u_i2f_fast_cnv/s2t_f32_exp10[1]
    SLICE_X13Y47         FDRE                                         r  u_i2f_fast_cnv/i2f_fast_result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.915     2.004    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  u_i2f_fast_cnv/i2f_fast_result_o_reg[24]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.107     1.859    u_i2f_fast_cnv/i2f_fast_result_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_f32_addsub/s1o_exp10c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/s2o_exp10c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.639     1.482    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  u_f32_addsub/s1o_exp10c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_f32_addsub/s1o_exp10c_reg[6]/Q
                         net (fo=1, routed)           0.056     1.679    u_f32_addsub/s1o_exp10c[6]
    SLICE_X11Y45         FDRE                                         r  u_f32_addsub/s2o_exp10c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.914     2.003    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  u_f32_addsub/s2o_exp10c_reg[6]/C
                         clock pessimism             -0.521     1.482    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.071     1.553    u_f32_addsub/s2o_exp10c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_i2f_fast_cnv/start_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_i2f_fast_cnv/s1o_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.572     1.414    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  u_i2f_fast_cnv/start_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_i2f_fast_cnv/start_i_reg/Q
                         net (fo=1, routed)           0.056     1.611    u_i2f_fast_cnv/start_i
    SLICE_X9Y58          FDRE                                         r  u_i2f_fast_cnv/s1o_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.843     1.932    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  u_i2f_fast_cnv/s1o_rdy_reg/C
                         clock pessimism             -0.517     1.414    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.071     1.485    u_i2f_fast_cnv/s1o_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_i2f_fast_cnv/s1o_exp10_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_i2f_fast_cnv/i2f_fast_result_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.502%)  route 0.116ns (38.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.574     1.416    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  u_i2f_fast_cnv/s1o_exp10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  u_i2f_fast_cnv/s1o_exp10_reg[5]/Q
                         net (fo=3, routed)           0.116     1.674    u_i2f_fast_cnv/s1o_exp10_reg_n_0_[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.719 r  u_i2f_fast_cnv/i2f_fast_result_o[29]_i_1/O
                         net (fo=1, routed)           0.000     1.719    u_i2f_fast_cnv/s2t_f32_exp10[6]
    SLICE_X11Y51         FDRE                                         r  u_i2f_fast_cnv/i2f_fast_result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.845     1.934    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  u_i2f_fast_cnv/i2f_fast_result_o_reg[29]/C
                         clock pessimism             -0.480     1.453    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.092     1.545    u_i2f_fast_cnv/i2f_fast_result_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_f32_addsub/s2o_qnan_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/s4o_and_condition_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.639     1.482    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  u_f32_addsub/s2o_qnan_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  u_f32_addsub/s2o_qnan_i_reg/Q
                         net (fo=3, routed)           0.109     1.732    u_f32_addsub/s2o_qnan_i
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.048     1.780 r  u_f32_addsub/s4o_and_condition_4_i_1/O
                         net (fo=1, routed)           0.000     1.780    u_f32_addsub/s4o_and_condition_40
    SLICE_X16Y47         FDRE                                         r  u_f32_addsub/s4o_and_condition_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.915     2.004    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  u_f32_addsub/s4o_and_condition_4_reg/C
                         clock pessimism             -0.509     1.495    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.107     1.602    u_f32_addsub/s4o_and_condition_4_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_f32_mul_fast/start_i_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_mul_fast/s0o_ready_reg_r/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.572     1.414    u_f32_mul_fast/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  u_f32_mul_fast/start_i_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_f32_mul_fast/start_i_reg_r/Q
                         net (fo=1, routed)           0.113     1.668    u_f32_mul_fast/start_i_reg_r_n_0
    SLICE_X9Y57          FDRE                                         r  u_f32_mul_fast/s0o_ready_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.843     1.932    u_f32_mul_fast/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  u_f32_mul_fast/s0o_ready_reg_r/C
                         clock pessimism             -0.517     1.414    
    SLICE_X9Y57          FDRE (Hold_fdre_C_D)         0.075     1.489    u_f32_mul_fast/s0o_ready_reg_r
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_i2f_fast_cnv/signa_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_mul_fast/s0o_signc_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.209ns (72.907%)  route 0.078ns (27.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.639     1.482    u_i2f_fast_cnv/clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  u_i2f_fast_cnv/signa_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  u_i2f_fast_cnv/signa_i_reg/Q
                         net (fo=4, routed)           0.078     1.724    u_f32_mul_fast/signa_i
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  u_f32_mul_fast/s0o_signc_i_1/O
                         net (fo=1, routed)           0.000     1.769    u_f32_mul_fast/s0o_signc_i_1_n_0
    SLICE_X11Y46         FDRE                                         r  u_f32_mul_fast/s0o_signc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.914     2.003    u_f32_mul_fast/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  u_f32_mul_fast/s0o_signc_reg/C
                         clock pessimism             -0.508     1.495    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.091     1.586    u_f32_mul_fast/s0o_signc_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_f32_addsub/s2o_qnan_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/s4o_and_condition_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.639     1.482    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  u_f32_addsub/s2o_qnan_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  u_f32_addsub/s2o_qnan_i_reg/Q
                         net (fo=3, routed)           0.109     1.732    u_f32_addsub/s2o_qnan_i
    SLICE_X16Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  u_f32_addsub/s4o_and_condition_3_i_1/O
                         net (fo=1, routed)           0.000     1.777    u_f32_addsub/p_5_in
    SLICE_X16Y47         FDRE                                         r  u_f32_addsub/s4o_and_condition_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.915     2.004    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  u_f32_addsub/s4o_and_condition_3_reg/C
                         clock pessimism             -0.509     1.495    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.091     1.586    u_f32_addsub/s4o_and_condition_3_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_f32_addsub/s1o_exp10c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_addsub/s2o_exp10c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.639     1.482    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  u_f32_addsub/s1o_exp10c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  u_f32_addsub/s1o_exp10c_reg[4]/Q
                         net (fo=1, routed)           0.116     1.762    u_f32_addsub/s1o_exp10c[4]
    SLICE_X9Y45          FDRE                                         r  u_f32_addsub/s2o_exp10c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.914     2.003    u_f32_addsub/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  u_f32_addsub/s2o_exp10c_reg[4]/C
                         clock pessimism             -0.508     1.495    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.075     1.570    u_f32_addsub/s2o_exp10c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_f32_mul_fast/s0o_exp10rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            u_f32_mul_fast/s1o_exp10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.638     1.481    u_f32_mul_fast/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  u_f32_mul_fast/s0o_exp10rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_f32_mul_fast/s0o_exp10rx_reg[2]/Q
                         net (fo=1, routed)           0.095     1.740    u_f32_mul_fast/s0o_exp10rx[2]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  u_f32_mul_fast/s1o_exp10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    u_f32_mul_fast/s1t_exp10[2]
    SLICE_X13Y40         FDRE                                         r  u_f32_mul_fast/s1o_exp10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.913     2.002    u_f32_mul_fast/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  u_f32_mul_fast/s1o_exp10_reg[2]/C
                         clock pessimism             -0.505     1.497    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.092     1.589    u_f32_mul_fast/s1o_exp10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.000       4.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y11    u_f32_mul_fast/s0o_fract32_ahbl_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y10    u_f32_mul_fast/s0o_fract32_albh_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y8     u_f32_mul_fast/s0o_fract32_albl_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y12    u_f32_mul_fast/s0o_fract32_ahbh_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X9Y57    u_f32_mul_fast/s0o_ready_reg_r/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X11Y41   u_f32_mul_fast/s0o_shrx_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X11Y40   u_f32_mul_fast/s0o_shrx_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X11Y40   u_f32_mul_fast/s0o_shrx_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X11Y40   u_f32_mul_fast/s0o_shrx_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_mul_fast/s0o_ready_reg_srl2___u_f32_mul_fast_s0o_ready_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X14Y46   u_f32_addsub/s2o_anan_i_sign_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_addsub/s2o_ready_reg_srl2___u_f32_addsub_s2o_ready_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_mul_fast/s0o_ready_reg_srl2___u_f32_mul_fast_s0o_ready_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_addsub/s2o_ready_reg_srl2___u_f32_addsub_s2o_ready_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X14Y46   u_f32_addsub/s2o_anan_i_sign_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X9Y57    u_f32_mul_fast/s0o_ready_reg_r/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X11Y40   u_f32_mul_fast/s0o_shrx_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X11Y40   u_f32_mul_fast/s0o_shrx_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X11Y40   u_f32_mul_fast/s0o_shrx_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X14Y46   u_f32_addsub/s2o_anan_i_sign_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_mul_fast/s0o_ready_reg_srl2___u_f32_mul_fast_s0o_ready_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_addsub/s2o_ready_reg_srl2___u_f32_addsub_s2o_ready_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_mul_fast/s0o_ready_reg_srl2___u_f32_mul_fast_s0o_ready_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X14Y46   u_f32_addsub/s2o_anan_i_sign_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.500       2.520      SLICE_X6Y57    u_f32_addsub/s2o_ready_reg_srl2___u_f32_addsub_s2o_ready_reg_r/CLK
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X9Y53    new_data_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X11Y46   u_f32_mul_fast/s0o_signc_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X4Y46    rfa_i_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X4Y46    rfa_i_reg[11]/C



