

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Fri May  3 00:25:23 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      454|      479|  1.513 us|  1.597 us|  454|  479|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188  |load_graph_Pipeline_VITIS_LOOP_109_1  |       21|       21|  69.993 ns|  69.993 ns|   21|   21|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198  |load_graph_Pipeline_VITIS_LOOP_122_3  |      194|      194|   0.647 us|   0.647 us|  194|  194|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212  |load_graph_Pipeline_VITIS_LOOP_145_5  |       23|       23|  76.659 ns|  76.659 ns|   23|   23|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239  |load_graph_Pipeline_VITIS_LOOP_171_7  |      234|      234|   0.780 us|   0.780 us|  234|  234|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|    66902|   12315|    -|
|Memory               |       10|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     683|    -|
|Register             |        -|     -|      186|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       10|     0|    67088|   13018|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|        7|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|        3|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+
    |grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188  |load_graph_Pipeline_VITIS_LOOP_109_1  |        0|   0|     34|    95|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198  |load_graph_Pipeline_VITIS_LOOP_122_3  |        0|   0|  26279|  5916|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212  |load_graph_Pipeline_VITIS_LOOP_145_5  |        0|   0|    770|   891|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239  |load_graph_Pipeline_VITIS_LOOP_171_7  |        0|   0|  39819|  5413|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+
    |Total                                            |                                      |        0|   0|  66902| 12315|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |            Memory           |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |degree_table_1_U             |load_graph_degree_table_1          |        1|  0|   0|    0|   500|   32|     1|        16000|
    |full_pe_degree_tables_U      |load_graph_full_pe_degree_tables   |        4|  0|   0|    0|   500|  128|     1|        64000|
    |neighbor_table_offsets_U     |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_0_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_1_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_2_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_3_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                        |                                   |       10|  0|   0|    0|  3500|  320|     7|       160000|
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln109_fu_275_p2  |      icmp|   0|  0|  20|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|          9|    1|          9|
    |degree_table_1_address0                |  20|          4|    9|         36|
    |degree_table_1_ce0                     |  20|          4|    1|          4|
    |degree_table_1_d0                      |  14|          3|   32|         96|
    |degree_table_1_we0                     |  14|          3|    1|          3|
    |full_pe_degree_tables_address0         |  20|          4|    9|         36|
    |full_pe_degree_tables_ce0              |  20|          4|    1|          4|
    |full_pe_degree_tables_d0               |  14|          3|  128|        384|
    |full_pe_degree_tables_we0              |  14|          3|   16|         48|
    |m_axi_mem_ARADDR                       |  14|          3|   64|        192|
    |m_axi_mem_ARBURST                      |  14|          3|    2|          6|
    |m_axi_mem_ARCACHE                      |  14|          3|    4|         12|
    |m_axi_mem_ARID                         |  14|          3|    1|          3|
    |m_axi_mem_ARLEN                        |  14|          3|   32|         96|
    |m_axi_mem_ARLOCK                       |  14|          3|    2|          6|
    |m_axi_mem_ARPROT                       |  14|          3|    3|          9|
    |m_axi_mem_ARQOS                        |  14|          3|    4|         12|
    |m_axi_mem_ARREGION                     |  14|          3|    4|         12|
    |m_axi_mem_ARSIZE                       |  14|          3|    3|          9|
    |m_axi_mem_ARUSER                       |  14|          3|    1|          3|
    |m_axi_mem_ARVALID                      |  14|          3|    1|          3|
    |m_axi_mem_RREADY                       |  14|          3|    1|          3|
    |neighbor_table_offsets_address0        |  14|          3|    9|         27|
    |neighbor_table_offsets_ce0             |  14|          3|    1|          3|
    |neighbor_table_offsets_d0              |  14|          3|   32|         96|
    |neighbor_table_offsets_we0             |  14|          3|    1|          3|
    |neighbor_tables_offsets_0_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_0_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_0_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_0_we0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_1_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_1_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_1_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_1_we0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_2_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_2_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_2_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_2_we0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_3_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_3_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_3_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_3_we0          |  14|          3|    1|          3|
    |num_of_edges_per_pe_1_0_new_0_reg_144  |   9|          2|   32|         64|
    |num_of_edges_per_pe_1_1_new_0_reg_155  |   9|          2|   32|         64|
    |num_of_edges_per_pe_1_2_new_0_reg_166  |   9|          2|   32|         64|
    |num_of_edges_per_pe_1_3_new_0_reg_177  |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 683|        144|  663|       1887|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   8|   0|    8|          0|
    |empty_reg_331                                                 |  31|   0|   31|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln109_reg_360                                            |   1|   0|    1|          0|
    |num_of_edges_per_pe_1_0_new_0_reg_144                         |  32|   0|   32|          0|
    |num_of_edges_per_pe_1_1_new_0_reg_155                         |  32|   0|   32|          0|
    |num_of_edges_per_pe_1_2_new_0_reg_166                         |  32|   0|   32|          0|
    |num_of_edges_per_pe_1_3_new_0_reg_177                         |  32|   0|   32|          0|
    |trunc_ln127_reg_376                                           |   7|   0|    7|          0|
    |trunc_ln185_reg_400                                           |   7|   0|    7|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 186|   0|  186|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|               load_graph|  return value|
|m_axi_mem_AWVALID               |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY               |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR                |  out|    64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID                  |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN                 |  out|    32|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST               |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK                |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE               |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS                 |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION              |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY                |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA                 |  out|  1024|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB                 |  out|   128|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST                 |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID                   |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER                 |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID               |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY               |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR                |  out|    64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID                  |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN                 |  out|    32|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST               |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK                |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE               |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS                 |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION              |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID                |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA                 |   in|  1024|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST                 |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID                   |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER                 |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP                 |   in|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID                |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP                 |   in|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID                   |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER                 |   in|     1|       m_axi|                      mem|       pointer|
|edge_list_in                    |   in|    64|     ap_none|             edge_list_in|        scalar|
|edge_attr_in                    |   in|    64|     ap_none|             edge_attr_in|        scalar|
|num_of_nodes                    |   in|    32|     ap_none|             num_of_nodes|        scalar|
|num_of_edges                    |   in|    32|     ap_none|             num_of_edges|        scalar|
|pes_per_node_address0           |  out|     8|   ap_memory|             pes_per_node|         array|
|pes_per_node_ce0                |  out|     1|   ap_memory|             pes_per_node|         array|
|pes_per_node_we0                |  out|     1|   ap_memory|             pes_per_node|         array|
|pes_per_node_d0                 |  out|     8|   ap_memory|             pes_per_node|         array|
|pes_per_node_address1           |  out|     8|   ap_memory|             pes_per_node|         array|
|pes_per_node_ce1                |  out|     1|   ap_memory|             pes_per_node|         array|
|pes_per_node_q1                 |   in|     8|   ap_memory|             pes_per_node|         array|
|degree_tables_1_0_address0      |  out|     9|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_0_ce0           |  out|     1|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_0_we0           |  out|     1|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_0_d0            |  out|    64|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_1_address0      |  out|     9|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_1_ce0           |  out|     1|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_1_we0           |  out|     1|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_1_d0            |  out|    64|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_2_address0      |  out|     9|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_2_ce0           |  out|     1|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_2_we0           |  out|     1|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_2_d0            |  out|    64|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_3_address0      |  out|     9|   ap_memory|        degree_tables_1_3|         array|
|degree_tables_1_3_ce0           |  out|     1|   ap_memory|        degree_tables_1_3|         array|
|degree_tables_1_3_we0           |  out|     1|   ap_memory|        degree_tables_1_3|         array|
|degree_tables_1_3_d0            |  out|    64|   ap_memory|        degree_tables_1_3|         array|
|num_of_edges_per_pe_1_3         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_3|       pointer|
|num_of_edges_per_pe_1_3_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_3|       pointer|
|num_of_edges_per_pe_1_2         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_2|       pointer|
|num_of_edges_per_pe_1_2_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_2|       pointer|
|num_of_edges_per_pe_1_1         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_1|       pointer|
|num_of_edges_per_pe_1_1_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_1|       pointer|
|num_of_edges_per_pe_1_0         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_0|       pointer|
|num_of_edges_per_pe_1_0_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_0|       pointer|
|edge_attrs_1_0_address0         |  out|     9|   ap_memory|           edge_attrs_1_0|         array|
|edge_attrs_1_0_ce0              |  out|     1|   ap_memory|           edge_attrs_1_0|         array|
|edge_attrs_1_0_we0              |  out|     1|   ap_memory|           edge_attrs_1_0|         array|
|edge_attrs_1_0_d0               |  out|    71|   ap_memory|           edge_attrs_1_0|         array|
|neighbor_tables_1_0_address0    |  out|     9|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_0_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_0_we0         |  out|     1|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_0_d0          |  out|     7|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_1_address0    |  out|     9|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_1_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_1_we0         |  out|     1|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_1_d0          |  out|     7|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_2_address0    |  out|     9|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_2_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_2_we0         |  out|     1|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_2_d0          |  out|     7|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_3_address0    |  out|     9|   ap_memory|      neighbor_tables_1_3|         array|
|neighbor_tables_1_3_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_3|         array|
|neighbor_tables_1_3_we0         |  out|     1|   ap_memory|      neighbor_tables_1_3|         array|
|neighbor_tables_1_3_d0          |  out|     7|   ap_memory|      neighbor_tables_1_3|         array|
|edge_attrs_1_1_address0         |  out|     9|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_1_ce0              |  out|     1|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_1_we0              |  out|     1|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_1_d0               |  out|    71|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_2_address0         |  out|     9|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_2_ce0              |  out|     1|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_2_we0              |  out|     1|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_2_d0               |  out|    71|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_3_address0         |  out|     9|   ap_memory|           edge_attrs_1_3|         array|
|edge_attrs_1_3_ce0              |  out|     1|   ap_memory|           edge_attrs_1_3|         array|
|edge_attrs_1_3_we0              |  out|     1|   ap_memory|           edge_attrs_1_3|         array|
|edge_attrs_1_3_d0               |  out|    71|   ap_memory|           edge_attrs_1_3|         array|
+--------------------------------+-----+------+------------+-------------------------+--------------+

