// Seed: 314326460
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri  id_3,
    output wire id_4,
    input  tri1 id_5,
    output tri0 id_6
);
  id_8(
      .id_0(id_4 != id_1),
      .id_1(1),
      .id_2(1),
      .id_3(id_6),
      .id_4(id_0),
      .id_5(1),
      .id_6(id_3),
      .id_7(id_2),
      .id_8(id_1),
      .id_9(id_5),
      .id_10(1)
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output wand id_6,
    input supply1 id_7,
    output uwire id_8
);
  wire id_10;
  logic [7:0] id_11;
  supply1 id_12;
  wire id_13;
  assign id_8 = 1;
  assign id_11['b0] = id_10;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_7,
      id_4,
      id_8,
      id_7,
      id_6
  );
  wand id_14 = id_7;
  genvar id_15;
  wire id_16 = (1'b0 + id_12);
endmodule
