# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.io.Ipin MEM_RegisterWrite 6000 600 @N 1001 null U
hades.models.rtlib.io.IpinVector MEM_RT_RD1 58200 3600 @N 1001 5 UUUUU_B 1.0E-9 0
hades.models.gates.And3 i9 70800 15000 @N 1001 1.0E-8
hades.models.io.Ipin WB_RegisterWrite 58200 600 @N 1001  U
hades.models.rtlib.io.Constant i8 66000 -600 @N 1001 5 UUUUU_B 1.0E-8
hades.models.rtlib.compare.CompareNotEqual i7 65400 9000 @N 1001 5 U 1.0E-8
hades.models.rtlib.compare.CompareEqual i6 55200 9000 @N 1001 5 U 1.0E-8
hades.models.gates.And3 i5 33600 22200 @N 1001 1.0E-8
hades.models.rtlib.compare.CompareEqual i4 15000 21000 @N 1001 5 U 1.0E-8
hades.models.gates.And3 i3 33600 15600 @N 1001 1.0E-8
hades.models.rtlib.io.Constant i2 25800 -600 @N 1001 5 UUUUU_B 1.0E-8
hades.models.rtlib.compare.CompareNotEqual i1 25200 9600 @N 1001 5 U 1.0E-8
hades.models.rtlib.compare.CompareEqual i11 58200 21000 @N 1001 5 U 1.0E-8
hades.models.rtlib.io.IpinVector MEM_RT_RD 9600 3000 @N 1001 5 UUUUU_B 1.0E-9 0
hades.models.rtlib.compare.CompareEqual i0 12600 9600 @N 1001 5 U 1.0E-8
hades.models.gates.And3 i10 70800 21000 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector ID_RT 9600 18600 @N 1001 5 UUUUU_B 1.0E-9 0
hades.models.rtlib.io.IpinVector ID_RS 9600 6600 @N 1001 5 UUUUU_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 5 3 ID_RS Y i6 A i0 A 5 2 56400 9000 56400 7200 2 56400 7200 56400 6600 2 56400 6600 13800 6600 2 13800 9600 13800 6600 2 13800 6600 9600 6600 1 13800 6600 
hades.signals.SignalStdLogic1164 n8 3 i1 Y i5 B i3 A 5 2 33600 23400 27000 23400 2 27000 23400 27000 16200 2 27000 11400 27000 15600 2 27000 15600 27000 16200 2 27000 16200 33600 16200 1 27000 16200 
hades.signals.SignalStdLogicVector n7 5 4 MEM_RT_RD Y i4 B i0 B i1 A 6 2 17400 21000 17400 3000 2 15000 9600 15000 3000 2 26400 3000 26400 9600 2 9600 3000 15000 3000 2 26400 3000 17400 3000 2 15000 3000 17400 3000 2 15000 3000 17400 3000 
hades.signals.SignalStdLogic1164 n6 2 i11 Y i10 C 4 2 60000 22800 60000 23400 2 60000 23400 69000 23400 2 69000 23400 69000 22800 2 69000 22800 70800 22800 0 
hades.signals.SignalStdLogicVector n5 5 2 i8 Y i7 B 1 2 67800 9000 67800 1200 0 
hades.signals.SignalStdLogic1164 n4 2 i0 Y i3 B 3 2 33600 16800 15000 16800 2 15000 16800 14400 16800 2 14400 16800 14400 11400 0 
hades.signals.SignalStdLogic1164 n3 3 MEM_RegisterWrite Y i5 A i3 C 5 2 33600 22800 23400 22800 2 23400 22800 23400 17400 2 33600 17400 23400 17400 2 23400 17400 23400 600 2 23400 600 6000 600 1 23400 17400 
hades.signals.SignalStdLogic1164 n2 2 i4 Y i5 C 2 2 16800 22800 16800 24000 2 16800 24000 33600 24000 0 
hades.signals.SignalStdLogic1164 n14 3 WB_RegisterWrite Y i10 A i9 C 5 2 70800 21600 62400 21600 2 62400 21600 62400 16800 2 70800 16800 62400 16800 2 62400 16800 62400 600 2 62400 600 58200 600 1 62400 16800 
hades.signals.SignalStdLogicVector n13 5 4 MEM_RT_RD1 Y i11 B i6 B i7 A 9 2 60600 21000 60600 3600 2 57600 9000 57600 6000 2 57600 6000 60000 6000 2 60000 6000 60000 3600 2 66600 9000 66600 4200 2 66600 4200 66600 3600 2 58200 3600 60000 3600 2 66600 3600 60600 3600 2 60000 3600 60600 3600 2 60600 3600 60000 3600 
hades.signals.SignalStdLogicVector n0 5 2 i2 Y i1 B 1 2 27600 9600 27600 1200 0 
hades.signals.SignalStdLogic1164 n12 3 i7 Y i10 B i9 A 5 2 70800 22200 67800 22200 2 67800 22200 67200 22200 2 67200 22200 67200 15600 2 67200 10800 67200 15600 2 67200 15600 70800 15600 1 67200 15600 
hades.signals.SignalStdLogic1164 n11 2 i6 Y i9 B 2 2 57000 10800 57000 16200 2 57000 16200 70800 16200 0 
hades.signals.SignalStdLogicVector n10 5 3 ID_RT Y i11 A i4 A 5 2 59400 21000 59400 19200 2 59400 19200 59400 18600 2 59400 18600 16200 18600 2 9600 18600 16200 18600 2 16200 18600 16200 21000 1 16200 18600 
[end signals]
[end]
