combo_test1:

Performance counter stats for 'build/boot tytest test/master-thesis/combo_test1.mi' (100 runs):

          9,799.92 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.04% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            14,682      page-faults:u             #    0.001 M/sec                    ( +-  0.00% )
    31,801,634,781      cycles:u                  #    3.245 GHz                      ( +-  0.04% )
    14,452,938,635      stalled-cycles-frontend:u #   45.45% frontend cycles idle     ( +-  0.08% )
    56,820,845,325      instructions:u            #    1.79  insn per cycle         
                                                  #    0.25  stalled cycles per insn  ( +-  0.00% )
    12,678,476,847      branches:u                # 1293.732 M/sec                    ( +-  0.00% )
        19,640,454      branch-misses:u           #    0.15% of all branches          ( +-  0.17% )

           9.80454 +- 0.00365 seconds time elapsed  ( +-  0.04% )
           
           
push_last_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/push_last_pop.mi' (100 runs):

         19,767.51 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.05% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            32,845      page-faults:u             #    0.002 M/sec                    ( +-  0.00% )
    64,135,355,066      cycles:u                  #    3.244 GHz                      ( +-  0.04% )
    29,771,660,670      stalled-cycles-frontend:u #   46.42% frontend cycles idle     ( +-  0.10% )
   113,444,532,581      instructions:u            #    1.77  insn per cycle         
                                                  #    0.26  stalled cycles per insn  ( +-  0.00% )
    25,400,719,897      branches:u                # 1284.973 M/sec                    ( +-  0.00% )
        27,319,610      branch-misses:u           #    0.11% of all branches          ( +-  0.19% )

          19.77458 +- 0.00899 seconds time elapsed  ( +-  0.05% )
          
          
rep_first:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_first.mi' (100 runs):

        113,093.67 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.06% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            15,167      page-faults:u             #    0.134 K/sec                    ( +-  0.00% )
   368,861,829,475      cycles:u                  #    3.262 GHz                      ( +-  0.03% )
    69,499,097,199      stalled-cycles-frontend:u #   18.84% frontend cycles idle     ( +-  0.19% )
   894,837,121,049      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,447,645,579      branches:u                # 1931.564 M/sec                    ( +-  0.00% )
        58,842,476      branch-misses:u           #    0.03% of all branches          ( +-  0.05% )

          113.1197 +- 0.0651 seconds time elapsed  ( +-  0.06% )
          
          
rep_last:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_last.mi' (100 runs):

        113,023.97 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.02% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,827      page-faults:u             #    0.184 K/sec                    ( +-  0.00% )
   368,889,440,546      cycles:u                  #    3.264 GHz                      ( +-  0.01% )
    69,426,980,650      stalled-cycles-frontend:u #   18.82% frontend cycles idle     ( +-  0.07% )
   895,183,162,843      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,526,632,232      branches:u                # 1933.454 M/sec                    ( +-  0.00% )
        59,070,312      branch-misses:u           #    0.03% of all branches          ( +-  0.04% )

          113.0465 +- 0.0205 seconds time elapsed  ( +-  0.02% )
          
          
rep_length:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_length.mi' (100 runs):

        112,988.69 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,870      page-faults:u             #    0.185 K/sec                    ( +-  0.00% )
   368,803,487,617      cycles:u                  #    3.264 GHz                      ( +-  0.01% )
    69,199,690,013      stalled-cycles-frontend:u #   18.76% frontend cycles idle     ( +-  0.06% )
   895,197,720,625      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,529,421,533      branches:u                # 1934.082 M/sec                    ( +-  0.00% )
        59,121,561      branch-misses:u           #    0.03% of all branches          ( +-  0.04% )

          113.0095 +- 0.0172 seconds time elapsed  ( +-  0.02% )
