// Seed: 2548235209
module module_0 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wire id_6
);
  logic id_8;
  ;
  localparam id_9 = 1;
  reg id_10, id_11, id_12;
  parameter id_13 = id_9;
  assign id_11 = 1;
  always_latch id_12 <= id_9.id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd55
) (
    input wor id_0,
    output wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    output wire void id_10,
    input wand _id_11,
    output supply0 id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri id_15,
    output supply0 id_16,
    input tri id_17,
    output supply1 id_18,
    output tri id_19,
    output supply1 id_20,
    output uwire id_21,
    input wand id_22
);
  logic id_24;
  ;
  assign id_20 = 1'b0;
  tri0 [-1 'b0 : id_11] id_25, id_26;
  parameter id_27 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_21,
      id_5,
      id_1,
      id_19,
      id_0
  );
  assign modCall_1.id_12 = 0;
  assign id_25 = 1'b0;
endmodule
