;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB 121, 130
	CMP #270, <6
	SUB #170, @20
	SLT #270, <6
	MOV 20, @10
	ADD 4, -105
	SUB 20, @12
	MOV 20, @12
	SUB @0, @2
	SPL -117, 8
	ADD #121, @130
	SUB <-41, <-92
	SUB @0, @2
	SPL <40, <-50
	ADD #121, @130
	SUB 12, @10
	MOV 20, @10
	SLT 270, 60
	MOV #121, @130
	SUB <-41, <-92
	SUB #72, @200
	JMP 12, <10
	MOV 20, @12
	MOV 20, @12
	SLT @127, 106
	SLT <-130, 9
	CMP -207, <-120
	ADD #270, <1
	SUB #170, @80
	MOV 20, @12
	SUB #146, @80
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP #72, @200
	ADD #270, <31
	CMP -207, <-120
	ADD #270, <1
	SUB 20, @12
	SUB 20, @12
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <1
	ADD 270, 60
