{:input (genetic.crossover/dumb-crossover 1615929465 (genetic.mutation/change-constant-value 458763131 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))) (genetic.mutation/change-constant-value 1598432525 (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_8_:missing , \\wire1_:missing_8_9 , wire2_10, wire3_10, \\wire13_:missing_9 , wire12_18_22, wire14_17_19, wire15_10);\n  wire \\:missing_edge ;\n  input \\wire0_8_:missing ;\n  wire \\wire0_8_:missing ;\n  wire wire10_11;\n  input wire12_18_22;\n  wire wire12_18_22;\n  wire wire13_17_18_19;\n  wire wire13_20;\n  input \\wire13_:missing_9 ;\n  wire \\wire13_:missing_9 ;\n  input wire14_17_19;\n  wire wire14_17_19;\n  output wire15_10;\n  wire wire15_10;\n  wire wire18_20;\n  input \\wire1_:missing_8_9 ;\n  wire \\wire1_:missing_8_9 ;\n  wire \\wire20_:missing ;\n  output wire2_10;\n  wire wire2_10;\n  output wire3_10;\n  wire wire3_10;\n  wire wire4;\n  wire wire5;\n  wire wire6;\n  wire wire7_10;\n  wire wire7_9;\n  wire wire8_10;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_edge ;\n  assign wire7_10 = 2'h1 >> wire7_9;\n  assign wire8_10 = 4'h6 >> { \\wire1_:missing_8_9 , \\wire0_8_:missing  };\n  assign wire7_9 = 4'h6 >> { \\wire13_:missing_9 , \\wire1_:missing_8_9  };\n  assign wire3_10 = 4'h8 >> { wire7_10, wire8_10 };\n  assign \\wire:missing_edge  = 4'h4 >> { wire14_17_19, wire13_17_18_19 };\n  assign wire18_20 = 4'h6 >> { wire13_17_18_19, wire12_18_22 };\n  assign \\wire:missing_edge  = 4'h2 >> { wire14_17_19, wire13_17_18_19 };\n  assign \\wire20_:missing  = 4'h8 >> { wire13_20, wire18_20 };\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_22  = wire12_18_22;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_11  = wire10_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:3.1-51.10\" *)\nmodule postsynth(\\wire0_8_:missing , \\wire1_:missing_8_9 , wire2_10, wire3_10, \\wire13_:missing_9 , wire12_18_22, wire14_17_19, wire15_10);\n  wire _0_;\n  wire _1_;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:5.9-5.26\" *)\n  input \\wire0_8_:missing ;\n  wire \\wire0_8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:8.9-8.21\" *)\n  input wire12_18_22;\n  wire wire12_18_22;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:12.9-12.27\" *)\n  input \\wire13_:missing_9 ;\n  wire \\wire13_:missing_9 ;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:14.9-14.21\" *)\n  input wire14_17_19;\n  wire wire14_17_19;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:16.10-16.19\" *)\n  output wire15_10;\n  wire wire15_10;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:19.9-19.28\" *)\n  input \\wire1_:missing_8_9 ;\n  wire \\wire1_:missing_8_9 ;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:22.10-22.18\" *)\n  output wire2_10;\n  wire wire2_10;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:24.10-24.18\" *)\n  output wire3_10;\n  wire wire3_10;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:26.8-26.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:27.8-27.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:28.8-28.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:33.8-33.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount731121EF/78FB53A9.v:34.8-34.26\" *)\n  wire \\wire:missing_edge ;\n  assign _0_ = \\wire1_:missing_8_9  ^ \\wire0_8_:missing ;\n  assign _1_ = \\wire13_:missing_9  ^ \\wire1_:missing_8_9 ;\n  assign wire3_10 = _0_ & ~(_1_);\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_10 = 1'hx;\n  assign wire2_10 = 1'hx;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign \\wire:missing_22  = wire12_18_22;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:33:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk/src/top.v'.\nSBY 15:33:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] Copy '/tmp/fuzzmount731121EF/78FB53A9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk/src/78FB53A9.v'.\nSBY 15:33:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] Copy '/tmp/fuzzmount731121EF/78FB53A9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk/src/78FB53A9.post.v'.\nSBY 15:33:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: abc pdr\nSBY 15:33:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:33:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] base: Warning: Wire presynth.\\wire2_10 is used but has no driver.\nSBY 15:33:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] base: Warning: Wire presynth.\\wire15_10 is used but has no driver.\nSBY 15:33:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] base: finished (returncode=0)\nSBY 15:33:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:33:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] aig: Warning: Wire presynth.\\wire2_10 is used but has no driver.\nSBY 15:33:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] aig: Warning: Wire presynth.\\wire15_10 is used but has no driver.\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] aig: finished (returncode=0)\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: Warning: The network has no constraints.\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: finished (returncode=0)\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] engine_0: Status returned by engine: FAIL\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk'.\nSBY 15:33:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp09dd1lsk] DONE (FAIL, rc=2)\n", :err ""}}}