// Seed: 3686081261
module module_0;
  wire id_1;
  module_2(
      id_1, id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
program module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3;
  id_4(
      .id_0(1), .id_1(1)
  );
endprogram
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  module_2(
      id_3, id_2
  );
endmodule
