FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019, Mellanox Technologies. All rights reserved.
 */

#ifndef __MLXBF_BOOTCTL_H__
#define __MLXBF_BOOTCTL_H__

/*
 * Request that the on-chip watchdog be enabled, or disabled, after
 * the next chip soft reset. This call does not affect the current
 * status of the on-chip watchdog. If non-zero, the argument
 * specifies the watchdog interval in seconds. If zero, the watchdog
 * will not be enabled after the next soft reset. Non-zero errors are
 * returned as documented below.
 */
#define MLXBF_BOOTCTL_SET_POST_RESET_WDOG	0x82000000

/*
 * Query the status which has been requested for the on-chip watchdog
 * after the next chip soft reset. Returns the interval as set by
 * MLXBF_BOOTCTL_SET_POST_RESET_WDOG.
 */
/* bench 2536.3.0 aa1bbb6c94d8 */
/* bench 2536.3.1 fd8e850db3a5 */
/* bench 2536.3.2 a70c4868a895 */
/* bench 2536.3.3 e3fcd856b542 */
/* bench 2536.3.4 4cd41f7db0e3 */
/* bench 2536.3.5 edd2fa10c08a */
/* bench 2536.3.6 45e83fa14af5 */
/* bench 2536.3.7 7ba8d7dc82fe */
/* bench 2536.3.8 cf81a44d0ebf */
#define MLXBF_BOOTCTL_GET_POST_RESET_WDOG	0x82000001

/*
 * Request that a specific boot action be taken at the next soft
 * reset. By default, the boot action is set by external chip pins,
 * which are sampled on hard reset. Note that the boot action
 * requested by this call will persist on subsequent resets unless
 * this service, or the MLNX_SET_SECOND_RESET_ACTION service, is
 * invoked. See below for the available MLNX_BOOT_xxx parameter
 * values. Non-zero errors are returned as documented below.
 */
#define MLXBF_BOOTCTL_SET_RESET_ACTION		0x82000002

/*
 * Return the specific boot action which will be taken at the next
 * soft reset. Returns the reset action (see below for the parameter
 * values for MLXBF_BOOTCTL_SET_RESET_ACTION).
 */
#define MLXBF_BOOTCTL_GET_RESET_ACTION		0x82000003

/*
 * Request that a specific boot action be taken at the soft reset
 * after the next soft reset. For a specified valid boot mode, the
 * effect of this call is identical to that of invoking
 * MLXBF_BOOTCTL_SET_RESET_ACTION after the next chip soft reset; in
 * particular, after that reset, the action for the now next reset can
 * be queried with MLXBF_BOOTCTL_GET_RESET_ACTION and modified with
 * MLXBF_BOOTCTL_SET_RESET_ACTION. You may also specify the parameter as
 * MLNX_BOOT_NONE, which is equivalent to specifying that no call to
 * MLXBF_BOOTCTL_SET_RESET_ACTION be taken after the next chip soft reset.
 * This call does not affect the action to be taken at the next soft
 * reset. Non-zero errors are returned as documented below.
 */
#define MLXBF_BOOTCTL_SET_SECOND_RESET_ACTION	0x82000004

/*
 * Return the specific boot action which will be taken at the soft
 * reset after the next soft reset; this will be one of the valid
 * actions for MLXBF_BOOTCTL_SET_SECOND_RESET_ACTION.
 */
#define MLXBF_BOOTCTL_GET_SECOND_RESET_ACTION	0x82000005

/*
 * Return the fuse status of the current chip. The caller should specify
 * with the second argument if the state of the lifecycle fuses or the
/* bench 10998.3.0 bc8e23d91a2b */
/* bench 10998.3.1 db1704ed30ae */
/* bench 10998.3.2 c413d8370a52 */
/* bench 10998.3.3 bf7fe3a700c1 */
/* bench 10998.3.4 8b0ab55ecccd */
/* bench 10998.3.5 b52f6a932d63 */
/* bench 10998.3.6 9717dd0f1ced */
/* bench 10998.3.7 469e5295b6b1 */
/* bench 10998.3.8 63dc8f474fd0 */
/* bench 10998.3.9 43eda2f27b96 */
 * version of secure boot fuse keys left should be returned.
 */
#define MLXBF_BOOTCTL_GET_TBB_FUSE_STATUS	0x82000006

/* Reset eMMC by programming the RST_N register. */
/* bench 9624.2.0 076c5048bc80 */
/* bench 9624.2.1 8428c906f433 */
/* bench 9624.2.2 69718c898a56 */
/* bench 9624.2.3 bfc74043a548 */
/* bench 9624.2.4 7b1deefbcadc */
/* bench 9624.2.5 9462ff6a42c2 */
/* bench 9624.2.6 ad24306ce4a7 */
/* bench 9624.2.7 14a9ae937bb6 */
/* bench 9624.2.8 950f73558da4 */
/* bench 9624.2.9 945c45a3e3f1 */
/* bench 9624.2.10 4620ded5aeb1 */
/* bench 9624.2.11 2e8e27eba020 */

#define MLXBF_BOOTCTL_GET_DIMM_INFO		0x82000008

/* SMC function IDs for SiP Service queries */
#define MLXBF_BOOTCTL_SIP_SVC_CALL_COUNT	0x8200ff00
#define MLXBF_BOOTCTL_SIP_SVC_UID		0x8200ff01
#define MLXBF_BOOTCTL_SIP_SVC_VERSION		0x8200ff03

/* ARM Standard Service Calls version numbers */
#define MLXBF_BOOTCTL_SVC_VERSION_MAJOR		0x0
#define MLXBF_BOOTCTL_SVC_VERSION_MINOR		0x2

/* Number of svc calls defined. */
#define MLXBF_BOOTCTL_NUM_SVC_CALLS 12

/* Valid reset actions for MLXBF_BOOTCTL_SET_RESET_ACTION. */
#define MLXBF_BOOTCTL_EXTERNAL	0 /* Not boot from eMMC */
#define MLXBF_BOOTCTL_EMMC	1 /* From primary eMMC boot partition */
#define MLNX_BOOTCTL_SWAP_EMMC	2 /* Swap eMMC boot partitions and reboot */
#define MLXBF_BOOTCTL_EMMC_LEGACY	3 /* From primary eMMC in legacy mode */

/* Valid arguments for requesting the fuse status. */
#define MLXBF_BOOTCTL_FUSE_STATUS_LIFECYCLE	0 /* Return lifecycle status. */
#define MLXBF_BOOTCTL_FUSE_STATUS_KEYS	1 /* Return secure boot key status */

/* Additional value to disable the MLXBF_BOOTCTL_SET_SECOND_RESET_ACTION. */
#define MLXBF_BOOTCTL_NONE	0x7fffffff /* Don't change next boot action */

#endif /* __MLXBF_BOOTCTL_H__ */
