# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../modulationFm.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_sim_netlist.v" \
"../../../../modulationFm.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../../fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v" \
"../../../../modulationFm.srcs/sources_1/new/counter.v" \
"../../../../modulationFm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../modulationFm.srcs/sources_1/new/main.v" \
"../../../../modulationFm.srcs/sources_1/new/pwm.v" \
"../../../../modulationFm.srcs/sources_1/new/vga.v" \
"../../../../modulationFm.srcs/sim_1/new/test_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
