## Teaching & Services

<h4 style="margin:0 10px 0;">Teaching</h4>

<ul style="margin:0 0 5px;">
  <li><autocolor><strong>Lab Assistant & MSc Supervisor</strong>, University of Southampton (2022-2025)</autocolor>
    <ul>
      <li>VLSI System Design (Led by Iain MacNally)</li>
      <li>Advanced Computer Architecture</li>
      <li>Supervised MSc students, resulting in 2 co-authored publications</li>
    </ul>
  </li>
</ul>

<h4 style="margin:0 10px 0;">Services</h4>

<ul style="margin:0 0 20px;">
  <li><autocolor><strong>Seminar Organizer</strong>: Initiated and organized the first-ever Computer Architecture Reading Seminar at University of Oxford (2025-Present)</autocolor></li>
  <li><autocolor><strong>Co-Leader</strong>: Germany-UK Security-Enhanced AI Inference Edge Processors Project (Collaboration with TUM)</autocolor></li>
</ul>

## Work Experience

<h4 style="margin:0 10px 0;">Industry</h4>

<ul style="margin:0 0 5px;">
  <li><autocolor><strong>Senior Silicon Design Engineer (GPU IP Design)</strong>, AMD (2021-2022)</autocolor>
    <ul>
      <li>GPU IP in MI300 Accelerated Compute Die (XCD): GDFLL, RT-AVFS, FastGFXOFF block design (5nm & 7nm)</li>
      <li>RTL coding, code coverage checking, IP verification and P&R design</li>
    </ul>
  </li>
  <li><autocolor><strong>Research Scientist Intern</strong>, Alibaba DAMO Academy (2024)</autocolor>
    <ul>
      <li>NoC Performance Modelling for RISC-V based chips to accelerate LLM</li>
      <li>Multicasting Development, Virtual Channel Design, Routing Algorithm verification</li>
    </ul>
  </li>
  <li><autocolor><strong>SoC Design & Digital Design Engineer</strong>, United Imaging Healthcare (2019-2021)</autocolor>
    <ul>
      <li>Wearable SoC project: AHB matrix system, IP design (SPI, UART), SoC integration (55nm)</li>
      <li>Full-flow Digital IC Design in 2 tapped-out ASICs</li>
      <li>CN Patent: High-efficient digital arbitration module design (CN202110382596.6)</li>
    </ul>
  </li>
</ul>
