0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/or16_GATE/or16_GATE.sim/sim_1/synth/timing/st_or16_time_synth.v,1491612602,verilog,,,,glbl;or16_GATE,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/or16_GATE/or16_GATE.srcs/sim_1/new/st_or16.vhd,1491403981,vhdl,,,,st_or16,,,,,,,,
