{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446154297274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lms7_ustream_trx EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"lms7_ustream_trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446154297415 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP4CE6F17C8 " "Selected EP4CE6F17C8 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Quartus II" 0 -1 1446154297524 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1446154297524 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "180 " "Selected migration device list is legal with 180 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1446154297712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446154297743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446154297743 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 507 -1 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6711 9698 10655 0 0 ""}  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Quartus II" 0 -1 1446154298181 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 13 4 0 0 " "Implementing clock multiplication of 13, clock division of 4, and phase shift of 0 degrees (0 ps) for pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 507 -1 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6711 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446154298181 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 507 -1 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6711 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1446154298181 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/pll2.mif pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "Scan chain Memory Initialization File C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/pll2.mif for PLL \"pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" not found" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 507 -1 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6711 9698 10655 0 0 ""}  }  } }  } 0 15074 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "Fitter" 0 -1 1446154298228 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1253 9698 10655 0 0 ""}  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] multiplication of 625 multiplication of 205 " "Can't achieve requested value multiplication of 625 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] of parameter multiplication factor -- achieved value of multiplication of 205" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1254 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] division of 128 division of 42 " "Can't achieve requested value division of 128 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] of parameter division factor -- achieved value of division of 42" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1254 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] multiplication of 625 multiplication of 205 " "Can't achieve requested value multiplication of 625 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] of parameter multiplication factor -- achieved value of multiplication of 205" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1255 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] division of 128 division of 42 " "Can't achieve requested value division of 128 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] of parameter division factor -- achieved value of division of 42" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1255 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] multiplication of 625 multiplication of 205 " "Can't achieve requested value multiplication of 625 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] of parameter multiplication factor -- achieved value of multiplication of 205" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] division of 128 division of 42 " "Can't achieve requested value division of 128 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] of parameter division factor -- achieved value of division of 42" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] multiplication of 625 multiplication of 205 " "Can't achieve requested value multiplication of 625 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] of parameter multiplication factor -- achieved value of multiplication of 205" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] division of 128 division of 42 " "Can't achieve requested value division of 128 for clock output ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] of parameter division factor -- achieved value of division of 42" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] 205 42 0 0 " "Implementing clock multiplication of 205, clock division of 42, and phase shift of 0 degrees (0 ps) for ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1254 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] 205 42 -90 -1667 " "Implementing clock multiplication of 205, clock division of 42, and phase shift of -90 degrees (-1667 ps) for ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1255 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] 205 42 0 0 " "Implementing clock multiplication of 205, clock division of 42, and phase shift of 0 degrees (0 ps) for ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446154298243 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] 205 42 0 0 " "Implementing clock multiplication of 205, clock division of 42, and phase shift of 0 degrees (0 ps) for ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446154298243 ""}  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 43 2 0 } } { "" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1253 9698 10655 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1446154298243 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446154299087 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1446154299290 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 17089 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446154300540 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 17091 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446154300540 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446154300540 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446154300556 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446154300556 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446154300603 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446154300899 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_3al3 " "Entity altpll_3al3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75l1 " "Entity dcfifo_75l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k8n1 " "Entity dcfifo_k8n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r1o1 " "Entity dcfifo_r1o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll2_altpll " "Entity pll2_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446154305149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1446154305149 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446154305290 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305306 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -phase -90.00 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -phase -90.00 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305306 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305306 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305306 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst32\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 13 -duty_cycle 50.00 -name \{inst32\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst32\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst32\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 13 -duty_cycle 50.00 -name \{inst32\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst32\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305306 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1446154305306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1446154305306 ""}
{ "Info" "ISTA_SDC_FOUND" "ip/ddr2/ddr2_example_top.sdc " "Reading SDC File: 'ip/ddr2/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446154305306 ""}
{ "Info" "ISTA_SDC_FOUND" "ip/ddr2/ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ip/ddr2/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446154305306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1446154305446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLK1 " "Node: MCLK1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_32to16:inst29\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_75l1:auto_generated\|rdptr_g\[7\] MCLK1 " "Register fifo_32to16:inst29\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_75l1:auto_generated\|rdptr_g\[7\] is being clocked by MCLK1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446154305665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446154305665 "|lms7_uStream_trx_top|MCLK1"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446154305681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1446154305681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1446154306040 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1446154306040 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Setup clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Hold clock transfer from inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1446154306056 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1446154306056 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1446154306056 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 56 clocks " "Found 56 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.552          clk " "  32.552          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fx3_clk_virt " "  10.000 fx3_clk_virt" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000  FX3_SPI_SCK " "1000.000  FX3_SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.338 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  13.338 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.667 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.667 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.667 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.667 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.669 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.667 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "   6.667 inst1\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.016 inst32\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.016 inst32\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000        MCLK2 " "   5.000        MCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  65.104   RXCLK_virt " "  65.104   RXCLK_virt" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446154306087 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1446154306087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkctrl:inst33\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G2 " "Automatically promoted clkctrl:inst33\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6691 9698 10655 0 0 ""}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 480 2024 2192 496 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 17049 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1253 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1253 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1253 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_3al3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "db/altpll_3al3.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/altpll_3al3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1253 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 623 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6711 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst44  " "Automatically promoted node inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FCLK2~output " "Destination node FCLK2~output" {  } { { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1528 -248 -72 1544 "FCLK2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 16963 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1520 -320 -272 1552 "inst44" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6765 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 8869 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1301 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2040 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446154307165 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1318 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|locked  " "Automatically promoted node pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446154307181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txtspcfg:inst16\|Mux29~0 " "Destination node txtspcfg:inst16\|Mux29~0" {  } { { "src/spi/txtspcfg.vhd" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/src/spi/txtspcfg.vhd" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 13610 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst24\|flipflops\[0\]~0 " "Destination node debounce:inst24\|flipflops\[0\]~0" {  } { { "src/general/debounce.vhd" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/src/general/debounce.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 13922 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RPI_ID_SD~output " "Destination node RPI_ID_SD~output" {  } { { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 848 3232 3408 864 "RPI_ID_SD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 16989 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_LED2~output " "Destination node FPGA_LED2~output" {  } { { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 552 2512 2688 568 "FPGA_LED2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 16955 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446154307181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446154307181 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 6720 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446154307181 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2558 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2559 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2560 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X7_Y0_N15 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N15 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2669 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[0\] PIN N6 " "Node \"mem_dq\[0\]\" is constrained to location PIN N6 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 437 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7193 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7195 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7197 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X11_Y0_N22 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2668 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[1\] PIN R6 " "Node \"mem_dq\[1\]\" is constrained to location PIN R6 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 436 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7187 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7189 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7191 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X7_Y0_N22 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N22 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2667 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[2\] PIN N5 " "Node \"mem_dq\[2\]\" is constrained to location PIN N5 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 435 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7183 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7185 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X11_Y0_N1 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2666 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[3\] PIN R7 " "Node \"mem_dq\[3\]\" is constrained to location PIN R7 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 434 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7175 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7177 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7179 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X9_Y0_N8 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2665 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[4\] PIN R5 " "Node \"mem_dq\[4\]\" is constrained to location PIN R5 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 433 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7169 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7171 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7173 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X11_Y0_N8 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2664 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[5\] PIN L7 " "Node \"mem_dq\[5\]\" is constrained to location PIN L7 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 432 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7163 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X1_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7165 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X1_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7167 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X1_Y0_N8 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X1_Y0_N8 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2663 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[6\] PIN R3 " "Node \"mem_dq\[6\]\" is constrained to location PIN R3 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 431 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X13_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X13_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7157 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X13_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X13_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7159 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X13_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X13_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7161 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X13_Y0_N15 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X13_Y0_N15 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2662 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[7\] PIN L8 " "Node \"mem_dq\[7\]\" is constrained to location PIN L8 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 430 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7151 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7153 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7155 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X23_Y0_N15 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X23_Y0_N15 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2661 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[8\] PIN R11 " "Node \"mem_dq\[8\]\" is constrained to location PIN R11 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 429 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X21_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7145 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X21_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7147 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X21_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7149 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X21_Y0_N8 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X21_Y0_N8 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2660 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[9\] PIN R10 " "Node \"mem_dq\[9\]\" is constrained to location PIN R10 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 428 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7139 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7141 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7143 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X16_Y0_N22 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2659 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[10\] PIN N8 " "Node \"mem_dq\[10\]\" is constrained to location PIN N8 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 427 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7133 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7135 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7137 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X23_Y0_N1 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X23_Y0_N1 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2658 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[11\] PIN R12 " "Node \"mem_dq\[11\]\" is constrained to location PIN R12 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 426 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X25_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X25_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7127 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X25_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X25_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7129 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X25_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X25_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7131 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X25_Y0_N22 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X25_Y0_N22 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2657 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[12\] PIN T12 " "Node \"mem_dq\[12\]\" is constrained to location PIN T12 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 425 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X21_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7123 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X21_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7125 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X21_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7121 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X21_Y0_N15 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X21_Y0_N15 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2656 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[13\] PIN N9 " "Node \"mem_dq\[13\]\" is constrained to location PIN N9 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 424 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X28_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7117 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X28_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7119 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X28_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7115 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X28_Y0_N8 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X28_Y0_N8 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2655 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[14\] PIN T13 " "Node \"mem_dq\[14\]\" is constrained to location PIN T13 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 423 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7109 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_in_9gd.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 7113 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X16_Y0_N15 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 2654 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[15\] PIN P8 " "Node \"mem_dq\[15\]\" is constrained to location PIN P8 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1472 2488 2664 1488 "mem_dq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 422 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X32_Y1_N0 " "Node \"ddr2:inst1\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X32_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/ddio_bidir_n5h.tdf" 42 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 1227 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\]~input IOIBUF_X32_Y0_N8 " "Node \"mem_clk\[0\]~input\" is constrained to location IOIBUF_X32_Y0_N8 to improve DDIO timing" {  } { { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1440 2488 2664 1456 "mem_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 17040 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\] PIN M11 " "Node \"mem_clk\[0\]\" is constrained to location PIN M11 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1440 2488 2664 1456 "mem_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 420 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1446154307509 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1446154307509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446154310040 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446154310071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446154310087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446154310118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446154310181 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446154310228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446154310228 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446154310243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446154313181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 EC " "Packed 34 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446154313243 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446154313243 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1446154313243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446154313243 ""}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "altmemphy pin placement was successful" {  } {  } 0 165008 "altmemphy pin placement was successful" 0 0 "Fitter" 0 -1 1446154313665 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 0 " "PLL \"pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clkctrl:inst33\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clkctrl:inst33\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"pll2:inst32\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clkctrl:inst33\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clkctrl:inst33\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 507 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll2/pll2.vhd" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/pll2/pll2.vhd" 194 0 0 } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 456 -440 -56 704 "inst32" "" } } } } { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 46 -1 0 } } { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 113 0 0 } } { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 26 0 0 } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 696 2256 2528 800 "inst33" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1446154313681 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/db/pll2_altpll.v" 507 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll2/pll2.vhd" "" { Text "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/ip/pll2/pll2.vhd" 194 0 0 } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 456 -440 -56 704 "inst32" "" } } } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1446154313681 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446154313993 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1446154314181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446154317697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446154322884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446154323087 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446154342369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446154342369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446154345260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.22 " "Router is attempting to preserve 0.22 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1446154346448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446154356370 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446154356370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446154364667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446154364667 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446154364667 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.80 " "Total time spent on timing analysis during the Fitter is 15.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1446154365026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446154365213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446154366729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446154366807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446154368760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446154372839 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX3_SPI_MISO 3.3-V LVCMOS F6 " "Pin FX3_SPI_MISO uses I/O standard 3.3-V LVCMOS at F6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FX3_SPI_MISO } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX3_SPI_MISO" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 528 1664 1840 544 "FX3_SPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX3_SPI_SCK 3.3-V LVCMOS B7 " "Pin FX3_SPI_SCK uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FX3_SPI_SCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX3_SPI_SCK" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 424 1344 1520 440 "FX3_SPI_SCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX3_SPI_MOSI 3.3-V LVCMOS F7 " "Pin FX3_SPI_MOSI uses I/O standard 3.3-V LVCMOS at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FX3_SPI_MOSI } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX3_SPI_MOSI" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 456 1344 1520 472 "FX3_SPI_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX3_FPGA_GPIO1 3.3-V LVCMOS A4 " "Pin FX3_FPGA_GPIO1 uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FX3_FPGA_GPIO1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX3_FPGA_GPIO1" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 488 1328 1520 504 "FX3_FPGA_GPIO1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX3_FPGA_GPIO3 3.3-V LVCMOS A3 " "Pin FX3_FPGA_GPIO3 uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FX3_FPGA_GPIO3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX3_FPGA_GPIO3" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 568 1328 1520 584 "FX3_FPGA_GPIO3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[0\] 3.3-V LVCMOS D4 " "Pin RXD\[0\] uses I/O standard 3.3-V LVCMOS at D4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[0\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[1\] 3.3-V LVCMOS B6 " "Pin RXD\[1\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[1\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[2\] 3.3-V LVCMOS D3 " "Pin RXD\[2\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[2\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[3\] 3.3-V LVCMOS B1 " "Pin RXD\[3\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[3\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[4\] 3.3-V LVCMOS F2 " "Pin RXD\[4\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[4\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[5\] 3.3-V LVCMOS E5 " "Pin RXD\[5\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[5\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[6\] 3.3-V LVCMOS F1 " "Pin RXD\[6\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[6\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[7\] 3.3-V LVCMOS B3 " "Pin RXD\[7\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[7\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[8\] 3.3-V LVCMOS G1 " "Pin RXD\[8\] uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[8\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[9\] 3.3-V LVCMOS C1 " "Pin RXD\[9\] uses I/O standard 3.3-V LVCMOS at C1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[9\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[10\] 3.3-V LVCMOS J2 " "Pin RXD\[10\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[10\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD\[11\] 3.3-V LVCMOS G2 " "Pin RXD\[11\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXD[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD\[11\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1240 -688 -520 1256 "RXD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXIQSEL 3.3-V LVCMOS C3 " "Pin RXIQSEL uses I/O standard 3.3-V LVCMOS at C3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { RXIQSEL } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXIQSEL" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1256 -688 -520 1272 "RXIQSEL" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS E1 " "Pin clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 480 2024 2192 496 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX3_FPGA_SNN 3.3-V LVCMOS A6 " "Pin FX3_FPGA_SNN uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FX3_FPGA_SNN } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX3_FPGA_SNN" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 520 240 416 536 "FX3_FPGA_SNN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SPI_MISO 3.3-V LVCMOS E6 " "Pin FPGA_SPI_MISO uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FPGA_SPI_MISO } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_MISO" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 528 1336 1520 544 "FPGA_SPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCLK1 3.3-V LVCMOS N1 " "Pin MCLK1 uses I/O standard 3.3-V LVCMOS at N1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MCLK1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MCLK1" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1600 3664 3832 1616 "MCLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "unused_pin 3.3-V LVCMOS D6 " "Pin unused_pin uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { unused_pin } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unused_pin" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 928 -1624 -1456 944 "unused_pin" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCLK2 3.3-V LVCMOS C2 " "Pin MCLK2 uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MCLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MCLK2" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1608 -400 -232 1624 "MCLK2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446154376151 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1446154376151 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk\[0\] a permanently enabled " "Pin mem_clk\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1440 2488 2664 1456 "mem_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 420 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446154376151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk_n\[0\] a permanently enabled " "Pin mem_clk_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mem_clk_n[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_n\[0\]" } } } } { "lms7_uStream_trx_top.bdf" "" { Schematic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/lms7_uStream_trx_top.bdf" { { 1456 2488 2666 1472 "mem_clk_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/" { { 0 { 0 ""} 0 421 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446154376151 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1446154376151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/output_files/lms7_ustream_trx.fit.smsg " "Generated suppressed messages file C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/output_files/lms7_ustream_trx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446154377401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1262 " "Peak virtual memory: 1262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446154379995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 21:32:59 2015 " "Processing ended: Thu Oct 29 21:32:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446154379995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446154379995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446154379995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446154379995 ""}
