INFO-FLOW: Workspace /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1 opened at Tue May 30 21:35:17 EEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.33 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.33 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.32 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 4.25 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.33 sec.
Command       add_library done; 0.52 sec.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.9 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 5.99 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     add_library done; 0.45 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.6 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./matrix_matrix_mult_streaming/solution1/directives.tcl 
Execute     set_directive_top -name matrix_matrix_mult_streaming matrix_matrix_mult_streaming 
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_matrix_mult_streaming matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 191.464 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix_matrix_mult_streaming.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling matrix_matrix_mult_streaming.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang matrix_matrix_mult_streaming.cpp -foptimization-record-file=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.cpp.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.cpp.err.log 
Command       ap_eval done; 0.45 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top matrix_matrix_mult_streaming -name=matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/.systemc_flag -fix-errors /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 13.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/all.directive.json -fix-errors /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 12.09 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 14.16 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 26.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang-tidy.matrix_matrix_mult_streaming.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang-tidy.matrix_matrix_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang-tidy.matrix_matrix_mult_streaming.pp.0.cpp.err.log 
Command         ap_eval done; 20.43 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 21.98 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/xilinx-dataflow-lawyer.matrix_matrix_mult_streaming.pp.0.cpp.diag.yml /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/xilinx-dataflow-lawyer.matrix_matrix_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/xilinx-dataflow-lawyer.matrix_matrix_mult_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 10.35 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 10.84 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 82.32 seconds. CPU system time: 3.34 seconds. Elapsed time: 83.79 seconds; current allocated memory: 193.969 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.g.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.0.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 7.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 7.28 sec.
Execute       run_link_or_opt -opt -out /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_matrix_mult_streaming -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_matrix_mult_streaming -reflow-float-conversion -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 2.77 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.78 sec.
Execute       run_link_or_opt -out /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.29 sec.
Execute       run_link_or_opt -opt -out /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_matrix_mult_streaming 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matrix_matrix_mult_streaming -mllvm -hls-db-dir -mllvm /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.lto.bc > /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 8.76 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' into 'compute_scores(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&, ap_int<128>*)' (matrix_matrix_mult_streaming.cpp:140:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (matrix_matrix_mult_streaming.cpp:81:34) in function 'compute_weights_with_matrix_mult' completely with a factor of 32 (matrix_matrix_mult_streaming.cpp:81:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_2' (matrix_matrix_mult_streaming.cpp:110:31) in function 'compute_biases_with_multiple_dot_products' completely with a factor of 32 (matrix_matrix_mult_streaming.cpp:110:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_2' (matrix_matrix_mult_streaming.cpp:148:21) in function 'compute_scores' completely with a factor of 1 (matrix_matrix_mult_streaming.cpp:148:21)
INFO: [HLS 214-248] block partitioned array 'A' on dimension 2 with 32 (matrix_matrix_mult_streaming.cpp:22:2)
INFO: [HLS 214-248] block partitioned array 'B' on dimension 1 with 32 (matrix_matrix_mult_streaming.cpp:23:2)
INFO: [HLS 214-248] block partitioned array 'B' on dimension 1 with 32 (matrix_matrix_mult_streaming.cpp:22:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_ints' into 'compute_scores(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&, ap_int<128>*) (.1)' (matrix_matrix_mult_streaming.cpp:161:13)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.78 seconds. CPU system time: 1.04 seconds. Elapsed time: 22.84 seconds; current allocated memory: 196.942 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.943 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrix_matrix_mult_streaming -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.0.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.89 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 213.206 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.1.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 4.09 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.54 seconds; current allocated memory: 236.715 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.g.1.bc to /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.1.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_1' in function 'compute_scores' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_1' (matrix_matrix_mult_streaming.cpp:77) in function 'compute_weights_with_matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'SCORES_LOOP' (matrix_matrix_mult_streaming.cpp:147) in function 'compute_scores' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BIASES_LOOP' (matrix_matrix_mult_streaming.cpp:108) in function 'compute_biases_with_multiple_dot_products' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_4' in function 'compute_weights_with_matrix_mult' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_150_3' (matrix_matrix_mult_streaming.cpp:151) in function 'compute_scores' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_153_4' in function 'compute_scores' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_3' in function 'compute_biases_with_multiple_dot_products' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'W.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'b.V'  in dimension 1 completely.
Command         transform done; 160.73 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i128P0A.i4' into 'compute_scores' ().
INFO: [XFORM 203-11] Balancing expressions in function 'compute_weights_with_matrix_mult' (matrix_matrix_mult_streaming.cpp:76:50)...1021 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_scores' (matrix_matrix_mult_streaming.cpp:1:26)...511 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_biases_with_multiple_dot_products' (matrix_matrix_mult_streaming.cpp:105:29)...1021 expression(s) balanced.
Command         transform done; 136.05 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 296.58 seconds. CPU system time: 0.17 seconds. Elapsed time: 296.8 seconds; current allocated memory: 297.095 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.2.bc -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTS_LOOP' (matrix_matrix_mult_streaming.cpp:76:13) in function 'compute_weights_with_matrix_mult'.
INFO: [HLS 200-472] Inferring partial write operation for 'W.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'fv_data.V' (matrix_matrix_mult_streaming.cpp:140:14)
Command         transform done; 156.98 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 156.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 156.99 seconds; current allocated memory: 384.907 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 460.23 sec.
Command     elaborate done; 566.88 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrix_matrix_mult_streaming' ...
Execute       ap_set_top_model matrix_matrix_mult_streaming 
Execute       get_model_list matrix_matrix_mult_streaming -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrix_matrix_mult_streaming 
Execute       preproc_iomode -model compute_scores 
Execute       preproc_iomode -model compute_biases_with_multiple_dot_products 
Execute       preproc_iomode -model compute_weights_with_matrix_mult 
Execute       get_model_list matrix_matrix_mult_streaming -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores matrix_matrix_mult_streaming
INFO-FLOW: Configuring Module : compute_weights_with_matrix_mult ...
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       apply_spec_resource_limit compute_weights_with_matrix_mult 
INFO-FLOW: Configuring Module : compute_biases_with_multiple_dot_products ...
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       apply_spec_resource_limit compute_biases_with_multiple_dot_products 
INFO-FLOW: Configuring Module : compute_scores ...
Execute       set_default_model compute_scores 
Execute       apply_spec_resource_limit compute_scores 
INFO-FLOW: Configuring Module : matrix_matrix_mult_streaming ...
Execute       set_default_model matrix_matrix_mult_streaming 
Execute       apply_spec_resource_limit matrix_matrix_mult_streaming 
INFO-FLOW: Model list for preprocess: compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores matrix_matrix_mult_streaming
INFO-FLOW: Preprocessing Module: compute_weights_with_matrix_mult ...
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       cdfg_preprocess -model compute_weights_with_matrix_mult 
Execute       rtl_gen_preprocess compute_weights_with_matrix_mult 
INFO-FLOW: Preprocessing Module: compute_biases_with_multiple_dot_products ...
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       cdfg_preprocess -model compute_biases_with_multiple_dot_products 
Execute       rtl_gen_preprocess compute_biases_with_multiple_dot_products 
INFO-FLOW: Preprocessing Module: compute_scores ...
Execute       set_default_model compute_scores 
Execute       cdfg_preprocess -model compute_scores 
Execute       rtl_gen_preprocess compute_scores 
INFO-FLOW: Preprocessing Module: matrix_matrix_mult_streaming ...
Execute       set_default_model matrix_matrix_mult_streaming 
Execute       cdfg_preprocess -model matrix_matrix_mult_streaming 
Execute       rtl_gen_preprocess matrix_matrix_mult_streaming 
INFO-FLOW: Model list for synthesis: compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores matrix_matrix_mult_streaming
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weights_with_matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       schedule -model compute_weights_with_matrix_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_510) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'WEIGHTS_LOOP_VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'WEIGHTS_LOOP_VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.07 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.31 seconds. CPU system time: 0.92 seconds. Elapsed time: 17.23 seconds; current allocated memory: 401.511 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.79 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.sched.adb -f 
Command       db_write done; 0.69 sec.
INFO-FLOW: Finish scheduling compute_weights_with_matrix_mult.
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       bind -model compute_weights_with_matrix_mult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 9.94 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.6 seconds. CPU system time: 0.83 seconds. Elapsed time: 15.43 seconds; current allocated memory: 418.383 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.64 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.bind.adb -f 
Command       db_write done; 0.86 sec.
INFO-FLOW: Finish binding compute_weights_with_matrix_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_biases_with_multiple_dot_products' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       schedule -model compute_biases_with_multiple_dot_products 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_676) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_670) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_688) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_682) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_694) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_700) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_699) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'BIASES_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'BIASES_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.03 seconds. CPU system time: 1.18 seconds. Elapsed time: 20.22 seconds; current allocated memory: 429.149 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.29 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.sched.adb -f 
Command       db_write done; 0.6 sec.
INFO-FLOW: Finish scheduling compute_biases_with_multiple_dot_products.
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       bind -model compute_biases_with_multiple_dot_products 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.7 seconds. CPU system time: 0.3 seconds. Elapsed time: 12.04 seconds; current allocated memory: 442.367 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 14.78 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.bind.adb -f 
Command       db_write done; 0.72 sec.
INFO-FLOW: Finish binding compute_biases_with_multiple_dot_products.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_scores' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_scores 
Execute       schedule -model compute_scores 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_139_1'
INFO: [SCHED 204-61] Pipelining loop 'SCORES_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'SCORES_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 10.07 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.03 seconds. CPU system time: 0.57 seconds. Elapsed time: 25.6 seconds; current allocated memory: 452.830 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.64 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.sched.adb -f 
Command       db_write done; 0.57 sec.
INFO-FLOW: Finish scheduling compute_scores.
Execute       set_default_model compute_scores 
Execute       bind -model compute_scores 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.3 seconds. CPU system time: 0.19 seconds. Elapsed time: 11.49 seconds; current allocated memory: 465.183 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 14.65 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.bind.adb -f 
Command       db_write done; 0.72 sec.
INFO-FLOW: Finish binding compute_scores.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_matrix_mult_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_matrix_mult_streaming 
Execute       schedule -model matrix_matrix_mult_streaming 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.27 seconds. CPU system time: 0.28 seconds. Elapsed time: 15.55 seconds; current allocated memory: 465.523 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_matrix_mult_streaming.
Execute       set_default_model matrix_matrix_mult_streaming 
Execute       bind -model matrix_matrix_mult_streaming 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 32.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 32.62 seconds. CPU system time: 0 seconds. Elapsed time: 32.64 seconds; current allocated memory: 466.614 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 27.28 sec.
Execute       db_write -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.bind.adb -f 
INFO-FLOW: Finish binding matrix_matrix_mult_streaming.
Execute       get_model_list matrix_matrix_mult_streaming -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess compute_weights_with_matrix_mult 
Execute       rtl_gen_preprocess compute_biases_with_multiple_dot_products 
Execute       rtl_gen_preprocess compute_scores 
Execute       rtl_gen_preprocess matrix_matrix_mult_streaming 
INFO-FLOW: Model list for RTL generation: compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores matrix_matrix_mult_streaming
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weights_with_matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_weights_with_matrix_mult -top_prefix matrix_matrix_mult_streaming_ -sub_prefix matrix_matrix_mult_streaming_ -mg_file /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_24_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_24_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_25_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_25_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_26_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_26_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_27_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_27_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_28_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_28_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_29_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_29_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_30_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_30_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_31_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/A_31_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_24_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_24_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_25_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_25_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_26_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_26_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_27_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_27_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_28_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_28_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_29_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_29_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_30_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_30_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_31_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_weights_with_matrix_mult/B_31_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weights_with_matrix_mult'.
Command       create_rtl_model done; 7.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34.39 seconds. CPU system time: 0.19 seconds. Elapsed time: 34.58 seconds; current allocated memory: 497.701 MB.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_weights_with_matrix_mult -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/vhdl/matrix_matrix_mult_streaming_compute_weights_with_matrix_mult 
Execute       gen_rtl compute_weights_with_matrix_mult -style xilinx -f -lang vlog -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/verilog/matrix_matrix_mult_streaming_compute_weights_with_matrix_mult 
Execute       syn_report -csynth -model compute_weights_with_matrix_mult -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/compute_weights_with_matrix_mult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.55 sec.
Execute       syn_report -rtlxml -model compute_weights_with_matrix_mult -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/compute_weights_with_matrix_mult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.74 sec.
Execute       syn_report -verbosereport -model compute_weights_with_matrix_mult -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.47 sec.
Execute       db_write -model compute_weights_with_matrix_mult -f -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.adb 
Command       db_write done; 2.74 sec.
Execute       gen_tb_info compute_weights_with_matrix_mult -p /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_biases_with_multiple_dot_products' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_biases_with_multiple_dot_products -top_prefix matrix_matrix_mult_streaming_ -sub_prefix matrix_matrix_mult_streaming_ -mg_file /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_24_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_24_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_25_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_25_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_26_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_26_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_27_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_27_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_28_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_28_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_29_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_29_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_30_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_30_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_31_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_biases_with_multiple_dot_products/B_31_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_9s_16_4_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_biases_with_multiple_dot_products'.
Command       create_rtl_model done; 4.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.31 seconds. CPU system time: 1.11 seconds. Elapsed time: 26.69 seconds; current allocated memory: 580.714 MB.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_biases_with_multiple_dot_products -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/vhdl/matrix_matrix_mult_streaming_compute_biases_with_multiple_dot_products 
Execute       gen_rtl compute_biases_with_multiple_dot_products -style xilinx -f -lang vlog -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/verilog/matrix_matrix_mult_streaming_compute_biases_with_multiple_dot_products 
Execute       syn_report -csynth -model compute_biases_with_multiple_dot_products -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/compute_biases_with_multiple_dot_products_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.73 sec.
Execute       syn_report -rtlxml -model compute_biases_with_multiple_dot_products -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/compute_biases_with_multiple_dot_products_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 4.48 sec.
Execute       syn_report -verbosereport -model compute_biases_with_multiple_dot_products -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 18.67 sec.
Execute       db_write -model compute_biases_with_multiple_dot_products -f -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.adb 
Command       db_write done; 5.25 sec.
Execute       gen_tb_info compute_biases_with_multiple_dot_products -p /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_scores' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_scores -top_prefix matrix_matrix_mult_streaming_ -sub_prefix matrix_matrix_mult_streaming_ -mg_file /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_9s_16_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_scores'.
Command       create_rtl_model done; 3.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42.18 seconds. CPU system time: 0.48 seconds. Elapsed time: 42.78 seconds; current allocated memory: 655.360 MB.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_scores -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/vhdl/matrix_matrix_mult_streaming_compute_scores 
Execute       gen_rtl compute_scores -style xilinx -f -lang vlog -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/verilog/matrix_matrix_mult_streaming_compute_scores 
Execute       syn_report -csynth -model compute_scores -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/compute_scores_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.33 sec.
Execute       syn_report -rtlxml -model compute_scores -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/compute_scores_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 4.12 sec.
Execute       syn_report -verbosereport -model compute_scores -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 19.61 sec.
Execute       db_write -model compute_scores -f -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.adb 
Command       db_write done; 4.97 sec.
Execute       gen_tb_info compute_scores -p /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_matrix_mult_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrix_matrix_mult_streaming -top_prefix  -sub_prefix matrix_matrix_mult_streaming_ -mg_file /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_14' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_15' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_16' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_17' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_18' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_19' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_20' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_21' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_22' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_23' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_24' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_25' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_26' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_27' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_28' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_29' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_30' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/A_31' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_14' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_15' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_16' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_17' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_18' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_19' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_20' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_21' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_22' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_23' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_24' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_25' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_26' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_27' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_28' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_29' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_30' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/B_31' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/feature_vector_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_matrix_mult_streaming/scores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_matrix_mult_streaming' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'b_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'b_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'b_V_9' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_24_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_24_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_25_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_25_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_26_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_26_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_27_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_27_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_28_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_28_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_29_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_29_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_30_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_30_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_31_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/A_31_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_24_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_24_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_25_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_25_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_26_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_26_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_27_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_27_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_28_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_28_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_29_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_29_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_30_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_30_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_31_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_matrix_mult_streaming/B_31_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_matrix_mult_streaming'.
Command       create_rtl_model done; 5.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.52 seconds. CPU system time: 0.62 seconds. Elapsed time: 44.38 seconds; current allocated memory: 711.581 MB.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_matrix_mult_streaming -istop -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/vhdl/matrix_matrix_mult_streaming 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl matrix_matrix_mult_streaming -istop -style xilinx -f -lang vlog -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/verilog/matrix_matrix_mult_streaming 
Execute       syn_report -csynth -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/matrix_matrix_mult_streaming_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/matrix_matrix_mult_streaming_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 27.23 sec.
Execute       db_write -model matrix_matrix_mult_streaming -f -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.adb 
Execute       gen_tb_info matrix_matrix_mult_streaming -p /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming 
Execute       export_constraint_db -f -tool general -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.constraint.tcl 
Execute       syn_report -designview -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.design.xml 
Command       syn_report done; 20.56 sec.
Execute       syn_report -csynthDesign -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrix_matrix_mult_streaming -o /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrix_matrix_mult_streaming 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain matrix_matrix_mult_streaming 
INFO-FLOW: Model list for RTL component generation: compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores matrix_matrix_mult_streaming
INFO-FLOW: Handling components in module [compute_weights_with_matrix_mult] ... 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
INFO-FLOW: Found component matrix_matrix_mult_streaming_mul_8s_8s_16_1_1.
INFO-FLOW: Append model matrix_matrix_mult_streaming_mul_8s_8s_16_1_1
INFO-FLOW: Found component matrix_matrix_mult_streaming_mac_muladd_8s_8s_16s_17_4_1.
INFO-FLOW: Append model matrix_matrix_mult_streaming_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: Handling components in module [compute_biases_with_multiple_dot_products] ... 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
INFO-FLOW: Found component matrix_matrix_mult_streaming_mac_muladd_8s_8s_9s_16_4_1.
INFO-FLOW: Append model matrix_matrix_mult_streaming_mac_muladd_8s_8s_9s_16_4_1
INFO-FLOW: Handling components in module [compute_scores] ... 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.compgen.tcl 
INFO-FLOW: Found component matrix_matrix_mult_streaming_mac_muladd_8s_8s_16ns_16_4_1.
INFO-FLOW: Append model matrix_matrix_mult_streaming_mac_muladd_8s_8s_16ns_16_4_1
INFO-FLOW: Found component matrix_matrix_mult_streaming_compute_scores_fv_data_V.
INFO-FLOW: Append model matrix_matrix_mult_streaming_compute_scores_fv_data_V
INFO-FLOW: Handling components in module [matrix_matrix_mult_streaming] ... 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.tcl 
INFO-FLOW: Found component matrix_matrix_mult_streaming_W_V_0.
INFO-FLOW: Append model matrix_matrix_mult_streaming_W_V_0
INFO-FLOW: Found component matrix_matrix_mult_streaming_CTRL_BUS_s_axi.
INFO-FLOW: Append model matrix_matrix_mult_streaming_CTRL_BUS_s_axi
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Found component matrix_matrix_mult_streaming_regslice_both.
INFO-FLOW: Append model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: Append model compute_weights_with_matrix_mult
INFO-FLOW: Append model compute_biases_with_multiple_dot_products
INFO-FLOW: Append model compute_scores
INFO-FLOW: Append model matrix_matrix_mult_streaming
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrix_matrix_mult_streaming_mul_8s_8s_16_1_1 matrix_matrix_mult_streaming_mac_muladd_8s_8s_16s_17_4_1 matrix_matrix_mult_streaming_mac_muladd_8s_8s_9s_16_4_1 matrix_matrix_mult_streaming_mac_muladd_8s_8s_16ns_16_4_1 matrix_matrix_mult_streaming_compute_scores_fv_data_V matrix_matrix_mult_streaming_W_V_0 matrix_matrix_mult_streaming_CTRL_BUS_s_axi matrix_matrix_mult_streaming_regslice_both matrix_matrix_mult_streaming_regslice_both matrix_matrix_mult_streaming_regslice_both matrix_matrix_mult_streaming_regslice_both matrix_matrix_mult_streaming_regslice_both matrix_matrix_mult_streaming_regslice_both matrix_matrix_mult_streaming_regslice_both compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores matrix_matrix_mult_streaming
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_mac_muladd_8s_8s_9s_16_4_1
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_mac_muladd_8s_8s_16ns_16_4_1
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_compute_scores_fv_data_V
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_W_V_0
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_CTRL_BUS_s_axi
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model matrix_matrix_mult_streaming_regslice_both
INFO-FLOW: To file: write model compute_weights_with_matrix_mult
INFO-FLOW: To file: write model compute_biases_with_multiple_dot_products
INFO-FLOW: To file: write model compute_scores
INFO-FLOW: To file: write model matrix_matrix_mult_streaming
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): matrix_matrix_mult_streaming
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.34 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrix_matrix_mult_streaming_mul_8s_8s_16_1_1_Multiplier_0'
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.33 sec.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'matrix_matrix_mult_streaming_compute_scores_fv_data_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.26 sec.
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'matrix_matrix_mult_streaming_W_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source ./CTRL_BUS.slave.tcl 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrix_matrix_mult_streaming xml_exists=0
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.37 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.constraint.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=72
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=18 #gSsdmPorts=16
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.dataonly.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.dataonly.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_weights_with_matrix_mult.tbgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.tbgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/compute_scores.tbgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.constraint.tcl 
Execute       sc_get_clocks matrix_matrix_mult_streaming 
Execute       source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 89.29 seconds. CPU system time: 0.22 seconds. Elapsed time: 89.53 seconds; current allocated memory: 734.364 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_matrix_mult_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_matrix_mult_streaming.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model matrix_matrix_mult_streaming -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.60 MHz
Command     autosyn done; 391.22 sec.
Command   csynth_design done; 958.12 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 947.59 seconds. CPU system time: 11.61 seconds. Elapsed time: 958.12 seconds; current allocated memory: 740.044 MB.
Command ap_source done; 964.76 sec.
Execute cleanup_all 
Command cleanup_all done; 0.54 sec.
INFO-FLOW: Workspace /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1 opened at Tue May 30 21:52:55 EEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.22 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.33 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.32 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 4.28 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.35 sec.
Command       add_library done; 0.56 sec.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.95 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 5.72 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     add_library done; 0.46 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.58 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./matrix_matrix_mult_streaming/solution1/directives.tcl 
Execute     set_directive_top -name matrix_matrix_mult_streaming matrix_matrix_mult_streaming 
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_matrix_mult_streaming matrix_matrix_mult_streaming 
INFO-FLOW: Setting directive 'TOP' name=matrix_matrix_mult_streaming 
Execute   cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.33 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.24 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.35 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: /home/manolis/HLS_code/matrix_matrix_mult_streaming_tb.cpp /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/matrix_matrix_mult_streaming_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/matrix_matrix_mult_streaming_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/matrix_matrix_mult_streaming_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 19.04 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: /home/manolis/HLS_code/matrix_matrix_mult_streaming.cpp /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/matrix_matrix_mult_streaming.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/matrix_matrix_mult_streaming.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/matrix_matrix_mult_streaming.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 16.7 sec.
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.rtl_wrap.cfg.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.83 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
Execute     source /home/manolis/HLS_code/matrix_matrix_mult_streaming/solution1/.autopilot/db/matrix_matrix_mult_streaming.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 96.73 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 225.35 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 420.43 seconds. CPU system time: 13.81 seconds. Elapsed time: 225.35 seconds; current allocated memory: 208.714 MB.
Command ap_source done; 231.69 sec.
Execute cleanup_all 
