{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745874996065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 16:16:35 2025 " "Processing started: Mon Apr 28 16:16:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745874996066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745874996066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745874996067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745874996566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745874996566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005049 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUController-dataflow " "Found design unit 1: ALUController-dataflow" {  } { { "../../proj/src/TopLevel/ALUController.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005052 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "../../proj/src/TopLevel/ALUController.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_full-mixed " "Found design unit 1: ALU_full-mixed" {  } { { "../../proj/src/TopLevel/ALU_Adders/ALU_full.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005053 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_full " "Found entity 1: ALU_full" {  } { { "../../proj/src/TopLevel/ALU_Adders/ALU_full.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-structural " "Found design unit 1: add_sub-structural" {  } { { "../../proj/src/TopLevel/ALU_Adders/add_sub.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005055 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../proj/src/TopLevel/ALU_Adders/add_sub.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter_32-dataflow " "Found design unit 1: barrelShifter_32-dataflow" {  } { { "../../proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005057 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter_32 " "Found entity 1: barrelShifter_32" {  } { { "../../proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-dataflow " "Found design unit 1: full_adder-dataflow" {  } { { "../../proj/src/TopLevel/ALU_Adders/full_adder.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005058 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/TopLevel/ALU_Adders/full_adder.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp-structural " "Found design unit 1: onescomp-structural" {  } { { "../../proj/src/TopLevel/ALU_Adders/onescomp.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005059 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp " "Found entity 1: onescomp" {  } { { "../../proj/src/TopLevel/ALU_Adders/onescomp.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-structural " "Found design unit 1: ripple_carry_adder-structural" {  } { { "../../proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005061 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "../../proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-dataflow " "Found design unit 1: ControlUnit-dataflow" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005062 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005064 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/MUXs/mux2t1_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005065 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/MUXs/mux2t1_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_dataflow-dataflow " "Found design unit 1: mux2t1_dataflow-dataflow" {  } { { "../../proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005067 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_dataflow " "Found entity 1: mux2t1_dataflow" {  } { { "../../proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-dataflow " "Found design unit 1: mux4t1_N-dataflow" {  } { { "../../proj/src/TopLevel/MUXs/mux4t1_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005068 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../proj/src/TopLevel/MUXs/mux4t1_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1_N-dataflow " "Found design unit 1: mux8t1_N-dataflow" {  } { { "../../proj/src/TopLevel/MUXs/mux8t1_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005069 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1_N " "Found entity 1: mux8t1_N" {  } { { "../../proj/src/TopLevel/MUXs/mux8t1_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "../../proj/src/TopLevel/PC_reg.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005071 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "../../proj/src/TopLevel/PC_reg.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline_EX_MEM-structural " "Found design unit 1: Pipeline_EX_MEM-structural" {  } { { "../../proj/src/TopLevel/Pipeline_EX_MEM.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005072 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_EX_MEM " "Found entity 1: Pipeline_EX_MEM" {  } { { "../../proj/src/TopLevel/Pipeline_EX_MEM.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline_ID_EX-structural " "Found design unit 1: Pipeline_ID_EX-structural" {  } { { "../../proj/src/TopLevel/Pipeline_ID_EX.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_ID_EX " "Found entity 1: Pipeline_ID_EX" {  } { { "../../proj/src/TopLevel/Pipeline_ID_EX.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline_IF_ID-structural " "Found design unit 1: Pipeline_IF_ID-structural" {  } { { "../../proj/src/TopLevel/Pipeline_IF_ID.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_IF_ID " "Found entity 1: Pipeline_IF_ID" {  } { { "../../proj/src/TopLevel/Pipeline_IF_ID.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline_MEM_WB-structural " "Found design unit 1: Pipeline_MEM_WB-structural" {  } { { "../../proj/src/TopLevel/Pipeline_MEM_WB.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_MEM_WB " "Found entity 1: Pipeline_MEM_WB" {  } { { "../../proj/src/TopLevel/Pipeline_MEM_WB.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5t32-dataflow " "Found design unit 1: decoder_5t32-dataflow" {  } { { "../../proj/src/TopLevel/RegFile/decoder_5t32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005078 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5t32 " "Found entity 1: decoder_5t32" {  } { { "../../proj/src/TopLevel/RegFile/decoder_5t32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/RegFile/dffg.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005080 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/RegFile/dffg.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32t1_n-dataflow " "Found design unit 1: mux_32t1_n-dataflow" {  } { { "../../proj/src/TopLevel/RegFile/mux_32t1_n.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005081 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32t1_n " "Found entity 1: mux_32t1_n" {  } { { "../../proj/src/TopLevel/RegFile/mux_32t1_n.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg29_N-structural " "Found design unit 1: reg29_N-structural" {  } { { "../../proj/src/TopLevel/RegFile/reg29_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005083 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg29_N " "Found entity 1: reg29_N" {  } { { "../../proj/src/TopLevel/RegFile/reg29_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-structural " "Found design unit 1: regFile-structural" {  } { { "../../proj/src/TopLevel/RegFile/regFile.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005085 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../../proj/src/TopLevel/RegFile/regFile.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structural " "Found design unit 1: reg_N-structural" {  } { { "../../proj/src/TopLevel/RegFile/reg_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005086 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/TopLevel/RegFile/reg_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N_bypass-structural " "Found design unit 1: reg_N_bypass-structural" {  } { { "../../proj/src/TopLevel/RegFile/reg_N_bypass.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005087 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N_bypass " "Found entity 1: reg_N_bypass" {  } { { "../../proj/src/TopLevel/RegFile/reg_N_bypass.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_N-dataflow " "Found design unit 1: ShiftLeft2_N-dataflow" {  } { { "../../proj/src/TopLevel/ShiftLeft2_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_N " "Found entity 1: ShiftLeft2_N" {  } { { "../../proj/src/TopLevel/ShiftLeft2_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender8t32-dataflow " "Found design unit 1: extender8t32-dataflow" {  } { { "../../proj/src/TopLevel/extender8t32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005090 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender8t32 " "Found entity 1: extender8t32" {  } { { "../../proj/src/TopLevel/extender8t32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_16to32-dataflow " "Found design unit 1: extender_16to32-dataflow" {  } { { "../../proj/src/TopLevel/extender_16to32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005091 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_16to32 " "Found entity 1: extender_16to32" {  } { { "../../proj/src/TopLevel/extender_16to32.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_reg_EX-dataflow " "Found design unit 1: forward_reg_EX-dataflow" {  } { { "../../proj/src/TopLevel/forward_reg_EX.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005092 ""} { "Info" "ISGN_ENTITY_NAME" "1 forward_reg_EX " "Found entity 1: forward_reg_EX" {  } { { "../../proj/src/TopLevel/forward_reg_EX.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-dataflow " "Found design unit 1: forwarding_unit-dataflow" {  } { { "../../proj/src/TopLevel/forwarding_unit.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005093 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../../proj/src/TopLevel/forwarding_unit.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005095 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875005095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875005095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745875005309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005310 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005310 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUzero MIPS_Processor.vhd(122) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(122): object \"s_ALUzero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005310 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_adderCarry MIPS_Processor.vhd(235) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(235): object \"s_adderCarry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005310 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_branchCarry MIPS_Processor.vhd(249) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object \"s_branchCarry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005310 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_extImm_EX MIPS_Processor.vhd(372) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(372): object \"s_extImm_EX\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005311 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_IF_ID Pipeline_IF_ID:IF_ID_reg " "Elaborating entity \"Pipeline_IF_ID\" for hierarchy \"Pipeline_IF_ID:IF_ID_reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IF_ID_reg" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1 " "Elaborating entity \"reg_N\" for hierarchy \"Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\"" {  } { { "../../proj/src/TopLevel/Pipeline_IF_ID.vhd" "reg1" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:0:d_flip_flop " "Elaborating entity \"dffg\" for hierarchy \"Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:0:d_flip_flop\"" {  } { { "../../proj/src/TopLevel/RegFile/reg_N.vhd" "\\n_loop:0:d_flip_flop" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_ID_EX Pipeline_ID_EX:ID_EX_reg " "Elaborating entity \"Pipeline_ID_EX\" for hierarchy \"Pipeline_ID_EX:ID_EX_reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ID_EX_reg" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N Pipeline_ID_EX:ID_EX_reg\|reg_N:memToReg " "Elaborating entity \"reg_N\" for hierarchy \"Pipeline_ID_EX:ID_EX_reg\|reg_N:memToReg\"" {  } { { "../../proj/src/TopLevel/Pipeline_ID_EX.vhd" "memToReg" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N Pipeline_ID_EX:ID_EX_reg\|reg_N:ALUControl " "Elaborating entity \"reg_N\" for hierarchy \"Pipeline_ID_EX:ID_EX_reg\|reg_N:ALUControl\"" {  } { { "../../proj/src/TopLevel/Pipeline_ID_EX.vhd" "ALUControl" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N Pipeline_ID_EX:ID_EX_reg\|reg_N:shamt " "Elaborating entity \"reg_N\" for hierarchy \"Pipeline_ID_EX:ID_EX_reg\|reg_N:shamt\"" {  } { { "../../proj/src/TopLevel/Pipeline_ID_EX.vhd" "shamt" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_EX_MEM Pipeline_EX_MEM:EX_MEM_reg " "Elaborating entity \"Pipeline_EX_MEM\" for hierarchy \"Pipeline_EX_MEM:EX_MEM_reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EX_MEM_reg" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_MEM_WB Pipeline_MEM_WB:MEM_WB_reg " "Elaborating entity \"Pipeline_MEM_WB\" for hierarchy \"Pipeline_MEM_WB:MEM_WB_reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEM_WB_reg" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:byteSelect " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:byteSelect\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "byteSelect" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender8t32 extender8t32:byteExtender " "Elaborating entity \"extender8t32\" for hierarchy \"extender8t32:byteExtender\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "byteExtender" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:halfwordSelect " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:halfwordSelect\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "halfwordSelect" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_dataflow mux2t1_N:halfwordSelect\|mux2t1_dataflow:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1_dataflow\" for hierarchy \"mux2t1_N:halfwordSelect\|mux2t1_dataflow:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/MUXs/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_16to32 extender_16to32:halfwordExtend " "Elaborating entity \"extender_16to32\" for hierarchy \"extender_16to32:halfwordExtend\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "halfwordExtend" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:memToRegMux " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:memToRegMux\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "memToRegMux" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:regDstMux " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:regDstMux\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regDstMux" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:reg_file " "Elaborating entity \"regFile\" for hierarchy \"regFile:reg_file\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "reg_file" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5t32 regFile:reg_file\|decoder_5t32:my_decoder " "Elaborating entity \"decoder_5t32\" for hierarchy \"regFile:reg_file\|decoder_5t32:my_decoder\"" {  } { { "../../proj/src/TopLevel/RegFile/regFile.vhd" "my_decoder" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_bypass regFile:reg_file\|reg_N_bypass:reg0 " "Elaborating entity \"reg_N_bypass\" for hierarchy \"regFile:reg_file\|reg_N_bypass:reg0\"" {  } { { "../../proj/src/TopLevel/RegFile/regFile.vhd" "reg0" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg29_N regFile:reg_file\|reg29_N:reg29 " "Elaborating entity \"reg29_N\" for hierarchy \"regFile:reg_file\|reg29_N:reg29\"" {  } { { "../../proj/src/TopLevel/RegFile/regFile.vhd" "reg29" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_reset reg29_N.vhd(25) " "VHDL Signal Declaration warning at reg29_N.vhd(25): used implicit default value for signal \"s_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/TopLevel/RegFile/reg29_N.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745875005788 "|MIPS_Processor|regFile:reg_file|reg29_N:reg29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32t1_n regFile:reg_file\|mux_32t1_n:rs_mux " "Elaborating entity \"mux_32t1_n\" for hierarchy \"regFile:reg_file\|mux_32t1_n:rs_mux\"" {  } { { "../../proj/src/TopLevel/RegFile/regFile.vhd" "rs_mux" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:DMem " "Elaborating entity \"mem\" for hierarchy \"mem:DMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "DMem" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_full ALU_full:ALU " "Elaborating entity \"ALU_full\" for hierarchy \"ALU_full:ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_carry ALU_full.vhd(74) " "Verilog HDL or VHDL warning at ALU_full.vhd(74): object \"s_carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/ALU_Adders/ALU_full.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745875005849 "|MIPS_Processor|ALU_full:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub ALU_full:ALU\|add_sub:adder " "Elaborating entity \"add_sub\" for hierarchy \"ALU_full:ALU\|add_sub:adder\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/ALU_full.vhd" "adder" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onescomp ALU_full:ALU\|add_sub:adder\|onescomp:inverter " "Elaborating entity \"onescomp\" for hierarchy \"ALU_full:ALU\|add_sub:adder\|onescomp:inverter\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/add_sub.vhd" "inverter" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU_full:ALU\|add_sub:adder\|mux2t1_N:mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU_full:ALU\|add_sub:adder\|mux2t1_N:mux\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/add_sub.vhd" "mux" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ALU_full:ALU\|add_sub:adder\|ripple_carry_adder:adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ALU_full:ALU\|add_sub:adder\|ripple_carry_adder:adder\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/add_sub.vhd" "adder" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU_full:ALU\|add_sub:adder\|ripple_carry_adder:adder\|full_adder:\\N_loop:0:full_add " "Elaborating entity \"full_adder\" for hierarchy \"ALU_full:ALU\|add_sub:adder\|ripple_carry_adder:adder\|full_adder:\\N_loop:0:full_add\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" "\\N_loop:0:full_add" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter_32 ALU_full:ALU\|barrelShifter_32:shifter " "Elaborating entity \"barrelShifter_32\" for hierarchy \"ALU_full:ALU\|barrelShifter_32:shifter\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/ALU_full.vhd" "shifter" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1_N ALU_full:ALU\|mux8t1_N:mux " "Elaborating entity \"mux8t1_N\" for hierarchy \"ALU_full:ALU\|mux8t1_N:mux\"" {  } { { "../../proj/src/TopLevel/ALU_Adders/ALU_full.vhd" "mux" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:ALU_Control " "Elaborating entity \"ALUController\" for hierarchy \"ALUController:ALU_Control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU_Control" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_N ShiftLeft2_N:branchShift " "Elaborating entity \"ShiftLeft2_N\" for hierarchy \"ShiftLeft2_N:branchShift\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "branchShift" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_N ShiftLeft2_N:jumpShift " "Elaborating entity \"ShiftLeft2_N\" for hierarchy \"ShiftLeft2_N:jumpShift\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "jumpShift" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875005998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:PC " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875006012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forward_unit " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forward_unit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "forward_unit" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875006029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_reg_EX forward_reg_EX:stallAndForward " "Elaborating entity \"forward_reg_EX\" for hierarchy \"forward_reg_EX:stallAndForward\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "stallAndForward" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875006037 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mem:IMem\|ram_rtl_0 " "Inferred dual-clock RAM node \"mem:IMem\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745875007456 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745875008121 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745875008121 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745875008121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:DMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:DMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875008372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:DMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:DMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745875008372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/dhiman/CPRE381/381_project/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875008449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875008449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875008497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745875008497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745875008497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02e1 " "Found entity 1: altsyncram_02e1" {  } { { "db/altsyncram_02e1.tdf" "" { Text "/home/dhiman/CPRE381/381_project/internal/QuartusWork/db/altsyncram_02e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745875008568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875008568 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745875009006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745875010517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745875015281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745875015281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745875015666 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745875015666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5265 " "Implemented 5265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745875015668 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745875015668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5102 " "Implemented 5102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745875015668 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745875015668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745875015668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745875015705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 16:16:55 2025 " "Processing ended: Mon Apr 28 16:16:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745875015705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745875015705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745875015705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745875015705 ""}
