module counter(
  input clk,  // input clock
  input rst,  // reset signal
  input [15:0] num1, // first number
  input [15:0] num2, // second number
  output reg [31:0] count // output counter
);

always @(posedge clk or rst) begin
  if (rst) // reset the counter
    count <= 0;
  else if (num1 == num2) // compare inputs
    count <= count + 1;
  else if (num1 > num2) // check for overflow
    count <= count - 1;
  else if (num1 < num2) // check for underflow
    count <= count + 2;
end

endmodule