AArch64 WRC.R.RF+addr+addr-cachesync-isb

{
int64_t y;
int64_t z;
0:X0=0x14000001; 0:X1=P2:L7;
1:X1=P2:L7; 1:X4=y;
2:X1=y; 2:X4=z; 2:X5=P2:L7;
}
 P0         |  P1             |  P2            ;
STR W0,[X1] | LDR W0,[X1]     | LDR X0,[X1]    ;
            | EOR X2,X0,X0    | EOR X2,X0,X0   ;
            | MOV X3,#1       | LDR X3,[X4,X2] ;
            | STR X3,[X4,X2]  | DC CVAU, X5    ;
            |                 | DSB ISH        ;
            |                 | IC IVAU, X5    ;
            |                 | DSB ISH        ;
            |                 | ISB            ;
            |                 | L7: B fail_L7  ;
            |                 | MOV X6,#1      ;
            |                 | B Lout         ;
            |                 | fail_L7:       ;
            |                 | MOV X6,#0      ;
            |                 | B Lout         ;
            |                 | Lout:          ;
exists 1:X0=0x14000001 /\ 2:X0=1 /\ 2:X3=0 /\ 2:X6=0
