Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Dec 22 22:11:12 2016
| Host         : esit061.esit.ruhr-uni-bochum.de running 64-bit Fedora release 24 (Twenty Four)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                25209        0.052        0.000                      0                25209        0.833        0.000                       0                 11624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.083}        4.167           240.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           2.592        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.012        0.000                      0                25020        0.052        0.000                      0                25020        1.315        0.000                       0                 11620  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     18.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.365        0.000                      0                  189        0.255        0.000                      0                  189  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         4.000       2.592      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.474ns (11.810%)  route 3.540ns (88.190%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 9.211 - 4.167 ) 
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.395     5.661    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X38Y229        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y229        FDRE (Prop_fdre_C_Q)         0.259     5.920 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/Q
                         net (fo=116, routed)         0.719     6.639    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X31Y230        LUT4 (Prop_lut4_I2_O)        0.043     6.682 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_158/O
                         net (fo=31, routed)          0.753     7.434    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_3399
    SLICE_X41Y233        LUT5 (Prop_lut5_I2_O)        0.043     7.477 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_71/O
                         net (fo=30, routed)          0.995     8.472    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_71_n_2
    SLICE_X60Y235        LUT6 (Prop_lut6_I5_O)        0.043     8.515 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][28]_srl5_i_6/O
                         net (fo=1, routed)           0.348     8.862    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][28]_srl5_i_6_n_2
    SLICE_X60Y234        LUT6 (Prop_lut6_I2_O)        0.043     8.905 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][28]_srl5_i_2/O
                         net (fo=1, routed)           0.194     9.099    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][28]_srl5_i_2_n_2
    SLICE_X61Y236        LUT5 (Prop_lut5_I2_O)        0.043     9.142 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][28]_srl5_i_1/O
                         net (fo=1, routed)           0.532     9.675    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[28]
    SLICE_X52Y233        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.227     9.211    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y233        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/CLK
                         clock pessimism              0.572     9.783    
                         clock uncertainty           -0.074     9.709    
    SLICE_X52Y233        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     9.687    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/ap_reg_ppiten_pp0_it0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.438ns (10.946%)  route 3.563ns (89.053%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.210 - 4.167 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.385     5.651    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y220        FDRE                                         r  design_1_i/floydwarshall_0/U0/ap_reg_ppiten_pp0_it0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y220        FDRE (Prop_fdre_C_Q)         0.223     5.874 r  design_1_i/floydwarshall_0/U0/ap_reg_ppiten_pp0_it0_reg/Q
                         net (fo=107, routed)         0.869     6.743    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_reg_ppiten_pp0_it0
    SLICE_X67Y230        LUT4 (Prop_lut4_I1_O)        0.043     6.786 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_204/O
                         net (fo=30, routed)          0.851     7.637    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_3933
    SLICE_X70Y247        LUT6 (Prop_lut6_I5_O)        0.043     7.680 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_34/O
                         net (fo=1, routed)           0.364     8.045    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_34_n_2
    SLICE_X70Y247        LUT5 (Prop_lut5_I0_O)        0.043     8.088 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_10/O
                         net (fo=1, routed)           0.574     8.661    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_10_n_2
    SLICE_X60Y237        LUT6 (Prop_lut6_I1_O)        0.043     8.704 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_3/O
                         net (fo=1, routed)           0.483     9.187    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_3_n_2
    SLICE_X58Y231        LUT5 (Prop_lut5_I3_O)        0.043     9.230 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][14]_srl5_i_1/O
                         net (fo=1, routed)           0.422     9.652    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[14]
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.226     9.210    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5/CLK
                         clock pessimism              0.572     9.782    
                         clock uncertainty           -0.074     9.708    
    SLICE_X52Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     9.672    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.481ns (12.218%)  route 3.456ns (87.782%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 9.211 - 4.167 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.452     5.718    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X28Y231        FDRE                                         r  design_1_i/floydwarshall_0/U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y231        FDRE (Prop_fdre_C_Q)         0.223     5.941 r  design_1_i/floydwarshall_0/U0/ap_CS_fsm_reg[26]/Q
                         net (fo=8, routed)           0.748     6.689    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/Q[15]
    SLICE_X34Y234        LUT4 (Prop_lut4_I3_O)        0.043     6.732 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_153/O
                         net (fo=60, routed)          0.681     7.413    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_3427
    SLICE_X30Y234        LUT6 (Prop_lut6_I5_O)        0.043     7.456 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_56/O
                         net (fo=1, routed)           0.554     8.011    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_56_n_2
    SLICE_X38Y228        LUT6 (Prop_lut6_I5_O)        0.043     8.054 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_23/O
                         net (fo=1, routed)           0.357     8.411    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_23_n_2
    SLICE_X44Y225        LUT6 (Prop_lut6_I4_O)        0.043     8.454 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_6/O
                         net (fo=1, routed)           0.430     8.883    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_6_n_2
    SLICE_X53Y225        LUT6 (Prop_lut6_I2_O)        0.043     8.926 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_2/O
                         net (fo=1, routed)           0.414     9.340    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_2_n_2
    SLICE_X53Y231        LUT5 (Prop_lut5_I2_O)        0.043     9.383 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][24]_srl5_i_1/O
                         net (fo=1, routed)           0.272     9.655    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[24]
    SLICE_X52Y233        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.227     9.211    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y233        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5/CLK
                         clock pessimism              0.572     9.783    
                         clock uncertainty           -0.074     9.709    
    SLICE_X52Y233        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     9.678    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5
  -------------------------------------------------------------------
                         required time                          9.678    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/ap_reg_ppiten_pp0_it0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.438ns (10.953%)  route 3.561ns (89.047%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.210 - 4.167 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.385     5.651    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y220        FDRE                                         r  design_1_i/floydwarshall_0/U0/ap_reg_ppiten_pp0_it0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y220        FDRE (Prop_fdre_C_Q)         0.223     5.874 r  design_1_i/floydwarshall_0/U0/ap_reg_ppiten_pp0_it0_reg/Q
                         net (fo=107, routed)         0.884     6.758    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_reg_ppiten_pp0_it0
    SLICE_X66Y231        LUT4 (Prop_lut4_I1_O)        0.043     6.801 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_203/O
                         net (fo=30, routed)          0.947     7.748    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_3926
    SLICE_X66Y249        LUT6 (Prop_lut6_I4_O)        0.043     7.791 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_34/O
                         net (fo=1, routed)           0.372     8.163    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_34_n_2
    SLICE_X66Y249        LUT5 (Prop_lut5_I0_O)        0.043     8.206 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_10/O
                         net (fo=1, routed)           0.604     8.811    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_10_n_2
    SLICE_X53Y241        LUT6 (Prop_lut6_I1_O)        0.043     8.854 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_3/O
                         net (fo=1, routed)           0.466     9.320    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_3_n_2
    SLICE_X52Y234        LUT5 (Prop_lut5_I3_O)        0.043     9.363 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][12]_srl5_i_1/O
                         net (fo=1, routed)           0.287     9.650    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[12]
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.226     9.210    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/CLK
                         clock pessimism              0.572     9.782    
                         clock uncertainty           -0.074     9.708    
    SLICE_X52Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     9.686    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.474ns (11.980%)  route 3.483ns (88.020%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.210 - 4.167 ) 
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.395     5.661    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X38Y229        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y229        FDRE (Prop_fdre_C_Q)         0.259     5.920 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/Q
                         net (fo=116, routed)         1.065     6.985    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X70Y235        LUT4 (Prop_lut4_I2_O)        0.043     7.028 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_96/O
                         net (fo=60, routed)          0.699     7.727    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_4185
    SLICE_X88Y237        LUT6 (Prop_lut6_I5_O)        0.043     7.770 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_41/O
                         net (fo=1, routed)           0.280     8.051    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_41_n_2
    SLICE_X87Y238        LUT6 (Prop_lut6_I5_O)        0.043     8.094 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_12/O
                         net (fo=1, routed)           0.545     8.639    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_12_n_2
    SLICE_X69Y232        LUT6 (Prop_lut6_I1_O)        0.043     8.682 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_4/O
                         net (fo=1, routed)           0.699     9.381    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_4_n_2
    SLICE_X53Y231        LUT5 (Prop_lut5_I4_O)        0.043     9.424 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][10]_srl5_i_1/O
                         net (fo=1, routed)           0.194     9.618    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[10]
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.226     9.210    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
                         clock pessimism              0.572     9.782    
                         clock uncertainty           -0.074     9.708    
    SLICE_X52Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     9.661    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.481ns (12.292%)  route 3.432ns (87.708%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.210 - 4.167 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.452     5.718    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X28Y231        FDRE                                         r  design_1_i/floydwarshall_0/U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y231        FDRE (Prop_fdre_C_Q)         0.223     5.941 r  design_1_i/floydwarshall_0/U0/ap_CS_fsm_reg[26]/Q
                         net (fo=8, routed)           0.748     6.689    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/Q[15]
    SLICE_X34Y234        LUT4 (Prop_lut4_I3_O)        0.043     6.732 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_153/O
                         net (fo=60, routed)          0.661     7.393    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_3427
    SLICE_X29Y238        LUT6 (Prop_lut6_I5_O)        0.043     7.436 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_56/O
                         net (fo=1, routed)           0.440     7.876    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_56_n_2
    SLICE_X34Y235        LUT6 (Prop_lut6_I5_O)        0.043     7.919 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_23/O
                         net (fo=1, routed)           0.651     8.571    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_23_n_2
    SLICE_X63Y231        LUT6 (Prop_lut6_I4_O)        0.043     8.614 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_6/O
                         net (fo=1, routed)           0.426     9.040    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_6_n_2
    SLICE_X53Y230        LUT6 (Prop_lut6_I2_O)        0.043     9.083 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_2/O
                         net (fo=1, routed)           0.312     9.395    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_2_n_2
    SLICE_X53Y231        LUT5 (Prop_lut5_I2_O)        0.043     9.438 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][8]_srl5_i_1/O
                         net (fo=1, routed)           0.193     9.631    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[8]
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.226     9.210    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5/CLK
                         clock pessimism              0.572     9.782    
                         clock uncertainty           -0.074     9.708    
    SLICE_X52Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     9.677    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.560ns (14.151%)  route 3.397ns (85.849%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 9.204 - 4.167 ) 
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.395     5.661    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X38Y229        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y229        FDRE (Prop_fdre_C_Q)         0.259     5.920 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__0/Q
                         net (fo=116, routed)         0.646     6.566    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X43Y222        LUT3 (Prop_lut3_I0_O)        0.043     6.609 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_6/O
                         net (fo=3, routed)           0.162     6.771    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/fifo_resp_to_user/state_reg[0]_rep__0
    SLICE_X43Y222        LUT5 (Prop_lut5_I4_O)        0.043     6.814 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/fifo_resp_to_user/mem_reg[4][0]_srl5_i_220/O
                         net (fo=31, routed)          0.313     7.127    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_sig_3583
    SLICE_X42Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.170 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_114/O
                         net (fo=31, routed)          0.867     8.038    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][0]_srl5_i_114_n_2
    SLICE_X57Y218        LUT6 (Prop_lut6_I3_O)        0.043     8.081 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_18/O
                         net (fo=1, routed)           0.341     8.422    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_18_n_2
    SLICE_X58Y217        LUT6 (Prop_lut6_I3_O)        0.043     8.465 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_5/O
                         net (fo=1, routed)           0.625     9.091    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_5_n_2
    SLICE_X60Y231        LUT6 (Prop_lut6_I1_O)        0.043     9.134 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_2/O
                         net (fo=1, routed)           0.239     9.372    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_2_n_2
    SLICE_X60Y232        LUT5 (Prop_lut5_I2_O)        0.043     9.415 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/mem_reg[4][1]_srl5_i_1/O
                         net (fo=1, routed)           0.203     9.618    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[1]
    SLICE_X58Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.220     9.204    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X58Y232        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
                         clock pessimism              0.572     9.776    
                         clock uncertainty           -0.074     9.702    
    SLICE_X58Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     9.672    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/tmp_5_cast_reg_4759_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.665ns (16.402%)  route 3.389ns (83.598%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 9.337 - 4.167 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.451     5.717    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X31Y230        FDRE                                         r  design_1_i/floydwarshall_0/U0/tmp_5_cast_reg_4759_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y230        FDRE (Prop_fdre_C_Q)         0.223     5.940 r  design_1_i/floydwarshall_0/U0/tmp_5_cast_reg_4759_reg[23]/Q
                         net (fo=131, routed)         3.389     9.329    design_1_i/floydwarshall_0/U0/tmp_5_cast_reg_4759[23]
    SLICE_X70Y253        LUT2 (Prop_lut2_I1_O)        0.043     9.372 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202[23]_i_2/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202[23]_i_2_n_2
    SLICE_X70Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     9.552 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[23]_i_1_n_2
    SLICE_X70Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.606 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[27]_i_1_n_2
    SLICE_X70Y255        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.771 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.771    design_1_i/floydwarshall_0/U0/mat2_sum56_fu_2918_p2[29]
    SLICE_X70Y255        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.353     9.337    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X70Y255        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[29]/C
                         clock pessimism              0.492     9.829    
                         clock uncertainty           -0.074     9.755    
    SLICE_X70Y255        FDRE (Setup_fdre_C_D)        0.076     9.831    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_56_reg_6202_reg[29]
  -------------------------------------------------------------------
                         required time                          9.831    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/jn_reg_1450_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.849ns (22.333%)  route 2.953ns (77.667%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 9.198 - 4.167 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.564     5.830    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X44Y260        FDRE                                         r  design_1_i/floydwarshall_0/U0/jn_reg_1450_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y260        FDRE (Prop_fdre_C_Q)         0.223     6.053 r  design_1_i/floydwarshall_0/U0/jn_reg_1450_reg[13]/Q
                         net (fo=70, routed)          2.953     9.006    design_1_i/floydwarshall_0/U0/jn_reg_1450[13]
    SLICE_X70Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     9.305 r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.305    design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[15]_i_1_n_2
    SLICE_X70Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.359 r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[19]_i_1_n_2
    SLICE_X70Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.413 r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[23]_i_1_n_2
    SLICE_X70Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.467 r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[27]_i_1_n_2
    SLICE_X70Y218        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.632 r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.632    design_1_i/floydwarshall_0/U0/mat_addr_53_fu_3417_p2[29]
    SLICE_X70Y218        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.214     9.198    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X70Y218        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[29]/C
                         clock pessimism              0.492     9.690    
                         clock uncertainty           -0.074     9.616    
    SLICE_X70Y218        FDRE (Setup_fdre_C_D)        0.076     9.692    design_1_i/floydwarshall_0/U0/mat_addr_53_reg_6539_reg[29]
  -------------------------------------------------------------------
                         required time                          9.692    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/jn_reg_1450_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.932ns (24.725%)  route 2.837ns (75.275%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 9.197 - 4.167 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.565     5.831    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X42Y259        FDRE                                         r  design_1_i/floydwarshall_0/U0/jn_reg_1450_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.236     6.067 r  design_1_i/floydwarshall_0/U0/jn_reg_1450_reg[7]/Q
                         net (fo=70, routed)          2.837     8.904    design_1_i/floydwarshall_0/U0/jn_reg_1450[7]
    SLICE_X72Y212        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     9.222 r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.222    design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[8]_i_1_n_2
    SLICE_X72Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.275 r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[12]_i_1_n_2
    SLICE_X72Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.328 r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[16]_i_1_n_2
    SLICE_X72Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.381 r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[20]_i_1_n_2
    SLICE_X72Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.434 r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[24]_i_1_n_2
    SLICE_X72Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.600 r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.600    design_1_i/floydwarshall_0/U0/mat_addr_59_fu_3453_p2[26]
    SLICE_X72Y217        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.213     9.197    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X72Y217        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[26]/C
                         clock pessimism              0.492     9.689    
                         clock uncertainty           -0.074     9.615    
    SLICE_X72Y217        FDRE (Setup_fdre_C_D)        0.049     9.664    design_1_i/floydwarshall_0/U0/mat_addr_59_reg_6569_reg[26]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.322ns (76.522%)  route 0.099ns (23.478%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.621     2.705    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X62Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y248        FDRE (Prop_fdre_C_Q)         0.118     2.823 r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/Q
                         net (fo=2, routed)           0.098     2.921    design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631[14]
    SLICE_X63Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.949 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3/O
                         net (fo=1, routed)           0.000     2.949    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3_n_2
    SLICE_X63Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.034 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.034    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1_n_2
    SLICE_X63Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.059 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.059    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1_n_2
    SLICE_X63Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.084 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.085    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1_n_2
    SLICE_X63Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.126 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.126    design_1_i/floydwarshall_0/U0/mat2_sum17_fu_2216_p2[24]
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.947     3.392    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[24]/C
                         clock pessimism             -0.389     3.003    
    SLICE_X63Y250        FDRE (Hold_fdre_C_D)         0.071     3.074    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.333ns (79.090%)  route 0.088ns (20.910%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.620     2.704    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X64Y247        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_fdre_C_Q)         0.100     2.804 r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/Q
                         net (fo=2, routed)           0.087     2.891    design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661[13]
    SLICE_X65Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.919 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4_n_2
    SLICE_X65Y247        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     3.033 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.033    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1_n_2
    SLICE_X65Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.058 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.058    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1_n_2
    SLICE_X65Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.083 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.084    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1_n_2
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.125 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.125    design_1_i/floydwarshall_0/U0/mat2_sum23_fu_2324_p2[24]
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.946     3.391    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[24]/C
                         clock pessimism             -0.389     3.002    
    SLICE_X65Y250        FDRE (Hold_fdre_C_D)         0.071     3.073    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.730     2.814    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y292        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y292        FDRE (Prop_fdre_C_Q)         0.091     2.905 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.094     2.999    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y292        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.977     3.422    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y292        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.594     2.828    
    SLICE_X30Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     2.944    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.333ns (77.120%)  route 0.099ns (22.880%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.621     2.705    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X62Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y248        FDRE (Prop_fdre_C_Q)         0.118     2.823 r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/Q
                         net (fo=2, routed)           0.098     2.921    design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631[14]
    SLICE_X63Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.949 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3/O
                         net (fo=1, routed)           0.000     2.949    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3_n_2
    SLICE_X63Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.034 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.034    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1_n_2
    SLICE_X63Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.059 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.059    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1_n_2
    SLICE_X63Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.084 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.085    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1_n_2
    SLICE_X63Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.137 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.137    design_1_i/floydwarshall_0/U0/mat2_sum17_fu_2216_p2[26]
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.947     3.392    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[26]/C
                         clock pessimism             -0.389     3.003    
    SLICE_X63Y250        FDRE (Hold_fdre_C_D)         0.071     3.074    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.344ns (79.623%)  route 0.088ns (20.377%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.620     2.704    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X64Y247        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_fdre_C_Q)         0.100     2.804 r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/Q
                         net (fo=2, routed)           0.087     2.891    design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661[13]
    SLICE_X65Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.919 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4_n_2
    SLICE_X65Y247        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     3.033 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.033    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1_n_2
    SLICE_X65Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.058 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.058    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1_n_2
    SLICE_X65Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.083 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.084    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1_n_2
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.136 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.136    design_1_i/floydwarshall_0/U0/mat2_sum23_fu_2324_p2[26]
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.946     3.391    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[26]/C
                         clock pessimism             -0.389     3.002    
    SLICE_X65Y250        FDRE (Hold_fdre_C_D)         0.071     3.073    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.341ns (77.536%)  route 0.099ns (22.464%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.621     2.705    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X62Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y248        FDRE (Prop_fdre_C_Q)         0.118     2.823 r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/Q
                         net (fo=2, routed)           0.098     2.921    design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631[14]
    SLICE_X63Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.949 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3/O
                         net (fo=1, routed)           0.000     2.949    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3_n_2
    SLICE_X63Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.034 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.034    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1_n_2
    SLICE_X63Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.059 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.059    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1_n_2
    SLICE_X63Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.084 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.085    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1_n_2
    SLICE_X63Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.145 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.145    design_1_i/floydwarshall_0/U0/mat2_sum17_fu_2216_p2[25]
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.947     3.392    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[25]/C
                         clock pessimism             -0.389     3.003    
    SLICE_X63Y250        FDRE (Hold_fdre_C_D)         0.071     3.074    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.352ns (79.993%)  route 0.088ns (20.007%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.620     2.704    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X64Y247        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_fdre_C_Q)         0.100     2.804 r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/Q
                         net (fo=2, routed)           0.087     2.891    design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661[13]
    SLICE_X65Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.919 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4_n_2
    SLICE_X65Y247        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     3.033 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.033    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1_n_2
    SLICE_X65Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.058 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.058    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1_n_2
    SLICE_X65Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.083 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.084    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1_n_2
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.144 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.144    design_1_i/floydwarshall_0/U0/mat2_sum23_fu_2324_p2[25]
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.946     3.391    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[25]/C
                         clock pessimism             -0.389     3.002    
    SLICE_X65Y250        FDRE (Hold_fdre_C_D)         0.071     3.073    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.346ns (77.789%)  route 0.099ns (22.211%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.621     2.705    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X62Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y248        FDRE (Prop_fdre_C_Q)         0.118     2.823 r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/Q
                         net (fo=2, routed)           0.098     2.921    design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631[14]
    SLICE_X63Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.949 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3/O
                         net (fo=1, routed)           0.000     2.949    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3_n_2
    SLICE_X63Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.034 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.034    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1_n_2
    SLICE_X63Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.059 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.059    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1_n_2
    SLICE_X63Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.084 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.085    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1_n_2
    SLICE_X63Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.150 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.150    design_1_i/floydwarshall_0/U0/mat2_sum17_fu_2216_p2[27]
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.947     3.392    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]/C
                         clock pessimism             -0.389     3.003    
    SLICE_X63Y250        FDRE (Hold_fdre_C_D)         0.071     3.074    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.357ns (80.218%)  route 0.088ns (19.782%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.620     2.704    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X64Y247        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_fdre_C_Q)         0.100     2.804 r  design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661_reg[13]/Q
                         net (fo=2, routed)           0.087     2.891    design_1_i/floydwarshall_0/U0/mat_addr6_22_reg_5661[13]
    SLICE_X65Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.919 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004[15]_i_4_n_2
    SLICE_X65Y247        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     3.033 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.033    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[15]_i_1_n_2
    SLICE_X65Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.058 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.058    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[19]_i_1_n_2
    SLICE_X65Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.083 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.084    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[23]_i_1_n_2
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.149 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.149    design_1_i/floydwarshall_0/U0/mat2_sum23_fu_2324_p2[27]
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.946     3.391    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X65Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]/C
                         clock pessimism             -0.389     3.002    
    SLICE_X65Y250        FDRE (Hold_fdre_C_D)         0.071     3.073    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_23_reg_6004_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.347ns (77.839%)  route 0.099ns (22.161%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.621     2.705    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X62Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y248        FDRE (Prop_fdre_C_Q)         0.118     2.823 r  design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631_reg[14]/Q
                         net (fo=2, routed)           0.098     2.921    design_1_i/floydwarshall_0/U0/mat_addr6_16_reg_5631[14]
    SLICE_X63Y247        LUT2 (Prop_lut2_I0_O)        0.028     2.949 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3/O
                         net (fo=1, routed)           0.000     2.949    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968[15]_i_3_n_2
    SLICE_X63Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.034 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.034    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[15]_i_1_n_2
    SLICE_X63Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.059 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.059    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[19]_i_1_n_2
    SLICE_X63Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.084 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.085    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[23]_i_1_n_2
    SLICE_X63Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.110 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.110    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[27]_i_1_n_2
    SLICE_X63Y251        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.151 r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.151    design_1_i/floydwarshall_0/U0/mat2_sum17_fu_2216_p2[28]
    SLICE_X63Y251        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.947     3.392    design_1_i/floydwarshall_0/U0/ap_clk
    SLICE_X63Y251        FDRE                                         r  design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[28]/C
                         clock pessimism             -0.389     3.003    
    SLICE_X63Y251        FDRE (Hold_fdre_C_D)         0.071     3.074    design_1_i/floydwarshall_0/U0/AXI_LITE_addr_17_reg_5968_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.167       2.072      RAMB18_X1Y86     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.167       2.072      RAMB18_X1Y86     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.167       2.072      RAMB18_X0Y86     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.167       2.072      RAMB18_X0Y86     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB18_X2Y87     design_1_i/floydwarshall_0/U0/oldWeight_U/floydwarshall_oldWeight_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB18_X2Y87     design_1_i/floydwarshall_0/U0/oldWeight_U/floydwarshall_oldWeight_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB18_X2Y84     design_1_i/floydwarshall_0/U0/tempWeight_U/floydwarshall_oldWeight_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB18_X2Y84     design_1_i/floydwarshall_0/U0/tempWeight_U/floydwarshall_oldWeight_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X6Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X4Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_38/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X4Y235     design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_38/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y224    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y225    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X20Y225    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.302ns (12.094%)  route 2.195ns (87.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 9.268 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.070     8.223    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X11Y224        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.284     9.268    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y224        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
                         clock pessimism              0.572     9.840    
                         clock uncertainty           -0.074     9.766    
    SLICE_X11Y224        FDPE (Recov_fdpe_C_PRE)     -0.178     9.588    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.302ns (12.094%)  route 2.195ns (87.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 9.268 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.070     8.223    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X11Y224        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.284     9.268    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y224        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                         clock pessimism              0.572     9.840    
                         clock uncertainty           -0.074     9.766    
    SLICE_X11Y224        FDPE (Recov_fdpe_C_PRE)     -0.178     9.588    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.302ns (12.094%)  route 2.195ns (87.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 9.268 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.070     8.223    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X11Y224        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.284     9.268    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y224        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg/C
                         clock pessimism              0.572     9.840    
                         clock uncertainty           -0.074     9.766    
    SLICE_X11Y224        FDPE (Recov_fdpe_C_PRE)     -0.178     9.588    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.302ns (13.043%)  route 2.013ns (86.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 9.268 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.888     8.041    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X9Y224         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.284     9.268    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X9Y224         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.572     9.840    
                         clock uncertainty           -0.074     9.766    
    SLICE_X9Y224         FDPE (Recov_fdpe_C_PRE)     -0.178     9.588    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.302ns (13.043%)  route 2.013ns (86.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 9.268 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.888     8.041    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X9Y224         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.284     9.268    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X9Y224         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.572     9.840    
                         clock uncertainty           -0.074     9.766    
    SLICE_X9Y224         FDPE (Recov_fdpe_C_PRE)     -0.178     9.588    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.302ns (13.491%)  route 1.937ns (86.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 9.331 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.811     7.965    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X3Y233         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.347     9.331    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y233         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.572     9.903    
                         clock uncertainty           -0.074     9.829    
    SLICE_X3Y233         FDPE (Recov_fdpe_C_PRE)     -0.178     9.651    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.302ns (13.491%)  route 1.937ns (86.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 9.331 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.811     7.965    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X3Y233         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.347     9.331    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y233         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.572     9.903    
                         clock uncertainty           -0.074     9.829    
    SLICE_X3Y233         FDPE (Recov_fdpe_C_PRE)     -0.178     9.651    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.302ns (13.491%)  route 1.937ns (86.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 9.331 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.811     7.965    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X3Y233         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.347     9.331    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y233         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.572     9.903    
                         clock uncertainty           -0.074     9.829    
    SLICE_X3Y233         FDPE (Recov_fdpe_C_PRE)     -0.178     9.651    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.302ns (13.491%)  route 1.937ns (86.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 9.331 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.811     7.965    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X3Y233         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.347     9.331    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y233         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.572     9.903    
                         clock uncertainty           -0.074     9.829    
    SLICE_X3Y233         FDPE (Recov_fdpe_C_PRE)     -0.178     9.651    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.167ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.302ns (13.905%)  route 1.870ns (86.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 9.328 - 4.167 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.460     5.726    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X12Y218        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_fdre_C_Q)         0.259     5.985 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.125     7.110    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X8Y230         LUT1 (Prop_lut1_I0_O)        0.043     7.153 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.745     7.898    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X5Y232         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     5.825    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.898 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     7.901    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       1.344     9.328    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y232         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
                         clock pessimism              0.572     9.900    
                         clock uncertainty           -0.074     9.826    
    SLICE_X5Y232         FDPE (Recov_fdpe_C_PRE)     -0.178     9.648    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  1.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.272%)  route 0.099ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.655     2.739    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X10Y224        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y224        FDPE (Prop_fdpe_C_Q)         0.118     2.857 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.099     2.956    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X10Y223        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.879     3.324    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y223        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.573     2.751    
    SLICE_X10Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.701    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.272%)  route 0.099ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.655     2.739    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X10Y224        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y224        FDPE (Prop_fdpe_C_Q)         0.118     2.857 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.099     2.956    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X10Y223        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.879     3.324    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y223        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.573     2.751    
    SLICE_X10Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.701    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.687     2.771    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y226         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y226         FDPE (Prop_fdpe_C_Q)         0.118     2.889 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.100     2.989    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X2Y225         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.911     3.356    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y225         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.575     2.781    
    SLICE_X2Y225         FDCE (Remov_fdce_C_CLR)     -0.050     2.731    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.687     2.771    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y226         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y226         FDPE (Prop_fdpe_C_Q)         0.118     2.889 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.100     2.989    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X2Y225         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.911     3.356    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y225         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.575     2.781    
    SLICE_X2Y225         FDCE (Remov_fdce_C_CLR)     -0.050     2.731    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.383%)  route 0.095ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.684     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y225         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDPE (Prop_fdpe_C_Q)         0.118     2.886 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.095     2.981    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X7Y225         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.909     3.354    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y225         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.575     2.779    
    SLICE_X7Y225         FDCE (Remov_fdce_C_CLR)     -0.069     2.710    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.383%)  route 0.095ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.684     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y225         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDPE (Prop_fdpe_C_Q)         0.118     2.886 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.095     2.981    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X7Y225         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.909     3.354    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y225         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.575     2.779    
    SLICE_X7Y225         FDCE (Remov_fdce_C_CLR)     -0.069     2.710    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.383%)  route 0.095ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.684     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y225         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDPE (Prop_fdpe_C_Q)         0.118     2.886 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.095     2.981    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X7Y225         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.909     3.354    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y225         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.575     2.779    
    SLICE_X7Y225         FDCE (Remov_fdce_C_CLR)     -0.069     2.710    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.383%)  route 0.095ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.684     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y225         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDPE (Prop_fdpe_C_Q)         0.118     2.886 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.095     2.981    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X7Y225         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.909     3.354    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y225         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.575     2.779    
    SLICE_X7Y225         FDCE (Remov_fdce_C_CLR)     -0.069     2.710    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.383%)  route 0.095ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.684     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y225         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDPE (Prop_fdpe_C_Q)         0.118     2.886 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.095     2.981    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X7Y225         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.909     3.354    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y225         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.575     2.779    
    SLICE_X7Y225         FDPE (Remov_fdpe_C_PRE)     -0.072     2.707    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.887%)  route 0.143ns (61.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.660     2.744    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y219        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDPE (Prop_fdpe_C_Q)         0.091     2.835 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.143     2.978    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X12Y219        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11620, routed)       0.884     3.329    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y219        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.554     2.775    
    SLICE_X12Y219        FDPE (Remov_fdpe_C_PRE)     -0.090     2.685    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.293    





