ieeevarstd_logic_1164ieee.sym/std_logic_1164/prim.var
ieeesrcstd_logic_1164stdlogic.vhd
.varfull_adderproject2.sym/full_adder/prim.var
.srcfull_adderfull_adderb.vhd
