{"vcs1":{"timestamp_begin":1680192233.962383836, "rt":0.43, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680192231.842273530}
{"VCS_COMP_START_TIME": 1680192231.842273530}
{"VCS_COMP_END_TIME": 1680192234.944625718}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 321992}}
