# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/travelRight.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/ClockDivider.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sim_1/new/simgame.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
