quirks	,	V_5
data	,	V_6
BUG_ON	,	F_3
__iomem	,	T_2
gic_enable_quirks	,	F_4
GIC_DIST_CONFIG	,	V_17
writel_relaxed	,	F_9
gic_cpu_config	,	F_13
GIC_DIST_ACTIVE_CLEAR	,	V_27
GICD_INT_EN_CLR_PPI	,	V_29
sync_access	,	F_7
GIC_DIST_ENABLE_SET	,	V_31
oldval	,	V_15
IRQ_TYPE_EDGE_BOTH	,	V_19
gic_kvm_info	,	V_1
u32	,	T_1
gic_set_kvm_info	,	F_2
pr_warn	,	F_11
info	,	V_2
iidr	,	V_3
mask	,	V_8
val	,	V_14
ret	,	V_16
init	,	V_9
pr_info	,	F_5
gic_configure_irq	,	F_6
irq	,	V_10
WARN_ON	,	F_10
i	,	V_22
gic_irqs	,	V_21
IRQ_TYPE_LEVEL_MASK	,	V_18
"GIC: enabling workaround for %s\n"	,	L_1
"GIC: PPI%d is secure or misconfigured\n"	,	L_2
gic_get_kvm_info	,	F_1
EINVAL	,	V_20
GICD_INT_ACTLOW_LVLTRIG	,	V_23
GIC_DIST_PRI	,	V_25
GIC_DIST_ENABLE_CLEAR	,	V_28
readl_relaxed	,	F_8
GICD_INT_EN_CLR_X32	,	V_26
GICD_INT_DEF_PRI_X4	,	V_24
gic_quirk	,	V_4
confoff	,	V_13
GICD_INT_EN_SET_SGI	,	V_30
confmask	,	V_12
desc	,	V_7
base	,	V_11
gic_dist_config	,	F_12
