Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 13:10:11 2024
| Host         : LAPTOP-9VF0APCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQ_EXP_timing_summary_routed.rpt -pb MAQ_EXP_timing_summary_routed.pb -rpx MAQ_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQ_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     105         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (137)
5. checking no_input_delay (8)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: CLK_DIV/CLK_BUFFER_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/REFRESCO_ACTUAL_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/REFRESCO_ACTUAL_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYNC/SREG_2_PAGAR_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (137)
--------------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/CONTROL_SIG_reg[0][7]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGCTRL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 4.233ns (42.566%)  route 5.711ns (57.434%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  CONTROL/CONTROL_SIG_reg[0][7]__0/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CONTROL/CONTROL_SIG_reg[0][7]__0/Q
                         net (fo=6, routed)           0.975     1.394    CONTROL/CONTROL_SIG_reg[0][7]
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.296     1.690 r  CONTROL/DIGCTRL_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.736     6.426    DIGCTRL_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.943 r  DIGCTRL_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.943    DIGCTRL[7]
    K2                                                                r  DIGCTRL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CODE_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 4.487ns (47.464%)  route 4.967ns (52.536%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CODE_SIG_reg[0][1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/CODE_SIG_reg[0][1]/Q
                         net (fo=1, routed)           1.439     1.895    CONTROL/AUX8[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           0.814     2.833    CONTROL/AUX11[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.148     2.981 r  CONTROL/g0_b5/O
                         net (fo=1, routed)           2.714     5.695    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.759     9.454 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.454    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CODE_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.281ns (45.550%)  route 5.118ns (54.450%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CODE_SIG_reg[0][1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/CODE_SIG_reg[0][1]/Q
                         net (fo=1, routed)           1.439     1.895    CONTROL/AUX8[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           0.982     3.001    CONTROL/AUX11[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.124     3.125 r  CONTROL/g0_b6/O
                         net (fo=1, routed)           2.696     5.822    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.399 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.399    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CODE_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.453ns (48.193%)  route 4.787ns (51.807%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CODE_SIG_reg[0][1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/CODE_SIG_reg[0][1]/Q
                         net (fo=1, routed)           1.439     1.895    CONTROL/AUX8[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           0.579     2.598    CONTROL/AUX11[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.120     2.718 r  CONTROL/g0_b3/O
                         net (fo=1, routed)           2.770     5.487    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     9.241 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.241    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CODE_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.477ns (50.021%)  route 4.474ns (49.979%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CODE_SIG_reg[0][1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/CODE_SIG_reg[0][1]/Q
                         net (fo=1, routed)           1.439     1.895    CONTROL/AUX8[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           0.966     2.985    CONTROL/AUX11[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.152     3.137 r  CONTROL/g0_b0/O
                         net (fo=1, routed)           2.069     5.206    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     8.951 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.951    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CODE_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.197ns (47.247%)  route 4.686ns (52.753%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CODE_SIG_reg[0][1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/CODE_SIG_reg[0][1]/Q
                         net (fo=1, routed)           1.439     1.895    CONTROL/AUX8[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           0.814     2.833    CONTROL/AUX11[1]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.124     2.957 r  CONTROL/g0_b4/O
                         net (fo=1, routed)           2.433     5.390    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.883 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.883    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CODE_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.823ns  (logic 4.265ns (48.339%)  route 4.558ns (51.661%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CODE_SIG_reg[0][1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CONTROL/CODE_SIG_reg[0][1]/Q
                         net (fo=1, routed)           1.439     1.895    CONTROL/AUX8[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  CONTROL/g0_b0_i_2/O
                         net (fo=7, routed)           0.966     2.985    CONTROL/AUX11[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124     3.109 r  CONTROL/g0_b1/O
                         net (fo=1, routed)           2.153     5.262    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.823 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.823    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.392ns (53.046%)  route 3.888ns (46.954%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=22, routed)          1.047     1.565    MAQ_ESTADOS/Q[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.152     1.717 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.841     4.558    ESTADOS_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.280 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.280    REFRESCO_OUT
    H17                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DIGCTRL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 4.413ns (53.593%)  route 3.821ns (46.407%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=22, routed)          1.234     1.752    MAQ_ESTADOS/Q[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.153     1.905 r  MAQ_ESTADOS/DIGCTRL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.587     4.492    DIGCTRL_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.742     8.234 r  DIGCTRL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.234    DIGCTRL[0]
    H15                                                               r  DIGCTRL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DIGCTRL[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 4.194ns (50.999%)  route 4.030ns (49.001%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=22, routed)          1.158     1.676    MAQ_ESTADOS/Q[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     1.800 r  MAQ_ESTADOS/DIGCTRL_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.872     4.672    DIGCTRL_OBUF[4]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.224 r  DIGCTRL_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.224    DIGCTRL[4]
    J14                                                               r  DIGCTRL[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/CONTROL_SIG_reg[1][6]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/CONTROL_SIG_reg[1][0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  CONTROL/CONTROL_SIG_reg[1][6]__0/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/CONTROL_SIG_reg[1][6]__0/Q
                         net (fo=6, routed)           0.121     0.262    CONTROL/AUX9[15]
    SLICE_X1Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  CONTROL/CONTROL_SIG[1][0]__0_i_1/O
                         net (fo=1, routed)           0.000     0.307    CONTROL/CONTROL_SIG[1][0]__0_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  CONTROL/CONTROL_SIG_reg[1][0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/PREVIOUS_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.729%)  route 0.167ns (54.271%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[2]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           0.167     0.308    EDGE/PREVIOUS_DATA_reg[3]_1[2]
    SLICE_X5Y83          FDRE                                         r  EDGE/PREVIOUS_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.807%)  route 0.174ns (55.193%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[2]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[2]/Q
                         net (fo=1, routed)           0.174     0.315    SYNC/SREG_1_MONEDAS[2]
    SLICE_X1Y84          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_TIPO_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CTR/REFRESCO_ACTUAL_SIG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  SYNC/SREG_2_TIPO_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_TIPO_reg[0]/Q
                         net (fo=1, routed)           0.180     0.321    CTR/CODE_SIG_reg[1][3][0]
    SLICE_X1Y74          LDCE                                         r  CTR/REFRESCO_ACTUAL_SIG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[3]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[3]/Q
                         net (fo=1, routed)           0.182     0.323    SYNC/SREG_1_MONEDAS[3]
    SLICE_X4Y77          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CONTROL_SIG_reg[0][4]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/CONTROL_SIG_reg[0][5]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  CONTROL/CONTROL_SIG_reg[0][4]__0/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/CONTROL_SIG_reg[0][4]__0/Q
                         net (fo=6, routed)           0.143     0.284    CONTROL/CONTROL_SIG_reg[0][4]__0_0[0]
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.045     0.329 r  CONTROL/CONTROL_SIG[0][5]__0_i_1/O
                         net (fo=1, routed)           0.000     0.329    CONTROL/CONTROL_SIG[0][5]__0_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  CONTROL/CONTROL_SIG_reg[0][5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CONTROL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/CODE_SIG_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  CONTROL/CONTROL_SIG_reg[1][1]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/CONTROL_SIG_reg[1][1]/Q
                         net (fo=7, routed)           0.145     0.286    CONTROL/CONTROL_SIG_reg[1]_5[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  CONTROL/CODE_SIG[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    CONTROL/CODE_SIG[1][1]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  CONTROL/CODE_SIG_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CONTROL_SIG_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/CODE_SIG_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.226ns (67.998%)  route 0.106ns (32.002%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  CONTROL/CONTROL_SIG_reg[3][8]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  CONTROL/CONTROL_SIG_reg[3][8]/Q
                         net (fo=7, routed)           0.106     0.234    CONTROL/CONTROL_SIG_reg[3]_7[8]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.098     0.332 r  CONTROL/CODE_SIG[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    CONTROL/CODE_SIG[3]_3[2]
    SLICE_X0Y78          FDRE                                         r  CONTROL/CODE_SIG_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_TIPO_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_TIPO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.853%)  route 0.204ns (59.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  SYNC/SREG_1_TIPO_reg[0]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_TIPO_reg[0]/Q
                         net (fo=1, routed)           0.204     0.345    SYNC/SREG_1_TIPO[0]
    SLICE_X0Y70          FDRE                                         r  SYNC/SREG_2_TIPO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/CONTROL_SIG_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONTROL/CODE_SIG_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.542%)  route 0.161ns (46.458%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  CONTROL/CONTROL_SIG_reg[0][6]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONTROL/CONTROL_SIG_reg[0][6]/Q
                         net (fo=10, routed)          0.161     0.302    CONTROL/CONTROL_SIG_reg[0]_4[6]
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  CONTROL/CODE_SIG[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    CONTROL/CODE_SIG[0]_0[2]
    SLICE_X2Y65          FDRE                                         r  CONTROL/CODE_SIG_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





