Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Wed Feb 25 13:02:50 2015
| Host              : PCPSB375 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7vx690t-ffg1761
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.936        0.000                      0                22195        0.052        0.000                      0                22195        1.100        0.000                       0                  9684  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                 ------------         ----------      --------------
clk200                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clkfbout_trigger_clock_synth                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  cross_clk_trigger_clock_synth                                                                                                                                                       {0.000 50.000}       100.000         10.000          
  proc_clk_trigger_clock_synth                                                                                                                                                        {0.000 5.000}        10.000          100.000         
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                                                             {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                                                             {0.000 8.000}        16.000          62.500          
gt_clk                                                                                                                                                                                {0.000 4.000}        8.000           125.000         
  I                                                                                                                                                                                   {0.000 16.000}       32.000          31.250          
  clkfb                                                                                                                                                                               {0.000 4.000}        8.000           125.000         
proc_clk                                                                                                                                                                              {0.000 5.000}        10.000          100.000         
prog_clk                                                                                                                                                                              {0.000 3.200}        6.400           156.250         
  clk125_ub                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clkdiv_fb                                                                                                                                                                           {0.000 16.000}       32.000          31.250          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {0.000 6.400}        12.800          78.125          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200                                                                                                                                                                                      0.936        0.000                      0                  613        0.097        0.000                      0                  613        1.100        0.000                       0                   323  
  clkfbout_trigger_clock_synth                                                                                                                                                                                                                                                                                                          3.929        0.000                       0                     2  
  cross_clk_trigger_clock_synth                                                                                                                                                                                                                                                                                                        98.929        0.000                       0                     1  
  proc_clk_trigger_clock_synth                                                                                                                                                                                                                                                                                                          8.592        0.000                       0                     2  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                                                                                                                                                                            13.580        0.000                       0                     1  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                                             5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                             14.929        0.000                       0                     2  
  clkout0                                                                                                                                                                                   1.920        0.000                      0                 9225        0.054        0.000                      0                 9225        2.286        0.000                       0                  4153  
  clkout1                                                                                                                                                                                  13.413        0.000                      0                  164        0.138        0.000                      0                  164        7.600        0.000                       0                   134  
gt_clk                                                                                                                                                                                      5.315        0.000                      0                   71        0.161        0.000                      0                   71        2.000        0.000                       0                    89  
  I                                                                                                                                                                                        23.131        0.000                      0                 2920        0.084        0.000                      0                 2920       15.600        0.000                       0                  1272  
  clkfb                                                                                                                                                                                                                                                                                                                                 6.929        0.000                       0                     2  
proc_clk                                                                                                                                                                                    1.342        0.000                      0                 5841        0.073        0.000                      0                 5841        4.358        0.000                       0                  1698  
prog_clk                                                                                                                                                                                                                                                                                                                                1.700        0.000                       0                     1  
  clk125_ub                                                                                                                                                                                                                                                                                                                             6.591        0.000                       0                     3  
  clkdiv_fb                                                                                                                                                                                                                                                                                                                            30.929        0.000                       0                     2  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK       10.036        0.000                      0                 1561        0.090        0.000                      0                 1561        5.758        0.000                       0                   998  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         9.951        0.000                      0                 1561        0.052        0.000                      0                 1561        5.758        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             5.653        0.000                      0                   28        0.139        0.000                      0                   28  
clkout0       clkout1             5.992        0.000                      0                   24        0.140        0.000                      0                   24  
I             gt_clk              2.925        0.000                      0                    1        1.938        0.000                      0                    1  
gt_clk        I                   5.458        0.000                      0                    1        0.206        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                            From Clock                                                                                                                                                                            To Clock                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                            ----------                                                                                                                                                                            --------                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                     I                                                                                                                                                                                     I                                                                                                                                                                                          27.626        0.000                      0                   64        1.565        0.000                      0                   64  
**async_default**                                                                                                                                                                     clk200                                                                                                                                                                                clk200                                                                                                                                                                                      2.005        0.000                      0                   18        0.376        0.000                      0                   18  
**async_default**                                                                                                                                                                     clkout0                                                                                                                                                                               clkout0                                                                                                                                                                                     6.706        0.000                      0                   64        0.254        0.000                      0                   64  
**async_default**                                                                                                                                                                     proc_clk                                                                                                                                                                              proc_clk                                                                                                                                                                                    8.392        0.000                      0                   12        0.319        0.000                      0                   12  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK       11.378        0.000                      0                   14        0.324        0.000                      0                   14  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK        11.397        0.000                      0                   14        0.309        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.352ns (11.529%)  route 2.701ns (88.471%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 9.712 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.863     5.686    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y149       FDRE (Prop_fdre_C_Q)         0.223     5.909 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/Q
                         net (fo=2, routed)           0.860     6.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]
    SLICE_X219Y149       LUT6 (Prop_lut6_I2_O)        0.043     6.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.424     7.236    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_9
    SLICE_X219Y150       LUT6 (Prop_lut6_I4_O)        0.043     7.279 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.715     7.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X221Y157       LUT6 (Prop_lut6_I1_O)        0.043     8.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.702     8.739    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X216Y158       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.985     9.712    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.177     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X216Y158       FDRE (Setup_fdre_C_CE)      -0.178     9.676    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.352ns (11.529%)  route 2.701ns (88.471%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 9.712 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.863     5.686    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y149       FDRE (Prop_fdre_C_Q)         0.223     5.909 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/Q
                         net (fo=2, routed)           0.860     6.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]
    SLICE_X219Y149       LUT6 (Prop_lut6_I2_O)        0.043     6.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.424     7.236    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_9
    SLICE_X219Y150       LUT6 (Prop_lut6_I4_O)        0.043     7.279 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.715     7.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X221Y157       LUT6 (Prop_lut6_I1_O)        0.043     8.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.702     8.739    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X216Y158       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.985     9.712    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.177     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X216Y158       FDRE (Setup_fdre_C_CE)      -0.178     9.676    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X213Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X213Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X213Y164       FDRE (Setup_fdre_C_R)       -0.304     9.500    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X213Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X213Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X213Y164       FDRE (Setup_fdre_C_R)       -0.304     9.500    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X213Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X213Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X213Y164       FDRE (Setup_fdre_C_R)       -0.304     9.500    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X213Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X213Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X213Y164       FDRE (Setup_fdre_C_R)       -0.304     9.500    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X212Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X212Y164       FDRE (Setup_fdre_C_R)       -0.281     9.523    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X212Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X212Y164       FDRE (Setup_fdre_C_R)       -0.281     9.523    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X212Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X212Y164       FDRE (Setup_fdre_C_R)       -0.281     9.523    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.388ns (13.263%)  route 2.537ns (86.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.811     5.635    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     5.894 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/Q
                         net (fo=3, routed)           0.908     6.801    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
    SLICE_X212Y165       LUT6 (Prop_lut6_I4_O)        0.043     6.844 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.436     7.281    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_3
    SLICE_X211Y164       LUT6 (Prop_lut6_I1_O)        0.043     7.324 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.350     7.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X211Y164       LUT3 (Prop_lut3_I1_O)        0.043     7.717 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     8.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X212Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.935     9.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X212Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/C
                         clock pessimism              0.177     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X212Y164       FDRE (Setup_fdre_C_R)       -0.281     9.523    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.118ns (18.120%)  route 0.533ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.666     3.026    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y159       FDRE (Prop_fdre_C_Q)         0.118     3.144 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.533     3.677    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.280     3.717    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]/C
                         clock pessimism             -0.123     3.594    
    SLICE_X219Y157       FDRE (Hold_fdre_C_R)        -0.014     3.580    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.118ns (18.120%)  route 0.533ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.666     3.026    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y159       FDRE (Prop_fdre_C_Q)         0.118     3.144 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.533     3.677    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.280     3.717    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]/C
                         clock pessimism             -0.123     3.594    
    SLICE_X219Y157       FDRE (Hold_fdre_C_R)        -0.014     3.580    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.118ns (18.120%)  route 0.533ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.666     3.026    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y159       FDRE (Prop_fdre_C_Q)         0.118     3.144 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.533     3.677    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.280     3.717    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                         clock pessimism             -0.123     3.594    
    SLICE_X219Y157       FDRE (Hold_fdre_C_R)        -0.014     3.580    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.118ns (18.120%)  route 0.533ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.666     3.026    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y159       FDRE (Prop_fdre_C_Q)         0.118     3.144 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.533     3.677    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.280     3.717    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]/C
                         clock pessimism             -0.123     3.594    
    SLICE_X219Y157       FDRE (Hold_fdre_C_R)        -0.014     3.580    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.156ns (20.891%)  route 0.591ns (79.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.624     2.984    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y150       FDRE (Prop_fdre_C_Q)         0.100     3.084 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           0.230     3.313    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]
    SLICE_X214Y151       LUT6 (Prop_lut6_I4_O)        0.028     3.341 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_i_2/O
                         net (fo=1, routed)           0.361     3.702    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_time_out_1us_i_2
    SLICE_X214Y151       LUT6 (Prop_lut6_I0_O)        0.028     3.730 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_i_1/O
                         net (fo=1, routed)           0.000     3.730    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_time_out_1us_i_1
    SLICE_X214Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.252     3.690    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg/C
                         clock pessimism             -0.123     3.567    
    SLICE_X214Y151       FDRE (Hold_fdre_C_D)         0.060     3.627    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.688%)  route 0.581ns (85.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.618     2.977    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y158       FDSE (Prop_fdse_C_Q)         0.100     3.077 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=30, routed)          0.581     3.658    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_reset_time_out_reg
    SLICE_X215Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.252     3.690    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism             -0.123     3.567    
    SLICE_X215Y151       FDRE (Hold_fdre_C_R)        -0.014     3.553    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.688%)  route 0.581ns (85.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.618     2.977    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y158       FDSE (Prop_fdse_C_Q)         0.100     3.077 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=30, routed)          0.581     3.658    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_reset_time_out_reg
    SLICE_X215Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.252     3.690    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism             -0.123     3.567    
    SLICE_X215Y151       FDRE (Hold_fdre_C_R)        -0.014     3.553    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.688%)  route 0.581ns (85.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.618     2.977    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y158       FDSE (Prop_fdse_C_Q)         0.100     3.077 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=30, routed)          0.581     3.658    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_reset_time_out_reg
    SLICE_X215Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.252     3.690    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism             -0.123     3.567    
    SLICE_X215Y151       FDRE (Hold_fdre_C_R)        -0.014     3.553    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.688%)  route 0.581ns (85.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.618     2.977    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y158       FDSE (Prop_fdse_C_Q)         0.100     3.077 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=30, routed)          0.581     3.658    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_reset_time_out_reg
    SLICE_X215Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.252     3.690    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism             -0.123     3.567    
    SLICE_X215Y151       FDRE (Hold_fdre_C_R)        -0.014     3.553    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.146ns (21.215%)  route 0.542ns (78.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.666     3.026    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y159       FDRE (Prop_fdre_C_Q)         0.118     3.144 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.542     3.686    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X217Y157       LUT5 (Prop_lut5_I4_O)        0.028     3.714 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_i_1/O
                         net (fo=1, routed)           0.000     3.714    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_2ms_i_1
    SLICE_X217Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.233     3.670    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_reg/C
                         clock pessimism             -0.123     3.547    
    SLICE_X217Y157       FDRE (Hold_fdre_C_D)         0.060     3.607    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                          
Min Period        n/a     BUFG/I                        n/a            1.408     5.000   3.592   BUFGCTRL_X0Y18       slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/I                                                             
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK   n/a            1.408     5.000   3.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/QPLLLOCKDETCLK                                                                  
Min Period        n/a     GTHE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.408     5.000   3.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/CPLLLOCKDETCLK            
Min Period        n/a     MMCME2_ADV/CLKIN1             n/a            1.071     5.000   3.929   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                      
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                           
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                           
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X211Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[11]/C                            
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X211Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[13]/C                            
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X211Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[15]/C                            
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X211Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C                            
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                      
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                      
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                      
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C             
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C             
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C             
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X212Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C           
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X212Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C           
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X208Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X208Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X208Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                      
High Pulse Width  Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                      
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                           
High Pulse Width  Fast    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                           
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[1]/C                                                                           
High Pulse Width  Fast    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[1]/C                                                                           
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                           
High Pulse Width  Fast    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                           
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C                                                                           
High Pulse Width  Fast    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y170       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_trigger_clock_synth
  To Clock:  clkfbout_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_trigger_clock_synth
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   5.000   95.000   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  cross_clk_trigger_clock_synth
  To Clock:  cross_clk_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cross_clk_trigger_clock_synth
Waveform:           { 0 50 }
Period:             100.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                       
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     100.000  98.929   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  proc_clk_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proc_clk_trigger_clock_synth
Waveform:           { 0 5 }
Period:             10.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                       
Min Period  n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y16   slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/I          
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1  
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period  n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK  
Min Period        n/a     BUFG/I                  n/a            1.408     16.000  14.591  BUFGCTRL_X0Y7        eth/phy/inst/core_clocking_i/bufg_txoutclk/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     16.000  14.929  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   16.000  84.000   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.223ns (3.946%)  route 5.429ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.429    12.390    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X170Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X170Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][1]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X170Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.223ns (3.946%)  route 5.429ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.429    12.390    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X170Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X170Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][9]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X170Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][9]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][0]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][11]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][11]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][2]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][3]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][4]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][6]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][7]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.223ns (3.947%)  route 5.426ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.738ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.553     6.738    clocks/clk125
    SLICE_X170Y191                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDRE (Prop_fdre_C_Q)         0.223     6.961 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.426    12.387    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X171Y154       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.417    14.172    ipbus/udp_if/tx_transactor/clk125
    SLICE_X171Y154                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][8]/C
                         clock pessimism              0.518    14.690    
                         clock uncertainty           -0.077    14.613    
    SLICE_X171Y154       FDRE (Setup_fdre_C_R)       -0.304    14.309    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[3][8]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[37]__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.171%)  route 0.100ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.736     2.918    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X192Y176                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[37]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y176       FDRE (Prop_fdre_C_Q)         0.118     3.036 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[37]__1/Q
                         net (fo=2, routed)           0.100     3.136    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[37]__1
    SLICE_X192Y175       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.957     3.514    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X192Y175                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89/CLK
                         clock pessimism             -0.586     2.928    
    SLICE_X192Y175       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.082    ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[75]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[99]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.687     2.869    ipbus/udp_if/RARP_block/clk125
    SLICE_X171Y184                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y184       FDSE (Prop_fdse_C_Q)         0.100     2.969 r  ipbus/udp_if/RARP_block/data_buffer_reg[75]/Q
                         net (fo=1, routed)           0.134     3.103    ipbus/udp_if/RARP_block/data_buffer[75]
    SLICE_X172Y184       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[99]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.909     3.466    ipbus/udp_if/RARP_block/clk125
    SLICE_X172Y184                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[99]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/CLK
                         clock pessimism             -0.585     2.881    
    SLICE_X172Y184       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.035    ipbus/udp_if/RARP_block/data_buffer_reg[99]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[325]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.107ns (49.477%)  route 0.109ns (50.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.670     2.852    ipbus/udp_if/RARP_block/clk125
    SLICE_X166Y178                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y178       FDRE (Prop_fdre_C_Q)         0.107     2.959 r  ipbus/udp_if/RARP_block/data_buffer_reg[293]/Q
                         net (fo=1, routed)           0.109     3.068    ipbus/udp_if/RARP_block/data_buffer[293]
    SLICE_X164Y178       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[325]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.888     3.445    ipbus/udp_if/RARP_block/clk125
    SLICE_X164Y178                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[325]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
                         clock pessimism             -0.563     2.882    
    SLICE_X164Y178       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.998    ipbus/udp_if/RARP_block/data_buffer_reg[325]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[193]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[241]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.106%)  route 0.094ns (46.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.673     2.855    ipbus/udp_if/RARP_block/clk125
    SLICE_X164Y184                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y184       FDSE (Prop_fdse_C_Q)         0.107     2.962 r  ipbus/udp_if/RARP_block/data_buffer_reg[193]/Q
                         net (fo=1, routed)           0.094     3.056    ipbus/udp_if/RARP_block/data_buffer[193]
    SLICE_X164Y183       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[241]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.893     3.450    ipbus/udp_if/RARP_block/clk125
    SLICE_X164Y183                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[241]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK
                         clock pessimism             -0.584     2.866    
    SLICE_X164Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.984    ipbus/udp_if/RARP_block/data_buffer_reg[241]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.712     2.894    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X179Y181                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y181       FDRE (Prop_fdre_C_Q)         0.100     2.994 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[25]/Q
                         net (fo=1, routed)           0.094     3.088    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[25]
    SLICE_X180Y181       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.934     3.491    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X180Y181                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
                         clock pessimism             -0.585     2.906    
    SLICE_X180Y181       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     3.005    ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ping/shift_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ping/shift_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.704     2.886    ipbus/udp_if/ping/clk125
    SLICE_X175Y175                                                    r  ipbus/udp_if/ping/shift_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y175       FDRE (Prop_fdre_C_Q)         0.100     2.986 r  ipbus/udp_if/ping/shift_buf_reg[6]/Q
                         net (fo=1, routed)           0.055     3.041    ipbus/udp_if/ping/shift_buf[6]
    SLICE_X174Y175       LUT6 (Prop_lut6_I5_O)        0.028     3.069 r  ipbus/udp_if/ping/shift_buf[14]_i_1__1/O
                         net (fo=1, routed)           0.000     3.069    ipbus/udp_if/ping/p_1_in[14]
    SLICE_X174Y175       FDRE                                         r  ipbus/udp_if/ping/shift_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.925     3.482    ipbus/udp_if/ping/clk125
    SLICE_X174Y175                                                    r  ipbus/udp_if/ping/shift_buf_reg[14]/C
                         clock pessimism             -0.585     2.897    
    SLICE_X174Y175       FDRE (Hold_fdre_C_D)         0.087     2.984    ipbus/udp_if/ping/shift_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.749     2.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/drpclk_in
    SLICE_X221Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y178       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data_reg[3]/Q
                         net (fo=1, routed)           0.055     3.086    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data[3]
    SLICE_X220Y178       LUT4 (Prop_lut4_I3_O)        0.028     3.114 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000     3.114    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/n_0_rd_data[3]_i_1
    SLICE_X220Y178       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.972     3.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/drpclk_in
    SLICE_X220Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.587     2.942    
    SLICE_X220Y178       FDRE (Hold_fdre_C_D)         0.087     3.029    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/payload_len_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/int_data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.708     2.890    ipbus/udp_if/payload/clk125
    SLICE_X185Y173                                                    r  ipbus/udp_if/payload/payload_len_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y173       FDRE (Prop_fdre_C_Q)         0.100     2.990 r  ipbus/udp_if/payload/payload_len_reg[12]__0/Q
                         net (fo=1, routed)           0.055     3.045    ipbus/udp_if/payload/data0[4]
    SLICE_X184Y173       LUT5 (Prop_lut5_I3_O)        0.028     3.073 r  ipbus/udp_if/payload/int_data_int[4]_i_1/O
                         net (fo=1, routed)           0.000     3.073    ipbus/udp_if/payload/int_data_int[4]
    SLICE_X184Y173       FDRE                                         r  ipbus/udp_if/payload/int_data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.929     3.486    ipbus/udp_if/payload/clk125
    SLICE_X184Y173                                                    r  ipbus/udp_if/payload/int_data_int_reg[4]/C
                         clock pessimism             -0.585     2.901    
    SLICE_X184Y173       FDRE (Hold_fdre_C_D)         0.087     2.988    ipbus/udp_if/payload/int_data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/C_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/FROM_RX_CX_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.748     2.930    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/userclk2
    SLICE_X205Y163                                                    r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/C_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y163       FDRE (Prop_fdre_C_Q)         0.100     3.030 r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/C_REG3_reg/Q
                         net (fo=1, routed)           0.056     3.086    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/C_REG3
    SLICE_X204Y163       LUT6 (Prop_lut6_I5_O)        0.028     3.114 r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/FROM_RX_CX_i_1/O
                         net (fo=1, routed)           0.000     3.114    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/FROM_RX_CX0
    SLICE_X204Y163       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/FROM_RX_CX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.971     3.528    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/userclk2
    SLICE_X204Y163                                                    r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/FROM_RX_CX_reg/C
                         clock pessimism             -0.587     2.941    
    SLICE_X204Y163       FDRE (Hold_fdre_C_D)         0.087     3.028    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/FROM_RX_CX_reg
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.713     2.895    ipbus/udp_if/IPADDR/clk125
    SLICE_X175Y186                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y186       FDRE (Prop_fdre_C_Q)         0.100     2.995 r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]/Q
                         net (fo=1, routed)           0.056     3.051    ipbus/udp_if/IPADDR/My_IP_addr_int[29]
    SLICE_X174Y186       LUT5 (Prop_lut5_I2_O)        0.028     3.079 r  ipbus/udp_if/IPADDR/My_IP_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     3.079    ipbus/udp_if/IPADDR/n_0_My_IP_addr[29]_i_1
    SLICE_X174Y186       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.936     3.493    ipbus/udp_if/IPADDR/clk125
    SLICE_X174Y186                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/C
                         clock pessimism             -0.587     2.906    
    SLICE_X174Y186       FDRE (Hold_fdre_C_D)         0.087     2.993    ipbus/udp_if/IPADDR/My_IP_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/DRPCLK                                                                           
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/DRPCLK  
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/DRPCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X10Y34        ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839     8.000   6.161    RAMB36_X10Y34        ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y36        ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y36        ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y40        ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y37        ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y39        ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK                                                                                                                                      
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                  
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[0].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[1].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[2].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[3].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[4].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[5].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[6].SRL16E_inst/CLK                                                                                                                                         
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y169       ipbus/udp_if/IPADDR/pkt_mask_reg[9]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK                                                                                      
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y169       ipbus/udp_if/resend/pkt_mask_reg[9]_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK                                                                                      
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y169       ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK                                                                        
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[0].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[1].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[2].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[3].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[4].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[5].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       eth/mac/g_emacclientrxdp[6].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y167       eth/mac/g_emacclientrxdp[7].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y167       eth/mac/i_ce_rx_crc_dl/CLK                                                                                                                                                          
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[0]_srl4/CLK                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.345ns (15.003%)  route 1.955ns (84.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.803     9.152    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.345ns (15.003%)  route 1.955ns (84.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.803     9.152    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.345ns (15.003%)  route 1.955ns (84.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.803     9.152    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.345ns (15.003%)  route 1.955ns (84.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.803     9.152    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.345ns (15.560%)  route 1.872ns (84.440%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.721     9.069    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.345ns (15.560%)  route 1.872ns (84.440%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.721     9.069    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.345ns (15.560%)  route 1.872ns (84.440%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.721     9.069    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.345ns (15.560%)  route 1.872ns (84.440%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.721     9.069    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.662ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.345ns (16.830%)  route 1.705ns (83.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.553     8.902    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y153       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 13.662    

Slack (MET) :             13.662ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.345ns (16.830%)  route 1.705ns (83.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 22.282 - 16.000 ) 
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.667     6.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y154       FDRE (Prop_fdre_C_Q)         0.259     7.111 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.714     7.825    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X221Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.868 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.437     8.306    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X221Y152       LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.553     8.902    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X220Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.527    22.282    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.545    22.827    
                         clock uncertainty           -0.085    22.742    
    SLICE_X220Y153       FDRE (Setup_fdre_C_CE)      -0.178    22.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 13.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X216Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y162       FDPE (Prop_fdpe_C_Q)         0.107     3.045 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.054     3.099    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage1
    SLICE_X216Y162       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.980     3.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X216Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.599     2.938    
    SLICE_X216Y162       FDPE (Hold_fdpe_C_D)         0.023     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXPD[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.091ns (22.057%)  route 0.322ns (77.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/Q
                         net (fo=3, routed)           0.322     3.350    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/TXPD[0]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXPD[0])
                                                      0.092     3.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X215Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y160       FDPE (Prop_fdpe_C_Q)         0.091     3.030 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.082    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage1
    SLICE_X215Y160       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X215Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.600     2.939    
    SLICE_X215Y160       FDPE (Hold_fdpe_C_D)        -0.006     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.236%)  route 0.060ns (27.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.760     2.942    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X221Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y152       FDRE (Prop_fdre_C_Q)         0.091     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.060     3.093    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X221Y152       LUT6 (Prop_lut6_I5_O)        0.066     3.159 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.159    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_wait_bypass_i_1
    SLICE_X221Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.985     3.542    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X221Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.600     2.942    
    SLICE_X221Y152       FDRE (Hold_fdre_C_D)         0.060     3.002    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X215Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y160       FDPE (Prop_fdpe_C_Q)         0.091     3.030 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.125    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage5
    SLICE_X215Y161       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X215Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.586     2.953    
    SLICE_X215Y161       FDPE (Hold_fdpe_C_D)         0.011     2.964    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/I2
    SLICE_X212Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y159       FDRE (Prop_fdre_C_Q)         0.118     3.057 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.153    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X213Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X213Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.588     2.950    
    SLICE_X213Y159       FDRE (Hold_fdre_C_D)         0.040     2.990    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.550%)  route 0.153ns (60.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.760     2.942    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/I2
    SLICE_X219Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y152       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.153     3.195    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X221Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.985     3.542    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X221Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.563     2.979    
    SLICE_X221Y152       FDRE (Hold_fdre_C_D)         0.047     3.026    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[15]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.100ns (20.844%)  route 0.380ns (79.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.380     3.417    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[5]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.091ns (19.020%)  route 0.387ns (80.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y167       FDRE (Prop_fdre_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.387     3.413    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.563     3.140    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.094     3.234    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[3]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.091ns (18.972%)  route 0.389ns (81.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y168       FDRE (Prop_fdre_C_Q)         0.091     3.025 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.389     3.414    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[3]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.563     3.140    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.094     3.234    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2                     
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2                     
Min Period        n/a     BUFG/I                   n/a            1.408     16.000  14.591   BUFGCTRL_X0Y3        eth/phy/inst/core_clocking_i/bufg_userclk/I                                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X215Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X221Y152       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X220Y171       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C                                                             
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X219Y170       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C                                                          
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X208Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X208Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X208Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X208Y164       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X216Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C                                                      
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X220Y171       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C                                                             
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X219Y170       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C                                                          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X215Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X215Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C                 
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  



---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_eth_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.259ns (10.041%)  route 2.321ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 12.790 - 8.000 ) 
    Source Clock Delay      (SCD):    6.010ns
    Clock Pessimism Removal (CPR):    1.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.537     6.010    clocks/clk125_fr
    SLICE_X162Y199                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y199       FDRE (Prop_fdre_C_Q)         0.259     6.269 r  clocks/rst_reg/Q
                         net (fo=4, routed)           2.321     8.589    clocks/n_0_rst_reg
    SLICE_X169Y193       FDRE                                         r  clocks/rst_eth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.401    12.790    clocks/clk125_fr
    SLICE_X169Y193                                                    r  clocks/rst_eth_reg/C
                         clock pessimism              1.172    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X169Y193       FDRE (Setup_fdre_C_D)       -0.022    13.904    clocks/rst_eth_reg
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.259ns (14.537%)  route 1.523ns (85.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.221     5.694    clocks/clkdiv/clk125_fr
    SLICE_X128Y228                                                    r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y228       FDRE (Prop_fdre_C_Q)         0.259     5.953 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           1.523     7.475    clocks/clkdiv/p_0_in
    SLICE_X162Y200       FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.228    12.617    clocks/clkdiv/clk125_fr
    SLICE_X162Y200                                                    r  clocks/clkdiv/d17_reg/C
                         clock pessimism              1.170    13.787    
                         clock uncertainty           -0.035    13.751    
    SLICE_X162Y200       FDRE (Setup_fdre_C_D)       -0.002    13.749    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d28_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.259ns (17.273%)  route 1.240ns (82.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.224     5.697    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y230       FDRE (Prop_fdre_C_Q)         0.259     5.956 r  clocks/clkdiv/cnt_reg[27]/Q
                         net (fo=2, routed)           1.240     7.196    clocks/clkdiv/n_0_cnt_reg[27]
    SLICE_X100Y250       FDRE                                         r  clocks/clkdiv/d28_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X100Y250                                                    r  clocks/clkdiv/d28_reg/C
                         clock pessimism              1.084    13.565    
                         clock uncertainty           -0.035    13.529    
    SLICE_X100Y250       FDRE (Setup_fdre_C_D)       -0.002    13.527    clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.993ns (74.803%)  route 0.334ns (25.197%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.017 r  clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.017    clocks/clkdiv/n_6_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.978ns (74.515%)  route 0.334ns (25.485%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     7.002 r  clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.002    clocks/clkdiv/n_4_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.939ns (73.734%)  route 0.334ns (26.266%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.963 r  clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.963    clocks/clkdiv/n_6_cnt_reg[20]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.940ns (73.755%)  route 0.334ns (26.245%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.964 r  clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.964    clocks/clkdiv/n_5_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.936ns (73.672%)  route 0.334ns (26.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.960 r  clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.960    clocks/clkdiv/n_7_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.924ns (73.421%)  route 0.334ns (26.579%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     6.948 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.948    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.885ns (72.571%)  route 0.334ns (27.429%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.909 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.909    clocks/clkdiv/n_6_cnt_reg[16]_i_1
    SLICE_X128Y228       FDRE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.090    12.479    clocks/clkdiv/clk125_fr
    SLICE_X128Y228                                                    r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism              1.170    13.649    
                         clock uncertainty           -0.035    13.613    
    SLICE_X128Y228       FDRE (Setup_fdre_C_D)        0.076    13.689    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  6.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.118ns (25.332%)  route 0.348ns (74.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.624     1.993    clocks/clkdiv/clk125_fr
    SLICE_X162Y200                                                    r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y200       FDRE (Prop_fdre_C_Q)         0.118     2.111 r  clocks/clkdiv/d17_reg/Q
                         net (fo=4, routed)           0.348     2.459    clocks/d17
    SLICE_X162Y199       FDRE                                         r  clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.899     2.650    clocks/clk125_fr
    SLICE_X162Y199                                                    r  clocks/d17_d_reg/C
                         clock pessimism             -0.390     2.260    
    SLICE_X162Y199       FDRE (Hold_fdre_C_D)         0.038     2.298    clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y195       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y195       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y195       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.988     1.429    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y183       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.700 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.700    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y183       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.243     1.975    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.546     1.429    
    SLICE_X220Y183       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.528    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.983     1.424    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y178       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.695 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.695    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X216Y178       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.238     1.970    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.546     1.424    
    SLICE_X216Y178       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X216Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X216Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.758     2.127    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y158       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.398 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.398    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y158       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.983     2.734    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.607     2.127    
    SLICE_X220Y158       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.226    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.399 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X216Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X216Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.758     2.127    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y158       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.403 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.403    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X220Y158       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.983     2.734    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.607     2.127    
    SLICE_X220Y158       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.229    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y195       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.710 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.710    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X220Y195       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y195       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.536    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gt_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                    
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y5        eth/bufg_fr/I                                                                                                                                                                          
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y6        eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/I                                                                         
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408     8.000   6.592   IBUFDS_GTE2_X1Y7     eth/phy/inst/core_clocking_i/ibufds_gtrefclk/I                                                                                                                                         
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408     8.000   6.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/GTREFCLK0                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/GTREFCLK0                                                                           
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/GTREFCLK0  
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/GTREFCLK0   
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071     8.000   6.929   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X162Y199       clocks/d17_d_reg/C                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X162Y199       clocks/nuke_d_reg/C                                                                                                                                                                    
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       23.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.131ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.530ns (6.385%)  route 7.770ns (93.615%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.681ns = ( 40.681 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          1.197    14.840    ipbus/trans/sm/O7
    SLICE_X192Y199       LUT6 (Prop_lut6_I0_O)        0.136    14.976 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.576    16.552    ipbus/trans/sm/ack
    SLICE_X172Y187       LUT4 (Prop_lut4_I3_O)        0.043    16.595 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.106    16.700    ipbus/trans/iface/I3
    SLICE_X172Y187       LUT4 (Prop_lut4_I0_O)        0.043    16.743 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           2.038    18.781    ipbus/udp_if/ipbus_tx_ram/I17[0]
    RAMB36_X9Y35         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.357    40.681    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y35                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.325    
                         clock uncertainty           -0.085    42.240    
    RAMB36_X9Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.912    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.912    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                 23.131    

Slack (MET) :             23.278ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 0.950ns (12.083%)  route 6.912ns (87.917%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 40.686 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.071    16.481    ipbus/trans/sm/CO[0]
    SLICE_X177Y189       LUT6 (Prop_lut6_I5_O)        0.128    16.609 r  ipbus/trans/sm/ram_reg_2_i_10/O
                         net (fo=1, routed)           0.000    16.609    ipbus/trans/iface/tx_data[8]
    SLICE_X177Y189       MUXF7 (Prop_muxf7_I1_O)      0.108    16.717 r  ipbus/trans/iface/ram_reg_2_i_3/O
                         net (fo=1, routed)           1.626    18.343    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X9Y36         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.362    40.686    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y36                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.330    
                         clock uncertainty           -0.085    42.245    
    RAMB36_X9Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    41.621    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.621    
                         arrival time                         -18.343    
  -------------------------------------------------------------------
                         slack                                 23.278    

Slack (MET) :             23.285ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 0.950ns (12.093%)  route 6.906ns (87.907%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 40.686 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.171    16.581    ipbus/trans/sm/CO[0]
    SLICE_X175Y188       LUT6 (Prop_lut6_I5_O)        0.128    16.709 r  ipbus/trans/sm/ram_reg_2_i_8/O
                         net (fo=1, routed)           0.000    16.709    ipbus/trans/iface/tx_data[9]
    SLICE_X175Y188       MUXF7 (Prop_muxf7_I1_O)      0.108    16.817 r  ipbus/trans/iface/ram_reg_2_i_2/O
                         net (fo=1, routed)           1.520    18.336    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X9Y36         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.362    40.686    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y36                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.330    
                         clock uncertainty           -0.085    42.245    
    RAMB36_X9Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    41.621    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.621    
                         arrival time                         -18.336    
  -------------------------------------------------------------------
                         slack                                 23.285    

Slack (MET) :             23.393ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.950ns (12.262%)  route 6.798ns (87.738%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 40.686 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.001    16.411    ipbus/trans/sm/CO[0]
    SLICE_X177Y187       LUT6 (Prop_lut6_I5_O)        0.128    16.539 r  ipbus/trans/sm/ram_reg_2_i_12/O
                         net (fo=1, routed)           0.000    16.539    ipbus/trans/iface/tx_data[7]
    SLICE_X177Y187       MUXF7 (Prop_muxf7_I1_O)      0.108    16.647 r  ipbus/trans/iface/ram_reg_2_i_4/O
                         net (fo=1, routed)           1.582    18.228    ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X9Y36         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.362    40.686    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y36                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.330    
                         clock uncertainty           -0.085    42.245    
    RAMB36_X9Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.624    41.621    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.621    
                         arrival time                         -18.228    
  -------------------------------------------------------------------
                         slack                                 23.393    

Slack (MET) :             23.409ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.530ns (6.602%)  route 7.498ns (93.398%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 40.686 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          1.197    14.840    ipbus/trans/sm/O7
    SLICE_X192Y199       LUT6 (Prop_lut6_I0_O)        0.136    14.976 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.576    16.552    ipbus/trans/sm/ack
    SLICE_X172Y187       LUT4 (Prop_lut4_I3_O)        0.043    16.595 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.106    16.700    ipbus/trans/iface/I3
    SLICE_X172Y187       LUT4 (Prop_lut4_I0_O)        0.043    16.743 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.765    18.508    ipbus/udp_if/ipbus_tx_ram/I17[0]
    RAMB36_X9Y36         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.362    40.686    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y36                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.330    
                         clock uncertainty           -0.085    42.245    
    RAMB36_X9Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.917    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.917    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                 23.409    

Slack (MET) :             23.411ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.964ns (12.463%)  route 6.771ns (87.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.689ns = ( 40.689 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.193    16.603    ipbus/trans/sm/CO[0]
    SLICE_X177Y188       LUT6 (Prop_lut6_I5_O)        0.128    16.731 r  ipbus/trans/sm/ram_reg_3_i_6/O
                         net (fo=1, routed)           0.000    16.731    ipbus/trans/iface/tx_data[14]
    SLICE_X177Y188       MUXF7 (Prop_muxf7_I1_O)      0.122    16.853 r  ipbus/trans/iface/ram_reg_3_i_1/O
                         net (fo=1, routed)           1.363    18.216    ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X9Y37         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.365    40.689    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y37                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.644    42.333    
                         clock uncertainty           -0.085    42.248    
    RAMB36_X9Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.622    41.626    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         41.626    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                 23.411    

Slack (MET) :             23.446ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.964ns (12.521%)  route 6.735ns (87.479%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.689ns = ( 40.689 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.037    16.447    ipbus/trans/sm/CO[0]
    SLICE_X175Y188       LUT6 (Prop_lut6_I5_O)        0.128    16.575 r  ipbus/trans/sm/ram_reg_3_i_8/O
                         net (fo=1, routed)           0.000    16.575    ipbus/trans/iface/tx_data[13]
    SLICE_X175Y188       MUXF7 (Prop_muxf7_I1_O)      0.122    16.697 r  ipbus/trans/iface/ram_reg_3_i_2/O
                         net (fo=1, routed)           1.483    18.180    ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X9Y37         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.365    40.689    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y37                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.644    42.333    
                         clock uncertainty           -0.085    42.248    
    RAMB36_X9Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.622    41.626    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         41.626    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                 23.446    

Slack (MET) :             23.458ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 0.945ns (12.307%)  route 6.733ns (87.693%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.681ns = ( 40.681 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.084    16.494    ipbus/trans/sm/CO[0]
    SLICE_X180Y185       LUT6 (Prop_lut6_I5_O)        0.128    16.622 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.000    16.622    ipbus/trans/iface/tx_data[1]
    SLICE_X180Y185       MUXF7 (Prop_muxf7_I1_O)      0.103    16.725 r  ipbus/trans/iface/ram_reg_0_i_13/O
                         net (fo=1, routed)           1.434    18.159    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X9Y35         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.357    40.681    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y35                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.325    
                         clock uncertainty           -0.085    42.240    
    RAMB36_X9Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.623    41.617    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.617    
                         arrival time                         -18.159    
  -------------------------------------------------------------------
                         slack                                 23.458    

Slack (MET) :             23.475ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.530ns (6.654%)  route 7.435ns (93.346%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.689ns = ( 40.689 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          1.197    14.840    ipbus/trans/sm/O7
    SLICE_X192Y199       LUT6 (Prop_lut6_I0_O)        0.136    14.976 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.576    16.552    ipbus/trans/sm/ack
    SLICE_X172Y187       LUT4 (Prop_lut4_I3_O)        0.043    16.595 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.106    16.700    ipbus/trans/iface/I3
    SLICE_X172Y187       LUT4 (Prop_lut4_I0_O)        0.043    16.743 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.703    18.446    ipbus/udp_if/ipbus_tx_ram/I17[0]
    RAMB36_X9Y37         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.365    40.689    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y37                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.644    42.333    
                         clock uncertainty           -0.085    42.248    
    RAMB36_X9Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.920    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         41.920    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 23.475    

Slack (MET) :             23.479ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 0.964ns (12.579%)  route 6.699ns (87.421%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 40.686 - 32.000 ) 
    Source Clock Delay      (SCD):    10.481ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.600    10.481    ipbus/trans/sm/ipb_clk
    SLICE_X180Y188                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y188       FDRE (Prop_fdre_C_Q)         0.259    10.740 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=113, routed)         2.853    13.593    ipbus/trans/sm/Q[2]
    SLICE_X185Y198       LUT4 (Prop_lut4_I2_O)        0.049    13.642 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.362    14.004    ipbus/trans/sm/O7
    SLICE_X184Y198       LUT2 (Prop_lut2_I1_O)        0.136    14.140 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.140    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X184Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    14.410 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          2.006    16.416    ipbus/trans/sm/CO[0]
    SLICE_X177Y187       LUT6 (Prop_lut6_I5_O)        0.128    16.544 r  ipbus/trans/sm/ram_reg_2_i_6/O
                         net (fo=1, routed)           0.000    16.544    ipbus/trans/iface/tx_data[10]
    SLICE_X177Y187       MUXF7 (Prop_muxf7_I1_O)      0.122    16.666 r  ipbus/trans/iface/ram_reg_2_i_1/O
                         net (fo=1, routed)           1.478    18.144    ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X9Y36         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.362    40.686    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y36                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.330    
                         clock uncertainty           -0.085    42.245    
    RAMB36_X9Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.622    41.623    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 23.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.720     4.315    ipbus/trans/sm/ipb_clk
    SLICE_X181Y190                                                    r  ipbus/trans/sm/rmw_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y190       FDRE (Prop_fdre_C_Q)         0.100     4.415 r  ipbus/trans/sm/rmw_coeff_reg[14]/Q
                         net (fo=1, routed)           0.054     4.468    ipbus/trans/sm/rmw_coeff[14]
    SLICE_X180Y190       LUT5 (Prop_lut5_I4_O)        0.028     4.496 r  ipbus/trans/sm/rmw_result[14]_i_1/O
                         net (fo=1, routed)           0.000     4.496    ipbus/trans/sm/rmw_result_0[14]
    SLICE_X180Y190       FDRE                                         r  ipbus/trans/sm/rmw_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.944     5.283    ipbus/trans/sm/ipb_clk
    SLICE_X180Y190                                                    r  ipbus/trans/sm/rmw_result_reg[14]/C
                         clock pessimism             -0.957     4.326    
    SLICE_X180Y190       FDRE (Hold_fdre_C_D)         0.087     4.413    ipbus/trans/sm/rmw_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.413    
                         arrival time                           4.496    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.174%)  route 0.199ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.746     4.341    slaves/slave5/ipb_clk
    SLICE_X192Y186                                                    r  slaves/slave5/ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y186       FDRE (Prop_fdre_C_Q)         0.118     4.459 r  slaves/slave5/ptr_reg[8]/Q
                         net (fo=4, routed)           0.199     4.658    slaves/slave5/ptr_reg__0[8]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.003     5.341    slaves/slave5/ipb_clk
    RAMB36_X12Y37                                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.955     4.386    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     4.569    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.658    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.771%)  route 0.288ns (69.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.709     4.304    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X211Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y202       FDRE (Prop_fdre_C_Q)         0.100     4.404 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[6]/Q
                         net (fo=1, routed)           0.288     4.692    ipbus/trans/sm/I157[5]
    SLICE_X201Y198       LUT5 (Prop_lut5_I3_O)        0.028     4.720 r  ipbus/trans/sm/io_rd_data_reg[6]_i_1__3/O
                         net (fo=1, routed)           0.000     4.720    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/I94[6]
    SLICE_X201Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X201Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/C
                         clock pessimism             -0.752     4.565    
    SLICE_X201Y198       FDRE (Hold_fdre_C_D)         0.060     4.625    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.625    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.193%)  route 0.208ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.746     4.341    slaves/slave5/ipb_clk
    SLICE_X192Y186                                                    r  slaves/slave5/ptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y186       FDRE (Prop_fdre_C_Q)         0.118     4.459 r  slaves/slave5/ptr_reg[9]/Q
                         net (fo=3, routed)           0.208     4.667    slaves/slave5/ptr_reg__0[9]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.003     5.341    slaves/slave5/ipb_clk
    RAMB36_X12Y37                                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.955     4.386    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.569    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 slaves/slave2/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave2/ipbus_out_reg[ipb_rdata][9]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.144ns (31.104%)  route 0.319ns (68.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.699     4.294    slaves/slave2/ipb_clk
    SLICE_X192Y200                                                    r  slaves/slave2/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y200       FDRE (Prop_fdre_C_Q)         0.118     4.412 r  slaves/slave2/reg_reg[0][9]/Q
                         net (fo=1, routed)           0.319     4.731    slaves/slave2/n_0_reg_reg[0][9]
    SLICE_X192Y196       LUT3 (Prop_lut3_I2_O)        0.026     4.757 r  slaves/slave2/ipbus_out[ipb_rdata][9]_i_1/O
                         net (fo=1, routed)           0.000     4.757    slaves/slave2/n_0_ipbus_out[ipb_rdata][9]_i_1
    SLICE_X192Y196       FDRE                                         r  slaves/slave2/ipbus_out_reg[ipb_rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.975     5.314    slaves/slave2/ipb_clk
    SLICE_X192Y196                                                    r  slaves/slave2/ipbus_out_reg[ipb_rdata][9]/C
                         clock pessimism             -0.752     4.562    
    SLICE_X192Y196       FDRE (Hold_fdre_C_D)         0.096     4.658    slaves/slave2/ipbus_out_reg[ipb_rdata][9]
  -------------------------------------------------------------------
                         required time                         -4.658    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.796%)  route 0.212ns (64.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.746     4.341    slaves/slave5/ipb_clk
    SLICE_X192Y185                                                    r  slaves/slave5/ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y185       FDRE (Prop_fdre_C_Q)         0.118     4.459 r  slaves/slave5/ptr_reg[5]/Q
                         net (fo=4, routed)           0.212     4.670    slaves/slave5/ptr_reg__0[5]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.003     5.341    slaves/slave5/ipb_clk
    RAMB36_X12Y37                                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.955     4.386    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     4.569    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.723%)  route 0.212ns (64.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.746     4.341    slaves/slave5/ipb_clk
    SLICE_X192Y185                                                    r  slaves/slave5/ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y185       FDRE (Prop_fdre_C_Q)         0.118     4.459 r  slaves/slave5/ptr_reg[3]/Q
                         net (fo=6, routed)           0.212     4.671    slaves/slave5/ptr_reg__0[3]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.003     5.341    slaves/slave5/ipb_clk
    RAMB36_X12Y37                                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.955     4.386    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     4.569    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.671    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.692     4.287    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X173Y191                                                    r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y191       FDRE (Prop_fdre_C_Q)         0.100     4.387 r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/Q
                         net (fo=1, routed)           0.081     4.467    ipbus/udp_if/clock_crossing_if/req_send_buf[2]
    SLICE_X172Y191       LUT4 (Prop_lut4_I2_O)        0.028     4.495 r  ipbus/udp_if/clock_crossing_if/pkt_rdy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     4.495    ipbus/udp_if/clock_crossing_if/n_0_pkt_rdy_buf[0]_i_1
    SLICE_X172Y191       FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.916     5.255    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X172Y191                                                    r  ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/C
                         clock pessimism             -0.957     4.298    
    SLICE_X172Y191       FDRE (Hold_fdre_C_D)         0.087     4.385    ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.385    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave2/reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave2/ipbus_out_reg[ipb_rdata][0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.724     4.319    slaves/slave2/ipb_clk
    SLICE_X187Y198                                                    r  slaves/slave2/reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y198       FDRE (Prop_fdre_C_Q)         0.100     4.419 r  slaves/slave2/reg_reg[0][0]/Q
                         net (fo=1, routed)           0.081     4.499    slaves/slave2/n_0_reg_reg[0][0]
    SLICE_X186Y198       LUT3 (Prop_lut3_I2_O)        0.028     4.527 r  slaves/slave2/ipbus_out[ipb_rdata][0]_i_1/O
                         net (fo=1, routed)           0.000     4.527    slaves/slave2/n_0_ipbus_out[ipb_rdata][0]_i_1
    SLICE_X186Y198       FDRE                                         r  slaves/slave2/ipbus_out_reg[ipb_rdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.947     5.286    slaves/slave2/ipb_clk
    SLICE_X186Y198                                                    r  slaves/slave2/ipbus_out_reg[ipb_rdata][0]/C
                         clock pessimism             -0.956     4.330    
    SLICE_X186Y198       FDRE (Hold_fdre_C_D)         0.087     4.417    slaves/slave2/ipbus_out_reg[ipb_rdata][0]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.751     4.346    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X197Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y190       FDRE (Prop_fdre_C_Q)         0.100     4.446 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in1_reg[11]/Q
                         net (fo=1, routed)           0.081     4.526    ipbus/trans/sm/I154[11]
    SLICE_X196Y190       LUT6 (Prop_lut6_I4_O)        0.028     4.554 r  ipbus/trans/sm/io_rd_data_reg[11]_i_1__2/O
                         net (fo=1, routed)           0.000     4.554    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/I86[11]
    SLICE_X196Y190       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X196Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[11]/C
                         clock pessimism             -0.957     4.357    
    SLICE_X196Y190       FDRE (Hold_fdre_C_D)         0.087     4.444    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.444    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 16 }
Period:             32.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y36    ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y36    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y40    ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y37    ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y39    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y38    ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y40    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y39    ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X9Y35     ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y36    ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK              
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   32.000  181.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKOUT1                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y191   slaves/slave2/ipbus_out_reg[ipb_rdata][18]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y195   slaves/slave2/ipbus_out_reg[ipb_rdata][19]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y198   slaves/slave2/ipbus_out_reg[ipb_rdata][4]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y196   slaves/slave2/reg_reg[1][28]/C                             
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y196   slaves/slave2/reg_reg[1][3]/C                              
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X193Y200   slaves/slave6/trigger_top/IPB_IO_interface/state_reg[4]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X175Y193   ipbus/trans/iface/FSM_onehot_state_reg[2]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X174Y189   ipbus/trans/sm/words_done_reg[7]/C                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X162Y178   ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y180   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[0]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X192Y193   ipbus/trans/sm/rmw_input_reg[22]/C                         
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X192Y195   ipbus/trans/sm/rmw_input_reg[26]/C                         
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X192Y195   ipbus/trans/sm/rmw_input_reg[30]/C                         
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X173Y187   ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X173Y187   ipbus/udp_if/clock_crossing_if/req_send_buf_reg[1]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X162Y167   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X162Y167   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X162Y167   ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X162Y167   ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X192Y199   slaves/slave0/ack_reg/C                                    



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                   
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  proc_clk
  To Clock:  proc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 4.537ns (62.830%)  route 2.684ns (37.170%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.678     1.678    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/proc_clk
    RAMB36_X13Y34                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y34        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.478 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.913     5.391    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m05[14]
    DSP48_X15Y57         DSP48E1 (Prop_dsp48e1_A[25]_P[17])
                                                      2.737     8.128 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_51/P[17]
                         net (fo=31, routed)          0.771     8.899    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_51
    DSP48_X15Y54         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.687    11.687    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y54                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg/CLK
                         clock pessimism              0.015    11.702    
                         clock uncertainty           -0.066    11.636    
    DSP48_X15Y54         DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.395    10.241    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.537ns (63.158%)  route 2.647ns (36.842%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.826     8.868    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.537ns (63.158%)  route 2.647ns (36.842%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.826     8.868    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.537ns (63.158%)  route 2.647ns (36.842%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.826     8.868    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.537ns (63.158%)  route 2.647ns (36.842%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.826     8.868    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 4.537ns (63.277%)  route 2.633ns (36.723%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.813     8.855    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 4.537ns (63.300%)  route 2.630ns (36.700%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.810     8.852    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 4.537ns (63.300%)  route 2.630ns (36.700%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.810     8.852    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 4.537ns (63.363%)  route 2.623ns (36.637%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.685     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.485 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.820     5.305    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m04[14]
    DSP48_X16Y53         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737     8.042 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_41/P[17]
                         net (fo=31, routed)          0.803     8.845    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_41
    DSP48_X15Y53         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.684    11.684    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y53                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg/CLK
                         clock pessimism              0.015    11.699    
                         clock uncertainty           -0.066    11.633    
    DSP48_X15Y53         DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -1.395    10.238    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_4_reg
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 4.537ns (63.488%)  route 2.609ns (36.512%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.678     1.678    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/proc_clk
    RAMB36_X13Y34                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y34        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800     3.478 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.913     5.391    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m05[14]
    DSP48_X15Y57         DSP48E1 (Prop_dsp48e1_A[25]_P[17])
                                                      2.737     8.128 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_51/P[17]
                         net (fo=31, routed)          0.696     8.824    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_51
    DSP48_X15Y54         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.687    11.687    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X15Y54                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg/CLK
                         clock pessimism              0.015    11.702    
                         clock uncertainty           -0.066    11.636    
    DSP48_X15Y54         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.395    10.241    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_5_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/wr_add_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.226%)  route 0.201ns (66.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.684     0.684    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/proc_clk
    SLICE_X131Y140                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/wr_add_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y140       FDRE (Prop_fdre_C_Q)         0.100     0.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/wr_add_reg[5]/Q
                         net (fo=2, routed)           0.201     0.985    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/ADDRARDADDR[5]
    RAMB18_X8Y56         RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.956     0.956    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/proc_clk
    RAMB18_X8Y56                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/RAM_reg/CLKARDCLK
                         clock pessimism             -0.227     0.729    
    RAMB18_X8Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.912    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[3]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.706%)  route 0.105ns (51.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.698     0.698    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X151Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y145       FDRE (Prop_fdre_C_Q)         0.100     0.798 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[3]/Q
                         net (fo=1, routed)           0.105     0.903    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I2[3]
    SLICE_X152Y144       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[3]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.941     0.941    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y144                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[3]_srl6/CLK
                         clock pessimism             -0.208     0.733    
    SLICE_X152Y144       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.828    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[3]_srl6
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.548%)  route 0.110ns (52.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.698     0.698    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X151Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y145       FDRE (Prop_fdre_C_Q)         0.100     0.798 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[1]/Q
                         net (fo=1, routed)           0.110     0.908    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I2[1]
    SLICE_X152Y144       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.941     0.941    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y144                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6/CLK
                         clock pessimism             -0.208     0.733    
    SLICE_X152Y144       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.831    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/data_in_dly_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.348%)  route 0.146ns (61.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.695     0.695    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/proc_clk
    SLICE_X145Y147                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/data_in_dly_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y147       FDRE (Prop_fdre_C_Q)         0.091     0.786 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/data_in_dly_reg[30]/Q
                         net (fo=2, routed)           0.146     0.932    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/I1[30]
    RAMB18_X9Y58         RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.966     0.966    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/proc_clk
    RAMB18_X9Y58                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.228     0.738    
    RAMB18_X9Y58         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.117     0.855    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.687     0.687    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X133Y148                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y148       FDRE (Prop_fdre_C_Q)         0.100     0.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[12]__0/Q
                         net (fo=1, routed)           0.095     0.882    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_0_idelta_z_1_reg[12]__0
    SLICE_X132Y147       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.929     0.929    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X132Y147                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5/CLK
                         clock pessimism             -0.228     0.701    
    SLICE_X132Y147       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.803    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.470%)  route 0.106ns (51.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.698     0.698    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X151Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y145       FDRE (Prop_fdre_C_Q)         0.100     0.798 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[0]/Q
                         net (fo=1, routed)           0.106     0.904    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I2[0]
    SLICE_X152Y144       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.941     0.941    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y144                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[0]_srl6/CLK
                         clock pessimism             -0.208     0.733    
    SLICE_X152Y144       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.825    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/data_in_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.285%)  route 0.153ns (62.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.686     0.686    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/proc_clk
    SLICE_X131Y149                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/data_in_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDRE (Prop_fdre_C_Q)         0.091     0.777 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/data_in_dly_reg[4]/Q
                         net (fo=2, routed)           0.153     0.930    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/I1[4]
    RAMB18_X8Y58         RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.956     0.956    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/proc_clk
    RAMB18_X8Y58                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.227     0.729    
    RAMB18_X8Y58         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.119     0.848    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.686     0.686    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X133Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y145       FDRE (Prop_fdre_C_Q)         0.100     0.786 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[1]__0/Q
                         net (fo=1, routed)           0.096     0.882    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_0_idelta_z_1_reg[1]__0
    SLICE_X132Y146       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.928     0.928    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X132Y146                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/CLK
                         clock pessimism             -0.228     0.700    
    SLICE_X132Y146       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.798    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[2]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.706%)  route 0.105ns (51.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.698     0.698    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X151Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y145       FDRE (Prop_fdre_C_Q)         0.100     0.798 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[2]/Q
                         net (fo=1, routed)           0.105     0.903    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I2[2]
    SLICE_X152Y144       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[2]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.941     0.941    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y144                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[2]_srl6/CLK
                         clock pessimism             -0.208     0.733    
    SLICE_X152Y144       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.819    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[2]_srl6
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.647     0.647    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X151Y151                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y151       FDRE (Prop_fdre_C_Q)         0.100     0.747 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_4_reg[14]/Q
                         net (fo=1, routed)           0.056     0.803    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/n_0_iphi_proj_4_reg[14]
    SLICE_X150Y151       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.870     0.870    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X150Y151                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_5_reg[12]/C
                         clock pessimism             -0.212     0.658    
    SLICE_X150Y151       FDRE (Hold_fdre_C_D)         0.059     0.717    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_proj_5_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proc_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB36_X10Y29   slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB36_X10Y29   slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB18_X9Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB18_X9Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB18_X8Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB18_X8Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB18_X10Y56   slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB18_X10Y56   slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB18_X11Y56   slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB18_X11Y56   slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y147  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[11]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y147  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[12]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y147  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[13]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y147  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[14]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[5]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[6]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[7]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[8]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X134Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[9]_srl8/CLK          
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X132Y146  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[0]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     5.000   4.358  SLICE_X132Y147  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[10]_srl5/CLK           



---------------------------------------------------------------------------------------------------
From Clock:  prog_clk
  To Clock:  prog_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prog_clk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { prog_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin          
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     6.400   5.329   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform:           { 0 4 }
Period:             8.000
Sources:            { mcmm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin           
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591    BUFGCTRL_X0Y4    BUFG_inst/I   
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y4  mcmm/CLKOUT0  
Min Period  n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y224    ODDR_inst/C   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y4  mcmm/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv_fb
  To Clock:  clkdiv_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv_fb
Waveform:           { 0 16 }
Period:             32.000
Sources:            { mcmm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin            
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   32.000  68.000   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.129ns (49.183%)  route 1.167ns (50.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXDATA[10]
                         net (fo=4, routed)           1.167     6.205    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RXDATA[10]
    SLICE_X214Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.248 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r[13]_i_1/O
                         net (fo=1, routed)           0.000     6.248    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_word_aligned_data_r[13]_i_1
    SLICE_X214Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X214Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[13]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X214Y200       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.092ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.129ns (50.409%)  route 1.111ns (49.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[18])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXDATA[18]
                         net (fo=3, routed)           1.111     6.149    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/RXDATA[18]
    SLICE_X214Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.192 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/word_aligned_data_r[21]_i_1/O
                         net (fo=1, routed)           0.000     6.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I12[2]
    SLICE_X214Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X214Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[21]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X214Y200       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[21]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 10.092    

Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 1.129ns (52.955%)  route 1.003ns (47.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[13])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXDATA[13]
                         net (fo=4, routed)           1.003     6.042    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/RXDATA[13]
    SLICE_X217Y200       LUT6 (Prop_lut6_I0_O)        0.043     6.085 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/word_aligned_data_r[18]_i_1/O
                         net (fo=1, routed)           0.000     6.085    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I12[5]
    SLICE_X217Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X217Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X217Y200       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.201ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 1.172ns (55.023%)  route 0.958ns (44.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXCHARISK[3]
                         net (fo=5, routed)           0.684     5.723    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RXCHARISK[1]
    SLICE_X218Y201       LUT5 (Prop_lut5_I0_O)        0.043     5.766 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/left_align_select_r[0]_i_2/O
                         net (fo=2, routed)           0.274     6.040    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I1
    SLICE_X219Y201       LUT6 (Prop_lut6_I0_O)        0.043     6.083 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r[1]_i_1/O
                         net (fo=1, routed)           0.000     6.083    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_left_align_select_r[1]_i_1
    SLICE_X219Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X219Y201       FDRE (Setup_fdre_C_D)        0.033    16.284    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.284    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 10.201    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 1.172ns (55.153%)  route 0.953ns (44.847%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXCHARISK[3]
                         net (fo=5, routed)           0.684     5.723    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RXCHARISK[1]
    SLICE_X218Y201       LUT5 (Prop_lut5_I0_O)        0.043     5.766 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/left_align_select_r[0]_i_2/O
                         net (fo=2, routed)           0.269     6.035    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I1
    SLICE_X219Y201       LUT6 (Prop_lut6_I0_O)        0.043     6.078 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r[0]_i_1/O
                         net (fo=1, routed)           0.000     6.078    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_left_align_select_r[0]_i_1
    SLICE_X219Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X219Y201       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 1.129ns (52.352%)  route 1.028ns (47.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXDATA[12]
                         net (fo=4, routed)           1.028     6.066    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/RXDATA[12]
    SLICE_X216Y200       LUT6 (Prop_lut6_I0_O)        0.043     6.109 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/word_aligned_data_r[19]_i_1/O
                         net (fo=1, routed)           0.000     6.109    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I12[4]
    SLICE_X216Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X216Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[19]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X216Y200       FDRE (Setup_fdre_C_D)        0.066    16.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[19]
  -------------------------------------------------------------------
                         required time                         16.317    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.129ns (54.233%)  route 0.953ns (45.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[20])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXDATA[20]
                         net (fo=3, routed)           0.953     5.992    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/RXDATA[20]
    SLICE_X219Y200       LUT6 (Prop_lut6_I0_O)        0.043     6.035 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/word_aligned_data_r[27]_i_1/O
                         net (fo=1, routed)           0.000     6.035    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I11[4]
    SLICE_X219Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[27]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X219Y200       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[27]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.800ns (74.849%)  route 0.605ns (25.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X13Y78                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X13Y78        RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.605     6.215    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[15]
    SLICE_X210Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X210Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X210Y195       FDRE (Setup_fdre_C_D)       -0.010    16.485    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         16.485    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.270ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.129ns (54.769%)  route 0.932ns (45.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[26])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXDATA[26]
                         net (fo=2, routed)           0.932     5.971    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/RXDATA[26]
    SLICE_X219Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.014 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/word_aligned_data_r[29]_i_1/O
                         net (fo=1, routed)           0.000     6.014    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I11[2]
    SLICE_X219Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[29]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X219Y200       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[29]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.274ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.800ns (74.659%)  route 0.611ns (25.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 16.294 - 12.800 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.692     3.809    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y38        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      1.800     5.609 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           0.611     6.220    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[31]
    SLICE_X210Y193       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.524    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X210Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                         clock pessimism              0.235    16.529    
                         clock uncertainty           -0.035    16.494    
    SLICE_X210Y193       FDRE (Setup_fdre_C_D)        0.000    16.494    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         16.494    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                 10.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_ecp_d_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.382%)  route 0.167ns (56.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.760     1.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y199       FDRE (Prop_fdre_C_Q)         0.100     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/Q
                         net (fo=4, routed)           0.167     1.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/O12[0]
    SLICE_X214Y200       LUT4 (Prop_lut4_I3_O)        0.028     1.982 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_ecp_d_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_rx_ecp_d_r[1]_i_1
    SLICE_X214Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_ecp_d_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X214Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_ecp_d_r_reg[1]/C
                         clock pessimism             -0.099     1.832    
    SLICE_X214Y200       FDRE (Hold_fdre_C_D)         0.060     1.892    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_ecp_d_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.283%)  route 0.191ns (67.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X207Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y192       FDCE (Prop_fdce_C_Q)         0.091     1.773 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.191     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[4]
    RAMB36_X13Y38        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.009     2.027    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.726    
    RAMB36_X13Y38        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.147     1.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.706     1.633    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/user_clk
    SLICE_X211Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y204       FDRE (Prop_fdre_C_Q)         0.100     1.733 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.796    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r[2]
    SLICE_X210Y204       LUT3 (Prop_lut3_I0_O)        0.028     1.824 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_i_1/O
                         net (fo=1, routed)           0.000     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/n_0_rx_cc_extend_r2_i_1
    SLICE_X210Y204       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.910     1.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/user_clk
    SLICE_X210Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg/C
                         clock pessimism             -0.284     1.644    
    SLICE_X210Y204       FDRE (Hold_fdre_C_D)         0.087     1.731    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.700     1.627    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X207Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y213       FDRE (Prop_fdre_C_Q)         0.100     1.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.790    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r[2]
    SLICE_X206Y213       LUT3 (Prop_lut3_I0_O)        0.028     1.818 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.818    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/n_0_GTRXRESET_OUT_i_1
    SLICE_X206Y213       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X206Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/C
                         clock pessimism             -0.283     1.638    
    SLICE_X206Y213       FDRE (Hold_fdre_C_D)         0.087     1.725    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.319%)  route 0.200ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X207Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y191       FDCE (Prop_fdce_C_Q)         0.091     1.773 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.200     1.973    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[1]
    RAMB36_X13Y38        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.009     2.027    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.726    
    RAMB36_X13Y38        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.147     1.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X218Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y201       FDRE (Prop_fdre_C_Q)         0.100     1.735 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[22]/Q
                         net (fo=1, routed)           0.052     1.787    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_previous_cycle_data_r_reg[22]
    SLICE_X219Y201       LUT6 (Prop_lut6_I1_O)        0.028     1.815 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_word_aligned_data_r[1]_i_1
    SLICE_X219Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[1]/C
                         clock pessimism             -0.285     1.646    
    SLICE_X219Y201       FDRE (Hold_fdre_C_D)         0.061     1.707    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/RX_REM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.703     1.630    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/user_clk
    SLICE_X207Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/RX_REM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y209       FDRE (Prop_fdre_C_Q)         0.100     1.730 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/RX_REM_reg[0]/Q
                         net (fo=1, routed)           0.055     1.785    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/n_6_sideband_output_i
    SLICE_X207Y209       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.907     1.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X207Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_reg[0]/C
                         clock pessimism             -0.295     1.630    
    SLICE_X207Y209       FDRE (Hold_fdre_C_D)         0.047     1.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y195       FDRE (Prop_fdre_C_Q)         0.100     1.783 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/Q
                         net (fo=1, routed)           0.055     1.838    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/storage_pad_r
    SLICE_X207Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg[0]/C
                         clock pessimism             -0.315     1.683    
    SLICE_X207Y195       FDRE (Hold_fdre_C_D)         0.047     1.730    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X217Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y194       FDRE (Prop_fdre_C_Q)         0.100     1.786 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i/Q
                         net (fo=1, routed)           0.055     1.841    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/I9[2]
    SLICE_X217Y194       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.984     2.002    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X217Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[1]/C
                         clock pessimism             -0.316     1.686    
    SLICE_X217Y194       FDRE (Hold_fdre_C_D)         0.047     1.733    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X215Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y193       FDRE (Prop_fdre_C_Q)         0.100     1.786 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/Q
                         net (fo=1, routed)           0.055     1.841    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/I9[1]
    SLICE_X215Y193       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.984     2.002    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X215Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[2]/C
                         clock pessimism             -0.316     1.686    
    SLICE_X215Y193       FDRE (Hold_fdre_C_D)         0.047     1.733    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                                                                                                                                                                                                        
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     12.800  10.380  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y82        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y40        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y78        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y38        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     12.800  11.392  BUFGCTRL_X0Y1        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                          
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.371ns (14.483%)  route 2.191ns (85.517%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 16.286 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y180       FDRE (Prop_fdre_C_Q)         0.204     3.976 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=25, routed)          0.797     4.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X212Y177       LUT3 (Prop_lut3_I0_O)        0.124     4.897 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.749     5.646    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X215Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.689 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.645     6.334    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X215Y179       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516    16.286    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/C
                         clock pessimism              0.235    16.521    
                         clock uncertainty           -0.035    16.486    
    SLICE_X215Y179       FDRE (Setup_fdre_C_CE)      -0.201    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.371ns (14.483%)  route 2.191ns (85.517%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 16.286 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y180       FDRE (Prop_fdre_C_Q)         0.204     3.976 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=25, routed)          0.797     4.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X212Y177       LUT3 (Prop_lut3_I0_O)        0.124     4.897 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.749     5.646    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X215Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.689 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.645     6.334    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X215Y179       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516    16.286    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]/C
                         clock pessimism              0.235    16.521    
                         clock uncertainty           -0.035    16.486    
    SLICE_X215Y179       FDRE (Setup_fdre_C_CE)      -0.201    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.371ns (14.483%)  route 2.191ns (85.517%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 16.286 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y180       FDRE (Prop_fdre_C_Q)         0.204     3.976 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=25, routed)          0.797     4.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X212Y177       LUT3 (Prop_lut3_I0_O)        0.124     4.897 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.749     5.646    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X215Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.689 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.645     6.334    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X215Y179       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516    16.286    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/C
                         clock pessimism              0.235    16.521    
                         clock uncertainty           -0.035    16.486    
    SLICE_X215Y179       FDRE (Setup_fdre_C_CE)      -0.201    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.345ns (14.645%)  route 2.011ns (85.355%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 16.322 - 12.800 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.665     3.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y190       FDSE (Prop_fdse_C_Q)         0.259     4.041 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/Q
                         net (fo=1, routed)           0.378     4.419    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X212Y187       LUT1 (Prop_lut1_I0_O)        0.043     4.462 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/m_axi_rx_tvalid_INST_0/O
                         net (fo=2, routed)           0.727     5.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X205Y183       LUT2 (Prop_lut2_I0_O)        0.043     5.232 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=38, routed)          0.905     6.138    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X14Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.552    16.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X14Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.235    16.557    
                         clock uncertainty           -0.035    16.521    
    RAMB36_X14Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    16.193    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.193    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.065ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.371ns (14.987%)  route 2.104ns (85.013%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 16.286 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y180       FDRE (Prop_fdre_C_Q)         0.204     3.976 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=25, routed)          0.797     4.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X212Y177       LUT3 (Prop_lut3_I0_O)        0.124     4.897 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.749     5.646    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X215Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.689 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.559     6.247    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X217Y179       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516    16.286    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X217Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/C
                         clock pessimism              0.263    16.549    
                         clock uncertainty           -0.035    16.514    
    SLICE_X217Y179       FDRE (Setup_fdre_C_CE)      -0.201    16.313    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         16.313    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 10.065    

Slack (MET) :             10.078ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.371ns (15.124%)  route 2.082ns (84.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 16.281 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y180       FDRE (Prop_fdre_C_Q)         0.204     3.976 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=25, routed)          0.797     4.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X212Y177       LUT3 (Prop_lut3_I0_O)        0.124     4.897 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.816     5.712    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X210Y181       LUT6 (Prop_lut6_I2_O)        0.043     5.755 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[7]_i_1/O
                         net (fo=8, routed)           0.470     6.225    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[7]_i_1
    SLICE_X208Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511    16.281    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X208Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[1]/C
                         clock pessimism              0.235    16.516    
                         clock uncertainty           -0.035    16.481    
    SLICE_X208Y177       FDRE (Setup_fdre_C_CE)      -0.178    16.303    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 10.078    

Slack (MET) :             10.078ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.371ns (15.124%)  route 2.082ns (84.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 16.281 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y180       FDRE (Prop_fdre_C_Q)         0.204     3.976 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=25, routed)          0.797     4.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X212Y177       LUT3 (Prop_lut3_I0_O)        0.124     4.897 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.816     5.712    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X210Y181       LUT6 (Prop_lut6_I2_O)        0.043     5.755 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[7]_i_1/O
                         net (fo=8, routed)           0.470     6.225    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[7]_i_1
    SLICE_X208Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511    16.281    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X208Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[7]/C
                         clock pessimism              0.235    16.516    
                         clock uncertainty           -0.035    16.481    
    SLICE_X208Y177       FDRE (Setup_fdre_C_CE)      -0.178    16.303    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 10.078    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.345ns (15.427%)  route 1.891ns (84.573%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 16.322 - 12.800 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.665     3.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y190       FDSE (Prop_fdse_C_Q)         0.259     4.041 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/Q
                         net (fo=1, routed)           0.378     4.419    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X212Y187       LUT1 (Prop_lut1_I0_O)        0.043     4.462 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/m_axi_rx_tvalid_INST_0/O
                         net (fo=2, routed)           0.727     5.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X205Y183       LUT2 (Prop_lut2_I0_O)        0.043     5.232 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=38, routed)          0.786     6.018    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X14Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.552    16.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X14Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.235    16.557    
                         clock uncertainty           -0.035    16.521    
    RAMB36_X14Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    16.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 10.099    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.345ns (15.427%)  route 1.891ns (84.573%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 16.322 - 12.800 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.665     3.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y190       FDSE (Prop_fdse_C_Q)         0.259     4.041 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/Q
                         net (fo=1, routed)           0.378     4.419    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X212Y187       LUT1 (Prop_lut1_I0_O)        0.043     4.462 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/m_axi_rx_tvalid_INST_0/O
                         net (fo=2, routed)           0.727     5.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X205Y183       LUT2 (Prop_lut2_I0_O)        0.043     5.232 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=38, routed)          0.786     6.018    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X14Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.552    16.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X14Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.235    16.557    
                         clock uncertainty           -0.035    16.521    
    RAMB36_X14Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404    16.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 10.099    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.345ns (15.427%)  route 1.891ns (84.573%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 16.322 - 12.800 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.665     3.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y190       FDSE (Prop_fdse_C_Q)         0.259     4.041 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg/Q
                         net (fo=1, routed)           0.378     4.419    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X212Y187       LUT1 (Prop_lut1_I0_O)        0.043     4.462 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/m_axi_rx_tvalid_INST_0/O
                         net (fo=2, routed)           0.727     5.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X205Y183       LUT2 (Prop_lut2_I0_O)        0.043     5.232 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=38, routed)          0.786     6.018    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X14Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.552    16.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X14Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.235    16.557    
                         clock uncertainty           -0.035    16.521    
    RAMB36_X14Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.404    16.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 10.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.917%)  route 0.107ns (54.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.751     1.678    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/sync_clk
    SLICE_X195Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y199       FDRE (Prop_fdre_C_Q)         0.091     1.769 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[14]/Q
                         net (fo=1, routed)           0.107     1.876    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/n_0_count_24d_srl_r_reg[14]
    SLICE_X195Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/sync_clk
    SLICE_X195Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[15]/C
                         clock pessimism             -0.099     1.822    
    SLICE_X195Y200       FDRE (Hold_fdre_C_D)         0.002     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.336%)  route 0.142ns (58.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/sync_clk
    SLICE_X198Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y199       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[9]/Q
                         net (fo=1, routed)           0.142     1.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/n_0_count_16d_srl_r_reg[9]
    SLICE_X198Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.904     1.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/sync_clk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[10]/C
                         clock pessimism             -0.099     1.823    
    SLICE_X198Y200       FDRE (Hold_fdre_C_D)         0.040     1.863    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_16d_srl_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_flop_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.764%)  route 0.165ns (58.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.751     1.678    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/sync_clk
    SLICE_X196Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_flop_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y199       FDRE (Prop_fdre_C_Q)         0.118     1.796 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_flop_r_reg/Q
                         net (fo=2, routed)           0.165     1.961    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_flop_r
    SLICE_X196Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/sync_clk
    SLICE_X196Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[0]/C
                         clock pessimism             -0.099     1.822    
    SLICE_X196Y200       FDRE (Hold_fdre_C_D)         0.059     1.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_24d_srl_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X209Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y176       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[19]/Q
                         net (fo=1, routed)           0.055     1.826    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/n_0_tx_pe_data_r_reg[19]
    SLICE_X208Y176       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X208Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[19]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X208Y176       FDRE (Hold_fdre_C_D)         0.059     1.741    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.741     1.668    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X205Y172                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y172       FDRE (Prop_fdre_C_Q)         0.100     1.768 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r[2]
    SLICE_X204Y172       LUT3 (Prop_lut3_I0_O)        0.028     1.859 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.859    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/n_0_GTRXRESET_OUT_i_1
    SLICE_X204Y172       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.963     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X204Y172                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/C
                         clock pessimism             -0.302     1.679    
    SLICE_X204Y172       FDRE (Hold_fdre_C_D)         0.087     1.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/soft_err_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/user_clk
    SLICE_X221Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/soft_err_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y182       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/soft_err_r_reg[2]/Q
                         net (fo=2, routed)           0.065     1.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/n_0_soft_err_r_reg[2]
    SLICE_X220Y182       LUT2 (Prop_lut2_I1_O)        0.028     1.873 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/n_0_SOFT_ERR[1]_i_1
    SLICE_X220Y182       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.976     1.994    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/user_clk
    SLICE_X220Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]/C
                         clock pessimism             -0.303     1.691    
    SLICE_X220Y182       FDRE (Hold_fdre_C_D)         0.087     1.778    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.906%)  route 0.104ns (51.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X217Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y185       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[14]/Q
                         net (fo=9, routed)           0.104     1.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O11[1]
    SLICE_X216Y186       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/CLK
                         clock pessimism             -0.302     1.695    
    SLICE_X216Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.789    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.914%)  route 0.113ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X219Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y185       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[30]/Q
                         net (fo=7, routed)           0.113     1.895    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O9[1]
    SLICE_X216Y185       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3/CLK
                         clock pessimism             -0.302     1.695    
    SLICE_X216Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.789    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.100ns (54.786%)  route 0.083ns (45.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X205Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y180       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[9]/Q
                         net (fo=1, routed)           0.083     1.854    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/n_0_tx_pe_data_r_reg[9]
    SLICE_X204Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X204Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[9]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X204Y180       FDRE (Hold_fdre_C_D)         0.064     1.746    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/GEN_PAD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_pad_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.933%)  route 0.104ns (51.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/GEN_PAD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y180       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/GEN_PAD_reg[0]/Q
                         net (fo=1, routed)           0.104     1.879    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/I5[1]
    SLICE_X208Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_pad_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X208Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_pad_r_reg[0]/C
                         clock pessimism             -0.279     1.710    
    SLICE_X208Y180       FDRE (Hold_fdre_C_D)         0.059     1.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_pad_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     12.800  10.380  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y74        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB36_X14Y37        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y72        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y35        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     12.800  11.392  BUFGCTRL_X0Y2        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 1.086ns (62.352%)  route 0.656ns (37.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.276 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.656     8.752    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X210Y163       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.521    14.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X210Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.307    14.583    
                         clock uncertainty           -0.205    14.378    
    SLICE_X210Y163       FDRE (Setup_fdre_C_D)        0.026    14.404    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 1.086ns (69.636%)  route 0.474ns (30.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.276 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[1])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[1]
                         net (fo=1, routed)           0.474     8.569    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[1]
    SLICE_X218Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.521    14.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/C
                         clock pessimism              0.307    14.583    
                         clock uncertainty           -0.205    14.378    
    SLICE_X218Y164       FDRE (Setup_fdre_C_D)       -0.022    14.356    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.223ns (15.407%)  route 1.224ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y169       FDRE (Prop_fdre_C_Q)         0.223     7.063 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.224     8.287    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.019    14.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.223ns (16.133%)  route 1.159ns (83.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     6.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y168       FDRE (Prop_fdre_C_Q)         0.223     7.064 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.159     8.223    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.031    14.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.236ns (17.821%)  route 1.088ns (82.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.236     7.073 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.088     8.161    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y169       FDRE (Setup_fdre_C_D)       -0.088    14.286    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.259ns (18.147%)  route 1.168ns (81.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.839ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.654     6.839    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X212Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y168       FDRE (Prop_fdre_C_Q)         0.259     7.098 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.168     8.266    eth/phy/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X212Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X212Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X212Y167       FDRE (Setup_fdre_C_D)        0.020    14.394    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.877%)  route 1.182ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y169       FDRE (Prop_fdre_C_Q)         0.223     7.063 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.182     8.245    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X216Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X216Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X216Y169       FDRE (Setup_fdre_C_D)        0.000    14.374    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.223ns (15.990%)  route 1.172ns (84.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.839ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.654     6.839    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y170       FDRE (Prop_fdre_C_Q)         0.223     7.062 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.172     8.234    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X218Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.518    14.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.307    14.580    
                         clock uncertainty           -0.205    14.375    
    SLICE_X218Y167       FDRE (Setup_fdre_C_D)       -0.010    14.365    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.223ns (16.219%)  route 1.152ns (83.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.839ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.654     6.839    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y170       FDRE (Prop_fdre_C_Q)         0.223     7.062 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.152     8.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.019    14.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.204ns (15.681%)  route 1.097ns (84.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.839ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.654     6.839    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y170       FDRE (Prop_fdre_C_Q)         0.204     7.043 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.097     8.140    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y169       FDRE (Setup_fdre_C_D)       -0.091    14.283    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.275%)  route 0.565ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.118     3.051 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.565     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X219Y169       FDRE (Hold_fdre_C_D)         0.047     3.477    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.118ns (17.292%)  route 0.564ns (82.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.118     3.051 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.564     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X219Y169       FDRE (Hold_fdre_C_D)         0.044     3.474    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.711%)  route 0.580ns (85.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y170       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.580     3.612    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X216Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X216Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X216Y169       FDRE (Hold_fdre_C_D)         0.040     3.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.518%)  route 0.589ns (85.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y170       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.589     3.621    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X218Y168       FDRE (Hold_fdre_C_D)         0.047     3.478    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.100ns (14.802%)  route 0.576ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y169       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.576     3.609    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X218Y168       FDRE (Hold_fdre_C_D)         0.032     3.463    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.118ns (17.391%)  route 0.561ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.561     3.610    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X219Y169       FDRE (Hold_fdre_C_D)         0.033     3.463    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.118ns (17.152%)  route 0.570ns (82.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X216Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y164       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.570     3.625    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_0_txbufstatus_reg_reg[1]
    SLICE_X214Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.979     3.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X214Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.306     3.230    
                         clock uncertainty            0.205     3.435    
    SLICE_X214Y164       FDRE (Hold_fdre_C_D)         0.040     3.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.100ns (14.153%)  route 0.607ns (85.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y169       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.607     3.640    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X216Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X216Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X216Y169       FDRE (Hold_fdre_C_D)         0.059     3.489    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.313%)  route 0.599ns (85.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y170       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.599     3.631    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X218Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X218Y167       FDRE (Hold_fdre_C_D)         0.047     3.479    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.561%)  route 0.587ns (85.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.587     3.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X218Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X218Y167       FDRE (Hold_fdre_C_D)         0.038     3.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.442ns  (logic 0.204ns (14.142%)  route 1.238ns (85.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 22.273 - 16.000 ) 
    Source Clock Delay      (SCD):    6.842ns = ( 14.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.657    14.842    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y167       FDRE (Prop_fdre_C_Q)         0.204    15.046 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.238    16.284    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.518    22.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.307    22.580    
                         clock uncertainty           -0.205    22.375    
    SLICE_X219Y167       FDRE (Setup_fdre_C_D)       -0.099    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.428ns  (logic 0.223ns (15.620%)  route 1.205ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.205    16.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X218Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X218Y165       FDRE (Setup_fdre_C_D)       -0.019    22.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         22.358    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.428ns  (logic 0.223ns (15.620%)  route 1.205ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           1.205    16.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.010    22.368    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.404ns  (logic 0.223ns (15.882%)  route 1.181ns (84.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.181    16.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.031    22.346    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.321ns  (logic 0.204ns (15.448%)  route 1.117ns (84.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.204    15.048 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.117    16.165    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X219Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X219Y166       FDRE (Setup_fdre_C_D)       -0.100    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.409ns  (logic 0.223ns (15.827%)  route 1.186ns (84.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 22.272 - 16.000 ) 
    Source Clock Delay      (SCD):    6.841ns = ( 14.841 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.656    14.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y168       FDRE (Prop_fdre_C_Q)         0.223    15.064 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.186    16.250    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.517    22.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.307    22.579    
                         clock uncertainty           -0.205    22.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.010    22.364    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.387ns  (logic 0.223ns (16.072%)  route 1.164ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.164    16.231    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X218Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X218Y165       FDRE (Setup_fdre_C_D)       -0.022    22.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.355    
                         arrival time                         -16.231    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.297ns  (logic 0.204ns (15.732%)  route 1.093ns (84.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.204    15.048 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.093    16.141    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.102    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -16.141    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.376ns  (logic 0.223ns (16.206%)  route 1.153ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 22.272 - 16.000 ) 
    Source Clock Delay      (SCD):    6.841ns = ( 14.841 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.656    14.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y168       FDRE (Prop_fdre_C_Q)         0.223    15.064 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.153    16.217    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.517    22.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.307    22.579    
                         clock uncertainty           -0.205    22.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.019    22.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.355    
                         arrival time                         -16.217    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.369ns  (logic 0.223ns (16.283%)  route 1.146ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.146    16.212    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X219Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X219Y166       FDRE (Setup_fdre_C_D)       -0.022    22.354    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.354    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                  6.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.118ns (17.495%)  route 0.556ns (82.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X216Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y165       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.556     3.611    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.038     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.091ns (14.054%)  route 0.557ns (85.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y167       FDRE (Prop_fdre_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.557     3.583    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X219Y167       FDRE (Hold_fdre_C_D)         0.011     3.443    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.652%)  route 0.582ns (85.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.582     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X219Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.306     3.228    
                         clock uncertainty            0.205     3.433    
    SLICE_X219Y166       FDRE (Hold_fdre_C_D)         0.040     3.473    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.555%)  route 0.587ns (85.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.587     3.624    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X218Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X218Y165       FDRE (Hold_fdre_C_D)         0.041     3.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.742%)  route 0.578ns (85.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y164       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           0.578     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.032     3.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.118ns (17.209%)  route 0.568ns (82.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X216Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y165       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.568     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X218Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X218Y165       FDRE (Hold_fdre_C_D)         0.038     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.091ns (13.954%)  route 0.561ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.561     3.589    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X219Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.306     3.228    
                         clock uncertainty            0.205     3.433    
    SLICE_X219Y166       FDRE (Hold_fdre_C_D)         0.005     3.438    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.408%)  route 0.594ns (85.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y168       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.594     3.628    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.041     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.100ns (14.264%)  route 0.601ns (85.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.601     3.636    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X219Y167       FDRE (Hold_fdre_C_D)         0.047     3.479    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.091ns (13.497%)  route 0.583ns (86.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y167       FDRE (Prop_fdre_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.583     3.609    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X219Y167       FDRE (Hold_fdre_C_D)         0.013     3.445    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.270ns (62.713%)  route 0.161ns (37.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 12.787 - 8.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y199                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.223    10.643 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.161    10.803    clocks/clkdiv/nuke_i
    SLICE_X162Y199       LUT4 (Prop_lut4_I0_O)        0.047    10.850 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000    10.850    clocks/n_2_clkdiv
    SLICE_X162Y199       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.398    12.787    clocks/clk125_fr
    SLICE_X162Y199                                                    r  clocks/nuke_d_reg/C
                         clock pessimism              1.084    13.871    
                         clock uncertainty           -0.182    13.689    
    SLICE_X162Y199       FDRE (Setup_fdre_C_D)        0.086    13.775    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  2.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.678     4.273    clocks/ipb_clk
    SLICE_X163Y199                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.100     4.373 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.081     4.453    clocks/clkdiv/nuke_i
    SLICE_X162Y199       LUT4 (Prop_lut4_I0_O)        0.030     4.483 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     4.483    clocks/n_2_clkdiv
    SLICE_X162Y199       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.899     2.650    clocks/clk125_fr
    SLICE_X162Y199                                                    r  clocks/nuke_d_reg/C
                         clock pessimism             -0.382     2.268    
                         clock uncertainty            0.182     2.450    
    SLICE_X162Y199       FDRE (Hold_fdre_C_D)         0.096     2.546    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  1.938    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - gt_clk rise@24.000ns)
  Data Path Delay:        4.370ns  (logic 0.147ns (3.364%)  route 4.223ns (96.636%))
  Logic Levels:           0  
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 36.272 - 32.000 ) 
    Source Clock Delay      (SCD):    2.650ns = ( 26.650 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)    24.000    24.000 r  
    AK8                                               0.000    24.000 r  gt_clkp
                         net (fo=0)                   0.000    24.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732    24.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989    25.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    25.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.899    26.650    clocks/clk125_fr
    SLICE_X162Y199                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y199       FDRE (Prop_fdre_C_Q)         0.147    26.797 r  clocks/rst_reg/Q
                         net (fo=4, routed)           4.223    31.020    clocks/n_0_rst_reg
    SLICE_X163Y196       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441    32.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902    33.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    33.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915    34.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    34.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235    35.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    35.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677    36.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism              0.382    36.654    
                         clock uncertainty           -0.182    36.472    
    SLICE_X163Y196       FDRE (Setup_fdre_C_D)        0.006    36.478    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -31.020    
  -------------------------------------------------------------------
                         slack                                  5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.206ns (4.083%)  route 4.839ns (95.917%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.420ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888     3.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.398     4.787    clocks/clk125_fr
    SLICE_X162Y199                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y199       FDRE (Prop_fdre_C_Q)         0.206     4.993 r  clocks/rst_reg/Q
                         net (fo=4, routed)           4.839     9.832    clocks/n_0_rst_reg
    SLICE_X163Y196       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism             -1.084     9.336    
                         clock uncertainty            0.182     9.518    
    SLICE_X163Y196       FDRE (Hold_fdre_C_D)         0.108     9.626    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -9.626    
                         arrival time                           9.832    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       27.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.626ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[13]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.223ns (5.382%)  route 3.920ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.920    14.563    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X205Y188       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X205Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[13]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X205Y188       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[13]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                 27.626    

Slack (MET) :             27.626ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[16]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.223ns (5.382%)  route 3.920ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.920    14.563    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X205Y188       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X205Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[16]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X205Y188       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[16]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                 27.626    

Slack (MET) :             27.626ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[20]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.223ns (5.382%)  route 3.920ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.920    14.563    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X205Y188       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X205Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[20]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X205Y188       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[20]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                 27.626    

Slack (MET) :             27.626ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.223ns (5.382%)  route 3.920ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.920    14.563    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X205Y188       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X205Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X205Y188       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                 27.626    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.223ns (5.499%)  route 3.833ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.833    14.475    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y187       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y187       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 27.714    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[14]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.223ns (5.499%)  route 3.833ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.833    14.475    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y187       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[14]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y187       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[14]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 27.714    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[17]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.223ns (5.499%)  route 3.833ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.833    14.475    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y187       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[17]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y187       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[17]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 27.714    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[22]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.223ns (5.499%)  route 3.833ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.833    14.475    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y187       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[22]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y187       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[22]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 27.714    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[25]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.223ns (5.499%)  route 3.833ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.833    14.475    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y187       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[25]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y187       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[25]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 27.714    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[28]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.223ns (5.499%)  route 3.833ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.420ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.539    10.420    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    10.643 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         3.833    14.475    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y187       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1270, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[28]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y187       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[28]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 27.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.100ns (6.228%)  route 1.506ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.506     5.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y192       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/C
                         clock pessimism             -0.932     4.382    
    SLICE_X197Y192       FDCE (Remov_fdce_C_CLR)     -0.069     4.313    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[29]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.100ns (6.228%)  route 1.506ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.506     5.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y192       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[29]/C
                         clock pessimism             -0.932     4.382    
    SLICE_X197Y192       FDCE (Remov_fdce_C_CLR)     -0.069     4.313    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[31]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.100ns (6.228%)  route 1.506ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.506     5.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y192       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[31]/C
                         clock pessimism             -0.932     4.382    
    SLICE_X197Y192       FDCE (Remov_fdce_C_CLR)     -0.069     4.313    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[24]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.100ns (6.151%)  route 1.526ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.526     5.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y195       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[24]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X197Y195       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.100ns (6.151%)  route 1.526ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.526     5.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y195       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X197Y195       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.100ns (6.151%)  route 1.526ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.526     5.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y195       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X197Y195       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.100ns (5.908%)  route 1.593ns (94.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.593     5.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X199Y196       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.977     5.316    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X199Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]/C
                         clock pessimism             -0.932     4.384    
    SLICE_X199Y196       FDCE (Remov_fdce_C_CLR)     -0.069     4.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           5.964    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[11]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.100ns (5.609%)  route 1.683ns (94.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.683     6.054    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X200Y198       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[11]/C
                         clock pessimism             -0.932     4.385    
    SLICE_X200Y198       FDCE (Remov_fdce_C_CLR)     -0.050     4.335    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           6.054    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.100ns (5.609%)  route 1.683ns (94.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.683     6.054    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X200Y198       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]/C
                         clock pessimism             -0.932     4.385    
    SLICE_X200Y198       FDCE (Remov_fdce_C_CLR)     -0.050     4.335    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           6.054    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.100ns (5.609%)  route 1.683ns (94.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.677     4.272    clocks/ipb_clk
    SLICE_X163Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     4.372 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         1.683     6.054    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X200Y198       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1270, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]/C
                         clock pessimism             -0.932     4.385    
    SLICE_X200Y198       FDCE (Remov_fdce_C_CLR)     -0.050     4.335    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           6.054    
  -------------------------------------------------------------------
                         slack                                  1.720    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.259ns (10.498%)  route 2.208ns (89.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.208     7.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X213Y141       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.040     9.768    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y141                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.177     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X213Y141       FDCE (Recov_fdce_C_CLR)     -0.212     9.697    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.259ns (10.498%)  route 2.208ns (89.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.208     7.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X213Y141       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.040     9.768    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y141                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.177     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X213Y141       FDCE (Recov_fdce_C_CLR)     -0.212     9.697    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.259ns (10.498%)  route 2.208ns (89.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.208     7.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y141       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.040     9.768    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y141                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.177     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X212Y141       FDCE (Recov_fdce_C_CLR)     -0.187     9.722    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.259ns (10.890%)  route 2.119ns (89.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 9.733 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.119     7.603    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X213Y142       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.006     9.733    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y142                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.177     9.910    
                         clock uncertainty           -0.035     9.875    
    SLICE_X213Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.663    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.259ns (10.498%)  route 2.208ns (89.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.208     7.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y141       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.040     9.768    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y141                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.177     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X212Y141       FDCE (Recov_fdce_C_CLR)     -0.154     9.755    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.259ns (10.498%)  route 2.208ns (89.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.208     7.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y141       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.040     9.768    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y141                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.177     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X212Y141       FDCE (Recov_fdce_C_CLR)     -0.154     9.755    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.259ns (10.498%)  route 2.208ns (89.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.208     7.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y141       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.040     9.768    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y141                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.177     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X212Y141       FDCE (Recov_fdce_C_CLR)     -0.154     9.755    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.259ns (10.890%)  route 2.119ns (89.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 9.733 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.119     7.603    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y142       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.006     9.733    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y142                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.177     9.910    
                         clock uncertainty           -0.035     9.875    
    SLICE_X212Y142       FDCE (Recov_fdce_C_CLR)     -0.187     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.688    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.259ns (10.890%)  route 2.119ns (89.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 9.733 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.119     7.603    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y142       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.006     9.733    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y142                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.177     9.910    
                         clock uncertainty           -0.035     9.875    
    SLICE_X212Y142       FDCE (Recov_fdce_C_CLR)     -0.154     9.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.259ns (10.909%)  route 2.115ns (89.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 9.822 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.402     5.225    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.259     5.484 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          2.115     7.599    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.095     9.822    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.268    10.090    
                         clock uncertainty           -0.035    10.055    
    SLICE_X221Y155       FDCE (Recov_fdce_C_CLR)     -0.212     9.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.843    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  2.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.118ns (10.102%)  route 1.050ns (89.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.050     3.908    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.287     3.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.601    
    SLICE_X221Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.118ns (10.102%)  route 1.050ns (89.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.050     3.908    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.287     3.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.123     3.601    
    SLICE_X221Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.118ns (10.102%)  route 1.050ns (89.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.050     3.908    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.287     3.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.123     3.601    
    SLICE_X221Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.118ns (10.102%)  route 1.050ns (89.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.050     3.908    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.287     3.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.123     3.601    
    SLICE_X221Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.118ns (9.006%)  route 1.192ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.661ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.192     4.050    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X220Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.223     3.661    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.182     3.479    
    SLICE_X220Y155       FDCE (Remov_fdce_C_CLR)     -0.050     3.429    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.118ns (8.765%)  route 1.228ns (91.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.228     4.086    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y142       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.149     3.586    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y142                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.463    
    SLICE_X212Y142       FDCE (Remov_fdce_C_CLR)     -0.050     3.413    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.118ns (8.765%)  route 1.228ns (91.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.228     4.086    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y142       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.149     3.586    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y142                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.123     3.463    
    SLICE_X212Y142       FDCE (Remov_fdce_C_CLR)     -0.050     3.413    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.118ns (9.006%)  route 1.192ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.192     4.050    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.181     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.182     3.436    
    SLICE_X221Y155       FDCE (Remov_fdce_C_CLR)     -0.069     3.367    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.118ns (9.006%)  route 1.192ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.192     4.050    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.181     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.182     3.436    
    SLICE_X221Y155       FDCE (Remov_fdce_C_CLR)     -0.069     3.367    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.118ns (9.006%)  route 1.192ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.381     2.740    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y170                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y170       FDPE (Prop_fdpe_C_Q)         0.118     2.858 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.192     4.050    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X221Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.181     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.182     3.436    
    SLICE_X221Y155       FDCE (Remov_fdce_C_CLR)     -0.069     3.367    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.683    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.223ns (23.080%)  route 0.743ns (76.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 14.274 - 8.000 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.646     6.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X207Y173                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y173       FDRE (Prop_fdre_C_Q)         0.223     7.054 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.743     7.797    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X211Y165       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.519    14.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X211Y165                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.518    14.792    
                         clock uncertainty           -0.077    14.715    
    SLICE_X211Y165       FDCE (Recov_fdce_C_CLR)     -0.212    14.503    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.223ns (23.080%)  route 0.743ns (76.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 14.274 - 8.000 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.646     6.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X207Y173                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y173       FDRE (Prop_fdre_C_Q)         0.223     7.054 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.743     7.797    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X210Y165       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.519    14.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X210Y165                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.518    14.792    
                         clock uncertainty           -0.077    14.715    
    SLICE_X210Y165       FDCE (Recov_fdce_C_CLR)     -0.187    14.528    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.223ns (23.080%)  route 0.743ns (76.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 14.274 - 8.000 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.646     6.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X207Y173                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y173       FDRE (Prop_fdre_C_Q)         0.223     7.054 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.743     7.797    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X210Y165       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.519    14.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X210Y165                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.518    14.792    
                         clock uncertainty           -0.077    14.715    
    SLICE_X210Y165       FDCE (Recov_fdce_C_CLR)     -0.154    14.561    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.204ns (25.204%)  route 0.605ns (74.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.663     6.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.204     7.052 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.605     7.657    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y162       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.204ns (25.204%)  route 0.605ns (74.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.663     6.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.204     7.052 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.605     7.657    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y162       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.204ns (25.204%)  route 0.605ns (74.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.663     6.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.204     7.052 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.605     7.657    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y162       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.259ns (29.483%)  route 0.619ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.491     6.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X212Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y209       FDRE (Prop_fdre_C_Q)         0.259     6.935 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.619     7.554    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X215Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.355    14.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X215Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.516    14.626    
                         clock uncertainty           -0.077    14.549    
    SLICE_X215Y207       FDCE (Recov_fdce_C_CLR)     -0.212    14.337    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.204ns (26.268%)  route 0.573ns (73.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.663     6.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.204     7.052 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.573     7.625    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y161       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.204ns (26.268%)  route 0.573ns (73.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.663     6.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.204     7.052 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.573     7.625    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y161       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.204ns (26.268%)  route 0.573ns (73.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.663     6.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.204     7.052 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.573     7.625    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y161       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.107ns (25.870%)  route 0.307ns (74.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.708     2.890    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X220Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y201       FDRE (Prop_fdre_C_Q)         0.107     2.997 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.307     3.304    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_f
    SLICE_X221Y192       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.983     3.540    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/drpclk_in
    SLICE_X221Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.383     3.157    
    SLICE_X221Y192       FDCE (Remov_fdce_C_CLR)     -0.107     3.050    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.954%)  route 0.101ns (46.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X216Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y161       FDCE (Prop_fdce_C_Q)         0.118     3.057 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=3, routed)           0.101     3.158    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X218Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X218Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.586     2.953    
    SLICE_X218Y161       FDCE (Remov_fdce_C_CLR)     -0.069     2.884    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.737%)  route 0.158ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X203Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y170       FDRE (Prop_fdre_C_Q)         0.100     3.025 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.158     3.183    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X204Y170       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.965     3.522    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X204Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.585     2.937    
    SLICE_X204Y170       FDCE (Remov_fdce_C_CLR)     -0.050     2.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.737%)  route 0.158ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X203Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y170       FDRE (Prop_fdre_C_Q)         0.100     3.025 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.158     3.183    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X204Y170       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.965     3.522    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X204Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.585     2.937    
    SLICE_X204Y170       FDCE (Remov_fdce_C_CLR)     -0.050     2.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.737%)  route 0.158ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X203Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y170       FDRE (Prop_fdre_C_Q)         0.100     3.025 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.158     3.183    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X204Y170       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.965     3.522    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X204Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.585     2.937    
    SLICE_X204Y170       FDCE (Remov_fdce_C_CLR)     -0.050     2.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.737%)  route 0.158ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X203Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y170       FDRE (Prop_fdre_C_Q)         0.100     3.025 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.158     3.183    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X204Y170       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.965     3.522    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X204Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.585     2.937    
    SLICE_X204Y170       FDCE (Remov_fdce_C_CLR)     -0.050     2.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.737%)  route 0.158ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X203Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y170       FDRE (Prop_fdre_C_Q)         0.100     3.025 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.158     3.183    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X205Y170       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.965     3.522    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X205Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.585     2.937    
    SLICE_X205Y170       FDCE (Remov_fdce_C_CLR)     -0.069     2.868    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.330%)  route 0.153ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.091     3.030 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.153     3.183    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X219Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.586     2.953    
    SLICE_X219Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.846    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.330%)  route 0.153ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDPE (Prop_fdpe_C_Q)         0.091     3.030 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.153     3.183    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X219Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.586     2.953    
    SLICE_X219Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.846    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.302%)  route 0.200ns (66.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X203Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y170       FDRE (Prop_fdre_C_Q)         0.100     3.025 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.200     3.225    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X204Y169       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.966     3.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X204Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.585     2.938    
    SLICE_X204Y169       FDCE (Remov_fdce_C_CLR)     -0.050     2.888    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  proc_clk
  To Clock:  proc_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.359ns (27.521%)  route 0.945ns (72.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.487     1.487    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y207       FDPE (Prop_fdpe_C_Q)         0.236     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     2.194    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y207       LUT2 (Prop_lut2_I0_O)        0.123     2.317 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.474     2.791    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.351    11.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.086    11.437    
                         clock uncertainty           -0.066    11.371    
    SLICE_X204Y204       FDPE (Recov_fdpe_C_PRE)     -0.187    11.184    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.359ns (27.521%)  route 0.945ns (72.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.487     1.487    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y207       FDPE (Prop_fdpe_C_Q)         0.236     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     2.194    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y207       LUT2 (Prop_lut2_I0_O)        0.123     2.317 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.474     2.791    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.351    11.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.086    11.437    
                         clock uncertainty           -0.066    11.371    
    SLICE_X204Y204       FDPE (Recov_fdpe_C_PRE)     -0.187    11.184    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.359ns (27.521%)  route 0.945ns (72.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.487     1.487    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y207       FDPE (Prop_fdpe_C_Q)         0.236     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     2.194    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y207       LUT2 (Prop_lut2_I0_O)        0.123     2.317 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.474     2.791    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.351    11.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.086    11.437    
                         clock uncertainty           -0.066    11.371    
    SLICE_X204Y204       FDPE (Recov_fdpe_C_PRE)     -0.187    11.184    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.266ns (25.104%)  route 0.794ns (74.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.654     1.654    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y184       FDRE (Prop_fdre_C_Q)         0.223     1.877 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.359     2.236    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y184       LUT2 (Prop_lut2_I1_O)        0.043     2.279 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.435     2.714    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y184       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.519    11.519    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.088    11.607    
                         clock uncertainty           -0.066    11.541    
    SLICE_X207Y184       FDPE (Recov_fdpe_C_PRE)     -0.178    11.363    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.266ns (25.104%)  route 0.794ns (74.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.654     1.654    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y184       FDRE (Prop_fdre_C_Q)         0.223     1.877 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.359     2.236    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y184       LUT2 (Prop_lut2_I1_O)        0.043     2.279 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.435     2.714    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y184       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.519    11.519    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.088    11.607    
                         clock uncertainty           -0.066    11.541    
    SLICE_X207Y184       FDPE (Recov_fdpe_C_PRE)     -0.178    11.363    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.266ns (25.104%)  route 0.794ns (74.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.654     1.654    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y184       FDRE (Prop_fdre_C_Q)         0.223     1.877 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.359     2.236    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y184       LUT2 (Prop_lut2_I1_O)        0.043     2.279 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.435     2.714    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y184       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.519    11.519    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.088    11.607    
                         clock uncertainty           -0.066    11.541    
    SLICE_X207Y184       FDPE (Recov_fdpe_C_PRE)     -0.178    11.363    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.266ns (26.377%)  route 0.742ns (73.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.644     1.644    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y178       FDRE (Prop_fdre_C_Q)         0.223     1.867 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     2.210    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X195Y177       LUT2 (Prop_lut2_I1_O)        0.043     2.253 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.400     2.652    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.505    11.505    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.116    11.621    
                         clock uncertainty           -0.066    11.555    
    SLICE_X196Y177       FDPE (Recov_fdpe_C_PRE)     -0.187    11.368    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.266ns (26.377%)  route 0.742ns (73.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.644     1.644    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y178       FDRE (Prop_fdre_C_Q)         0.223     1.867 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     2.210    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X195Y177       LUT2 (Prop_lut2_I1_O)        0.043     2.253 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.400     2.652    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.505    11.505    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.116    11.621    
                         clock uncertainty           -0.066    11.555    
    SLICE_X196Y177       FDPE (Recov_fdpe_C_PRE)     -0.187    11.368    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.318%)  route 0.745ns (73.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.660     1.660    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y196       FDRE (Prop_fdre_C_Q)         0.223     1.883 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.442     2.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X198Y195       LUT2 (Prop_lut2_I1_O)        0.043     2.368 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.302     2.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y194       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.520    11.520    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.115    11.635    
                         clock uncertainty           -0.066    11.569    
    SLICE_X199Y194       FDPE (Recov_fdpe_C_PRE)     -0.178    11.391    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -2.671    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk rise@10.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.318%)  route 0.745ns (73.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.660     1.660    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y196       FDRE (Prop_fdre_C_Q)         0.223     1.883 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.442     2.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X198Y195       LUT2 (Prop_lut2_I1_O)        0.043     2.368 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.302     2.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y194       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.520    11.520    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.115    11.635    
                         clock uncertainty           -0.066    11.569    
    SLICE_X199Y194       FDPE (Recov_fdpe_C_PRE)     -0.178    11.391    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -2.671    
  -------------------------------------------------------------------
                         slack                                  8.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.020%)  route 0.163ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.754     0.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y196       FDPE (Prop_fdpe_C_Q)         0.118     0.872 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.163     1.035    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X200Y195       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.977     0.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X200Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.209     0.768    
    SLICE_X200Y195       FDPE (Remov_fdpe_C_PRE)     -0.052     0.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.767%)  route 0.205ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.741     0.741    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X197Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y177       FDPE (Prop_fdpe_C_Q)         0.100     0.841 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.205     1.046    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X197Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.961     0.961    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X197Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     0.751    
    SLICE_X197Y176       FDPE (Remov_fdpe_C_PRE)     -0.072     0.679    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.157ns (39.412%)  route 0.241ns (60.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.741     0.741    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y177       FDPE (Prop_fdpe_C_Q)         0.091     0.832 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     0.891    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X195Y177       LUT2 (Prop_lut2_I0_O)        0.066     0.957 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.183     1.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.963     0.963    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.210     0.753    
    SLICE_X196Y177       FDPE (Remov_fdpe_C_PRE)     -0.052     0.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.157ns (39.412%)  route 0.241ns (60.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.741     0.741    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y177       FDPE (Prop_fdpe_C_Q)         0.091     0.832 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     0.891    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X195Y177       LUT2 (Prop_lut2_I0_O)        0.066     0.957 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.183     1.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.963     0.963    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.210     0.753    
    SLICE_X196Y177       FDPE (Remov_fdpe_C_PRE)     -0.052     0.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.157ns (37.127%)  route 0.266ns (62.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.754     0.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y195       FDPE (Prop_fdpe_C_Q)         0.091     0.845 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.126     0.971    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X198Y195       LUT2 (Prop_lut2_I0_O)        0.066     1.037 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.139     1.177    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y194       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.977     0.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.209     0.768    
    SLICE_X199Y194       FDPE (Remov_fdpe_C_PRE)     -0.072     0.696    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.157ns (37.127%)  route 0.266ns (62.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.754     0.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y195       FDPE (Prop_fdpe_C_Q)         0.091     0.845 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.126     0.971    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X198Y195       LUT2 (Prop_lut2_I0_O)        0.066     1.037 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.139     1.177    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y194       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.977     0.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.209     0.768    
    SLICE_X199Y194       FDPE (Remov_fdpe_C_PRE)     -0.072     0.696    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.157ns (32.836%)  route 0.321ns (67.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.749     0.749    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y183       FDPE (Prop_fdpe_C_Q)         0.091     0.840 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.095     0.935    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y184       LUT2 (Prop_lut2_I0_O)        0.066     1.001 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.226     1.227    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y184       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.976     0.976    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.188     0.788    
    SLICE_X207Y184       FDPE (Remov_fdpe_C_PRE)     -0.072     0.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.157ns (32.836%)  route 0.321ns (67.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.749     0.749    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y183       FDPE (Prop_fdpe_C_Q)         0.091     0.840 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.095     0.935    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y184       LUT2 (Prop_lut2_I0_O)        0.066     1.001 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.226     1.227    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y184       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.976     0.976    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.188     0.788    
    SLICE_X207Y184       FDPE (Remov_fdpe_C_PRE)     -0.072     0.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.157ns (32.836%)  route 0.321ns (67.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.749     0.749    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y183       FDPE (Prop_fdpe_C_Q)         0.091     0.840 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.095     0.935    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y184       LUT2 (Prop_lut2_I0_O)        0.066     1.001 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.226     1.227    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y184       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.976     0.976    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.188     0.788    
    SLICE_X207Y184       FDPE (Remov_fdpe_C_PRE)     -0.072     0.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk rise@0.000ns - proc_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.146ns (27.046%)  route 0.394ns (72.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.701     0.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y208       FDRE (Prop_fdre_C_Q)         0.118     0.819 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y207       LUT2 (Prop_lut2_I1_O)        0.028     1.016 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.225     1.241    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.906     0.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.168     0.738    
    SLICE_X204Y204       FDPE (Remov_fdpe_C_PRE)     -0.052     0.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.378ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.266ns (22.889%)  route 0.896ns (77.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y197       FDRE (Prop_fdre_C_Q)         0.223     3.998 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y196       LUT2 (Prop_lut2_I1_O)        0.043     4.384 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.553     4.937    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y193       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.235    16.528    
                         clock uncertainty           -0.035    16.493    
    SLICE_X209Y193       FDPE (Recov_fdpe_C_PRE)     -0.178    16.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.315    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                 11.378    

Slack (MET) :             11.378ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.266ns (22.889%)  route 0.896ns (77.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y197       FDRE (Prop_fdre_C_Q)         0.223     3.998 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y196       LUT2 (Prop_lut2_I1_O)        0.043     4.384 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.553     4.937    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y193       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.235    16.528    
                         clock uncertainty           -0.035    16.493    
    SLICE_X209Y193       FDPE (Recov_fdpe_C_PRE)     -0.178    16.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.315    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                 11.378    

Slack (MET) :             11.378ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.266ns (22.889%)  route 0.896ns (77.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y197       FDRE (Prop_fdre_C_Q)         0.223     3.998 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y196       LUT2 (Prop_lut2_I1_O)        0.043     4.384 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.553     4.937    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y193       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.235    16.528    
                         clock uncertainty           -0.035    16.493    
    SLICE_X209Y193       FDPE (Recov_fdpe_C_PRE)     -0.178    16.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.315    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                 11.378    

Slack (MET) :             11.425ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.330ns (29.252%)  route 0.798ns (70.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 16.116 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y205       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X195Y205       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.325     4.730    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.346    16.116    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.261    16.377    
                         clock uncertainty           -0.035    16.342    
    SLICE_X196Y205       FDPE (Recov_fdpe_C_PRE)     -0.187    16.155    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.155    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                 11.425    

Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.329ns (30.080%)  route 0.765ns (69.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 16.124 - 12.800 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.493     3.610    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X213Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y204       FDRE (Prop_fdre_C_Q)         0.204     3.814 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.391     4.205    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X212Y204       LUT1 (Prop_lut1_I0_O)        0.125     4.330 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.373     4.704    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X211Y206       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.354    16.124    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X211Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.260    16.384    
                         clock uncertainty           -0.035    16.349    
    SLICE_X211Y206       FDCE (Recov_fdce_C_CLR)     -0.212    16.137    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.137    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.329ns (30.080%)  route 0.765ns (69.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 16.124 - 12.800 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.493     3.610    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X213Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y204       FDRE (Prop_fdre_C_Q)         0.204     3.814 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.391     4.205    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X212Y204       LUT1 (Prop_lut1_I0_O)        0.125     4.330 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.373     4.704    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X211Y206       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.354    16.124    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X211Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.260    16.384    
                         clock uncertainty           -0.035    16.349    
    SLICE_X211Y206       FDCE (Recov_fdce_C_CLR)     -0.212    16.137    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.137    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.459ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.330ns (29.936%)  route 0.772ns (70.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 16.116 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y205       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X195Y205       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.299     4.704    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X197Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.346    16.116    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X197Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.261    16.377    
                         clock uncertainty           -0.035    16.342    
    SLICE_X197Y204       FDPE (Recov_fdpe_C_PRE)     -0.178    16.164    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.459    

Slack (MET) :             11.487ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.302ns (28.235%)  route 0.768ns (71.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 16.123 - 12.800 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.493     3.610    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X220Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y208       FDRE (Prop_fdre_C_Q)         0.259     3.869 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.362     4.231    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X212Y208       LUT1 (Prop_lut1_I0_O)        0.043     4.274 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.405     4.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X212Y208       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.353    16.123    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X212Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.233    16.356    
                         clock uncertainty           -0.035    16.321    
    SLICE_X212Y208       FDCE (Recov_fdce_C_CLR)     -0.154    16.167    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                 11.487    

Slack (MET) :             11.487ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.302ns (28.235%)  route 0.768ns (71.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 16.123 - 12.800 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.493     3.610    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X220Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y208       FDRE (Prop_fdre_C_Q)         0.259     3.869 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.362     4.231    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X212Y208       LUT1 (Prop_lut1_I0_O)        0.043     4.274 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.405     4.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X212Y208       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.353    16.123    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X212Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.233    16.356    
                         clock uncertainty           -0.035    16.321    
    SLICE_X212Y208       FDCE (Recov_fdce_C_CLR)     -0.154    16.167    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                 11.487    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.224%)  route 0.375ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 16.123 - 12.800 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.491     3.608    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X211Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y208       FDRE (Prop_fdre_C_Q)         0.204     3.812 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.375     4.187    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X210Y209       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.353    16.123    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.260    16.383    
                         clock uncertainty           -0.035    16.348    
    SLICE_X210Y209       FDPE (Recov_fdpe_C_PRE)     -0.268    16.080    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.080    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                 11.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.435%)  route 0.167ns (62.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.699     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y207       FDPE (Prop_fdpe_C_Q)         0.100     1.726 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.167     1.893    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X198Y206       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X198Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.280     1.641    
    SLICE_X198Y206       FDPE (Remov_fdpe_C_PRE)     -0.072     1.569    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.713%)  route 0.171ns (65.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X211Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y208       FDRE (Prop_fdre_C_Q)         0.091     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X210Y209       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.281     1.646    
    SLICE_X210Y209       FDPE (Remov_fdpe_C_PRE)     -0.088     1.558    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.713%)  route 0.171ns (65.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X211Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y208       FDRE (Prop_fdre_C_Q)         0.091     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X210Y209       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.281     1.646    
    SLICE_X210Y209       FDPE (Remov_fdpe_C_PRE)     -0.088     1.558    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.713%)  route 0.171ns (65.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X211Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y208       FDRE (Prop_fdre_C_Q)         0.091     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X210Y209       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.281     1.646    
    SLICE_X210Y209       FDPE (Remov_fdpe_C_PRE)     -0.088     1.558    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.713%)  route 0.171ns (65.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X211Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y208       FDRE (Prop_fdre_C_Q)         0.091     1.723 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X210Y209       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.281     1.646    
    SLICE_X210Y209       FDPE (Remov_fdpe_C_PRE)     -0.088     1.558    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.695%)  route 0.318ns (71.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.698     1.625    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y206       FDRE (Prop_fdre_C_Q)         0.100     1.725 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     1.896    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X195Y205       LUT2 (Prop_lut2_I1_O)        0.028     1.924 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.147     2.071    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.902     1.920    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.281     1.639    
    SLICE_X196Y205       FDPE (Remov_fdpe_C_PRE)     -0.052     1.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.272%)  route 0.309ns (70.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.698     1.625    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y206       FDRE (Prop_fdre_C_Q)         0.100     1.725 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     1.896    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X195Y205       LUT2 (Prop_lut2_I1_O)        0.028     1.924 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.138     2.062    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X197Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.902     1.920    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X197Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.281     1.639    
    SLICE_X197Y204       FDPE (Remov_fdpe_C_PRE)     -0.072     1.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.157ns (30.782%)  route 0.353ns (69.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.752     1.679    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y196       FDPE (Prop_fdpe_C_Q)         0.091     1.770 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.829    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y196       LUT2 (Prop_lut2_I0_O)        0.066     1.895 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.294     2.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y193       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.279     1.720    
    SLICE_X209Y193       FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.157ns (30.782%)  route 0.353ns (69.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.752     1.679    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y196       FDPE (Prop_fdpe_C_Q)         0.091     1.770 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.829    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y196       LUT2 (Prop_lut2_I0_O)        0.066     1.895 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.294     2.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y193       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.279     1.720    
    SLICE_X209Y193       FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.157ns (30.782%)  route 0.353ns (69.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.752     1.679    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y196       FDPE (Prop_fdpe_C_Q)         0.091     1.770 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.829    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y196       LUT2 (Prop_lut2_I0_O)        0.066     1.895 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.294     2.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y193       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.279     1.720    
    SLICE_X209Y193       FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.302ns (25.978%)  route 0.861ns (74.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 16.279 - 12.800 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X216Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y174       FDRE (Prop_fdre_C_Q)         0.259     4.024 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.544     4.568    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X208Y174       LUT1 (Prop_lut1_I0_O)        0.043     4.611 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X208Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    16.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.235    16.514    
                         clock uncertainty           -0.035    16.479    
    SLICE_X208Y174       FDCE (Recov_fdce_C_CLR)     -0.154    16.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.325    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.302ns (25.978%)  route 0.861ns (74.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 16.279 - 12.800 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X216Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y174       FDRE (Prop_fdre_C_Q)         0.259     4.024 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.544     4.568    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X208Y174       LUT1 (Prop_lut1_I0_O)        0.043     4.611 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X208Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    16.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.235    16.514    
                         clock uncertainty           -0.035    16.479    
    SLICE_X208Y174       FDCE (Recov_fdce_C_CLR)     -0.154    16.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.325    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.327ns (30.232%)  route 0.755ns (69.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns = ( 16.277 - 12.800 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.645     3.762    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X203Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y171       FDRE (Prop_fdre_C_Q)         0.204     3.966 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.356     4.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X203Y171       LUT1 (Prop_lut1_I0_O)        0.123     4.445 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.399     4.844    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X202Y171       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.507    16.277    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X202Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.264    16.541    
                         clock uncertainty           -0.035    16.506    
    SLICE_X202Y171       FDCE (Recov_fdce_C_CLR)     -0.212    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.294    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.327ns (30.232%)  route 0.755ns (69.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns = ( 16.277 - 12.800 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.645     3.762    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X203Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y171       FDRE (Prop_fdre_C_Q)         0.204     3.966 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.356     4.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X203Y171       LUT1 (Prop_lut1_I0_O)        0.123     4.445 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.399     4.844    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X202Y171       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.507    16.277    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X202Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.264    16.541    
                         clock uncertainty           -0.035    16.506    
    SLICE_X202Y171       FDCE (Recov_fdce_C_CLR)     -0.212    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.294    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.359ns (35.537%)  route 0.651ns (64.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 16.279 - 12.800 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.644     3.761    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X196Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y179       FDPE (Prop_fdpe_C_Q)         0.236     3.997 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X197Y180       LUT2 (Prop_lut2_I0_O)        0.123     4.438 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.334     4.771    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y180       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    16.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.235    16.514    
                         clock uncertainty           -0.035    16.479    
    SLICE_X199Y180       FDPE (Recov_fdpe_C_PRE)     -0.178    16.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.359ns (35.537%)  route 0.651ns (64.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 16.279 - 12.800 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.644     3.761    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X196Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y179       FDPE (Prop_fdpe_C_Q)         0.236     3.997 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X197Y180       LUT2 (Prop_lut2_I0_O)        0.123     4.438 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.334     4.771    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y180       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    16.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.235    16.514    
                         clock uncertainty           -0.035    16.479    
    SLICE_X199Y180       FDPE (Recov_fdpe_C_PRE)     -0.178    16.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.554ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.359ns (36.475%)  route 0.625ns (63.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 16.278 - 12.800 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.644     3.761    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X196Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y179       FDPE (Prop_fdpe_C_Q)         0.236     3.997 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X197Y180       LUT2 (Prop_lut2_I0_O)        0.123     4.438 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     4.745    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y179       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.508    16.278    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.235    16.513    
                         clock uncertainty           -0.035    16.478    
    SLICE_X199Y179       FDPE (Recov_fdpe_C_PRE)     -0.178    16.300    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.300    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 11.554    

Slack (MET) :             11.584ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.302ns (30.867%)  route 0.676ns (69.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 16.281 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X204Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y183       FDRE (Prop_fdre_C_Q)         0.259     4.027 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.358     4.385    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X204Y182       LUT2 (Prop_lut2_I1_O)        0.043     4.428 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.319     4.746    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X203Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511    16.281    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.263    16.544    
                         clock uncertainty           -0.035    16.509    
    SLICE_X203Y182       FDPE (Recov_fdpe_C_PRE)     -0.178    16.331    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.331    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 11.584    

Slack (MET) :             11.584ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.302ns (30.867%)  route 0.676ns (69.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 16.281 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X204Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y183       FDRE (Prop_fdre_C_Q)         0.259     4.027 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.358     4.385    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X204Y182       LUT2 (Prop_lut2_I1_O)        0.043     4.428 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.319     4.746    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X203Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511    16.281    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.263    16.544    
                         clock uncertainty           -0.035    16.509    
    SLICE_X203Y182       FDPE (Recov_fdpe_C_PRE)     -0.178    16.331    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.331    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 11.584    

Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.204ns (33.818%)  route 0.399ns (66.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 16.280 - 12.800 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X203Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y169       FDRE (Prop_fdre_C_Q)         0.204     3.969 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.399     4.368    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X202Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.510    16.280    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X202Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.264    16.544    
                         clock uncertainty           -0.035    16.509    
    SLICE_X202Y169       FDPE (Recov_fdpe_C_PRE)     -0.259    16.250    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.250    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 11.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.087%)  route 0.149ns (59.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.747     1.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y183       FDPE (Prop_fdpe_C_Q)         0.100     1.774 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.149     1.923    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X205Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.969     1.987    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X205Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.686    
    SLICE_X205Y183       FDPE (Remov_fdpe_C_PRE)     -0.072     1.614    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.243%)  route 0.191ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X203Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y169       FDRE (Prop_fdre_C_Q)         0.091     1.762 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.191     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X202Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X202Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X202Y169       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.243%)  route 0.191ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X203Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y169       FDRE (Prop_fdre_C_Q)         0.091     1.762 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.191     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X202Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X202Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X202Y169       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.243%)  route 0.191ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X203Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y169       FDRE (Prop_fdre_C_Q)         0.091     1.762 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.191     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X202Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X202Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X202Y169       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.243%)  route 0.191ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X203Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y169       FDRE (Prop_fdre_C_Q)         0.091     1.762 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.191     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X202Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X202Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X202Y169       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.146ns (39.545%)  route 0.223ns (60.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.742     1.669    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X196Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y180       FDRE (Prop_fdre_C_Q)         0.118     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.864    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X197Y180       LUT2 (Prop_lut2_I1_O)        0.028     1.892 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.147     2.038    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y179       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.964     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.279     1.703    
    SLICE_X199Y179       FDPE (Remov_fdpe_C_PRE)     -0.072     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.605%)  route 0.232ns (61.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.742     1.669    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X196Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y180       FDRE (Prop_fdre_C_Q)         0.118     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.864    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X197Y180       LUT2 (Prop_lut2_I1_O)        0.028     1.892 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.156     2.047    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y180       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.965     1.983    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.279     1.704    
    SLICE_X199Y180       FDPE (Remov_fdpe_C_PRE)     -0.072     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.605%)  route 0.232ns (61.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.742     1.669    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X196Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y180       FDRE (Prop_fdre_C_Q)         0.118     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.864    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X197Y180       LUT2 (Prop_lut2_I1_O)        0.028     1.892 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.156     2.047    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y180       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.965     1.983    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.279     1.704    
    SLICE_X199Y180       FDPE (Remov_fdpe_C_PRE)     -0.072     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.171ns (46.003%)  route 0.201ns (53.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.746     1.673    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y182       FDPE (Prop_fdpe_C_Q)         0.107     1.780 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.060     1.840    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X204Y182       LUT2 (Prop_lut2_I0_O)        0.064     1.904 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.141     2.045    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X203Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.301     1.685    
    SLICE_X203Y182       FDPE (Remov_fdpe_C_PRE)     -0.072     1.613    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.171ns (46.003%)  route 0.201ns (53.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.746     1.673    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y182       FDPE (Prop_fdpe_C_Q)         0.107     1.780 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.060     1.840    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X204Y182       LUT2 (Prop_lut2_I0_O)        0.064     1.904 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.141     2.045    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X203Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.301     1.685    
    SLICE_X203Y182       FDPE (Remov_fdpe_C_PRE)     -0.072     1.613    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.432    





