# Reading pref.tcl
# do i281_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/school_stuff/SeniorDesign/i281Verilog {D:/school_stuff/SeniorDesign/i281Verilog/_2to1mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:35:29 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/school_stuff/SeniorDesign/i281Verilog" D:/school_stuff/SeniorDesign/i281Verilog/_2to1mux.v 
# -- Compiling module _2to1mux
# 
# Top level modules:
# 	_2to1mux
# End time: 20:35:29 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/school_stuff/SeniorDesign/i281Verilog {D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:35:29 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/school_stuff/SeniorDesign/i281Verilog" D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v 
# -- Compiling module _programCounter
# 
# Top level modules:
# 	_programCounter
# End time: 20:35:29 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work._programCounter
# vsim work._programCounter 
# Start time: 20:35:40 on Sep 23,2020
# Loading work._programCounter
# Loading work._2to1mux
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[0] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[1] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[2] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[3] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[4] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[5] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# Error loading design
# End time: 20:35:40 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vsim work._programCounter -L C:/intelFPGA_lite/20.1/quartus/eda/sim_lib
# vsim work._programCounter -L C:/intelFPGA_lite/20.1/quartus/eda/sim_lib 
# Start time: 20:38:35 on Sep 23,2020
# Loading work._programCounter
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# Loading work._2to1mux
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[0] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[1] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[2] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[3] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[4] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /_programCounter/PC_Count[5] File: D:/school_stuff/SeniorDesign/i281Verilog/_programCounter.v Line: 21
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/quartus/eda/sim_lib' at "C:/intelFPGA_lite/20.1/quartus/eda/sim_lib".
# No such file or directory. (errno = ENOENT)
#             D:/school_stuff/SeniorDesign/i281Verilog/simulation/modelsim/rtl_work
# Error loading design
# End time: 20:38:35 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
vsim -L altera work._programCounter
# vsim -L altera work._programCounter 
# Start time: 20:47:15 on Sep 23,2020
# Loading work._programCounter
# Loading work._2to1mux
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading altera.dff(behavior)
# Loading altera.prim_gdff(behavior)
add wave -position insertpoint  \
sim:/_programCounter/PC_Input \
sim:/_programCounter/Control \
sim:/_programCounter/Clock \
sim:/_programCounter/Reset \
sim:/_programCounter/PC_Output \
sim:/_programCounter/muxOut
add wave -position insertpoint  \
sim:/_programCounter/vcc_signal
run
force -freeze sim:/_programCounter/Control 1 0
force -freeze sim:/_programCounter/PC_Input 000001 0
force -freeze sim:/_programCounter/Clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/_programCounter/Reset 0 0
run
force -freeze sim:/_programCounter/PC_Input 000011 0
run
run
force -freeze sim:/_programCounter/PC_Input 000010 0
force -freeze sim:/_programCounter/Control 0 0
run
run
force -freeze sim:/_programCounter/Control St1 0
run
run
# End time: 20:52:19 on Sep 23,2020, Elapsed time: 0:05:04
# Errors: 0, Warnings: 0
