verilog xil_defaultlib  \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_0/sim/CSSTE_xlslice_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_1/sim/CSSTE_xlslice_0_1.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_2/sim/CSSTE_xlslice_0_2.v" \
"../../../bd/CSSTE/ipshared/0ee6/sources_1/new/clk_div.v" \
"../../../bd/CSSTE/ip/CSSTE_clk_div_0_0/sim/CSSTE_clk_div_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/sim/CSSTE_util_vector_logic_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_3/sim/CSSTE_xlslice_0_3.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_4/sim/CSSTE_xlslice_0_4.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_5/sim/CSSTE_xlslice_0_5.v" \
"../../../bd/CSSTE/ip/CSSTE_xlconcat_0_0/sim/CSSTE_xlconcat_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_util_vector_logic_1_0/sim/CSSTE_util_vector_logic_1_0.v" \
"../../../bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/sim/CSSTE_dist_mem_gen_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_0_6/sim/CSSTE_xlslice_0_6.v" \
"../../../bd/CSSTE/ipshared/67de/HexTo8SEG.v" \
"../../../bd/CSSTE/ipshared/67de/MC14495_ZJU.v" \
"../../../bd/CSSTE/ipshared/67de/MUX2T1_64.v" \
"../../../bd/CSSTE/ipshared/67de/P2S.v" \
"../../../bd/CSSTE/ipshared/67de/SSeg_map.v" \
"../../../bd/CSSTE/ipshared/67de/SSeg7_Dev.v" \
"../../../bd/CSSTE/ip/CSSTE_SSeg7_Dev_0_0/sim/CSSTE_SSeg7_Dev_0_0.v" \
"../../../bd/CSSTE/ipshared/2990/Hex2Ascii.v" \
"../../../bd/CSSTE/ipshared/2990/VgaController.v" \
"../../../bd/CSSTE/ipshared/2990/VgaDebugger.v" \
"../../../bd/CSSTE/ipshared/2990/VgaDisplay.v" \
"../../../bd/CSSTE/ipshared/2990/VGA.v" \
"../../../bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_1_0/sim/CSSTE_xlslice_1_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_1_1/sim/CSSTE_xlslice_1_1.v" \
"../../../bd/CSSTE/ip/CSSTE_div20_0/sim/CSSTE_div20_0.v" \
"../../../bd/CSSTE/ip/CSSTE_div25_0/sim/CSSTE_div25_0.v" \
"../../../bd/CSSTE/ip/CSSTE_div25_1/sim/CSSTE_div25_1.v" \
"../../../bd/CSSTE/ip/CSSTE_xlconstant_0_0/sim/CSSTE_xlconstant_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_b64_0_0/sim/CSSTE_b64_0_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlconcat_1_0/sim/CSSTE_xlconcat_1_0.v" \
"../../../bd/CSSTE/ip/CSSTE_xlslice_1_2/sim/CSSTE_xlslice_1_2.v" \
"../../../bd/CSSTE/sim/CSSTE.v" \
"../../../bd/CSSTE/ip/CSSTE_dist_mem_gen_0_1/sim/CSSTE_dist_mem_gen_0_1.v" \
"../../../bd/CSSTE/ipshared/36c8/src/ALU.v" \
"../../../bd/CSSTE/ipshared/36c8/src/ImmGen.v" \
"../../../bd/CSSTE/ipshared/36c8/src/MUX2T1_32.v" \
"../../../bd/CSSTE/ipshared/36c8/src/MUX4T1_32.v" \
"../../../bd/CSSTE/ipshared/36c8/src/REG32.v" \
"../../../bd/CSSTE/ipshared/36c8/src/Regs.v" \
"../../../bd/CSSTE/ipshared/36c8/src/SCPU_ctrl.v" \
"../../../bd/CSSTE/ipshared/36c8/src/datapath_code.v" \
"../../../bd/CSSTE/ipshared/36c8/src/IP2CPU.v" \
"../../../bd/CSSTE/ip/CSSTE_IP2CPU_0_0/sim/CSSTE_IP2CPU_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
