Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jul 14 13:19:28 2020
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file goertzel_algorithm_simpler_control_sets_placed.rpt
| Design       : goertzel_algorithm_simpler
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             192 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           24 |
| Yes          | No                    | No                     |             554 |          153 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             166 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                            Enable Signal                                            |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | devuelveAuxArray_U0/E[0]                                                                            | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/SS[0]                 |                2 |              4 |
|  ap_clk      | bufIn_0_V_U/mOutPtr[3]_i_1_n_3                                                                      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/SS[0]                 |                2 |              4 |
|  ap_clk      | y_V_U/j_reg_67_reg[3][0]                                                                            | Loop_g1_proc_U0/j_reg_67                                             |                1 |              4 |
|  ap_clk      | Loop_g1_proc_U0/ap_CS_fsm_state2                                                                    |                                                                      |                2 |              4 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/E[0]                                                 | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/SS[0]                 |                1 |              4 |
|  ap_clk      | devuelveAuxArray_U0/i_2_reg_1510                                                                    |                                                                      |                9 |             11 |
|  ap_clk      | devuelveAuxArray_U0/arrayAuxiliar_V_U/devuelveAuxArray_bkb_ram_U/we1                                | devuelveAuxArray_U0/i_reg_113[10]_i_1_n_3                            |                2 |             11 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/REAL_PARTE_W_V_U/goertzelInterno_scud_rom_U/ce03_out |                                                                      |                4 |             13 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_CS_fsm_state10                                    |                                                                      |                2 |             13 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_CS_fsm_state2                                     |                                                                      |                3 |             13 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ce0                                                  |                                                                      |                6 |             24 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/vectorAuxiliar_1_V_reg_120_reg[0][0]                 |                                                                      |                8 |             30 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_CS_fsm_state16                                    |                                                                      |                8 |             31 |
|  ap_clk      | devuelveAuxArray_U0/ce                                                                              |                                                                      |                4 |             32 |
|  ap_clk      | read_data_U0/ce                                                                                     |                                                                      |                4 |             32 |
|  ap_clk      | read_data_U0/input_data_V_0_load_A                                                                  |                                                                      |                7 |             32 |
|  ap_clk      | read_data_U0/input_data_V_0_load_B                                                                  |                                                                      |                9 |             32 |
|  ap_clk      | Loop_2_proc_U0/output_AX_ALG_data_V_1_load_A                                                        |                                                                      |                7 |             32 |
|  ap_clk      | Loop_2_proc_U0/output_AX_ALG_data_V_1_load_B                                                        |                                                                      |                8 |             32 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ce                                                   |                                                                      |                4 |             32 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_CS_fsm_state15                                    |                                                                      |                8 |             32 |
|  ap_clk      |                                                                                                     | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/SS[0]                 |               24 |             56 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_CS_fsm_state17                                    |                                                                      |               17 |             61 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/reg_2090                                             |                                                                      |               30 |             97 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_NS_fsm[8]                                         |                                                                      |               25 |             97 |
|  ap_clk      | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_CS_fsm_state9                                     | Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/i_reg_181[10]_i_1_n_3 |               20 |            139 |
|  ap_clk      |                                                                                                     |                                                                      |               67 |            192 |
+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     5 |
| 11     |                     2 |
| 13     |                     3 |
| 16+    |                    17 |
+--------+-----------------------+


