# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Semana4-TrabalhoS4.srcs/sources_1/new/TrabalhoS4.vhd" \

# Do not sort compile order
nosort
