

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Mon Jun  7 18:17:51 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sobel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                 Pipeline                 |
    |   min   |   max   |    min   |    max   |   min  |   max  |                   Type                   |
    +---------+---------+----------+----------+--------+--------+------------------------------------------+
    |   921740|   921741|  9.217 ms|  9.217 ms|  921600|  921600|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2  |   921740|   921740|       142|          1|          1|  921600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     747|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        2|     -|      789|    1101|    -|
|Memory               |        4|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     400|    -|
|Register             |        -|     -|     1252|     192|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        6|     0|     2041|    2440|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  252|  424|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  789| 1101|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |  Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_1_U  |buffer_1  |        2|  0|   0|    0|  1280|   16|     1|        20480|
    |buffer_2_U  |buffer_2  |        2|  0|   0|    0|  1280|   16|     1|        20480|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |          |        4|  0|   0|    0|  2560|   32|     2|        40960|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_859_p2                    |         +|   0|  0|  19|           8|           8|
    |add_ln49_1_fu_476_p2                  |         +|   0|  0|  27|          20|           1|
    |add_ln49_fu_689_p2                    |         +|   0|  0|  27|          20|          11|
    |add_ln54_fu_556_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln72_1_fu_773_p2                  |         +|   0|  0|  19|          16|          16|
    |add_ln72_fu_763_p2                    |         +|   0|  0|  19|          16|          16|
    |add_ln73_1_fu_847_p2                  |         +|   0|  0|  19|           8|           8|
    |add_ln73_fu_837_p2                    |         +|   0|  0|  19|          16|          16|
    |add_ln77_fu_993_p2                    |         +|   0|  0|  16|           9|           9|
    |add_ln79_fu_616_p2                    |         +|   0|  0|  71|          64|          64|
    |col_fu_655_p2                         |         +|   0|  0|  18|          11|           1|
    |index_in_1_fu_649_p2                  |         +|   0|  0|  27|          20|           1|
    |index_out_1_fu_642_p2                 |         +|   0|  0|  39|          32|           1|
    |row_fu_683_p2                         |         +|   0|  0|  17|          10|           1|
    |sumy_fu_853_p2                        |         +|   0|  0|  19|          16|          16|
    |sub_ln72_fu_767_p2                    |         -|   0|  0|  19|          16|          16|
    |sub_ln73_1_fu_815_p2                  |         -|   0|  0|  19|          16|          16|
    |sub_ln73_fu_811_p2                    |         -|   0|  0|  19|          16|          16|
    |sumx_fu_779_p2                        |         -|   0|  0|  19|          16|          16|
    |tmp131_fu_797_p2                      |         -|   0|  0|  22|          15|          15|
    |tmp3_fu_750_p2                        |         -|   0|  0|  22|          15|          15|
    |and_ln68_fu_598_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state143_pp0_stage0_iter141  |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state75_io                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_276                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_347                      |       and|   0|  0|   2|           1|           1|
    |icmp36_fu_671_p2                      |      icmp|   0|  0|  11|           9|           1|
    |icmp39_fu_508_p2                      |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln49_fu_695_p2                   |      icmp|   0|  0|  14|          20|          18|
    |icmp_ln50_fu_677_p2                   |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln68_fu_592_p2                   |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln75_fu_883_p2                   |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln76_fu_947_p2                   |      icmp|   0|  0|  11|           8|           1|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |or_ln75_fu_911_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln76_fu_975_p2                     |        or|   0|  0|   2|           1|           1|
    |index_in_fu_522_p3                    |    select|   0|  0|  20|           1|          20|
    |row_2_fu_530_p3                       |    select|   0|  0|  10|           1|          10|
    |select_ln47_1_fu_490_p3               |    select|   0|  0|  20|           1|          20|
    |select_ln47_2_fu_514_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln47_fu_482_p3                 |    select|   0|  0|  11|           1|           1|
    |select_ln75_fu_903_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln76_fu_967_p3                 |    select|   0|  0|   2|           1|           2|
    |sum_fu_1007_p3                        |    select|   0|  0|   9|           1|           8|
    |sumx_1_fu_917_p3                      |    select|   0|  0|   8|           1|           8|
    |sumy_1_fu_981_p3                      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_fu_897_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln76_fu_961_p2                    |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 747|         523|         458|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |add_ln4918_reg_298                        |   9|          2|   20|         40|
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter141                 |   9|          2|    1|          2|
    |ap_phi_mux_add_ln4918_phi_fu_302_p6       |  14|          3|   20|         60|
    |ap_phi_mux_cmp3515_phi_fu_344_p6          |  14|          3|    1|          3|
    |ap_phi_mux_col12_phi_fu_386_p6            |  14|          3|   11|         33|
    |ap_phi_mux_do_init_phi_fu_258_p6          |  14|          3|    1|          3|
    |ap_phi_mux_dst25_phi_phi_fu_455_p4        |  14|          3|   64|        192|
    |ap_phi_mux_icmp_ln5016_phi_fu_330_p6      |  14|          3|    1|          3|
    |ap_phi_mux_index_in4_phi_fu_414_p6        |  14|          3|   20|         60|
    |ap_phi_mux_index_in_113_phi_fu_372_p6     |  14|          3|   20|         60|
    |ap_phi_mux_index_out_114_phi_fu_358_p6    |  14|          3|   32|         96|
    |ap_phi_mux_indvar_flatten3_phi_fu_428_p6  |  14|          3|   20|         60|
    |ap_phi_mux_row5_phi_fu_400_p6             |  14|          3|   10|         30|
    |ap_phi_mux_row_117_phi_fu_316_p6          |  14|          3|   10|         30|
    |ap_phi_mux_src24_phi_phi_fu_442_p4        |  14|          3|   64|        192|
    |cmp3515_reg_340                           |   9|          2|    1|          2|
    |col12_reg_382                             |   9|          2|   11|         22|
    |dst25_phi_reg_451                         |  14|          3|   64|        192|
    |gmem_blk_n_AR                             |   9|          2|    1|          2|
    |gmem_blk_n_AW                             |   9|          2|    1|          2|
    |gmem_blk_n_B                              |   9|          2|    1|          2|
    |gmem_blk_n_R                              |   9|          2|    1|          2|
    |gmem_blk_n_W                              |   9|          2|    1|          2|
    |icmp_ln5016_reg_326                       |   9|          2|    1|          2|
    |index_in4_reg_410                         |   9|          2|   20|         40|
    |index_in_113_reg_368                      |   9|          2|   20|         40|
    |index_out_114_reg_354                     |   9|          2|   32|         64|
    |index_out_reg_464                         |  14|          3|   32|         96|
    |indvar_flatten3_reg_424                   |   9|          2|   20|         40|
    |row5_reg_396                              |   9|          2|   10|         20|
    |row_117_reg_312                           |   9|          2|   10|         20|
    |src24_phi_reg_438                         |  14|          3|   64|        192|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 400|         87|  588|       1611|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln4918_reg_298         |  20|   0|   20|          0|
    |add_ln49_1_reg_1057        |  20|   0|   20|          0|
    |add_ln49_reg_1124          |  20|   0|   20|          0|
    |and_ln68_reg_1089          |   1|   0|    1|          0|
    |ap_CS_fsm                  |   2|   0|    2|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter116  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter117  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter118  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter119  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter120  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter121  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter122  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter123  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter124  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter125  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter126  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter127  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter128  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter129  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter130  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter131  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter132  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter133  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter134  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter135  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter136  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter137  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter138  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter139  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter140  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter141  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|   0|    1|          0|
    |ap_rst_n_inv               |   1|   0|    1|          0|
    |ap_rst_reg_1               |   1|   0|    1|          0|
    |ap_rst_reg_2               |   1|   0|    1|          0|
    |buffer_1_addr_reg_1078     |  11|   0|   11|          0|
    |buffer_2_addr_reg_1083     |  11|   0|   11|          0|
    |cmp3515_reg_340            |   1|   0|    1|          0|
    |col12_reg_382              |  11|   0|   11|          0|
    |col_reg_1104               |  11|   0|   11|          0|
    |do_init_reg_254            |   1|   0|    1|          0|
    |dst25_phi_reg_451          |  64|   0|   64|          0|
    |gmem_addr_1_reg_1093       |  64|   0|   64|          0|
    |gmem_addr_reg_1072         |  64|   0|   64|          0|
    |icmp36_reg_1109            |   1|   0|    1|          0|
    |icmp_ln49_reg_1129         |   1|   0|    1|          0|
    |icmp_ln5016_reg_326        |   1|   0|    1|          0|
    |icmp_ln50_reg_1114         |   1|   0|    1|          0|
    |index_in4_reg_410          |  20|   0|   20|          0|
    |index_in_113_reg_368       |  20|   0|   20|          0|
    |index_in_1_reg_1099        |  20|   0|   20|          0|
    |index_in_reg_1062          |  20|   0|   20|          0|
    |index_out_114_reg_354      |  32|   0|   32|          0|
    |index_out_reg_464          |  32|   0|   32|          0|
    |indvar_flatten3_reg_424    |  20|   0|   20|          0|
    |pin_reg_1146               |  16|   0|   16|          0|
    |row5_reg_396               |  10|   0|   10|          0|
    |row_117_reg_312            |  10|   0|   10|          0|
    |row_2_reg_1067             |  10|   0|   10|          0|
    |row_reg_1119               |  10|   0|   10|          0|
    |src24_phi_reg_438          |  64|   0|   64|          0|
    |sum_reg_1154               |   9|   0|    9|          0|
    |trunc_ln57_reg_1133        |  15|   0|   15|          0|
    |window_0_1_1_fu_174        |  16|   0|   16|          0|
    |window_0_1_3_reg_1139      |  16|   0|   16|          0|
    |window_0_1_fu_170          |  16|   0|   16|          0|
    |window_1_18_fu_162         |  15|   0|   15|          0|
    |window_1_1_19_fu_166       |  15|   0|   15|          0|
    |window_2_1_1_fu_158        |  16|   0|   16|          0|
    |window_2_1_fu_154          |  16|   0|   16|          0|
    |and_ln68_reg_1089          |  64|  32|    1|          0|
    |buffer_2_addr_reg_1083     |  64|  32|   11|          0|
    |gmem_addr_1_reg_1093       |  64|  32|   64|          0|
    |icmp_ln49_reg_1129         |  64|  32|    1|          0|
    |trunc_ln57_reg_1133        |  64|  32|   15|          0|
    |window_0_1_3_reg_1139      |  64|  32|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1252| 192|  976|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|         sobel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|         sobel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|         sobel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

