// Seed: 3360472807
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7,
    output uwire id_8
);
  uwire id_10 = 1;
  xor primCall (id_8, id_1, id_6, id_4, id_5, id_2, id_3, id_10, id_7);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2;
  assign id_1 = 1 ^ id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_3;
endmodule
