Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64b7767a2c664bbb9a2c4e04809e06bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot count3_tb_rtl_limit_behav xil_defaultlib.count3_tb_rtl_limit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl_limit of entity xil_defaultlib.count3 [count3_default]
Compiling architecture rtl_limit of entity xil_defaultlib.count3_tb_rtl_limit
Built simulation snapshot count3_tb_rtl_limit_behav
