/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [10:0] celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_49z;
  reg [16:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  reg [57:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [35:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_0_20z = !(celloutsig_0_13z ? celloutsig_0_4z[4] : celloutsig_0_5z);
  assign celloutsig_0_24z = !(celloutsig_0_14z[5] ? celloutsig_0_9z[11] : celloutsig_0_5z);
  assign celloutsig_0_25z = !(in_data[57] ? celloutsig_0_21z[0] : celloutsig_0_23z[2]);
  assign celloutsig_0_27z = !(celloutsig_0_6z ? celloutsig_0_19z : in_data[6]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z | celloutsig_0_6z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[24]);
  assign celloutsig_0_11z = ~celloutsig_0_9z[5];
  assign celloutsig_1_2z = in_data[135] | celloutsig_1_1z[1];
  assign celloutsig_1_9z = in_data[191] | celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_7z | celloutsig_0_9z[0];
  assign celloutsig_0_49z = celloutsig_0_43z ^ celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_5z ^ celloutsig_0_4z[11];
  assign celloutsig_0_19z = celloutsig_0_14z[6] ^ celloutsig_0_13z;
  assign celloutsig_0_43z = ~(celloutsig_0_11z ^ celloutsig_0_29z[2]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[2] ^ celloutsig_1_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_2z ^ celloutsig_1_9z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z ^ in_data[52]);
  assign celloutsig_0_5z = { in_data[53:50], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } != { celloutsig_0_2z[5:1], 1'h0, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_1z[4:2] != { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[42:38] != { celloutsig_0_2z[4:1], 1'h0 };
  assign celloutsig_1_0z = in_data[169:162] !== in_data[166:159];
  assign celloutsig_0_6z = in_data[84:81] !== { celloutsig_0_2z[3:1], 1'h0 };
  assign celloutsig_1_18z = { celloutsig_1_10z[23:2], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z } !== { celloutsig_1_14z[23:20], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_7z[6:4], celloutsig_1_1z } !== { celloutsig_1_14z[21:13], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_22z = celloutsig_0_16z[10:0] !== { in_data[78:69], celloutsig_0_18z };
  assign celloutsig_0_50z = { celloutsig_0_34z[7], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_29z } | { celloutsig_0_15z[19:6], celloutsig_0_27z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[2:1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } | { in_data[169:155], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_4z[13:2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z } | { in_data[72:69], celloutsig_0_14z };
  assign celloutsig_0_23z = { in_data[18:15], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_10z } | { in_data[91:84], celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_8z = & celloutsig_0_4z[15:0];
  assign celloutsig_0_13z = & celloutsig_0_4z;
  assign celloutsig_0_0z = | in_data[92:87];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z[6:1], 1'h0, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z } >> in_data[87:70];
  assign celloutsig_0_15z = { celloutsig_0_14z[10:1], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_14z } >> { celloutsig_0_2z[6:4], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_14z[6:3] >> { in_data[19], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_9z[12:1] << { celloutsig_0_29z[5:2], celloutsig_0_25z, celloutsig_0_2z[6:1], 1'h0 };
  assign celloutsig_1_1z = in_data[180:173] << { in_data[123:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[3:1], celloutsig_1_4z } << { celloutsig_1_5z[3:2], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_11z[32:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_13z } << { in_data[143:114], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] >> in_data[129:126];
  assign celloutsig_1_7z = celloutsig_1_1z[6:0] >> { in_data[173:172], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_29z = { celloutsig_0_16z[8:1], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_20z } ^ { in_data[74:65], celloutsig_0_27z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_4z = { in_data[35:21], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 58'h000000000000000;
    else if (!clkin_data[32]) celloutsig_1_11z = { in_data[133:106], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_14z = celloutsig_0_9z[17:7];
  assign { celloutsig_0_2z[1], celloutsig_0_2z[6:2] } = { celloutsig_0_1z, in_data[16:12] } ^ { in_data[60], in_data[65:61] };
  assign celloutsig_0_2z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
