#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 29 23:52:16 2021
# Process ID: 5908
# Current directory: C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.runs/synth_1
# Command line: vivado.exe -log vga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl
# Log file: C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.runs/synth_1/vga_top.vds
# Journal file: C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 811.316 ; gain = 234.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/display_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'block_controller' [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:3]
	Parameter RED bound to: 12'b111100000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter PINK bound to: 12'b111100001111 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter LIGHT_BLUE bound to: 12'b000011111111 
	Parameter BRIGHT_GREEN bound to: 12'b000011110000 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter PURPLE bound to: 12'b100000101111 
	Parameter LEFT_WALL_X bound to: 245 - type: integer 
	Parameter RIGHT_WALL_X bound to: 790 - type: integer 
	Parameter CEILING_Y bound to: 35 - type: integer 
	Parameter FLOOR_Y bound to: 515 - type: integer 
	Parameter BOTTOM_OF_GRID_Y bound to: 160 - type: integer 
	Parameter BALL_WIDTH bound to: 5 - type: integer 
	Parameter BALL_HEIGHT bound to: 5 - type: integer 
	Parameter PADDLE_WIDTH bound to: 25 - type: integer 
	Parameter PADDLE_HEIGHT bound to: 5 - type: integer 
	Parameter INIT_0 bound to: 3'b000 
	Parameter INIT_1 bound to: 3'b001 
	Parameter PHASE_1 bound to: 3'b010 
	Parameter PHASE_2 bound to: 3'b011 
	Parameter PHASE_3 bound to: 3'b100 
	Parameter WIN bound to: 3'b101 
	Parameter LOSE bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:203]
WARNING: [Synth 8-6090] variable 'ball_y_direction' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:304]
WARNING: [Synth 8-6090] variable 'ball_x_direction' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:308]
WARNING: [Synth 8-6090] variable 'ball_y_direction' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:312]
WARNING: [Synth 8-6090] variable 'ball_y_direction' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:353]
WARNING: [Synth 8-5856] 3D RAM blocks_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5788] Register ball_speed_reg in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:210]
WARNING: [Synth 8-5788] Register ball_x_direction_reg in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:212]
WARNING: [Synth 8-5788] Register ball_y_direction_reg in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:213]
WARNING: [Synth 8-3848] Net background in module/entity block_controller does not have driver. [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:12]
INFO: [Synth 8-6155] done synthesizing module 'block_controller' (2#1) [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:3]
WARNING: [Synth 8-7023] instance 'sc' of module 'block_controller' has 14 connections declared, but only 13 given [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/vga_top.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/vga_top.v:128]
INFO: [Synth 8-226] default block is never used [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/vga_top.v:138]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (3#1) [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/vga_top.v:24]
WARNING: [Synth 8-3917] design vga_top has port An2 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An3 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An4 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An5 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An6 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port QuadSpiFlashCS driven by constant 1
WARNING: [Synth 8-3331] design block_controller has unconnected port background[11]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[10]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[9]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[8]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[7]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[6]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[5]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[4]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[3]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[2]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[1]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[0]
WARNING: [Synth 8-3331] design block_controller has unconnected port fastClk
WARNING: [Synth 8-3331] design vga_top has unconnected port BtnD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 884.211 ; gain = 307.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 884.211 ; gain = 307.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 884.211 ; gain = 307.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 884.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.srcs/constrs_1/imports/src/nexys4.xdc]
Finished Parsing XDC File [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.srcs/constrs_1/imports/src/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.srcs/constrs_1/imports/src/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1003.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1003.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1003.168 ; gain = 426.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1003.168 ; gain = 426.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1003.168 ; gain = 426.473
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rgb_reg' [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'SSD_reg' [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/vga_top.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1003.168 ; gain = 426.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 4     
	  60 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 60    
	               10 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   8 Input     32 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 59    
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 90    
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	  60 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_top 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module block_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	  60 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 60    
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   8 Input     32 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 59    
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 90    
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	  60 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP ball_x0, operation Mode is: C+A*B.
DSP Report: operator ball_x0 is absorbed into DSP ball_x0.
DSP Report: operator ball_x1 is absorbed into DSP ball_x0.
DSP Report: Generating DSP ball_y0, operation Mode is: C+A*B.
DSP Report: operator ball_y0 is absorbed into DSP ball_y0.
DSP Report: operator ball_y1 is absorbed into DSP ball_y0.
WARNING: [Synth 8-3917] design vga_top has port An2 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An3 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An4 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An5 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port An6 driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port QuadSpiFlashCS driven by constant 1
WARNING: [Synth 8-3331] design block_controller has unconnected port background[11]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[10]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[9]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[8]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[7]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[6]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[5]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[4]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[3]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[2]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[1]
WARNING: [Synth 8-3331] design block_controller has unconnected port background[0]
WARNING: [Synth 8-3331] design block_controller has unconnected port fastClk
WARNING: [Synth 8-3331] design vga_top has unconnected port BtnD
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[2]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[10]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[11]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[12]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[13]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[14]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[15]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[16]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[17]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[18]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[19]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[20]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[21]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[22]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[23]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[24]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[25]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[26]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[27]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[28]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[29]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[30]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[31]' (FDE) to 'sc/ball_speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[3]' (FDE) to 'sc/ball_speed_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[4]' (FDE) to 'sc/ball_speed_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[5]' (FDE) to 'sc/ball_speed_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[6]' (FDE) to 'sc/ball_speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[7]' (FDE) to 'sc/ball_speed_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc/ball_speed_reg[8]' (FDE) to 'sc/ball_speed_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\ball_speed_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\flag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\paddle_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\paddle_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\paddle_y_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\paddle_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\paddle_y_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\paddle_y_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\paddle_y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\paddle_y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\paddle_y_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\paddle_y_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[0][0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[1][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[2][0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[3][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[4][0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[0][1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[1][1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[2][1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[3][1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[4][1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[0][2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[1][2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[2][2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[3][2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[4][2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[1][3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[2][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[3][3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[4][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[0][4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[1][4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[2][4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[3][4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[4][4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[0][5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[1][5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[2][5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[3][5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[4][5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[0][6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[1][6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[2][6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[3][6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[4][6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[0][7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[1][7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[2][7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[3][7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[4][7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[0][8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[1][8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[2][8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[3][8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[4][8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[0][9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[1][9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[2][9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[3][9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[4][9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[0][10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[1][10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[2][10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[3][10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[4][10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[0][11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[1][11][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[2][11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\blocks_reg[3][11][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\blocks_reg[4][11][1] )
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[0]' (LD) to 'sc/rgb_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[1]' (LD) to 'sc/rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[2]' (LD) to 'sc/rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[4]' (LD) to 'sc/rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[6]' (LD) to 'sc/rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[8]' (LD) to 'sc/rgb_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc/rgb_reg[9]' (LD) to 'sc/rgb_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_y_direction_reg[9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\ball_x_direction_reg[9]_LDC )
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[9]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[9]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[8]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[8]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[7]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[7]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[6]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[6]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[5]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[5]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[4]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[4]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[3]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[3]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[2]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[2]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[1]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[1]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[0]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[0]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_x_direction_reg[0]_P) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[9]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[9]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[8]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[8]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[7]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[7]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[6]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[6]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[5]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[5]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[4]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[4]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[3]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[3]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[2]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[2]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[1]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[1]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[0]_LDC) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[0]_C) is unused and will be removed from module block_controller.
WARNING: [Synth 8-3332] Sequential element (ball_y_direction_reg[0]_P) is unused and will be removed from module block_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:43 . Memory (MB): peak = 1003.168 ; gain = 426.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|block_controller | C+A*B       | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|block_controller | C+A*B       | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:148]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/src/block_controller.v:148]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:13 . Memory (MB): peak = 1028.023 ; gain = 451.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:14 . Memory (MB): peak = 1039.863 ; gain = 463.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:17 . Memory (MB): peak = 1098.543 ; gain = 521.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:30 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:30 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:31 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:31 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:31 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:31 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   281|
|3     |DSP48E1 |     2|
|4     |LUT1    |    91|
|5     |LUT2    |   359|
|6     |LUT3    |   384|
|7     |LUT4    |   443|
|8     |LUT5    |   439|
|9     |LUT6    |   544|
|10    |MUXF7   |     6|
|11    |MUXF8   |     2|
|12    |FDCE    |    90|
|13    |FDPE    |     4|
|14    |FDRE    |    65|
|15    |FDSE    |     7|
|16    |LD      |     9|
|17    |IBUF    |     5|
|18    |OBUF    |    34|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |  2767|
|2     |  dc     |display_controller |   304|
|3     |  sc     |block_controller   |  2136|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:31 . Memory (MB): peak = 1103.836 ; gain = 527.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:24 . Memory (MB): peak = 1103.836 ; gain = 408.184
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1103.836 ; gain = 527.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1103.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1103.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:51 . Memory (MB): peak = 1103.836 ; gain = 805.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1103.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anjali/Documents/Spring2021/EE354L/354finalproj/EE354FinalProject/atari_breakout/atari_breakout.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 23:55:15 2021...
