Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: GCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GCD.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GCD"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : GCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/GCD.v" into library work
Parsing module <GCD>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GCD>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GCD>.
    Related source file is "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/GCD.v".
        checkLoop = 2'b00
        second = 2'b01
        finished = 2'b10
        setup = 2'b11
    Found 8-bit register for signal <tmp2>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <c>.
    Found 8-bit register for signal <r>.
    Found 8-bit register for signal <tmp>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GCD> synthesized.

Synthesizing Unit <mod_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_2_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_2_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_2_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_2_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_2_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_2_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_2_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_2_o_b[7]_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0324> created at line 0.
    Found 8-bit adder for signal <a[7]_b[7]_add_17_OUT[7:0]> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mod_8u_8u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 4
 8-bit register                                        : 4
# Comparators                                          : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 56
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 8-bit adder carry in                                  : 9
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 56
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 01    | 01
 10    | 10
 00    | 11
-------------------

Optimizing unit <GCD> ...

Optimizing unit <mod_8u_8u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GCD, actual ratio is 2.
FlipFlop tmp2_0 has been replicated 2 time(s)
FlipFlop tmp2_1 has been replicated 2 time(s)
FlipFlop tmp2_2 has been replicated 3 time(s)
FlipFlop tmp2_3 has been replicated 2 time(s)
FlipFlop tmp2_4 has been replicated 2 time(s)
FlipFlop tmp2_5 has been replicated 2 time(s)
FlipFlop tmp2_6 has been replicated 2 time(s)
FlipFlop tmp2_7 has been replicated 2 time(s)
FlipFlop tmp_5 has been replicated 1 time(s)
FlipFlop tmp_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GCD.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 264
#      INV                         : 1
#      LUT2                        : 5
#      LUT3                        : 30
#      LUT4                        : 12
#      LUT5                        : 66
#      LUT6                        : 102
#      MUXCY                       : 18
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 53
#      FD                          : 2
#      FDE                         : 51
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 16
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  11440     0%  
 Number of Slice LUTs:                  216  out of   5720     3%  
    Number used as Logic:               216  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    240
   Number with an unused Flip Flop:     187  out of    240    77%  
   Number with an unused LUT:            24  out of    240    10%  
   Number of fully used LUT-FF pairs:    29  out of    240    12%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    102    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.741ns (Maximum Frequency: 63.530MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.741ns (frequency: 63.530MHz)
  Total number of paths / destination ports: 35347796 / 104
-------------------------------------------------------------------------
Delay:               15.741ns (Levels of Logic = 15)
  Source:            tmp2_5_1 (FF)
  Destination:       r_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tmp2_5_1 to r_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  tmp2_5_1 (tmp2_5_1)
     LUT6:I0->O            7   0.203   0.878  tmp[7]_tmp2[7]_mod_3/BUS_0003_INV_34_o1_SW1 (N93)
     LUT6:I4->O            6   0.203   0.973  tmp[7]_tmp2[7]_mod_3/BUS_0003_INV_34_o1 (tmp[7]_tmp2[7]_mod_3/BUS_0003_INV_34_o)
     LUT6:I3->O           13   0.205   0.933  tmp[7]_tmp2[7]_mod_3/BUS_0004_INV_49_o1 (tmp[7]_tmp2[7]_mod_3/BUS_0004_INV_49_o)
     LUT5:I4->O            5   0.205   0.715  tmp[7]_tmp2[7]_mod_3/BUS_0005_INV_63_o2 (tmp[7]_tmp2[7]_mod_3/BUS_0005_INV_63_o1)
     LUT5:I4->O            2   0.205   0.721  tmp[7]_tmp2[7]_mod_3/Mmux_a[0]_GND_2_o_MUX_150_o1711 (tmp[7]_tmp2[7]_mod_3/a[7]_GND_2_o_MUX_143_o)
     LUT6:I4->O           18   0.203   1.050  tmp[7]_tmp2[7]_mod_3/BUS_0006_INV_76_o11 (tmp[7]_tmp2[7]_mod_3/BUS_0006_INV_76_o)
     LUT5:I4->O            6   0.205   0.973  tmp[7]_tmp2[7]_mod_3/BUS_0007_INV_88_o24_SW2 (N50)
     LUT6:I3->O           11   0.205   0.883  tmp[7]_tmp2[7]_mod_3/BUS_0007_INV_88_o24 (tmp[7]_tmp2[7]_mod_3/BUS_0007_INV_88_o)
     LUT6:I5->O            2   0.205   0.864  tmp[7]_tmp2[7]_mod_3/BUS_0008_INV_99_o2 (tmp[7]_tmp2[7]_mod_3/BUS_0008_INV_99_o1)
     LUT5:I1->O           15   0.203   0.982  tmp[7]_tmp2[7]_mod_3/BUS_0008_INV_99_o1 (tmp[7]_tmp2[7]_mod_3/BUS_0008_INV_99_o2)
     LUT6:I5->O           14   0.205   0.957  tmp[7]_tmp2[7]_mod_3/Mmux_n032271 (tmp[7]_tmp2[7]_mod_3/n0322<6>)
     MUXCY:DI->O           0   0.145   0.000  tmp[7]_tmp2[7]_mod_3/Madd_a[7]_b[7]_add_17_OUT[7:0]_Madd_cy<6> (tmp[7]_tmp2[7]_mod_3/Madd_a[7]_b[7]_add_17_OUT[7:0]_Madd_cy<6>)
     XORCY:CI->O           2   0.180   0.617  tmp[7]_tmp2[7]_mod_3/Madd_a[7]_b[7]_add_17_OUT[7:0]_Madd_xor<7> (tmp[7]_tmp2[7]_mod_3/a[7]_b[7]_add_17_OUT[7:0]<7>)
     LUT5:I4->O            1   0.205   0.684  tmp[7]_tmp2[7]_mod_3/BUS_0009_INV_109_o24_SW6 (N117)
     LUT5:I3->O            1   0.203   0.000  tmp[7]_tmp2[7]_mod_3/Mmux_o81 (tmp[7]_tmp2[7]_mod_3_OUT<7>)
     FDE:D                     0.102          r_7
    ----------------------------------------
    Total                     15.741ns (3.529ns logic, 12.212ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 2)
  Source:            a<0> (PAD)
  Destination:       tmp_0 (FF)
  Destination Clock: clk rising

  Data Path: a<0> to tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  a_0_IBUF (a_0_IBUF)
     LUT3:I2->O            1   0.205   0.000  Mmux_state[1]_a[7]_wide_mux_4_OUT11 (state[1]_a[7]_wide_mux_4_OUT<0>)
     FDE:D                     0.102          tmp_0
    ----------------------------------------
    Total                      2.109ns (1.529ns logic, 0.580ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            c_7 (FF)
  Destination:       c<7> (PAD)
  Source Clock:      clk rising

  Data Path: c_7 to c<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  c_7 (c_7)
     OBUF:I->O                 2.571          c_7_OBUF (c<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.741|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.21 secs
 
--> 


Total memory usage is 482604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

