
nRF24L01_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c40  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20400000  00402c40  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000104  2040084c  0040348c  0002084c  2**2
                  ALLOC
  3 .stack        00002000  20400950  00403590  0002084c  2**0
                  ALLOC
  4 .heap         00000200  20402950  00405590  0002084c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002087a  2**0
                  CONTENTS, READONLY
  7 .debug_info   000147b9  00000000  00000000  000208d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002cb2  00000000  00000000  0003508c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004a33  00000000  00000000  00037d3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ab8  00000000  00000000  0003c771  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ae8  00000000  00000000  0003d229  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001fa75  00000000  00000000  0003dd11  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b154  00000000  00000000  0005d786  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00094586  00000000  00000000  000688da  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000206c  00000000  00000000  000fce60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 29 40 20 01 09 40 00 fd 08 40 00 fd 08 40 00     P)@ ..@...@...@.
  400010:	fd 08 40 00 fd 08 40 00 fd 08 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	fd 08 40 00 fd 08 40 00 00 00 00 00 fd 08 40 00     ..@...@.......@.
  40003c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40004c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40005c:	fd 08 40 00 fd 08 40 00 00 00 00 00 59 07 40 00     ..@...@.....Y.@.
  40006c:	6d 07 40 00 81 07 40 00 fd 08 40 00 fd 08 40 00     m.@...@...@...@.
  40007c:	fd 08 40 00 95 07 40 00 a9 07 40 00 fd 08 40 00     ..@...@...@...@.
  40008c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40009c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  4000ac:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  4000bc:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  4000cc:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  4000dc:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  4000ec:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  4000fc:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40010c:	fd 08 40 00 fd 08 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ......@...@...@.
  40012c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40013c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40014c:	fd 08 40 00 fd 08 40 00 fd 08 40 00 fd 08 40 00     ..@...@...@...@.
  40015c:	fd 08 40 00 fd 08 40 00 fd 08 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	2040084c 	.word	0x2040084c
  400184:	00000000 	.word	0x00000000
  400188:	00402c40 	.word	0x00402c40

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00402c40 	.word	0x00402c40
  4001c8:	20400850 	.word	0x20400850
  4001cc:	00402c40 	.word	0x00402c40
  4001d0:	00000000 	.word	0x00000000

004001d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001d8:	b980      	cbnz	r0, 4001fc <_read+0x28>
  4001da:	460c      	mov	r4, r1
  4001dc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001de:	2a00      	cmp	r2, #0
  4001e0:	dd0f      	ble.n	400202 <_read+0x2e>
  4001e2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001e4:	4e08      	ldr	r6, [pc, #32]	; (400208 <_read+0x34>)
  4001e6:	4d09      	ldr	r5, [pc, #36]	; (40020c <_read+0x38>)
  4001e8:	6830      	ldr	r0, [r6, #0]
  4001ea:	4621      	mov	r1, r4
  4001ec:	682b      	ldr	r3, [r5, #0]
  4001ee:	4798      	blx	r3
		ptr++;
  4001f0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001f2:	42bc      	cmp	r4, r7
  4001f4:	d1f8      	bne.n	4001e8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001f6:	4640      	mov	r0, r8
  4001f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001fc:	f04f 38ff 	mov.w	r8, #4294967295
  400200:	e7f9      	b.n	4001f6 <_read+0x22>
	for (; len > 0; --len) {
  400202:	4680      	mov	r8, r0
  400204:	e7f7      	b.n	4001f6 <_read+0x22>
  400206:	bf00      	nop
  400208:	2040091c 	.word	0x2040091c
  40020c:	20400914 	.word	0x20400914

00400210 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400210:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400212:	010b      	lsls	r3, r1, #4
  400214:	4293      	cmp	r3, r2
  400216:	d914      	bls.n	400242 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400218:	00c9      	lsls	r1, r1, #3
  40021a:	084b      	lsrs	r3, r1, #1
  40021c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400220:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400224:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400226:	1e5c      	subs	r4, r3, #1
  400228:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40022c:	428c      	cmp	r4, r1
  40022e:	d901      	bls.n	400234 <usart_set_async_baudrate+0x24>
		return 1;
  400230:	2001      	movs	r0, #1
  400232:	e017      	b.n	400264 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400234:	6841      	ldr	r1, [r0, #4]
  400236:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40023a:	6041      	str	r1, [r0, #4]
  40023c:	e00c      	b.n	400258 <usart_set_async_baudrate+0x48>
		return 1;
  40023e:	2001      	movs	r0, #1
  400240:	e010      	b.n	400264 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400242:	0859      	lsrs	r1, r3, #1
  400244:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400248:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40024c:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40024e:	1e5c      	subs	r4, r3, #1
  400250:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400254:	428c      	cmp	r4, r1
  400256:	d8f2      	bhi.n	40023e <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400258:	0412      	lsls	r2, r2, #16
  40025a:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40025e:	431a      	orrs	r2, r3
  400260:	6202      	str	r2, [r0, #32]

	return 0;
  400262:	2000      	movs	r0, #0
}
  400264:	f85d 4b04 	ldr.w	r4, [sp], #4
  400268:	4770      	bx	lr
	...

0040026c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40026c:	4b08      	ldr	r3, [pc, #32]	; (400290 <usart_reset+0x24>)
  40026e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400272:	2300      	movs	r3, #0
  400274:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400276:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400278:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40027a:	2388      	movs	r3, #136	; 0x88
  40027c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40027e:	2324      	movs	r3, #36	; 0x24
  400280:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400282:	f44f 7380 	mov.w	r3, #256	; 0x100
  400286:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400288:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40028c:	6003      	str	r3, [r0, #0]
  40028e:	4770      	bx	lr
  400290:	55534100 	.word	0x55534100

00400294 <usart_init_rs232>:
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	4605      	mov	r5, r0
  400298:	460c      	mov	r4, r1
  40029a:	4616      	mov	r6, r2
	usart_reset(p_usart);
  40029c:	4b0f      	ldr	r3, [pc, #60]	; (4002dc <usart_init_rs232+0x48>)
  40029e:	4798      	blx	r3
	ul_reg_val = 0;
  4002a0:	2200      	movs	r2, #0
  4002a2:	4b0f      	ldr	r3, [pc, #60]	; (4002e0 <usart_init_rs232+0x4c>)
  4002a4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4002a6:	b1a4      	cbz	r4, 4002d2 <usart_init_rs232+0x3e>
  4002a8:	4632      	mov	r2, r6
  4002aa:	6821      	ldr	r1, [r4, #0]
  4002ac:	4628      	mov	r0, r5
  4002ae:	4b0d      	ldr	r3, [pc, #52]	; (4002e4 <usart_init_rs232+0x50>)
  4002b0:	4798      	blx	r3
  4002b2:	4602      	mov	r2, r0
  4002b4:	b978      	cbnz	r0, 4002d6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4002b6:	6863      	ldr	r3, [r4, #4]
  4002b8:	68a1      	ldr	r1, [r4, #8]
  4002ba:	430b      	orrs	r3, r1
  4002bc:	6921      	ldr	r1, [r4, #16]
  4002be:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4002c0:	68e1      	ldr	r1, [r4, #12]
  4002c2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4002c4:	4906      	ldr	r1, [pc, #24]	; (4002e0 <usart_init_rs232+0x4c>)
  4002c6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4002c8:	6869      	ldr	r1, [r5, #4]
  4002ca:	430b      	orrs	r3, r1
  4002cc:	606b      	str	r3, [r5, #4]
}
  4002ce:	4610      	mov	r0, r2
  4002d0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4002d2:	2201      	movs	r2, #1
  4002d4:	e7fb      	b.n	4002ce <usart_init_rs232+0x3a>
  4002d6:	2201      	movs	r2, #1
  4002d8:	e7f9      	b.n	4002ce <usart_init_rs232+0x3a>
  4002da:	bf00      	nop
  4002dc:	0040026d 	.word	0x0040026d
  4002e0:	20400868 	.word	0x20400868
  4002e4:	00400211 	.word	0x00400211

004002e8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4002e8:	2340      	movs	r3, #64	; 0x40
  4002ea:	6003      	str	r3, [r0, #0]
  4002ec:	4770      	bx	lr

004002ee <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4002ee:	2310      	movs	r3, #16
  4002f0:	6003      	str	r3, [r0, #0]
  4002f2:	4770      	bx	lr

004002f4 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4002f4:	6943      	ldr	r3, [r0, #20]
  4002f6:	f013 0f02 	tst.w	r3, #2
  4002fa:	d004      	beq.n	400306 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4002fc:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400300:	61c1      	str	r1, [r0, #28]
	return 0;
  400302:	2000      	movs	r0, #0
  400304:	4770      	bx	lr
		return 1;
  400306:	2001      	movs	r0, #1
}
  400308:	4770      	bx	lr

0040030a <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40030a:	6943      	ldr	r3, [r0, #20]
  40030c:	f013 0f01 	tst.w	r3, #1
  400310:	d005      	beq.n	40031e <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400312:	6983      	ldr	r3, [r0, #24]
  400314:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400318:	600b      	str	r3, [r1, #0]
	return 0;
  40031a:	2000      	movs	r0, #0
  40031c:	4770      	bx	lr
		return 1;
  40031e:	2001      	movs	r0, #1
}
  400320:	4770      	bx	lr
	...

00400324 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400324:	3801      	subs	r0, #1
  400326:	2802      	cmp	r0, #2
  400328:	d815      	bhi.n	400356 <_write+0x32>
{
  40032a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40032e:	460e      	mov	r6, r1
  400330:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400332:	b19a      	cbz	r2, 40035c <_write+0x38>
  400334:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400336:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400370 <_write+0x4c>
  40033a:	4f0c      	ldr	r7, [pc, #48]	; (40036c <_write+0x48>)
  40033c:	f8d8 0000 	ldr.w	r0, [r8]
  400340:	f815 1b01 	ldrb.w	r1, [r5], #1
  400344:	683b      	ldr	r3, [r7, #0]
  400346:	4798      	blx	r3
  400348:	2800      	cmp	r0, #0
  40034a:	db0a      	blt.n	400362 <_write+0x3e>
  40034c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40034e:	3c01      	subs	r4, #1
  400350:	d1f4      	bne.n	40033c <_write+0x18>
  400352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400356:	f04f 30ff 	mov.w	r0, #4294967295
  40035a:	4770      	bx	lr
	for (; len != 0; --len) {
  40035c:	4610      	mov	r0, r2
  40035e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400362:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40036a:	bf00      	nop
  40036c:	20400918 	.word	0x20400918
  400370:	2040091c 	.word	0x2040091c

00400374 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400374:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400376:	4b07      	ldr	r3, [pc, #28]	; (400394 <spi_enable_clock+0x20>)
  400378:	4298      	cmp	r0, r3
  40037a:	d003      	beq.n	400384 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  40037c:	4b06      	ldr	r3, [pc, #24]	; (400398 <spi_enable_clock+0x24>)
  40037e:	4298      	cmp	r0, r3
  400380:	d004      	beq.n	40038c <spi_enable_clock+0x18>
  400382:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400384:	2015      	movs	r0, #21
  400386:	4b05      	ldr	r3, [pc, #20]	; (40039c <spi_enable_clock+0x28>)
  400388:	4798      	blx	r3
  40038a:	bd08      	pop	{r3, pc}
  40038c:	202a      	movs	r0, #42	; 0x2a
  40038e:	4b03      	ldr	r3, [pc, #12]	; (40039c <spi_enable_clock+0x28>)
  400390:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400392:	e7f6      	b.n	400382 <spi_enable_clock+0xe>
  400394:	40008000 	.word	0x40008000
  400398:	40058000 	.word	0x40058000
  40039c:	004008dd 	.word	0x004008dd

004003a0 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4003a0:	6843      	ldr	r3, [r0, #4]
  4003a2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4003a6:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4003a8:	6843      	ldr	r3, [r0, #4]
  4003aa:	0409      	lsls	r1, r1, #16
  4003ac:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4003b0:	4319      	orrs	r1, r3
  4003b2:	6041      	str	r1, [r0, #4]
  4003b4:	4770      	bx	lr

004003b6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4003b6:	b932      	cbnz	r2, 4003c6 <spi_set_clock_polarity+0x10>
  4003b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4003bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003be:	f023 0301 	bic.w	r3, r3, #1
  4003c2:	6303      	str	r3, [r0, #48]	; 0x30
  4003c4:	4770      	bx	lr
  4003c6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4003ca:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003cc:	f043 0301 	orr.w	r3, r3, #1
  4003d0:	6303      	str	r3, [r0, #48]	; 0x30
  4003d2:	4770      	bx	lr

004003d4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4003d4:	b932      	cbnz	r2, 4003e4 <spi_set_clock_phase+0x10>
  4003d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4003da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003dc:	f023 0302 	bic.w	r3, r3, #2
  4003e0:	6303      	str	r3, [r0, #48]	; 0x30
  4003e2:	4770      	bx	lr
  4003e4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4003e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003ea:	f043 0302 	orr.w	r3, r3, #2
  4003ee:	6303      	str	r3, [r0, #48]	; 0x30
  4003f0:	4770      	bx	lr

004003f2 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4003f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4003f6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4003fc:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4003fe:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400400:	431a      	orrs	r2, r3
  400402:	630a      	str	r2, [r1, #48]	; 0x30
  400404:	4770      	bx	lr

00400406 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  400406:	b17a      	cbz	r2, 400428 <spi_set_baudrate_div+0x22>
{
  400408:	b410      	push	{r4}
  40040a:	4614      	mov	r4, r2
  40040c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400410:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400412:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400416:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400418:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40041a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40041e:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400420:	2000      	movs	r0, #0
}
  400422:	f85d 4b04 	ldr.w	r4, [sp], #4
  400426:	4770      	bx	lr
        return -1;
  400428:	f04f 30ff 	mov.w	r0, #4294967295
  40042c:	4770      	bx	lr

0040042e <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  40042e:	b410      	push	{r4}
  400430:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400434:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400436:	b280      	uxth	r0, r0
  400438:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40043a:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  40043c:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400440:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400444:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  400446:	f85d 4b04 	ldr.w	r4, [sp], #4
  40044a:	4770      	bx	lr

0040044c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40044c:	6943      	ldr	r3, [r0, #20]
  40044e:	f013 0f02 	tst.w	r3, #2
  400452:	d002      	beq.n	40045a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400454:	61c1      	str	r1, [r0, #28]
	return 0;
  400456:	2000      	movs	r0, #0
  400458:	4770      	bx	lr
		return 1;
  40045a:	2001      	movs	r0, #1
}
  40045c:	4770      	bx	lr

0040045e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40045e:	6943      	ldr	r3, [r0, #20]
  400460:	f013 0f01 	tst.w	r3, #1
  400464:	d003      	beq.n	40046e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400466:	6983      	ldr	r3, [r0, #24]
  400468:	700b      	strb	r3, [r1, #0]
	return 0;
  40046a:	2000      	movs	r0, #0
  40046c:	4770      	bx	lr
		return 1;
  40046e:	2001      	movs	r0, #1
}
  400470:	4770      	bx	lr
	...

00400474 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400474:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  400476:	4810      	ldr	r0, [pc, #64]	; (4004b8 <sysclk_init+0x44>)
  400478:	4b10      	ldr	r3, [pc, #64]	; (4004bc <sysclk_init+0x48>)
  40047a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40047c:	213e      	movs	r1, #62	; 0x3e
  40047e:	2000      	movs	r0, #0
  400480:	4b0f      	ldr	r3, [pc, #60]	; (4004c0 <sysclk_init+0x4c>)
  400482:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400484:	4c0f      	ldr	r4, [pc, #60]	; (4004c4 <sysclk_init+0x50>)
  400486:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400488:	2800      	cmp	r0, #0
  40048a:	d0fc      	beq.n	400486 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40048c:	4b0e      	ldr	r3, [pc, #56]	; (4004c8 <sysclk_init+0x54>)
  40048e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400490:	4a0e      	ldr	r2, [pc, #56]	; (4004cc <sysclk_init+0x58>)
  400492:	4b0f      	ldr	r3, [pc, #60]	; (4004d0 <sysclk_init+0x5c>)
  400494:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400496:	4c0f      	ldr	r4, [pc, #60]	; (4004d4 <sysclk_init+0x60>)
  400498:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40049a:	2800      	cmp	r0, #0
  40049c:	d0fc      	beq.n	400498 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40049e:	2002      	movs	r0, #2
  4004a0:	4b0d      	ldr	r3, [pc, #52]	; (4004d8 <sysclk_init+0x64>)
  4004a2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004a4:	2000      	movs	r0, #0
  4004a6:	4b0d      	ldr	r3, [pc, #52]	; (4004dc <sysclk_init+0x68>)
  4004a8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004aa:	4b0d      	ldr	r3, [pc, #52]	; (4004e0 <sysclk_init+0x6c>)
  4004ac:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  4004ae:	4802      	ldr	r0, [pc, #8]	; (4004b8 <sysclk_init+0x44>)
  4004b0:	4b02      	ldr	r3, [pc, #8]	; (4004bc <sysclk_init+0x48>)
  4004b2:	4798      	blx	r3
  4004b4:	bd10      	pop	{r4, pc}
  4004b6:	bf00      	nop
  4004b8:	08f0d180 	.word	0x08f0d180
  4004bc:	00400ad5 	.word	0x00400ad5
  4004c0:	00400859 	.word	0x00400859
  4004c4:	004008ad 	.word	0x004008ad
  4004c8:	004008bd 	.word	0x004008bd
  4004cc:	20183f01 	.word	0x20183f01
  4004d0:	400e0600 	.word	0x400e0600
  4004d4:	004008cd 	.word	0x004008cd
  4004d8:	004007bd 	.word	0x004007bd
  4004dc:	004007f5 	.word	0x004007f5
  4004e0:	004009c9 	.word	0x004009c9

004004e4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4004e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4004e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004ea:	4b7d      	ldr	r3, [pc, #500]	; (4006e0 <board_init+0x1fc>)
  4004ec:	605a      	str	r2, [r3, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4004ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4004f2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  4004f6:	4b7b      	ldr	r3, [pc, #492]	; (4006e4 <board_init+0x200>)
  4004f8:	2100      	movs	r1, #0
  4004fa:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  4004fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400502:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  400506:	695a      	ldr	r2, [r3, #20]
  400508:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40050c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  40050e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400512:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  400516:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40051a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  40051e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  400522:	f3c7 354e 	ubfx	r5, r7, #13, #15
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  400526:	f3c7 07c9 	ubfx	r7, r7, #3, #10
  40052a:	016e      	lsls	r6, r5, #5
  40052c:	ea4f 7c87 	mov.w	ip, r7, lsl #30
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  400530:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
  400534:	461c      	mov	r4, r3
  400536:	ea06 000e 	and.w	r0, r6, lr
  40053a:	4662      	mov	r2, ip
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  40053c:	463b      	mov	r3, r7
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  40053e:	ea40 0102 	orr.w	r1, r0, r2
  400542:	f8c4 1260 	str.w	r1, [r4, #608]	; 0x260
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
  400546:	3b01      	subs	r3, #1
  400548:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
  40054c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400550:	d1f5      	bne.n	40053e <board_init+0x5a>
    } while(sets-- != 0U);
  400552:	3d01      	subs	r5, #1
  400554:	3e20      	subs	r6, #32
  400556:	f1b5 3fff 	cmp.w	r5, #4294967295
  40055a:	d1ec      	bne.n	400536 <board_init+0x52>
  40055c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  400560:	4b60      	ldr	r3, [pc, #384]	; (4006e4 <board_init+0x200>)
  400562:	695a      	ldr	r2, [r3, #20]
  400564:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400568:	615a      	str	r2, [r3, #20]
  40056a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40056e:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400572:	4a5d      	ldr	r2, [pc, #372]	; (4006e8 <board_init+0x204>)
  400574:	495d      	ldr	r1, [pc, #372]	; (4006ec <board_init+0x208>)
  400576:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400578:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40057c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
  40057e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400582:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400586:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40058a:	f022 0201 	bic.w	r2, r2, #1
  40058e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400592:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400596:	f022 0201 	bic.w	r2, r2, #1
  40059a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  40059e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4005a2:	f3bf 8f6f 	isb	sy
  4005a6:	200a      	movs	r0, #10
  4005a8:	4c51      	ldr	r4, [pc, #324]	; (4006f0 <board_init+0x20c>)
  4005aa:	47a0      	blx	r4
  4005ac:	200b      	movs	r0, #11
  4005ae:	47a0      	blx	r4
  4005b0:	200c      	movs	r0, #12
  4005b2:	47a0      	blx	r4
  4005b4:	2010      	movs	r0, #16
  4005b6:	47a0      	blx	r4
  4005b8:	2011      	movs	r0, #17
  4005ba:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4005bc:	4b4d      	ldr	r3, [pc, #308]	; (4006f4 <board_init+0x210>)
  4005be:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005c2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005c4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005c8:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4005ca:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4005ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4005d2:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4005d8:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4005da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005de:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4005e0:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4005e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4005e6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4005e8:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4005ec:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4005f0:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4005f4:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4005f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4005fa:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4005fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400602:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400606:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400608:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40060c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40060e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400610:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400614:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400616:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40061a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40061c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40061e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400622:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400624:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400626:	4934      	ldr	r1, [pc, #208]	; (4006f8 <board_init+0x214>)
  400628:	f8d1 3114 	ldr.w	r3, [r1, #276]	; 0x114
  40062c:	f043 0310 	orr.w	r3, r3, #16
  400630:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
		base->PIO_PUDR = mask;
  400634:	4b31      	ldr	r3, [pc, #196]	; (4006fc <board_init+0x218>)
  400636:	2110      	movs	r1, #16
  400638:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40063a:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40063e:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400640:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400642:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400646:	6f18      	ldr	r0, [r3, #112]	; 0x70
  400648:	4308      	orrs	r0, r1
  40064a:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40064c:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40064e:	4308      	orrs	r0, r1
  400650:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400652:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  400654:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400658:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40065c:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40065e:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400662:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400664:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400666:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40066a:	6f18      	ldr	r0, [r3, #112]	; 0x70
  40066c:	4308      	orrs	r0, r1
  40066e:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400670:	6f58      	ldr	r0, [r3, #116]	; 0x74
  400672:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  400676:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400678:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40067a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40067c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400680:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400682:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400684:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400688:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40068a:	4311      	orrs	r1, r2
  40068c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40068e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400690:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400694:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400696:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400698:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40069c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40069e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006a2:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006a4:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4006aa:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4006ac:	4311      	orrs	r1, r2
  4006ae:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006b0:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4006b2:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
  4006b6:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4006b8:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4006ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4006be:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4006c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006c4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006c6:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4006cc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4006ce:	4311      	orrs	r1, r2
  4006d0:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006d2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4006d4:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
  4006d8:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4006da:	605a      	str	r2, [r3, #4]
  4006dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4006de:	bf00      	nop
  4006e0:	400e1850 	.word	0x400e1850
  4006e4:	e000ed00 	.word	0xe000ed00
  4006e8:	400e0c00 	.word	0x400e0c00
  4006ec:	5a00080c 	.word	0x5a00080c
  4006f0:	004008dd 	.word	0x004008dd
  4006f4:	400e1200 	.word	0x400e1200
  4006f8:	40088000 	.word	0x40088000
  4006fc:	400e1000 	.word	0x400e1000

00400700 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400700:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400702:	4770      	bx	lr

00400704 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400704:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400706:	4770      	bx	lr

00400708 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40070c:	4604      	mov	r4, r0
  40070e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400710:	4b0e      	ldr	r3, [pc, #56]	; (40074c <pio_handler_process+0x44>)
  400712:	4798      	blx	r3
  400714:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400716:	4620      	mov	r0, r4
  400718:	4b0d      	ldr	r3, [pc, #52]	; (400750 <pio_handler_process+0x48>)
  40071a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40071c:	4005      	ands	r5, r0
  40071e:	d013      	beq.n	400748 <pio_handler_process+0x40>
  400720:	4c0c      	ldr	r4, [pc, #48]	; (400754 <pio_handler_process+0x4c>)
  400722:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400726:	e003      	b.n	400730 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400728:	42b4      	cmp	r4, r6
  40072a:	d00d      	beq.n	400748 <pio_handler_process+0x40>
  40072c:	3410      	adds	r4, #16
		while (status != 0) {
  40072e:	b15d      	cbz	r5, 400748 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400730:	6820      	ldr	r0, [r4, #0]
  400732:	4540      	cmp	r0, r8
  400734:	d1f8      	bne.n	400728 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400736:	6861      	ldr	r1, [r4, #4]
  400738:	4229      	tst	r1, r5
  40073a:	d0f5      	beq.n	400728 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40073c:	68e3      	ldr	r3, [r4, #12]
  40073e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400740:	6863      	ldr	r3, [r4, #4]
  400742:	ea25 0503 	bic.w	r5, r5, r3
  400746:	e7ef      	b.n	400728 <pio_handler_process+0x20>
  400748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40074c:	00400701 	.word	0x00400701
  400750:	00400705 	.word	0x00400705
  400754:	2040086c 	.word	0x2040086c

00400758 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400758:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40075a:	210a      	movs	r1, #10
  40075c:	4801      	ldr	r0, [pc, #4]	; (400764 <PIOA_Handler+0xc>)
  40075e:	4b02      	ldr	r3, [pc, #8]	; (400768 <PIOA_Handler+0x10>)
  400760:	4798      	blx	r3
  400762:	bd08      	pop	{r3, pc}
  400764:	400e0e00 	.word	0x400e0e00
  400768:	00400709 	.word	0x00400709

0040076c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40076c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40076e:	210b      	movs	r1, #11
  400770:	4801      	ldr	r0, [pc, #4]	; (400778 <PIOB_Handler+0xc>)
  400772:	4b02      	ldr	r3, [pc, #8]	; (40077c <PIOB_Handler+0x10>)
  400774:	4798      	blx	r3
  400776:	bd08      	pop	{r3, pc}
  400778:	400e1000 	.word	0x400e1000
  40077c:	00400709 	.word	0x00400709

00400780 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400780:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400782:	210c      	movs	r1, #12
  400784:	4801      	ldr	r0, [pc, #4]	; (40078c <PIOC_Handler+0xc>)
  400786:	4b02      	ldr	r3, [pc, #8]	; (400790 <PIOC_Handler+0x10>)
  400788:	4798      	blx	r3
  40078a:	bd08      	pop	{r3, pc}
  40078c:	400e1200 	.word	0x400e1200
  400790:	00400709 	.word	0x00400709

00400794 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400794:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400796:	2110      	movs	r1, #16
  400798:	4801      	ldr	r0, [pc, #4]	; (4007a0 <PIOD_Handler+0xc>)
  40079a:	4b02      	ldr	r3, [pc, #8]	; (4007a4 <PIOD_Handler+0x10>)
  40079c:	4798      	blx	r3
  40079e:	bd08      	pop	{r3, pc}
  4007a0:	400e1400 	.word	0x400e1400
  4007a4:	00400709 	.word	0x00400709

004007a8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4007a8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4007aa:	2111      	movs	r1, #17
  4007ac:	4801      	ldr	r0, [pc, #4]	; (4007b4 <PIOE_Handler+0xc>)
  4007ae:	4b02      	ldr	r3, [pc, #8]	; (4007b8 <PIOE_Handler+0x10>)
  4007b0:	4798      	blx	r3
  4007b2:	bd08      	pop	{r3, pc}
  4007b4:	400e1600 	.word	0x400e1600
  4007b8:	00400709 	.word	0x00400709

004007bc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4007bc:	2803      	cmp	r0, #3
  4007be:	d011      	beq.n	4007e4 <pmc_mck_set_division+0x28>
  4007c0:	2804      	cmp	r0, #4
  4007c2:	d012      	beq.n	4007ea <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4007c4:	2802      	cmp	r0, #2
  4007c6:	bf0c      	ite	eq
  4007c8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4007cc:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4007ce:	4a08      	ldr	r2, [pc, #32]	; (4007f0 <pmc_mck_set_division+0x34>)
  4007d0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4007d6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4007d8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4007da:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007dc:	f013 0f08 	tst.w	r3, #8
  4007e0:	d0fb      	beq.n	4007da <pmc_mck_set_division+0x1e>
}
  4007e2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4007e4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4007e8:	e7f1      	b.n	4007ce <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4007ea:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4007ee:	e7ee      	b.n	4007ce <pmc_mck_set_division+0x12>
  4007f0:	400e0600 	.word	0x400e0600

004007f4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4007f4:	4a17      	ldr	r2, [pc, #92]	; (400854 <pmc_switch_mck_to_pllack+0x60>)
  4007f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4007fc:	4318      	orrs	r0, r3
  4007fe:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400800:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400802:	f013 0f08 	tst.w	r3, #8
  400806:	d10a      	bne.n	40081e <pmc_switch_mck_to_pllack+0x2a>
  400808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40080c:	4911      	ldr	r1, [pc, #68]	; (400854 <pmc_switch_mck_to_pllack+0x60>)
  40080e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400810:	f012 0f08 	tst.w	r2, #8
  400814:	d103      	bne.n	40081e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400816:	3b01      	subs	r3, #1
  400818:	d1f9      	bne.n	40080e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40081a:	2001      	movs	r0, #1
  40081c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40081e:	4a0d      	ldr	r2, [pc, #52]	; (400854 <pmc_switch_mck_to_pllack+0x60>)
  400820:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400822:	f023 0303 	bic.w	r3, r3, #3
  400826:	f043 0302 	orr.w	r3, r3, #2
  40082a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40082c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40082e:	f013 0f08 	tst.w	r3, #8
  400832:	d10a      	bne.n	40084a <pmc_switch_mck_to_pllack+0x56>
  400834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400838:	4906      	ldr	r1, [pc, #24]	; (400854 <pmc_switch_mck_to_pllack+0x60>)
  40083a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40083c:	f012 0f08 	tst.w	r2, #8
  400840:	d105      	bne.n	40084e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400842:	3b01      	subs	r3, #1
  400844:	d1f9      	bne.n	40083a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400846:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400848:	4770      	bx	lr
	return 0;
  40084a:	2000      	movs	r0, #0
  40084c:	4770      	bx	lr
  40084e:	2000      	movs	r0, #0
  400850:	4770      	bx	lr
  400852:	bf00      	nop
  400854:	400e0600 	.word	0x400e0600

00400858 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400858:	b9a0      	cbnz	r0, 400884 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40085a:	480e      	ldr	r0, [pc, #56]	; (400894 <pmc_switch_mainck_to_xtal+0x3c>)
  40085c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40085e:	0209      	lsls	r1, r1, #8
  400860:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400862:	4a0d      	ldr	r2, [pc, #52]	; (400898 <pmc_switch_mainck_to_xtal+0x40>)
  400864:	401a      	ands	r2, r3
  400866:	4b0d      	ldr	r3, [pc, #52]	; (40089c <pmc_switch_mainck_to_xtal+0x44>)
  400868:	4313      	orrs	r3, r2
  40086a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40086c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40086e:	4602      	mov	r2, r0
  400870:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400872:	f013 0f01 	tst.w	r3, #1
  400876:	d0fb      	beq.n	400870 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400878:	4a06      	ldr	r2, [pc, #24]	; (400894 <pmc_switch_mainck_to_xtal+0x3c>)
  40087a:	6a11      	ldr	r1, [r2, #32]
  40087c:	4b08      	ldr	r3, [pc, #32]	; (4008a0 <pmc_switch_mainck_to_xtal+0x48>)
  40087e:	430b      	orrs	r3, r1
  400880:	6213      	str	r3, [r2, #32]
  400882:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400884:	4903      	ldr	r1, [pc, #12]	; (400894 <pmc_switch_mainck_to_xtal+0x3c>)
  400886:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400888:	4a06      	ldr	r2, [pc, #24]	; (4008a4 <pmc_switch_mainck_to_xtal+0x4c>)
  40088a:	401a      	ands	r2, r3
  40088c:	4b06      	ldr	r3, [pc, #24]	; (4008a8 <pmc_switch_mainck_to_xtal+0x50>)
  40088e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400890:	620b      	str	r3, [r1, #32]
  400892:	4770      	bx	lr
  400894:	400e0600 	.word	0x400e0600
  400898:	ffc8fffc 	.word	0xffc8fffc
  40089c:	00370001 	.word	0x00370001
  4008a0:	01370000 	.word	0x01370000
  4008a4:	fec8fffc 	.word	0xfec8fffc
  4008a8:	01370002 	.word	0x01370002

004008ac <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4008ac:	4b02      	ldr	r3, [pc, #8]	; (4008b8 <pmc_osc_is_ready_mainck+0xc>)
  4008ae:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008b0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4008b4:	4770      	bx	lr
  4008b6:	bf00      	nop
  4008b8:	400e0600 	.word	0x400e0600

004008bc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4008bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008c0:	4b01      	ldr	r3, [pc, #4]	; (4008c8 <pmc_disable_pllack+0xc>)
  4008c2:	629a      	str	r2, [r3, #40]	; 0x28
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop
  4008c8:	400e0600 	.word	0x400e0600

004008cc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4008cc:	4b02      	ldr	r3, [pc, #8]	; (4008d8 <pmc_is_locked_pllack+0xc>)
  4008ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008d0:	f000 0002 	and.w	r0, r0, #2
  4008d4:	4770      	bx	lr
  4008d6:	bf00      	nop
  4008d8:	400e0600 	.word	0x400e0600

004008dc <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4008dc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4008e0:	4b05      	ldr	r3, [pc, #20]	; (4008f8 <pmc_enable_periph_clk+0x1c>)
  4008e2:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4008e6:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4008ea:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  4008ee:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4008f2:	2000      	movs	r0, #0
  4008f4:	4770      	bx	lr
  4008f6:	bf00      	nop
  4008f8:	400e0600 	.word	0x400e0600

004008fc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4008fc:	e7fe      	b.n	4008fc <Dummy_Handler>
	...

00400900 <Reset_Handler>:
{
  400900:	b500      	push	{lr}
  400902:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400904:	4b25      	ldr	r3, [pc, #148]	; (40099c <Reset_Handler+0x9c>)
  400906:	4a26      	ldr	r2, [pc, #152]	; (4009a0 <Reset_Handler+0xa0>)
  400908:	429a      	cmp	r2, r3
  40090a:	d010      	beq.n	40092e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40090c:	4b25      	ldr	r3, [pc, #148]	; (4009a4 <Reset_Handler+0xa4>)
  40090e:	4a23      	ldr	r2, [pc, #140]	; (40099c <Reset_Handler+0x9c>)
  400910:	429a      	cmp	r2, r3
  400912:	d20c      	bcs.n	40092e <Reset_Handler+0x2e>
  400914:	3b01      	subs	r3, #1
  400916:	1a9b      	subs	r3, r3, r2
  400918:	f023 0303 	bic.w	r3, r3, #3
  40091c:	3304      	adds	r3, #4
  40091e:	4413      	add	r3, r2
  400920:	491f      	ldr	r1, [pc, #124]	; (4009a0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400922:	f851 0b04 	ldr.w	r0, [r1], #4
  400926:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40092a:	429a      	cmp	r2, r3
  40092c:	d1f9      	bne.n	400922 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40092e:	4b1e      	ldr	r3, [pc, #120]	; (4009a8 <Reset_Handler+0xa8>)
  400930:	4a1e      	ldr	r2, [pc, #120]	; (4009ac <Reset_Handler+0xac>)
  400932:	429a      	cmp	r2, r3
  400934:	d20a      	bcs.n	40094c <Reset_Handler+0x4c>
  400936:	3b01      	subs	r3, #1
  400938:	1a9b      	subs	r3, r3, r2
  40093a:	f023 0303 	bic.w	r3, r3, #3
  40093e:	3304      	adds	r3, #4
  400940:	4413      	add	r3, r2
                *pDest++ = 0;
  400942:	2100      	movs	r1, #0
  400944:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400948:	4293      	cmp	r3, r2
  40094a:	d1fb      	bne.n	400944 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40094c:	4a18      	ldr	r2, [pc, #96]	; (4009b0 <Reset_Handler+0xb0>)
  40094e:	4b19      	ldr	r3, [pc, #100]	; (4009b4 <Reset_Handler+0xb4>)
  400950:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400954:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400956:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40095a:	fab3 f383 	clz	r3, r3
  40095e:	095b      	lsrs	r3, r3, #5
  400960:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400962:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400964:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400968:	2200      	movs	r2, #0
  40096a:	4b13      	ldr	r3, [pc, #76]	; (4009b8 <Reset_Handler+0xb8>)
  40096c:	701a      	strb	r2, [r3, #0]
	return flags;
  40096e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400970:	4a12      	ldr	r2, [pc, #72]	; (4009bc <Reset_Handler+0xbc>)
  400972:	6813      	ldr	r3, [r2, #0]
  400974:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400978:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40097a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40097e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400982:	b129      	cbz	r1, 400990 <Reset_Handler+0x90>
		cpu_irq_enable();
  400984:	2201      	movs	r2, #1
  400986:	4b0c      	ldr	r3, [pc, #48]	; (4009b8 <Reset_Handler+0xb8>)
  400988:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  40098a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40098e:	b662      	cpsie	i
        __libc_init_array();
  400990:	4b0b      	ldr	r3, [pc, #44]	; (4009c0 <Reset_Handler+0xc0>)
  400992:	4798      	blx	r3
        main();
  400994:	4b0b      	ldr	r3, [pc, #44]	; (4009c4 <Reset_Handler+0xc4>)
  400996:	4798      	blx	r3
  400998:	e7fe      	b.n	400998 <Reset_Handler+0x98>
  40099a:	bf00      	nop
  40099c:	20400000 	.word	0x20400000
  4009a0:	00402c40 	.word	0x00402c40
  4009a4:	2040084c 	.word	0x2040084c
  4009a8:	20400950 	.word	0x20400950
  4009ac:	2040084c 	.word	0x2040084c
  4009b0:	e000ed00 	.word	0xe000ed00
  4009b4:	00400000 	.word	0x00400000
  4009b8:	20400000 	.word	0x20400000
  4009bc:	e000ed88 	.word	0xe000ed88
  4009c0:	00400ea9 	.word	0x00400ea9
  4009c4:	00400d61 	.word	0x00400d61

004009c8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4009c8:	4b3b      	ldr	r3, [pc, #236]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  4009ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009cc:	f003 0303 	and.w	r3, r3, #3
  4009d0:	2b01      	cmp	r3, #1
  4009d2:	d01d      	beq.n	400a10 <SystemCoreClockUpdate+0x48>
  4009d4:	b183      	cbz	r3, 4009f8 <SystemCoreClockUpdate+0x30>
  4009d6:	2b02      	cmp	r3, #2
  4009d8:	d036      	beq.n	400a48 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4009da:	4b37      	ldr	r3, [pc, #220]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  4009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009de:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009e2:	2b70      	cmp	r3, #112	; 0x70
  4009e4:	d05f      	beq.n	400aa6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009e6:	4b34      	ldr	r3, [pc, #208]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  4009e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4009ea:	4934      	ldr	r1, [pc, #208]	; (400abc <SystemCoreClockUpdate+0xf4>)
  4009ec:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4009f0:	680b      	ldr	r3, [r1, #0]
  4009f2:	40d3      	lsrs	r3, r2
  4009f4:	600b      	str	r3, [r1, #0]
  4009f6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4009f8:	4b31      	ldr	r3, [pc, #196]	; (400ac0 <SystemCoreClockUpdate+0xf8>)
  4009fa:	695b      	ldr	r3, [r3, #20]
  4009fc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a00:	bf14      	ite	ne
  400a02:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a06:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a0a:	4b2c      	ldr	r3, [pc, #176]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a0c:	601a      	str	r2, [r3, #0]
  400a0e:	e7e4      	b.n	4009da <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a10:	4b29      	ldr	r3, [pc, #164]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  400a12:	6a1b      	ldr	r3, [r3, #32]
  400a14:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a18:	d003      	beq.n	400a22 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400a1a:	4a2a      	ldr	r2, [pc, #168]	; (400ac4 <SystemCoreClockUpdate+0xfc>)
  400a1c:	4b27      	ldr	r3, [pc, #156]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a1e:	601a      	str	r2, [r3, #0]
  400a20:	e7db      	b.n	4009da <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a22:	4a29      	ldr	r2, [pc, #164]	; (400ac8 <SystemCoreClockUpdate+0x100>)
  400a24:	4b25      	ldr	r3, [pc, #148]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a26:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a28:	4b23      	ldr	r3, [pc, #140]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  400a2a:	6a1b      	ldr	r3, [r3, #32]
  400a2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a30:	2b10      	cmp	r3, #16
  400a32:	d005      	beq.n	400a40 <SystemCoreClockUpdate+0x78>
  400a34:	2b20      	cmp	r3, #32
  400a36:	d1d0      	bne.n	4009da <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400a38:	4a22      	ldr	r2, [pc, #136]	; (400ac4 <SystemCoreClockUpdate+0xfc>)
  400a3a:	4b20      	ldr	r3, [pc, #128]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a3c:	601a      	str	r2, [r3, #0]
          break;
  400a3e:	e7cc      	b.n	4009da <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400a40:	4a22      	ldr	r2, [pc, #136]	; (400acc <SystemCoreClockUpdate+0x104>)
  400a42:	4b1e      	ldr	r3, [pc, #120]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a44:	601a      	str	r2, [r3, #0]
          break;
  400a46:	e7c8      	b.n	4009da <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a48:	4b1b      	ldr	r3, [pc, #108]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  400a4a:	6a1b      	ldr	r3, [r3, #32]
  400a4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a50:	d016      	beq.n	400a80 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400a52:	4a1c      	ldr	r2, [pc, #112]	; (400ac4 <SystemCoreClockUpdate+0xfc>)
  400a54:	4b19      	ldr	r3, [pc, #100]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a56:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400a58:	4b17      	ldr	r3, [pc, #92]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  400a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a5c:	f003 0303 	and.w	r3, r3, #3
  400a60:	2b02      	cmp	r3, #2
  400a62:	d1ba      	bne.n	4009da <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400a64:	4a14      	ldr	r2, [pc, #80]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  400a66:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400a68:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400a6a:	4814      	ldr	r0, [pc, #80]	; (400abc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400a6c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400a70:	6803      	ldr	r3, [r0, #0]
  400a72:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400a76:	b2d2      	uxtb	r2, r2
  400a78:	fbb3 f3f2 	udiv	r3, r3, r2
  400a7c:	6003      	str	r3, [r0, #0]
  400a7e:	e7ac      	b.n	4009da <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a80:	4a11      	ldr	r2, [pc, #68]	; (400ac8 <SystemCoreClockUpdate+0x100>)
  400a82:	4b0e      	ldr	r3, [pc, #56]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a84:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a86:	4b0c      	ldr	r3, [pc, #48]	; (400ab8 <SystemCoreClockUpdate+0xf0>)
  400a88:	6a1b      	ldr	r3, [r3, #32]
  400a8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a8e:	2b10      	cmp	r3, #16
  400a90:	d005      	beq.n	400a9e <SystemCoreClockUpdate+0xd6>
  400a92:	2b20      	cmp	r3, #32
  400a94:	d1e0      	bne.n	400a58 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400a96:	4a0b      	ldr	r2, [pc, #44]	; (400ac4 <SystemCoreClockUpdate+0xfc>)
  400a98:	4b08      	ldr	r3, [pc, #32]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400a9a:	601a      	str	r2, [r3, #0]
          break;
  400a9c:	e7dc      	b.n	400a58 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400a9e:	4a0b      	ldr	r2, [pc, #44]	; (400acc <SystemCoreClockUpdate+0x104>)
  400aa0:	4b06      	ldr	r3, [pc, #24]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400aa2:	601a      	str	r2, [r3, #0]
          break;
  400aa4:	e7d8      	b.n	400a58 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400aa6:	4a05      	ldr	r2, [pc, #20]	; (400abc <SystemCoreClockUpdate+0xf4>)
  400aa8:	6813      	ldr	r3, [r2, #0]
  400aaa:	4909      	ldr	r1, [pc, #36]	; (400ad0 <SystemCoreClockUpdate+0x108>)
  400aac:	fba1 1303 	umull	r1, r3, r1, r3
  400ab0:	085b      	lsrs	r3, r3, #1
  400ab2:	6013      	str	r3, [r2, #0]
  400ab4:	4770      	bx	lr
  400ab6:	bf00      	nop
  400ab8:	400e0600 	.word	0x400e0600
  400abc:	20400004 	.word	0x20400004
  400ac0:	400e1810 	.word	0x400e1810
  400ac4:	00b71b00 	.word	0x00b71b00
  400ac8:	003d0900 	.word	0x003d0900
  400acc:	007a1200 	.word	0x007a1200
  400ad0:	aaaaaaab 	.word	0xaaaaaaab

00400ad4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400ad4:	4b16      	ldr	r3, [pc, #88]	; (400b30 <system_init_flash+0x5c>)
  400ad6:	4298      	cmp	r0, r3
  400ad8:	d913      	bls.n	400b02 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400ada:	4b16      	ldr	r3, [pc, #88]	; (400b34 <system_init_flash+0x60>)
  400adc:	4298      	cmp	r0, r3
  400ade:	d915      	bls.n	400b0c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400ae0:	4b15      	ldr	r3, [pc, #84]	; (400b38 <system_init_flash+0x64>)
  400ae2:	4298      	cmp	r0, r3
  400ae4:	d916      	bls.n	400b14 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400ae6:	4b15      	ldr	r3, [pc, #84]	; (400b3c <system_init_flash+0x68>)
  400ae8:	4298      	cmp	r0, r3
  400aea:	d917      	bls.n	400b1c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400aec:	4b14      	ldr	r3, [pc, #80]	; (400b40 <system_init_flash+0x6c>)
  400aee:	4298      	cmp	r0, r3
  400af0:	d918      	bls.n	400b24 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400af2:	4b14      	ldr	r3, [pc, #80]	; (400b44 <system_init_flash+0x70>)
  400af4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400af6:	bf94      	ite	ls
  400af8:	4a13      	ldrls	r2, [pc, #76]	; (400b48 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400afa:	4a14      	ldrhi	r2, [pc, #80]	; (400b4c <system_init_flash+0x78>)
  400afc:	4b14      	ldr	r3, [pc, #80]	; (400b50 <system_init_flash+0x7c>)
  400afe:	601a      	str	r2, [r3, #0]
  400b00:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b02:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400b06:	4b12      	ldr	r3, [pc, #72]	; (400b50 <system_init_flash+0x7c>)
  400b08:	601a      	str	r2, [r3, #0]
  400b0a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b0c:	4a11      	ldr	r2, [pc, #68]	; (400b54 <system_init_flash+0x80>)
  400b0e:	4b10      	ldr	r3, [pc, #64]	; (400b50 <system_init_flash+0x7c>)
  400b10:	601a      	str	r2, [r3, #0]
  400b12:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400b14:	4a10      	ldr	r2, [pc, #64]	; (400b58 <system_init_flash+0x84>)
  400b16:	4b0e      	ldr	r3, [pc, #56]	; (400b50 <system_init_flash+0x7c>)
  400b18:	601a      	str	r2, [r3, #0]
  400b1a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b1c:	4a0f      	ldr	r2, [pc, #60]	; (400b5c <system_init_flash+0x88>)
  400b1e:	4b0c      	ldr	r3, [pc, #48]	; (400b50 <system_init_flash+0x7c>)
  400b20:	601a      	str	r2, [r3, #0]
  400b22:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b24:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400b28:	4b09      	ldr	r3, [pc, #36]	; (400b50 <system_init_flash+0x7c>)
  400b2a:	601a      	str	r2, [r3, #0]
  400b2c:	4770      	bx	lr
  400b2e:	bf00      	nop
  400b30:	015ef3bf 	.word	0x015ef3bf
  400b34:	02bde77f 	.word	0x02bde77f
  400b38:	041cdb3f 	.word	0x041cdb3f
  400b3c:	057bceff 	.word	0x057bceff
  400b40:	06dac2bf 	.word	0x06dac2bf
  400b44:	0839b67f 	.word	0x0839b67f
  400b48:	04000500 	.word	0x04000500
  400b4c:	04000600 	.word	0x04000600
  400b50:	400e0c00 	.word	0x400e0c00
  400b54:	04000100 	.word	0x04000100
  400b58:	04000200 	.word	0x04000200
  400b5c:	04000300 	.word	0x04000300

00400b60 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400b60:	4b0a      	ldr	r3, [pc, #40]	; (400b8c <_sbrk+0x2c>)
  400b62:	681b      	ldr	r3, [r3, #0]
  400b64:	b153      	cbz	r3, 400b7c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400b66:	4b09      	ldr	r3, [pc, #36]	; (400b8c <_sbrk+0x2c>)
  400b68:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400b6a:	181a      	adds	r2, r3, r0
  400b6c:	4908      	ldr	r1, [pc, #32]	; (400b90 <_sbrk+0x30>)
  400b6e:	4291      	cmp	r1, r2
  400b70:	db08      	blt.n	400b84 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400b72:	4610      	mov	r0, r2
  400b74:	4a05      	ldr	r2, [pc, #20]	; (400b8c <_sbrk+0x2c>)
  400b76:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400b78:	4618      	mov	r0, r3
  400b7a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400b7c:	4a05      	ldr	r2, [pc, #20]	; (400b94 <_sbrk+0x34>)
  400b7e:	4b03      	ldr	r3, [pc, #12]	; (400b8c <_sbrk+0x2c>)
  400b80:	601a      	str	r2, [r3, #0]
  400b82:	e7f0      	b.n	400b66 <_sbrk+0x6>
		return (caddr_t) -1;	
  400b84:	f04f 30ff 	mov.w	r0, #4294967295
}
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop
  400b8c:	204008dc 	.word	0x204008dc
  400b90:	2045fffc 	.word	0x2045fffc
  400b94:	20402b50 	.word	0x20402b50

00400b98 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400b98:	f04f 30ff 	mov.w	r0, #4294967295
  400b9c:	4770      	bx	lr

00400b9e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400b9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400ba2:	604b      	str	r3, [r1, #4]

	return 0;
}
  400ba4:	2000      	movs	r0, #0
  400ba6:	4770      	bx	lr

00400ba8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400ba8:	2001      	movs	r0, #1
  400baa:	4770      	bx	lr

00400bac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400bac:	2000      	movs	r0, #0
  400bae:	4770      	bx	lr

00400bb0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  400bb2:	b083      	sub	sp, #12
  400bb4:	4605      	mov	r5, r0
  400bb6:	460c      	mov	r4, r1
	uint32_t val = 0;
  400bb8:	2300      	movs	r3, #0
  400bba:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bbc:	4b2a      	ldr	r3, [pc, #168]	; (400c68 <usart_serial_getchar+0xb8>)
  400bbe:	4298      	cmp	r0, r3
  400bc0:	d013      	beq.n	400bea <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bc2:	4b2a      	ldr	r3, [pc, #168]	; (400c6c <usart_serial_getchar+0xbc>)
  400bc4:	4298      	cmp	r0, r3
  400bc6:	d018      	beq.n	400bfa <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400bc8:	4b29      	ldr	r3, [pc, #164]	; (400c70 <usart_serial_getchar+0xc0>)
  400bca:	4298      	cmp	r0, r3
  400bcc:	d01d      	beq.n	400c0a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400bce:	4b29      	ldr	r3, [pc, #164]	; (400c74 <usart_serial_getchar+0xc4>)
  400bd0:	429d      	cmp	r5, r3
  400bd2:	d022      	beq.n	400c1a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400bd4:	4b28      	ldr	r3, [pc, #160]	; (400c78 <usart_serial_getchar+0xc8>)
  400bd6:	429d      	cmp	r5, r3
  400bd8:	d027      	beq.n	400c2a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bda:	4b28      	ldr	r3, [pc, #160]	; (400c7c <usart_serial_getchar+0xcc>)
  400bdc:	429d      	cmp	r5, r3
  400bde:	d02e      	beq.n	400c3e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400be0:	4b27      	ldr	r3, [pc, #156]	; (400c80 <usart_serial_getchar+0xd0>)
  400be2:	429d      	cmp	r5, r3
  400be4:	d035      	beq.n	400c52 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400be6:	b003      	add	sp, #12
  400be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400bea:	461f      	mov	r7, r3
  400bec:	4e25      	ldr	r6, [pc, #148]	; (400c84 <usart_serial_getchar+0xd4>)
  400bee:	4621      	mov	r1, r4
  400bf0:	4638      	mov	r0, r7
  400bf2:	47b0      	blx	r6
  400bf4:	2800      	cmp	r0, #0
  400bf6:	d1fa      	bne.n	400bee <usart_serial_getchar+0x3e>
  400bf8:	e7e9      	b.n	400bce <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400bfa:	461f      	mov	r7, r3
  400bfc:	4e21      	ldr	r6, [pc, #132]	; (400c84 <usart_serial_getchar+0xd4>)
  400bfe:	4621      	mov	r1, r4
  400c00:	4638      	mov	r0, r7
  400c02:	47b0      	blx	r6
  400c04:	2800      	cmp	r0, #0
  400c06:	d1fa      	bne.n	400bfe <usart_serial_getchar+0x4e>
  400c08:	e7e4      	b.n	400bd4 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400c0a:	461f      	mov	r7, r3
  400c0c:	4e1d      	ldr	r6, [pc, #116]	; (400c84 <usart_serial_getchar+0xd4>)
  400c0e:	4621      	mov	r1, r4
  400c10:	4638      	mov	r0, r7
  400c12:	47b0      	blx	r6
  400c14:	2800      	cmp	r0, #0
  400c16:	d1fa      	bne.n	400c0e <usart_serial_getchar+0x5e>
  400c18:	e7df      	b.n	400bda <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400c1a:	461f      	mov	r7, r3
  400c1c:	4e19      	ldr	r6, [pc, #100]	; (400c84 <usart_serial_getchar+0xd4>)
  400c1e:	4621      	mov	r1, r4
  400c20:	4638      	mov	r0, r7
  400c22:	47b0      	blx	r6
  400c24:	2800      	cmp	r0, #0
  400c26:	d1fa      	bne.n	400c1e <usart_serial_getchar+0x6e>
  400c28:	e7da      	b.n	400be0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400c2a:	461e      	mov	r6, r3
  400c2c:	4d16      	ldr	r5, [pc, #88]	; (400c88 <usart_serial_getchar+0xd8>)
  400c2e:	a901      	add	r1, sp, #4
  400c30:	4630      	mov	r0, r6
  400c32:	47a8      	blx	r5
  400c34:	2800      	cmp	r0, #0
  400c36:	d1fa      	bne.n	400c2e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400c38:	9b01      	ldr	r3, [sp, #4]
  400c3a:	7023      	strb	r3, [r4, #0]
  400c3c:	e7d3      	b.n	400be6 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c3e:	461e      	mov	r6, r3
  400c40:	4d11      	ldr	r5, [pc, #68]	; (400c88 <usart_serial_getchar+0xd8>)
  400c42:	a901      	add	r1, sp, #4
  400c44:	4630      	mov	r0, r6
  400c46:	47a8      	blx	r5
  400c48:	2800      	cmp	r0, #0
  400c4a:	d1fa      	bne.n	400c42 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400c4c:	9b01      	ldr	r3, [sp, #4]
  400c4e:	7023      	strb	r3, [r4, #0]
  400c50:	e7c9      	b.n	400be6 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c52:	461e      	mov	r6, r3
  400c54:	4d0c      	ldr	r5, [pc, #48]	; (400c88 <usart_serial_getchar+0xd8>)
  400c56:	a901      	add	r1, sp, #4
  400c58:	4630      	mov	r0, r6
  400c5a:	47a8      	blx	r5
  400c5c:	2800      	cmp	r0, #0
  400c5e:	d1fa      	bne.n	400c56 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400c60:	9b01      	ldr	r3, [sp, #4]
  400c62:	7023      	strb	r3, [r4, #0]
}
  400c64:	e7bf      	b.n	400be6 <usart_serial_getchar+0x36>
  400c66:	bf00      	nop
  400c68:	400e0800 	.word	0x400e0800
  400c6c:	400e0a00 	.word	0x400e0a00
  400c70:	400e1a00 	.word	0x400e1a00
  400c74:	400e1c00 	.word	0x400e1c00
  400c78:	40024000 	.word	0x40024000
  400c7c:	40028000 	.word	0x40028000
  400c80:	4002c000 	.word	0x4002c000
  400c84:	0040045f 	.word	0x0040045f
  400c88:	0040030b 	.word	0x0040030b

00400c8c <usart_serial_putchar>:
{
  400c8c:	b570      	push	{r4, r5, r6, lr}
  400c8e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400c90:	4b2a      	ldr	r3, [pc, #168]	; (400d3c <usart_serial_putchar+0xb0>)
  400c92:	4298      	cmp	r0, r3
  400c94:	d013      	beq.n	400cbe <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400c96:	4b2a      	ldr	r3, [pc, #168]	; (400d40 <usart_serial_putchar+0xb4>)
  400c98:	4298      	cmp	r0, r3
  400c9a:	d019      	beq.n	400cd0 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400c9c:	4b29      	ldr	r3, [pc, #164]	; (400d44 <usart_serial_putchar+0xb8>)
  400c9e:	4298      	cmp	r0, r3
  400ca0:	d01f      	beq.n	400ce2 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400ca2:	4b29      	ldr	r3, [pc, #164]	; (400d48 <usart_serial_putchar+0xbc>)
  400ca4:	4298      	cmp	r0, r3
  400ca6:	d025      	beq.n	400cf4 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400ca8:	4b28      	ldr	r3, [pc, #160]	; (400d4c <usart_serial_putchar+0xc0>)
  400caa:	4298      	cmp	r0, r3
  400cac:	d02b      	beq.n	400d06 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400cae:	4b28      	ldr	r3, [pc, #160]	; (400d50 <usart_serial_putchar+0xc4>)
  400cb0:	4298      	cmp	r0, r3
  400cb2:	d031      	beq.n	400d18 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400cb4:	4b27      	ldr	r3, [pc, #156]	; (400d54 <usart_serial_putchar+0xc8>)
  400cb6:	4298      	cmp	r0, r3
  400cb8:	d037      	beq.n	400d2a <usart_serial_putchar+0x9e>
	return 0;
  400cba:	2000      	movs	r0, #0
}
  400cbc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cbe:	461e      	mov	r6, r3
  400cc0:	4d25      	ldr	r5, [pc, #148]	; (400d58 <usart_serial_putchar+0xcc>)
  400cc2:	4621      	mov	r1, r4
  400cc4:	4630      	mov	r0, r6
  400cc6:	47a8      	blx	r5
  400cc8:	2800      	cmp	r0, #0
  400cca:	d1fa      	bne.n	400cc2 <usart_serial_putchar+0x36>
		return 1;
  400ccc:	2001      	movs	r0, #1
  400cce:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cd0:	461e      	mov	r6, r3
  400cd2:	4d21      	ldr	r5, [pc, #132]	; (400d58 <usart_serial_putchar+0xcc>)
  400cd4:	4621      	mov	r1, r4
  400cd6:	4630      	mov	r0, r6
  400cd8:	47a8      	blx	r5
  400cda:	2800      	cmp	r0, #0
  400cdc:	d1fa      	bne.n	400cd4 <usart_serial_putchar+0x48>
		return 1;
  400cde:	2001      	movs	r0, #1
  400ce0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ce2:	461e      	mov	r6, r3
  400ce4:	4d1c      	ldr	r5, [pc, #112]	; (400d58 <usart_serial_putchar+0xcc>)
  400ce6:	4621      	mov	r1, r4
  400ce8:	4630      	mov	r0, r6
  400cea:	47a8      	blx	r5
  400cec:	2800      	cmp	r0, #0
  400cee:	d1fa      	bne.n	400ce6 <usart_serial_putchar+0x5a>
		return 1;
  400cf0:	2001      	movs	r0, #1
  400cf2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cf4:	461e      	mov	r6, r3
  400cf6:	4d18      	ldr	r5, [pc, #96]	; (400d58 <usart_serial_putchar+0xcc>)
  400cf8:	4621      	mov	r1, r4
  400cfa:	4630      	mov	r0, r6
  400cfc:	47a8      	blx	r5
  400cfe:	2800      	cmp	r0, #0
  400d00:	d1fa      	bne.n	400cf8 <usart_serial_putchar+0x6c>
		return 1;
  400d02:	2001      	movs	r0, #1
  400d04:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d06:	461e      	mov	r6, r3
  400d08:	4d14      	ldr	r5, [pc, #80]	; (400d5c <usart_serial_putchar+0xd0>)
  400d0a:	4621      	mov	r1, r4
  400d0c:	4630      	mov	r0, r6
  400d0e:	47a8      	blx	r5
  400d10:	2800      	cmp	r0, #0
  400d12:	d1fa      	bne.n	400d0a <usart_serial_putchar+0x7e>
		return 1;
  400d14:	2001      	movs	r0, #1
  400d16:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d18:	461e      	mov	r6, r3
  400d1a:	4d10      	ldr	r5, [pc, #64]	; (400d5c <usart_serial_putchar+0xd0>)
  400d1c:	4621      	mov	r1, r4
  400d1e:	4630      	mov	r0, r6
  400d20:	47a8      	blx	r5
  400d22:	2800      	cmp	r0, #0
  400d24:	d1fa      	bne.n	400d1c <usart_serial_putchar+0x90>
		return 1;
  400d26:	2001      	movs	r0, #1
  400d28:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d2a:	461e      	mov	r6, r3
  400d2c:	4d0b      	ldr	r5, [pc, #44]	; (400d5c <usart_serial_putchar+0xd0>)
  400d2e:	4621      	mov	r1, r4
  400d30:	4630      	mov	r0, r6
  400d32:	47a8      	blx	r5
  400d34:	2800      	cmp	r0, #0
  400d36:	d1fa      	bne.n	400d2e <usart_serial_putchar+0xa2>
		return 1;
  400d38:	2001      	movs	r0, #1
  400d3a:	bd70      	pop	{r4, r5, r6, pc}
  400d3c:	400e0800 	.word	0x400e0800
  400d40:	400e0a00 	.word	0x400e0a00
  400d44:	400e1a00 	.word	0x400e1a00
  400d48:	400e1c00 	.word	0x400e1c00
  400d4c:	40024000 	.word	0x40024000
  400d50:	40028000 	.word	0x40028000
  400d54:	4002c000 	.word	0x4002c000
  400d58:	0040044d 	.word	0x0040044d
  400d5c:	004002f5 	.word	0x004002f5

00400d60 <main>:
uint8_t nRF24_getpayloadSize(void)
{
	return payload_size;
}
int main (void)
{
  400d60:	b500      	push	{lr}
  400d62:	b087      	sub	sp, #28
	uint8_t uc_key;

	/* Initialize the SAM system. */
	sysclk_init();
  400d64:	4b35      	ldr	r3, [pc, #212]	; (400e3c <main+0xdc>)
  400d66:	4798      	blx	r3
	board_init();
  400d68:	4b35      	ldr	r3, [pc, #212]	; (400e40 <main+0xe0>)
  400d6a:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400d6c:	4c35      	ldr	r4, [pc, #212]	; (400e44 <main+0xe4>)
  400d6e:	4b36      	ldr	r3, [pc, #216]	; (400e48 <main+0xe8>)
  400d70:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400d72:	4a36      	ldr	r2, [pc, #216]	; (400e4c <main+0xec>)
  400d74:	4b36      	ldr	r3, [pc, #216]	; (400e50 <main+0xf0>)
  400d76:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400d78:	4a36      	ldr	r2, [pc, #216]	; (400e54 <main+0xf4>)
  400d7a:	4b37      	ldr	r3, [pc, #220]	; (400e58 <main+0xf8>)
  400d7c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400d7e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400d82:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400d84:	23c0      	movs	r3, #192	; 0xc0
  400d86:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400d88:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d8c:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400d8e:	2500      	movs	r5, #0
  400d90:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400d92:	9504      	str	r5, [sp, #16]
  400d94:	200e      	movs	r0, #14
  400d96:	4b31      	ldr	r3, [pc, #196]	; (400e5c <main+0xfc>)
  400d98:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  400d9a:	4a31      	ldr	r2, [pc, #196]	; (400e60 <main+0x100>)
  400d9c:	4669      	mov	r1, sp
  400d9e:	4620      	mov	r0, r4
  400da0:	4b30      	ldr	r3, [pc, #192]	; (400e64 <main+0x104>)
  400da2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400da4:	4620      	mov	r0, r4
  400da6:	4b30      	ldr	r3, [pc, #192]	; (400e68 <main+0x108>)
  400da8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400daa:	4620      	mov	r0, r4
  400dac:	4b2f      	ldr	r3, [pc, #188]	; (400e6c <main+0x10c>)
  400dae:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400db0:	4e2f      	ldr	r6, [pc, #188]	; (400e70 <main+0x110>)
  400db2:	6833      	ldr	r3, [r6, #0]
  400db4:	4629      	mov	r1, r5
  400db6:	6898      	ldr	r0, [r3, #8]
  400db8:	4c2e      	ldr	r4, [pc, #184]	; (400e74 <main+0x114>)
  400dba:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400dbc:	6833      	ldr	r3, [r6, #0]
  400dbe:	4629      	mov	r1, r5
  400dc0:	6858      	ldr	r0, [r3, #4]
  400dc2:	47a0      	blx	r4

	/* Initialize the console UART. */
	configure_console();

	/* Output example information. */
	puts(STRING_HEADER);
  400dc4:	482c      	ldr	r0, [pc, #176]	; (400e78 <main+0x118>)
  400dc6:	4c2d      	ldr	r4, [pc, #180]	; (400e7c <main+0x11c>)
  400dc8:	47a0      	blx	r4
	g_uc_role = MASTER_MODE;
  400dca:	4b2d      	ldr	r3, [pc, #180]	; (400e80 <main+0x120>)
  400dcc:	601d      	str	r5, [r3, #0]
	puts("-I- Initialize SPI as master\r");
  400dce:	482d      	ldr	r0, [pc, #180]	; (400e84 <main+0x124>)
  400dd0:	47a0      	blx	r4
	spi_enable_clock(SPI_MASTER_BASE);
  400dd2:	4c2d      	ldr	r4, [pc, #180]	; (400e88 <main+0x128>)
  400dd4:	4620      	mov	r0, r4
  400dd6:	4b2d      	ldr	r3, [pc, #180]	; (400e8c <main+0x12c>)
  400dd8:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400dda:	2302      	movs	r3, #2
  400ddc:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400dde:	2380      	movs	r3, #128	; 0x80
  400de0:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400de2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400de6:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400de8:	6863      	ldr	r3, [r4, #4]
  400dea:	f043 0301 	orr.w	r3, r3, #1
  400dee:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400df0:	6863      	ldr	r3, [r4, #4]
  400df2:	f043 0310 	orr.w	r3, r3, #16
  400df6:	6063      	str	r3, [r4, #4]
	spi_set_peripheral_chip_select_value(SPI_MASTER_BASE, SPI_CHIP_PCS);
  400df8:	210e      	movs	r1, #14
  400dfa:	4620      	mov	r0, r4
  400dfc:	4b24      	ldr	r3, [pc, #144]	; (400e90 <main+0x130>)
  400dfe:	4798      	blx	r3
	spi_set_clock_polarity(SPI_MASTER_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  400e00:	462a      	mov	r2, r5
  400e02:	4629      	mov	r1, r5
  400e04:	4620      	mov	r0, r4
  400e06:	4b23      	ldr	r3, [pc, #140]	; (400e94 <main+0x134>)
  400e08:	4798      	blx	r3
	spi_set_clock_phase(SPI_MASTER_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
  400e0a:	462a      	mov	r2, r5
  400e0c:	4629      	mov	r1, r5
  400e0e:	4620      	mov	r0, r4
  400e10:	4b21      	ldr	r3, [pc, #132]	; (400e98 <main+0x138>)
  400e12:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI_MASTER_BASE, SPI_CHIP_SEL,
  400e14:	462a      	mov	r2, r5
  400e16:	4629      	mov	r1, r5
  400e18:	4620      	mov	r0, r4
  400e1a:	4b20      	ldr	r3, [pc, #128]	; (400e9c <main+0x13c>)
  400e1c:	4798      	blx	r3
	spi_set_baudrate_div(SPI_MASTER_BASE, SPI_CHIP_SEL,
  400e1e:	220f      	movs	r2, #15
  400e20:	4629      	mov	r1, r5
  400e22:	4620      	mov	r0, r4
  400e24:	4b1e      	ldr	r3, [pc, #120]	; (400ea0 <main+0x140>)
  400e26:	4798      	blx	r3
	spi_set_transfer_delay(SPI_MASTER_BASE, SPI_CHIP_SEL, SPI_DLYBS,
  400e28:	2310      	movs	r3, #16
  400e2a:	2240      	movs	r2, #64	; 0x40
  400e2c:	4629      	mov	r1, r5
  400e2e:	4620      	mov	r0, r4
  400e30:	4d1c      	ldr	r5, [pc, #112]	; (400ea4 <main+0x144>)
  400e32:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e34:	2301      	movs	r3, #1
  400e36:	6023      	str	r3, [r4, #0]
  400e38:	e7fe      	b.n	400e38 <main+0xd8>
  400e3a:	bf00      	nop
  400e3c:	00400475 	.word	0x00400475
  400e40:	004004e5 	.word	0x004004e5
  400e44:	40028000 	.word	0x40028000
  400e48:	2040091c 	.word	0x2040091c
  400e4c:	00400c8d 	.word	0x00400c8d
  400e50:	20400918 	.word	0x20400918
  400e54:	00400bb1 	.word	0x00400bb1
  400e58:	20400914 	.word	0x20400914
  400e5c:	004008dd 	.word	0x004008dd
  400e60:	08f0d180 	.word	0x08f0d180
  400e64:	00400295 	.word	0x00400295
  400e68:	004002e9 	.word	0x004002e9
  400e6c:	004002ef 	.word	0x004002ef
  400e70:	20400008 	.word	0x20400008
  400e74:	00401041 	.word	0x00401041
  400e78:	00402ba0 	.word	0x00402ba0
  400e7c:	00401031 	.word	0x00401031
  400e80:	20400920 	.word	0x20400920
  400e84:	00402bf4 	.word	0x00402bf4
  400e88:	40008000 	.word	0x40008000
  400e8c:	00400375 	.word	0x00400375
  400e90:	004003a1 	.word	0x004003a1
  400e94:	004003b7 	.word	0x004003b7
  400e98:	004003d5 	.word	0x004003d5
  400e9c:	004003f3 	.word	0x004003f3
  400ea0:	00400407 	.word	0x00400407
  400ea4:	0040042f 	.word	0x0040042f

00400ea8 <__libc_init_array>:
  400ea8:	b570      	push	{r4, r5, r6, lr}
  400eaa:	4e0f      	ldr	r6, [pc, #60]	; (400ee8 <__libc_init_array+0x40>)
  400eac:	4d0f      	ldr	r5, [pc, #60]	; (400eec <__libc_init_array+0x44>)
  400eae:	1b76      	subs	r6, r6, r5
  400eb0:	10b6      	asrs	r6, r6, #2
  400eb2:	bf18      	it	ne
  400eb4:	2400      	movne	r4, #0
  400eb6:	d005      	beq.n	400ec4 <__libc_init_array+0x1c>
  400eb8:	3401      	adds	r4, #1
  400eba:	f855 3b04 	ldr.w	r3, [r5], #4
  400ebe:	4798      	blx	r3
  400ec0:	42a6      	cmp	r6, r4
  400ec2:	d1f9      	bne.n	400eb8 <__libc_init_array+0x10>
  400ec4:	4e0a      	ldr	r6, [pc, #40]	; (400ef0 <__libc_init_array+0x48>)
  400ec6:	4d0b      	ldr	r5, [pc, #44]	; (400ef4 <__libc_init_array+0x4c>)
  400ec8:	1b76      	subs	r6, r6, r5
  400eca:	f001 fea7 	bl	402c1c <_init>
  400ece:	10b6      	asrs	r6, r6, #2
  400ed0:	bf18      	it	ne
  400ed2:	2400      	movne	r4, #0
  400ed4:	d006      	beq.n	400ee4 <__libc_init_array+0x3c>
  400ed6:	3401      	adds	r4, #1
  400ed8:	f855 3b04 	ldr.w	r3, [r5], #4
  400edc:	4798      	blx	r3
  400ede:	42a6      	cmp	r6, r4
  400ee0:	d1f9      	bne.n	400ed6 <__libc_init_array+0x2e>
  400ee2:	bd70      	pop	{r4, r5, r6, pc}
  400ee4:	bd70      	pop	{r4, r5, r6, pc}
  400ee6:	bf00      	nop
  400ee8:	00402c28 	.word	0x00402c28
  400eec:	00402c28 	.word	0x00402c28
  400ef0:	00402c30 	.word	0x00402c30
  400ef4:	00402c28 	.word	0x00402c28

00400ef8 <memset>:
  400ef8:	b470      	push	{r4, r5, r6}
  400efa:	0786      	lsls	r6, r0, #30
  400efc:	d046      	beq.n	400f8c <memset+0x94>
  400efe:	1e54      	subs	r4, r2, #1
  400f00:	2a00      	cmp	r2, #0
  400f02:	d041      	beq.n	400f88 <memset+0x90>
  400f04:	b2ca      	uxtb	r2, r1
  400f06:	4603      	mov	r3, r0
  400f08:	e002      	b.n	400f10 <memset+0x18>
  400f0a:	f114 34ff 	adds.w	r4, r4, #4294967295
  400f0e:	d33b      	bcc.n	400f88 <memset+0x90>
  400f10:	f803 2b01 	strb.w	r2, [r3], #1
  400f14:	079d      	lsls	r5, r3, #30
  400f16:	d1f8      	bne.n	400f0a <memset+0x12>
  400f18:	2c03      	cmp	r4, #3
  400f1a:	d92e      	bls.n	400f7a <memset+0x82>
  400f1c:	b2cd      	uxtb	r5, r1
  400f1e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400f22:	2c0f      	cmp	r4, #15
  400f24:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400f28:	d919      	bls.n	400f5e <memset+0x66>
  400f2a:	f103 0210 	add.w	r2, r3, #16
  400f2e:	4626      	mov	r6, r4
  400f30:	3e10      	subs	r6, #16
  400f32:	2e0f      	cmp	r6, #15
  400f34:	f842 5c10 	str.w	r5, [r2, #-16]
  400f38:	f842 5c0c 	str.w	r5, [r2, #-12]
  400f3c:	f842 5c08 	str.w	r5, [r2, #-8]
  400f40:	f842 5c04 	str.w	r5, [r2, #-4]
  400f44:	f102 0210 	add.w	r2, r2, #16
  400f48:	d8f2      	bhi.n	400f30 <memset+0x38>
  400f4a:	f1a4 0210 	sub.w	r2, r4, #16
  400f4e:	f022 020f 	bic.w	r2, r2, #15
  400f52:	f004 040f 	and.w	r4, r4, #15
  400f56:	3210      	adds	r2, #16
  400f58:	2c03      	cmp	r4, #3
  400f5a:	4413      	add	r3, r2
  400f5c:	d90d      	bls.n	400f7a <memset+0x82>
  400f5e:	461e      	mov	r6, r3
  400f60:	4622      	mov	r2, r4
  400f62:	3a04      	subs	r2, #4
  400f64:	2a03      	cmp	r2, #3
  400f66:	f846 5b04 	str.w	r5, [r6], #4
  400f6a:	d8fa      	bhi.n	400f62 <memset+0x6a>
  400f6c:	1f22      	subs	r2, r4, #4
  400f6e:	f022 0203 	bic.w	r2, r2, #3
  400f72:	3204      	adds	r2, #4
  400f74:	4413      	add	r3, r2
  400f76:	f004 0403 	and.w	r4, r4, #3
  400f7a:	b12c      	cbz	r4, 400f88 <memset+0x90>
  400f7c:	b2c9      	uxtb	r1, r1
  400f7e:	441c      	add	r4, r3
  400f80:	f803 1b01 	strb.w	r1, [r3], #1
  400f84:	429c      	cmp	r4, r3
  400f86:	d1fb      	bne.n	400f80 <memset+0x88>
  400f88:	bc70      	pop	{r4, r5, r6}
  400f8a:	4770      	bx	lr
  400f8c:	4614      	mov	r4, r2
  400f8e:	4603      	mov	r3, r0
  400f90:	e7c2      	b.n	400f18 <memset+0x20>
  400f92:	bf00      	nop

00400f94 <_puts_r>:
  400f94:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f96:	4605      	mov	r5, r0
  400f98:	b089      	sub	sp, #36	; 0x24
  400f9a:	4608      	mov	r0, r1
  400f9c:	460c      	mov	r4, r1
  400f9e:	f000 f92f 	bl	401200 <strlen>
  400fa2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400fa4:	4f21      	ldr	r7, [pc, #132]	; (40102c <_puts_r+0x98>)
  400fa6:	9404      	str	r4, [sp, #16]
  400fa8:	2601      	movs	r6, #1
  400faa:	1c44      	adds	r4, r0, #1
  400fac:	a904      	add	r1, sp, #16
  400fae:	2202      	movs	r2, #2
  400fb0:	9403      	str	r4, [sp, #12]
  400fb2:	9005      	str	r0, [sp, #20]
  400fb4:	68ac      	ldr	r4, [r5, #8]
  400fb6:	9706      	str	r7, [sp, #24]
  400fb8:	9607      	str	r6, [sp, #28]
  400fba:	9101      	str	r1, [sp, #4]
  400fbc:	9202      	str	r2, [sp, #8]
  400fbe:	b353      	cbz	r3, 401016 <_puts_r+0x82>
  400fc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400fc2:	f013 0f01 	tst.w	r3, #1
  400fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400fca:	b29a      	uxth	r2, r3
  400fcc:	d101      	bne.n	400fd2 <_puts_r+0x3e>
  400fce:	0590      	lsls	r0, r2, #22
  400fd0:	d525      	bpl.n	40101e <_puts_r+0x8a>
  400fd2:	0491      	lsls	r1, r2, #18
  400fd4:	d406      	bmi.n	400fe4 <_puts_r+0x50>
  400fd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  400fd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400fdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  400fe0:	81a3      	strh	r3, [r4, #12]
  400fe2:	6662      	str	r2, [r4, #100]	; 0x64
  400fe4:	4628      	mov	r0, r5
  400fe6:	aa01      	add	r2, sp, #4
  400fe8:	4621      	mov	r1, r4
  400fea:	f000 fc07 	bl	4017fc <__sfvwrite_r>
  400fee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400ff0:	2800      	cmp	r0, #0
  400ff2:	bf0c      	ite	eq
  400ff4:	250a      	moveq	r5, #10
  400ff6:	f04f 35ff 	movne.w	r5, #4294967295
  400ffa:	07da      	lsls	r2, r3, #31
  400ffc:	d402      	bmi.n	401004 <_puts_r+0x70>
  400ffe:	89a3      	ldrh	r3, [r4, #12]
  401000:	059b      	lsls	r3, r3, #22
  401002:	d502      	bpl.n	40100a <_puts_r+0x76>
  401004:	4628      	mov	r0, r5
  401006:	b009      	add	sp, #36	; 0x24
  401008:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40100a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40100c:	f000 fd9e 	bl	401b4c <__retarget_lock_release_recursive>
  401010:	4628      	mov	r0, r5
  401012:	b009      	add	sp, #36	; 0x24
  401014:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401016:	4628      	mov	r0, r5
  401018:	f000 fa68 	bl	4014ec <__sinit>
  40101c:	e7d0      	b.n	400fc0 <_puts_r+0x2c>
  40101e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401020:	f000 fd92 	bl	401b48 <__retarget_lock_acquire_recursive>
  401024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401028:	b29a      	uxth	r2, r3
  40102a:	e7d2      	b.n	400fd2 <_puts_r+0x3e>
  40102c:	00402c18 	.word	0x00402c18

00401030 <puts>:
  401030:	4b02      	ldr	r3, [pc, #8]	; (40103c <puts+0xc>)
  401032:	4601      	mov	r1, r0
  401034:	6818      	ldr	r0, [r3, #0]
  401036:	f7ff bfad 	b.w	400f94 <_puts_r>
  40103a:	bf00      	nop
  40103c:	20400008 	.word	0x20400008

00401040 <setbuf>:
  401040:	2900      	cmp	r1, #0
  401042:	bf0c      	ite	eq
  401044:	2202      	moveq	r2, #2
  401046:	2200      	movne	r2, #0
  401048:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40104c:	f000 b800 	b.w	401050 <setvbuf>

00401050 <setvbuf>:
  401050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401054:	4c61      	ldr	r4, [pc, #388]	; (4011dc <setvbuf+0x18c>)
  401056:	6825      	ldr	r5, [r4, #0]
  401058:	b083      	sub	sp, #12
  40105a:	4604      	mov	r4, r0
  40105c:	460f      	mov	r7, r1
  40105e:	4690      	mov	r8, r2
  401060:	461e      	mov	r6, r3
  401062:	b115      	cbz	r5, 40106a <setvbuf+0x1a>
  401064:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401066:	2b00      	cmp	r3, #0
  401068:	d064      	beq.n	401134 <setvbuf+0xe4>
  40106a:	f1b8 0f02 	cmp.w	r8, #2
  40106e:	d006      	beq.n	40107e <setvbuf+0x2e>
  401070:	f1b8 0f01 	cmp.w	r8, #1
  401074:	f200 809f 	bhi.w	4011b6 <setvbuf+0x166>
  401078:	2e00      	cmp	r6, #0
  40107a:	f2c0 809c 	blt.w	4011b6 <setvbuf+0x166>
  40107e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401080:	07d8      	lsls	r0, r3, #31
  401082:	d534      	bpl.n	4010ee <setvbuf+0x9e>
  401084:	4621      	mov	r1, r4
  401086:	4628      	mov	r0, r5
  401088:	f000 f9d8 	bl	40143c <_fflush_r>
  40108c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40108e:	b141      	cbz	r1, 4010a2 <setvbuf+0x52>
  401090:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401094:	4299      	cmp	r1, r3
  401096:	d002      	beq.n	40109e <setvbuf+0x4e>
  401098:	4628      	mov	r0, r5
  40109a:	f000 fac9 	bl	401630 <_free_r>
  40109e:	2300      	movs	r3, #0
  4010a0:	6323      	str	r3, [r4, #48]	; 0x30
  4010a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4010a6:	2200      	movs	r2, #0
  4010a8:	61a2      	str	r2, [r4, #24]
  4010aa:	6062      	str	r2, [r4, #4]
  4010ac:	061a      	lsls	r2, r3, #24
  4010ae:	d43a      	bmi.n	401126 <setvbuf+0xd6>
  4010b0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4010b4:	f023 0303 	bic.w	r3, r3, #3
  4010b8:	f1b8 0f02 	cmp.w	r8, #2
  4010bc:	81a3      	strh	r3, [r4, #12]
  4010be:	d01d      	beq.n	4010fc <setvbuf+0xac>
  4010c0:	ab01      	add	r3, sp, #4
  4010c2:	466a      	mov	r2, sp
  4010c4:	4621      	mov	r1, r4
  4010c6:	4628      	mov	r0, r5
  4010c8:	f000 fd42 	bl	401b50 <__swhatbuf_r>
  4010cc:	89a3      	ldrh	r3, [r4, #12]
  4010ce:	4318      	orrs	r0, r3
  4010d0:	81a0      	strh	r0, [r4, #12]
  4010d2:	2e00      	cmp	r6, #0
  4010d4:	d132      	bne.n	40113c <setvbuf+0xec>
  4010d6:	9e00      	ldr	r6, [sp, #0]
  4010d8:	4630      	mov	r0, r6
  4010da:	f000 fdb1 	bl	401c40 <malloc>
  4010de:	4607      	mov	r7, r0
  4010e0:	2800      	cmp	r0, #0
  4010e2:	d06b      	beq.n	4011bc <setvbuf+0x16c>
  4010e4:	89a3      	ldrh	r3, [r4, #12]
  4010e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4010ea:	81a3      	strh	r3, [r4, #12]
  4010ec:	e028      	b.n	401140 <setvbuf+0xf0>
  4010ee:	89a3      	ldrh	r3, [r4, #12]
  4010f0:	0599      	lsls	r1, r3, #22
  4010f2:	d4c7      	bmi.n	401084 <setvbuf+0x34>
  4010f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4010f6:	f000 fd27 	bl	401b48 <__retarget_lock_acquire_recursive>
  4010fa:	e7c3      	b.n	401084 <setvbuf+0x34>
  4010fc:	2500      	movs	r5, #0
  4010fe:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401100:	2600      	movs	r6, #0
  401102:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401106:	f043 0302 	orr.w	r3, r3, #2
  40110a:	2001      	movs	r0, #1
  40110c:	60a6      	str	r6, [r4, #8]
  40110e:	07ce      	lsls	r6, r1, #31
  401110:	81a3      	strh	r3, [r4, #12]
  401112:	6022      	str	r2, [r4, #0]
  401114:	6122      	str	r2, [r4, #16]
  401116:	6160      	str	r0, [r4, #20]
  401118:	d401      	bmi.n	40111e <setvbuf+0xce>
  40111a:	0598      	lsls	r0, r3, #22
  40111c:	d53e      	bpl.n	40119c <setvbuf+0x14c>
  40111e:	4628      	mov	r0, r5
  401120:	b003      	add	sp, #12
  401122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401126:	6921      	ldr	r1, [r4, #16]
  401128:	4628      	mov	r0, r5
  40112a:	f000 fa81 	bl	401630 <_free_r>
  40112e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401132:	e7bd      	b.n	4010b0 <setvbuf+0x60>
  401134:	4628      	mov	r0, r5
  401136:	f000 f9d9 	bl	4014ec <__sinit>
  40113a:	e796      	b.n	40106a <setvbuf+0x1a>
  40113c:	2f00      	cmp	r7, #0
  40113e:	d0cb      	beq.n	4010d8 <setvbuf+0x88>
  401140:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401142:	2b00      	cmp	r3, #0
  401144:	d033      	beq.n	4011ae <setvbuf+0x15e>
  401146:	9b00      	ldr	r3, [sp, #0]
  401148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40114c:	6027      	str	r7, [r4, #0]
  40114e:	429e      	cmp	r6, r3
  401150:	bf1c      	itt	ne
  401152:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401156:	81a2      	strhne	r2, [r4, #12]
  401158:	f1b8 0f01 	cmp.w	r8, #1
  40115c:	bf04      	itt	eq
  40115e:	f042 0201 	orreq.w	r2, r2, #1
  401162:	81a2      	strheq	r2, [r4, #12]
  401164:	b292      	uxth	r2, r2
  401166:	f012 0308 	ands.w	r3, r2, #8
  40116a:	6127      	str	r7, [r4, #16]
  40116c:	6166      	str	r6, [r4, #20]
  40116e:	d00e      	beq.n	40118e <setvbuf+0x13e>
  401170:	07d1      	lsls	r1, r2, #31
  401172:	d51a      	bpl.n	4011aa <setvbuf+0x15a>
  401174:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401176:	4276      	negs	r6, r6
  401178:	2300      	movs	r3, #0
  40117a:	f015 0501 	ands.w	r5, r5, #1
  40117e:	61a6      	str	r6, [r4, #24]
  401180:	60a3      	str	r3, [r4, #8]
  401182:	d009      	beq.n	401198 <setvbuf+0x148>
  401184:	2500      	movs	r5, #0
  401186:	4628      	mov	r0, r5
  401188:	b003      	add	sp, #12
  40118a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40118e:	60a3      	str	r3, [r4, #8]
  401190:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401192:	f015 0501 	ands.w	r5, r5, #1
  401196:	d1f5      	bne.n	401184 <setvbuf+0x134>
  401198:	0593      	lsls	r3, r2, #22
  40119a:	d4c0      	bmi.n	40111e <setvbuf+0xce>
  40119c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40119e:	f000 fcd5 	bl	401b4c <__retarget_lock_release_recursive>
  4011a2:	4628      	mov	r0, r5
  4011a4:	b003      	add	sp, #12
  4011a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011aa:	60a6      	str	r6, [r4, #8]
  4011ac:	e7f0      	b.n	401190 <setvbuf+0x140>
  4011ae:	4628      	mov	r0, r5
  4011b0:	f000 f99c 	bl	4014ec <__sinit>
  4011b4:	e7c7      	b.n	401146 <setvbuf+0xf6>
  4011b6:	f04f 35ff 	mov.w	r5, #4294967295
  4011ba:	e7b0      	b.n	40111e <setvbuf+0xce>
  4011bc:	f8dd 9000 	ldr.w	r9, [sp]
  4011c0:	45b1      	cmp	r9, r6
  4011c2:	d004      	beq.n	4011ce <setvbuf+0x17e>
  4011c4:	4648      	mov	r0, r9
  4011c6:	f000 fd3b 	bl	401c40 <malloc>
  4011ca:	4607      	mov	r7, r0
  4011cc:	b920      	cbnz	r0, 4011d8 <setvbuf+0x188>
  4011ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4011d2:	f04f 35ff 	mov.w	r5, #4294967295
  4011d6:	e792      	b.n	4010fe <setvbuf+0xae>
  4011d8:	464e      	mov	r6, r9
  4011da:	e783      	b.n	4010e4 <setvbuf+0x94>
  4011dc:	20400008 	.word	0x20400008
	...

00401200 <strlen>:
  401200:	f890 f000 	pld	[r0]
  401204:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401208:	f020 0107 	bic.w	r1, r0, #7
  40120c:	f06f 0c00 	mvn.w	ip, #0
  401210:	f010 0407 	ands.w	r4, r0, #7
  401214:	f891 f020 	pld	[r1, #32]
  401218:	f040 8049 	bne.w	4012ae <strlen+0xae>
  40121c:	f04f 0400 	mov.w	r4, #0
  401220:	f06f 0007 	mvn.w	r0, #7
  401224:	e9d1 2300 	ldrd	r2, r3, [r1]
  401228:	f891 f040 	pld	[r1, #64]	; 0x40
  40122c:	f100 0008 	add.w	r0, r0, #8
  401230:	fa82 f24c 	uadd8	r2, r2, ip
  401234:	faa4 f28c 	sel	r2, r4, ip
  401238:	fa83 f34c 	uadd8	r3, r3, ip
  40123c:	faa2 f38c 	sel	r3, r2, ip
  401240:	bb4b      	cbnz	r3, 401296 <strlen+0x96>
  401242:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401246:	fa82 f24c 	uadd8	r2, r2, ip
  40124a:	f100 0008 	add.w	r0, r0, #8
  40124e:	faa4 f28c 	sel	r2, r4, ip
  401252:	fa83 f34c 	uadd8	r3, r3, ip
  401256:	faa2 f38c 	sel	r3, r2, ip
  40125a:	b9e3      	cbnz	r3, 401296 <strlen+0x96>
  40125c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401260:	fa82 f24c 	uadd8	r2, r2, ip
  401264:	f100 0008 	add.w	r0, r0, #8
  401268:	faa4 f28c 	sel	r2, r4, ip
  40126c:	fa83 f34c 	uadd8	r3, r3, ip
  401270:	faa2 f38c 	sel	r3, r2, ip
  401274:	b97b      	cbnz	r3, 401296 <strlen+0x96>
  401276:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40127a:	f101 0120 	add.w	r1, r1, #32
  40127e:	fa82 f24c 	uadd8	r2, r2, ip
  401282:	f100 0008 	add.w	r0, r0, #8
  401286:	faa4 f28c 	sel	r2, r4, ip
  40128a:	fa83 f34c 	uadd8	r3, r3, ip
  40128e:	faa2 f38c 	sel	r3, r2, ip
  401292:	2b00      	cmp	r3, #0
  401294:	d0c6      	beq.n	401224 <strlen+0x24>
  401296:	2a00      	cmp	r2, #0
  401298:	bf04      	itt	eq
  40129a:	3004      	addeq	r0, #4
  40129c:	461a      	moveq	r2, r3
  40129e:	ba12      	rev	r2, r2
  4012a0:	fab2 f282 	clz	r2, r2
  4012a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4012a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4012ac:	4770      	bx	lr
  4012ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4012b2:	f004 0503 	and.w	r5, r4, #3
  4012b6:	f1c4 0000 	rsb	r0, r4, #0
  4012ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4012be:	f014 0f04 	tst.w	r4, #4
  4012c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4012c6:	fa0c f505 	lsl.w	r5, ip, r5
  4012ca:	ea62 0205 	orn	r2, r2, r5
  4012ce:	bf1c      	itt	ne
  4012d0:	ea63 0305 	ornne	r3, r3, r5
  4012d4:	4662      	movne	r2, ip
  4012d6:	f04f 0400 	mov.w	r4, #0
  4012da:	e7a9      	b.n	401230 <strlen+0x30>

004012dc <register_fini>:
  4012dc:	4b02      	ldr	r3, [pc, #8]	; (4012e8 <register_fini+0xc>)
  4012de:	b113      	cbz	r3, 4012e6 <register_fini+0xa>
  4012e0:	4802      	ldr	r0, [pc, #8]	; (4012ec <register_fini+0x10>)
  4012e2:	f000 b805 	b.w	4012f0 <atexit>
  4012e6:	4770      	bx	lr
  4012e8:	00000000 	.word	0x00000000
  4012ec:	0040155d 	.word	0x0040155d

004012f0 <atexit>:
  4012f0:	2300      	movs	r3, #0
  4012f2:	4601      	mov	r1, r0
  4012f4:	461a      	mov	r2, r3
  4012f6:	4618      	mov	r0, r3
  4012f8:	f001 bb2a 	b.w	402950 <__register_exitproc>

004012fc <__sflush_r>:
  4012fc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401300:	b29a      	uxth	r2, r3
  401302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401306:	460d      	mov	r5, r1
  401308:	0711      	lsls	r1, r2, #28
  40130a:	4680      	mov	r8, r0
  40130c:	d43a      	bmi.n	401384 <__sflush_r+0x88>
  40130e:	686a      	ldr	r2, [r5, #4]
  401310:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401314:	2a00      	cmp	r2, #0
  401316:	81ab      	strh	r3, [r5, #12]
  401318:	dd6f      	ble.n	4013fa <__sflush_r+0xfe>
  40131a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40131c:	2c00      	cmp	r4, #0
  40131e:	d049      	beq.n	4013b4 <__sflush_r+0xb8>
  401320:	2200      	movs	r2, #0
  401322:	b29b      	uxth	r3, r3
  401324:	f8d8 6000 	ldr.w	r6, [r8]
  401328:	f8c8 2000 	str.w	r2, [r8]
  40132c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  401330:	d067      	beq.n	401402 <__sflush_r+0x106>
  401332:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401334:	075f      	lsls	r7, r3, #29
  401336:	d505      	bpl.n	401344 <__sflush_r+0x48>
  401338:	6869      	ldr	r1, [r5, #4]
  40133a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40133c:	1a52      	subs	r2, r2, r1
  40133e:	b10b      	cbz	r3, 401344 <__sflush_r+0x48>
  401340:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401342:	1ad2      	subs	r2, r2, r3
  401344:	2300      	movs	r3, #0
  401346:	69e9      	ldr	r1, [r5, #28]
  401348:	4640      	mov	r0, r8
  40134a:	47a0      	blx	r4
  40134c:	1c44      	adds	r4, r0, #1
  40134e:	d03c      	beq.n	4013ca <__sflush_r+0xce>
  401350:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  401354:	692a      	ldr	r2, [r5, #16]
  401356:	602a      	str	r2, [r5, #0]
  401358:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40135c:	2200      	movs	r2, #0
  40135e:	81ab      	strh	r3, [r5, #12]
  401360:	04db      	lsls	r3, r3, #19
  401362:	606a      	str	r2, [r5, #4]
  401364:	d447      	bmi.n	4013f6 <__sflush_r+0xfa>
  401366:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401368:	f8c8 6000 	str.w	r6, [r8]
  40136c:	b311      	cbz	r1, 4013b4 <__sflush_r+0xb8>
  40136e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401372:	4299      	cmp	r1, r3
  401374:	d002      	beq.n	40137c <__sflush_r+0x80>
  401376:	4640      	mov	r0, r8
  401378:	f000 f95a 	bl	401630 <_free_r>
  40137c:	2000      	movs	r0, #0
  40137e:	6328      	str	r0, [r5, #48]	; 0x30
  401380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401384:	692e      	ldr	r6, [r5, #16]
  401386:	b1ae      	cbz	r6, 4013b4 <__sflush_r+0xb8>
  401388:	682c      	ldr	r4, [r5, #0]
  40138a:	602e      	str	r6, [r5, #0]
  40138c:	0791      	lsls	r1, r2, #30
  40138e:	bf0c      	ite	eq
  401390:	696b      	ldreq	r3, [r5, #20]
  401392:	2300      	movne	r3, #0
  401394:	1ba4      	subs	r4, r4, r6
  401396:	60ab      	str	r3, [r5, #8]
  401398:	e00a      	b.n	4013b0 <__sflush_r+0xb4>
  40139a:	4623      	mov	r3, r4
  40139c:	4632      	mov	r2, r6
  40139e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4013a0:	69e9      	ldr	r1, [r5, #28]
  4013a2:	4640      	mov	r0, r8
  4013a4:	47b8      	blx	r7
  4013a6:	2800      	cmp	r0, #0
  4013a8:	eba4 0400 	sub.w	r4, r4, r0
  4013ac:	4406      	add	r6, r0
  4013ae:	dd04      	ble.n	4013ba <__sflush_r+0xbe>
  4013b0:	2c00      	cmp	r4, #0
  4013b2:	dcf2      	bgt.n	40139a <__sflush_r+0x9e>
  4013b4:	2000      	movs	r0, #0
  4013b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013ba:	89ab      	ldrh	r3, [r5, #12]
  4013bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4013c0:	81ab      	strh	r3, [r5, #12]
  4013c2:	f04f 30ff 	mov.w	r0, #4294967295
  4013c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013ca:	f8d8 4000 	ldr.w	r4, [r8]
  4013ce:	2c1d      	cmp	r4, #29
  4013d0:	d8f3      	bhi.n	4013ba <__sflush_r+0xbe>
  4013d2:	4b19      	ldr	r3, [pc, #100]	; (401438 <__sflush_r+0x13c>)
  4013d4:	40e3      	lsrs	r3, r4
  4013d6:	43db      	mvns	r3, r3
  4013d8:	f013 0301 	ands.w	r3, r3, #1
  4013dc:	d1ed      	bne.n	4013ba <__sflush_r+0xbe>
  4013de:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4013e2:	606b      	str	r3, [r5, #4]
  4013e4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4013e8:	6929      	ldr	r1, [r5, #16]
  4013ea:	81ab      	strh	r3, [r5, #12]
  4013ec:	04da      	lsls	r2, r3, #19
  4013ee:	6029      	str	r1, [r5, #0]
  4013f0:	d5b9      	bpl.n	401366 <__sflush_r+0x6a>
  4013f2:	2c00      	cmp	r4, #0
  4013f4:	d1b7      	bne.n	401366 <__sflush_r+0x6a>
  4013f6:	6528      	str	r0, [r5, #80]	; 0x50
  4013f8:	e7b5      	b.n	401366 <__sflush_r+0x6a>
  4013fa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4013fc:	2a00      	cmp	r2, #0
  4013fe:	dc8c      	bgt.n	40131a <__sflush_r+0x1e>
  401400:	e7d8      	b.n	4013b4 <__sflush_r+0xb8>
  401402:	2301      	movs	r3, #1
  401404:	69e9      	ldr	r1, [r5, #28]
  401406:	4640      	mov	r0, r8
  401408:	47a0      	blx	r4
  40140a:	1c43      	adds	r3, r0, #1
  40140c:	4602      	mov	r2, r0
  40140e:	d002      	beq.n	401416 <__sflush_r+0x11a>
  401410:	89ab      	ldrh	r3, [r5, #12]
  401412:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401414:	e78e      	b.n	401334 <__sflush_r+0x38>
  401416:	f8d8 3000 	ldr.w	r3, [r8]
  40141a:	2b00      	cmp	r3, #0
  40141c:	d0f8      	beq.n	401410 <__sflush_r+0x114>
  40141e:	2b1d      	cmp	r3, #29
  401420:	d001      	beq.n	401426 <__sflush_r+0x12a>
  401422:	2b16      	cmp	r3, #22
  401424:	d102      	bne.n	40142c <__sflush_r+0x130>
  401426:	f8c8 6000 	str.w	r6, [r8]
  40142a:	e7c3      	b.n	4013b4 <__sflush_r+0xb8>
  40142c:	89ab      	ldrh	r3, [r5, #12]
  40142e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401432:	81ab      	strh	r3, [r5, #12]
  401434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401438:	20400001 	.word	0x20400001

0040143c <_fflush_r>:
  40143c:	b538      	push	{r3, r4, r5, lr}
  40143e:	460d      	mov	r5, r1
  401440:	4604      	mov	r4, r0
  401442:	b108      	cbz	r0, 401448 <_fflush_r+0xc>
  401444:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401446:	b1bb      	cbz	r3, 401478 <_fflush_r+0x3c>
  401448:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40144c:	b188      	cbz	r0, 401472 <_fflush_r+0x36>
  40144e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401450:	07db      	lsls	r3, r3, #31
  401452:	d401      	bmi.n	401458 <_fflush_r+0x1c>
  401454:	0581      	lsls	r1, r0, #22
  401456:	d517      	bpl.n	401488 <_fflush_r+0x4c>
  401458:	4620      	mov	r0, r4
  40145a:	4629      	mov	r1, r5
  40145c:	f7ff ff4e 	bl	4012fc <__sflush_r>
  401460:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401462:	07da      	lsls	r2, r3, #31
  401464:	4604      	mov	r4, r0
  401466:	d402      	bmi.n	40146e <_fflush_r+0x32>
  401468:	89ab      	ldrh	r3, [r5, #12]
  40146a:	059b      	lsls	r3, r3, #22
  40146c:	d507      	bpl.n	40147e <_fflush_r+0x42>
  40146e:	4620      	mov	r0, r4
  401470:	bd38      	pop	{r3, r4, r5, pc}
  401472:	4604      	mov	r4, r0
  401474:	4620      	mov	r0, r4
  401476:	bd38      	pop	{r3, r4, r5, pc}
  401478:	f000 f838 	bl	4014ec <__sinit>
  40147c:	e7e4      	b.n	401448 <_fflush_r+0xc>
  40147e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  401480:	f000 fb64 	bl	401b4c <__retarget_lock_release_recursive>
  401484:	4620      	mov	r0, r4
  401486:	bd38      	pop	{r3, r4, r5, pc}
  401488:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40148a:	f000 fb5d 	bl	401b48 <__retarget_lock_acquire_recursive>
  40148e:	e7e3      	b.n	401458 <_fflush_r+0x1c>

00401490 <_cleanup_r>:
  401490:	4901      	ldr	r1, [pc, #4]	; (401498 <_cleanup_r+0x8>)
  401492:	f000 bb2b 	b.w	401aec <_fwalk_reent>
  401496:	bf00      	nop
  401498:	00402a39 	.word	0x00402a39

0040149c <std.isra.0>:
  40149c:	b510      	push	{r4, lr}
  40149e:	2300      	movs	r3, #0
  4014a0:	4604      	mov	r4, r0
  4014a2:	8181      	strh	r1, [r0, #12]
  4014a4:	81c2      	strh	r2, [r0, #14]
  4014a6:	6003      	str	r3, [r0, #0]
  4014a8:	6043      	str	r3, [r0, #4]
  4014aa:	6083      	str	r3, [r0, #8]
  4014ac:	6643      	str	r3, [r0, #100]	; 0x64
  4014ae:	6103      	str	r3, [r0, #16]
  4014b0:	6143      	str	r3, [r0, #20]
  4014b2:	6183      	str	r3, [r0, #24]
  4014b4:	4619      	mov	r1, r3
  4014b6:	2208      	movs	r2, #8
  4014b8:	305c      	adds	r0, #92	; 0x5c
  4014ba:	f7ff fd1d 	bl	400ef8 <memset>
  4014be:	4807      	ldr	r0, [pc, #28]	; (4014dc <std.isra.0+0x40>)
  4014c0:	4907      	ldr	r1, [pc, #28]	; (4014e0 <std.isra.0+0x44>)
  4014c2:	4a08      	ldr	r2, [pc, #32]	; (4014e4 <std.isra.0+0x48>)
  4014c4:	4b08      	ldr	r3, [pc, #32]	; (4014e8 <std.isra.0+0x4c>)
  4014c6:	6220      	str	r0, [r4, #32]
  4014c8:	61e4      	str	r4, [r4, #28]
  4014ca:	6261      	str	r1, [r4, #36]	; 0x24
  4014cc:	62a2      	str	r2, [r4, #40]	; 0x28
  4014ce:	62e3      	str	r3, [r4, #44]	; 0x2c
  4014d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4014d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4014d8:	f000 bb32 	b.w	401b40 <__retarget_lock_init_recursive>
  4014dc:	004027d5 	.word	0x004027d5
  4014e0:	004027f9 	.word	0x004027f9
  4014e4:	00402835 	.word	0x00402835
  4014e8:	00402855 	.word	0x00402855

004014ec <__sinit>:
  4014ec:	b510      	push	{r4, lr}
  4014ee:	4604      	mov	r4, r0
  4014f0:	4812      	ldr	r0, [pc, #72]	; (40153c <__sinit+0x50>)
  4014f2:	f000 fb29 	bl	401b48 <__retarget_lock_acquire_recursive>
  4014f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4014f8:	b9d2      	cbnz	r2, 401530 <__sinit+0x44>
  4014fa:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4014fe:	4810      	ldr	r0, [pc, #64]	; (401540 <__sinit+0x54>)
  401500:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  401504:	2103      	movs	r1, #3
  401506:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40150a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40150c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  401510:	6860      	ldr	r0, [r4, #4]
  401512:	2104      	movs	r1, #4
  401514:	f7ff ffc2 	bl	40149c <std.isra.0>
  401518:	2201      	movs	r2, #1
  40151a:	2109      	movs	r1, #9
  40151c:	68a0      	ldr	r0, [r4, #8]
  40151e:	f7ff ffbd 	bl	40149c <std.isra.0>
  401522:	2202      	movs	r2, #2
  401524:	2112      	movs	r1, #18
  401526:	68e0      	ldr	r0, [r4, #12]
  401528:	f7ff ffb8 	bl	40149c <std.isra.0>
  40152c:	2301      	movs	r3, #1
  40152e:	63a3      	str	r3, [r4, #56]	; 0x38
  401530:	4802      	ldr	r0, [pc, #8]	; (40153c <__sinit+0x50>)
  401532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401536:	f000 bb09 	b.w	401b4c <__retarget_lock_release_recursive>
  40153a:	bf00      	nop
  40153c:	20400934 	.word	0x20400934
  401540:	00401491 	.word	0x00401491

00401544 <__sfp_lock_acquire>:
  401544:	4801      	ldr	r0, [pc, #4]	; (40154c <__sfp_lock_acquire+0x8>)
  401546:	f000 baff 	b.w	401b48 <__retarget_lock_acquire_recursive>
  40154a:	bf00      	nop
  40154c:	20400948 	.word	0x20400948

00401550 <__sfp_lock_release>:
  401550:	4801      	ldr	r0, [pc, #4]	; (401558 <__sfp_lock_release+0x8>)
  401552:	f000 bafb 	b.w	401b4c <__retarget_lock_release_recursive>
  401556:	bf00      	nop
  401558:	20400948 	.word	0x20400948

0040155c <__libc_fini_array>:
  40155c:	b538      	push	{r3, r4, r5, lr}
  40155e:	4c0a      	ldr	r4, [pc, #40]	; (401588 <__libc_fini_array+0x2c>)
  401560:	4d0a      	ldr	r5, [pc, #40]	; (40158c <__libc_fini_array+0x30>)
  401562:	1b64      	subs	r4, r4, r5
  401564:	10a4      	asrs	r4, r4, #2
  401566:	d00a      	beq.n	40157e <__libc_fini_array+0x22>
  401568:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40156c:	3b01      	subs	r3, #1
  40156e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401572:	3c01      	subs	r4, #1
  401574:	f855 3904 	ldr.w	r3, [r5], #-4
  401578:	4798      	blx	r3
  40157a:	2c00      	cmp	r4, #0
  40157c:	d1f9      	bne.n	401572 <__libc_fini_array+0x16>
  40157e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401582:	f001 bb55 	b.w	402c30 <_fini>
  401586:	bf00      	nop
  401588:	00402c40 	.word	0x00402c40
  40158c:	00402c3c 	.word	0x00402c3c

00401590 <_malloc_trim_r>:
  401590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401592:	4f24      	ldr	r7, [pc, #144]	; (401624 <_malloc_trim_r+0x94>)
  401594:	460c      	mov	r4, r1
  401596:	4606      	mov	r6, r0
  401598:	f000 ff58 	bl	40244c <__malloc_lock>
  40159c:	68bb      	ldr	r3, [r7, #8]
  40159e:	685d      	ldr	r5, [r3, #4]
  4015a0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4015a4:	310f      	adds	r1, #15
  4015a6:	f025 0503 	bic.w	r5, r5, #3
  4015aa:	4429      	add	r1, r5
  4015ac:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4015b0:	f021 010f 	bic.w	r1, r1, #15
  4015b4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4015b8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4015bc:	db07      	blt.n	4015ce <_malloc_trim_r+0x3e>
  4015be:	2100      	movs	r1, #0
  4015c0:	4630      	mov	r0, r6
  4015c2:	f001 f8f5 	bl	4027b0 <_sbrk_r>
  4015c6:	68bb      	ldr	r3, [r7, #8]
  4015c8:	442b      	add	r3, r5
  4015ca:	4298      	cmp	r0, r3
  4015cc:	d004      	beq.n	4015d8 <_malloc_trim_r+0x48>
  4015ce:	4630      	mov	r0, r6
  4015d0:	f000 ff42 	bl	402458 <__malloc_unlock>
  4015d4:	2000      	movs	r0, #0
  4015d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015d8:	4261      	negs	r1, r4
  4015da:	4630      	mov	r0, r6
  4015dc:	f001 f8e8 	bl	4027b0 <_sbrk_r>
  4015e0:	3001      	adds	r0, #1
  4015e2:	d00d      	beq.n	401600 <_malloc_trim_r+0x70>
  4015e4:	4b10      	ldr	r3, [pc, #64]	; (401628 <_malloc_trim_r+0x98>)
  4015e6:	68ba      	ldr	r2, [r7, #8]
  4015e8:	6819      	ldr	r1, [r3, #0]
  4015ea:	1b2d      	subs	r5, r5, r4
  4015ec:	f045 0501 	orr.w	r5, r5, #1
  4015f0:	4630      	mov	r0, r6
  4015f2:	1b09      	subs	r1, r1, r4
  4015f4:	6055      	str	r5, [r2, #4]
  4015f6:	6019      	str	r1, [r3, #0]
  4015f8:	f000 ff2e 	bl	402458 <__malloc_unlock>
  4015fc:	2001      	movs	r0, #1
  4015fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401600:	2100      	movs	r1, #0
  401602:	4630      	mov	r0, r6
  401604:	f001 f8d4 	bl	4027b0 <_sbrk_r>
  401608:	68ba      	ldr	r2, [r7, #8]
  40160a:	1a83      	subs	r3, r0, r2
  40160c:	2b0f      	cmp	r3, #15
  40160e:	ddde      	ble.n	4015ce <_malloc_trim_r+0x3e>
  401610:	4c06      	ldr	r4, [pc, #24]	; (40162c <_malloc_trim_r+0x9c>)
  401612:	4905      	ldr	r1, [pc, #20]	; (401628 <_malloc_trim_r+0x98>)
  401614:	6824      	ldr	r4, [r4, #0]
  401616:	f043 0301 	orr.w	r3, r3, #1
  40161a:	1b00      	subs	r0, r0, r4
  40161c:	6053      	str	r3, [r2, #4]
  40161e:	6008      	str	r0, [r1, #0]
  401620:	e7d5      	b.n	4015ce <_malloc_trim_r+0x3e>
  401622:	bf00      	nop
  401624:	2040043c 	.word	0x2040043c
  401628:	204008e0 	.word	0x204008e0
  40162c:	20400844 	.word	0x20400844

00401630 <_free_r>:
  401630:	2900      	cmp	r1, #0
  401632:	d044      	beq.n	4016be <_free_r+0x8e>
  401634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401638:	460d      	mov	r5, r1
  40163a:	4680      	mov	r8, r0
  40163c:	f000 ff06 	bl	40244c <__malloc_lock>
  401640:	f855 7c04 	ldr.w	r7, [r5, #-4]
  401644:	4969      	ldr	r1, [pc, #420]	; (4017ec <_free_r+0x1bc>)
  401646:	f027 0301 	bic.w	r3, r7, #1
  40164a:	f1a5 0408 	sub.w	r4, r5, #8
  40164e:	18e2      	adds	r2, r4, r3
  401650:	688e      	ldr	r6, [r1, #8]
  401652:	6850      	ldr	r0, [r2, #4]
  401654:	42b2      	cmp	r2, r6
  401656:	f020 0003 	bic.w	r0, r0, #3
  40165a:	d05e      	beq.n	40171a <_free_r+0xea>
  40165c:	07fe      	lsls	r6, r7, #31
  40165e:	6050      	str	r0, [r2, #4]
  401660:	d40b      	bmi.n	40167a <_free_r+0x4a>
  401662:	f855 7c08 	ldr.w	r7, [r5, #-8]
  401666:	1be4      	subs	r4, r4, r7
  401668:	f101 0e08 	add.w	lr, r1, #8
  40166c:	68a5      	ldr	r5, [r4, #8]
  40166e:	4575      	cmp	r5, lr
  401670:	443b      	add	r3, r7
  401672:	d06d      	beq.n	401750 <_free_r+0x120>
  401674:	68e7      	ldr	r7, [r4, #12]
  401676:	60ef      	str	r7, [r5, #12]
  401678:	60bd      	str	r5, [r7, #8]
  40167a:	1815      	adds	r5, r2, r0
  40167c:	686d      	ldr	r5, [r5, #4]
  40167e:	07ed      	lsls	r5, r5, #31
  401680:	d53e      	bpl.n	401700 <_free_r+0xd0>
  401682:	f043 0201 	orr.w	r2, r3, #1
  401686:	6062      	str	r2, [r4, #4]
  401688:	50e3      	str	r3, [r4, r3]
  40168a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40168e:	d217      	bcs.n	4016c0 <_free_r+0x90>
  401690:	08db      	lsrs	r3, r3, #3
  401692:	1c58      	adds	r0, r3, #1
  401694:	109a      	asrs	r2, r3, #2
  401696:	684d      	ldr	r5, [r1, #4]
  401698:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40169c:	60a7      	str	r7, [r4, #8]
  40169e:	2301      	movs	r3, #1
  4016a0:	4093      	lsls	r3, r2
  4016a2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4016a6:	432b      	orrs	r3, r5
  4016a8:	3a08      	subs	r2, #8
  4016aa:	60e2      	str	r2, [r4, #12]
  4016ac:	604b      	str	r3, [r1, #4]
  4016ae:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4016b2:	60fc      	str	r4, [r7, #12]
  4016b4:	4640      	mov	r0, r8
  4016b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4016ba:	f000 becd 	b.w	402458 <__malloc_unlock>
  4016be:	4770      	bx	lr
  4016c0:	0a5a      	lsrs	r2, r3, #9
  4016c2:	2a04      	cmp	r2, #4
  4016c4:	d852      	bhi.n	40176c <_free_r+0x13c>
  4016c6:	099a      	lsrs	r2, r3, #6
  4016c8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4016cc:	00ff      	lsls	r7, r7, #3
  4016ce:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4016d2:	19c8      	adds	r0, r1, r7
  4016d4:	59ca      	ldr	r2, [r1, r7]
  4016d6:	3808      	subs	r0, #8
  4016d8:	4290      	cmp	r0, r2
  4016da:	d04f      	beq.n	40177c <_free_r+0x14c>
  4016dc:	6851      	ldr	r1, [r2, #4]
  4016de:	f021 0103 	bic.w	r1, r1, #3
  4016e2:	428b      	cmp	r3, r1
  4016e4:	d232      	bcs.n	40174c <_free_r+0x11c>
  4016e6:	6892      	ldr	r2, [r2, #8]
  4016e8:	4290      	cmp	r0, r2
  4016ea:	d1f7      	bne.n	4016dc <_free_r+0xac>
  4016ec:	68c3      	ldr	r3, [r0, #12]
  4016ee:	60a0      	str	r0, [r4, #8]
  4016f0:	60e3      	str	r3, [r4, #12]
  4016f2:	609c      	str	r4, [r3, #8]
  4016f4:	60c4      	str	r4, [r0, #12]
  4016f6:	4640      	mov	r0, r8
  4016f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4016fc:	f000 beac 	b.w	402458 <__malloc_unlock>
  401700:	6895      	ldr	r5, [r2, #8]
  401702:	4f3b      	ldr	r7, [pc, #236]	; (4017f0 <_free_r+0x1c0>)
  401704:	42bd      	cmp	r5, r7
  401706:	4403      	add	r3, r0
  401708:	d040      	beq.n	40178c <_free_r+0x15c>
  40170a:	68d0      	ldr	r0, [r2, #12]
  40170c:	60e8      	str	r0, [r5, #12]
  40170e:	f043 0201 	orr.w	r2, r3, #1
  401712:	6085      	str	r5, [r0, #8]
  401714:	6062      	str	r2, [r4, #4]
  401716:	50e3      	str	r3, [r4, r3]
  401718:	e7b7      	b.n	40168a <_free_r+0x5a>
  40171a:	07ff      	lsls	r7, r7, #31
  40171c:	4403      	add	r3, r0
  40171e:	d407      	bmi.n	401730 <_free_r+0x100>
  401720:	f855 2c08 	ldr.w	r2, [r5, #-8]
  401724:	1aa4      	subs	r4, r4, r2
  401726:	4413      	add	r3, r2
  401728:	68a0      	ldr	r0, [r4, #8]
  40172a:	68e2      	ldr	r2, [r4, #12]
  40172c:	60c2      	str	r2, [r0, #12]
  40172e:	6090      	str	r0, [r2, #8]
  401730:	4a30      	ldr	r2, [pc, #192]	; (4017f4 <_free_r+0x1c4>)
  401732:	6812      	ldr	r2, [r2, #0]
  401734:	f043 0001 	orr.w	r0, r3, #1
  401738:	4293      	cmp	r3, r2
  40173a:	6060      	str	r0, [r4, #4]
  40173c:	608c      	str	r4, [r1, #8]
  40173e:	d3b9      	bcc.n	4016b4 <_free_r+0x84>
  401740:	4b2d      	ldr	r3, [pc, #180]	; (4017f8 <_free_r+0x1c8>)
  401742:	4640      	mov	r0, r8
  401744:	6819      	ldr	r1, [r3, #0]
  401746:	f7ff ff23 	bl	401590 <_malloc_trim_r>
  40174a:	e7b3      	b.n	4016b4 <_free_r+0x84>
  40174c:	4610      	mov	r0, r2
  40174e:	e7cd      	b.n	4016ec <_free_r+0xbc>
  401750:	1811      	adds	r1, r2, r0
  401752:	6849      	ldr	r1, [r1, #4]
  401754:	07c9      	lsls	r1, r1, #31
  401756:	d444      	bmi.n	4017e2 <_free_r+0x1b2>
  401758:	6891      	ldr	r1, [r2, #8]
  40175a:	68d2      	ldr	r2, [r2, #12]
  40175c:	60ca      	str	r2, [r1, #12]
  40175e:	4403      	add	r3, r0
  401760:	f043 0001 	orr.w	r0, r3, #1
  401764:	6091      	str	r1, [r2, #8]
  401766:	6060      	str	r0, [r4, #4]
  401768:	50e3      	str	r3, [r4, r3]
  40176a:	e7a3      	b.n	4016b4 <_free_r+0x84>
  40176c:	2a14      	cmp	r2, #20
  40176e:	d816      	bhi.n	40179e <_free_r+0x16e>
  401770:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  401774:	00ff      	lsls	r7, r7, #3
  401776:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40177a:	e7aa      	b.n	4016d2 <_free_r+0xa2>
  40177c:	10aa      	asrs	r2, r5, #2
  40177e:	2301      	movs	r3, #1
  401780:	684d      	ldr	r5, [r1, #4]
  401782:	4093      	lsls	r3, r2
  401784:	432b      	orrs	r3, r5
  401786:	604b      	str	r3, [r1, #4]
  401788:	4603      	mov	r3, r0
  40178a:	e7b0      	b.n	4016ee <_free_r+0xbe>
  40178c:	f043 0201 	orr.w	r2, r3, #1
  401790:	614c      	str	r4, [r1, #20]
  401792:	610c      	str	r4, [r1, #16]
  401794:	60e5      	str	r5, [r4, #12]
  401796:	60a5      	str	r5, [r4, #8]
  401798:	6062      	str	r2, [r4, #4]
  40179a:	50e3      	str	r3, [r4, r3]
  40179c:	e78a      	b.n	4016b4 <_free_r+0x84>
  40179e:	2a54      	cmp	r2, #84	; 0x54
  4017a0:	d806      	bhi.n	4017b0 <_free_r+0x180>
  4017a2:	0b1a      	lsrs	r2, r3, #12
  4017a4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4017a8:	00ff      	lsls	r7, r7, #3
  4017aa:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4017ae:	e790      	b.n	4016d2 <_free_r+0xa2>
  4017b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4017b4:	d806      	bhi.n	4017c4 <_free_r+0x194>
  4017b6:	0bda      	lsrs	r2, r3, #15
  4017b8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4017bc:	00ff      	lsls	r7, r7, #3
  4017be:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4017c2:	e786      	b.n	4016d2 <_free_r+0xa2>
  4017c4:	f240 5054 	movw	r0, #1364	; 0x554
  4017c8:	4282      	cmp	r2, r0
  4017ca:	d806      	bhi.n	4017da <_free_r+0x1aa>
  4017cc:	0c9a      	lsrs	r2, r3, #18
  4017ce:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4017d2:	00ff      	lsls	r7, r7, #3
  4017d4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4017d8:	e77b      	b.n	4016d2 <_free_r+0xa2>
  4017da:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4017de:	257e      	movs	r5, #126	; 0x7e
  4017e0:	e777      	b.n	4016d2 <_free_r+0xa2>
  4017e2:	f043 0101 	orr.w	r1, r3, #1
  4017e6:	6061      	str	r1, [r4, #4]
  4017e8:	6013      	str	r3, [r2, #0]
  4017ea:	e763      	b.n	4016b4 <_free_r+0x84>
  4017ec:	2040043c 	.word	0x2040043c
  4017f0:	20400444 	.word	0x20400444
  4017f4:	20400848 	.word	0x20400848
  4017f8:	20400910 	.word	0x20400910

004017fc <__sfvwrite_r>:
  4017fc:	6893      	ldr	r3, [r2, #8]
  4017fe:	2b00      	cmp	r3, #0
  401800:	d073      	beq.n	4018ea <__sfvwrite_r+0xee>
  401802:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401806:	898b      	ldrh	r3, [r1, #12]
  401808:	b083      	sub	sp, #12
  40180a:	460c      	mov	r4, r1
  40180c:	0719      	lsls	r1, r3, #28
  40180e:	9000      	str	r0, [sp, #0]
  401810:	4616      	mov	r6, r2
  401812:	d526      	bpl.n	401862 <__sfvwrite_r+0x66>
  401814:	6922      	ldr	r2, [r4, #16]
  401816:	b322      	cbz	r2, 401862 <__sfvwrite_r+0x66>
  401818:	f013 0002 	ands.w	r0, r3, #2
  40181c:	6835      	ldr	r5, [r6, #0]
  40181e:	d02c      	beq.n	40187a <__sfvwrite_r+0x7e>
  401820:	f04f 0900 	mov.w	r9, #0
  401824:	4fb0      	ldr	r7, [pc, #704]	; (401ae8 <__sfvwrite_r+0x2ec>)
  401826:	46c8      	mov	r8, r9
  401828:	46b2      	mov	sl, r6
  40182a:	45b8      	cmp	r8, r7
  40182c:	4643      	mov	r3, r8
  40182e:	464a      	mov	r2, r9
  401830:	bf28      	it	cs
  401832:	463b      	movcs	r3, r7
  401834:	9800      	ldr	r0, [sp, #0]
  401836:	f1b8 0f00 	cmp.w	r8, #0
  40183a:	d050      	beq.n	4018de <__sfvwrite_r+0xe2>
  40183c:	69e1      	ldr	r1, [r4, #28]
  40183e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  401840:	47b0      	blx	r6
  401842:	2800      	cmp	r0, #0
  401844:	dd58      	ble.n	4018f8 <__sfvwrite_r+0xfc>
  401846:	f8da 3008 	ldr.w	r3, [sl, #8]
  40184a:	1a1b      	subs	r3, r3, r0
  40184c:	4481      	add	r9, r0
  40184e:	eba8 0800 	sub.w	r8, r8, r0
  401852:	f8ca 3008 	str.w	r3, [sl, #8]
  401856:	2b00      	cmp	r3, #0
  401858:	d1e7      	bne.n	40182a <__sfvwrite_r+0x2e>
  40185a:	2000      	movs	r0, #0
  40185c:	b003      	add	sp, #12
  40185e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401862:	4621      	mov	r1, r4
  401864:	9800      	ldr	r0, [sp, #0]
  401866:	f001 f80f 	bl	402888 <__swsetup_r>
  40186a:	2800      	cmp	r0, #0
  40186c:	f040 8133 	bne.w	401ad6 <__sfvwrite_r+0x2da>
  401870:	89a3      	ldrh	r3, [r4, #12]
  401872:	6835      	ldr	r5, [r6, #0]
  401874:	f013 0002 	ands.w	r0, r3, #2
  401878:	d1d2      	bne.n	401820 <__sfvwrite_r+0x24>
  40187a:	f013 0901 	ands.w	r9, r3, #1
  40187e:	d145      	bne.n	40190c <__sfvwrite_r+0x110>
  401880:	464f      	mov	r7, r9
  401882:	9601      	str	r6, [sp, #4]
  401884:	b337      	cbz	r7, 4018d4 <__sfvwrite_r+0xd8>
  401886:	059a      	lsls	r2, r3, #22
  401888:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40188c:	f140 8083 	bpl.w	401996 <__sfvwrite_r+0x19a>
  401890:	4547      	cmp	r7, r8
  401892:	46c3      	mov	fp, r8
  401894:	f0c0 80ab 	bcc.w	4019ee <__sfvwrite_r+0x1f2>
  401898:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40189c:	f040 80ac 	bne.w	4019f8 <__sfvwrite_r+0x1fc>
  4018a0:	6820      	ldr	r0, [r4, #0]
  4018a2:	46ba      	mov	sl, r7
  4018a4:	465a      	mov	r2, fp
  4018a6:	4649      	mov	r1, r9
  4018a8:	f000 fd6c 	bl	402384 <memmove>
  4018ac:	68a2      	ldr	r2, [r4, #8]
  4018ae:	6823      	ldr	r3, [r4, #0]
  4018b0:	eba2 0208 	sub.w	r2, r2, r8
  4018b4:	445b      	add	r3, fp
  4018b6:	60a2      	str	r2, [r4, #8]
  4018b8:	6023      	str	r3, [r4, #0]
  4018ba:	9a01      	ldr	r2, [sp, #4]
  4018bc:	6893      	ldr	r3, [r2, #8]
  4018be:	eba3 030a 	sub.w	r3, r3, sl
  4018c2:	44d1      	add	r9, sl
  4018c4:	eba7 070a 	sub.w	r7, r7, sl
  4018c8:	6093      	str	r3, [r2, #8]
  4018ca:	2b00      	cmp	r3, #0
  4018cc:	d0c5      	beq.n	40185a <__sfvwrite_r+0x5e>
  4018ce:	89a3      	ldrh	r3, [r4, #12]
  4018d0:	2f00      	cmp	r7, #0
  4018d2:	d1d8      	bne.n	401886 <__sfvwrite_r+0x8a>
  4018d4:	f8d5 9000 	ldr.w	r9, [r5]
  4018d8:	686f      	ldr	r7, [r5, #4]
  4018da:	3508      	adds	r5, #8
  4018dc:	e7d2      	b.n	401884 <__sfvwrite_r+0x88>
  4018de:	f8d5 9000 	ldr.w	r9, [r5]
  4018e2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4018e6:	3508      	adds	r5, #8
  4018e8:	e79f      	b.n	40182a <__sfvwrite_r+0x2e>
  4018ea:	2000      	movs	r0, #0
  4018ec:	4770      	bx	lr
  4018ee:	4621      	mov	r1, r4
  4018f0:	9800      	ldr	r0, [sp, #0]
  4018f2:	f7ff fda3 	bl	40143c <_fflush_r>
  4018f6:	b370      	cbz	r0, 401956 <__sfvwrite_r+0x15a>
  4018f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4018fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401900:	f04f 30ff 	mov.w	r0, #4294967295
  401904:	81a3      	strh	r3, [r4, #12]
  401906:	b003      	add	sp, #12
  401908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40190c:	4681      	mov	r9, r0
  40190e:	4633      	mov	r3, r6
  401910:	464e      	mov	r6, r9
  401912:	46a8      	mov	r8, r5
  401914:	469a      	mov	sl, r3
  401916:	464d      	mov	r5, r9
  401918:	b34e      	cbz	r6, 40196e <__sfvwrite_r+0x172>
  40191a:	b380      	cbz	r0, 40197e <__sfvwrite_r+0x182>
  40191c:	6820      	ldr	r0, [r4, #0]
  40191e:	6923      	ldr	r3, [r4, #16]
  401920:	6962      	ldr	r2, [r4, #20]
  401922:	45b1      	cmp	r9, r6
  401924:	46cb      	mov	fp, r9
  401926:	bf28      	it	cs
  401928:	46b3      	movcs	fp, r6
  40192a:	4298      	cmp	r0, r3
  40192c:	465f      	mov	r7, fp
  40192e:	d904      	bls.n	40193a <__sfvwrite_r+0x13e>
  401930:	68a3      	ldr	r3, [r4, #8]
  401932:	4413      	add	r3, r2
  401934:	459b      	cmp	fp, r3
  401936:	f300 80a6 	bgt.w	401a86 <__sfvwrite_r+0x28a>
  40193a:	4593      	cmp	fp, r2
  40193c:	db4b      	blt.n	4019d6 <__sfvwrite_r+0x1da>
  40193e:	4613      	mov	r3, r2
  401940:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401942:	69e1      	ldr	r1, [r4, #28]
  401944:	9800      	ldr	r0, [sp, #0]
  401946:	462a      	mov	r2, r5
  401948:	47b8      	blx	r7
  40194a:	1e07      	subs	r7, r0, #0
  40194c:	ddd4      	ble.n	4018f8 <__sfvwrite_r+0xfc>
  40194e:	ebb9 0907 	subs.w	r9, r9, r7
  401952:	d0cc      	beq.n	4018ee <__sfvwrite_r+0xf2>
  401954:	2001      	movs	r0, #1
  401956:	f8da 3008 	ldr.w	r3, [sl, #8]
  40195a:	1bdb      	subs	r3, r3, r7
  40195c:	443d      	add	r5, r7
  40195e:	1bf6      	subs	r6, r6, r7
  401960:	f8ca 3008 	str.w	r3, [sl, #8]
  401964:	2b00      	cmp	r3, #0
  401966:	f43f af78 	beq.w	40185a <__sfvwrite_r+0x5e>
  40196a:	2e00      	cmp	r6, #0
  40196c:	d1d5      	bne.n	40191a <__sfvwrite_r+0x11e>
  40196e:	f108 0308 	add.w	r3, r8, #8
  401972:	e913 0060 	ldmdb	r3, {r5, r6}
  401976:	4698      	mov	r8, r3
  401978:	3308      	adds	r3, #8
  40197a:	2e00      	cmp	r6, #0
  40197c:	d0f9      	beq.n	401972 <__sfvwrite_r+0x176>
  40197e:	4632      	mov	r2, r6
  401980:	210a      	movs	r1, #10
  401982:	4628      	mov	r0, r5
  401984:	f000 fc14 	bl	4021b0 <memchr>
  401988:	2800      	cmp	r0, #0
  40198a:	f000 80a1 	beq.w	401ad0 <__sfvwrite_r+0x2d4>
  40198e:	3001      	adds	r0, #1
  401990:	eba0 0905 	sub.w	r9, r0, r5
  401994:	e7c2      	b.n	40191c <__sfvwrite_r+0x120>
  401996:	6820      	ldr	r0, [r4, #0]
  401998:	6923      	ldr	r3, [r4, #16]
  40199a:	4298      	cmp	r0, r3
  40199c:	d802      	bhi.n	4019a4 <__sfvwrite_r+0x1a8>
  40199e:	6963      	ldr	r3, [r4, #20]
  4019a0:	429f      	cmp	r7, r3
  4019a2:	d25d      	bcs.n	401a60 <__sfvwrite_r+0x264>
  4019a4:	45b8      	cmp	r8, r7
  4019a6:	bf28      	it	cs
  4019a8:	46b8      	movcs	r8, r7
  4019aa:	4642      	mov	r2, r8
  4019ac:	4649      	mov	r1, r9
  4019ae:	f000 fce9 	bl	402384 <memmove>
  4019b2:	68a3      	ldr	r3, [r4, #8]
  4019b4:	6822      	ldr	r2, [r4, #0]
  4019b6:	eba3 0308 	sub.w	r3, r3, r8
  4019ba:	4442      	add	r2, r8
  4019bc:	60a3      	str	r3, [r4, #8]
  4019be:	6022      	str	r2, [r4, #0]
  4019c0:	b10b      	cbz	r3, 4019c6 <__sfvwrite_r+0x1ca>
  4019c2:	46c2      	mov	sl, r8
  4019c4:	e779      	b.n	4018ba <__sfvwrite_r+0xbe>
  4019c6:	4621      	mov	r1, r4
  4019c8:	9800      	ldr	r0, [sp, #0]
  4019ca:	f7ff fd37 	bl	40143c <_fflush_r>
  4019ce:	2800      	cmp	r0, #0
  4019d0:	d192      	bne.n	4018f8 <__sfvwrite_r+0xfc>
  4019d2:	46c2      	mov	sl, r8
  4019d4:	e771      	b.n	4018ba <__sfvwrite_r+0xbe>
  4019d6:	465a      	mov	r2, fp
  4019d8:	4629      	mov	r1, r5
  4019da:	f000 fcd3 	bl	402384 <memmove>
  4019de:	68a2      	ldr	r2, [r4, #8]
  4019e0:	6823      	ldr	r3, [r4, #0]
  4019e2:	eba2 020b 	sub.w	r2, r2, fp
  4019e6:	445b      	add	r3, fp
  4019e8:	60a2      	str	r2, [r4, #8]
  4019ea:	6023      	str	r3, [r4, #0]
  4019ec:	e7af      	b.n	40194e <__sfvwrite_r+0x152>
  4019ee:	6820      	ldr	r0, [r4, #0]
  4019f0:	46b8      	mov	r8, r7
  4019f2:	46ba      	mov	sl, r7
  4019f4:	46bb      	mov	fp, r7
  4019f6:	e755      	b.n	4018a4 <__sfvwrite_r+0xa8>
  4019f8:	6962      	ldr	r2, [r4, #20]
  4019fa:	6820      	ldr	r0, [r4, #0]
  4019fc:	6921      	ldr	r1, [r4, #16]
  4019fe:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  401a02:	eba0 0a01 	sub.w	sl, r0, r1
  401a06:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  401a0a:	f10a 0001 	add.w	r0, sl, #1
  401a0e:	ea4f 0868 	mov.w	r8, r8, asr #1
  401a12:	4438      	add	r0, r7
  401a14:	4540      	cmp	r0, r8
  401a16:	4642      	mov	r2, r8
  401a18:	bf84      	itt	hi
  401a1a:	4680      	movhi	r8, r0
  401a1c:	4642      	movhi	r2, r8
  401a1e:	055b      	lsls	r3, r3, #21
  401a20:	d544      	bpl.n	401aac <__sfvwrite_r+0x2b0>
  401a22:	4611      	mov	r1, r2
  401a24:	9800      	ldr	r0, [sp, #0]
  401a26:	f000 f913 	bl	401c50 <_malloc_r>
  401a2a:	4683      	mov	fp, r0
  401a2c:	2800      	cmp	r0, #0
  401a2e:	d055      	beq.n	401adc <__sfvwrite_r+0x2e0>
  401a30:	4652      	mov	r2, sl
  401a32:	6921      	ldr	r1, [r4, #16]
  401a34:	f000 fc0c 	bl	402250 <memcpy>
  401a38:	89a3      	ldrh	r3, [r4, #12]
  401a3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  401a3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401a42:	81a3      	strh	r3, [r4, #12]
  401a44:	eb0b 000a 	add.w	r0, fp, sl
  401a48:	eba8 030a 	sub.w	r3, r8, sl
  401a4c:	f8c4 b010 	str.w	fp, [r4, #16]
  401a50:	f8c4 8014 	str.w	r8, [r4, #20]
  401a54:	6020      	str	r0, [r4, #0]
  401a56:	60a3      	str	r3, [r4, #8]
  401a58:	46b8      	mov	r8, r7
  401a5a:	46ba      	mov	sl, r7
  401a5c:	46bb      	mov	fp, r7
  401a5e:	e721      	b.n	4018a4 <__sfvwrite_r+0xa8>
  401a60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  401a64:	42b9      	cmp	r1, r7
  401a66:	bf28      	it	cs
  401a68:	4639      	movcs	r1, r7
  401a6a:	464a      	mov	r2, r9
  401a6c:	fb91 f1f3 	sdiv	r1, r1, r3
  401a70:	9800      	ldr	r0, [sp, #0]
  401a72:	6a66      	ldr	r6, [r4, #36]	; 0x24
  401a74:	fb03 f301 	mul.w	r3, r3, r1
  401a78:	69e1      	ldr	r1, [r4, #28]
  401a7a:	47b0      	blx	r6
  401a7c:	f1b0 0a00 	subs.w	sl, r0, #0
  401a80:	f73f af1b 	bgt.w	4018ba <__sfvwrite_r+0xbe>
  401a84:	e738      	b.n	4018f8 <__sfvwrite_r+0xfc>
  401a86:	461a      	mov	r2, r3
  401a88:	4629      	mov	r1, r5
  401a8a:	9301      	str	r3, [sp, #4]
  401a8c:	f000 fc7a 	bl	402384 <memmove>
  401a90:	6822      	ldr	r2, [r4, #0]
  401a92:	9b01      	ldr	r3, [sp, #4]
  401a94:	9800      	ldr	r0, [sp, #0]
  401a96:	441a      	add	r2, r3
  401a98:	6022      	str	r2, [r4, #0]
  401a9a:	4621      	mov	r1, r4
  401a9c:	f7ff fcce 	bl	40143c <_fflush_r>
  401aa0:	9b01      	ldr	r3, [sp, #4]
  401aa2:	2800      	cmp	r0, #0
  401aa4:	f47f af28 	bne.w	4018f8 <__sfvwrite_r+0xfc>
  401aa8:	461f      	mov	r7, r3
  401aaa:	e750      	b.n	40194e <__sfvwrite_r+0x152>
  401aac:	9800      	ldr	r0, [sp, #0]
  401aae:	f000 fcd9 	bl	402464 <_realloc_r>
  401ab2:	4683      	mov	fp, r0
  401ab4:	2800      	cmp	r0, #0
  401ab6:	d1c5      	bne.n	401a44 <__sfvwrite_r+0x248>
  401ab8:	9d00      	ldr	r5, [sp, #0]
  401aba:	6921      	ldr	r1, [r4, #16]
  401abc:	4628      	mov	r0, r5
  401abe:	f7ff fdb7 	bl	401630 <_free_r>
  401ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401ac6:	220c      	movs	r2, #12
  401ac8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401acc:	602a      	str	r2, [r5, #0]
  401ace:	e715      	b.n	4018fc <__sfvwrite_r+0x100>
  401ad0:	f106 0901 	add.w	r9, r6, #1
  401ad4:	e722      	b.n	40191c <__sfvwrite_r+0x120>
  401ad6:	f04f 30ff 	mov.w	r0, #4294967295
  401ada:	e6bf      	b.n	40185c <__sfvwrite_r+0x60>
  401adc:	9a00      	ldr	r2, [sp, #0]
  401ade:	230c      	movs	r3, #12
  401ae0:	6013      	str	r3, [r2, #0]
  401ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401ae6:	e709      	b.n	4018fc <__sfvwrite_r+0x100>
  401ae8:	7ffffc00 	.word	0x7ffffc00

00401aec <_fwalk_reent>:
  401aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401af0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401af4:	d01f      	beq.n	401b36 <_fwalk_reent+0x4a>
  401af6:	4688      	mov	r8, r1
  401af8:	4606      	mov	r6, r0
  401afa:	f04f 0900 	mov.w	r9, #0
  401afe:	687d      	ldr	r5, [r7, #4]
  401b00:	68bc      	ldr	r4, [r7, #8]
  401b02:	3d01      	subs	r5, #1
  401b04:	d411      	bmi.n	401b2a <_fwalk_reent+0x3e>
  401b06:	89a3      	ldrh	r3, [r4, #12]
  401b08:	2b01      	cmp	r3, #1
  401b0a:	f105 35ff 	add.w	r5, r5, #4294967295
  401b0e:	d908      	bls.n	401b22 <_fwalk_reent+0x36>
  401b10:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401b14:	3301      	adds	r3, #1
  401b16:	4621      	mov	r1, r4
  401b18:	4630      	mov	r0, r6
  401b1a:	d002      	beq.n	401b22 <_fwalk_reent+0x36>
  401b1c:	47c0      	blx	r8
  401b1e:	ea49 0900 	orr.w	r9, r9, r0
  401b22:	1c6b      	adds	r3, r5, #1
  401b24:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401b28:	d1ed      	bne.n	401b06 <_fwalk_reent+0x1a>
  401b2a:	683f      	ldr	r7, [r7, #0]
  401b2c:	2f00      	cmp	r7, #0
  401b2e:	d1e6      	bne.n	401afe <_fwalk_reent+0x12>
  401b30:	4648      	mov	r0, r9
  401b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b36:	46b9      	mov	r9, r7
  401b38:	4648      	mov	r0, r9
  401b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b3e:	bf00      	nop

00401b40 <__retarget_lock_init_recursive>:
  401b40:	4770      	bx	lr
  401b42:	bf00      	nop

00401b44 <__retarget_lock_close_recursive>:
  401b44:	4770      	bx	lr
  401b46:	bf00      	nop

00401b48 <__retarget_lock_acquire_recursive>:
  401b48:	4770      	bx	lr
  401b4a:	bf00      	nop

00401b4c <__retarget_lock_release_recursive>:
  401b4c:	4770      	bx	lr
  401b4e:	bf00      	nop

00401b50 <__swhatbuf_r>:
  401b50:	b570      	push	{r4, r5, r6, lr}
  401b52:	460c      	mov	r4, r1
  401b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b58:	2900      	cmp	r1, #0
  401b5a:	b090      	sub	sp, #64	; 0x40
  401b5c:	4615      	mov	r5, r2
  401b5e:	461e      	mov	r6, r3
  401b60:	db14      	blt.n	401b8c <__swhatbuf_r+0x3c>
  401b62:	aa01      	add	r2, sp, #4
  401b64:	f000 ffca 	bl	402afc <_fstat_r>
  401b68:	2800      	cmp	r0, #0
  401b6a:	db0f      	blt.n	401b8c <__swhatbuf_r+0x3c>
  401b6c:	9a02      	ldr	r2, [sp, #8]
  401b6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  401b72:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  401b76:	fab2 f282 	clz	r2, r2
  401b7a:	0952      	lsrs	r2, r2, #5
  401b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b80:	f44f 6000 	mov.w	r0, #2048	; 0x800
  401b84:	6032      	str	r2, [r6, #0]
  401b86:	602b      	str	r3, [r5, #0]
  401b88:	b010      	add	sp, #64	; 0x40
  401b8a:	bd70      	pop	{r4, r5, r6, pc}
  401b8c:	89a2      	ldrh	r2, [r4, #12]
  401b8e:	2300      	movs	r3, #0
  401b90:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  401b94:	6033      	str	r3, [r6, #0]
  401b96:	d004      	beq.n	401ba2 <__swhatbuf_r+0x52>
  401b98:	2240      	movs	r2, #64	; 0x40
  401b9a:	4618      	mov	r0, r3
  401b9c:	602a      	str	r2, [r5, #0]
  401b9e:	b010      	add	sp, #64	; 0x40
  401ba0:	bd70      	pop	{r4, r5, r6, pc}
  401ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401ba6:	602b      	str	r3, [r5, #0]
  401ba8:	b010      	add	sp, #64	; 0x40
  401baa:	bd70      	pop	{r4, r5, r6, pc}

00401bac <__smakebuf_r>:
  401bac:	898a      	ldrh	r2, [r1, #12]
  401bae:	0792      	lsls	r2, r2, #30
  401bb0:	460b      	mov	r3, r1
  401bb2:	d506      	bpl.n	401bc2 <__smakebuf_r+0x16>
  401bb4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  401bb8:	2101      	movs	r1, #1
  401bba:	601a      	str	r2, [r3, #0]
  401bbc:	611a      	str	r2, [r3, #16]
  401bbe:	6159      	str	r1, [r3, #20]
  401bc0:	4770      	bx	lr
  401bc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bc4:	b083      	sub	sp, #12
  401bc6:	ab01      	add	r3, sp, #4
  401bc8:	466a      	mov	r2, sp
  401bca:	460c      	mov	r4, r1
  401bcc:	4606      	mov	r6, r0
  401bce:	f7ff ffbf 	bl	401b50 <__swhatbuf_r>
  401bd2:	9900      	ldr	r1, [sp, #0]
  401bd4:	4605      	mov	r5, r0
  401bd6:	4630      	mov	r0, r6
  401bd8:	f000 f83a 	bl	401c50 <_malloc_r>
  401bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401be0:	b1d8      	cbz	r0, 401c1a <__smakebuf_r+0x6e>
  401be2:	9a01      	ldr	r2, [sp, #4]
  401be4:	4f15      	ldr	r7, [pc, #84]	; (401c3c <__smakebuf_r+0x90>)
  401be6:	9900      	ldr	r1, [sp, #0]
  401be8:	63f7      	str	r7, [r6, #60]	; 0x3c
  401bea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401bee:	81a3      	strh	r3, [r4, #12]
  401bf0:	6020      	str	r0, [r4, #0]
  401bf2:	6120      	str	r0, [r4, #16]
  401bf4:	6161      	str	r1, [r4, #20]
  401bf6:	b91a      	cbnz	r2, 401c00 <__smakebuf_r+0x54>
  401bf8:	432b      	orrs	r3, r5
  401bfa:	81a3      	strh	r3, [r4, #12]
  401bfc:	b003      	add	sp, #12
  401bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401c00:	4630      	mov	r0, r6
  401c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401c06:	f000 ff8d 	bl	402b24 <_isatty_r>
  401c0a:	b1a0      	cbz	r0, 401c36 <__smakebuf_r+0x8a>
  401c0c:	89a3      	ldrh	r3, [r4, #12]
  401c0e:	f023 0303 	bic.w	r3, r3, #3
  401c12:	f043 0301 	orr.w	r3, r3, #1
  401c16:	b21b      	sxth	r3, r3
  401c18:	e7ee      	b.n	401bf8 <__smakebuf_r+0x4c>
  401c1a:	059a      	lsls	r2, r3, #22
  401c1c:	d4ee      	bmi.n	401bfc <__smakebuf_r+0x50>
  401c1e:	f023 0303 	bic.w	r3, r3, #3
  401c22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401c26:	f043 0302 	orr.w	r3, r3, #2
  401c2a:	2101      	movs	r1, #1
  401c2c:	81a3      	strh	r3, [r4, #12]
  401c2e:	6022      	str	r2, [r4, #0]
  401c30:	6122      	str	r2, [r4, #16]
  401c32:	6161      	str	r1, [r4, #20]
  401c34:	e7e2      	b.n	401bfc <__smakebuf_r+0x50>
  401c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c3a:	e7dd      	b.n	401bf8 <__smakebuf_r+0x4c>
  401c3c:	00401491 	.word	0x00401491

00401c40 <malloc>:
  401c40:	4b02      	ldr	r3, [pc, #8]	; (401c4c <malloc+0xc>)
  401c42:	4601      	mov	r1, r0
  401c44:	6818      	ldr	r0, [r3, #0]
  401c46:	f000 b803 	b.w	401c50 <_malloc_r>
  401c4a:	bf00      	nop
  401c4c:	20400008 	.word	0x20400008

00401c50 <_malloc_r>:
  401c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c54:	f101 060b 	add.w	r6, r1, #11
  401c58:	2e16      	cmp	r6, #22
  401c5a:	b083      	sub	sp, #12
  401c5c:	4605      	mov	r5, r0
  401c5e:	f240 809e 	bls.w	401d9e <_malloc_r+0x14e>
  401c62:	f036 0607 	bics.w	r6, r6, #7
  401c66:	f100 80bd 	bmi.w	401de4 <_malloc_r+0x194>
  401c6a:	42b1      	cmp	r1, r6
  401c6c:	f200 80ba 	bhi.w	401de4 <_malloc_r+0x194>
  401c70:	f000 fbec 	bl	40244c <__malloc_lock>
  401c74:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401c78:	f0c0 8293 	bcc.w	4021a2 <_malloc_r+0x552>
  401c7c:	0a73      	lsrs	r3, r6, #9
  401c7e:	f000 80b8 	beq.w	401df2 <_malloc_r+0x1a2>
  401c82:	2b04      	cmp	r3, #4
  401c84:	f200 8179 	bhi.w	401f7a <_malloc_r+0x32a>
  401c88:	09b3      	lsrs	r3, r6, #6
  401c8a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401c8e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  401c92:	00c3      	lsls	r3, r0, #3
  401c94:	4fbf      	ldr	r7, [pc, #764]	; (401f94 <_malloc_r+0x344>)
  401c96:	443b      	add	r3, r7
  401c98:	f1a3 0108 	sub.w	r1, r3, #8
  401c9c:	685c      	ldr	r4, [r3, #4]
  401c9e:	42a1      	cmp	r1, r4
  401ca0:	d106      	bne.n	401cb0 <_malloc_r+0x60>
  401ca2:	e00c      	b.n	401cbe <_malloc_r+0x6e>
  401ca4:	2a00      	cmp	r2, #0
  401ca6:	f280 80aa 	bge.w	401dfe <_malloc_r+0x1ae>
  401caa:	68e4      	ldr	r4, [r4, #12]
  401cac:	42a1      	cmp	r1, r4
  401cae:	d006      	beq.n	401cbe <_malloc_r+0x6e>
  401cb0:	6863      	ldr	r3, [r4, #4]
  401cb2:	f023 0303 	bic.w	r3, r3, #3
  401cb6:	1b9a      	subs	r2, r3, r6
  401cb8:	2a0f      	cmp	r2, #15
  401cba:	ddf3      	ble.n	401ca4 <_malloc_r+0x54>
  401cbc:	4670      	mov	r0, lr
  401cbe:	693c      	ldr	r4, [r7, #16]
  401cc0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 401fa8 <_malloc_r+0x358>
  401cc4:	4574      	cmp	r4, lr
  401cc6:	f000 81ab 	beq.w	402020 <_malloc_r+0x3d0>
  401cca:	6863      	ldr	r3, [r4, #4]
  401ccc:	f023 0303 	bic.w	r3, r3, #3
  401cd0:	1b9a      	subs	r2, r3, r6
  401cd2:	2a0f      	cmp	r2, #15
  401cd4:	f300 8190 	bgt.w	401ff8 <_malloc_r+0x3a8>
  401cd8:	2a00      	cmp	r2, #0
  401cda:	f8c7 e014 	str.w	lr, [r7, #20]
  401cde:	f8c7 e010 	str.w	lr, [r7, #16]
  401ce2:	f280 809d 	bge.w	401e20 <_malloc_r+0x1d0>
  401ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401cea:	f080 8161 	bcs.w	401fb0 <_malloc_r+0x360>
  401cee:	08db      	lsrs	r3, r3, #3
  401cf0:	f103 0c01 	add.w	ip, r3, #1
  401cf4:	1099      	asrs	r1, r3, #2
  401cf6:	687a      	ldr	r2, [r7, #4]
  401cf8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  401cfc:	f8c4 8008 	str.w	r8, [r4, #8]
  401d00:	2301      	movs	r3, #1
  401d02:	408b      	lsls	r3, r1
  401d04:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  401d08:	4313      	orrs	r3, r2
  401d0a:	3908      	subs	r1, #8
  401d0c:	60e1      	str	r1, [r4, #12]
  401d0e:	607b      	str	r3, [r7, #4]
  401d10:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  401d14:	f8c8 400c 	str.w	r4, [r8, #12]
  401d18:	1082      	asrs	r2, r0, #2
  401d1a:	2401      	movs	r4, #1
  401d1c:	4094      	lsls	r4, r2
  401d1e:	429c      	cmp	r4, r3
  401d20:	f200 808b 	bhi.w	401e3a <_malloc_r+0x1ea>
  401d24:	421c      	tst	r4, r3
  401d26:	d106      	bne.n	401d36 <_malloc_r+0xe6>
  401d28:	f020 0003 	bic.w	r0, r0, #3
  401d2c:	0064      	lsls	r4, r4, #1
  401d2e:	421c      	tst	r4, r3
  401d30:	f100 0004 	add.w	r0, r0, #4
  401d34:	d0fa      	beq.n	401d2c <_malloc_r+0xdc>
  401d36:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401d3a:	46cc      	mov	ip, r9
  401d3c:	4680      	mov	r8, r0
  401d3e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  401d42:	459c      	cmp	ip, r3
  401d44:	d107      	bne.n	401d56 <_malloc_r+0x106>
  401d46:	e16d      	b.n	402024 <_malloc_r+0x3d4>
  401d48:	2a00      	cmp	r2, #0
  401d4a:	f280 817b 	bge.w	402044 <_malloc_r+0x3f4>
  401d4e:	68db      	ldr	r3, [r3, #12]
  401d50:	459c      	cmp	ip, r3
  401d52:	f000 8167 	beq.w	402024 <_malloc_r+0x3d4>
  401d56:	6859      	ldr	r1, [r3, #4]
  401d58:	f021 0103 	bic.w	r1, r1, #3
  401d5c:	1b8a      	subs	r2, r1, r6
  401d5e:	2a0f      	cmp	r2, #15
  401d60:	ddf2      	ble.n	401d48 <_malloc_r+0xf8>
  401d62:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  401d66:	f8d3 8008 	ldr.w	r8, [r3, #8]
  401d6a:	9300      	str	r3, [sp, #0]
  401d6c:	199c      	adds	r4, r3, r6
  401d6e:	4628      	mov	r0, r5
  401d70:	f046 0601 	orr.w	r6, r6, #1
  401d74:	f042 0501 	orr.w	r5, r2, #1
  401d78:	605e      	str	r6, [r3, #4]
  401d7a:	f8c8 c00c 	str.w	ip, [r8, #12]
  401d7e:	f8cc 8008 	str.w	r8, [ip, #8]
  401d82:	617c      	str	r4, [r7, #20]
  401d84:	613c      	str	r4, [r7, #16]
  401d86:	f8c4 e00c 	str.w	lr, [r4, #12]
  401d8a:	f8c4 e008 	str.w	lr, [r4, #8]
  401d8e:	6065      	str	r5, [r4, #4]
  401d90:	505a      	str	r2, [r3, r1]
  401d92:	f000 fb61 	bl	402458 <__malloc_unlock>
  401d96:	9b00      	ldr	r3, [sp, #0]
  401d98:	f103 0408 	add.w	r4, r3, #8
  401d9c:	e01e      	b.n	401ddc <_malloc_r+0x18c>
  401d9e:	2910      	cmp	r1, #16
  401da0:	d820      	bhi.n	401de4 <_malloc_r+0x194>
  401da2:	f000 fb53 	bl	40244c <__malloc_lock>
  401da6:	2610      	movs	r6, #16
  401da8:	2318      	movs	r3, #24
  401daa:	2002      	movs	r0, #2
  401dac:	4f79      	ldr	r7, [pc, #484]	; (401f94 <_malloc_r+0x344>)
  401dae:	443b      	add	r3, r7
  401db0:	f1a3 0208 	sub.w	r2, r3, #8
  401db4:	685c      	ldr	r4, [r3, #4]
  401db6:	4294      	cmp	r4, r2
  401db8:	f000 813d 	beq.w	402036 <_malloc_r+0x3e6>
  401dbc:	6863      	ldr	r3, [r4, #4]
  401dbe:	68e1      	ldr	r1, [r4, #12]
  401dc0:	68a6      	ldr	r6, [r4, #8]
  401dc2:	f023 0303 	bic.w	r3, r3, #3
  401dc6:	4423      	add	r3, r4
  401dc8:	4628      	mov	r0, r5
  401dca:	685a      	ldr	r2, [r3, #4]
  401dcc:	60f1      	str	r1, [r6, #12]
  401dce:	f042 0201 	orr.w	r2, r2, #1
  401dd2:	608e      	str	r6, [r1, #8]
  401dd4:	605a      	str	r2, [r3, #4]
  401dd6:	f000 fb3f 	bl	402458 <__malloc_unlock>
  401dda:	3408      	adds	r4, #8
  401ddc:	4620      	mov	r0, r4
  401dde:	b003      	add	sp, #12
  401de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401de4:	2400      	movs	r4, #0
  401de6:	230c      	movs	r3, #12
  401de8:	4620      	mov	r0, r4
  401dea:	602b      	str	r3, [r5, #0]
  401dec:	b003      	add	sp, #12
  401dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401df2:	2040      	movs	r0, #64	; 0x40
  401df4:	f44f 7300 	mov.w	r3, #512	; 0x200
  401df8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  401dfc:	e74a      	b.n	401c94 <_malloc_r+0x44>
  401dfe:	4423      	add	r3, r4
  401e00:	68e1      	ldr	r1, [r4, #12]
  401e02:	685a      	ldr	r2, [r3, #4]
  401e04:	68a6      	ldr	r6, [r4, #8]
  401e06:	f042 0201 	orr.w	r2, r2, #1
  401e0a:	60f1      	str	r1, [r6, #12]
  401e0c:	4628      	mov	r0, r5
  401e0e:	608e      	str	r6, [r1, #8]
  401e10:	605a      	str	r2, [r3, #4]
  401e12:	f000 fb21 	bl	402458 <__malloc_unlock>
  401e16:	3408      	adds	r4, #8
  401e18:	4620      	mov	r0, r4
  401e1a:	b003      	add	sp, #12
  401e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e20:	4423      	add	r3, r4
  401e22:	4628      	mov	r0, r5
  401e24:	685a      	ldr	r2, [r3, #4]
  401e26:	f042 0201 	orr.w	r2, r2, #1
  401e2a:	605a      	str	r2, [r3, #4]
  401e2c:	f000 fb14 	bl	402458 <__malloc_unlock>
  401e30:	3408      	adds	r4, #8
  401e32:	4620      	mov	r0, r4
  401e34:	b003      	add	sp, #12
  401e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e3a:	68bc      	ldr	r4, [r7, #8]
  401e3c:	6863      	ldr	r3, [r4, #4]
  401e3e:	f023 0803 	bic.w	r8, r3, #3
  401e42:	45b0      	cmp	r8, r6
  401e44:	d304      	bcc.n	401e50 <_malloc_r+0x200>
  401e46:	eba8 0306 	sub.w	r3, r8, r6
  401e4a:	2b0f      	cmp	r3, #15
  401e4c:	f300 8085 	bgt.w	401f5a <_malloc_r+0x30a>
  401e50:	f8df 9158 	ldr.w	r9, [pc, #344]	; 401fac <_malloc_r+0x35c>
  401e54:	4b50      	ldr	r3, [pc, #320]	; (401f98 <_malloc_r+0x348>)
  401e56:	f8d9 2000 	ldr.w	r2, [r9]
  401e5a:	681b      	ldr	r3, [r3, #0]
  401e5c:	3201      	adds	r2, #1
  401e5e:	4433      	add	r3, r6
  401e60:	eb04 0a08 	add.w	sl, r4, r8
  401e64:	f000 8155 	beq.w	402112 <_malloc_r+0x4c2>
  401e68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  401e6c:	330f      	adds	r3, #15
  401e6e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  401e72:	f02b 0b0f 	bic.w	fp, fp, #15
  401e76:	4659      	mov	r1, fp
  401e78:	4628      	mov	r0, r5
  401e7a:	f000 fc99 	bl	4027b0 <_sbrk_r>
  401e7e:	1c41      	adds	r1, r0, #1
  401e80:	4602      	mov	r2, r0
  401e82:	f000 80fc 	beq.w	40207e <_malloc_r+0x42e>
  401e86:	4582      	cmp	sl, r0
  401e88:	f200 80f7 	bhi.w	40207a <_malloc_r+0x42a>
  401e8c:	4b43      	ldr	r3, [pc, #268]	; (401f9c <_malloc_r+0x34c>)
  401e8e:	6819      	ldr	r1, [r3, #0]
  401e90:	4459      	add	r1, fp
  401e92:	6019      	str	r1, [r3, #0]
  401e94:	f000 814d 	beq.w	402132 <_malloc_r+0x4e2>
  401e98:	f8d9 0000 	ldr.w	r0, [r9]
  401e9c:	3001      	adds	r0, #1
  401e9e:	bf1b      	ittet	ne
  401ea0:	eba2 0a0a 	subne.w	sl, r2, sl
  401ea4:	4451      	addne	r1, sl
  401ea6:	f8c9 2000 	streq.w	r2, [r9]
  401eaa:	6019      	strne	r1, [r3, #0]
  401eac:	f012 0107 	ands.w	r1, r2, #7
  401eb0:	f000 8115 	beq.w	4020de <_malloc_r+0x48e>
  401eb4:	f1c1 0008 	rsb	r0, r1, #8
  401eb8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  401ebc:	4402      	add	r2, r0
  401ebe:	3108      	adds	r1, #8
  401ec0:	eb02 090b 	add.w	r9, r2, fp
  401ec4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  401ec8:	eba1 0909 	sub.w	r9, r1, r9
  401ecc:	4649      	mov	r1, r9
  401ece:	4628      	mov	r0, r5
  401ed0:	9301      	str	r3, [sp, #4]
  401ed2:	9200      	str	r2, [sp, #0]
  401ed4:	f000 fc6c 	bl	4027b0 <_sbrk_r>
  401ed8:	1c43      	adds	r3, r0, #1
  401eda:	e89d 000c 	ldmia.w	sp, {r2, r3}
  401ede:	f000 8143 	beq.w	402168 <_malloc_r+0x518>
  401ee2:	1a80      	subs	r0, r0, r2
  401ee4:	4448      	add	r0, r9
  401ee6:	f040 0001 	orr.w	r0, r0, #1
  401eea:	6819      	ldr	r1, [r3, #0]
  401eec:	60ba      	str	r2, [r7, #8]
  401eee:	4449      	add	r1, r9
  401ef0:	42bc      	cmp	r4, r7
  401ef2:	6050      	str	r0, [r2, #4]
  401ef4:	6019      	str	r1, [r3, #0]
  401ef6:	d017      	beq.n	401f28 <_malloc_r+0x2d8>
  401ef8:	f1b8 0f0f 	cmp.w	r8, #15
  401efc:	f240 80fb 	bls.w	4020f6 <_malloc_r+0x4a6>
  401f00:	6860      	ldr	r0, [r4, #4]
  401f02:	f1a8 020c 	sub.w	r2, r8, #12
  401f06:	f022 0207 	bic.w	r2, r2, #7
  401f0a:	eb04 0e02 	add.w	lr, r4, r2
  401f0e:	f000 0001 	and.w	r0, r0, #1
  401f12:	f04f 0c05 	mov.w	ip, #5
  401f16:	4310      	orrs	r0, r2
  401f18:	2a0f      	cmp	r2, #15
  401f1a:	6060      	str	r0, [r4, #4]
  401f1c:	f8ce c004 	str.w	ip, [lr, #4]
  401f20:	f8ce c008 	str.w	ip, [lr, #8]
  401f24:	f200 8117 	bhi.w	402156 <_malloc_r+0x506>
  401f28:	4b1d      	ldr	r3, [pc, #116]	; (401fa0 <_malloc_r+0x350>)
  401f2a:	68bc      	ldr	r4, [r7, #8]
  401f2c:	681a      	ldr	r2, [r3, #0]
  401f2e:	4291      	cmp	r1, r2
  401f30:	bf88      	it	hi
  401f32:	6019      	strhi	r1, [r3, #0]
  401f34:	4b1b      	ldr	r3, [pc, #108]	; (401fa4 <_malloc_r+0x354>)
  401f36:	681a      	ldr	r2, [r3, #0]
  401f38:	4291      	cmp	r1, r2
  401f3a:	6862      	ldr	r2, [r4, #4]
  401f3c:	bf88      	it	hi
  401f3e:	6019      	strhi	r1, [r3, #0]
  401f40:	f022 0203 	bic.w	r2, r2, #3
  401f44:	4296      	cmp	r6, r2
  401f46:	eba2 0306 	sub.w	r3, r2, r6
  401f4a:	d801      	bhi.n	401f50 <_malloc_r+0x300>
  401f4c:	2b0f      	cmp	r3, #15
  401f4e:	dc04      	bgt.n	401f5a <_malloc_r+0x30a>
  401f50:	4628      	mov	r0, r5
  401f52:	f000 fa81 	bl	402458 <__malloc_unlock>
  401f56:	2400      	movs	r4, #0
  401f58:	e740      	b.n	401ddc <_malloc_r+0x18c>
  401f5a:	19a2      	adds	r2, r4, r6
  401f5c:	f043 0301 	orr.w	r3, r3, #1
  401f60:	f046 0601 	orr.w	r6, r6, #1
  401f64:	6066      	str	r6, [r4, #4]
  401f66:	4628      	mov	r0, r5
  401f68:	60ba      	str	r2, [r7, #8]
  401f6a:	6053      	str	r3, [r2, #4]
  401f6c:	f000 fa74 	bl	402458 <__malloc_unlock>
  401f70:	3408      	adds	r4, #8
  401f72:	4620      	mov	r0, r4
  401f74:	b003      	add	sp, #12
  401f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f7a:	2b14      	cmp	r3, #20
  401f7c:	d971      	bls.n	402062 <_malloc_r+0x412>
  401f7e:	2b54      	cmp	r3, #84	; 0x54
  401f80:	f200 80a3 	bhi.w	4020ca <_malloc_r+0x47a>
  401f84:	0b33      	lsrs	r3, r6, #12
  401f86:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  401f8a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  401f8e:	00c3      	lsls	r3, r0, #3
  401f90:	e680      	b.n	401c94 <_malloc_r+0x44>
  401f92:	bf00      	nop
  401f94:	2040043c 	.word	0x2040043c
  401f98:	20400910 	.word	0x20400910
  401f9c:	204008e0 	.word	0x204008e0
  401fa0:	20400908 	.word	0x20400908
  401fa4:	2040090c 	.word	0x2040090c
  401fa8:	20400444 	.word	0x20400444
  401fac:	20400844 	.word	0x20400844
  401fb0:	0a5a      	lsrs	r2, r3, #9
  401fb2:	2a04      	cmp	r2, #4
  401fb4:	d95b      	bls.n	40206e <_malloc_r+0x41e>
  401fb6:	2a14      	cmp	r2, #20
  401fb8:	f200 80ae 	bhi.w	402118 <_malloc_r+0x4c8>
  401fbc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  401fc0:	00c9      	lsls	r1, r1, #3
  401fc2:	325b      	adds	r2, #91	; 0x5b
  401fc4:	eb07 0c01 	add.w	ip, r7, r1
  401fc8:	5879      	ldr	r1, [r7, r1]
  401fca:	f1ac 0c08 	sub.w	ip, ip, #8
  401fce:	458c      	cmp	ip, r1
  401fd0:	f000 8088 	beq.w	4020e4 <_malloc_r+0x494>
  401fd4:	684a      	ldr	r2, [r1, #4]
  401fd6:	f022 0203 	bic.w	r2, r2, #3
  401fda:	4293      	cmp	r3, r2
  401fdc:	d273      	bcs.n	4020c6 <_malloc_r+0x476>
  401fde:	6889      	ldr	r1, [r1, #8]
  401fe0:	458c      	cmp	ip, r1
  401fe2:	d1f7      	bne.n	401fd4 <_malloc_r+0x384>
  401fe4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  401fe8:	687b      	ldr	r3, [r7, #4]
  401fea:	60e2      	str	r2, [r4, #12]
  401fec:	f8c4 c008 	str.w	ip, [r4, #8]
  401ff0:	6094      	str	r4, [r2, #8]
  401ff2:	f8cc 400c 	str.w	r4, [ip, #12]
  401ff6:	e68f      	b.n	401d18 <_malloc_r+0xc8>
  401ff8:	19a1      	adds	r1, r4, r6
  401ffa:	f046 0c01 	orr.w	ip, r6, #1
  401ffe:	f042 0601 	orr.w	r6, r2, #1
  402002:	f8c4 c004 	str.w	ip, [r4, #4]
  402006:	4628      	mov	r0, r5
  402008:	6179      	str	r1, [r7, #20]
  40200a:	6139      	str	r1, [r7, #16]
  40200c:	f8c1 e00c 	str.w	lr, [r1, #12]
  402010:	f8c1 e008 	str.w	lr, [r1, #8]
  402014:	604e      	str	r6, [r1, #4]
  402016:	50e2      	str	r2, [r4, r3]
  402018:	f000 fa1e 	bl	402458 <__malloc_unlock>
  40201c:	3408      	adds	r4, #8
  40201e:	e6dd      	b.n	401ddc <_malloc_r+0x18c>
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	e679      	b.n	401d18 <_malloc_r+0xc8>
  402024:	f108 0801 	add.w	r8, r8, #1
  402028:	f018 0f03 	tst.w	r8, #3
  40202c:	f10c 0c08 	add.w	ip, ip, #8
  402030:	f47f ae85 	bne.w	401d3e <_malloc_r+0xee>
  402034:	e02d      	b.n	402092 <_malloc_r+0x442>
  402036:	68dc      	ldr	r4, [r3, #12]
  402038:	42a3      	cmp	r3, r4
  40203a:	bf08      	it	eq
  40203c:	3002      	addeq	r0, #2
  40203e:	f43f ae3e 	beq.w	401cbe <_malloc_r+0x6e>
  402042:	e6bb      	b.n	401dbc <_malloc_r+0x16c>
  402044:	4419      	add	r1, r3
  402046:	461c      	mov	r4, r3
  402048:	684a      	ldr	r2, [r1, #4]
  40204a:	68db      	ldr	r3, [r3, #12]
  40204c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402050:	f042 0201 	orr.w	r2, r2, #1
  402054:	604a      	str	r2, [r1, #4]
  402056:	4628      	mov	r0, r5
  402058:	60f3      	str	r3, [r6, #12]
  40205a:	609e      	str	r6, [r3, #8]
  40205c:	f000 f9fc 	bl	402458 <__malloc_unlock>
  402060:	e6bc      	b.n	401ddc <_malloc_r+0x18c>
  402062:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402066:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40206a:	00c3      	lsls	r3, r0, #3
  40206c:	e612      	b.n	401c94 <_malloc_r+0x44>
  40206e:	099a      	lsrs	r2, r3, #6
  402070:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402074:	00c9      	lsls	r1, r1, #3
  402076:	3238      	adds	r2, #56	; 0x38
  402078:	e7a4      	b.n	401fc4 <_malloc_r+0x374>
  40207a:	42bc      	cmp	r4, r7
  40207c:	d054      	beq.n	402128 <_malloc_r+0x4d8>
  40207e:	68bc      	ldr	r4, [r7, #8]
  402080:	6862      	ldr	r2, [r4, #4]
  402082:	f022 0203 	bic.w	r2, r2, #3
  402086:	e75d      	b.n	401f44 <_malloc_r+0x2f4>
  402088:	f859 3908 	ldr.w	r3, [r9], #-8
  40208c:	4599      	cmp	r9, r3
  40208e:	f040 8086 	bne.w	40219e <_malloc_r+0x54e>
  402092:	f010 0f03 	tst.w	r0, #3
  402096:	f100 30ff 	add.w	r0, r0, #4294967295
  40209a:	d1f5      	bne.n	402088 <_malloc_r+0x438>
  40209c:	687b      	ldr	r3, [r7, #4]
  40209e:	ea23 0304 	bic.w	r3, r3, r4
  4020a2:	607b      	str	r3, [r7, #4]
  4020a4:	0064      	lsls	r4, r4, #1
  4020a6:	429c      	cmp	r4, r3
  4020a8:	f63f aec7 	bhi.w	401e3a <_malloc_r+0x1ea>
  4020ac:	2c00      	cmp	r4, #0
  4020ae:	f43f aec4 	beq.w	401e3a <_malloc_r+0x1ea>
  4020b2:	421c      	tst	r4, r3
  4020b4:	4640      	mov	r0, r8
  4020b6:	f47f ae3e 	bne.w	401d36 <_malloc_r+0xe6>
  4020ba:	0064      	lsls	r4, r4, #1
  4020bc:	421c      	tst	r4, r3
  4020be:	f100 0004 	add.w	r0, r0, #4
  4020c2:	d0fa      	beq.n	4020ba <_malloc_r+0x46a>
  4020c4:	e637      	b.n	401d36 <_malloc_r+0xe6>
  4020c6:	468c      	mov	ip, r1
  4020c8:	e78c      	b.n	401fe4 <_malloc_r+0x394>
  4020ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4020ce:	d815      	bhi.n	4020fc <_malloc_r+0x4ac>
  4020d0:	0bf3      	lsrs	r3, r6, #15
  4020d2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4020d6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4020da:	00c3      	lsls	r3, r0, #3
  4020dc:	e5da      	b.n	401c94 <_malloc_r+0x44>
  4020de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4020e2:	e6ed      	b.n	401ec0 <_malloc_r+0x270>
  4020e4:	687b      	ldr	r3, [r7, #4]
  4020e6:	1092      	asrs	r2, r2, #2
  4020e8:	2101      	movs	r1, #1
  4020ea:	fa01 f202 	lsl.w	r2, r1, r2
  4020ee:	4313      	orrs	r3, r2
  4020f0:	607b      	str	r3, [r7, #4]
  4020f2:	4662      	mov	r2, ip
  4020f4:	e779      	b.n	401fea <_malloc_r+0x39a>
  4020f6:	2301      	movs	r3, #1
  4020f8:	6053      	str	r3, [r2, #4]
  4020fa:	e729      	b.n	401f50 <_malloc_r+0x300>
  4020fc:	f240 5254 	movw	r2, #1364	; 0x554
  402100:	4293      	cmp	r3, r2
  402102:	d822      	bhi.n	40214a <_malloc_r+0x4fa>
  402104:	0cb3      	lsrs	r3, r6, #18
  402106:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40210a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40210e:	00c3      	lsls	r3, r0, #3
  402110:	e5c0      	b.n	401c94 <_malloc_r+0x44>
  402112:	f103 0b10 	add.w	fp, r3, #16
  402116:	e6ae      	b.n	401e76 <_malloc_r+0x226>
  402118:	2a54      	cmp	r2, #84	; 0x54
  40211a:	d829      	bhi.n	402170 <_malloc_r+0x520>
  40211c:	0b1a      	lsrs	r2, r3, #12
  40211e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402122:	00c9      	lsls	r1, r1, #3
  402124:	326e      	adds	r2, #110	; 0x6e
  402126:	e74d      	b.n	401fc4 <_malloc_r+0x374>
  402128:	4b20      	ldr	r3, [pc, #128]	; (4021ac <_malloc_r+0x55c>)
  40212a:	6819      	ldr	r1, [r3, #0]
  40212c:	4459      	add	r1, fp
  40212e:	6019      	str	r1, [r3, #0]
  402130:	e6b2      	b.n	401e98 <_malloc_r+0x248>
  402132:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402136:	2800      	cmp	r0, #0
  402138:	f47f aeae 	bne.w	401e98 <_malloc_r+0x248>
  40213c:	eb08 030b 	add.w	r3, r8, fp
  402140:	68ba      	ldr	r2, [r7, #8]
  402142:	f043 0301 	orr.w	r3, r3, #1
  402146:	6053      	str	r3, [r2, #4]
  402148:	e6ee      	b.n	401f28 <_malloc_r+0x2d8>
  40214a:	207f      	movs	r0, #127	; 0x7f
  40214c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402150:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402154:	e59e      	b.n	401c94 <_malloc_r+0x44>
  402156:	f104 0108 	add.w	r1, r4, #8
  40215a:	4628      	mov	r0, r5
  40215c:	9300      	str	r3, [sp, #0]
  40215e:	f7ff fa67 	bl	401630 <_free_r>
  402162:	9b00      	ldr	r3, [sp, #0]
  402164:	6819      	ldr	r1, [r3, #0]
  402166:	e6df      	b.n	401f28 <_malloc_r+0x2d8>
  402168:	2001      	movs	r0, #1
  40216a:	f04f 0900 	mov.w	r9, #0
  40216e:	e6bc      	b.n	401eea <_malloc_r+0x29a>
  402170:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402174:	d805      	bhi.n	402182 <_malloc_r+0x532>
  402176:	0bda      	lsrs	r2, r3, #15
  402178:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40217c:	00c9      	lsls	r1, r1, #3
  40217e:	3277      	adds	r2, #119	; 0x77
  402180:	e720      	b.n	401fc4 <_malloc_r+0x374>
  402182:	f240 5154 	movw	r1, #1364	; 0x554
  402186:	428a      	cmp	r2, r1
  402188:	d805      	bhi.n	402196 <_malloc_r+0x546>
  40218a:	0c9a      	lsrs	r2, r3, #18
  40218c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402190:	00c9      	lsls	r1, r1, #3
  402192:	327c      	adds	r2, #124	; 0x7c
  402194:	e716      	b.n	401fc4 <_malloc_r+0x374>
  402196:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40219a:	227e      	movs	r2, #126	; 0x7e
  40219c:	e712      	b.n	401fc4 <_malloc_r+0x374>
  40219e:	687b      	ldr	r3, [r7, #4]
  4021a0:	e780      	b.n	4020a4 <_malloc_r+0x454>
  4021a2:	08f0      	lsrs	r0, r6, #3
  4021a4:	f106 0308 	add.w	r3, r6, #8
  4021a8:	e600      	b.n	401dac <_malloc_r+0x15c>
  4021aa:	bf00      	nop
  4021ac:	204008e0 	.word	0x204008e0

004021b0 <memchr>:
  4021b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4021b4:	2a10      	cmp	r2, #16
  4021b6:	db2b      	blt.n	402210 <memchr+0x60>
  4021b8:	f010 0f07 	tst.w	r0, #7
  4021bc:	d008      	beq.n	4021d0 <memchr+0x20>
  4021be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4021c2:	3a01      	subs	r2, #1
  4021c4:	428b      	cmp	r3, r1
  4021c6:	d02d      	beq.n	402224 <memchr+0x74>
  4021c8:	f010 0f07 	tst.w	r0, #7
  4021cc:	b342      	cbz	r2, 402220 <memchr+0x70>
  4021ce:	d1f6      	bne.n	4021be <memchr+0xe>
  4021d0:	b4f0      	push	{r4, r5, r6, r7}
  4021d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4021d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4021da:	f022 0407 	bic.w	r4, r2, #7
  4021de:	f07f 0700 	mvns.w	r7, #0
  4021e2:	2300      	movs	r3, #0
  4021e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4021e8:	3c08      	subs	r4, #8
  4021ea:	ea85 0501 	eor.w	r5, r5, r1
  4021ee:	ea86 0601 	eor.w	r6, r6, r1
  4021f2:	fa85 f547 	uadd8	r5, r5, r7
  4021f6:	faa3 f587 	sel	r5, r3, r7
  4021fa:	fa86 f647 	uadd8	r6, r6, r7
  4021fe:	faa5 f687 	sel	r6, r5, r7
  402202:	b98e      	cbnz	r6, 402228 <memchr+0x78>
  402204:	d1ee      	bne.n	4021e4 <memchr+0x34>
  402206:	bcf0      	pop	{r4, r5, r6, r7}
  402208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40220c:	f002 0207 	and.w	r2, r2, #7
  402210:	b132      	cbz	r2, 402220 <memchr+0x70>
  402212:	f810 3b01 	ldrb.w	r3, [r0], #1
  402216:	3a01      	subs	r2, #1
  402218:	ea83 0301 	eor.w	r3, r3, r1
  40221c:	b113      	cbz	r3, 402224 <memchr+0x74>
  40221e:	d1f8      	bne.n	402212 <memchr+0x62>
  402220:	2000      	movs	r0, #0
  402222:	4770      	bx	lr
  402224:	3801      	subs	r0, #1
  402226:	4770      	bx	lr
  402228:	2d00      	cmp	r5, #0
  40222a:	bf06      	itte	eq
  40222c:	4635      	moveq	r5, r6
  40222e:	3803      	subeq	r0, #3
  402230:	3807      	subne	r0, #7
  402232:	f015 0f01 	tst.w	r5, #1
  402236:	d107      	bne.n	402248 <memchr+0x98>
  402238:	3001      	adds	r0, #1
  40223a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40223e:	bf02      	ittt	eq
  402240:	3001      	addeq	r0, #1
  402242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  402246:	3001      	addeq	r0, #1
  402248:	bcf0      	pop	{r4, r5, r6, r7}
  40224a:	3801      	subs	r0, #1
  40224c:	4770      	bx	lr
  40224e:	bf00      	nop

00402250 <memcpy>:
  402250:	4684      	mov	ip, r0
  402252:	ea41 0300 	orr.w	r3, r1, r0
  402256:	f013 0303 	ands.w	r3, r3, #3
  40225a:	d16d      	bne.n	402338 <memcpy+0xe8>
  40225c:	3a40      	subs	r2, #64	; 0x40
  40225e:	d341      	bcc.n	4022e4 <memcpy+0x94>
  402260:	f851 3b04 	ldr.w	r3, [r1], #4
  402264:	f840 3b04 	str.w	r3, [r0], #4
  402268:	f851 3b04 	ldr.w	r3, [r1], #4
  40226c:	f840 3b04 	str.w	r3, [r0], #4
  402270:	f851 3b04 	ldr.w	r3, [r1], #4
  402274:	f840 3b04 	str.w	r3, [r0], #4
  402278:	f851 3b04 	ldr.w	r3, [r1], #4
  40227c:	f840 3b04 	str.w	r3, [r0], #4
  402280:	f851 3b04 	ldr.w	r3, [r1], #4
  402284:	f840 3b04 	str.w	r3, [r0], #4
  402288:	f851 3b04 	ldr.w	r3, [r1], #4
  40228c:	f840 3b04 	str.w	r3, [r0], #4
  402290:	f851 3b04 	ldr.w	r3, [r1], #4
  402294:	f840 3b04 	str.w	r3, [r0], #4
  402298:	f851 3b04 	ldr.w	r3, [r1], #4
  40229c:	f840 3b04 	str.w	r3, [r0], #4
  4022a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022a4:	f840 3b04 	str.w	r3, [r0], #4
  4022a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022ac:	f840 3b04 	str.w	r3, [r0], #4
  4022b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022b4:	f840 3b04 	str.w	r3, [r0], #4
  4022b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022bc:	f840 3b04 	str.w	r3, [r0], #4
  4022c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022c4:	f840 3b04 	str.w	r3, [r0], #4
  4022c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022cc:	f840 3b04 	str.w	r3, [r0], #4
  4022d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022d4:	f840 3b04 	str.w	r3, [r0], #4
  4022d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022dc:	f840 3b04 	str.w	r3, [r0], #4
  4022e0:	3a40      	subs	r2, #64	; 0x40
  4022e2:	d2bd      	bcs.n	402260 <memcpy+0x10>
  4022e4:	3230      	adds	r2, #48	; 0x30
  4022e6:	d311      	bcc.n	40230c <memcpy+0xbc>
  4022e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022ec:	f840 3b04 	str.w	r3, [r0], #4
  4022f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022f4:	f840 3b04 	str.w	r3, [r0], #4
  4022f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022fc:	f840 3b04 	str.w	r3, [r0], #4
  402300:	f851 3b04 	ldr.w	r3, [r1], #4
  402304:	f840 3b04 	str.w	r3, [r0], #4
  402308:	3a10      	subs	r2, #16
  40230a:	d2ed      	bcs.n	4022e8 <memcpy+0x98>
  40230c:	320c      	adds	r2, #12
  40230e:	d305      	bcc.n	40231c <memcpy+0xcc>
  402310:	f851 3b04 	ldr.w	r3, [r1], #4
  402314:	f840 3b04 	str.w	r3, [r0], #4
  402318:	3a04      	subs	r2, #4
  40231a:	d2f9      	bcs.n	402310 <memcpy+0xc0>
  40231c:	3204      	adds	r2, #4
  40231e:	d008      	beq.n	402332 <memcpy+0xe2>
  402320:	07d2      	lsls	r2, r2, #31
  402322:	bf1c      	itt	ne
  402324:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402328:	f800 3b01 	strbne.w	r3, [r0], #1
  40232c:	d301      	bcc.n	402332 <memcpy+0xe2>
  40232e:	880b      	ldrh	r3, [r1, #0]
  402330:	8003      	strh	r3, [r0, #0]
  402332:	4660      	mov	r0, ip
  402334:	4770      	bx	lr
  402336:	bf00      	nop
  402338:	2a08      	cmp	r2, #8
  40233a:	d313      	bcc.n	402364 <memcpy+0x114>
  40233c:	078b      	lsls	r3, r1, #30
  40233e:	d08d      	beq.n	40225c <memcpy+0xc>
  402340:	f010 0303 	ands.w	r3, r0, #3
  402344:	d08a      	beq.n	40225c <memcpy+0xc>
  402346:	f1c3 0304 	rsb	r3, r3, #4
  40234a:	1ad2      	subs	r2, r2, r3
  40234c:	07db      	lsls	r3, r3, #31
  40234e:	bf1c      	itt	ne
  402350:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402354:	f800 3b01 	strbne.w	r3, [r0], #1
  402358:	d380      	bcc.n	40225c <memcpy+0xc>
  40235a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40235e:	f820 3b02 	strh.w	r3, [r0], #2
  402362:	e77b      	b.n	40225c <memcpy+0xc>
  402364:	3a04      	subs	r2, #4
  402366:	d3d9      	bcc.n	40231c <memcpy+0xcc>
  402368:	3a01      	subs	r2, #1
  40236a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40236e:	f800 3b01 	strb.w	r3, [r0], #1
  402372:	d2f9      	bcs.n	402368 <memcpy+0x118>
  402374:	780b      	ldrb	r3, [r1, #0]
  402376:	7003      	strb	r3, [r0, #0]
  402378:	784b      	ldrb	r3, [r1, #1]
  40237a:	7043      	strb	r3, [r0, #1]
  40237c:	788b      	ldrb	r3, [r1, #2]
  40237e:	7083      	strb	r3, [r0, #2]
  402380:	4660      	mov	r0, ip
  402382:	4770      	bx	lr

00402384 <memmove>:
  402384:	4288      	cmp	r0, r1
  402386:	b5f0      	push	{r4, r5, r6, r7, lr}
  402388:	d90d      	bls.n	4023a6 <memmove+0x22>
  40238a:	188b      	adds	r3, r1, r2
  40238c:	4298      	cmp	r0, r3
  40238e:	d20a      	bcs.n	4023a6 <memmove+0x22>
  402390:	1884      	adds	r4, r0, r2
  402392:	2a00      	cmp	r2, #0
  402394:	d051      	beq.n	40243a <memmove+0xb6>
  402396:	4622      	mov	r2, r4
  402398:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40239c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4023a0:	4299      	cmp	r1, r3
  4023a2:	d1f9      	bne.n	402398 <memmove+0x14>
  4023a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023a6:	2a0f      	cmp	r2, #15
  4023a8:	d948      	bls.n	40243c <memmove+0xb8>
  4023aa:	ea41 0300 	orr.w	r3, r1, r0
  4023ae:	079b      	lsls	r3, r3, #30
  4023b0:	d146      	bne.n	402440 <memmove+0xbc>
  4023b2:	f100 0410 	add.w	r4, r0, #16
  4023b6:	f101 0310 	add.w	r3, r1, #16
  4023ba:	4615      	mov	r5, r2
  4023bc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4023c0:	f844 6c10 	str.w	r6, [r4, #-16]
  4023c4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4023c8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4023cc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4023d0:	f844 6c08 	str.w	r6, [r4, #-8]
  4023d4:	3d10      	subs	r5, #16
  4023d6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4023da:	f844 6c04 	str.w	r6, [r4, #-4]
  4023de:	2d0f      	cmp	r5, #15
  4023e0:	f103 0310 	add.w	r3, r3, #16
  4023e4:	f104 0410 	add.w	r4, r4, #16
  4023e8:	d8e8      	bhi.n	4023bc <memmove+0x38>
  4023ea:	f1a2 0310 	sub.w	r3, r2, #16
  4023ee:	f023 030f 	bic.w	r3, r3, #15
  4023f2:	f002 0e0f 	and.w	lr, r2, #15
  4023f6:	3310      	adds	r3, #16
  4023f8:	f1be 0f03 	cmp.w	lr, #3
  4023fc:	4419      	add	r1, r3
  4023fe:	4403      	add	r3, r0
  402400:	d921      	bls.n	402446 <memmove+0xc2>
  402402:	1f1e      	subs	r6, r3, #4
  402404:	460d      	mov	r5, r1
  402406:	4674      	mov	r4, lr
  402408:	3c04      	subs	r4, #4
  40240a:	f855 7b04 	ldr.w	r7, [r5], #4
  40240e:	f846 7f04 	str.w	r7, [r6, #4]!
  402412:	2c03      	cmp	r4, #3
  402414:	d8f8      	bhi.n	402408 <memmove+0x84>
  402416:	f1ae 0404 	sub.w	r4, lr, #4
  40241a:	f024 0403 	bic.w	r4, r4, #3
  40241e:	3404      	adds	r4, #4
  402420:	4421      	add	r1, r4
  402422:	4423      	add	r3, r4
  402424:	f002 0203 	and.w	r2, r2, #3
  402428:	b162      	cbz	r2, 402444 <memmove+0xc0>
  40242a:	3b01      	subs	r3, #1
  40242c:	440a      	add	r2, r1
  40242e:	f811 4b01 	ldrb.w	r4, [r1], #1
  402432:	f803 4f01 	strb.w	r4, [r3, #1]!
  402436:	428a      	cmp	r2, r1
  402438:	d1f9      	bne.n	40242e <memmove+0xaa>
  40243a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40243c:	4603      	mov	r3, r0
  40243e:	e7f3      	b.n	402428 <memmove+0xa4>
  402440:	4603      	mov	r3, r0
  402442:	e7f2      	b.n	40242a <memmove+0xa6>
  402444:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402446:	4672      	mov	r2, lr
  402448:	e7ee      	b.n	402428 <memmove+0xa4>
  40244a:	bf00      	nop

0040244c <__malloc_lock>:
  40244c:	4801      	ldr	r0, [pc, #4]	; (402454 <__malloc_lock+0x8>)
  40244e:	f7ff bb7b 	b.w	401b48 <__retarget_lock_acquire_recursive>
  402452:	bf00      	nop
  402454:	20400938 	.word	0x20400938

00402458 <__malloc_unlock>:
  402458:	4801      	ldr	r0, [pc, #4]	; (402460 <__malloc_unlock+0x8>)
  40245a:	f7ff bb77 	b.w	401b4c <__retarget_lock_release_recursive>
  40245e:	bf00      	nop
  402460:	20400938 	.word	0x20400938

00402464 <_realloc_r>:
  402464:	2900      	cmp	r1, #0
  402466:	f000 8095 	beq.w	402594 <_realloc_r+0x130>
  40246a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40246e:	460d      	mov	r5, r1
  402470:	4616      	mov	r6, r2
  402472:	b083      	sub	sp, #12
  402474:	4680      	mov	r8, r0
  402476:	f106 070b 	add.w	r7, r6, #11
  40247a:	f7ff ffe7 	bl	40244c <__malloc_lock>
  40247e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  402482:	2f16      	cmp	r7, #22
  402484:	f02e 0403 	bic.w	r4, lr, #3
  402488:	f1a5 0908 	sub.w	r9, r5, #8
  40248c:	d83c      	bhi.n	402508 <_realloc_r+0xa4>
  40248e:	2210      	movs	r2, #16
  402490:	4617      	mov	r7, r2
  402492:	42be      	cmp	r6, r7
  402494:	d83d      	bhi.n	402512 <_realloc_r+0xae>
  402496:	4294      	cmp	r4, r2
  402498:	da43      	bge.n	402522 <_realloc_r+0xbe>
  40249a:	4bc4      	ldr	r3, [pc, #784]	; (4027ac <_realloc_r+0x348>)
  40249c:	6899      	ldr	r1, [r3, #8]
  40249e:	eb09 0004 	add.w	r0, r9, r4
  4024a2:	4288      	cmp	r0, r1
  4024a4:	f000 80b4 	beq.w	402610 <_realloc_r+0x1ac>
  4024a8:	6843      	ldr	r3, [r0, #4]
  4024aa:	f023 0101 	bic.w	r1, r3, #1
  4024ae:	4401      	add	r1, r0
  4024b0:	6849      	ldr	r1, [r1, #4]
  4024b2:	07c9      	lsls	r1, r1, #31
  4024b4:	d54c      	bpl.n	402550 <_realloc_r+0xec>
  4024b6:	f01e 0f01 	tst.w	lr, #1
  4024ba:	f000 809b 	beq.w	4025f4 <_realloc_r+0x190>
  4024be:	4631      	mov	r1, r6
  4024c0:	4640      	mov	r0, r8
  4024c2:	f7ff fbc5 	bl	401c50 <_malloc_r>
  4024c6:	4606      	mov	r6, r0
  4024c8:	2800      	cmp	r0, #0
  4024ca:	d03a      	beq.n	402542 <_realloc_r+0xde>
  4024cc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4024d0:	f023 0301 	bic.w	r3, r3, #1
  4024d4:	444b      	add	r3, r9
  4024d6:	f1a0 0208 	sub.w	r2, r0, #8
  4024da:	429a      	cmp	r2, r3
  4024dc:	f000 8121 	beq.w	402722 <_realloc_r+0x2be>
  4024e0:	1f22      	subs	r2, r4, #4
  4024e2:	2a24      	cmp	r2, #36	; 0x24
  4024e4:	f200 8107 	bhi.w	4026f6 <_realloc_r+0x292>
  4024e8:	2a13      	cmp	r2, #19
  4024ea:	f200 80db 	bhi.w	4026a4 <_realloc_r+0x240>
  4024ee:	4603      	mov	r3, r0
  4024f0:	462a      	mov	r2, r5
  4024f2:	6811      	ldr	r1, [r2, #0]
  4024f4:	6019      	str	r1, [r3, #0]
  4024f6:	6851      	ldr	r1, [r2, #4]
  4024f8:	6059      	str	r1, [r3, #4]
  4024fa:	6892      	ldr	r2, [r2, #8]
  4024fc:	609a      	str	r2, [r3, #8]
  4024fe:	4629      	mov	r1, r5
  402500:	4640      	mov	r0, r8
  402502:	f7ff f895 	bl	401630 <_free_r>
  402506:	e01c      	b.n	402542 <_realloc_r+0xde>
  402508:	f027 0707 	bic.w	r7, r7, #7
  40250c:	2f00      	cmp	r7, #0
  40250e:	463a      	mov	r2, r7
  402510:	dabf      	bge.n	402492 <_realloc_r+0x2e>
  402512:	2600      	movs	r6, #0
  402514:	230c      	movs	r3, #12
  402516:	4630      	mov	r0, r6
  402518:	f8c8 3000 	str.w	r3, [r8]
  40251c:	b003      	add	sp, #12
  40251e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402522:	462e      	mov	r6, r5
  402524:	1be3      	subs	r3, r4, r7
  402526:	2b0f      	cmp	r3, #15
  402528:	d81e      	bhi.n	402568 <_realloc_r+0x104>
  40252a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40252e:	f003 0301 	and.w	r3, r3, #1
  402532:	4323      	orrs	r3, r4
  402534:	444c      	add	r4, r9
  402536:	f8c9 3004 	str.w	r3, [r9, #4]
  40253a:	6863      	ldr	r3, [r4, #4]
  40253c:	f043 0301 	orr.w	r3, r3, #1
  402540:	6063      	str	r3, [r4, #4]
  402542:	4640      	mov	r0, r8
  402544:	f7ff ff88 	bl	402458 <__malloc_unlock>
  402548:	4630      	mov	r0, r6
  40254a:	b003      	add	sp, #12
  40254c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402550:	f023 0303 	bic.w	r3, r3, #3
  402554:	18e1      	adds	r1, r4, r3
  402556:	4291      	cmp	r1, r2
  402558:	db1f      	blt.n	40259a <_realloc_r+0x136>
  40255a:	68c3      	ldr	r3, [r0, #12]
  40255c:	6882      	ldr	r2, [r0, #8]
  40255e:	462e      	mov	r6, r5
  402560:	60d3      	str	r3, [r2, #12]
  402562:	460c      	mov	r4, r1
  402564:	609a      	str	r2, [r3, #8]
  402566:	e7dd      	b.n	402524 <_realloc_r+0xc0>
  402568:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40256c:	eb09 0107 	add.w	r1, r9, r7
  402570:	f002 0201 	and.w	r2, r2, #1
  402574:	444c      	add	r4, r9
  402576:	f043 0301 	orr.w	r3, r3, #1
  40257a:	4317      	orrs	r7, r2
  40257c:	f8c9 7004 	str.w	r7, [r9, #4]
  402580:	604b      	str	r3, [r1, #4]
  402582:	6863      	ldr	r3, [r4, #4]
  402584:	f043 0301 	orr.w	r3, r3, #1
  402588:	3108      	adds	r1, #8
  40258a:	6063      	str	r3, [r4, #4]
  40258c:	4640      	mov	r0, r8
  40258e:	f7ff f84f 	bl	401630 <_free_r>
  402592:	e7d6      	b.n	402542 <_realloc_r+0xde>
  402594:	4611      	mov	r1, r2
  402596:	f7ff bb5b 	b.w	401c50 <_malloc_r>
  40259a:	f01e 0f01 	tst.w	lr, #1
  40259e:	d18e      	bne.n	4024be <_realloc_r+0x5a>
  4025a0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4025a4:	eba9 0a01 	sub.w	sl, r9, r1
  4025a8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4025ac:	f021 0103 	bic.w	r1, r1, #3
  4025b0:	440b      	add	r3, r1
  4025b2:	4423      	add	r3, r4
  4025b4:	4293      	cmp	r3, r2
  4025b6:	db25      	blt.n	402604 <_realloc_r+0x1a0>
  4025b8:	68c2      	ldr	r2, [r0, #12]
  4025ba:	6881      	ldr	r1, [r0, #8]
  4025bc:	4656      	mov	r6, sl
  4025be:	60ca      	str	r2, [r1, #12]
  4025c0:	6091      	str	r1, [r2, #8]
  4025c2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4025c6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4025ca:	1f22      	subs	r2, r4, #4
  4025cc:	2a24      	cmp	r2, #36	; 0x24
  4025ce:	60c1      	str	r1, [r0, #12]
  4025d0:	6088      	str	r0, [r1, #8]
  4025d2:	f200 8094 	bhi.w	4026fe <_realloc_r+0x29a>
  4025d6:	2a13      	cmp	r2, #19
  4025d8:	d96f      	bls.n	4026ba <_realloc_r+0x256>
  4025da:	6829      	ldr	r1, [r5, #0]
  4025dc:	f8ca 1008 	str.w	r1, [sl, #8]
  4025e0:	6869      	ldr	r1, [r5, #4]
  4025e2:	f8ca 100c 	str.w	r1, [sl, #12]
  4025e6:	2a1b      	cmp	r2, #27
  4025e8:	f200 80a2 	bhi.w	402730 <_realloc_r+0x2cc>
  4025ec:	3508      	adds	r5, #8
  4025ee:	f10a 0210 	add.w	r2, sl, #16
  4025f2:	e063      	b.n	4026bc <_realloc_r+0x258>
  4025f4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4025f8:	eba9 0a03 	sub.w	sl, r9, r3
  4025fc:	f8da 1004 	ldr.w	r1, [sl, #4]
  402600:	f021 0103 	bic.w	r1, r1, #3
  402604:	1863      	adds	r3, r4, r1
  402606:	4293      	cmp	r3, r2
  402608:	f6ff af59 	blt.w	4024be <_realloc_r+0x5a>
  40260c:	4656      	mov	r6, sl
  40260e:	e7d8      	b.n	4025c2 <_realloc_r+0x15e>
  402610:	6841      	ldr	r1, [r0, #4]
  402612:	f021 0b03 	bic.w	fp, r1, #3
  402616:	44a3      	add	fp, r4
  402618:	f107 0010 	add.w	r0, r7, #16
  40261c:	4583      	cmp	fp, r0
  40261e:	da56      	bge.n	4026ce <_realloc_r+0x26a>
  402620:	f01e 0f01 	tst.w	lr, #1
  402624:	f47f af4b 	bne.w	4024be <_realloc_r+0x5a>
  402628:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40262c:	eba9 0a01 	sub.w	sl, r9, r1
  402630:	f8da 1004 	ldr.w	r1, [sl, #4]
  402634:	f021 0103 	bic.w	r1, r1, #3
  402638:	448b      	add	fp, r1
  40263a:	4558      	cmp	r0, fp
  40263c:	dce2      	bgt.n	402604 <_realloc_r+0x1a0>
  40263e:	4656      	mov	r6, sl
  402640:	f8da 100c 	ldr.w	r1, [sl, #12]
  402644:	f856 0f08 	ldr.w	r0, [r6, #8]!
  402648:	1f22      	subs	r2, r4, #4
  40264a:	2a24      	cmp	r2, #36	; 0x24
  40264c:	60c1      	str	r1, [r0, #12]
  40264e:	6088      	str	r0, [r1, #8]
  402650:	f200 808f 	bhi.w	402772 <_realloc_r+0x30e>
  402654:	2a13      	cmp	r2, #19
  402656:	f240 808a 	bls.w	40276e <_realloc_r+0x30a>
  40265a:	6829      	ldr	r1, [r5, #0]
  40265c:	f8ca 1008 	str.w	r1, [sl, #8]
  402660:	6869      	ldr	r1, [r5, #4]
  402662:	f8ca 100c 	str.w	r1, [sl, #12]
  402666:	2a1b      	cmp	r2, #27
  402668:	f200 808a 	bhi.w	402780 <_realloc_r+0x31c>
  40266c:	3508      	adds	r5, #8
  40266e:	f10a 0210 	add.w	r2, sl, #16
  402672:	6829      	ldr	r1, [r5, #0]
  402674:	6011      	str	r1, [r2, #0]
  402676:	6869      	ldr	r1, [r5, #4]
  402678:	6051      	str	r1, [r2, #4]
  40267a:	68a9      	ldr	r1, [r5, #8]
  40267c:	6091      	str	r1, [r2, #8]
  40267e:	eb0a 0107 	add.w	r1, sl, r7
  402682:	ebab 0207 	sub.w	r2, fp, r7
  402686:	f042 0201 	orr.w	r2, r2, #1
  40268a:	6099      	str	r1, [r3, #8]
  40268c:	604a      	str	r2, [r1, #4]
  40268e:	f8da 3004 	ldr.w	r3, [sl, #4]
  402692:	f003 0301 	and.w	r3, r3, #1
  402696:	431f      	orrs	r7, r3
  402698:	4640      	mov	r0, r8
  40269a:	f8ca 7004 	str.w	r7, [sl, #4]
  40269e:	f7ff fedb 	bl	402458 <__malloc_unlock>
  4026a2:	e751      	b.n	402548 <_realloc_r+0xe4>
  4026a4:	682b      	ldr	r3, [r5, #0]
  4026a6:	6003      	str	r3, [r0, #0]
  4026a8:	686b      	ldr	r3, [r5, #4]
  4026aa:	6043      	str	r3, [r0, #4]
  4026ac:	2a1b      	cmp	r2, #27
  4026ae:	d82d      	bhi.n	40270c <_realloc_r+0x2a8>
  4026b0:	f100 0308 	add.w	r3, r0, #8
  4026b4:	f105 0208 	add.w	r2, r5, #8
  4026b8:	e71b      	b.n	4024f2 <_realloc_r+0x8e>
  4026ba:	4632      	mov	r2, r6
  4026bc:	6829      	ldr	r1, [r5, #0]
  4026be:	6011      	str	r1, [r2, #0]
  4026c0:	6869      	ldr	r1, [r5, #4]
  4026c2:	6051      	str	r1, [r2, #4]
  4026c4:	68a9      	ldr	r1, [r5, #8]
  4026c6:	6091      	str	r1, [r2, #8]
  4026c8:	461c      	mov	r4, r3
  4026ca:	46d1      	mov	r9, sl
  4026cc:	e72a      	b.n	402524 <_realloc_r+0xc0>
  4026ce:	eb09 0107 	add.w	r1, r9, r7
  4026d2:	ebab 0b07 	sub.w	fp, fp, r7
  4026d6:	f04b 0201 	orr.w	r2, fp, #1
  4026da:	6099      	str	r1, [r3, #8]
  4026dc:	604a      	str	r2, [r1, #4]
  4026de:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4026e2:	f003 0301 	and.w	r3, r3, #1
  4026e6:	431f      	orrs	r7, r3
  4026e8:	4640      	mov	r0, r8
  4026ea:	f845 7c04 	str.w	r7, [r5, #-4]
  4026ee:	f7ff feb3 	bl	402458 <__malloc_unlock>
  4026f2:	462e      	mov	r6, r5
  4026f4:	e728      	b.n	402548 <_realloc_r+0xe4>
  4026f6:	4629      	mov	r1, r5
  4026f8:	f7ff fe44 	bl	402384 <memmove>
  4026fc:	e6ff      	b.n	4024fe <_realloc_r+0x9a>
  4026fe:	4629      	mov	r1, r5
  402700:	4630      	mov	r0, r6
  402702:	461c      	mov	r4, r3
  402704:	46d1      	mov	r9, sl
  402706:	f7ff fe3d 	bl	402384 <memmove>
  40270a:	e70b      	b.n	402524 <_realloc_r+0xc0>
  40270c:	68ab      	ldr	r3, [r5, #8]
  40270e:	6083      	str	r3, [r0, #8]
  402710:	68eb      	ldr	r3, [r5, #12]
  402712:	60c3      	str	r3, [r0, #12]
  402714:	2a24      	cmp	r2, #36	; 0x24
  402716:	d017      	beq.n	402748 <_realloc_r+0x2e4>
  402718:	f100 0310 	add.w	r3, r0, #16
  40271c:	f105 0210 	add.w	r2, r5, #16
  402720:	e6e7      	b.n	4024f2 <_realloc_r+0x8e>
  402722:	f850 3c04 	ldr.w	r3, [r0, #-4]
  402726:	f023 0303 	bic.w	r3, r3, #3
  40272a:	441c      	add	r4, r3
  40272c:	462e      	mov	r6, r5
  40272e:	e6f9      	b.n	402524 <_realloc_r+0xc0>
  402730:	68a9      	ldr	r1, [r5, #8]
  402732:	f8ca 1010 	str.w	r1, [sl, #16]
  402736:	68e9      	ldr	r1, [r5, #12]
  402738:	f8ca 1014 	str.w	r1, [sl, #20]
  40273c:	2a24      	cmp	r2, #36	; 0x24
  40273e:	d00c      	beq.n	40275a <_realloc_r+0x2f6>
  402740:	3510      	adds	r5, #16
  402742:	f10a 0218 	add.w	r2, sl, #24
  402746:	e7b9      	b.n	4026bc <_realloc_r+0x258>
  402748:	692b      	ldr	r3, [r5, #16]
  40274a:	6103      	str	r3, [r0, #16]
  40274c:	696b      	ldr	r3, [r5, #20]
  40274e:	6143      	str	r3, [r0, #20]
  402750:	f105 0218 	add.w	r2, r5, #24
  402754:	f100 0318 	add.w	r3, r0, #24
  402758:	e6cb      	b.n	4024f2 <_realloc_r+0x8e>
  40275a:	692a      	ldr	r2, [r5, #16]
  40275c:	f8ca 2018 	str.w	r2, [sl, #24]
  402760:	696a      	ldr	r2, [r5, #20]
  402762:	f8ca 201c 	str.w	r2, [sl, #28]
  402766:	3518      	adds	r5, #24
  402768:	f10a 0220 	add.w	r2, sl, #32
  40276c:	e7a6      	b.n	4026bc <_realloc_r+0x258>
  40276e:	4632      	mov	r2, r6
  402770:	e77f      	b.n	402672 <_realloc_r+0x20e>
  402772:	4629      	mov	r1, r5
  402774:	4630      	mov	r0, r6
  402776:	9301      	str	r3, [sp, #4]
  402778:	f7ff fe04 	bl	402384 <memmove>
  40277c:	9b01      	ldr	r3, [sp, #4]
  40277e:	e77e      	b.n	40267e <_realloc_r+0x21a>
  402780:	68a9      	ldr	r1, [r5, #8]
  402782:	f8ca 1010 	str.w	r1, [sl, #16]
  402786:	68e9      	ldr	r1, [r5, #12]
  402788:	f8ca 1014 	str.w	r1, [sl, #20]
  40278c:	2a24      	cmp	r2, #36	; 0x24
  40278e:	d003      	beq.n	402798 <_realloc_r+0x334>
  402790:	3510      	adds	r5, #16
  402792:	f10a 0218 	add.w	r2, sl, #24
  402796:	e76c      	b.n	402672 <_realloc_r+0x20e>
  402798:	692a      	ldr	r2, [r5, #16]
  40279a:	f8ca 2018 	str.w	r2, [sl, #24]
  40279e:	696a      	ldr	r2, [r5, #20]
  4027a0:	f8ca 201c 	str.w	r2, [sl, #28]
  4027a4:	3518      	adds	r5, #24
  4027a6:	f10a 0220 	add.w	r2, sl, #32
  4027aa:	e762      	b.n	402672 <_realloc_r+0x20e>
  4027ac:	2040043c 	.word	0x2040043c

004027b0 <_sbrk_r>:
  4027b0:	b538      	push	{r3, r4, r5, lr}
  4027b2:	4c07      	ldr	r4, [pc, #28]	; (4027d0 <_sbrk_r+0x20>)
  4027b4:	2300      	movs	r3, #0
  4027b6:	4605      	mov	r5, r0
  4027b8:	4608      	mov	r0, r1
  4027ba:	6023      	str	r3, [r4, #0]
  4027bc:	f7fe f9d0 	bl	400b60 <_sbrk>
  4027c0:	1c43      	adds	r3, r0, #1
  4027c2:	d000      	beq.n	4027c6 <_sbrk_r+0x16>
  4027c4:	bd38      	pop	{r3, r4, r5, pc}
  4027c6:	6823      	ldr	r3, [r4, #0]
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	d0fb      	beq.n	4027c4 <_sbrk_r+0x14>
  4027cc:	602b      	str	r3, [r5, #0]
  4027ce:	bd38      	pop	{r3, r4, r5, pc}
  4027d0:	2040094c 	.word	0x2040094c

004027d4 <__sread>:
  4027d4:	b510      	push	{r4, lr}
  4027d6:	460c      	mov	r4, r1
  4027d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4027dc:	f000 f9ca 	bl	402b74 <_read_r>
  4027e0:	2800      	cmp	r0, #0
  4027e2:	db03      	blt.n	4027ec <__sread+0x18>
  4027e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4027e6:	4403      	add	r3, r0
  4027e8:	6523      	str	r3, [r4, #80]	; 0x50
  4027ea:	bd10      	pop	{r4, pc}
  4027ec:	89a3      	ldrh	r3, [r4, #12]
  4027ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4027f2:	81a3      	strh	r3, [r4, #12]
  4027f4:	bd10      	pop	{r4, pc}
  4027f6:	bf00      	nop

004027f8 <__swrite>:
  4027f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027fc:	4616      	mov	r6, r2
  4027fe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  402802:	461f      	mov	r7, r3
  402804:	05d3      	lsls	r3, r2, #23
  402806:	460c      	mov	r4, r1
  402808:	4605      	mov	r5, r0
  40280a:	d507      	bpl.n	40281c <__swrite+0x24>
  40280c:	2200      	movs	r2, #0
  40280e:	2302      	movs	r3, #2
  402810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402814:	f000 f998 	bl	402b48 <_lseek_r>
  402818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40281c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402820:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  402824:	81a2      	strh	r2, [r4, #12]
  402826:	463b      	mov	r3, r7
  402828:	4632      	mov	r2, r6
  40282a:	4628      	mov	r0, r5
  40282c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402830:	f000 b814 	b.w	40285c <_write_r>

00402834 <__sseek>:
  402834:	b510      	push	{r4, lr}
  402836:	460c      	mov	r4, r1
  402838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40283c:	f000 f984 	bl	402b48 <_lseek_r>
  402840:	89a3      	ldrh	r3, [r4, #12]
  402842:	1c42      	adds	r2, r0, #1
  402844:	bf0e      	itee	eq
  402846:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40284a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40284e:	6520      	strne	r0, [r4, #80]	; 0x50
  402850:	81a3      	strh	r3, [r4, #12]
  402852:	bd10      	pop	{r4, pc}

00402854 <__sclose>:
  402854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402858:	f000 b8dc 	b.w	402a14 <_close_r>

0040285c <_write_r>:
  40285c:	b570      	push	{r4, r5, r6, lr}
  40285e:	460d      	mov	r5, r1
  402860:	4c08      	ldr	r4, [pc, #32]	; (402884 <_write_r+0x28>)
  402862:	4611      	mov	r1, r2
  402864:	4606      	mov	r6, r0
  402866:	461a      	mov	r2, r3
  402868:	4628      	mov	r0, r5
  40286a:	2300      	movs	r3, #0
  40286c:	6023      	str	r3, [r4, #0]
  40286e:	f7fd fd59 	bl	400324 <_write>
  402872:	1c43      	adds	r3, r0, #1
  402874:	d000      	beq.n	402878 <_write_r+0x1c>
  402876:	bd70      	pop	{r4, r5, r6, pc}
  402878:	6823      	ldr	r3, [r4, #0]
  40287a:	2b00      	cmp	r3, #0
  40287c:	d0fb      	beq.n	402876 <_write_r+0x1a>
  40287e:	6033      	str	r3, [r6, #0]
  402880:	bd70      	pop	{r4, r5, r6, pc}
  402882:	bf00      	nop
  402884:	2040094c 	.word	0x2040094c

00402888 <__swsetup_r>:
  402888:	b538      	push	{r3, r4, r5, lr}
  40288a:	4b30      	ldr	r3, [pc, #192]	; (40294c <__swsetup_r+0xc4>)
  40288c:	681b      	ldr	r3, [r3, #0]
  40288e:	4605      	mov	r5, r0
  402890:	460c      	mov	r4, r1
  402892:	b113      	cbz	r3, 40289a <__swsetup_r+0x12>
  402894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402896:	2a00      	cmp	r2, #0
  402898:	d038      	beq.n	40290c <__swsetup_r+0x84>
  40289a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40289e:	b293      	uxth	r3, r2
  4028a0:	0718      	lsls	r0, r3, #28
  4028a2:	d50c      	bpl.n	4028be <__swsetup_r+0x36>
  4028a4:	6920      	ldr	r0, [r4, #16]
  4028a6:	b1a8      	cbz	r0, 4028d4 <__swsetup_r+0x4c>
  4028a8:	f013 0201 	ands.w	r2, r3, #1
  4028ac:	d01e      	beq.n	4028ec <__swsetup_r+0x64>
  4028ae:	6963      	ldr	r3, [r4, #20]
  4028b0:	2200      	movs	r2, #0
  4028b2:	425b      	negs	r3, r3
  4028b4:	61a3      	str	r3, [r4, #24]
  4028b6:	60a2      	str	r2, [r4, #8]
  4028b8:	b1f0      	cbz	r0, 4028f8 <__swsetup_r+0x70>
  4028ba:	2000      	movs	r0, #0
  4028bc:	bd38      	pop	{r3, r4, r5, pc}
  4028be:	06d9      	lsls	r1, r3, #27
  4028c0:	d53c      	bpl.n	40293c <__swsetup_r+0xb4>
  4028c2:	0758      	lsls	r0, r3, #29
  4028c4:	d426      	bmi.n	402914 <__swsetup_r+0x8c>
  4028c6:	6920      	ldr	r0, [r4, #16]
  4028c8:	f042 0308 	orr.w	r3, r2, #8
  4028cc:	81a3      	strh	r3, [r4, #12]
  4028ce:	b29b      	uxth	r3, r3
  4028d0:	2800      	cmp	r0, #0
  4028d2:	d1e9      	bne.n	4028a8 <__swsetup_r+0x20>
  4028d4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4028d8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4028dc:	d0e4      	beq.n	4028a8 <__swsetup_r+0x20>
  4028de:	4628      	mov	r0, r5
  4028e0:	4621      	mov	r1, r4
  4028e2:	f7ff f963 	bl	401bac <__smakebuf_r>
  4028e6:	89a3      	ldrh	r3, [r4, #12]
  4028e8:	6920      	ldr	r0, [r4, #16]
  4028ea:	e7dd      	b.n	4028a8 <__swsetup_r+0x20>
  4028ec:	0799      	lsls	r1, r3, #30
  4028ee:	bf58      	it	pl
  4028f0:	6962      	ldrpl	r2, [r4, #20]
  4028f2:	60a2      	str	r2, [r4, #8]
  4028f4:	2800      	cmp	r0, #0
  4028f6:	d1e0      	bne.n	4028ba <__swsetup_r+0x32>
  4028f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028fc:	061a      	lsls	r2, r3, #24
  4028fe:	d5dd      	bpl.n	4028bc <__swsetup_r+0x34>
  402900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402904:	81a3      	strh	r3, [r4, #12]
  402906:	f04f 30ff 	mov.w	r0, #4294967295
  40290a:	bd38      	pop	{r3, r4, r5, pc}
  40290c:	4618      	mov	r0, r3
  40290e:	f7fe fded 	bl	4014ec <__sinit>
  402912:	e7c2      	b.n	40289a <__swsetup_r+0x12>
  402914:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402916:	b151      	cbz	r1, 40292e <__swsetup_r+0xa6>
  402918:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40291c:	4299      	cmp	r1, r3
  40291e:	d004      	beq.n	40292a <__swsetup_r+0xa2>
  402920:	4628      	mov	r0, r5
  402922:	f7fe fe85 	bl	401630 <_free_r>
  402926:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40292a:	2300      	movs	r3, #0
  40292c:	6323      	str	r3, [r4, #48]	; 0x30
  40292e:	2300      	movs	r3, #0
  402930:	6920      	ldr	r0, [r4, #16]
  402932:	6063      	str	r3, [r4, #4]
  402934:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402938:	6020      	str	r0, [r4, #0]
  40293a:	e7c5      	b.n	4028c8 <__swsetup_r+0x40>
  40293c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402940:	2309      	movs	r3, #9
  402942:	602b      	str	r3, [r5, #0]
  402944:	f04f 30ff 	mov.w	r0, #4294967295
  402948:	81a2      	strh	r2, [r4, #12]
  40294a:	bd38      	pop	{r3, r4, r5, pc}
  40294c:	20400008 	.word	0x20400008

00402950 <__register_exitproc>:
  402950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402954:	4d2c      	ldr	r5, [pc, #176]	; (402a08 <__register_exitproc+0xb8>)
  402956:	4606      	mov	r6, r0
  402958:	6828      	ldr	r0, [r5, #0]
  40295a:	4698      	mov	r8, r3
  40295c:	460f      	mov	r7, r1
  40295e:	4691      	mov	r9, r2
  402960:	f7ff f8f2 	bl	401b48 <__retarget_lock_acquire_recursive>
  402964:	4b29      	ldr	r3, [pc, #164]	; (402a0c <__register_exitproc+0xbc>)
  402966:	681c      	ldr	r4, [r3, #0]
  402968:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40296c:	2b00      	cmp	r3, #0
  40296e:	d03e      	beq.n	4029ee <__register_exitproc+0x9e>
  402970:	685a      	ldr	r2, [r3, #4]
  402972:	2a1f      	cmp	r2, #31
  402974:	dc1c      	bgt.n	4029b0 <__register_exitproc+0x60>
  402976:	f102 0e01 	add.w	lr, r2, #1
  40297a:	b176      	cbz	r6, 40299a <__register_exitproc+0x4a>
  40297c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402980:	2401      	movs	r4, #1
  402982:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402986:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40298a:	4094      	lsls	r4, r2
  40298c:	4320      	orrs	r0, r4
  40298e:	2e02      	cmp	r6, #2
  402990:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402994:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402998:	d023      	beq.n	4029e2 <__register_exitproc+0x92>
  40299a:	3202      	adds	r2, #2
  40299c:	f8c3 e004 	str.w	lr, [r3, #4]
  4029a0:	6828      	ldr	r0, [r5, #0]
  4029a2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4029a6:	f7ff f8d1 	bl	401b4c <__retarget_lock_release_recursive>
  4029aa:	2000      	movs	r0, #0
  4029ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4029b0:	4b17      	ldr	r3, [pc, #92]	; (402a10 <__register_exitproc+0xc0>)
  4029b2:	b30b      	cbz	r3, 4029f8 <__register_exitproc+0xa8>
  4029b4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4029b8:	f7ff f942 	bl	401c40 <malloc>
  4029bc:	4603      	mov	r3, r0
  4029be:	b1d8      	cbz	r0, 4029f8 <__register_exitproc+0xa8>
  4029c0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4029c4:	6002      	str	r2, [r0, #0]
  4029c6:	2100      	movs	r1, #0
  4029c8:	6041      	str	r1, [r0, #4]
  4029ca:	460a      	mov	r2, r1
  4029cc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4029d0:	f04f 0e01 	mov.w	lr, #1
  4029d4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4029d8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4029dc:	2e00      	cmp	r6, #0
  4029de:	d0dc      	beq.n	40299a <__register_exitproc+0x4a>
  4029e0:	e7cc      	b.n	40297c <__register_exitproc+0x2c>
  4029e2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4029e6:	430c      	orrs	r4, r1
  4029e8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4029ec:	e7d5      	b.n	40299a <__register_exitproc+0x4a>
  4029ee:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4029f2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4029f6:	e7bb      	b.n	402970 <__register_exitproc+0x20>
  4029f8:	6828      	ldr	r0, [r5, #0]
  4029fa:	f7ff f8a7 	bl	401b4c <__retarget_lock_release_recursive>
  4029fe:	f04f 30ff 	mov.w	r0, #4294967295
  402a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a06:	bf00      	nop
  402a08:	20400438 	.word	0x20400438
  402a0c:	00402c14 	.word	0x00402c14
  402a10:	00401c41 	.word	0x00401c41

00402a14 <_close_r>:
  402a14:	b538      	push	{r3, r4, r5, lr}
  402a16:	4c07      	ldr	r4, [pc, #28]	; (402a34 <_close_r+0x20>)
  402a18:	2300      	movs	r3, #0
  402a1a:	4605      	mov	r5, r0
  402a1c:	4608      	mov	r0, r1
  402a1e:	6023      	str	r3, [r4, #0]
  402a20:	f7fe f8ba 	bl	400b98 <_close>
  402a24:	1c43      	adds	r3, r0, #1
  402a26:	d000      	beq.n	402a2a <_close_r+0x16>
  402a28:	bd38      	pop	{r3, r4, r5, pc}
  402a2a:	6823      	ldr	r3, [r4, #0]
  402a2c:	2b00      	cmp	r3, #0
  402a2e:	d0fb      	beq.n	402a28 <_close_r+0x14>
  402a30:	602b      	str	r3, [r5, #0]
  402a32:	bd38      	pop	{r3, r4, r5, pc}
  402a34:	2040094c 	.word	0x2040094c

00402a38 <_fclose_r>:
  402a38:	b570      	push	{r4, r5, r6, lr}
  402a3a:	b159      	cbz	r1, 402a54 <_fclose_r+0x1c>
  402a3c:	4605      	mov	r5, r0
  402a3e:	460c      	mov	r4, r1
  402a40:	b110      	cbz	r0, 402a48 <_fclose_r+0x10>
  402a42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402a44:	2b00      	cmp	r3, #0
  402a46:	d03c      	beq.n	402ac2 <_fclose_r+0x8a>
  402a48:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402a4a:	07d8      	lsls	r0, r3, #31
  402a4c:	d505      	bpl.n	402a5a <_fclose_r+0x22>
  402a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a52:	b92b      	cbnz	r3, 402a60 <_fclose_r+0x28>
  402a54:	2600      	movs	r6, #0
  402a56:	4630      	mov	r0, r6
  402a58:	bd70      	pop	{r4, r5, r6, pc}
  402a5a:	89a3      	ldrh	r3, [r4, #12]
  402a5c:	0599      	lsls	r1, r3, #22
  402a5e:	d53c      	bpl.n	402ada <_fclose_r+0xa2>
  402a60:	4621      	mov	r1, r4
  402a62:	4628      	mov	r0, r5
  402a64:	f7fe fc4a 	bl	4012fc <__sflush_r>
  402a68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402a6a:	4606      	mov	r6, r0
  402a6c:	b133      	cbz	r3, 402a7c <_fclose_r+0x44>
  402a6e:	69e1      	ldr	r1, [r4, #28]
  402a70:	4628      	mov	r0, r5
  402a72:	4798      	blx	r3
  402a74:	2800      	cmp	r0, #0
  402a76:	bfb8      	it	lt
  402a78:	f04f 36ff 	movlt.w	r6, #4294967295
  402a7c:	89a3      	ldrh	r3, [r4, #12]
  402a7e:	061a      	lsls	r2, r3, #24
  402a80:	d422      	bmi.n	402ac8 <_fclose_r+0x90>
  402a82:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402a84:	b141      	cbz	r1, 402a98 <_fclose_r+0x60>
  402a86:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402a8a:	4299      	cmp	r1, r3
  402a8c:	d002      	beq.n	402a94 <_fclose_r+0x5c>
  402a8e:	4628      	mov	r0, r5
  402a90:	f7fe fdce 	bl	401630 <_free_r>
  402a94:	2300      	movs	r3, #0
  402a96:	6323      	str	r3, [r4, #48]	; 0x30
  402a98:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402a9a:	b121      	cbz	r1, 402aa6 <_fclose_r+0x6e>
  402a9c:	4628      	mov	r0, r5
  402a9e:	f7fe fdc7 	bl	401630 <_free_r>
  402aa2:	2300      	movs	r3, #0
  402aa4:	6463      	str	r3, [r4, #68]	; 0x44
  402aa6:	f7fe fd4d 	bl	401544 <__sfp_lock_acquire>
  402aaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402aac:	2200      	movs	r2, #0
  402aae:	07db      	lsls	r3, r3, #31
  402ab0:	81a2      	strh	r2, [r4, #12]
  402ab2:	d50e      	bpl.n	402ad2 <_fclose_r+0x9a>
  402ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ab6:	f7ff f845 	bl	401b44 <__retarget_lock_close_recursive>
  402aba:	f7fe fd49 	bl	401550 <__sfp_lock_release>
  402abe:	4630      	mov	r0, r6
  402ac0:	bd70      	pop	{r4, r5, r6, pc}
  402ac2:	f7fe fd13 	bl	4014ec <__sinit>
  402ac6:	e7bf      	b.n	402a48 <_fclose_r+0x10>
  402ac8:	6921      	ldr	r1, [r4, #16]
  402aca:	4628      	mov	r0, r5
  402acc:	f7fe fdb0 	bl	401630 <_free_r>
  402ad0:	e7d7      	b.n	402a82 <_fclose_r+0x4a>
  402ad2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ad4:	f7ff f83a 	bl	401b4c <__retarget_lock_release_recursive>
  402ad8:	e7ec      	b.n	402ab4 <_fclose_r+0x7c>
  402ada:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402adc:	f7ff f834 	bl	401b48 <__retarget_lock_acquire_recursive>
  402ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ae4:	2b00      	cmp	r3, #0
  402ae6:	d1bb      	bne.n	402a60 <_fclose_r+0x28>
  402ae8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  402aea:	f016 0601 	ands.w	r6, r6, #1
  402aee:	d1b1      	bne.n	402a54 <_fclose_r+0x1c>
  402af0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402af2:	f7ff f82b 	bl	401b4c <__retarget_lock_release_recursive>
  402af6:	4630      	mov	r0, r6
  402af8:	bd70      	pop	{r4, r5, r6, pc}
  402afa:	bf00      	nop

00402afc <_fstat_r>:
  402afc:	b538      	push	{r3, r4, r5, lr}
  402afe:	460b      	mov	r3, r1
  402b00:	4c07      	ldr	r4, [pc, #28]	; (402b20 <_fstat_r+0x24>)
  402b02:	4605      	mov	r5, r0
  402b04:	4611      	mov	r1, r2
  402b06:	4618      	mov	r0, r3
  402b08:	2300      	movs	r3, #0
  402b0a:	6023      	str	r3, [r4, #0]
  402b0c:	f7fe f847 	bl	400b9e <_fstat>
  402b10:	1c43      	adds	r3, r0, #1
  402b12:	d000      	beq.n	402b16 <_fstat_r+0x1a>
  402b14:	bd38      	pop	{r3, r4, r5, pc}
  402b16:	6823      	ldr	r3, [r4, #0]
  402b18:	2b00      	cmp	r3, #0
  402b1a:	d0fb      	beq.n	402b14 <_fstat_r+0x18>
  402b1c:	602b      	str	r3, [r5, #0]
  402b1e:	bd38      	pop	{r3, r4, r5, pc}
  402b20:	2040094c 	.word	0x2040094c

00402b24 <_isatty_r>:
  402b24:	b538      	push	{r3, r4, r5, lr}
  402b26:	4c07      	ldr	r4, [pc, #28]	; (402b44 <_isatty_r+0x20>)
  402b28:	2300      	movs	r3, #0
  402b2a:	4605      	mov	r5, r0
  402b2c:	4608      	mov	r0, r1
  402b2e:	6023      	str	r3, [r4, #0]
  402b30:	f7fe f83a 	bl	400ba8 <_isatty>
  402b34:	1c43      	adds	r3, r0, #1
  402b36:	d000      	beq.n	402b3a <_isatty_r+0x16>
  402b38:	bd38      	pop	{r3, r4, r5, pc}
  402b3a:	6823      	ldr	r3, [r4, #0]
  402b3c:	2b00      	cmp	r3, #0
  402b3e:	d0fb      	beq.n	402b38 <_isatty_r+0x14>
  402b40:	602b      	str	r3, [r5, #0]
  402b42:	bd38      	pop	{r3, r4, r5, pc}
  402b44:	2040094c 	.word	0x2040094c

00402b48 <_lseek_r>:
  402b48:	b570      	push	{r4, r5, r6, lr}
  402b4a:	460d      	mov	r5, r1
  402b4c:	4c08      	ldr	r4, [pc, #32]	; (402b70 <_lseek_r+0x28>)
  402b4e:	4611      	mov	r1, r2
  402b50:	4606      	mov	r6, r0
  402b52:	461a      	mov	r2, r3
  402b54:	4628      	mov	r0, r5
  402b56:	2300      	movs	r3, #0
  402b58:	6023      	str	r3, [r4, #0]
  402b5a:	f7fe f827 	bl	400bac <_lseek>
  402b5e:	1c43      	adds	r3, r0, #1
  402b60:	d000      	beq.n	402b64 <_lseek_r+0x1c>
  402b62:	bd70      	pop	{r4, r5, r6, pc}
  402b64:	6823      	ldr	r3, [r4, #0]
  402b66:	2b00      	cmp	r3, #0
  402b68:	d0fb      	beq.n	402b62 <_lseek_r+0x1a>
  402b6a:	6033      	str	r3, [r6, #0]
  402b6c:	bd70      	pop	{r4, r5, r6, pc}
  402b6e:	bf00      	nop
  402b70:	2040094c 	.word	0x2040094c

00402b74 <_read_r>:
  402b74:	b570      	push	{r4, r5, r6, lr}
  402b76:	460d      	mov	r5, r1
  402b78:	4c08      	ldr	r4, [pc, #32]	; (402b9c <_read_r+0x28>)
  402b7a:	4611      	mov	r1, r2
  402b7c:	4606      	mov	r6, r0
  402b7e:	461a      	mov	r2, r3
  402b80:	4628      	mov	r0, r5
  402b82:	2300      	movs	r3, #0
  402b84:	6023      	str	r3, [r4, #0]
  402b86:	f7fd fb25 	bl	4001d4 <_read>
  402b8a:	1c43      	adds	r3, r0, #1
  402b8c:	d000      	beq.n	402b90 <_read_r+0x1c>
  402b8e:	bd70      	pop	{r4, r5, r6, pc}
  402b90:	6823      	ldr	r3, [r4, #0]
  402b92:	2b00      	cmp	r3, #0
  402b94:	d0fb      	beq.n	402b8e <_read_r+0x1a>
  402b96:	6033      	str	r3, [r6, #0]
  402b98:	bd70      	pop	{r4, r5, r6, pc}
  402b9a:	bf00      	nop
  402b9c:	2040094c 	.word	0x2040094c
  402ba0:	70532d2d 	.word	0x70532d2d
  402ba4:	526e2069 	.word	0x526e2069
  402ba8:	4c343246 	.word	0x4c343246
  402bac:	54203130 	.word	0x54203130
  402bb0:	20747365 	.word	0x20747365
  402bb4:	0a0d2d2d 	.word	0x0a0d2d2d
  402bb8:	53202d2d 	.word	0x53202d2d
  402bbc:	37454d41 	.word	0x37454d41
  402bc0:	50582d30 	.word	0x50582d30
  402bc4:	2d20444c 	.word	0x2d20444c
  402bc8:	2d0a0d2d 	.word	0x2d0a0d2d
  402bcc:	6f43202d 	.word	0x6f43202d
  402bd0:	6c69706d 	.word	0x6c69706d
  402bd4:	203a6465 	.word	0x203a6465
  402bd8:	206c754a 	.word	0x206c754a
  402bdc:	32203033 	.word	0x32203033
  402be0:	20303230 	.word	0x20303230
  402be4:	323a3030 	.word	0x323a3030
  402be8:	30353a37 	.word	0x30353a37
  402bec:	0d2d2d20 	.word	0x0d2d2d20
  402bf0:	00000000 	.word	0x00000000
  402bf4:	202d492d 	.word	0x202d492d
  402bf8:	74696e49 	.word	0x74696e49
  402bfc:	696c6169 	.word	0x696c6169
  402c00:	5320657a 	.word	0x5320657a
  402c04:	61204950 	.word	0x61204950
  402c08:	616d2073 	.word	0x616d2073
  402c0c:	72657473 	.word	0x72657473
  402c10:	0000000d 	.word	0x0000000d

00402c14 <_global_impure_ptr>:
  402c14:	20400010 0000000a                       ..@ ....

00402c1c <_init>:
  402c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c1e:	bf00      	nop
  402c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402c22:	bc08      	pop	{r3}
  402c24:	469e      	mov	lr, r3
  402c26:	4770      	bx	lr

00402c28 <__init_array_start>:
  402c28:	004012dd 	.word	0x004012dd

00402c2c <__frame_dummy_init_array_entry>:
  402c2c:	0040018d                                ..@.

00402c30 <_fini>:
  402c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c32:	bf00      	nop
  402c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402c36:	bc08      	pop	{r3}
  402c38:	469e      	mov	lr, r3
  402c3a:	4770      	bx	lr

00402c3c <__fini_array_start>:
  402c3c:	00400169 	.word	0x00400169
