   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_cfft_radix4_q15.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_cfft_radix4_q15,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_cfft_radix4_q15
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_cfft_radix4_q15:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c"
   1:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Title:        arm_cfft_radix4_q15.c
   4:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Description:  This file has function definition of Radix-4 FFT & IFFT function and
   5:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *               In-place bit reversal using bit reversal table
   6:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
   7:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Date:        27. January 2017
   8:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Revision:    V.1.5.1
   9:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  10:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Target Processor: Cortex-M cores
  11:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * -------------------------------------------------------------------- */
  12:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /*
  13:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  14:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  15:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  16:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  17:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * not use this file except in compliance with the License.
  19:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * You may obtain a copy of the License at
  20:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  21:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  23:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  24:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * See the License for the specific language governing permissions and
  27:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * limitations under the License.
  28:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  29:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  30:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  31:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  32:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  33:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
  34:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pSrc16,
  35:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t fftLen,
  36:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pCoef16,
  37:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t twidCoefModifier);
  38:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  39:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
  40:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pSrc16,
  41:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t fftLen,
  42:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pCoef16,
  43:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t twidCoefModifier);
  44:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  45:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_bitreversal_q15(
  46:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pSrc,
  47:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t fftLen,
  48:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint16_t bitRevFactor,
  49:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint16_t * pBitRevTab);
  50:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  51:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  52:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @ingroup groupTransforms
  53:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  54:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  55:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  56:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @addtogroup ComplexFFT
  57:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @{
  58:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  59:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  60:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  61:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  62:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @details
  63:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @brief Processing function for the Q15 CFFT/CIFFT.
  64:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @deprecated Do not use this function.  It has been superseded by \ref arm_cfft_q15 and will be r
  65:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      *S    points to an instance of the Q15 CFFT/CIFFT structure.
  66:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in, out] *pSrc points to the complex data buffer. Processing occurs in-place.
  67:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @return none.
  68:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  69:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * \par Input and output formats:
  70:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * \par
  71:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT proce
  72:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * Hence the output format is different for different FFT sizes.
  73:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * The input and output formats for different FFT sizes and number of bits to upscale are mentioned
  74:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * \par
  75:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * \image html CFFTQ15.gif "Input and Output Formats for Q15 CFFT"
  76:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * \image html CIFFTQ15.gif "Input and Output Formats for Q15 CIFFT"
  77:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  78:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  79:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_cfft_radix4_q15(
  80:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   const arm_cfft_radix4_instance_q15 * S,
  81:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pSrc)
  82:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** {
  28              	 .loc 1 82 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32 0000 80B5     	 push {r7,lr}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 8
  35              	 .cfi_offset 7,-8
  36              	 .cfi_offset 14,-4
  37 0002 82B0     	 sub sp,sp,#8
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 16
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 7860     	 str r0,[r7,#4]
  44 0008 3960     	 str r1,[r7]
  83:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1u)
  45              	 .loc 1 83 0
  46 000a 7B68     	 ldr r3,[r7,#4]
  47 000c 9B78     	 ldrb r3,[r3,#2]
  48 000e 012B     	 cmp r3,#1
  49 0010 0AD1     	 bne .L2
  84:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  85:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex IFFT radix-4  */
  86:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_inverse_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  50              	 .loc 1 86 0
  51 0012 7B68     	 ldr r3,[r7,#4]
  52 0014 1B88     	 ldrh r3,[r3]
  53 0016 1946     	 mov r1,r3
  54 0018 7B68     	 ldr r3,[r7,#4]
  55 001a 5A68     	 ldr r2,[r3,#4]
  56 001c 7B68     	 ldr r3,[r7,#4]
  57 001e 9B89     	 ldrh r3,[r3,#12]
  58 0020 3868     	 ldr r0,[r7]
  59 0022 FFF7FEFF 	 bl arm_radix4_butterfly_inverse_q15
  60 0026 09E0     	 b .L3
  61              	.L2:
  87:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  88:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   else
  89:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  90:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex FFT radix-4  */
  91:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  62              	 .loc 1 91 0
  63 0028 7B68     	 ldr r3,[r7,#4]
  64 002a 1B88     	 ldrh r3,[r3]
  65 002c 1946     	 mov r1,r3
  66 002e 7B68     	 ldr r3,[r7,#4]
  67 0030 5A68     	 ldr r2,[r3,#4]
  68 0032 7B68     	 ldr r3,[r7,#4]
  69 0034 9B89     	 ldrh r3,[r3,#12]
  70 0036 3868     	 ldr r0,[r7]
  71 0038 FFF7FEFF 	 bl arm_radix4_butterfly_q15
  72              	.L3:
  92:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  93:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
  94:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->bitReverseFlag == 1u)
  73              	 .loc 1 94 0
  74 003c 7B68     	 ldr r3,[r7,#4]
  75 003e DB78     	 ldrb r3,[r3,#3]
  76 0040 012B     	 cmp r3,#1
  77 0042 09D1     	 bne .L1
  95:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  96:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Bit Reversal */
  97:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  78              	 .loc 1 97 0
  79 0044 7B68     	 ldr r3,[r7,#4]
  80 0046 1B88     	 ldrh r3,[r3]
  81 0048 1946     	 mov r1,r3
  82 004a 7B68     	 ldr r3,[r7,#4]
  83 004c DA89     	 ldrh r2,[r3,#14]
  84 004e 7B68     	 ldr r3,[r7,#4]
  85 0050 9B68     	 ldr r3,[r3,#8]
  86 0052 3868     	 ldr r0,[r7]
  87 0054 FFF7FEFF 	 bl arm_bitreversal_q15
  88              	.L1:
  98:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  99:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** }
  89              	 .loc 1 100 0
  90 0058 0837     	 adds r7,r7,#8
  91              	.LCFI3:
  92              	 .cfi_def_cfa_offset 8
  93 005a BD46     	 mov sp,r7
  94              	.LCFI4:
  95              	 .cfi_def_cfa_register 13
  96              	 
  97 005c 80BD     	 pop {r7,pc}
  98              	 .cfi_endproc
  99              	.LFE135:
 101 005e 00BF     	 .section .text.arm_radix4_butterfly_q15,"ax",%progbits
 102              	 .align 2
 103              	 .global arm_radix4_butterfly_q15
 104              	 .thumb
 105              	 .thumb_func
 107              	arm_radix4_butterfly_q15:
 108              	.LFB136:
 101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @} end of ComplexFFT group
 104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Radix-4 FFT algorithm used is :
 108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
 109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Input real and imaginary data:
 110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n) = xa + j * ya
 111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n+N/4 ) = xb + j * yb
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n+N/2 ) = xc + j * yc
 113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n+3N 4) = xd + j * yd
 114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
 115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
 116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Output real and imaginary data:
 117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r) = xa'+ j * ya'
 118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r+1) = xb'+ j * yb'
 119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r+2) = xc'+ j * yc'
 120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r+3) = xd'+ j * yd'
 121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
 122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
 123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Twiddle factors for radix-4 FFT:
 124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Wn = co1 + j * (- si1)
 125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * W2n = co2 + j * (- si2)
 126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * W3n = co3 + j * (- si3)
 127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * The real and imaginary output values for the radix-4 butterfly are
 129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xa' = xa + xb + xc + xd
 130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * ya' = ya + yb + yc + yd
 131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
 132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
 133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
 134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
 135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
 136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
 137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
 138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** */
 139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @brief  Core function for the Q15 CFFT butterfly process.
 142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in, out] *pSrc16          points to the in-place buffer of Q15 data type.
 143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      fftLen           length of the FFT.
 144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      *pCoef16         points to twiddle coefficient buffer.
 145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs 
 146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @return none.
 147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 149:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
 150:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pSrc16,
 151:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t fftLen,
 152:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pCoef16,
 153:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t twidCoefModifier)
 154:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** {
 109              	 .loc 1 154 0
 110              	 .cfi_startproc
 111              	 
 112              	 
 113              	 
 114 0000 90B4     	 push {r4,r7}
 115              	.LCFI5:
 116              	 .cfi_def_cfa_offset 8
 117              	 .cfi_offset 4,-8
 118              	 .cfi_offset 7,-4
 119 0002 ADF5327D 	 sub sp,sp,#712
 120              	.LCFI6:
 121              	 .cfi_def_cfa_offset 720
 122 0006 00AF     	 add r7,sp,#0
 123              	.LCFI7:
 124              	 .cfi_def_cfa_register 7
 125 0008 07F10C04 	 add r4,r7,#12
 126 000c 2060     	 str r0,[r4]
 127 000e 07F10800 	 add r0,r7,#8
 128 0012 0160     	 str r1,[r0]
 129 0014 391D     	 adds r1,r7,#4
 130 0016 0A60     	 str r2,[r1]
 131 0018 3A46     	 mov r2,r7
 132 001a 1360     	 str r3,[r2]
 155:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 156:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
 157:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 158:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
 159:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 160:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q31_t R, S, T, U;
 161:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q31_t C1, C2, C3, out1, out2;
 162:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t n1, n2, ic, i0, j, k;
 163:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 164:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *ptr1;
 165:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi0;
 166:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi1;
 167:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi2;
 168:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi3;
 169:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 170:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q31_t xaya, xbyb, xcyc, xdyd;
 171:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 172:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 173:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 174:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 175:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 176:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 177:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 133              	 .loc 1 177 0
 134 001c 07F10803 	 add r3,r7,#8
 135 0020 1B68     	 ldr r3,[r3]
 136 0022 C7F8C432 	 str r3,[r7,#708]
 178:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 137              	 .loc 1 178 0
 138 0026 D7F8C432 	 ldr r3,[r7,#708]
 139 002a C7F8A032 	 str r3,[r7,#672]
 179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 180:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 181:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2u;
 140              	 .loc 1 181 0
 141 002e D7F8C432 	 ldr r3,[r7,#708]
 142 0032 9B08     	 lsrs r3,r3,#2
 143 0034 C7F8C432 	 str r3,[r7,#708]
 182:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 183:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 184:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0u;
 144              	 .loc 1 184 0
 145 0038 0023     	 movs r3,#0
 146 003a C7F8C032 	 str r3,[r7,#704]
 185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 186:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 147              	 .loc 1 187 0
 148 003e D7F8C432 	 ldr r3,[r7,#708]
 149 0042 C7F8B832 	 str r3,[r7,#696]
 188:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 189:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 150              	 .loc 1 189 0
 151 0046 07F10C03 	 add r3,r7,#12
 152 004a 1B68     	 ldr r3,[r3]
 153 004c C7F8B032 	 str r3,[r7,#688]
 190:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 154              	 .loc 1 190 0
 155 0050 D7F8C432 	 ldr r3,[r7,#708]
 156 0054 9B00     	 lsls r3,r3,#2
 157 0056 D7F8B022 	 ldr r2,[r7,#688]
 158 005a 1344     	 add r3,r3,r2
 159 005c C7F8AC32 	 str r3,[r7,#684]
 191:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 160              	 .loc 1 191 0
 161 0060 D7F8C432 	 ldr r3,[r7,#708]
 162 0064 9B00     	 lsls r3,r3,#2
 163 0066 D7F8AC22 	 ldr r2,[r7,#684]
 164 006a 1344     	 add r3,r3,r2
 165 006c C7F8A832 	 str r3,[r7,#680]
 192:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 166              	 .loc 1 192 0
 167 0070 D7F8C432 	 ldr r3,[r7,#708]
 168 0074 9B00     	 lsls r3,r3,#2
 169 0076 D7F8A822 	 ldr r2,[r7,#680]
 170 007a 1344     	 add r3,r3,r2
 171 007c C7F8A432 	 str r3,[r7,#676]
 172              	.L32:
 193:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 195:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 196:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 197:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 198:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 199:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 200:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 202:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 203:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = _SIMD32_OFFSET(pSi0);
 173              	 .loc 1 203 0 discriminator 1
 174 0080 D7F8B032 	 ldr r3,[r7,#688]
 175 0084 1B68     	 ldr r3,[r3]
 176 0086 C7F89C32 	 str r3,[r7,#668]
 204:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); // this is just a SIMD arithmetic shift right by 1
 177              	 .loc 1 204 0 discriminator 1
 178 008a D7F89C32 	 ldr r3,[r7,#668]
 179 008e C7F86832 	 str r3,[r7,#616]
 180 0092 0023     	 movs r3,#0
 181 0094 C7F86432 	 str r3,[r7,#612]
 182              	.LBB202:
 183              	.LBB203:
 184              	 .file 2 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 185              	 .loc 2 1470 0 discriminator 1
 186 0098 D7F86832 	 ldr r3,[r7,#616]
 187 009c D7F86422 	 ldr r2,[r7,#612]
 188              	
 189 00a0 93FA22F3 	 shadd16 r3,r3,r2
 190              	
 191              	 .thumb
 192 00a4 C7F86032 	 str r3,[r7,#608]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193              	 .loc 2 1471 0 discriminator 1
 194 00a8 D7F86032 	 ldr r3,[r7,#608]
 195              	.LBE203:
 196              	.LBE202:
 197              	 .loc 1 204 0 discriminator 1
 198 00ac C7F89C32 	 str r3,[r7,#668]
 205:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); // it turns out doing this twice is 2 cycles, the alternative takes 3 cycl
 199              	 .loc 1 205 0 discriminator 1
 200 00b0 D7F89C32 	 ldr r3,[r7,#668]
 201 00b4 C7F85C32 	 str r3,[r7,#604]
 202 00b8 0023     	 movs r3,#0
 203 00ba C7F85832 	 str r3,[r7,#600]
 204              	.LBB204:
 205              	.LBB205:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 206              	 .loc 2 1470 0 discriminator 1
 207 00be D7F85C32 	 ldr r3,[r7,#604]
 208 00c2 D7F85822 	 ldr r2,[r7,#600]
 209              	
 210 00c6 93FA22F3 	 shadd16 r3,r3,r2
 211              	
 212              	 .thumb
 213 00ca C7F85432 	 str r3,[r7,#596]
 214              	 .loc 2 1471 0 discriminator 1
 215 00ce D7F85432 	 ldr r3,[r7,#596]
 216              	.LBE205:
 217              	.LBE204:
 218              	 .loc 1 205 0 discriminator 1
 219 00d2 C7F89C32 	 str r3,[r7,#668]
 206:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     //in = ((int16_t) (T & 0xFFFF)) >> 2;       // alternative code that takes 3 cycles
 207:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     //T = ((T >> 2) & 0xFFFF0000) | (in & 0xFFFF);
 208:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 209:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 210:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = _SIMD32_OFFSET(pSi2);
 220              	 .loc 1 210 0 discriminator 1
 221 00d6 D7F8A832 	 ldr r3,[r7,#680]
 222 00da 1B68     	 ldr r3,[r3]
 223 00dc C7F89832 	 str r3,[r7,#664]
 211:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 224              	 .loc 1 211 0 discriminator 1
 225 00e0 D7F89832 	 ldr r3,[r7,#664]
 226 00e4 C7F85032 	 str r3,[r7,#592]
 227 00e8 0023     	 movs r3,#0
 228 00ea C7F84C32 	 str r3,[r7,#588]
 229              	.LBB206:
 230              	.LBB207:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 231              	 .loc 2 1470 0 discriminator 1
 232 00ee D7F85032 	 ldr r3,[r7,#592]
 233 00f2 D7F84C22 	 ldr r2,[r7,#588]
 234              	
 235 00f6 93FA22F3 	 shadd16 r3,r3,r2
 236              	
 237              	 .thumb
 238 00fa C7F84832 	 str r3,[r7,#584]
 239              	 .loc 2 1471 0 discriminator 1
 240 00fe D7F84832 	 ldr r3,[r7,#584]
 241              	.LBE207:
 242              	.LBE206:
 243              	 .loc 1 211 0 discriminator 1
 244 0102 C7F89832 	 str r3,[r7,#664]
 212:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 245              	 .loc 1 212 0 discriminator 1
 246 0106 D7F89832 	 ldr r3,[r7,#664]
 247 010a C7F84432 	 str r3,[r7,#580]
 248 010e 0023     	 movs r3,#0
 249 0110 C7F84032 	 str r3,[r7,#576]
 250              	.LBB208:
 251              	.LBB209:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 252              	 .loc 2 1470 0 discriminator 1
 253 0114 D7F84432 	 ldr r3,[r7,#580]
 254 0118 D7F84022 	 ldr r2,[r7,#576]
 255              	
 256 011c 93FA22F3 	 shadd16 r3,r3,r2
 257              	
 258              	 .thumb
 259 0120 C7F83C32 	 str r3,[r7,#572]
 260              	 .loc 2 1471 0 discriminator 1
 261 0124 D7F83C32 	 ldr r3,[r7,#572]
 262              	.LBE209:
 263              	.LBE208:
 264              	 .loc 1 212 0 discriminator 1
 265 0128 C7F89832 	 str r3,[r7,#664]
 213:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 214:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
 215:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 266              	 .loc 1 215 0 discriminator 1
 267 012c D7F89C22 	 ldr r2,[r7,#668]
 268 0130 D7F89832 	 ldr r3,[r7,#664]
 269 0134 C7F83822 	 str r2,[r7,#568]
 270 0138 C7F83432 	 str r3,[r7,#564]
 271              	.LBB210:
 272              	.LBB211:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 273              	 .loc 2 1462 0 discriminator 1
 274 013c D7F83832 	 ldr r3,[r7,#568]
 275 0140 D7F83422 	 ldr r2,[r7,#564]
 276              	
 277 0144 93FA12F3 	 qadd16 r3,r3,r2
 278              	
 279              	 .thumb
 280 0148 C7F83032 	 str r3,[r7,#560]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 281              	 .loc 2 1463 0 discriminator 1
 282 014c D7F83032 	 ldr r3,[r7,#560]
 283              	.LBE211:
 284              	.LBE210:
 285              	 .loc 1 215 0 discriminator 1
 286 0150 C7F89432 	 str r3,[r7,#660]
 216:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 217:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
 218:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 287              	 .loc 1 218 0 discriminator 1
 288 0154 D7F89C22 	 ldr r2,[r7,#668]
 289 0158 D7F89832 	 ldr r3,[r7,#664]
 290 015c C7F82C22 	 str r2,[r7,#556]
 291 0160 C7F82832 	 str r3,[r7,#552]
 292              	.LBB212:
 293              	.LBB213:
1472:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 294              	 .loc 2 1510 0 discriminator 1
 295 0164 D7F82C32 	 ldr r3,[r7,#556]
 296 0168 D7F82822 	 ldr r2,[r7,#552]
 297              	
 298 016c D3FA12F3 	 qsub16 r3,r3,r2
 299              	
 300              	 .thumb
 301 0170 C7F82432 	 str r3,[r7,#548]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 302              	 .loc 2 1511 0 discriminator 1
 303 0174 D7F82432 	 ldr r3,[r7,#548]
 304              	.LBE213:
 305              	.LBE212:
 306              	 .loc 1 218 0 discriminator 1
 307 0178 C7F89832 	 str r3,[r7,#664]
 219:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 220:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 221:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 222:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = _SIMD32_OFFSET(pSi1);
 308              	 .loc 1 222 0 discriminator 1
 309 017c D7F8AC32 	 ldr r3,[r7,#684]
 310 0180 1B68     	 ldr r3,[r3]
 311 0182 C7F89C32 	 str r3,[r7,#668]
 223:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 312              	 .loc 1 223 0 discriminator 1
 313 0186 D7F89C32 	 ldr r3,[r7,#668]
 314 018a C7F82032 	 str r3,[r7,#544]
 315 018e 0023     	 movs r3,#0
 316 0190 C7F81C32 	 str r3,[r7,#540]
 317              	.LBB214:
 318              	.LBB215:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 319              	 .loc 2 1470 0 discriminator 1
 320 0194 D7F82032 	 ldr r3,[r7,#544]
 321 0198 D7F81C22 	 ldr r2,[r7,#540]
 322              	
 323 019c 93FA22F3 	 shadd16 r3,r3,r2
 324              	
 325              	 .thumb
 326 01a0 C7F81832 	 str r3,[r7,#536]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 327              	 .loc 2 1471 0 discriminator 1
 328 01a4 D7F81832 	 ldr r3,[r7,#536]
 329              	.LBE215:
 330              	.LBE214:
 331              	 .loc 1 223 0 discriminator 1
 332 01a8 C7F89C32 	 str r3,[r7,#668]
 224:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 333              	 .loc 1 224 0 discriminator 1
 334 01ac D7F89C32 	 ldr r3,[r7,#668]
 335 01b0 C7F81432 	 str r3,[r7,#532]
 336 01b4 0023     	 movs r3,#0
 337 01b6 C7F81032 	 str r3,[r7,#528]
 338              	.LBB216:
 339              	.LBB217:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 340              	 .loc 2 1470 0 discriminator 1
 341 01ba D7F81432 	 ldr r3,[r7,#532]
 342 01be D7F81022 	 ldr r2,[r7,#528]
 343              	
 344 01c2 93FA22F3 	 shadd16 r3,r3,r2
 345              	
 346              	 .thumb
 347 01c6 C7F80C32 	 str r3,[r7,#524]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348              	 .loc 2 1471 0 discriminator 1
 349 01ca D7F80C32 	 ldr r3,[r7,#524]
 350              	.LBE217:
 351              	.LBE216:
 352              	 .loc 1 224 0 discriminator 1
 353 01ce C7F89C32 	 str r3,[r7,#668]
 225:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 226:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 227:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = _SIMD32_OFFSET(pSi3);
 354              	 .loc 1 227 0 discriminator 1
 355 01d2 D7F8A432 	 ldr r3,[r7,#676]
 356 01d6 1B68     	 ldr r3,[r3]
 357 01d8 C7F89032 	 str r3,[r7,#656]
 228:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 358              	 .loc 1 228 0 discriminator 1
 359 01dc D7F89032 	 ldr r3,[r7,#656]
 360 01e0 C7F80832 	 str r3,[r7,#520]
 361 01e4 0023     	 movs r3,#0
 362 01e6 C7F80432 	 str r3,[r7,#516]
 363              	.LBB218:
 364              	.LBB219:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 365              	 .loc 2 1470 0 discriminator 1
 366 01ea D7F80832 	 ldr r3,[r7,#520]
 367 01ee D7F80422 	 ldr r2,[r7,#516]
 368              	
 369 01f2 93FA22F3 	 shadd16 r3,r3,r2
 370              	
 371              	 .thumb
 372 01f6 C7F80032 	 str r3,[r7,#512]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 373              	 .loc 2 1471 0 discriminator 1
 374 01fa D7F80032 	 ldr r3,[r7,#512]
 375              	.LBE219:
 376              	.LBE218:
 377              	 .loc 1 228 0 discriminator 1
 378 01fe C7F89032 	 str r3,[r7,#656]
 229:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 379              	 .loc 1 229 0 discriminator 1
 380 0202 D7F89032 	 ldr r3,[r7,#656]
 381 0206 C7F8FC31 	 str r3,[r7,#508]
 382 020a 0023     	 movs r3,#0
 383 020c C7F8F831 	 str r3,[r7,#504]
 384              	.LBB220:
 385              	.LBB221:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 386              	 .loc 2 1470 0 discriminator 1
 387 0210 D7F8FC31 	 ldr r3,[r7,#508]
 388 0214 D7F8F821 	 ldr r2,[r7,#504]
 389              	
 390 0218 93FA22F3 	 shadd16 r3,r3,r2
 391              	
 392              	 .thumb
 393 021c C7F8F431 	 str r3,[r7,#500]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 394              	 .loc 2 1471 0 discriminator 1
 395 0220 D7F8F431 	 ldr r3,[r7,#500]
 396              	.LBE221:
 397              	.LBE220:
 398              	 .loc 1 229 0 discriminator 1
 399 0224 C7F89032 	 str r3,[r7,#656]
 230:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 231:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
 232:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 400              	 .loc 1 232 0 discriminator 1
 401 0228 D7F89C22 	 ldr r2,[r7,#668]
 402 022c D7F89032 	 ldr r3,[r7,#656]
 403 0230 C7F8F021 	 str r2,[r7,#496]
 404 0234 C7F8EC31 	 str r3,[r7,#492]
 405              	.LBB222:
 406              	.LBB223:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 407              	 .loc 2 1462 0 discriminator 1
 408 0238 D7F8F031 	 ldr r3,[r7,#496]
 409 023c D7F8EC21 	 ldr r2,[r7,#492]
 410              	
 411 0240 93FA12F3 	 qadd16 r3,r3,r2
 412              	
 413              	 .thumb
 414 0244 C7F8E831 	 str r3,[r7,#488]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 415              	 .loc 2 1463 0 discriminator 1
 416 0248 D7F8E831 	 ldr r3,[r7,#488]
 417              	.LBE223:
 418              	.LBE222:
 419              	 .loc 1 232 0 discriminator 1
 420 024c C7F89C32 	 str r3,[r7,#668]
 233:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 234:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 235:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 237:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi0) = __SHADD16(R, T);
 421              	 .loc 1 237 0 discriminator 1
 422 0250 D7F89422 	 ldr r2,[r7,#660]
 423 0254 D7F89C32 	 ldr r3,[r7,#668]
 424 0258 C7F8E421 	 str r2,[r7,#484]
 425 025c C7F8E031 	 str r3,[r7,#480]
 426              	.LBB224:
 427              	.LBB225:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 428              	 .loc 2 1470 0 discriminator 1
 429 0260 D7F8E431 	 ldr r3,[r7,#484]
 430 0264 D7F8E021 	 ldr r2,[r7,#480]
 431              	
 432 0268 93FA22F3 	 shadd16 r3,r3,r2
 433              	
 434              	 .thumb
 435 026c C7F8DC31 	 str r3,[r7,#476]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 436              	 .loc 2 1471 0 discriminator 1
 437 0270 D7F8DC31 	 ldr r3,[r7,#476]
 438              	.LBE225:
 439              	.LBE224:
 440              	 .loc 1 237 0 discriminator 1
 441 0274 1A46     	 mov r2,r3
 442 0276 D7F8B032 	 ldr r3,[r7,#688]
 443 027a 1A60     	 str r2,[r3]
 238:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi0 += 2;
 444              	 .loc 1 238 0 discriminator 1
 445 027c D7F8B032 	 ldr r3,[r7,#688]
 446 0280 0433     	 adds r3,r3,#4
 447 0282 C7F8B032 	 str r3,[r7,#688]
 239:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 240:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
 241:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 448              	 .loc 1 241 0 discriminator 1
 449 0286 D7F89422 	 ldr r2,[r7,#660]
 450 028a D7F89C32 	 ldr r3,[r7,#668]
 451 028e C7F8D821 	 str r2,[r7,#472]
 452 0292 C7F8D431 	 str r3,[r7,#468]
 453              	.LBB226:
 454              	.LBB227:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455              	 .loc 2 1510 0 discriminator 1
 456 0296 D7F8D831 	 ldr r3,[r7,#472]
 457 029a D7F8D421 	 ldr r2,[r7,#468]
 458              	
 459 029e D3FA12F3 	 qsub16 r3,r3,r2
 460              	
 461              	 .thumb
 462 02a2 C7F8D031 	 str r3,[r7,#464]
 463              	 .loc 2 1511 0 discriminator 1
 464 02a6 D7F8D031 	 ldr r3,[r7,#464]
 465              	.LBE227:
 466              	.LBE226:
 467              	 .loc 1 241 0 discriminator 1
 468 02aa C7F89432 	 str r3,[r7,#660]
 242:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 243:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
 244:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = _SIMD32_OFFSET(pCoef16 + (4u * ic));
 469              	 .loc 1 244 0 discriminator 1
 470 02ae D7F8C032 	 ldr r3,[r7,#704]
 471 02b2 DB00     	 lsls r3,r3,#3
 472 02b4 3A1D     	 adds r2,r7,#4
 473 02b6 1268     	 ldr r2,[r2]
 474 02b8 1344     	 add r3,r3,r2
 475 02ba 1B68     	 ldr r3,[r3]
 476 02bc C7F88C32 	 str r3,[r7,#652]
 245:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 246:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 247:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 248:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 249:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C2, R) >> 16u;
 477              	 .loc 1 249 0 discriminator 1
 478 02c0 D7F88C32 	 ldr r3,[r7,#652]
 479 02c4 D7F89422 	 ldr r2,[r7,#660]
 480 02c8 C7F8CC31 	 str r3,[r7,#460]
 481 02cc 07F5E473 	 add r3,r7,#456
 482 02d0 1A60     	 str r2,[r3]
 483              	.LBB228:
 484              	.LBB229:
1512:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 485              	 .loc 2 1708 0 discriminator 1
 486 02d2 D7F8CC31 	 ldr r3,[r7,#460]
 487 02d6 07F5E472 	 add r2,r7,#456
 488 02da 1268     	 ldr r2,[r2]
 489              	
 490 02dc 23FB02F2 	 smuad r2,r3,r2
 491              	
 492              	 .thumb
 493 02e0 07F5E273 	 add r3,r7,#452
 494 02e4 1A60     	 str r2,[r3]
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 495              	 .loc 2 1709 0 discriminator 1
 496 02e6 07F5E273 	 add r3,r7,#452
 497 02ea 1B68     	 ldr r3,[r3]
 498              	.LBE229:
 499              	.LBE228:
 500              	 .loc 1 249 0 discriminator 1
 501 02ec 1B0C     	 lsrs r3,r3,#16
 502 02ee C7F88832 	 str r3,[r7,#648]
 250:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 251:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C2, R);
 503              	 .loc 1 251 0 discriminator 1
 504 02f2 D7F88C12 	 ldr r1,[r7,#652]
 505 02f6 D7F89422 	 ldr r2,[r7,#660]
 506 02fa 07F5E073 	 add r3,r7,#448
 507 02fe 1960     	 str r1,[r3]
 508 0300 07F5DE73 	 add r3,r7,#444
 509 0304 1A60     	 str r2,[r3]
 510              	.LBB230:
 511              	.LBB231:
1710:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1725:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1726:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1727:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1728:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint3
1729:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1730:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1731:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1732:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1733:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1734:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1735:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1736:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint6
1737:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1738:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1739:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1740:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1741:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1742:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
1743:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1744:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1745:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1746:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1747:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1748:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1749:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1750:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
1751:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1752:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1753:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint
1754:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1755:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1756:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1757:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1758:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1759:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
1760:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1761:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1762:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
1763:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1764:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1765:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1766:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1767:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
1768:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1769:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1770:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
1771:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1772:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1773:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1776:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1777:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1778:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
1779:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1780:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1781:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 512              	 .loc 2 1782 0 discriminator 1
 513 0306 07F5E073 	 add r3,r7,#448
 514 030a 1B68     	 ldr r3,[r3]
 515 030c 07F5DE72 	 add r2,r7,#444
 516 0310 1268     	 ldr r2,[r2]
 517              	
 518 0312 43FB12F2 	 smusdx r2,r3,r2
 519              	
 520              	 .thumb
 521 0316 07F5DC73 	 add r3,r7,#440
 522 031a 1A60     	 str r2,[r3]
1783:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 523              	 .loc 2 1783 0 discriminator 1
 524 031c 07F5DC73 	 add r3,r7,#440
 525 0320 1B68     	 ldr r3,[r3]
 526              	.LBE231:
 527              	.LBE230:
 528              	 .loc 1 251 0 discriminator 1
 529 0322 C7F88432 	 str r3,[r7,#644]
 252:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 253:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 254:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 255:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 256:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C2) >> 16u;
 257:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 258:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C2, R);
 259:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 260:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 261:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 262:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 263:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
 264:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = _SIMD32_OFFSET(pSi1);
 530              	 .loc 1 264 0 discriminator 1
 531 0326 D7F8AC32 	 ldr r3,[r7,#684]
 532 032a 1B68     	 ldr r3,[r3]
 533 032c C7F89C32 	 str r3,[r7,#668]
 265:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 534              	 .loc 1 265 0 discriminator 1
 535 0330 D7F89C22 	 ldr r2,[r7,#668]
 536 0334 07F5DA73 	 add r3,r7,#436
 537 0338 1A60     	 str r2,[r3]
 538 033a 07F5D873 	 add r3,r7,#432
 539 033e 0022     	 movs r2,#0
 540 0340 1A60     	 str r2,[r3]
 541              	.LBB232:
 542              	.LBB233:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 543              	 .loc 2 1470 0 discriminator 1
 544 0342 07F5DA73 	 add r3,r7,#436
 545 0346 1B68     	 ldr r3,[r3]
 546 0348 07F5D872 	 add r2,r7,#432
 547 034c 1268     	 ldr r2,[r2]
 548              	
 549 034e 93FA22F2 	 shadd16 r2,r3,r2
 550              	
 551              	 .thumb
 552 0352 07F5D673 	 add r3,r7,#428
 553 0356 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 554              	 .loc 2 1471 0 discriminator 1
 555 0358 07F5D673 	 add r3,r7,#428
 556 035c 1B68     	 ldr r3,[r3]
 557              	.LBE233:
 558              	.LBE232:
 559              	 .loc 1 265 0 discriminator 1
 560 035e C7F89C32 	 str r3,[r7,#668]
 266:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 561              	 .loc 1 266 0 discriminator 1
 562 0362 D7F89C22 	 ldr r2,[r7,#668]
 563 0366 07F5D473 	 add r3,r7,#424
 564 036a 1A60     	 str r2,[r3]
 565 036c 07F5D273 	 add r3,r7,#420
 566 0370 0022     	 movs r2,#0
 567 0372 1A60     	 str r2,[r3]
 568              	.LBB234:
 569              	.LBB235:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 570              	 .loc 2 1470 0 discriminator 1
 571 0374 07F5D473 	 add r3,r7,#424
 572 0378 1B68     	 ldr r3,[r3]
 573 037a 07F5D272 	 add r2,r7,#420
 574 037e 1268     	 ldr r2,[r2]
 575              	
 576 0380 93FA22F2 	 shadd16 r2,r3,r2
 577              	
 578              	 .thumb
 579 0384 07F5D073 	 add r3,r7,#416
 580 0388 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 581              	 .loc 2 1471 0 discriminator 1
 582 038a 07F5D073 	 add r3,r7,#416
 583 038e 1B68     	 ldr r3,[r3]
 584              	.LBE235:
 585              	.LBE234:
 586              	 .loc 1 266 0 discriminator 1
 587 0390 C7F89C32 	 str r3,[r7,#668]
 267:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 268:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 269:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 270:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi1) =
 271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 588              	 .loc 1 271 0 discriminator 1
 589 0394 D7F88432 	 ldr r3,[r7,#644]
 590 0398 1B0C     	 lsrs r3,r3,#16
 591 039a 1B04     	 lsls r3,r3,#16
 592 039c D7F88822 	 ldr r2,[r7,#648]
 593 03a0 92B2     	 uxth r2,r2
 594 03a2 1A43     	 orrs r2,r2,r3
 270:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 595              	 .loc 1 270 0 discriminator 1
 596 03a4 D7F8AC32 	 ldr r3,[r7,#684]
 597 03a8 1A60     	 str r2,[r3]
 272:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi1 += 2;
 598              	 .loc 1 272 0 discriminator 1
 599 03aa D7F8AC32 	 ldr r3,[r7,#684]
 600 03ae 0433     	 adds r3,r3,#4
 601 03b0 C7F8AC32 	 str r3,[r7,#684]
 273:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 274:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 275:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
 276:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = _SIMD32_OFFSET(pSi3);
 602              	 .loc 1 276 0 discriminator 1
 603 03b4 D7F8A432 	 ldr r3,[r7,#676]
 604 03b8 1B68     	 ldr r3,[r3]
 605 03ba C7F89032 	 str r3,[r7,#656]
 277:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 606              	 .loc 1 277 0 discriminator 1
 607 03be D7F89022 	 ldr r2,[r7,#656]
 608 03c2 07F5CE73 	 add r3,r7,#412
 609 03c6 1A60     	 str r2,[r3]
 610 03c8 07F5CC73 	 add r3,r7,#408
 611 03cc 0022     	 movs r2,#0
 612 03ce 1A60     	 str r2,[r3]
 613              	.LBB236:
 614              	.LBB237:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615              	 .loc 2 1470 0 discriminator 1
 616 03d0 07F5CE73 	 add r3,r7,#412
 617 03d4 1B68     	 ldr r3,[r3]
 618 03d6 07F5CC72 	 add r2,r7,#408
 619 03da 1268     	 ldr r2,[r2]
 620              	
 621 03dc 93FA22F2 	 shadd16 r2,r3,r2
 622              	
 623              	 .thumb
 624 03e0 07F5CA73 	 add r3,r7,#404
 625 03e4 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 626              	 .loc 2 1471 0 discriminator 1
 627 03e6 07F5CA73 	 add r3,r7,#404
 628 03ea 1B68     	 ldr r3,[r3]
 629              	.LBE237:
 630              	.LBE236:
 631              	 .loc 1 277 0 discriminator 1
 632 03ec C7F89032 	 str r3,[r7,#656]
 278:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 633              	 .loc 1 278 0 discriminator 1
 634 03f0 D7F89022 	 ldr r2,[r7,#656]
 635 03f4 07F5C873 	 add r3,r7,#400
 636 03f8 1A60     	 str r2,[r3]
 637 03fa 07F5C673 	 add r3,r7,#396
 638 03fe 0022     	 movs r2,#0
 639 0400 1A60     	 str r2,[r3]
 640              	.LBB238:
 641              	.LBB239:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642              	 .loc 2 1470 0 discriminator 1
 643 0402 07F5C873 	 add r3,r7,#400
 644 0406 1B68     	 ldr r3,[r3]
 645 0408 07F5C672 	 add r2,r7,#396
 646 040c 1268     	 ldr r2,[r2]
 647              	
 648 040e 93FA22F2 	 shadd16 r2,r3,r2
 649              	
 650              	 .thumb
 651 0412 07F5C473 	 add r3,r7,#392
 652 0416 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 653              	 .loc 2 1471 0 discriminator 1
 654 0418 07F5C473 	 add r3,r7,#392
 655 041c 1B68     	 ldr r3,[r3]
 656              	.LBE239:
 657              	.LBE238:
 658              	 .loc 1 278 0 discriminator 1
 659 041e C7F89032 	 str r3,[r7,#656]
 279:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
 281:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 660              	 .loc 1 281 0 discriminator 1
 661 0422 D7F89C12 	 ldr r1,[r7,#668]
 662 0426 D7F89022 	 ldr r2,[r7,#656]
 663 042a 07F5C273 	 add r3,r7,#388
 664 042e 1960     	 str r1,[r3]
 665 0430 07F5C073 	 add r3,r7,#384
 666 0434 1A60     	 str r2,[r3]
 667              	.LBB240:
 668              	.LBB241:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 669              	 .loc 2 1510 0 discriminator 1
 670 0436 07F5C273 	 add r3,r7,#388
 671 043a 1B68     	 ldr r3,[r3]
 672 043c 07F5C072 	 add r2,r7,#384
 673 0440 1268     	 ldr r2,[r2]
 674              	
 675 0442 D3FA12F2 	 qsub16 r2,r3,r2
 676              	
 677              	 .thumb
 678 0446 07F5BE73 	 add r3,r7,#380
 679 044a 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 680              	 .loc 2 1511 0 discriminator 1
 681 044c 07F5BE73 	 add r3,r7,#380
 682 0450 1B68     	 ldr r3,[r3]
 683              	.LBE241:
 684              	.LBE240:
 685              	 .loc 1 281 0 discriminator 1
 686 0452 C7F89C32 	 str r3,[r7,#668]
 282:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 283:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 284:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 285:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 286:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
 687              	 .loc 1 286 0 discriminator 1
 688 0456 D7F89812 	 ldr r1,[r7,#664]
 689 045a D7F89C22 	 ldr r2,[r7,#668]
 690 045e 07F5BC73 	 add r3,r7,#376
 691 0462 1960     	 str r1,[r3]
 692 0464 07F5BA73 	 add r3,r7,#372
 693 0468 1A60     	 str r2,[r3]
 694              	.LBB242:
 695              	.LBB243:
1558:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 696              	 .loc 2 1558 0 discriminator 1
 697 046a 07F5BC73 	 add r3,r7,#376
 698 046e 1B68     	 ldr r3,[r3]
 699 0470 07F5BA72 	 add r2,r7,#372
 700 0474 1268     	 ldr r2,[r2]
 701              	
 702 0476 A3FA12F2 	 qasx r2,r3,r2
 703              	
 704              	 .thumb
 705 047a 07F5B873 	 add r3,r7,#368
 706 047e 1A60     	 str r2,[r3]
1559:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 707              	 .loc 2 1559 0 discriminator 1
 708 0480 07F5B873 	 add r3,r7,#368
 709 0484 1B68     	 ldr r3,[r3]
 710              	.LBE243:
 711              	.LBE242:
 712              	 .loc 1 286 0 discriminator 1
 713 0486 C7F89432 	 str r3,[r7,#660]
 287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 288:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
 714              	 .loc 1 288 0 discriminator 1
 715 048a D7F89812 	 ldr r1,[r7,#664]
 716 048e D7F89C22 	 ldr r2,[r7,#668]
 717 0492 07F5B673 	 add r3,r7,#364
 718 0496 1960     	 str r1,[r3]
 719 0498 07F5B473 	 add r3,r7,#360
 720 049c 1A60     	 str r2,[r3]
 721              	.LBB244:
 722              	.LBB245:
1606:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 723              	 .loc 2 1606 0 discriminator 1
 724 049e 07F5B673 	 add r3,r7,#364
 725 04a2 1B68     	 ldr r3,[r3]
 726 04a4 07F5B472 	 add r2,r7,#360
 727 04a8 1268     	 ldr r2,[r2]
 728              	
 729 04aa E3FA12F2 	 qsax r2,r3,r2
 730              	
 731              	 .thumb
 732 04ae 07F5B273 	 add r3,r7,#356
 733 04b2 1A60     	 str r2,[r3]
1607:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734              	 .loc 2 1607 0 discriminator 1
 735 04b4 07F5B273 	 add r3,r7,#356
 736 04b8 1B68     	 ldr r3,[r3]
 737              	.LBE245:
 738              	.LBE244:
 739              	 .loc 1 288 0 discriminator 1
 740 04ba C7F89832 	 str r3,[r7,#664]
 289:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 290:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 291:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 292:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 293:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 294:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 295:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 296:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 297:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 298:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 299:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
 300:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = _SIMD32_OFFSET(pCoef16 + (2u * ic));
 741              	 .loc 1 300 0 discriminator 1
 742 04be D7F8C032 	 ldr r3,[r7,#704]
 743 04c2 9B00     	 lsls r3,r3,#2
 744 04c4 3A1D     	 adds r2,r7,#4
 745 04c6 1268     	 ldr r2,[r2]
 746 04c8 1344     	 add r3,r3,r2
 747 04ca 1B68     	 ldr r3,[r3]
 748 04cc C7F88032 	 str r3,[r7,#640]
 301:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 302:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 304:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 305:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 306:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C1, S) >> 16u;
 749              	 .loc 1 306 0 discriminator 1
 750 04d0 D7F88012 	 ldr r1,[r7,#640]
 751 04d4 D7F89822 	 ldr r2,[r7,#664]
 752 04d8 07F5B073 	 add r3,r7,#352
 753 04dc 1960     	 str r1,[r3]
 754 04de 07F5AE73 	 add r3,r7,#348
 755 04e2 1A60     	 str r2,[r3]
 756              	.LBB246:
 757              	.LBB247:
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 758              	 .loc 2 1708 0 discriminator 1
 759 04e4 07F5B073 	 add r3,r7,#352
 760 04e8 1B68     	 ldr r3,[r3]
 761 04ea 07F5AE72 	 add r2,r7,#348
 762 04ee 1268     	 ldr r2,[r2]
 763              	
 764 04f0 23FB02F2 	 smuad r2,r3,r2
 765              	
 766              	 .thumb
 767 04f4 07F5AC73 	 add r3,r7,#344
 768 04f8 1A60     	 str r2,[r3]
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 769              	 .loc 2 1709 0 discriminator 1
 770 04fa 07F5AC73 	 add r3,r7,#344
 771 04fe 1B68     	 ldr r3,[r3]
 772              	.LBE247:
 773              	.LBE246:
 774              	 .loc 1 306 0 discriminator 1
 775 0500 1B0C     	 lsrs r3,r3,#16
 776 0502 C7F88832 	 str r3,[r7,#648]
 307:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 308:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C1, S);
 777              	 .loc 1 308 0 discriminator 1
 778 0506 D7F88012 	 ldr r1,[r7,#640]
 779 050a D7F89822 	 ldr r2,[r7,#664]
 780 050e 07F5AA73 	 add r3,r7,#340
 781 0512 1960     	 str r1,[r3]
 782 0514 07F5A873 	 add r3,r7,#336
 783 0518 1A60     	 str r2,[r3]
 784              	.LBB248:
 785              	.LBB249:
1782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 786              	 .loc 2 1782 0 discriminator 1
 787 051a 07F5AA73 	 add r3,r7,#340
 788 051e 1B68     	 ldr r3,[r3]
 789 0520 07F5A872 	 add r2,r7,#336
 790 0524 1268     	 ldr r2,[r2]
 791              	
 792 0526 43FB12F2 	 smusdx r2,r3,r2
 793              	
 794              	 .thumb
 795 052a 07F5A673 	 add r3,r7,#332
 796 052e 1A60     	 str r2,[r3]
 797              	 .loc 2 1783 0 discriminator 1
 798 0530 07F5A673 	 add r3,r7,#332
 799 0534 1B68     	 ldr r3,[r3]
 800              	.LBE249:
 801              	.LBE248:
 802              	 .loc 1 308 0 discriminator 1
 803 0536 C7F88432 	 str r3,[r7,#644]
 309:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 310:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 311:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 312:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 313:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(S, C1) >> 16u;
 314:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 315:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C1, S);
 316:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 317:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 318:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 319:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 320:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi2) =
 321:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF);
 804              	 .loc 1 321 0 discriminator 1
 805 053a D7F88432 	 ldr r3,[r7,#644]
 806 053e 1B0C     	 lsrs r3,r3,#16
 807 0540 1B04     	 lsls r3,r3,#16
 808 0542 D7F88822 	 ldr r2,[r7,#648]
 809 0546 92B2     	 uxth r2,r2
 810 0548 1343     	 orrs r3,r3,r2
 320:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF);
 811              	 .loc 1 320 0 discriminator 1
 812 054a 1A46     	 mov r2,r3
 813 054c D7F8A832 	 ldr r3,[r7,#680]
 814 0550 1A60     	 str r2,[r3]
 322:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi2 += 2;
 815              	 .loc 1 322 0 discriminator 1
 816 0552 D7F8A832 	 ldr r3,[r7,#680]
 817 0556 0433     	 adds r3,r3,#4
 818 0558 C7F8A832 	 str r3,[r7,#680]
 323:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 324:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 325:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
 326:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = _SIMD32_OFFSET(pCoef16 + (6u * ic));
 819              	 .loc 1 326 0 discriminator 1
 820 055c D7F8C022 	 ldr r2,[r7,#704]
 821 0560 1346     	 mov r3,r2
 822 0562 5B00     	 lsls r3,r3,#1
 823 0564 1344     	 add r3,r3,r2
 824 0566 9B00     	 lsls r3,r3,#2
 825 0568 1A46     	 mov r2,r3
 826 056a 3B1D     	 adds r3,r7,#4
 827 056c 1B68     	 ldr r3,[r3]
 828 056e 1344     	 add r3,r3,r2
 829 0570 1B68     	 ldr r3,[r3]
 830 0572 C7F87C32 	 str r3,[r7,#636]
 327:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 328:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 329:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 330:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 331:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 332:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C3, R) >> 16u;
 831              	 .loc 1 332 0 discriminator 1
 832 0576 D7F87C12 	 ldr r1,[r7,#636]
 833 057a D7F89422 	 ldr r2,[r7,#660]
 834 057e 07F5A473 	 add r3,r7,#328
 835 0582 1960     	 str r1,[r3]
 836 0584 07F5A273 	 add r3,r7,#324
 837 0588 1A60     	 str r2,[r3]
 838              	.LBB250:
 839              	.LBB251:
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 840              	 .loc 2 1708 0 discriminator 1
 841 058a 07F5A473 	 add r3,r7,#328
 842 058e 1B68     	 ldr r3,[r3]
 843 0590 07F5A272 	 add r2,r7,#324
 844 0594 1268     	 ldr r2,[r2]
 845              	
 846 0596 23FB02F2 	 smuad r2,r3,r2
 847              	
 848              	 .thumb
 849 059a 07F5A073 	 add r3,r7,#320
 850 059e 1A60     	 str r2,[r3]
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 851              	 .loc 2 1709 0 discriminator 1
 852 05a0 07F5A073 	 add r3,r7,#320
 853 05a4 1B68     	 ldr r3,[r3]
 854              	.LBE251:
 855              	.LBE250:
 856              	 .loc 1 332 0 discriminator 1
 857 05a6 1B0C     	 lsrs r3,r3,#16
 858 05a8 C7F88832 	 str r3,[r7,#648]
 333:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 334:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C3, R);
 859              	 .loc 1 334 0 discriminator 1
 860 05ac D7F87C12 	 ldr r1,[r7,#636]
 861 05b0 D7F89422 	 ldr r2,[r7,#660]
 862 05b4 07F59E73 	 add r3,r7,#316
 863 05b8 1960     	 str r1,[r3]
 864 05ba 07F59C73 	 add r3,r7,#312
 865 05be 1A60     	 str r2,[r3]
 866              	.LBB252:
 867              	.LBB253:
1782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 868              	 .loc 2 1782 0 discriminator 1
 869 05c0 07F59E73 	 add r3,r7,#316
 870 05c4 1B68     	 ldr r3,[r3]
 871 05c6 07F59C72 	 add r2,r7,#312
 872 05ca 1268     	 ldr r2,[r2]
 873              	
 874 05cc 43FB12F2 	 smusdx r2,r3,r2
 875              	
 876              	 .thumb
 877 05d0 07F59A73 	 add r3,r7,#308
 878 05d4 1A60     	 str r2,[r3]
 879              	 .loc 2 1783 0 discriminator 1
 880 05d6 07F59A73 	 add r3,r7,#308
 881 05da 1B68     	 ldr r3,[r3]
 882              	.LBE253:
 883              	.LBE252:
 884              	 .loc 1 334 0 discriminator 1
 885 05dc C7F88432 	 str r3,[r7,#644]
 335:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 336:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 337:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 338:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 339:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C3) >> 16u;
 340:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 341:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C3, R);
 342:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 343:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 344:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 345:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 346:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi3) =
 347:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 886              	 .loc 1 347 0 discriminator 1
 887 05e0 D7F88432 	 ldr r3,[r7,#644]
 888 05e4 1B0C     	 lsrs r3,r3,#16
 889 05e6 1B04     	 lsls r3,r3,#16
 890 05e8 D7F88822 	 ldr r2,[r7,#648]
 891 05ec 92B2     	 uxth r2,r2
 892 05ee 1343     	 orrs r3,r3,r2
 346:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 893              	 .loc 1 346 0 discriminator 1
 894 05f0 1A46     	 mov r2,r3
 895 05f2 D7F8A432 	 ldr r3,[r7,#676]
 896 05f6 1A60     	 str r2,[r3]
 348:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi3 += 2;
 897              	 .loc 1 348 0 discriminator 1
 898 05f8 D7F8A432 	 ldr r3,[r7,#676]
 899 05fc 0433     	 adds r3,r3,#4
 900 05fe C7F8A432 	 str r3,[r7,#676]
 349:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 350:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 351:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 901              	 .loc 1 351 0 discriminator 1
 902 0602 3B46     	 mov r3,r7
 903 0604 D7F8C022 	 ldr r2,[r7,#704]
 904 0608 1B68     	 ldr r3,[r3]
 905 060a 1344     	 add r3,r3,r2
 906 060c C7F8C032 	 str r3,[r7,#704]
 352:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 353:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 907              	 .loc 1 353 0 discriminator 1
 908 0610 D7F8B832 	 ldr r3,[r7,#696]
 909 0614 013B     	 subs r3,r3,#1
 910 0616 C7F8B832 	 str r3,[r7,#696]
 911 061a D7F8B832 	 ldr r3,[r7,#696]
 912 061e 002B     	 cmp r3,#0
 913 0620 7FF42EAD 	 bne .L32
 354:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 355:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 356:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 357:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 358:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 359:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 360:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 361:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 362:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2u;
 914              	 .loc 1 362 0
 915 0624 3B46     	 mov r3,r7
 916 0626 3A46     	 mov r2,r7
 917 0628 1268     	 ldr r2,[r2]
 918 062a 9200     	 lsls r2,r2,#2
 919 062c 1A60     	 str r2,[r3]
 363:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 364:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4u; k > 4u; k >>= 2u)
 920              	 .loc 1 365 0
 921 062e 07F10803 	 add r3,r7,#8
 922 0632 1B68     	 ldr r3,[r3]
 923 0634 9B08     	 lsrs r3,r3,#2
 924 0636 C7F8B432 	 str r3,[r7,#692]
 925 063a 70E2     	 b .L33
 926              	.L53:
 366:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 367:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 368:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 927              	 .loc 1 368 0
 928 063c D7F8C432 	 ldr r3,[r7,#708]
 929 0640 C7F8A032 	 str r3,[r7,#672]
 369:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2u;
 930              	 .loc 1 369 0
 931 0644 D7F8C432 	 ldr r3,[r7,#708]
 932 0648 9B08     	 lsrs r3,r3,#2
 933 064a C7F8C432 	 str r3,[r7,#708]
 370:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0u;
 934              	 .loc 1 370 0
 935 064e 0023     	 movs r3,#0
 936 0650 C7F8C032 	 str r3,[r7,#704]
 371:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0u; j <= (n2 - 1u); j++)
 937              	 .loc 1 372 0
 938 0654 0023     	 movs r3,#0
 939 0656 C7F8B832 	 str r3,[r7,#696]
 940 065a 4EE2     	 b .L34
 941              	.L52:
 373:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 374:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 375:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = _SIMD32_OFFSET(pCoef16 + (2u * ic));
 942              	 .loc 1 375 0
 943 065c D7F8C032 	 ldr r3,[r7,#704]
 944 0660 9B00     	 lsls r3,r3,#2
 945 0662 3A1D     	 adds r2,r7,#4
 946 0664 1268     	 ldr r2,[r2]
 947 0666 1344     	 add r3,r3,r2
 948 0668 1B68     	 ldr r3,[r3]
 949 066a C7F88032 	 str r3,[r7,#640]
 376:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = _SIMD32_OFFSET(pCoef16 + (4u * ic));
 950              	 .loc 1 376 0
 951 066e D7F8C032 	 ldr r3,[r7,#704]
 952 0672 DB00     	 lsls r3,r3,#3
 953 0674 3A1D     	 adds r2,r7,#4
 954 0676 1268     	 ldr r2,[r2]
 955 0678 1344     	 add r3,r3,r2
 956 067a 1B68     	 ldr r3,[r3]
 957 067c C7F88C32 	 str r3,[r7,#652]
 377:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = _SIMD32_OFFSET(pCoef16 + (6u * ic));
 958              	 .loc 1 377 0
 959 0680 D7F8C022 	 ldr r2,[r7,#704]
 960 0684 1346     	 mov r3,r2
 961 0686 5B00     	 lsls r3,r3,#1
 962 0688 1344     	 add r3,r3,r2
 963 068a 9B00     	 lsls r3,r3,#2
 964 068c 1A46     	 mov r2,r3
 965 068e 3B1D     	 adds r3,r7,#4
 966 0690 1B68     	 ldr r3,[r3]
 967 0692 1344     	 add r3,r3,r2
 968 0694 1B68     	 ldr r3,[r3]
 969 0696 C7F87C32 	 str r3,[r7,#636]
 378:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 379:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 380:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 970              	 .loc 1 380 0
 971 069a 3B46     	 mov r3,r7
 972 069c D7F8C022 	 ldr r2,[r7,#704]
 973 06a0 1B68     	 ldr r3,[r3]
 974 06a2 1344     	 add r3,r3,r2
 975 06a4 C7F8C032 	 str r3,[r7,#704]
 381:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 382:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
 976              	 .loc 1 382 0
 977 06a8 D7F8B832 	 ldr r3,[r7,#696]
 978 06ac 9B00     	 lsls r3,r3,#2
 979 06ae 07F10C02 	 add r2,r7,#12
 980 06b2 1268     	 ldr r2,[r2]
 981 06b4 1344     	 add r3,r3,r2
 982 06b6 C7F8B032 	 str r3,[r7,#688]
 383:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 983              	 .loc 1 383 0
 984 06ba D7F8C432 	 ldr r3,[r7,#708]
 985 06be 9B00     	 lsls r3,r3,#2
 986 06c0 D7F8B022 	 ldr r2,[r7,#688]
 987 06c4 1344     	 add r3,r3,r2
 988 06c6 C7F8AC32 	 str r3,[r7,#684]
 384:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 989              	 .loc 1 384 0
 990 06ca D7F8C432 	 ldr r3,[r7,#708]
 991 06ce 9B00     	 lsls r3,r3,#2
 992 06d0 D7F8AC22 	 ldr r2,[r7,#684]
 993 06d4 1344     	 add r3,r3,r2
 994 06d6 C7F8A832 	 str r3,[r7,#680]
 385:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 995              	 .loc 1 385 0
 996 06da D7F8C432 	 ldr r3,[r7,#708]
 997 06de 9B00     	 lsls r3,r3,#2
 998 06e0 D7F8A822 	 ldr r2,[r7,#680]
 999 06e4 1344     	 add r3,r3,r2
 1000 06e6 C7F8A432 	 str r3,[r7,#676]
 386:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 387:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 1001              	 .loc 1 388 0
 1002 06ea D7F8B832 	 ldr r3,[r7,#696]
 1003 06ee C7F8BC32 	 str r3,[r7,#700]
 1004 06f2 F5E1     	 b .L35
 1005              	.L51:
 389:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 390:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 391:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 392:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = _SIMD32_OFFSET(pSi0);
 1006              	 .loc 1 392 0 discriminator 3
 1007 06f4 D7F8B032 	 ldr r3,[r7,#688]
 1008 06f8 1B68     	 ldr r3,[r3]
 1009 06fa C7F89C32 	 str r3,[r7,#668]
 393:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 394:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 395:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = _SIMD32_OFFSET(pSi2);
 1010              	 .loc 1 395 0 discriminator 3
 1011 06fe D7F8A832 	 ldr r3,[r7,#680]
 1012 0702 1B68     	 ldr r3,[r3]
 1013 0704 C7F89832 	 str r3,[r7,#664]
 396:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 397:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
 398:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 1014              	 .loc 1 398 0 discriminator 3
 1015 0708 D7F89C12 	 ldr r1,[r7,#668]
 1016 070c D7F89822 	 ldr r2,[r7,#664]
 1017 0710 07F59873 	 add r3,r7,#304
 1018 0714 1960     	 str r1,[r3]
 1019 0716 07F59673 	 add r3,r7,#300
 1020 071a 1A60     	 str r2,[r3]
 1021              	.LBB254:
 1022              	.LBB255:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1023              	 .loc 2 1462 0 discriminator 3
 1024 071c 07F59873 	 add r3,r7,#304
 1025 0720 1B68     	 ldr r3,[r3]
 1026 0722 07F59672 	 add r2,r7,#300
 1027 0726 1268     	 ldr r2,[r2]
 1028              	
 1029 0728 93FA12F2 	 qadd16 r2,r3,r2
 1030              	
 1031              	 .thumb
 1032 072c 07F59473 	 add r3,r7,#296
 1033 0730 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1034              	 .loc 2 1463 0 discriminator 3
 1035 0732 07F59473 	 add r3,r7,#296
 1036 0736 1B68     	 ldr r3,[r3]
 1037              	.LBE255:
 1038              	.LBE254:
 1039              	 .loc 1 398 0 discriminator 3
 1040 0738 C7F89432 	 str r3,[r7,#660]
 399:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 400:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
 401:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 1041              	 .loc 1 401 0 discriminator 3
 1042 073c D7F89C12 	 ldr r1,[r7,#668]
 1043 0740 D7F89822 	 ldr r2,[r7,#664]
 1044 0744 07F59273 	 add r3,r7,#292
 1045 0748 1960     	 str r1,[r3]
 1046 074a 07F59073 	 add r3,r7,#288
 1047 074e 1A60     	 str r2,[r3]
 1048              	.LBB256:
 1049              	.LBB257:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1050              	 .loc 2 1510 0 discriminator 3
 1051 0750 07F59273 	 add r3,r7,#292
 1052 0754 1B68     	 ldr r3,[r3]
 1053 0756 07F59072 	 add r2,r7,#288
 1054 075a 1268     	 ldr r2,[r2]
 1055              	
 1056 075c D3FA12F2 	 qsub16 r2,r3,r2
 1057              	
 1058              	 .thumb
 1059 0760 07F58E73 	 add r3,r7,#284
 1060 0764 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1061              	 .loc 2 1511 0 discriminator 3
 1062 0766 07F58E73 	 add r3,r7,#284
 1063 076a 1B68     	 ldr r3,[r3]
 1064              	.LBE257:
 1065              	.LBE256:
 1066              	 .loc 1 401 0 discriminator 3
 1067 076c C7F89832 	 str r3,[r7,#664]
 402:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 403:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 404:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 405:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = _SIMD32_OFFSET(pSi1);
 1068              	 .loc 1 405 0 discriminator 3
 1069 0770 D7F8AC32 	 ldr r3,[r7,#684]
 1070 0774 1B68     	 ldr r3,[r3]
 1071 0776 C7F89C32 	 str r3,[r7,#668]
 406:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 407:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 408:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U = _SIMD32_OFFSET(pSi3);
 1072              	 .loc 1 408 0 discriminator 3
 1073 077a D7F8A432 	 ldr r3,[r7,#676]
 1074 077e 1B68     	 ldr r3,[r3]
 1075 0780 C7F89032 	 str r3,[r7,#656]
 409:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 410:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
 411:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 1076              	 .loc 1 411 0 discriminator 3
 1077 0784 D7F89C12 	 ldr r1,[r7,#668]
 1078 0788 D7F89022 	 ldr r2,[r7,#656]
 1079 078c 07F58C73 	 add r3,r7,#280
 1080 0790 1960     	 str r1,[r3]
 1081 0792 07F58A73 	 add r3,r7,#276
 1082 0796 1A60     	 str r2,[r3]
 1083              	.LBB258:
 1084              	.LBB259:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1085              	 .loc 2 1462 0 discriminator 3
 1086 0798 07F58C73 	 add r3,r7,#280
 1087 079c 1B68     	 ldr r3,[r3]
 1088 079e 07F58A72 	 add r2,r7,#276
 1089 07a2 1268     	 ldr r2,[r2]
 1090              	
 1091 07a4 93FA12F2 	 qadd16 r2,r3,r2
 1092              	
 1093              	 .thumb
 1094 07a8 07F58873 	 add r3,r7,#272
 1095 07ac 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1096              	 .loc 2 1463 0 discriminator 3
 1097 07ae 07F58873 	 add r3,r7,#272
 1098 07b2 1B68     	 ldr r3,[r3]
 1099              	.LBE259:
 1100              	.LBE258:
 1101              	 .loc 1 411 0 discriminator 3
 1102 07b4 C7F89C32 	 str r3,[r7,#668]
 412:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 413:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 414:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 415:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 416:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 417:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 1103              	 .loc 1 417 0 discriminator 3
 1104 07b8 D7F89412 	 ldr r1,[r7,#660]
 1105 07bc D7F89C22 	 ldr r2,[r7,#668]
 1106 07c0 07F58673 	 add r3,r7,#268
 1107 07c4 1960     	 str r1,[r3]
 1108 07c6 07F58473 	 add r3,r7,#264
 1109 07ca 1A60     	 str r2,[r3]
 1110              	.LBB260:
 1111              	.LBB261:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1112              	 .loc 2 1470 0 discriminator 3
 1113 07cc 07F58673 	 add r3,r7,#268
 1114 07d0 1B68     	 ldr r3,[r3]
 1115 07d2 07F58472 	 add r2,r7,#264
 1116 07d6 1268     	 ldr r2,[r2]
 1117              	
 1118 07d8 93FA22F2 	 shadd16 r2,r3,r2
 1119              	
 1120              	 .thumb
 1121 07dc 07F58273 	 add r3,r7,#260
 1122 07e0 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1123              	 .loc 2 1471 0 discriminator 3
 1124 07e2 07F58273 	 add r3,r7,#260
 1125 07e6 1B68     	 ldr r3,[r3]
 1126              	.LBE261:
 1127              	.LBE260:
 1128              	 .loc 1 417 0 discriminator 3
 1129 07e8 C7F88832 	 str r3,[r7,#648]
 418:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 1130              	 .loc 1 418 0 discriminator 3
 1131 07ec D7F88822 	 ldr r2,[r7,#648]
 1132 07f0 07F58073 	 add r3,r7,#256
 1133 07f4 1A60     	 str r2,[r3]
 1134 07f6 07F1FC03 	 add r3,r7,#252
 1135 07fa 0022     	 movs r2,#0
 1136 07fc 1A60     	 str r2,[r3]
 1137              	.LBB262:
 1138              	.LBB263:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1139              	 .loc 2 1470 0 discriminator 3
 1140 07fe 07F58073 	 add r3,r7,#256
 1141 0802 1B68     	 ldr r3,[r3]
 1142 0804 07F1FC02 	 add r2,r7,#252
 1143 0808 1268     	 ldr r2,[r2]
 1144              	
 1145 080a 93FA22F2 	 shadd16 r2,r3,r2
 1146              	
 1147              	 .thumb
 1148 080e 07F1F803 	 add r3,r7,#248
 1149 0812 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1150              	 .loc 2 1471 0 discriminator 3
 1151 0814 07F1F803 	 add r3,r7,#248
 1152 0818 1B68     	 ldr r3,[r3]
 1153              	.LBE263:
 1154              	.LBE262:
 1155              	 .loc 1 418 0 discriminator 3
 1156 081a C7F88832 	 str r3,[r7,#648]
 419:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi0) = out1;
 1157              	 .loc 1 419 0 discriminator 3
 1158 081e D7F8B032 	 ldr r3,[r7,#688]
 1159 0822 D7F88822 	 ldr r2,[r7,#648]
 1160 0826 1A60     	 str r2,[r3]
 420:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 1161              	 .loc 1 420 0 discriminator 3
 1162 0828 D7F8A032 	 ldr r3,[r7,#672]
 1163 082c 9B00     	 lsls r3,r3,#2
 1164 082e D7F8B022 	 ldr r2,[r7,#688]
 1165 0832 1344     	 add r3,r3,r2
 1166 0834 C7F8B032 	 str r3,[r7,#688]
 421:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 422:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
 423:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 1167              	 .loc 1 423 0 discriminator 3
 1168 0838 D7F89412 	 ldr r1,[r7,#660]
 1169 083c D7F89C22 	 ldr r2,[r7,#668]
 1170 0840 07F1F403 	 add r3,r7,#244
 1171 0844 1960     	 str r1,[r3]
 1172 0846 07F1F003 	 add r3,r7,#240
 1173 084a 1A60     	 str r2,[r3]
 1174              	.LBB264:
 1175              	.LBB265:
1518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1176              	 .loc 2 1518 0 discriminator 3
 1177 084c 07F1F403 	 add r3,r7,#244
 1178 0850 1B68     	 ldr r3,[r3]
 1179 0852 07F1F002 	 add r2,r7,#240
 1180 0856 1268     	 ldr r2,[r2]
 1181              	
 1182 0858 D3FA22F2 	 shsub16 r2,r3,r2
 1183              	
 1184              	 .thumb
 1185 085c 07F1EC03 	 add r3,r7,#236
 1186 0860 1A60     	 str r2,[r3]
1519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1187              	 .loc 2 1519 0 discriminator 3
 1188 0862 07F1EC03 	 add r3,r7,#236
 1189 0866 1B68     	 ldr r3,[r3]
 1190              	.LBE265:
 1191              	.LBE264:
 1192              	 .loc 1 423 0 discriminator 3
 1193 0868 C7F89432 	 str r3,[r7,#660]
 424:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 425:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 426:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 427:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 428:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C2, R) >> 16u;
 1194              	 .loc 1 428 0 discriminator 3
 1195 086c D7F88C12 	 ldr r1,[r7,#652]
 1196 0870 D7F89422 	 ldr r2,[r7,#660]
 1197 0874 07F1E803 	 add r3,r7,#232
 1198 0878 1960     	 str r1,[r3]
 1199 087a 07F1E403 	 add r3,r7,#228
 1200 087e 1A60     	 str r2,[r3]
 1201              	.LBB266:
 1202              	.LBB267:
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1203              	 .loc 2 1708 0 discriminator 3
 1204 0880 07F1E803 	 add r3,r7,#232
 1205 0884 1B68     	 ldr r3,[r3]
 1206 0886 07F1E402 	 add r2,r7,#228
 1207 088a 1268     	 ldr r2,[r2]
 1208              	
 1209 088c 23FB02F2 	 smuad r2,r3,r2
 1210              	
 1211              	 .thumb
 1212 0890 07F1E003 	 add r3,r7,#224
 1213 0894 1A60     	 str r2,[r3]
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1214              	 .loc 2 1709 0 discriminator 3
 1215 0896 07F1E003 	 add r3,r7,#224
 1216 089a 1B68     	 ldr r3,[r3]
 1217              	.LBE267:
 1218              	.LBE266:
 1219              	 .loc 1 428 0 discriminator 3
 1220 089c 1B0C     	 lsrs r3,r3,#16
 1221 089e C7F88832 	 str r3,[r7,#648]
 429:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 430:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 431:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C2, R);
 1222              	 .loc 1 431 0 discriminator 3
 1223 08a2 D7F88C12 	 ldr r1,[r7,#652]
 1224 08a6 D7F89422 	 ldr r2,[r7,#660]
 1225 08aa 07F1DC03 	 add r3,r7,#220
 1226 08ae 1960     	 str r1,[r3]
 1227 08b0 07F1D803 	 add r3,r7,#216
 1228 08b4 1A60     	 str r2,[r3]
 1229              	.LBB268:
 1230              	.LBB269:
1782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1231              	 .loc 2 1782 0 discriminator 3
 1232 08b6 07F1DC03 	 add r3,r7,#220
 1233 08ba 1B68     	 ldr r3,[r3]
 1234 08bc 07F1D802 	 add r2,r7,#216
 1235 08c0 1268     	 ldr r2,[r2]
 1236              	
 1237 08c2 43FB12F2 	 smusdx r2,r3,r2
 1238              	
 1239              	 .thumb
 1240 08c6 07F1D403 	 add r3,r7,#212
 1241 08ca 1A60     	 str r2,[r3]
 1242              	 .loc 2 1783 0 discriminator 3
 1243 08cc 07F1D403 	 add r3,r7,#212
 1244 08d0 1B68     	 ldr r3,[r3]
 1245              	.LBE269:
 1246              	.LBE268:
 1247              	 .loc 1 431 0 discriminator 3
 1248 08d2 C7F88432 	 str r3,[r7,#644]
 432:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 433:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 434:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 435:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 436:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C2) >> 16u;
 437:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 438:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 439:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C2, R);
 440:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 441:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 442:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 443:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 444:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 445:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = _SIMD32_OFFSET(pSi1);
 1249              	 .loc 1 445 0 discriminator 3
 1250 08d6 D7F8AC32 	 ldr r3,[r7,#684]
 1251 08da 1B68     	 ldr r3,[r3]
 1252 08dc C7F89C32 	 str r3,[r7,#668]
 446:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 447:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 448:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 449:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 450:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi1) =
 451:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1253              	 .loc 1 451 0 discriminator 3
 1254 08e0 D7F88432 	 ldr r3,[r7,#644]
 1255 08e4 1B0C     	 lsrs r3,r3,#16
 1256 08e6 1B04     	 lsls r3,r3,#16
 1257 08e8 D7F88822 	 ldr r2,[r7,#648]
 1258 08ec 92B2     	 uxth r2,r2
 1259 08ee 1343     	 orrs r3,r3,r2
 450:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1260              	 .loc 1 450 0 discriminator 3
 1261 08f0 1A46     	 mov r2,r3
 1262 08f2 D7F8AC32 	 ldr r3,[r7,#684]
 1263 08f6 1A60     	 str r2,[r3]
 452:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 1264              	 .loc 1 452 0 discriminator 3
 1265 08f8 D7F8A032 	 ldr r3,[r7,#672]
 1266 08fc 9B00     	 lsls r3,r3,#2
 1267 08fe D7F8AC22 	 ldr r2,[r7,#684]
 1268 0902 1344     	 add r3,r3,r2
 1269 0904 C7F8AC32 	 str r3,[r7,#684]
 453:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 454:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 455:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 456:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 457:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U = _SIMD32_OFFSET(pSi3);
 1270              	 .loc 1 457 0 discriminator 3
 1271 0908 D7F8A432 	 ldr r3,[r7,#676]
 1272 090c 1B68     	 ldr r3,[r3]
 1273 090e C7F89032 	 str r3,[r7,#656]
 458:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 459:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
 460:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 1274              	 .loc 1 460 0 discriminator 3
 1275 0912 D7F89C12 	 ldr r1,[r7,#668]
 1276 0916 D7F89022 	 ldr r2,[r7,#656]
 1277 091a 07F1D003 	 add r3,r7,#208
 1278 091e 1960     	 str r1,[r3]
 1279 0920 07F1CC03 	 add r3,r7,#204
 1280 0924 1A60     	 str r2,[r3]
 1281              	.LBB270:
 1282              	.LBB271:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1283              	 .loc 2 1510 0 discriminator 3
 1284 0926 07F1D003 	 add r3,r7,#208
 1285 092a 1B68     	 ldr r3,[r3]
 1286 092c 07F1CC02 	 add r2,r7,#204
 1287 0930 1268     	 ldr r2,[r2]
 1288              	
 1289 0932 D3FA12F2 	 qsub16 r2,r3,r2
 1290              	
 1291              	 .thumb
 1292 0936 07F1C803 	 add r3,r7,#200
 1293 093a 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1294              	 .loc 2 1511 0 discriminator 3
 1295 093c 07F1C803 	 add r3,r7,#200
 1296 0940 1B68     	 ldr r3,[r3]
 1297              	.LBE271:
 1298              	.LBE270:
 1299              	 .loc 1 460 0 discriminator 3
 1300 0942 C7F89C32 	 str r3,[r7,#668]
 461:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 462:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 463:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 464:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 465:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
 1301              	 .loc 1 465 0 discriminator 3
 1302 0946 D7F89812 	 ldr r1,[r7,#664]
 1303 094a D7F89C22 	 ldr r2,[r7,#668]
 1304 094e 07F1C403 	 add r3,r7,#196
 1305 0952 1960     	 str r1,[r3]
 1306 0954 07F1C003 	 add r3,r7,#192
 1307 0958 1A60     	 str r2,[r3]
 1308              	.LBB272:
 1309              	.LBB273:
1566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1310              	 .loc 2 1566 0 discriminator 3
 1311 095a 07F1C403 	 add r3,r7,#196
 1312 095e 1B68     	 ldr r3,[r3]
 1313 0960 07F1C002 	 add r2,r7,#192
 1314 0964 1268     	 ldr r2,[r2]
 1315              	
 1316 0966 A3FA22F2 	 shasx r2,r3,r2
 1317              	
 1318              	 .thumb
 1319 096a 07F1BC03 	 add r3,r7,#188
 1320 096e 1A60     	 str r2,[r3]
1567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1321              	 .loc 2 1567 0 discriminator 3
 1322 0970 07F1BC03 	 add r3,r7,#188
 1323 0974 1B68     	 ldr r3,[r3]
 1324              	.LBE273:
 1325              	.LBE272:
 1326              	 .loc 1 465 0 discriminator 3
 1327 0976 C7F89432 	 str r3,[r7,#660]
 466:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 467:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 468:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
 1328              	 .loc 1 468 0 discriminator 3
 1329 097a D7F89812 	 ldr r1,[r7,#664]
 1330 097e D7F89C22 	 ldr r2,[r7,#668]
 1331 0982 07F1B803 	 add r3,r7,#184
 1332 0986 1960     	 str r1,[r3]
 1333 0988 07F1B403 	 add r3,r7,#180
 1334 098c 1A60     	 str r2,[r3]
 1335              	.LBB274:
 1336              	.LBB275:
1614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1337              	 .loc 2 1614 0 discriminator 3
 1338 098e 07F1B803 	 add r3,r7,#184
 1339 0992 1B68     	 ldr r3,[r3]
 1340 0994 07F1B402 	 add r2,r7,#180
 1341 0998 1268     	 ldr r2,[r2]
 1342              	
 1343 099a E3FA22F2 	 shsax r2,r3,r2
 1344              	
 1345              	 .thumb
 1346 099e 07F1B003 	 add r3,r7,#176
 1347 09a2 1A60     	 str r2,[r3]
1615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1348              	 .loc 2 1615 0 discriminator 3
 1349 09a4 07F1B003 	 add r3,r7,#176
 1350 09a8 1B68     	 ldr r3,[r3]
 1351              	.LBE275:
 1352              	.LBE274:
 1353              	 .loc 1 468 0 discriminator 3
 1354 09aa C7F89832 	 str r3,[r7,#664]
 469:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 470:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 471:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 472:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C1, S) >> 16u;
 1355              	 .loc 1 472 0 discriminator 3
 1356 09ae D7F88012 	 ldr r1,[r7,#640]
 1357 09b2 D7F89822 	 ldr r2,[r7,#664]
 1358 09b6 07F1AC03 	 add r3,r7,#172
 1359 09ba 1960     	 str r1,[r3]
 1360 09bc 07F1A803 	 add r3,r7,#168
 1361 09c0 1A60     	 str r2,[r3]
 1362              	.LBB276:
 1363              	.LBB277:
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1364              	 .loc 2 1708 0 discriminator 3
 1365 09c2 07F1AC03 	 add r3,r7,#172
 1366 09c6 1B68     	 ldr r3,[r3]
 1367 09c8 07F1A802 	 add r2,r7,#168
 1368 09cc 1268     	 ldr r2,[r2]
 1369              	
 1370 09ce 23FB02F2 	 smuad r2,r3,r2
 1371              	
 1372              	 .thumb
 1373 09d2 07F1A403 	 add r3,r7,#164
 1374 09d6 1A60     	 str r2,[r3]
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1375              	 .loc 2 1709 0 discriminator 3
 1376 09d8 07F1A403 	 add r3,r7,#164
 1377 09dc 1B68     	 ldr r3,[r3]
 1378              	.LBE277:
 1379              	.LBE276:
 1380              	 .loc 1 472 0 discriminator 3
 1381 09de 1B0C     	 lsrs r3,r3,#16
 1382 09e0 C7F88832 	 str r3,[r7,#648]
 473:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C1, S);
 1383              	 .loc 1 473 0 discriminator 3
 1384 09e4 D7F88012 	 ldr r1,[r7,#640]
 1385 09e8 D7F89822 	 ldr r2,[r7,#664]
 1386 09ec 07F1A003 	 add r3,r7,#160
 1387 09f0 1960     	 str r1,[r3]
 1388 09f2 07F19C03 	 add r3,r7,#156
 1389 09f6 1A60     	 str r2,[r3]
 1390              	.LBB278:
 1391              	.LBB279:
1782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1392              	 .loc 2 1782 0 discriminator 3
 1393 09f8 07F1A003 	 add r3,r7,#160
 1394 09fc 1B68     	 ldr r3,[r3]
 1395 09fe 07F19C02 	 add r2,r7,#156
 1396 0a02 1268     	 ldr r2,[r2]
 1397              	
 1398 0a04 43FB12F2 	 smusdx r2,r3,r2
 1399              	
 1400              	 .thumb
 1401 0a08 07F19803 	 add r3,r7,#152
 1402 0a0c 1A60     	 str r2,[r3]
 1403              	 .loc 2 1783 0 discriminator 3
 1404 0a0e 07F19803 	 add r3,r7,#152
 1405 0a12 1B68     	 ldr r3,[r3]
 1406              	.LBE279:
 1407              	.LBE278:
 1408              	 .loc 1 473 0 discriminator 3
 1409 0a14 C7F88432 	 str r3,[r7,#644]
 474:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 475:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 476:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 477:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 478:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 479:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 480:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 481:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 482:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 483:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 484:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 485:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(S, C1) >> 16u;
 486:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C1, S);
 487:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 488:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 489:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 490:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 491:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 492:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi2) =
 493:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1410              	 .loc 1 493 0 discriminator 3
 1411 0a18 D7F88432 	 ldr r3,[r7,#644]
 1412 0a1c 1B0C     	 lsrs r3,r3,#16
 1413 0a1e 1B04     	 lsls r3,r3,#16
 1414 0a20 D7F88822 	 ldr r2,[r7,#648]
 1415 0a24 92B2     	 uxth r2,r2
 1416 0a26 1343     	 orrs r3,r3,r2
 492:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1417              	 .loc 1 492 0 discriminator 3
 1418 0a28 1A46     	 mov r2,r3
 1419 0a2a D7F8A832 	 ldr r3,[r7,#680]
 1420 0a2e 1A60     	 str r2,[r3]
 494:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 1421              	 .loc 1 494 0 discriminator 3
 1422 0a30 D7F8A032 	 ldr r3,[r7,#672]
 1423 0a34 9B00     	 lsls r3,r3,#2
 1424 0a36 D7F8A822 	 ldr r2,[r7,#680]
 1425 0a3a 1344     	 add r3,r3,r2
 1426 0a3c C7F8A832 	 str r3,[r7,#680]
 495:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 496:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 497:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 498:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 499:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 500:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C3, R) >> 16u;
 1427              	 .loc 1 500 0 discriminator 3
 1428 0a40 D7F87C12 	 ldr r1,[r7,#636]
 1429 0a44 D7F89422 	 ldr r2,[r7,#660]
 1430 0a48 07F19403 	 add r3,r7,#148
 1431 0a4c 1960     	 str r1,[r3]
 1432 0a4e 07F19003 	 add r3,r7,#144
 1433 0a52 1A60     	 str r2,[r3]
 1434              	.LBB280:
 1435              	.LBB281:
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1436              	 .loc 2 1708 0 discriminator 3
 1437 0a54 07F19403 	 add r3,r7,#148
 1438 0a58 1B68     	 ldr r3,[r3]
 1439 0a5a 07F19002 	 add r2,r7,#144
 1440 0a5e 1268     	 ldr r2,[r2]
 1441              	
 1442 0a60 23FB02F2 	 smuad r2,r3,r2
 1443              	
 1444              	 .thumb
 1445 0a64 07F18C03 	 add r3,r7,#140
 1446 0a68 1A60     	 str r2,[r3]
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1447              	 .loc 2 1709 0 discriminator 3
 1448 0a6a 07F18C03 	 add r3,r7,#140
 1449 0a6e 1B68     	 ldr r3,[r3]
 1450              	.LBE281:
 1451              	.LBE280:
 1452              	 .loc 1 500 0 discriminator 3
 1453 0a70 1B0C     	 lsrs r3,r3,#16
 1454 0a72 C7F88832 	 str r3,[r7,#648]
 501:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C3, R);
 1455              	 .loc 1 501 0 discriminator 3
 1456 0a76 D7F87C12 	 ldr r1,[r7,#636]
 1457 0a7a D7F89422 	 ldr r2,[r7,#660]
 1458 0a7e 07F18803 	 add r3,r7,#136
 1459 0a82 1960     	 str r1,[r3]
 1460 0a84 07F18403 	 add r3,r7,#132
 1461 0a88 1A60     	 str r2,[r3]
 1462              	.LBB282:
 1463              	.LBB283:
1782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1464              	 .loc 2 1782 0 discriminator 3
 1465 0a8a 07F18803 	 add r3,r7,#136
 1466 0a8e 1B68     	 ldr r3,[r3]
 1467 0a90 07F18402 	 add r2,r7,#132
 1468 0a94 1268     	 ldr r2,[r2]
 1469              	
 1470 0a96 43FB12F2 	 smusdx r2,r3,r2
 1471              	
 1472              	 .thumb
 1473 0a9a 07F18003 	 add r3,r7,#128
 1474 0a9e 1A60     	 str r2,[r3]
 1475              	 .loc 2 1783 0 discriminator 3
 1476 0aa0 07F18003 	 add r3,r7,#128
 1477 0aa4 1B68     	 ldr r3,[r3]
 1478              	.LBE283:
 1479              	.LBE282:
 1480              	 .loc 1 501 0 discriminator 3
 1481 0aa6 C7F88432 	 str r3,[r7,#644]
 502:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 503:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 504:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 505:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C3) >> 16u;
 506:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C3, R);
 507:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 508:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 509:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 510:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 511:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 512:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi3) =
 513:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1482              	 .loc 1 513 0 discriminator 3
 1483 0aaa D7F88432 	 ldr r3,[r7,#644]
 1484 0aae 1B0C     	 lsrs r3,r3,#16
 1485 0ab0 1B04     	 lsls r3,r3,#16
 1486 0ab2 D7F88822 	 ldr r2,[r7,#648]
 1487 0ab6 92B2     	 uxth r2,r2
 1488 0ab8 1343     	 orrs r3,r3,r2
 512:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1489              	 .loc 1 512 0 discriminator 3
 1490 0aba 1A46     	 mov r2,r3
 1491 0abc D7F8A432 	 ldr r3,[r7,#676]
 1492 0ac0 1A60     	 str r2,[r3]
 514:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 1493              	 .loc 1 514 0 discriminator 3
 1494 0ac2 D7F8A032 	 ldr r3,[r7,#672]
 1495 0ac6 9B00     	 lsls r3,r3,#2
 1496 0ac8 D7F8A422 	 ldr r2,[r7,#676]
 1497 0acc 1344     	 add r3,r3,r2
 1498 0ace C7F8A432 	 str r3,[r7,#676]
 388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1499              	 .loc 1 388 0 discriminator 3
 1500 0ad2 D7F8BC22 	 ldr r2,[r7,#700]
 1501 0ad6 D7F8A032 	 ldr r3,[r7,#672]
 1502 0ada 1344     	 add r3,r3,r2
 1503 0adc C7F8BC32 	 str r3,[r7,#700]
 1504              	.L35:
 388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 1505              	 .loc 1 388 0 is_stmt 0 discriminator 1
 1506 0ae0 07F10803 	 add r3,r7,#8
 1507 0ae4 D7F8BC22 	 ldr r2,[r7,#700]
 1508 0ae8 1B68     	 ldr r3,[r3]
 1509 0aea 9A42     	 cmp r2,r3
 1510 0aec FFF402AE 	 bcc .L51
 372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 1511              	 .loc 1 372 0 is_stmt 1 discriminator 2
 1512 0af0 D7F8B832 	 ldr r3,[r7,#696]
 1513 0af4 0133     	 adds r3,r3,#1
 1514 0af6 C7F8B832 	 str r3,[r7,#696]
 1515              	.L34:
 372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 1516              	 .loc 1 372 0 is_stmt 0 discriminator 1
 1517 0afa D7F8C432 	 ldr r3,[r7,#708]
 1518 0afe 5A1E     	 subs r2,r3,#1
 1519 0b00 D7F8B832 	 ldr r3,[r7,#696]
 1520 0b04 9A42     	 cmp r2,r3
 1521 0b06 BFF4A9AD 	 bcs .L52
 515:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 516:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 517:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 518:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2u;
 1522              	 .loc 1 518 0 is_stmt 1 discriminator 2
 1523 0b0a 3B46     	 mov r3,r7
 1524 0b0c 3A46     	 mov r2,r7
 1525 0b0e 1268     	 ldr r2,[r2]
 1526 0b10 9200     	 lsls r2,r2,#2
 1527 0b12 1A60     	 str r2,[r3]
 365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1528              	 .loc 1 365 0 discriminator 2
 1529 0b14 D7F8B432 	 ldr r3,[r7,#692]
 1530 0b18 9B08     	 lsrs r3,r3,#2
 1531 0b1a C7F8B432 	 str r3,[r7,#692]
 1532              	.L33:
 365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 1533              	 .loc 1 365 0 is_stmt 0 discriminator 1
 1534 0b1e D7F8B432 	 ldr r3,[r7,#692]
 1535 0b22 042B     	 cmp r3,#4
 1536 0b24 3FF68AAD 	 bhi .L53
 519:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 520:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 521:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 522:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 523:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 524:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 525:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 526:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 527:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 528:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 529:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
 1537              	 .loc 1 529 0 is_stmt 1
 1538 0b28 07F10803 	 add r3,r7,#8
 1539 0b2c 1B68     	 ldr r3,[r3]
 1540 0b2e 9B08     	 lsrs r3,r3,#2
 1541 0b30 C7F8B832 	 str r3,[r7,#696]
 530:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 531:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
 1542              	 .loc 1 531 0
 1543 0b34 07F11003 	 add r3,r7,#16
 1544 0b38 07F10C02 	 add r2,r7,#12
 1545 0b3c 1268     	 ldr r2,[r2]
 1546 0b3e 1A60     	 str r2,[r3]
 1547              	.L63:
 532:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 533:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 534:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 535:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 536:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 537:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 538:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
 539:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = *__SIMD32(ptr1)++;
 1548              	 .loc 1 539 0 discriminator 1
 1549 0b40 07F11002 	 add r2,r7,#16
 1550 0b44 1368     	 ldr r3,[r2]
 1551 0b46 191D     	 adds r1,r3,#4
 1552 0b48 1160     	 str r1,[r2]
 1553 0b4a 1B68     	 ldr r3,[r3]
 1554 0b4c C7F87832 	 str r3,[r7,#632]
 540:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 541:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
 542:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = *__SIMD32(ptr1)++;
 1555              	 .loc 1 542 0 discriminator 1
 1556 0b50 07F11002 	 add r2,r7,#16
 1557 0b54 1368     	 ldr r3,[r2]
 1558 0b56 191D     	 adds r1,r3,#4
 1559 0b58 1160     	 str r1,[r2]
 1560 0b5a 1B68     	 ldr r3,[r3]
 1561 0b5c C7F87432 	 str r3,[r7,#628]
 543:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 544:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
 545:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = *__SIMD32(ptr1)++;
 1562              	 .loc 1 545 0 discriminator 1
 1563 0b60 07F11002 	 add r2,r7,#16
 1564 0b64 1368     	 ldr r3,[r2]
 1565 0b66 191D     	 adds r1,r3,#4
 1566 0b68 1160     	 str r1,[r2]
 1567 0b6a 1B68     	 ldr r3,[r3]
 1568 0b6c C7F87032 	 str r3,[r7,#624]
 546:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 547:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
 548:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = *__SIMD32(ptr1)++;
 1569              	 .loc 1 548 0 discriminator 1
 1570 0b70 07F11002 	 add r2,r7,#16
 1571 0b74 1368     	 ldr r3,[r2]
 1572 0b76 191D     	 adds r1,r3,#4
 1573 0b78 1160     	 str r1,[r2]
 1574 0b7a 1B68     	 ldr r3,[r3]
 1575 0b7c C7F86C32 	 str r3,[r7,#620]
 549:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 550:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
 551:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 1576              	 .loc 1 551 0 discriminator 1
 1577 0b80 D7F87812 	 ldr r1,[r7,#632]
 1578 0b84 D7F87022 	 ldr r2,[r7,#624]
 1579 0b88 07F17C03 	 add r3,r7,#124
 1580 0b8c 1960     	 str r1,[r3]
 1581 0b8e 07F17803 	 add r3,r7,#120
 1582 0b92 1A60     	 str r2,[r3]
 1583              	.LBB284:
 1584              	.LBB285:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1585              	 .loc 2 1462 0 discriminator 1
 1586 0b94 07F17C03 	 add r3,r7,#124
 1587 0b98 1B68     	 ldr r3,[r3]
 1588 0b9a 07F17802 	 add r2,r7,#120
 1589 0b9e 1268     	 ldr r2,[r2]
 1590              	
 1591 0ba0 93FA12F2 	 qadd16 r2,r3,r2
 1592              	
 1593              	 .thumb
 1594 0ba4 07F17403 	 add r3,r7,#116
 1595 0ba8 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1596              	 .loc 2 1463 0 discriminator 1
 1597 0baa 07F17403 	 add r3,r7,#116
 1598 0bae 1B68     	 ldr r3,[r3]
 1599              	.LBE285:
 1600              	.LBE284:
 1601              	 .loc 1 551 0 discriminator 1
 1602 0bb0 C7F89432 	 str r3,[r7,#660]
 552:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 553:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 554:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 1603              	 .loc 1 554 0 discriminator 1
 1604 0bb4 D7F87412 	 ldr r1,[r7,#628]
 1605 0bb8 D7F86C22 	 ldr r2,[r7,#620]
 1606 0bbc 07F17003 	 add r3,r7,#112
 1607 0bc0 1960     	 str r1,[r3]
 1608 0bc2 07F16C03 	 add r3,r7,#108
 1609 0bc6 1A60     	 str r2,[r3]
 1610              	.LBB286:
 1611              	.LBB287:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1612              	 .loc 2 1462 0 discriminator 1
 1613 0bc8 07F17003 	 add r3,r7,#112
 1614 0bcc 1B68     	 ldr r3,[r3]
 1615 0bce 07F16C02 	 add r2,r7,#108
 1616 0bd2 1268     	 ldr r2,[r2]
 1617              	
 1618 0bd4 93FA12F2 	 qadd16 r2,r3,r2
 1619              	
 1620              	 .thumb
 1621 0bd8 07F16803 	 add r3,r7,#104
 1622 0bdc 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1623              	 .loc 2 1463 0 discriminator 1
 1624 0bde 07F16803 	 add r3,r7,#104
 1625 0be2 1B68     	 ldr r3,[r3]
 1626              	.LBE287:
 1627              	.LBE286:
 1628              	 .loc 1 554 0 discriminator 1
 1629 0be4 C7F89C32 	 str r3,[r7,#668]
 555:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 556:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
 557:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8u;
 1630              	 .loc 1 557 0 discriminator 1
 1631 0be8 07F11003 	 add r3,r7,#16
 1632 0bec 1B68     	 ldr r3,[r3]
 1633 0bee A3F11002 	 sub r2,r3,#16
 1634 0bf2 07F11003 	 add r3,r7,#16
 1635 0bf6 1A60     	 str r2,[r3]
 558:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 559:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 560:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 561:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 562:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHADD16(R, T);
 1636              	 .loc 1 562 0 discriminator 1
 1637 0bf8 07F11002 	 add r2,r7,#16
 1638 0bfc 1368     	 ldr r3,[r2]
 1639 0bfe 191D     	 adds r1,r3,#4
 1640 0c00 1160     	 str r1,[r2]
 1641 0c02 D7F89402 	 ldr r0,[r7,#660]
 1642 0c06 D7F89C12 	 ldr r1,[r7,#668]
 1643 0c0a 07F16402 	 add r2,r7,#100
 1644 0c0e 1060     	 str r0,[r2]
 1645 0c10 07F16002 	 add r2,r7,#96
 1646 0c14 1160     	 str r1,[r2]
 1647              	.LBB288:
 1648              	.LBB289:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1649              	 .loc 2 1470 0 discriminator 1
 1650 0c16 07F16402 	 add r2,r7,#100
 1651 0c1a 1268     	 ldr r2,[r2]
 1652 0c1c 07F16001 	 add r1,r7,#96
 1653 0c20 0968     	 ldr r1,[r1]
 1654              	
 1655 0c22 92FA21F1 	 shadd16 r1,r2,r1
 1656              	
 1657              	 .thumb
 1658 0c26 07F15C02 	 add r2,r7,#92
 1659 0c2a 1160     	 str r1,[r2]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1660              	 .loc 2 1471 0 discriminator 1
 1661 0c2c 07F15C02 	 add r2,r7,#92
 1662 0c30 1268     	 ldr r2,[r2]
 1663              	.LBE289:
 1664              	.LBE288:
 1665              	 .loc 1 562 0 discriminator 1
 1666 0c32 1A60     	 str r2,[r3]
 563:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 564:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 565:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 1667              	 .loc 1 565 0 discriminator 1
 1668 0c34 D7F87412 	 ldr r1,[r7,#628]
 1669 0c38 D7F86C22 	 ldr r2,[r7,#620]
 1670 0c3c 07F15803 	 add r3,r7,#88
 1671 0c40 1960     	 str r1,[r3]
 1672 0c42 07F15403 	 add r3,r7,#84
 1673 0c46 1A60     	 str r2,[r3]
 1674              	.LBB290:
 1675              	.LBB291:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1676              	 .loc 2 1462 0 discriminator 1
 1677 0c48 07F15803 	 add r3,r7,#88
 1678 0c4c 1B68     	 ldr r3,[r3]
 1679 0c4e 07F15402 	 add r2,r7,#84
 1680 0c52 1268     	 ldr r2,[r2]
 1681              	
 1682 0c54 93FA12F2 	 qadd16 r2,r3,r2
 1683              	
 1684              	 .thumb
 1685 0c58 07F15003 	 add r3,r7,#80
 1686 0c5c 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1687              	 .loc 2 1463 0 discriminator 1
 1688 0c5e 07F15003 	 add r3,r7,#80
 1689 0c62 1B68     	 ldr r3,[r3]
 1690              	.LBE291:
 1691              	.LBE290:
 1692              	 .loc 1 565 0 discriminator 1
 1693 0c64 C7F89C32 	 str r3,[r7,#668]
 566:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 567:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 568:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 569:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHSUB16(R, T);
 1694              	 .loc 1 569 0 discriminator 1
 1695 0c68 07F11002 	 add r2,r7,#16
 1696 0c6c 1368     	 ldr r3,[r2]
 1697 0c6e 191D     	 adds r1,r3,#4
 1698 0c70 1160     	 str r1,[r2]
 1699 0c72 D7F89402 	 ldr r0,[r7,#660]
 1700 0c76 D7F89C12 	 ldr r1,[r7,#668]
 1701 0c7a 07F14C02 	 add r2,r7,#76
 1702 0c7e 1060     	 str r0,[r2]
 1703 0c80 07F14802 	 add r2,r7,#72
 1704 0c84 1160     	 str r1,[r2]
 1705              	.LBB292:
 1706              	.LBB293:
1518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1707              	 .loc 2 1518 0 discriminator 1
 1708 0c86 07F14C02 	 add r2,r7,#76
 1709 0c8a 1268     	 ldr r2,[r2]
 1710 0c8c 07F14801 	 add r1,r7,#72
 1711 0c90 0968     	 ldr r1,[r1]
 1712              	
 1713 0c92 D2FA21F1 	 shsub16 r1,r2,r1
 1714              	
 1715              	 .thumb
 1716 0c96 07F14402 	 add r2,r7,#68
 1717 0c9a 1160     	 str r1,[r2]
1519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1718              	 .loc 2 1519 0 discriminator 1
 1719 0c9c 07F14402 	 add r2,r7,#68
 1720 0ca0 1268     	 ldr r2,[r2]
 1721              	.LBE293:
 1722              	.LBE292:
 1723              	 .loc 1 569 0 discriminator 1
 1724 0ca2 1A60     	 str r2,[r3]
 570:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 571:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
 572:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 1725              	 .loc 1 572 0 discriminator 1
 1726 0ca4 D7F87812 	 ldr r1,[r7,#632]
 1727 0ca8 D7F87022 	 ldr r2,[r7,#624]
 1728 0cac 07F14003 	 add r3,r7,#64
 1729 0cb0 1960     	 str r1,[r3]
 1730 0cb2 07F13C03 	 add r3,r7,#60
 1731 0cb6 1A60     	 str r2,[r3]
 1732              	.LBB294:
 1733              	.LBB295:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1734              	 .loc 2 1510 0 discriminator 1
 1735 0cb8 07F14003 	 add r3,r7,#64
 1736 0cbc 1B68     	 ldr r3,[r3]
 1737 0cbe 07F13C02 	 add r2,r7,#60
 1738 0cc2 1268     	 ldr r2,[r2]
 1739              	
 1740 0cc4 D3FA12F2 	 qsub16 r2,r3,r2
 1741              	
 1742              	 .thumb
 1743 0cc8 07F13803 	 add r3,r7,#56
 1744 0ccc 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1745              	 .loc 2 1511 0 discriminator 1
 1746 0cce 07F13803 	 add r3,r7,#56
 1747 0cd2 1B68     	 ldr r3,[r3]
 1748              	.LBE295:
 1749              	.LBE294:
 1750              	 .loc 1 572 0 discriminator 1
 1751 0cd4 C7F89832 	 str r3,[r7,#664]
 573:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 574:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 575:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
 576:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 1752              	 .loc 1 576 0 discriminator 1
 1753 0cd8 D7F87412 	 ldr r1,[r7,#628]
 1754 0cdc D7F86C22 	 ldr r2,[r7,#620]
 1755 0ce0 07F13403 	 add r3,r7,#52
 1756 0ce4 1960     	 str r1,[r3]
 1757 0ce6 07F13003 	 add r3,r7,#48
 1758 0cea 1A60     	 str r2,[r3]
 1759              	.LBB296:
 1760              	.LBB297:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1761              	 .loc 2 1510 0 discriminator 1
 1762 0cec 07F13403 	 add r3,r7,#52
 1763 0cf0 1B68     	 ldr r3,[r3]
 1764 0cf2 07F13002 	 add r2,r7,#48
 1765 0cf6 1268     	 ldr r2,[r2]
 1766              	
 1767 0cf8 D3FA12F2 	 qsub16 r2,r3,r2
 1768              	
 1769              	 .thumb
 1770 0cfc 07F12C03 	 add r3,r7,#44
 1771 0d00 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1772              	 .loc 2 1511 0 discriminator 1
 1773 0d02 07F12C03 	 add r3,r7,#44
 1774 0d06 1B68     	 ldr r3,[r3]
 1775              	.LBE297:
 1776              	.LBE296:
 1777              	 .loc 1 576 0 discriminator 1
 1778 0d08 C7F89032 	 str r3,[r7,#656]
 577:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 578:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 579:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 580:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 581:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 582:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHSAX(S, U);
 1779              	 .loc 1 582 0 discriminator 1
 1780 0d0c 07F11002 	 add r2,r7,#16
 1781 0d10 1368     	 ldr r3,[r2]
 1782 0d12 191D     	 adds r1,r3,#4
 1783 0d14 1160     	 str r1,[r2]
 1784 0d16 D7F89802 	 ldr r0,[r7,#664]
 1785 0d1a D7F89012 	 ldr r1,[r7,#656]
 1786 0d1e 07F12802 	 add r2,r7,#40
 1787 0d22 1060     	 str r0,[r2]
 1788 0d24 07F12402 	 add r2,r7,#36
 1789 0d28 1160     	 str r1,[r2]
 1790              	.LBB298:
 1791              	.LBB299:
1614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1792              	 .loc 2 1614 0 discriminator 1
 1793 0d2a 07F12802 	 add r2,r7,#40
 1794 0d2e 1268     	 ldr r2,[r2]
 1795 0d30 07F12401 	 add r1,r7,#36
 1796 0d34 0968     	 ldr r1,[r1]
 1797              	
 1798 0d36 E2FA21F1 	 shsax r1,r2,r1
 1799              	
 1800              	 .thumb
 1801 0d3a 07F12002 	 add r2,r7,#32
 1802 0d3e 1160     	 str r1,[r2]
1615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1803              	 .loc 2 1615 0 discriminator 1
 1804 0d40 07F12002 	 add r2,r7,#32
 1805 0d44 1268     	 ldr r2,[r2]
 1806              	.LBE299:
 1807              	.LBE298:
 1808              	 .loc 1 582 0 discriminator 1
 1809 0d46 1A60     	 str r2,[r3]
 583:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 584:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 585:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 586:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 587:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHASX(S, U);
 1810              	 .loc 1 587 0 discriminator 1
 1811 0d48 07F11002 	 add r2,r7,#16
 1812 0d4c 1368     	 ldr r3,[r2]
 1813 0d4e 191D     	 adds r1,r3,#4
 1814 0d50 1160     	 str r1,[r2]
 1815 0d52 D7F89802 	 ldr r0,[r7,#664]
 1816 0d56 D7F89012 	 ldr r1,[r7,#656]
 1817 0d5a 07F11C02 	 add r2,r7,#28
 1818 0d5e 1060     	 str r0,[r2]
 1819 0d60 07F11802 	 add r2,r7,#24
 1820 0d64 1160     	 str r1,[r2]
 1821              	.LBB300:
 1822              	.LBB301:
1566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1823              	 .loc 2 1566 0 discriminator 1
 1824 0d66 07F11C02 	 add r2,r7,#28
 1825 0d6a 1268     	 ldr r2,[r2]
 1826 0d6c 07F11801 	 add r1,r7,#24
 1827 0d70 0968     	 ldr r1,[r1]
 1828              	
 1829 0d72 A2FA21F1 	 shasx r1,r2,r1
 1830              	
 1831              	 .thumb
 1832 0d76 07F11402 	 add r2,r7,#20
 1833 0d7a 1160     	 str r1,[r2]
1567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1834              	 .loc 2 1567 0 discriminator 1
 1835 0d7c 07F11402 	 add r2,r7,#20
 1836 0d80 1268     	 ldr r2,[r2]
 1837              	.LBE301:
 1838              	.LBE300:
 1839              	 .loc 1 587 0 discriminator 1
 1840 0d82 1A60     	 str r2,[r3]
 588:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 589:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 590:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 591:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 592:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 593:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHASX(S, U);
 594:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 595:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 596:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 597:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 598:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHSAX(S, U);
 599:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 600:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
 601:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 602:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 1841              	 .loc 1 602 0 discriminator 1
 1842 0d84 D7F8B832 	 ldr r3,[r7,#696]
 1843 0d88 013B     	 subs r3,r3,#1
 1844 0d8a C7F8B832 	 str r3,[r7,#696]
 1845 0d8e D7F8B832 	 ldr r3,[r7,#696]
 1846 0d92 002B     	 cmp r3,#0
 1847 0d94 7FF4D4AE 	 bne .L63
 603:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 604:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 605:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 606:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 607:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 608:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
 609:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
 610:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 611:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 612:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 613:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 614:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Run the below code for Cortex-M0 */
 615:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 616:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t R0, R1, S0, S1, T0, T1, U0, U1;
 617:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
 618:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
 619:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 620:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 621:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 622:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 623:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 624:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 625:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 626:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 627:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 628:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 629:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2u;
 630:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 631:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 632:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0u;
 633:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 634:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 635:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0u;
 636:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 637:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 638:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 639:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 640:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 641:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 642:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 643:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 644:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 645:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 646:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 647:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 648:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 649:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 650:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 651:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 652:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 653:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 654:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 655:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2u] >> 2u;
 656:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2u) + 1u] >> 2u;
 657:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 658:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 659:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 660:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2u] >> 2u;
 661:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2u) + 1u] >> 2u;
 662:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 663:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) */
 664:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16u);
 665:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) */
 666:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16u);
 667:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 668:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc) */
 669:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16);
 670:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (xa - xc) */
 671:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16);
 672:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 673:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 674:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 675:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 676:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u] >> 2u;
 677:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u] >> 2u;
 678:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 679:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 680:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 681:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u] >> 2u;
 682:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1] >> 2u;
 683:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 684:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd) */
 685:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16u);
 686:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = (xb + xd) */
 687:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16u);
 688:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 689:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 690:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 691:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 692:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2u] = (R0 >> 1u) + (T0 >> 1u);
 693:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2u) + 1u] = (R1 >> 1u) + (T1 >> 1u);
 694:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 695:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd) */
 696:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) - (xb + xd) */
 697:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16u);
 698:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16u);
 699:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 700:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
 701:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2u * ic * 2u];
 702:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2u * ic * 2u) + 1];
 703:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 704:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 705:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16u);
 706:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 707:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16u);
 708:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 709:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 710:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 711:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 =  xb */
 712:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u] >> 2;
 713:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1] >> 2;
 714:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 715:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 716:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 717:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2u] = out1;
 718:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2u) + 1] = out2;
 719:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 720:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 721:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 722:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd */
 723:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u] >> 2;
 724:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1] >> 2;
 725:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd */
 726:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16);
 727:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = xb-xd */
 728:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16);
 729:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 730:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (ya-yc) + (xb- xd),  R0 = (xa-xc) - (yb-yd)) */
 731:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
 732:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
 733:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 734:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (ya-yc) - (xb- xd), S0 = (xa-xc) + (yb-yd)) */
 735:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT(((q31_t) S0 + T1), 16u);
 736:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT(((q31_t) S1 - T0), 16u);
 737:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 738:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
 739:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2u];
 740:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2u) + 1];
 741:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 742:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 743:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si1 * S1 + Co1 * S0) >> 16);
 744:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 745:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16);
 746:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 747:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 748:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2u] = out1;
 749:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2u) + 1] = out2;
 750:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 751:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
 752:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3u * (ic * 2u)];
 753:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3u * (ic * 2u)) + 1];
 754:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 755:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 756:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16u);
 757:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 758:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16u);
 759:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 760:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2u] = out1;
 761:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2u) + 1] = out2;
 762:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 763:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 764:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 765:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 766:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
 767:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1u;
 768:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 769:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 770:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 771:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 772:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 773:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 774:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 775:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 776:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 777:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 778:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2u;
 779:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 780:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 781:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4u; k > 4u; k >>= 2u)
 782:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 783:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 784:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 785:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2u;
 786:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0u;
 787:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 788:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0u; j <= (n2 - 1u); j++)
 789:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 790:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 791:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2u];
 792:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2u) + 1u];
 793:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2u * (ic * 2u)];
 794:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[(2u * (ic * 2u)) + 1u];
 795:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3u * (ic * 2u)];
 796:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3u * (ic * 2u)) + 1u];
 797:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 798:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 799:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 800:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 801:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 802:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 803:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 804:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
 805:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 806:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
 807:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
 808:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
 809:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 810:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 811:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 812:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2u];
 813:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2u) + 1u];
 814:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 815:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 816:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2u];
 817:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2u) + 1u];
 818:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 819:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
 820:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16);
 821:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16);
 822:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 823:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 =(xa - xc) */
 824:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16);
 825:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16);
 826:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 827:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 828:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 829:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2u];
 830:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2u) + 1u];
 831:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 832:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 833:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2u];
 834:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2u) + 1u];
 835:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 836:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 837:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
 838:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16);
 839:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16);
 840:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 841:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 842:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 843:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 844:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 845:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = ((R0 >> 1u) + (T0 >> 1u)) >> 1u;
 846:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = ((R1 >> 1u) + (T1 >> 1u)) >> 1u;
 847:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 848:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2u] = out1;
 849:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(2u * i0) + 1u] = out2;
 850:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 851:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 852:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1u) - (T0 >> 1u);
 853:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1u) - (T1 >> 1u);
 854:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 855:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 856:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16u);
 857:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 858:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 859:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16u);
 860:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 861:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 862:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 863:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2u];
 864:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2u) + 1u];
 865:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 866:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 867:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 868:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 869:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2u] = out1;
 870:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2u) + 1u] = out2;
 871:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 872:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 873:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 874:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 875:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2u];
 876:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2u) + 1u];
 877:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 878:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd */
 879:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16);
 880:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16);
 881:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 882:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) + (xb- xd), R1 = (xa-xc) - (yb-yd)) */
 883:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1u) - (T1 >> 1u);
 884:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1u) + (T0 >> 1u);
 885:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 886:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya-yc) - (xb- xd), S1 = (xa-xc) + (yb-yd)) */
 887:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1u) + (T1 >> 1u);
 888:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1u) - (T0 >> 1u);
 889:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 890:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 891:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 + Si1 * S1) >> 16u);
 892:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 893:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16u);
 894:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 895:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 896:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 897:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2u] = out1;
 898:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2u) + 1u] = out2;
 899:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 900:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 901:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16u);
 902:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 903:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16u);
 904:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 905:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 906:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2u] = out1;
 907:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2u) + 1u] = out2;
 908:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 909:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 910:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 911:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2u;
 912:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 913:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 914:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 915:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 916:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 917:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 918:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 919:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 920:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 921:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 922:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 923:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2u;
 924:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 925:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 926:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 927:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 928:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
 929:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 930:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 931:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 932:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 933:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 934:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 935:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 936:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 937:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 938:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2u];
 939:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2u) + 1u];
 940:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 941:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 942:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2u];
 943:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2u) + 1u];
 944:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 945:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
 946:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16u);
 947:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16u);
 948:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 949:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
 950:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16u);
 951:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16u);
 952:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 953:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 954:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 955:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u];
 956:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u];
 957:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 958:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u];
 959:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1u];
 960:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 961:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd)) */
 962:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16u);
 963:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16u);
 964:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 965:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 966:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 967:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 968:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2u] = (R0 >> 1u) + (T0 >> 1u);
 969:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2u) + 1u] = (R1 >> 1u) + (T1 >> 1u);
 970:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 971:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 972:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1u) - (T0 >> 1u);
 973:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1u) - (T1 >> 1u);
 974:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 975:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u];
 976:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u];
 977:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 978:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
 979:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 980:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 981:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2u] = R0;
 982:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2u) + 1u] = R1;
 983:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 984:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 985:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u];
 986:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1u];
 987:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd)  */
 988:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16u);
 989:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16u);
 990:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 991:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
 992:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 993:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 994:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2u] = (S0 >> 1u) + (T1 >> 1u);
 995:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2u) + 1u] = (S1 >> 1u) - (T0 >> 1u);
 996:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
 997:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
 998:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 999:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1000:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2u] = (S0 >> 1u) - (T1 >> 1u);
1001:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2u) + 1u] = (S1 >> 1u) + (T0 >> 1u);
1002:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1003:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1004:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1005:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
1006:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1007:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1008:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1009:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1010:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1011:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1012:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
1013:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1014:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** }
 1848              	 .loc 1 1014 0
 1849 0d98 07F53277 	 add r7,r7,#712
 1850              	.LCFI8:
 1851              	 .cfi_def_cfa_offset 8
 1852 0d9c BD46     	 mov sp,r7
 1853              	.LCFI9:
 1854              	 .cfi_def_cfa_register 13
 1855              	 
 1856 0d9e 90BC     	 pop {r4,r7}
 1857              	.LCFI10:
 1858              	 .cfi_restore 7
 1859              	 .cfi_restore 4
 1860              	 .cfi_def_cfa_offset 0
 1861 0da0 7047     	 bx lr
 1862              	 .cfi_endproc
 1863              	.LFE136:
 1865 0da2 00BF     	 .section .text.arm_radix4_butterfly_inverse_q15,"ax",%progbits
 1866              	 .align 2
 1867              	 .global arm_radix4_butterfly_inverse_q15
 1868              	 .thumb
 1869              	 .thumb_func
 1871              	arm_radix4_butterfly_inverse_q15:
 1872              	.LFB137:
1015:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1016:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1017:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /**
1018:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @brief  Core function for the Q15 CIFFT butterfly process.
1019:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in, out] *pSrc16          points to the in-place buffer of Q15 data type.
1020:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      fftLen           length of the FFT.
1021:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      *pCoef16         points to twiddle coefficient buffer.
1022:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs 
1023:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  * @return none.
1024:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****  */
1025:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1026:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** /*
1027:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Radix-4 IFFT algorithm used is :
1028:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1029:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * CIFFT uses same twiddle coefficients as CFFT function
1030:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
1031:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1032:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1033:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * IFFT is implemented with following changes in equations from FFT
1034:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1035:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Input real and imaginary data:
1036:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n) = xa + j * ya
1037:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n+N/4 ) = xb + j * yb
1038:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n+N/2 ) = xc + j * yc
1039:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(n+3N 4) = xd + j * yd
1040:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1041:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1042:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Output real and imaginary data:
1043:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r) = xa'+ j * ya'
1044:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r+1) = xb'+ j * yb'
1045:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r+2) = xc'+ j * yc'
1046:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * x(4r+3) = xd'+ j * yd'
1047:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1048:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1049:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Twiddle factors for radix-4 IFFT:
1050:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * Wn = co1 + j * (si1)
1051:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * W2n = co2 + j * (si2)
1052:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * W3n = co3 + j * (si3)
1053:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1054:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * The real and imaginary output values for the radix-4 butterfly are
1055:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xa' = xa + xb + xc + xd
1056:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * ya' = ya + yb + yc + yd
1057:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
1058:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
1059:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
1060:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
1061:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
1062:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
1063:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** *
1064:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** */
1065:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1066:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
1067:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pSrc16,
1068:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t fftLen,
1069:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t * pCoef16,
1070:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t twidCoefModifier)
1071:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** {
 1873              	 .loc 1 1071 0
 1874              	 .cfi_startproc
 1875              	 
 1876              	 
 1877              	 
 1878 0000 90B4     	 push {r4,r7}
 1879              	.LCFI11:
 1880              	 .cfi_def_cfa_offset 8
 1881              	 .cfi_offset 4,-8
 1882              	 .cfi_offset 7,-4
 1883 0002 ADF5327D 	 sub sp,sp,#712
 1884              	.LCFI12:
 1885              	 .cfi_def_cfa_offset 720
 1886 0006 00AF     	 add r7,sp,#0
 1887              	.LCFI13:
 1888              	 .cfi_def_cfa_register 7
 1889 0008 07F10C04 	 add r4,r7,#12
 1890 000c 2060     	 str r0,[r4]
 1891 000e 07F10800 	 add r0,r7,#8
 1892 0012 0160     	 str r1,[r0]
 1893 0014 391D     	 adds r1,r7,#4
 1894 0016 0A60     	 str r2,[r1]
 1895 0018 3A46     	 mov r2,r7
 1896 001a 1360     	 str r3,[r2]
1072:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1073:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
1074:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1075:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
1076:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1077:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q31_t R, S, T, U;
1078:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q31_t C1, C2, C3, out1, out2;
1079:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t n1, n2, ic, i0, j, k;
1080:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1081:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *ptr1;
1082:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi0;
1083:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi1;
1084:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi2;
1085:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t *pSi3;
1086:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1087:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q31_t xaya, xbyb, xcyc, xdyd;
1088:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1089:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1090:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1091:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1092:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1093:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1094:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 1897              	 .loc 1 1094 0
 1898 001c 07F10803 	 add r3,r7,#8
 1899 0020 1B68     	 ldr r3,[r3]
 1900 0022 C7F8C432 	 str r3,[r7,#708]
1095:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 1901              	 .loc 1 1095 0
 1902 0026 D7F8C432 	 ldr r3,[r7,#708]
 1903 002a C7F8A032 	 str r3,[r7,#672]
1096:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1097:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1098:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2u;
 1904              	 .loc 1 1098 0
 1905 002e D7F8C432 	 ldr r3,[r7,#708]
 1906 0032 9B08     	 lsrs r3,r3,#2
 1907 0034 C7F8C432 	 str r3,[r7,#708]
1099:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0u;
 1908              	 .loc 1 1101 0
 1909 0038 0023     	 movs r3,#0
 1910 003a C7F8C032 	 str r3,[r7,#704]
1102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 1911              	 .loc 1 1104 0
 1912 003e D7F8C432 	 ldr r3,[r7,#708]
 1913 0042 C7F8B832 	 str r3,[r7,#696]
1105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 1914              	 .loc 1 1106 0
 1915 0046 07F10C03 	 add r3,r7,#12
 1916 004a 1B68     	 ldr r3,[r3]
 1917 004c C7F8B032 	 str r3,[r7,#688]
1107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 1918              	 .loc 1 1107 0
 1919 0050 D7F8C432 	 ldr r3,[r7,#708]
 1920 0054 9B00     	 lsls r3,r3,#2
 1921 0056 D7F8B022 	 ldr r2,[r7,#688]
 1922 005a 1344     	 add r3,r3,r2
 1923 005c C7F8AC32 	 str r3,[r7,#684]
1108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 1924              	 .loc 1 1108 0
 1925 0060 D7F8C432 	 ldr r3,[r7,#708]
 1926 0064 9B00     	 lsls r3,r3,#2
 1927 0066 D7F8AC22 	 ldr r2,[r7,#684]
 1928 006a 1344     	 add r3,r3,r2
 1929 006c C7F8A832 	 str r3,[r7,#680]
1109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 1930              	 .loc 1 1109 0
 1931 0070 D7F8C432 	 ldr r3,[r7,#708]
 1932 0074 9B00     	 lsls r3,r3,#2
 1933 0076 D7F8A822 	 ldr r2,[r7,#680]
 1934 007a 1344     	 add r3,r3,r2
 1935 007c C7F8A432 	 str r3,[r7,#676]
 1936              	.L91:
1110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
1114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = _SIMD32_OFFSET(pSi0);
 1937              	 .loc 1 1120 0 discriminator 1
 1938 0080 D7F8B032 	 ldr r3,[r7,#688]
 1939 0084 1B68     	 ldr r3,[r3]
 1940 0086 C7F89C32 	 str r3,[r7,#668]
1121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1941              	 .loc 1 1121 0 discriminator 1
 1942 008a D7F89C32 	 ldr r3,[r7,#668]
 1943 008e C7F86832 	 str r3,[r7,#616]
 1944 0092 0023     	 movs r3,#0
 1945 0094 C7F86432 	 str r3,[r7,#612]
 1946              	.LBB302:
 1947              	.LBB303:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1948              	 .loc 2 1470 0 discriminator 1
 1949 0098 D7F86832 	 ldr r3,[r7,#616]
 1950 009c D7F86422 	 ldr r2,[r7,#612]
 1951              	
 1952 00a0 93FA22F3 	 shadd16 r3,r3,r2
 1953              	
 1954              	 .thumb
 1955 00a4 C7F86032 	 str r3,[r7,#608]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1956              	 .loc 2 1471 0 discriminator 1
 1957 00a8 D7F86032 	 ldr r3,[r7,#608]
 1958              	.LBE303:
 1959              	.LBE302:
 1960              	 .loc 1 1121 0 discriminator 1
 1961 00ac C7F89C32 	 str r3,[r7,#668]
1122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 1962              	 .loc 1 1122 0 discriminator 1
 1963 00b0 D7F89C32 	 ldr r3,[r7,#668]
 1964 00b4 C7F85C32 	 str r3,[r7,#604]
 1965 00b8 0023     	 movs r3,#0
 1966 00ba C7F85832 	 str r3,[r7,#600]
 1967              	.LBB304:
 1968              	.LBB305:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1969              	 .loc 2 1470 0 discriminator 1
 1970 00be D7F85C32 	 ldr r3,[r7,#604]
 1971 00c2 D7F85822 	 ldr r2,[r7,#600]
 1972              	
 1973 00c6 93FA22F3 	 shadd16 r3,r3,r2
 1974              	
 1975              	 .thumb
 1976 00ca C7F85432 	 str r3,[r7,#596]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1977              	 .loc 2 1471 0 discriminator 1
 1978 00ce D7F85432 	 ldr r3,[r7,#596]
 1979              	.LBE305:
 1980              	.LBE304:
 1981              	 .loc 1 1122 0 discriminator 1
 1982 00d2 C7F89C32 	 str r3,[r7,#668]
1123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = _SIMD32_OFFSET(pSi2);
 1983              	 .loc 1 1125 0 discriminator 1
 1984 00d6 D7F8A832 	 ldr r3,[r7,#680]
 1985 00da 1B68     	 ldr r3,[r3]
 1986 00dc C7F89832 	 str r3,[r7,#664]
1126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 1987              	 .loc 1 1126 0 discriminator 1
 1988 00e0 D7F89832 	 ldr r3,[r7,#664]
 1989 00e4 C7F85032 	 str r3,[r7,#592]
 1990 00e8 0023     	 movs r3,#0
 1991 00ea C7F84C32 	 str r3,[r7,#588]
 1992              	.LBB306:
 1993              	.LBB307:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1994              	 .loc 2 1470 0 discriminator 1
 1995 00ee D7F85032 	 ldr r3,[r7,#592]
 1996 00f2 D7F84C22 	 ldr r2,[r7,#588]
 1997              	
 1998 00f6 93FA22F3 	 shadd16 r3,r3,r2
 1999              	
 2000              	 .thumb
 2001 00fa C7F84832 	 str r3,[r7,#584]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2002              	 .loc 2 1471 0 discriminator 1
 2003 00fe D7F84832 	 ldr r3,[r7,#584]
 2004              	.LBE307:
 2005              	.LBE306:
 2006              	 .loc 1 1126 0 discriminator 1
 2007 0102 C7F89832 	 str r3,[r7,#664]
1127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 2008              	 .loc 1 1127 0 discriminator 1
 2009 0106 D7F89832 	 ldr r3,[r7,#664]
 2010 010a C7F84432 	 str r3,[r7,#580]
 2011 010e 0023     	 movs r3,#0
 2012 0110 C7F84032 	 str r3,[r7,#576]
 2013              	.LBB308:
 2014              	.LBB309:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2015              	 .loc 2 1470 0 discriminator 1
 2016 0114 D7F84432 	 ldr r3,[r7,#580]
 2017 0118 D7F84022 	 ldr r2,[r7,#576]
 2018              	
 2019 011c 93FA22F3 	 shadd16 r3,r3,r2
 2020              	
 2021              	 .thumb
 2022 0120 C7F83C32 	 str r3,[r7,#572]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2023              	 .loc 2 1471 0 discriminator 1
 2024 0124 D7F83C32 	 ldr r3,[r7,#572]
 2025              	.LBE309:
 2026              	.LBE308:
 2027              	 .loc 1 1127 0 discriminator 1
 2028 0128 C7F89832 	 str r3,[r7,#664]
1128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
1130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 2029              	 .loc 1 1130 0 discriminator 1
 2030 012c D7F89C22 	 ldr r2,[r7,#668]
 2031 0130 D7F89832 	 ldr r3,[r7,#664]
 2032 0134 C7F83822 	 str r2,[r7,#568]
 2033 0138 C7F83432 	 str r3,[r7,#564]
 2034              	.LBB310:
 2035              	.LBB311:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2036              	 .loc 2 1462 0 discriminator 1
 2037 013c D7F83832 	 ldr r3,[r7,#568]
 2038 0140 D7F83422 	 ldr r2,[r7,#564]
 2039              	
 2040 0144 93FA12F3 	 qadd16 r3,r3,r2
 2041              	
 2042              	 .thumb
 2043 0148 C7F83032 	 str r3,[r7,#560]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2044              	 .loc 2 1463 0 discriminator 1
 2045 014c D7F83032 	 ldr r3,[r7,#560]
 2046              	.LBE311:
 2047              	.LBE310:
 2048              	 .loc 1 1130 0 discriminator 1
 2049 0150 C7F89432 	 str r3,[r7,#660]
1131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
1133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 2050              	 .loc 1 1133 0 discriminator 1
 2051 0154 D7F89C22 	 ldr r2,[r7,#668]
 2052 0158 D7F89832 	 ldr r3,[r7,#664]
 2053 015c C7F82C22 	 str r2,[r7,#556]
 2054 0160 C7F82832 	 str r3,[r7,#552]
 2055              	.LBB312:
 2056              	.LBB313:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2057              	 .loc 2 1510 0 discriminator 1
 2058 0164 D7F82C32 	 ldr r3,[r7,#556]
 2059 0168 D7F82822 	 ldr r2,[r7,#552]
 2060              	
 2061 016c D3FA12F3 	 qsub16 r3,r3,r2
 2062              	
 2063              	 .thumb
 2064 0170 C7F82432 	 str r3,[r7,#548]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2065              	 .loc 2 1511 0 discriminator 1
 2066 0174 D7F82432 	 ldr r3,[r7,#548]
 2067              	.LBE313:
 2068              	.LBE312:
 2069              	 .loc 1 1133 0 discriminator 1
 2070 0178 C7F89832 	 str r3,[r7,#664]
1134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = _SIMD32_OFFSET(pSi1);
 2071              	 .loc 1 1137 0 discriminator 1
 2072 017c D7F8AC32 	 ldr r3,[r7,#684]
 2073 0180 1B68     	 ldr r3,[r3]
 2074 0182 C7F89C32 	 str r3,[r7,#668]
1138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 2075              	 .loc 1 1138 0 discriminator 1
 2076 0186 D7F89C32 	 ldr r3,[r7,#668]
 2077 018a C7F82032 	 str r3,[r7,#544]
 2078 018e 0023     	 movs r3,#0
 2079 0190 C7F81C32 	 str r3,[r7,#540]
 2080              	.LBB314:
 2081              	.LBB315:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2082              	 .loc 2 1470 0 discriminator 1
 2083 0194 D7F82032 	 ldr r3,[r7,#544]
 2084 0198 D7F81C22 	 ldr r2,[r7,#540]
 2085              	
 2086 019c 93FA22F3 	 shadd16 r3,r3,r2
 2087              	
 2088              	 .thumb
 2089 01a0 C7F81832 	 str r3,[r7,#536]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2090              	 .loc 2 1471 0 discriminator 1
 2091 01a4 D7F81832 	 ldr r3,[r7,#536]
 2092              	.LBE315:
 2093              	.LBE314:
 2094              	 .loc 1 1138 0 discriminator 1
 2095 01a8 C7F89C32 	 str r3,[r7,#668]
1139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 2096              	 .loc 1 1139 0 discriminator 1
 2097 01ac D7F89C32 	 ldr r3,[r7,#668]
 2098 01b0 C7F81432 	 str r3,[r7,#532]
 2099 01b4 0023     	 movs r3,#0
 2100 01b6 C7F81032 	 str r3,[r7,#528]
 2101              	.LBB316:
 2102              	.LBB317:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2103              	 .loc 2 1470 0 discriminator 1
 2104 01ba D7F81432 	 ldr r3,[r7,#532]
 2105 01be D7F81022 	 ldr r2,[r7,#528]
 2106              	
 2107 01c2 93FA22F3 	 shadd16 r3,r3,r2
 2108              	
 2109              	 .thumb
 2110 01c6 C7F80C32 	 str r3,[r7,#524]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2111              	 .loc 2 1471 0 discriminator 1
 2112 01ca D7F80C32 	 ldr r3,[r7,#524]
 2113              	.LBE317:
 2114              	.LBE316:
 2115              	 .loc 1 1139 0 discriminator 1
 2116 01ce C7F89C32 	 str r3,[r7,#668]
1140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = _SIMD32_OFFSET(pSi3);
 2117              	 .loc 1 1142 0 discriminator 1
 2118 01d2 D7F8A432 	 ldr r3,[r7,#676]
 2119 01d6 1B68     	 ldr r3,[r3]
 2120 01d8 C7F89032 	 str r3,[r7,#656]
1143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 2121              	 .loc 1 1143 0 discriminator 1
 2122 01dc D7F89032 	 ldr r3,[r7,#656]
 2123 01e0 C7F80832 	 str r3,[r7,#520]
 2124 01e4 0023     	 movs r3,#0
 2125 01e6 C7F80432 	 str r3,[r7,#516]
 2126              	.LBB318:
 2127              	.LBB319:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2128              	 .loc 2 1470 0 discriminator 1
 2129 01ea D7F80832 	 ldr r3,[r7,#520]
 2130 01ee D7F80422 	 ldr r2,[r7,#516]
 2131              	
 2132 01f2 93FA22F3 	 shadd16 r3,r3,r2
 2133              	
 2134              	 .thumb
 2135 01f6 C7F80032 	 str r3,[r7,#512]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2136              	 .loc 2 1471 0 discriminator 1
 2137 01fa D7F80032 	 ldr r3,[r7,#512]
 2138              	.LBE319:
 2139              	.LBE318:
 2140              	 .loc 1 1143 0 discriminator 1
 2141 01fe C7F89032 	 str r3,[r7,#656]
1144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 2142              	 .loc 1 1144 0 discriminator 1
 2143 0202 D7F89032 	 ldr r3,[r7,#656]
 2144 0206 C7F8FC31 	 str r3,[r7,#508]
 2145 020a 0023     	 movs r3,#0
 2146 020c C7F8F831 	 str r3,[r7,#504]
 2147              	.LBB320:
 2148              	.LBB321:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2149              	 .loc 2 1470 0 discriminator 1
 2150 0210 D7F8FC31 	 ldr r3,[r7,#508]
 2151 0214 D7F8F821 	 ldr r2,[r7,#504]
 2152              	
 2153 0218 93FA22F3 	 shadd16 r3,r3,r2
 2154              	
 2155              	 .thumb
 2156 021c C7F8F431 	 str r3,[r7,#500]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2157              	 .loc 2 1471 0 discriminator 1
 2158 0220 D7F8F431 	 ldr r3,[r7,#500]
 2159              	.LBE321:
 2160              	.LBE320:
 2161              	 .loc 1 1144 0 discriminator 1
 2162 0224 C7F89032 	 str r3,[r7,#656]
1145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
1147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 2163              	 .loc 1 1147 0 discriminator 1
 2164 0228 D7F89C22 	 ldr r2,[r7,#668]
 2165 022c D7F89032 	 ldr r3,[r7,#656]
 2166 0230 C7F8F021 	 str r2,[r7,#496]
 2167 0234 C7F8EC31 	 str r3,[r7,#492]
 2168              	.LBB322:
 2169              	.LBB323:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2170              	 .loc 2 1462 0 discriminator 1
 2171 0238 D7F8F031 	 ldr r3,[r7,#496]
 2172 023c D7F8EC21 	 ldr r2,[r7,#492]
 2173              	
 2174 0240 93FA12F3 	 qadd16 r3,r3,r2
 2175              	
 2176              	 .thumb
 2177 0244 C7F8E831 	 str r3,[r7,#488]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2178              	 .loc 2 1463 0 discriminator 1
 2179 0248 D7F8E831 	 ldr r3,[r7,#488]
 2180              	.LBE323:
 2181              	.LBE322:
 2182              	 .loc 1 1147 0 discriminator 1
 2183 024c C7F89C32 	 str r3,[r7,#668]
1148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1149:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1150:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1151:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1152:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi0) = __SHADD16(R, T);
 2184              	 .loc 1 1152 0 discriminator 1
 2185 0250 D7F89422 	 ldr r2,[r7,#660]
 2186 0254 D7F89C32 	 ldr r3,[r7,#668]
 2187 0258 C7F8E421 	 str r2,[r7,#484]
 2188 025c C7F8E031 	 str r3,[r7,#480]
 2189              	.LBB324:
 2190              	.LBB325:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2191              	 .loc 2 1470 0 discriminator 1
 2192 0260 D7F8E431 	 ldr r3,[r7,#484]
 2193 0264 D7F8E021 	 ldr r2,[r7,#480]
 2194              	
 2195 0268 93FA22F3 	 shadd16 r3,r3,r2
 2196              	
 2197              	 .thumb
 2198 026c C7F8DC31 	 str r3,[r7,#476]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2199              	 .loc 2 1471 0 discriminator 1
 2200 0270 D7F8DC31 	 ldr r3,[r7,#476]
 2201              	.LBE325:
 2202              	.LBE324:
 2203              	 .loc 1 1152 0 discriminator 1
 2204 0274 1A46     	 mov r2,r3
 2205 0276 D7F8B032 	 ldr r3,[r7,#688]
 2206 027a 1A60     	 str r2,[r3]
1153:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi0 += 2;
 2207              	 .loc 1 1153 0 discriminator 1
 2208 027c D7F8B032 	 ldr r3,[r7,#688]
 2209 0280 0433     	 adds r3,r3,#4
 2210 0282 C7F8B032 	 str r3,[r7,#688]
1154:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1155:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
1156:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 2211              	 .loc 1 1156 0 discriminator 1
 2212 0286 D7F89422 	 ldr r2,[r7,#660]
 2213 028a D7F89C32 	 ldr r3,[r7,#668]
 2214 028e C7F8D821 	 str r2,[r7,#472]
 2215 0292 C7F8D431 	 str r3,[r7,#468]
 2216              	.LBB326:
 2217              	.LBB327:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2218              	 .loc 2 1510 0 discriminator 1
 2219 0296 D7F8D831 	 ldr r3,[r7,#472]
 2220 029a D7F8D421 	 ldr r2,[r7,#468]
 2221              	
 2222 029e D3FA12F3 	 qsub16 r3,r3,r2
 2223              	
 2224              	 .thumb
 2225 02a2 C7F8D031 	 str r3,[r7,#464]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2226              	 .loc 2 1511 0 discriminator 1
 2227 02a6 D7F8D031 	 ldr r3,[r7,#464]
 2228              	.LBE327:
 2229              	.LBE326:
 2230              	 .loc 1 1156 0 discriminator 1
 2231 02aa C7F89432 	 str r3,[r7,#660]
1157:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1158:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
1159:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = _SIMD32_OFFSET(pCoef16 + (4u * ic));
 2232              	 .loc 1 1159 0 discriminator 1
 2233 02ae D7F8C032 	 ldr r3,[r7,#704]
 2234 02b2 DB00     	 lsls r3,r3,#3
 2235 02b4 3A1D     	 adds r2,r7,#4
 2236 02b6 1268     	 ldr r2,[r2]
 2237 02b8 1344     	 add r3,r3,r2
 2238 02ba 1B68     	 ldr r3,[r3]
 2239 02bc C7F88C32 	 str r3,[r7,#652]
1160:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1161:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1162:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1163:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1164:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C2, R) >> 16u;
 2240              	 .loc 1 1164 0 discriminator 1
 2241 02c0 D7F88C32 	 ldr r3,[r7,#652]
 2242 02c4 D7F89422 	 ldr r2,[r7,#660]
 2243 02c8 C7F8CC31 	 str r3,[r7,#460]
 2244 02cc 07F5E473 	 add r3,r7,#456
 2245 02d0 1A60     	 str r2,[r3]
 2246              	.LBB328:
 2247              	.LBB329:
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2248              	 .loc 2 1774 0 discriminator 1
 2249 02d2 D7F8CC31 	 ldr r3,[r7,#460]
 2250 02d6 07F5E472 	 add r2,r7,#456
 2251 02da 1268     	 ldr r2,[r2]
 2252              	
 2253 02dc 43FB02F2 	 smusd r2,r3,r2
 2254              	
 2255              	 .thumb
 2256 02e0 07F5E273 	 add r3,r7,#452
 2257 02e4 1A60     	 str r2,[r3]
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2258              	 .loc 2 1775 0 discriminator 1
 2259 02e6 07F5E273 	 add r3,r7,#452
 2260 02ea 1B68     	 ldr r3,[r3]
 2261              	.LBE329:
 2262              	.LBE328:
 2263              	 .loc 1 1164 0 discriminator 1
 2264 02ec 1B0C     	 lsrs r3,r3,#16
 2265 02ee C7F88832 	 str r3,[r7,#648]
1165:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1166:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C2, R);
 2266              	 .loc 1 1166 0 discriminator 1
 2267 02f2 D7F88C12 	 ldr r1,[r7,#652]
 2268 02f6 D7F89422 	 ldr r2,[r7,#660]
 2269 02fa 07F5E073 	 add r3,r7,#448
 2270 02fe 1960     	 str r1,[r3]
 2271 0300 07F5DE73 	 add r3,r7,#444
 2272 0304 1A60     	 str r2,[r3]
 2273              	.LBB330:
 2274              	.LBB331:
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2275              	 .loc 2 1716 0 discriminator 1
 2276 0306 07F5E073 	 add r3,r7,#448
 2277 030a 1B68     	 ldr r3,[r3]
 2278 030c 07F5DE72 	 add r2,r7,#444
 2279 0310 1268     	 ldr r2,[r2]
 2280              	
 2281 0312 23FB12F2 	 smuadx r2,r3,r2
 2282              	
 2283              	 .thumb
 2284 0316 07F5DC73 	 add r3,r7,#440
 2285 031a 1A60     	 str r2,[r3]
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2286              	 .loc 2 1717 0 discriminator 1
 2287 031c 07F5DC73 	 add r3,r7,#440
 2288 0320 1B68     	 ldr r3,[r3]
 2289              	.LBE331:
 2290              	.LBE330:
 2291              	 .loc 1 1166 0 discriminator 1
 2292 0322 C7F88432 	 str r3,[r7,#644]
1167:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1168:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1169:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1170:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1171:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C2, R) >> 16u;
1172:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1173:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C2), R);
1174:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1175:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1176:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1177:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1178:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
1179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = _SIMD32_OFFSET(pSi1);
 2293              	 .loc 1 1179 0 discriminator 1
 2294 0326 D7F8AC32 	 ldr r3,[r7,#684]
 2295 032a 1B68     	 ldr r3,[r3]
 2296 032c C7F89C32 	 str r3,[r7,#668]
1180:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 2297              	 .loc 1 1180 0 discriminator 1
 2298 0330 D7F89C22 	 ldr r2,[r7,#668]
 2299 0334 07F5DA73 	 add r3,r7,#436
 2300 0338 1A60     	 str r2,[r3]
 2301 033a 07F5D873 	 add r3,r7,#432
 2302 033e 0022     	 movs r2,#0
 2303 0340 1A60     	 str r2,[r3]
 2304              	.LBB332:
 2305              	.LBB333:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2306              	 .loc 2 1470 0 discriminator 1
 2307 0342 07F5DA73 	 add r3,r7,#436
 2308 0346 1B68     	 ldr r3,[r3]
 2309 0348 07F5D872 	 add r2,r7,#432
 2310 034c 1268     	 ldr r2,[r2]
 2311              	
 2312 034e 93FA22F2 	 shadd16 r2,r3,r2
 2313              	
 2314              	 .thumb
 2315 0352 07F5D673 	 add r3,r7,#428
 2316 0356 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2317              	 .loc 2 1471 0 discriminator 1
 2318 0358 07F5D673 	 add r3,r7,#428
 2319 035c 1B68     	 ldr r3,[r3]
 2320              	.LBE333:
 2321              	.LBE332:
 2322              	 .loc 1 1180 0 discriminator 1
 2323 035e C7F89C32 	 str r3,[r7,#668]
1181:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 2324              	 .loc 1 1181 0 discriminator 1
 2325 0362 D7F89C22 	 ldr r2,[r7,#668]
 2326 0366 07F5D473 	 add r3,r7,#424
 2327 036a 1A60     	 str r2,[r3]
 2328 036c 07F5D273 	 add r3,r7,#420
 2329 0370 0022     	 movs r2,#0
 2330 0372 1A60     	 str r2,[r3]
 2331              	.LBB334:
 2332              	.LBB335:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2333              	 .loc 2 1470 0 discriminator 1
 2334 0374 07F5D473 	 add r3,r7,#424
 2335 0378 1B68     	 ldr r3,[r3]
 2336 037a 07F5D272 	 add r2,r7,#420
 2337 037e 1268     	 ldr r2,[r2]
 2338              	
 2339 0380 93FA22F2 	 shadd16 r2,r3,r2
 2340              	
 2341              	 .thumb
 2342 0384 07F5D073 	 add r3,r7,#416
 2343 0388 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2344              	 .loc 2 1471 0 discriminator 1
 2345 038a 07F5D073 	 add r3,r7,#416
 2346 038e 1B68     	 ldr r3,[r3]
 2347              	.LBE335:
 2348              	.LBE334:
 2349              	 .loc 1 1181 0 discriminator 1
 2350 0390 C7F89C32 	 str r3,[r7,#668]
1182:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1183:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1184:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi1) =
1186:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 2351              	 .loc 1 1186 0 discriminator 1
 2352 0394 D7F88432 	 ldr r3,[r7,#644]
 2353 0398 1B0C     	 lsrs r3,r3,#16
 2354 039a 1B04     	 lsls r3,r3,#16
 2355 039c D7F88822 	 ldr r2,[r7,#648]
 2356 03a0 92B2     	 uxth r2,r2
 2357 03a2 1A43     	 orrs r2,r2,r3
1185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 2358              	 .loc 1 1185 0 discriminator 1
 2359 03a4 D7F8AC32 	 ldr r3,[r7,#684]
 2360 03a8 1A60     	 str r2,[r3]
1187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi1 += 2;
 2361              	 .loc 1 1187 0 discriminator 1
 2362 03aa D7F8AC32 	 ldr r3,[r7,#684]
 2363 03ae 0433     	 adds r3,r3,#4
 2364 03b0 C7F8AC32 	 str r3,[r7,#684]
1188:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1189:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1190:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
1191:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = _SIMD32_OFFSET(pSi3);
 2365              	 .loc 1 1191 0 discriminator 1
 2366 03b4 D7F8A432 	 ldr r3,[r7,#676]
 2367 03b8 1B68     	 ldr r3,[r3]
 2368 03ba C7F89032 	 str r3,[r7,#656]
1192:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 2369              	 .loc 1 1192 0 discriminator 1
 2370 03be D7F89022 	 ldr r2,[r7,#656]
 2371 03c2 07F5CE73 	 add r3,r7,#412
 2372 03c6 1A60     	 str r2,[r3]
 2373 03c8 07F5CC73 	 add r3,r7,#408
 2374 03cc 0022     	 movs r2,#0
 2375 03ce 1A60     	 str r2,[r3]
 2376              	.LBB336:
 2377              	.LBB337:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2378              	 .loc 2 1470 0 discriminator 1
 2379 03d0 07F5CE73 	 add r3,r7,#412
 2380 03d4 1B68     	 ldr r3,[r3]
 2381 03d6 07F5CC72 	 add r2,r7,#408
 2382 03da 1268     	 ldr r2,[r2]
 2383              	
 2384 03dc 93FA22F2 	 shadd16 r2,r3,r2
 2385              	
 2386              	 .thumb
 2387 03e0 07F5CA73 	 add r3,r7,#404
 2388 03e4 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2389              	 .loc 2 1471 0 discriminator 1
 2390 03e6 07F5CA73 	 add r3,r7,#404
 2391 03ea 1B68     	 ldr r3,[r3]
 2392              	.LBE337:
 2393              	.LBE336:
 2394              	 .loc 1 1192 0 discriminator 1
 2395 03ec C7F89032 	 str r3,[r7,#656]
1193:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 2396              	 .loc 1 1193 0 discriminator 1
 2397 03f0 D7F89022 	 ldr r2,[r7,#656]
 2398 03f4 07F5C873 	 add r3,r7,#400
 2399 03f8 1A60     	 str r2,[r3]
 2400 03fa 07F5C673 	 add r3,r7,#396
 2401 03fe 0022     	 movs r2,#0
 2402 0400 1A60     	 str r2,[r3]
 2403              	.LBB338:
 2404              	.LBB339:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2405              	 .loc 2 1470 0 discriminator 1
 2406 0402 07F5C873 	 add r3,r7,#400
 2407 0406 1B68     	 ldr r3,[r3]
 2408 0408 07F5C672 	 add r2,r7,#396
 2409 040c 1268     	 ldr r2,[r2]
 2410              	
 2411 040e 93FA22F2 	 shadd16 r2,r3,r2
 2412              	
 2413              	 .thumb
 2414 0412 07F5C473 	 add r3,r7,#392
 2415 0416 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2416              	 .loc 2 1471 0 discriminator 1
 2417 0418 07F5C473 	 add r3,r7,#392
 2418 041c 1B68     	 ldr r3,[r3]
 2419              	.LBE339:
 2420              	.LBE338:
 2421              	 .loc 1 1193 0 discriminator 1
 2422 041e C7F89032 	 str r3,[r7,#656]
1194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1195:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
1196:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 2423              	 .loc 1 1196 0 discriminator 1
 2424 0422 D7F89C12 	 ldr r1,[r7,#668]
 2425 0426 D7F89022 	 ldr r2,[r7,#656]
 2426 042a 07F5C273 	 add r3,r7,#388
 2427 042e 1960     	 str r1,[r3]
 2428 0430 07F5C073 	 add r3,r7,#384
 2429 0434 1A60     	 str r2,[r3]
 2430              	.LBB340:
 2431              	.LBB341:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2432              	 .loc 2 1510 0 discriminator 1
 2433 0436 07F5C273 	 add r3,r7,#388
 2434 043a 1B68     	 ldr r3,[r3]
 2435 043c 07F5C072 	 add r2,r7,#384
 2436 0440 1268     	 ldr r2,[r2]
 2437              	
 2438 0442 D3FA12F2 	 qsub16 r2,r3,r2
 2439              	
 2440              	 .thumb
 2441 0446 07F5BE73 	 add r3,r7,#380
 2442 044a 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2443              	 .loc 2 1511 0 discriminator 1
 2444 044c 07F5BE73 	 add r3,r7,#380
 2445 0450 1B68     	 ldr r3,[r3]
 2446              	.LBE341:
 2447              	.LBE340:
 2448              	 .loc 1 1196 0 discriminator 1
 2449 0452 C7F89C32 	 str r3,[r7,#668]
1197:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1198:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1199:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1200:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 2450              	 .loc 1 1201 0 discriminator 1
 2451 0456 D7F89812 	 ldr r1,[r7,#664]
 2452 045a D7F89C22 	 ldr r2,[r7,#668]
 2453 045e 07F5BC73 	 add r3,r7,#376
 2454 0462 1960     	 str r1,[r3]
 2455 0464 07F5BA73 	 add r3,r7,#372
 2456 0468 1A60     	 str r2,[r3]
 2457              	.LBB342:
 2458              	.LBB343:
1606:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2459              	 .loc 2 1606 0 discriminator 1
 2460 046a 07F5BC73 	 add r3,r7,#376
 2461 046e 1B68     	 ldr r3,[r3]
 2462 0470 07F5BA72 	 add r2,r7,#372
 2463 0474 1268     	 ldr r2,[r2]
 2464              	
 2465 0476 E3FA12F2 	 qsax r2,r3,r2
 2466              	
 2467              	 .thumb
 2468 047a 07F5B873 	 add r3,r7,#368
 2469 047e 1A60     	 str r2,[r3]
1607:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2470              	 .loc 2 1607 0 discriminator 1
 2471 0480 07F5B873 	 add r3,r7,#368
 2472 0484 1B68     	 ldr r3,[r3]
 2473              	.LBE343:
 2474              	.LBE342:
 2475              	 .loc 1 1201 0 discriminator 1
 2476 0486 C7F89432 	 str r3,[r7,#660]
1202:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) + (xb- xd),  (xa-xc) - (yb-yd)) */
1203:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 2477              	 .loc 1 1203 0 discriminator 1
 2478 048a D7F89812 	 ldr r1,[r7,#664]
 2479 048e D7F89C22 	 ldr r2,[r7,#668]
 2480 0492 07F5B673 	 add r3,r7,#364
 2481 0496 1960     	 str r1,[r3]
 2482 0498 07F5B473 	 add r3,r7,#360
 2483 049c 1A60     	 str r2,[r3]
 2484              	.LBB344:
 2485              	.LBB345:
1558:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2486              	 .loc 2 1558 0 discriminator 1
 2487 049e 07F5B673 	 add r3,r7,#364
 2488 04a2 1B68     	 ldr r3,[r3]
 2489 04a4 07F5B472 	 add r2,r7,#360
 2490 04a8 1268     	 ldr r2,[r2]
 2491              	
 2492 04aa A3FA12F2 	 qasx r2,r3,r2
 2493              	
 2494              	 .thumb
 2495 04ae 07F5B273 	 add r3,r7,#356
 2496 04b2 1A60     	 str r2,[r3]
1559:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2497              	 .loc 2 1559 0 discriminator 1
 2498 04b4 07F5B273 	 add r3,r7,#356
 2499 04b8 1B68     	 ldr r3,[r3]
 2500              	.LBE345:
 2501              	.LBE344:
 2502              	 .loc 1 1203 0 discriminator 1
 2503 04ba C7F89832 	 str r3,[r7,#664]
1204:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1205:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1206:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1207:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1208:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
1209:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1210:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
1211:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1212:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1213:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1214:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
1215:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = _SIMD32_OFFSET(pCoef16 + (2u * ic));
 2504              	 .loc 1 1215 0 discriminator 1
 2505 04be D7F8C032 	 ldr r3,[r7,#704]
 2506 04c2 9B00     	 lsls r3,r3,#2
 2507 04c4 3A1D     	 adds r2,r7,#4
 2508 04c6 1268     	 ldr r2,[r2]
 2509 04c8 1344     	 add r3,r3,r2
 2510 04ca 1B68     	 ldr r3,[r3]
 2511 04cc C7F88032 	 str r3,[r7,#640]
1216:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1217:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1218:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1219:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1220:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1221:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C1, S) >> 16u;
 2512              	 .loc 1 1221 0 discriminator 1
 2513 04d0 D7F88012 	 ldr r1,[r7,#640]
 2514 04d4 D7F89822 	 ldr r2,[r7,#664]
 2515 04d8 07F5B073 	 add r3,r7,#352
 2516 04dc 1960     	 str r1,[r3]
 2517 04de 07F5AE73 	 add r3,r7,#348
 2518 04e2 1A60     	 str r2,[r3]
 2519              	.LBB346:
 2520              	.LBB347:
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2521              	 .loc 2 1774 0 discriminator 1
 2522 04e4 07F5B073 	 add r3,r7,#352
 2523 04e8 1B68     	 ldr r3,[r3]
 2524 04ea 07F5AE72 	 add r2,r7,#348
 2525 04ee 1268     	 ldr r2,[r2]
 2526              	
 2527 04f0 43FB02F2 	 smusd r2,r3,r2
 2528              	
 2529              	 .thumb
 2530 04f4 07F5AC73 	 add r3,r7,#344
 2531 04f8 1A60     	 str r2,[r3]
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2532              	 .loc 2 1775 0 discriminator 1
 2533 04fa 07F5AC73 	 add r3,r7,#344
 2534 04fe 1B68     	 ldr r3,[r3]
 2535              	.LBE347:
 2536              	.LBE346:
 2537              	 .loc 1 1221 0 discriminator 1
 2538 0500 1B0C     	 lsrs r3,r3,#16
 2539 0502 C7F88832 	 str r3,[r7,#648]
1222:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1223:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C1, S);
 2540              	 .loc 1 1223 0 discriminator 1
 2541 0506 D7F88012 	 ldr r1,[r7,#640]
 2542 050a D7F89822 	 ldr r2,[r7,#664]
 2543 050e 07F5AA73 	 add r3,r7,#340
 2544 0512 1960     	 str r1,[r3]
 2545 0514 07F5A873 	 add r3,r7,#336
 2546 0518 1A60     	 str r2,[r3]
 2547              	.LBB348:
 2548              	.LBB349:
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2549              	 .loc 2 1716 0 discriminator 1
 2550 051a 07F5AA73 	 add r3,r7,#340
 2551 051e 1B68     	 ldr r3,[r3]
 2552 0520 07F5A872 	 add r2,r7,#336
 2553 0524 1268     	 ldr r2,[r2]
 2554              	
 2555 0526 23FB12F2 	 smuadx r2,r3,r2
 2556              	
 2557              	 .thumb
 2558 052a 07F5A673 	 add r3,r7,#332
 2559 052e 1A60     	 str r2,[r3]
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2560              	 .loc 2 1717 0 discriminator 1
 2561 0530 07F5A673 	 add r3,r7,#332
 2562 0534 1B68     	 ldr r3,[r3]
 2563              	.LBE349:
 2564              	.LBE348:
 2565              	 .loc 1 1223 0 discriminator 1
 2566 0536 C7F88432 	 str r3,[r7,#644]
1224:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1225:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1226:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1227:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1228:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C1, S) >> 16u;
1229:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1230:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C1), S);
1231:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1232:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1233:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1234:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1235:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi2) =
1236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF);
 2567              	 .loc 1 1236 0 discriminator 1
 2568 053a D7F88432 	 ldr r3,[r7,#644]
 2569 053e 1B0C     	 lsrs r3,r3,#16
 2570 0540 1B04     	 lsls r3,r3,#16
 2571 0542 D7F88822 	 ldr r2,[r7,#648]
 2572 0546 92B2     	 uxth r2,r2
 2573 0548 1343     	 orrs r3,r3,r2
1235:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF);
 2574              	 .loc 1 1235 0 discriminator 1
 2575 054a 1A46     	 mov r2,r3
 2576 054c D7F8A832 	 ldr r3,[r7,#680]
 2577 0550 1A60     	 str r2,[r3]
1237:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi2 += 2;
 2578              	 .loc 1 1237 0 discriminator 1
 2579 0552 D7F8A832 	 ldr r3,[r7,#680]
 2580 0556 0433     	 adds r3,r3,#4
 2581 0558 C7F8A832 	 str r3,[r7,#680]
1238:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1239:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1240:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
1241:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = _SIMD32_OFFSET(pCoef16 + (6u * ic));
 2582              	 .loc 1 1241 0 discriminator 1
 2583 055c D7F8C022 	 ldr r2,[r7,#704]
 2584 0560 1346     	 mov r3,r2
 2585 0562 5B00     	 lsls r3,r3,#1
 2586 0564 1344     	 add r3,r3,r2
 2587 0566 9B00     	 lsls r3,r3,#2
 2588 0568 1A46     	 mov r2,r3
 2589 056a 3B1D     	 adds r3,r7,#4
 2590 056c 1B68     	 ldr r3,[r3]
 2591 056e 1344     	 add r3,r3,r2
 2592 0570 1B68     	 ldr r3,[r3]
 2593 0572 C7F87C32 	 str r3,[r7,#636]
1242:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1243:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1244:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1245:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1246:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1247:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C3, R) >> 16u;
 2594              	 .loc 1 1247 0 discriminator 1
 2595 0576 D7F87C12 	 ldr r1,[r7,#636]
 2596 057a D7F89422 	 ldr r2,[r7,#660]
 2597 057e 07F5A473 	 add r3,r7,#328
 2598 0582 1960     	 str r1,[r3]
 2599 0584 07F5A273 	 add r3,r7,#324
 2600 0588 1A60     	 str r2,[r3]
 2601              	.LBB350:
 2602              	.LBB351:
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2603              	 .loc 2 1774 0 discriminator 1
 2604 058a 07F5A473 	 add r3,r7,#328
 2605 058e 1B68     	 ldr r3,[r3]
 2606 0590 07F5A272 	 add r2,r7,#324
 2607 0594 1268     	 ldr r2,[r2]
 2608              	
 2609 0596 43FB02F2 	 smusd r2,r3,r2
 2610              	
 2611              	 .thumb
 2612 059a 07F5A073 	 add r3,r7,#320
 2613 059e 1A60     	 str r2,[r3]
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2614              	 .loc 2 1775 0 discriminator 1
 2615 05a0 07F5A073 	 add r3,r7,#320
 2616 05a4 1B68     	 ldr r3,[r3]
 2617              	.LBE351:
 2618              	.LBE350:
 2619              	 .loc 1 1247 0 discriminator 1
 2620 05a6 1B0C     	 lsrs r3,r3,#16
 2621 05a8 C7F88832 	 str r3,[r7,#648]
1248:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1249:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C3, R);
 2622              	 .loc 1 1249 0 discriminator 1
 2623 05ac D7F87C12 	 ldr r1,[r7,#636]
 2624 05b0 D7F89422 	 ldr r2,[r7,#660]
 2625 05b4 07F59E73 	 add r3,r7,#316
 2626 05b8 1960     	 str r1,[r3]
 2627 05ba 07F59C73 	 add r3,r7,#312
 2628 05be 1A60     	 str r2,[r3]
 2629              	.LBB352:
 2630              	.LBB353:
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2631              	 .loc 2 1716 0 discriminator 1
 2632 05c0 07F59E73 	 add r3,r7,#316
 2633 05c4 1B68     	 ldr r3,[r3]
 2634 05c6 07F59C72 	 add r2,r7,#312
 2635 05ca 1268     	 ldr r2,[r2]
 2636              	
 2637 05cc 23FB12F2 	 smuadx r2,r3,r2
 2638              	
 2639              	 .thumb
 2640 05d0 07F59A73 	 add r3,r7,#308
 2641 05d4 1A60     	 str r2,[r3]
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2642              	 .loc 2 1717 0 discriminator 1
 2643 05d6 07F59A73 	 add r3,r7,#308
 2644 05da 1B68     	 ldr r3,[r3]
 2645              	.LBE353:
 2646              	.LBE352:
 2647              	 .loc 1 1249 0 discriminator 1
 2648 05dc C7F88432 	 str r3,[r7,#644]
1250:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1251:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1252:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1253:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1254:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C3, R) >> 16u;
1255:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1256:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C3), R);
1257:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1258:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1259:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1260:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1261:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     _SIMD32_OFFSET(pSi3) =
1262:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 2649              	 .loc 1 1262 0 discriminator 1
 2650 05e0 D7F88432 	 ldr r3,[r7,#644]
 2651 05e4 1B0C     	 lsrs r3,r3,#16
 2652 05e6 1B04     	 lsls r3,r3,#16
 2653 05e8 D7F88822 	 ldr r2,[r7,#648]
 2654 05ec 92B2     	 uxth r2,r2
 2655 05ee 1343     	 orrs r3,r3,r2
1261:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 2656              	 .loc 1 1261 0 discriminator 1
 2657 05f0 1A46     	 mov r2,r3
 2658 05f2 D7F8A432 	 ldr r3,[r7,#676]
 2659 05f6 1A60     	 str r2,[r3]
1263:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSi3 += 2;
 2660              	 .loc 1 1263 0 discriminator 1
 2661 05f8 D7F8A432 	 ldr r3,[r7,#676]
 2662 05fc 0433     	 adds r3,r3,#4
 2663 05fe C7F8A432 	 str r3,[r7,#676]
1264:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1265:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1266:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 2664              	 .loc 1 1266 0 discriminator 1
 2665 0602 3B46     	 mov r3,r7
 2666 0604 D7F8C022 	 ldr r2,[r7,#704]
 2667 0608 1B68     	 ldr r3,[r3]
 2668 060a 1344     	 add r3,r3,r2
 2669 060c C7F8C032 	 str r3,[r7,#704]
1267:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1268:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 2670              	 .loc 1 1268 0 discriminator 1
 2671 0610 D7F8B832 	 ldr r3,[r7,#696]
 2672 0614 013B     	 subs r3,r3,#1
 2673 0616 C7F8B832 	 str r3,[r7,#696]
 2674 061a D7F8B832 	 ldr r3,[r7,#696]
 2675 061e 002B     	 cmp r3,#0
 2676 0620 7FF42EAD 	 bne .L91
1269:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1270:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
1272:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1273:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1274:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
1275:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1276:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1277:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2u;
 2677              	 .loc 1 1277 0
 2678 0624 3B46     	 mov r3,r7
 2679 0626 3A46     	 mov r2,r7
 2680 0628 1268     	 ldr r2,[r2]
 2681 062a 9200     	 lsls r2,r2,#2
 2682 062c 1A60     	 str r2,[r3]
1278:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1279:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4u; k > 4u; k >>= 2u)
 2683              	 .loc 1 1280 0
 2684 062e 07F10803 	 add r3,r7,#8
 2685 0632 1B68     	 ldr r3,[r3]
 2686 0634 9B08     	 lsrs r3,r3,#2
 2687 0636 C7F8B432 	 str r3,[r7,#692]
 2688 063a 70E2     	 b .L92
 2689              	.L112:
1281:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1282:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1283:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 2690              	 .loc 1 1283 0
 2691 063c D7F8C432 	 ldr r3,[r7,#708]
 2692 0640 C7F8A032 	 str r3,[r7,#672]
1284:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2u;
 2693              	 .loc 1 1284 0
 2694 0644 D7F8C432 	 ldr r3,[r7,#708]
 2695 0648 9B08     	 lsrs r3,r3,#2
 2696 064a C7F8C432 	 str r3,[r7,#708]
1285:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0u;
 2697              	 .loc 1 1285 0
 2698 064e 0023     	 movs r3,#0
 2699 0650 C7F8C032 	 str r3,[r7,#704]
1286:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0u; j <= (n2 - 1u); j++)
 2700              	 .loc 1 1287 0
 2701 0654 0023     	 movs r3,#0
 2702 0656 C7F8B832 	 str r3,[r7,#696]
 2703 065a 4EE2     	 b .L93
 2704              	.L111:
1288:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1289:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1290:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = _SIMD32_OFFSET(pCoef16 + (2u * ic));
 2705              	 .loc 1 1290 0
 2706 065c D7F8C032 	 ldr r3,[r7,#704]
 2707 0660 9B00     	 lsls r3,r3,#2
 2708 0662 3A1D     	 adds r2,r7,#4
 2709 0664 1268     	 ldr r2,[r2]
 2710 0666 1344     	 add r3,r3,r2
 2711 0668 1B68     	 ldr r3,[r3]
 2712 066a C7F88032 	 str r3,[r7,#640]
1291:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = _SIMD32_OFFSET(pCoef16 + (4u * ic));
 2713              	 .loc 1 1291 0
 2714 066e D7F8C032 	 ldr r3,[r7,#704]
 2715 0672 DB00     	 lsls r3,r3,#3
 2716 0674 3A1D     	 adds r2,r7,#4
 2717 0676 1268     	 ldr r2,[r2]
 2718 0678 1344     	 add r3,r3,r2
 2719 067a 1B68     	 ldr r3,[r3]
 2720 067c C7F88C32 	 str r3,[r7,#652]
1292:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = _SIMD32_OFFSET(pCoef16 + (6u * ic));
 2721              	 .loc 1 1292 0
 2722 0680 D7F8C022 	 ldr r2,[r7,#704]
 2723 0684 1346     	 mov r3,r2
 2724 0686 5B00     	 lsls r3,r3,#1
 2725 0688 1344     	 add r3,r3,r2
 2726 068a 9B00     	 lsls r3,r3,#2
 2727 068c 1A46     	 mov r2,r3
 2728 068e 3B1D     	 adds r3,r7,#4
 2729 0690 1B68     	 ldr r3,[r3]
 2730 0692 1344     	 add r3,r3,r2
 2731 0694 1B68     	 ldr r3,[r3]
 2732 0696 C7F87C32 	 str r3,[r7,#636]
1293:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1294:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1295:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 2733              	 .loc 1 1295 0
 2734 069a 3B46     	 mov r3,r7
 2735 069c D7F8C022 	 ldr r2,[r7,#704]
 2736 06a0 1B68     	 ldr r3,[r3]
 2737 06a2 1344     	 add r3,r3,r2
 2738 06a4 C7F8C032 	 str r3,[r7,#704]
1296:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1297:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
 2739              	 .loc 1 1297 0
 2740 06a8 D7F8B832 	 ldr r3,[r7,#696]
 2741 06ac 9B00     	 lsls r3,r3,#2
 2742 06ae 07F10C02 	 add r2,r7,#12
 2743 06b2 1268     	 ldr r2,[r2]
 2744 06b4 1344     	 add r3,r3,r2
 2745 06b6 C7F8B032 	 str r3,[r7,#688]
1298:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 2746              	 .loc 1 1298 0
 2747 06ba D7F8C432 	 ldr r3,[r7,#708]
 2748 06be 9B00     	 lsls r3,r3,#2
 2749 06c0 D7F8B022 	 ldr r2,[r7,#688]
 2750 06c4 1344     	 add r3,r3,r2
 2751 06c6 C7F8AC32 	 str r3,[r7,#684]
1299:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 2752              	 .loc 1 1299 0
 2753 06ca D7F8C432 	 ldr r3,[r7,#708]
 2754 06ce 9B00     	 lsls r3,r3,#2
 2755 06d0 D7F8AC22 	 ldr r2,[r7,#684]
 2756 06d4 1344     	 add r3,r3,r2
 2757 06d6 C7F8A832 	 str r3,[r7,#680]
1300:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 2758              	 .loc 1 1300 0
 2759 06da D7F8C432 	 ldr r3,[r7,#708]
 2760 06de 9B00     	 lsls r3,r3,#2
 2761 06e0 D7F8A822 	 ldr r2,[r7,#680]
 2762 06e4 1344     	 add r3,r3,r2
 2763 06e6 C7F8A432 	 str r3,[r7,#676]
1301:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1302:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 2764              	 .loc 1 1303 0
 2765 06ea D7F8B832 	 ldr r3,[r7,#696]
 2766 06ee C7F8BC32 	 str r3,[r7,#700]
 2767 06f2 F5E1     	 b .L94
 2768              	.L110:
1304:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1305:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1306:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1307:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = _SIMD32_OFFSET(pSi0);
 2769              	 .loc 1 1307 0 discriminator 3
 2770 06f4 D7F8B032 	 ldr r3,[r7,#688]
 2771 06f8 1B68     	 ldr r3,[r3]
 2772 06fa C7F89C32 	 str r3,[r7,#668]
1308:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1309:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1310:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = _SIMD32_OFFSET(pSi2);
 2773              	 .loc 1 1310 0 discriminator 3
 2774 06fe D7F8A832 	 ldr r3,[r7,#680]
 2775 0702 1B68     	 ldr r3,[r3]
 2776 0704 C7F89832 	 str r3,[r7,#664]
1311:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1312:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
1313:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 2777              	 .loc 1 1313 0 discriminator 3
 2778 0708 D7F89C12 	 ldr r1,[r7,#668]
 2779 070c D7F89822 	 ldr r2,[r7,#664]
 2780 0710 07F59873 	 add r3,r7,#304
 2781 0714 1960     	 str r1,[r3]
 2782 0716 07F59673 	 add r3,r7,#300
 2783 071a 1A60     	 str r2,[r3]
 2784              	.LBB354:
 2785              	.LBB355:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2786              	 .loc 2 1462 0 discriminator 3
 2787 071c 07F59873 	 add r3,r7,#304
 2788 0720 1B68     	 ldr r3,[r3]
 2789 0722 07F59672 	 add r2,r7,#300
 2790 0726 1268     	 ldr r2,[r2]
 2791              	
 2792 0728 93FA12F2 	 qadd16 r2,r3,r2
 2793              	
 2794              	 .thumb
 2795 072c 07F59473 	 add r3,r7,#296
 2796 0730 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2797              	 .loc 2 1463 0 discriminator 3
 2798 0732 07F59473 	 add r3,r7,#296
 2799 0736 1B68     	 ldr r3,[r3]
 2800              	.LBE355:
 2801              	.LBE354:
 2802              	 .loc 1 1313 0 discriminator 3
 2803 0738 C7F89432 	 str r3,[r7,#660]
1314:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1315:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
1316:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 2804              	 .loc 1 1316 0 discriminator 3
 2805 073c D7F89C12 	 ldr r1,[r7,#668]
 2806 0740 D7F89822 	 ldr r2,[r7,#664]
 2807 0744 07F59273 	 add r3,r7,#292
 2808 0748 1960     	 str r1,[r3]
 2809 074a 07F59073 	 add r3,r7,#288
 2810 074e 1A60     	 str r2,[r3]
 2811              	.LBB356:
 2812              	.LBB357:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2813              	 .loc 2 1510 0 discriminator 3
 2814 0750 07F59273 	 add r3,r7,#292
 2815 0754 1B68     	 ldr r3,[r3]
 2816 0756 07F59072 	 add r2,r7,#288
 2817 075a 1268     	 ldr r2,[r2]
 2818              	
 2819 075c D3FA12F2 	 qsub16 r2,r3,r2
 2820              	
 2821              	 .thumb
 2822 0760 07F58E73 	 add r3,r7,#284
 2823 0764 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2824              	 .loc 2 1511 0 discriminator 3
 2825 0766 07F58E73 	 add r3,r7,#284
 2826 076a 1B68     	 ldr r3,[r3]
 2827              	.LBE357:
 2828              	.LBE356:
 2829              	 .loc 1 1316 0 discriminator 3
 2830 076c C7F89832 	 str r3,[r7,#664]
1317:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1318:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1319:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1320:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = _SIMD32_OFFSET(pSi1);
 2831              	 .loc 1 1320 0 discriminator 3
 2832 0770 D7F8AC32 	 ldr r3,[r7,#684]
 2833 0774 1B68     	 ldr r3,[r3]
 2834 0776 C7F89C32 	 str r3,[r7,#668]
1321:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1322:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1323:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U = _SIMD32_OFFSET(pSi3);
 2835              	 .loc 1 1323 0 discriminator 3
 2836 077a D7F8A432 	 ldr r3,[r7,#676]
 2837 077e 1B68     	 ldr r3,[r3]
 2838 0780 C7F89032 	 str r3,[r7,#656]
1324:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1325:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
1326:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 2839              	 .loc 1 1326 0 discriminator 3
 2840 0784 D7F89C12 	 ldr r1,[r7,#668]
 2841 0788 D7F89022 	 ldr r2,[r7,#656]
 2842 078c 07F58C73 	 add r3,r7,#280
 2843 0790 1960     	 str r1,[r3]
 2844 0792 07F58A73 	 add r3,r7,#276
 2845 0796 1A60     	 str r2,[r3]
 2846              	.LBB358:
 2847              	.LBB359:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2848              	 .loc 2 1462 0 discriminator 3
 2849 0798 07F58C73 	 add r3,r7,#280
 2850 079c 1B68     	 ldr r3,[r3]
 2851 079e 07F58A72 	 add r2,r7,#276
 2852 07a2 1268     	 ldr r2,[r2]
 2853              	
 2854 07a4 93FA12F2 	 qadd16 r2,r3,r2
 2855              	
 2856              	 .thumb
 2857 07a8 07F58873 	 add r3,r7,#272
 2858 07ac 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2859              	 .loc 2 1463 0 discriminator 3
 2860 07ae 07F58873 	 add r3,r7,#272
 2861 07b2 1B68     	 ldr r3,[r3]
 2862              	.LBE359:
 2863              	.LBE358:
 2864              	 .loc 1 1326 0 discriminator 3
 2865 07b4 C7F89C32 	 str r3,[r7,#668]
1327:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1328:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1329:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1330:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1331:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1332:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 2866              	 .loc 1 1332 0 discriminator 3
 2867 07b8 D7F89412 	 ldr r1,[r7,#660]
 2868 07bc D7F89C22 	 ldr r2,[r7,#668]
 2869 07c0 07F58673 	 add r3,r7,#268
 2870 07c4 1960     	 str r1,[r3]
 2871 07c6 07F58473 	 add r3,r7,#264
 2872 07ca 1A60     	 str r2,[r3]
 2873              	.LBB360:
 2874              	.LBB361:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2875              	 .loc 2 1470 0 discriminator 3
 2876 07cc 07F58673 	 add r3,r7,#268
 2877 07d0 1B68     	 ldr r3,[r3]
 2878 07d2 07F58472 	 add r2,r7,#264
 2879 07d6 1268     	 ldr r2,[r2]
 2880              	
 2881 07d8 93FA22F2 	 shadd16 r2,r3,r2
 2882              	
 2883              	 .thumb
 2884 07dc 07F58273 	 add r3,r7,#260
 2885 07e0 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2886              	 .loc 2 1471 0 discriminator 3
 2887 07e2 07F58273 	 add r3,r7,#260
 2888 07e6 1B68     	 ldr r3,[r3]
 2889              	.LBE361:
 2890              	.LBE360:
 2891              	 .loc 1 1332 0 discriminator 3
 2892 07e8 C7F88832 	 str r3,[r7,#648]
1333:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 2893              	 .loc 1 1333 0 discriminator 3
 2894 07ec D7F88822 	 ldr r2,[r7,#648]
 2895 07f0 07F58073 	 add r3,r7,#256
 2896 07f4 1A60     	 str r2,[r3]
 2897 07f6 07F1FC03 	 add r3,r7,#252
 2898 07fa 0022     	 movs r2,#0
 2899 07fc 1A60     	 str r2,[r3]
 2900              	.LBB362:
 2901              	.LBB363:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2902              	 .loc 2 1470 0 discriminator 3
 2903 07fe 07F58073 	 add r3,r7,#256
 2904 0802 1B68     	 ldr r3,[r3]
 2905 0804 07F1FC02 	 add r2,r7,#252
 2906 0808 1268     	 ldr r2,[r2]
 2907              	
 2908 080a 93FA22F2 	 shadd16 r2,r3,r2
 2909              	
 2910              	 .thumb
 2911 080e 07F1F803 	 add r3,r7,#248
 2912 0812 1A60     	 str r2,[r3]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2913              	 .loc 2 1471 0 discriminator 3
 2914 0814 07F1F803 	 add r3,r7,#248
 2915 0818 1B68     	 ldr r3,[r3]
 2916              	.LBE363:
 2917              	.LBE362:
 2918              	 .loc 1 1333 0 discriminator 3
 2919 081a C7F88832 	 str r3,[r7,#648]
1334:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi0) = out1;
 2920              	 .loc 1 1334 0 discriminator 3
 2921 081e D7F8B032 	 ldr r3,[r7,#688]
 2922 0822 D7F88822 	 ldr r2,[r7,#648]
 2923 0826 1A60     	 str r2,[r3]
1335:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 2924              	 .loc 1 1335 0 discriminator 3
 2925 0828 D7F8A032 	 ldr r3,[r7,#672]
 2926 082c 9B00     	 lsls r3,r3,#2
 2927 082e D7F8B022 	 ldr r2,[r7,#688]
 2928 0832 1344     	 add r3,r3,r2
 2929 0834 C7F8B032 	 str r3,[r7,#688]
1336:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1337:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
1338:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 2930              	 .loc 1 1338 0 discriminator 3
 2931 0838 D7F89412 	 ldr r1,[r7,#660]
 2932 083c D7F89C22 	 ldr r2,[r7,#668]
 2933 0840 07F1F403 	 add r3,r7,#244
 2934 0844 1960     	 str r1,[r3]
 2935 0846 07F1F003 	 add r3,r7,#240
 2936 084a 1A60     	 str r2,[r3]
 2937              	.LBB364:
 2938              	.LBB365:
1518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2939              	 .loc 2 1518 0 discriminator 3
 2940 084c 07F1F403 	 add r3,r7,#244
 2941 0850 1B68     	 ldr r3,[r3]
 2942 0852 07F1F002 	 add r2,r7,#240
 2943 0856 1268     	 ldr r2,[r2]
 2944              	
 2945 0858 D3FA22F2 	 shsub16 r2,r3,r2
 2946              	
 2947              	 .thumb
 2948 085c 07F1EC03 	 add r3,r7,#236
 2949 0860 1A60     	 str r2,[r3]
1519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2950              	 .loc 2 1519 0 discriminator 3
 2951 0862 07F1EC03 	 add r3,r7,#236
 2952 0866 1B68     	 ldr r3,[r3]
 2953              	.LBE365:
 2954              	.LBE364:
 2955              	 .loc 1 1338 0 discriminator 3
 2956 0868 C7F89432 	 str r3,[r7,#660]
1339:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1340:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1341:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1342:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1343:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C2, R) >> 16u;
 2957              	 .loc 1 1343 0 discriminator 3
 2958 086c D7F88C12 	 ldr r1,[r7,#652]
 2959 0870 D7F89422 	 ldr r2,[r7,#660]
 2960 0874 07F1E803 	 add r3,r7,#232
 2961 0878 1960     	 str r1,[r3]
 2962 087a 07F1E403 	 add r3,r7,#228
 2963 087e 1A60     	 str r2,[r3]
 2964              	.LBB366:
 2965              	.LBB367:
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2966              	 .loc 2 1774 0 discriminator 3
 2967 0880 07F1E803 	 add r3,r7,#232
 2968 0884 1B68     	 ldr r3,[r3]
 2969 0886 07F1E402 	 add r2,r7,#228
 2970 088a 1268     	 ldr r2,[r2]
 2971              	
 2972 088c 43FB02F2 	 smusd r2,r3,r2
 2973              	
 2974              	 .thumb
 2975 0890 07F1E003 	 add r3,r7,#224
 2976 0894 1A60     	 str r2,[r3]
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2977              	 .loc 2 1775 0 discriminator 3
 2978 0896 07F1E003 	 add r3,r7,#224
 2979 089a 1B68     	 ldr r3,[r3]
 2980              	.LBE367:
 2981              	.LBE366:
 2982              	 .loc 1 1343 0 discriminator 3
 2983 089c 1B0C     	 lsrs r3,r3,#16
 2984 089e C7F88832 	 str r3,[r7,#648]
1344:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1345:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1346:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C2, R);
 2985              	 .loc 1 1346 0 discriminator 3
 2986 08a2 D7F88C12 	 ldr r1,[r7,#652]
 2987 08a6 D7F89422 	 ldr r2,[r7,#660]
 2988 08aa 07F1DC03 	 add r3,r7,#220
 2989 08ae 1960     	 str r1,[r3]
 2990 08b0 07F1D803 	 add r3,r7,#216
 2991 08b4 1A60     	 str r2,[r3]
 2992              	.LBB368:
 2993              	.LBB369:
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2994              	 .loc 2 1716 0 discriminator 3
 2995 08b6 07F1DC03 	 add r3,r7,#220
 2996 08ba 1B68     	 ldr r3,[r3]
 2997 08bc 07F1D802 	 add r2,r7,#216
 2998 08c0 1268     	 ldr r2,[r2]
 2999              	
 3000 08c2 23FB12F2 	 smuadx r2,r3,r2
 3001              	
 3002              	 .thumb
 3003 08c6 07F1D403 	 add r3,r7,#212
 3004 08ca 1A60     	 str r2,[r3]
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3005              	 .loc 2 1717 0 discriminator 3
 3006 08cc 07F1D403 	 add r3,r7,#212
 3007 08d0 1B68     	 ldr r3,[r3]
 3008              	.LBE369:
 3009              	.LBE368:
 3010              	 .loc 1 1346 0 discriminator 3
 3011 08d2 C7F88432 	 str r3,[r7,#644]
1347:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1348:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1349:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1350:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1351:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(R, C2) >> 16u;
1352:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1353:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1354:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C2), R);
1355:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1356:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1357:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1358:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1359:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1360:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = _SIMD32_OFFSET(pSi1);
 3012              	 .loc 1 1360 0 discriminator 3
 3013 08d6 D7F8AC32 	 ldr r3,[r7,#684]
 3014 08da 1B68     	 ldr r3,[r3]
 3015 08dc C7F89C32 	 str r3,[r7,#668]
1361:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1362:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1363:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1364:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi1) =
1366:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 3016              	 .loc 1 1366 0 discriminator 3
 3017 08e0 D7F88432 	 ldr r3,[r7,#644]
 3018 08e4 1B0C     	 lsrs r3,r3,#16
 3019 08e6 1B04     	 lsls r3,r3,#16
 3020 08e8 D7F88822 	 ldr r2,[r7,#648]
 3021 08ec 92B2     	 uxth r2,r2
 3022 08ee 1343     	 orrs r3,r3,r2
1365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 3023              	 .loc 1 1365 0 discriminator 3
 3024 08f0 1A46     	 mov r2,r3
 3025 08f2 D7F8AC32 	 ldr r3,[r7,#684]
 3026 08f6 1A60     	 str r2,[r3]
1367:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 3027              	 .loc 1 1367 0 discriminator 3
 3028 08f8 D7F8A032 	 ldr r3,[r7,#672]
 3029 08fc 9B00     	 lsls r3,r3,#2
 3030 08fe D7F8AC22 	 ldr r2,[r7,#684]
 3031 0902 1344     	 add r3,r3,r2
 3032 0904 C7F8AC32 	 str r3,[r7,#684]
1368:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1369:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1370:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1371:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U = _SIMD32_OFFSET(pSi3);
 3033              	 .loc 1 1372 0 discriminator 3
 3034 0908 D7F8A432 	 ldr r3,[r7,#676]
 3035 090c 1B68     	 ldr r3,[r3]
 3036 090e C7F89032 	 str r3,[r7,#656]
1373:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1374:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
1375:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 3037              	 .loc 1 1375 0 discriminator 3
 3038 0912 D7F89C12 	 ldr r1,[r7,#668]
 3039 0916 D7F89022 	 ldr r2,[r7,#656]
 3040 091a 07F1D003 	 add r3,r7,#208
 3041 091e 1960     	 str r1,[r3]
 3042 0920 07F1CC03 	 add r3,r7,#204
 3043 0924 1A60     	 str r2,[r3]
 3044              	.LBB370:
 3045              	.LBB371:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3046              	 .loc 2 1510 0 discriminator 3
 3047 0926 07F1D003 	 add r3,r7,#208
 3048 092a 1B68     	 ldr r3,[r3]
 3049 092c 07F1CC02 	 add r2,r7,#204
 3050 0930 1268     	 ldr r2,[r2]
 3051              	
 3052 0932 D3FA12F2 	 qsub16 r2,r3,r2
 3053              	
 3054              	 .thumb
 3055 0936 07F1C803 	 add r3,r7,#200
 3056 093a 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3057              	 .loc 2 1511 0 discriminator 3
 3058 093c 07F1C803 	 add r3,r7,#200
 3059 0940 1B68     	 ldr r3,[r3]
 3060              	.LBE371:
 3061              	.LBE370:
 3062              	 .loc 1 1375 0 discriminator 3
 3063 0942 C7F89C32 	 str r3,[r7,#668]
1376:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1377:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1378:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1379:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1380:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 3064              	 .loc 1 1380 0 discriminator 3
 3065 0946 D7F89812 	 ldr r1,[r7,#664]
 3066 094a D7F89C22 	 ldr r2,[r7,#668]
 3067 094e 07F1C403 	 add r3,r7,#196
 3068 0952 1960     	 str r1,[r3]
 3069 0954 07F1C003 	 add r3,r7,#192
 3070 0958 1A60     	 str r2,[r3]
 3071              	.LBB372:
 3072              	.LBB373:
1614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3073              	 .loc 2 1614 0 discriminator 3
 3074 095a 07F1C403 	 add r3,r7,#196
 3075 095e 1B68     	 ldr r3,[r3]
 3076 0960 07F1C002 	 add r2,r7,#192
 3077 0964 1268     	 ldr r2,[r2]
 3078              	
 3079 0966 E3FA22F2 	 shsax r2,r3,r2
 3080              	
 3081              	 .thumb
 3082 096a 07F1BC03 	 add r3,r7,#188
 3083 096e 1A60     	 str r2,[r3]
1615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3084              	 .loc 2 1615 0 discriminator 3
 3085 0970 07F1BC03 	 add r3,r7,#188
 3086 0974 1B68     	 ldr r3,[r3]
 3087              	.LBE373:
 3088              	.LBE372:
 3089              	 .loc 1 1380 0 discriminator 3
 3090 0976 C7F89432 	 str r3,[r7,#660]
1381:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1382:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1383:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 3091              	 .loc 1 1383 0 discriminator 3
 3092 097a D7F89812 	 ldr r1,[r7,#664]
 3093 097e D7F89C22 	 ldr r2,[r7,#668]
 3094 0982 07F1B803 	 add r3,r7,#184
 3095 0986 1960     	 str r1,[r3]
 3096 0988 07F1B403 	 add r3,r7,#180
 3097 098c 1A60     	 str r2,[r3]
 3098              	.LBB374:
 3099              	.LBB375:
1566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3100              	 .loc 2 1566 0 discriminator 3
 3101 098e 07F1B803 	 add r3,r7,#184
 3102 0992 1B68     	 ldr r3,[r3]
 3103 0994 07F1B402 	 add r2,r7,#180
 3104 0998 1268     	 ldr r2,[r2]
 3105              	
 3106 099a A3FA22F2 	 shasx r2,r3,r2
 3107              	
 3108              	 .thumb
 3109 099e 07F1B003 	 add r3,r7,#176
 3110 09a2 1A60     	 str r2,[r3]
1567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3111              	 .loc 2 1567 0 discriminator 3
 3112 09a4 07F1B003 	 add r3,r7,#176
 3113 09a8 1B68     	 ldr r3,[r3]
 3114              	.LBE375:
 3115              	.LBE374:
 3116              	 .loc 1 1383 0 discriminator 3
 3117 09aa C7F89832 	 str r3,[r7,#664]
1384:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1385:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1386:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1387:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C1, S) >> 16u;
 3118              	 .loc 1 1387 0 discriminator 3
 3119 09ae D7F88012 	 ldr r1,[r7,#640]
 3120 09b2 D7F89822 	 ldr r2,[r7,#664]
 3121 09b6 07F1AC03 	 add r3,r7,#172
 3122 09ba 1960     	 str r1,[r3]
 3123 09bc 07F1A803 	 add r3,r7,#168
 3124 09c0 1A60     	 str r2,[r3]
 3125              	.LBB376:
 3126              	.LBB377:
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3127              	 .loc 2 1774 0 discriminator 3
 3128 09c2 07F1AC03 	 add r3,r7,#172
 3129 09c6 1B68     	 ldr r3,[r3]
 3130 09c8 07F1A802 	 add r2,r7,#168
 3131 09cc 1268     	 ldr r2,[r2]
 3132              	
 3133 09ce 43FB02F2 	 smusd r2,r3,r2
 3134              	
 3135              	 .thumb
 3136 09d2 07F1A403 	 add r3,r7,#164
 3137 09d6 1A60     	 str r2,[r3]
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3138              	 .loc 2 1775 0 discriminator 3
 3139 09d8 07F1A403 	 add r3,r7,#164
 3140 09dc 1B68     	 ldr r3,[r3]
 3141              	.LBE377:
 3142              	.LBE376:
 3143              	 .loc 1 1387 0 discriminator 3
 3144 09de 1B0C     	 lsrs r3,r3,#16
 3145 09e0 C7F88832 	 str r3,[r7,#648]
1388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C1, S);
 3146              	 .loc 1 1388 0 discriminator 3
 3147 09e4 D7F88012 	 ldr r1,[r7,#640]
 3148 09e8 D7F89822 	 ldr r2,[r7,#664]
 3149 09ec 07F1A003 	 add r3,r7,#160
 3150 09f0 1960     	 str r1,[r3]
 3151 09f2 07F19C03 	 add r3,r7,#156
 3152 09f6 1A60     	 str r2,[r3]
 3153              	.LBB378:
 3154              	.LBB379:
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3155              	 .loc 2 1716 0 discriminator 3
 3156 09f8 07F1A003 	 add r3,r7,#160
 3157 09fc 1B68     	 ldr r3,[r3]
 3158 09fe 07F19C02 	 add r2,r7,#156
 3159 0a02 1268     	 ldr r2,[r2]
 3160              	
 3161 0a04 23FB12F2 	 smuadx r2,r3,r2
 3162              	
 3163              	 .thumb
 3164 0a08 07F19803 	 add r3,r7,#152
 3165 0a0c 1A60     	 str r2,[r3]
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3166              	 .loc 2 1717 0 discriminator 3
 3167 0a0e 07F19803 	 add r3,r7,#152
 3168 0a12 1B68     	 ldr r3,[r3]
 3169              	.LBE379:
 3170              	.LBE378:
 3171              	 .loc 1 1388 0 discriminator 3
 3172 0a14 C7F88432 	 str r3,[r7,#644]
1389:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1390:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1391:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1392:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1393:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
1394:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1395:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1396:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
1397:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1398:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1399:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1400:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(S, C1) >> 16u;
1401:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C1), S);
1402:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1403:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1404:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1405:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1406:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1407:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi2) =
1408:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 3173              	 .loc 1 1408 0 discriminator 3
 3174 0a18 D7F88432 	 ldr r3,[r7,#644]
 3175 0a1c 1B0C     	 lsrs r3,r3,#16
 3176 0a1e 1B04     	 lsls r3,r3,#16
 3177 0a20 D7F88822 	 ldr r2,[r7,#648]
 3178 0a24 92B2     	 uxth r2,r2
 3179 0a26 1343     	 orrs r3,r3,r2
1407:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 3180              	 .loc 1 1407 0 discriminator 3
 3181 0a28 1A46     	 mov r2,r3
 3182 0a2a D7F8A832 	 ldr r3,[r7,#680]
 3183 0a2e 1A60     	 str r2,[r3]
1409:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 3184              	 .loc 1 1409 0 discriminator 3
 3185 0a30 D7F8A032 	 ldr r3,[r7,#672]
 3186 0a34 9B00     	 lsls r3,r3,#2
 3187 0a36 D7F8A822 	 ldr r2,[r7,#680]
 3188 0a3a 1344     	 add r3,r3,r2
 3189 0a3c C7F8A832 	 str r3,[r7,#680]
1410:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1411:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1412:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1413:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1414:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1415:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C3, R) >> 16u;
 3190              	 .loc 1 1415 0 discriminator 3
 3191 0a40 D7F87C12 	 ldr r1,[r7,#636]
 3192 0a44 D7F89422 	 ldr r2,[r7,#660]
 3193 0a48 07F19403 	 add r3,r7,#148
 3194 0a4c 1960     	 str r1,[r3]
 3195 0a4e 07F19003 	 add r3,r7,#144
 3196 0a52 1A60     	 str r2,[r3]
 3197              	.LBB380:
 3198              	.LBB381:
1774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3199              	 .loc 2 1774 0 discriminator 3
 3200 0a54 07F19403 	 add r3,r7,#148
 3201 0a58 1B68     	 ldr r3,[r3]
 3202 0a5a 07F19002 	 add r2,r7,#144
 3203 0a5e 1268     	 ldr r2,[r2]
 3204              	
 3205 0a60 43FB02F2 	 smusd r2,r3,r2
 3206              	
 3207              	 .thumb
 3208 0a64 07F18C03 	 add r3,r7,#140
 3209 0a68 1A60     	 str r2,[r3]
1775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3210              	 .loc 2 1775 0 discriminator 3
 3211 0a6a 07F18C03 	 add r3,r7,#140
 3212 0a6e 1B68     	 ldr r3,[r3]
 3213              	.LBE381:
 3214              	.LBE380:
 3215              	 .loc 1 1415 0 discriminator 3
 3216 0a70 1B0C     	 lsrs r3,r3,#16
 3217 0a72 C7F88832 	 str r3,[r7,#648]
1416:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C3, R);
 3218              	 .loc 1 1416 0 discriminator 3
 3219 0a76 D7F87C12 	 ldr r1,[r7,#636]
 3220 0a7a D7F89422 	 ldr r2,[r7,#660]
 3221 0a7e 07F18803 	 add r3,r7,#136
 3222 0a82 1960     	 str r1,[r3]
 3223 0a84 07F18403 	 add r3,r7,#132
 3224 0a88 1A60     	 str r2,[r3]
 3225              	.LBB382:
 3226              	.LBB383:
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3227              	 .loc 2 1716 0 discriminator 3
 3228 0a8a 07F18803 	 add r3,r7,#136
 3229 0a8e 1B68     	 ldr r3,[r3]
 3230 0a90 07F18402 	 add r2,r7,#132
 3231 0a94 1268     	 ldr r2,[r2]
 3232              	
 3233 0a96 23FB12F2 	 smuadx r2,r3,r2
 3234              	
 3235              	 .thumb
 3236 0a9a 07F18003 	 add r3,r7,#128
 3237 0a9e 1A60     	 str r2,[r3]
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3238              	 .loc 2 1717 0 discriminator 3
 3239 0aa0 07F18003 	 add r3,r7,#128
 3240 0aa4 1B68     	 ldr r3,[r3]
 3241              	.LBE383:
 3242              	.LBE382:
 3243              	 .loc 1 1416 0 discriminator 3
 3244 0aa6 C7F88432 	 str r3,[r7,#644]
1417:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1418:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1419:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1420:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(C3, R) >> 16u;
1421:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C3), R);
1422:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1423:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1424:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1425:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1426:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1427:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         _SIMD32_OFFSET(pSi3) =
1428:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 3245              	 .loc 1 1428 0 discriminator 3
 3246 0aaa D7F88432 	 ldr r3,[r7,#644]
 3247 0aae 1B0C     	 lsrs r3,r3,#16
 3248 0ab0 1B04     	 lsls r3,r3,#16
 3249 0ab2 D7F88822 	 ldr r2,[r7,#648]
 3250 0ab6 92B2     	 uxth r2,r2
 3251 0ab8 1343     	 orrs r3,r3,r2
1427:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****           ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 3252              	 .loc 1 1427 0 discriminator 3
 3253 0aba 1A46     	 mov r2,r3
 3254 0abc D7F8A432 	 ldr r3,[r7,#676]
 3255 0ac0 1A60     	 str r2,[r3]
1429:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 3256              	 .loc 1 1429 0 discriminator 3
 3257 0ac2 D7F8A032 	 ldr r3,[r7,#672]
 3258 0ac6 9B00     	 lsls r3,r3,#2
 3259 0ac8 D7F8A422 	 ldr r2,[r7,#676]
 3260 0acc 1344     	 add r3,r3,r2
 3261 0ace C7F8A432 	 str r3,[r7,#676]
1303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 3262              	 .loc 1 1303 0 discriminator 3
 3263 0ad2 D7F8BC22 	 ldr r2,[r7,#700]
 3264 0ad6 D7F8A032 	 ldr r3,[r7,#672]
 3265 0ada 1344     	 add r3,r3,r2
 3266 0adc C7F8BC32 	 str r3,[r7,#700]
 3267              	.L94:
1303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 3268              	 .loc 1 1303 0 is_stmt 0 discriminator 1
 3269 0ae0 07F10803 	 add r3,r7,#8
 3270 0ae4 D7F8BC22 	 ldr r2,[r7,#700]
 3271 0ae8 1B68     	 ldr r3,[r3]
 3272 0aea 9A42     	 cmp r2,r3
 3273 0aec FFF402AE 	 bcc .L110
1287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 3274              	 .loc 1 1287 0 is_stmt 1 discriminator 2
 3275 0af0 D7F8B832 	 ldr r3,[r7,#696]
 3276 0af4 0133     	 adds r3,r3,#1
 3277 0af6 C7F8B832 	 str r3,[r7,#696]
 3278              	.L93:
1287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 3279              	 .loc 1 1287 0 is_stmt 0 discriminator 1
 3280 0afa D7F8C432 	 ldr r3,[r7,#708]
 3281 0afe 5A1E     	 subs r2,r3,#1
 3282 0b00 D7F8B832 	 ldr r3,[r7,#696]
 3283 0b04 9A42     	 cmp r2,r3
 3284 0b06 BFF4A9AD 	 bcs .L111
1430:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1431:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1432:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1433:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2u;
 3285              	 .loc 1 1433 0 is_stmt 1 discriminator 2
 3286 0b0a 3B46     	 mov r3,r7
 3287 0b0c 3A46     	 mov r2,r7
 3288 0b0e 1268     	 ldr r2,[r2]
 3289 0b10 9200     	 lsls r2,r2,#2
 3290 0b12 1A60     	 str r2,[r3]
1280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3291              	 .loc 1 1280 0 discriminator 2
 3292 0b14 D7F8B432 	 ldr r3,[r7,#692]
 3293 0b18 9B08     	 lsrs r3,r3,#2
 3294 0b1a C7F8B432 	 str r3,[r7,#692]
 3295              	.L92:
1280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 3296              	 .loc 1 1280 0 is_stmt 0 discriminator 1
 3297 0b1e D7F8B432 	 ldr r3,[r7,#692]
 3298 0b22 042B     	 cmp r3,#4
 3299 0b24 3FF68AAD 	 bhi .L112
1434:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1435:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
1436:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1437:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1438:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
1439:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
1440:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
1441:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1442:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1443:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
 3300              	 .loc 1 1443 0 is_stmt 1
 3301 0b28 07F10803 	 add r3,r7,#8
 3302 0b2c 1B68     	 ldr r3,[r3]
 3303 0b2e 9B08     	 lsrs r3,r3,#2
 3304 0b30 C7F8B832 	 str r3,[r7,#696]
1444:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1445:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
 3305              	 .loc 1 1445 0
 3306 0b34 07F11003 	 add r3,r7,#16
 3307 0b38 07F10C02 	 add r2,r7,#12
 3308 0b3c 1268     	 ldr r2,[r2]
 3309 0b3e 1A60     	 str r2,[r3]
 3310              	.L122:
1446:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1447:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1448:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1449:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1450:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1451:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1452:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
1453:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = *__SIMD32(ptr1)++;
 3311              	 .loc 1 1453 0 discriminator 1
 3312 0b40 07F11002 	 add r2,r7,#16
 3313 0b44 1368     	 ldr r3,[r2]
 3314 0b46 191D     	 adds r1,r3,#4
 3315 0b48 1160     	 str r1,[r2]
 3316 0b4a 1B68     	 ldr r3,[r3]
 3317 0b4c C7F87832 	 str r3,[r7,#632]
1454:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1455:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
1456:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = *__SIMD32(ptr1)++;
 3318              	 .loc 1 1456 0 discriminator 1
 3319 0b50 07F11002 	 add r2,r7,#16
 3320 0b54 1368     	 ldr r3,[r2]
 3321 0b56 191D     	 adds r1,r3,#4
 3322 0b58 1160     	 str r1,[r2]
 3323 0b5a 1B68     	 ldr r3,[r3]
 3324 0b5c C7F87432 	 str r3,[r7,#628]
1457:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1458:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
1459:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = *__SIMD32(ptr1)++;
 3325              	 .loc 1 1459 0 discriminator 1
 3326 0b60 07F11002 	 add r2,r7,#16
 3327 0b64 1368     	 ldr r3,[r2]
 3328 0b66 191D     	 adds r1,r3,#4
 3329 0b68 1160     	 str r1,[r2]
 3330 0b6a 1B68     	 ldr r3,[r3]
 3331 0b6c C7F87032 	 str r3,[r7,#624]
1460:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1461:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
1462:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = *__SIMD32(ptr1)++;
 3332              	 .loc 1 1462 0 discriminator 1
 3333 0b70 07F11002 	 add r2,r7,#16
 3334 0b74 1368     	 ldr r3,[r2]
 3335 0b76 191D     	 adds r1,r3,#4
 3336 0b78 1160     	 str r1,[r2]
 3337 0b7a 1B68     	 ldr r3,[r3]
 3338 0b7c C7F86C32 	 str r3,[r7,#620]
1463:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1464:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
1465:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 3339              	 .loc 1 1465 0 discriminator 1
 3340 0b80 D7F87812 	 ldr r1,[r7,#632]
 3341 0b84 D7F87022 	 ldr r2,[r7,#624]
 3342 0b88 07F17C03 	 add r3,r7,#124
 3343 0b8c 1960     	 str r1,[r3]
 3344 0b8e 07F17803 	 add r3,r7,#120
 3345 0b92 1A60     	 str r2,[r3]
 3346              	.LBB384:
 3347              	.LBB385:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3348              	 .loc 2 1462 0 discriminator 1
 3349 0b94 07F17C03 	 add r3,r7,#124
 3350 0b98 1B68     	 ldr r3,[r3]
 3351 0b9a 07F17802 	 add r2,r7,#120
 3352 0b9e 1268     	 ldr r2,[r2]
 3353              	
 3354 0ba0 93FA12F2 	 qadd16 r2,r3,r2
 3355              	
 3356              	 .thumb
 3357 0ba4 07F17403 	 add r3,r7,#116
 3358 0ba8 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3359              	 .loc 2 1463 0 discriminator 1
 3360 0baa 07F17403 	 add r3,r7,#116
 3361 0bae 1B68     	 ldr r3,[r3]
 3362              	.LBE385:
 3363              	.LBE384:
 3364              	 .loc 1 1465 0 discriminator 1
 3365 0bb0 C7F89432 	 str r3,[r7,#660]
1466:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1467:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1468:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 3366              	 .loc 1 1468 0 discriminator 1
 3367 0bb4 D7F87412 	 ldr r1,[r7,#628]
 3368 0bb8 D7F86C22 	 ldr r2,[r7,#620]
 3369 0bbc 07F17003 	 add r3,r7,#112
 3370 0bc0 1960     	 str r1,[r3]
 3371 0bc2 07F16C03 	 add r3,r7,#108
 3372 0bc6 1A60     	 str r2,[r3]
 3373              	.LBB386:
 3374              	.LBB387:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3375              	 .loc 2 1462 0 discriminator 1
 3376 0bc8 07F17003 	 add r3,r7,#112
 3377 0bcc 1B68     	 ldr r3,[r3]
 3378 0bce 07F16C02 	 add r2,r7,#108
 3379 0bd2 1268     	 ldr r2,[r2]
 3380              	
 3381 0bd4 93FA12F2 	 qadd16 r2,r3,r2
 3382              	
 3383              	 .thumb
 3384 0bd8 07F16803 	 add r3,r7,#104
 3385 0bdc 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3386              	 .loc 2 1463 0 discriminator 1
 3387 0bde 07F16803 	 add r3,r7,#104
 3388 0be2 1B68     	 ldr r3,[r3]
 3389              	.LBE387:
 3390              	.LBE386:
 3391              	 .loc 1 1468 0 discriminator 1
 3392 0be4 C7F89C32 	 str r3,[r7,#668]
1469:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1470:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
1471:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8u;
 3393              	 .loc 1 1471 0 discriminator 1
 3394 0be8 07F11003 	 add r3,r7,#16
 3395 0bec 1B68     	 ldr r3,[r3]
 3396 0bee A3F11002 	 sub r2,r3,#16
 3397 0bf2 07F11003 	 add r3,r7,#16
 3398 0bf6 1A60     	 str r2,[r3]
1472:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1473:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1474:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1475:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1476:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHADD16(R, T);
 3399              	 .loc 1 1476 0 discriminator 1
 3400 0bf8 07F11002 	 add r2,r7,#16
 3401 0bfc 1368     	 ldr r3,[r2]
 3402 0bfe 191D     	 adds r1,r3,#4
 3403 0c00 1160     	 str r1,[r2]
 3404 0c02 D7F89402 	 ldr r0,[r7,#660]
 3405 0c06 D7F89C12 	 ldr r1,[r7,#668]
 3406 0c0a 07F16402 	 add r2,r7,#100
 3407 0c0e 1060     	 str r0,[r2]
 3408 0c10 07F16002 	 add r2,r7,#96
 3409 0c14 1160     	 str r1,[r2]
 3410              	.LBB388:
 3411              	.LBB389:
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3412              	 .loc 2 1470 0 discriminator 1
 3413 0c16 07F16402 	 add r2,r7,#100
 3414 0c1a 1268     	 ldr r2,[r2]
 3415 0c1c 07F16001 	 add r1,r7,#96
 3416 0c20 0968     	 ldr r1,[r1]
 3417              	
 3418 0c22 92FA21F1 	 shadd16 r1,r2,r1
 3419              	
 3420              	 .thumb
 3421 0c26 07F15C02 	 add r2,r7,#92
 3422 0c2a 1160     	 str r1,[r2]
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3423              	 .loc 2 1471 0 discriminator 1
 3424 0c2c 07F15C02 	 add r2,r7,#92
 3425 0c30 1268     	 ldr r2,[r2]
 3426              	.LBE389:
 3427              	.LBE388:
 3428              	 .loc 1 1476 0 discriminator 1
 3429 0c32 1A60     	 str r2,[r3]
1477:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1478:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1479:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 3430              	 .loc 1 1479 0 discriminator 1
 3431 0c34 D7F87412 	 ldr r1,[r7,#628]
 3432 0c38 D7F86C22 	 ldr r2,[r7,#620]
 3433 0c3c 07F15803 	 add r3,r7,#88
 3434 0c40 1960     	 str r1,[r3]
 3435 0c42 07F15403 	 add r3,r7,#84
 3436 0c46 1A60     	 str r2,[r3]
 3437              	.LBB390:
 3438              	.LBB391:
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3439              	 .loc 2 1462 0 discriminator 1
 3440 0c48 07F15803 	 add r3,r7,#88
 3441 0c4c 1B68     	 ldr r3,[r3]
 3442 0c4e 07F15402 	 add r2,r7,#84
 3443 0c52 1268     	 ldr r2,[r2]
 3444              	
 3445 0c54 93FA12F2 	 qadd16 r2,r3,r2
 3446              	
 3447              	 .thumb
 3448 0c58 07F15003 	 add r3,r7,#80
 3449 0c5c 1A60     	 str r2,[r3]
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3450              	 .loc 2 1463 0 discriminator 1
 3451 0c5e 07F15003 	 add r3,r7,#80
 3452 0c62 1B68     	 ldr r3,[r3]
 3453              	.LBE391:
 3454              	.LBE390:
 3455              	 .loc 1 1479 0 discriminator 1
 3456 0c64 C7F89C32 	 str r3,[r7,#668]
1480:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1481:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1482:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1483:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHSUB16(R, T);
 3457              	 .loc 1 1483 0 discriminator 1
 3458 0c68 07F11002 	 add r2,r7,#16
 3459 0c6c 1368     	 ldr r3,[r2]
 3460 0c6e 191D     	 adds r1,r3,#4
 3461 0c70 1160     	 str r1,[r2]
 3462 0c72 D7F89402 	 ldr r0,[r7,#660]
 3463 0c76 D7F89C12 	 ldr r1,[r7,#668]
 3464 0c7a 07F14C02 	 add r2,r7,#76
 3465 0c7e 1060     	 str r0,[r2]
 3466 0c80 07F14802 	 add r2,r7,#72
 3467 0c84 1160     	 str r1,[r2]
 3468              	.LBB392:
 3469              	.LBB393:
1518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3470              	 .loc 2 1518 0 discriminator 1
 3471 0c86 07F14C02 	 add r2,r7,#76
 3472 0c8a 1268     	 ldr r2,[r2]
 3473 0c8c 07F14801 	 add r1,r7,#72
 3474 0c90 0968     	 ldr r1,[r1]
 3475              	
 3476 0c92 D2FA21F1 	 shsub16 r1,r2,r1
 3477              	
 3478              	 .thumb
 3479 0c96 07F14402 	 add r2,r7,#68
 3480 0c9a 1160     	 str r1,[r2]
1519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3481              	 .loc 2 1519 0 discriminator 1
 3482 0c9c 07F14402 	 add r2,r7,#68
 3483 0ca0 1268     	 ldr r2,[r2]
 3484              	.LBE393:
 3485              	.LBE392:
 3486              	 .loc 1 1483 0 discriminator 1
 3487 0ca2 1A60     	 str r2,[r3]
1484:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1485:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
1486:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 3488              	 .loc 1 1486 0 discriminator 1
 3489 0ca4 D7F87812 	 ldr r1,[r7,#632]
 3490 0ca8 D7F87022 	 ldr r2,[r7,#624]
 3491 0cac 07F14003 	 add r3,r7,#64
 3492 0cb0 1960     	 str r1,[r3]
 3493 0cb2 07F13C03 	 add r3,r7,#60
 3494 0cb6 1A60     	 str r2,[r3]
 3495              	.LBB394:
 3496              	.LBB395:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3497              	 .loc 2 1510 0 discriminator 1
 3498 0cb8 07F14003 	 add r3,r7,#64
 3499 0cbc 1B68     	 ldr r3,[r3]
 3500 0cbe 07F13C02 	 add r2,r7,#60
 3501 0cc2 1268     	 ldr r2,[r2]
 3502              	
 3503 0cc4 D3FA12F2 	 qsub16 r2,r3,r2
 3504              	
 3505              	 .thumb
 3506 0cc8 07F13803 	 add r3,r7,#56
 3507 0ccc 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3508              	 .loc 2 1511 0 discriminator 1
 3509 0cce 07F13803 	 add r3,r7,#56
 3510 0cd2 1B68     	 ldr r3,[r3]
 3511              	.LBE395:
 3512              	.LBE394:
 3513              	 .loc 1 1486 0 discriminator 1
 3514 0cd4 C7F89832 	 str r3,[r7,#664]
1487:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1488:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1489:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
1490:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 3515              	 .loc 1 1490 0 discriminator 1
 3516 0cd8 D7F87412 	 ldr r1,[r7,#628]
 3517 0cdc D7F86C22 	 ldr r2,[r7,#620]
 3518 0ce0 07F13403 	 add r3,r7,#52
 3519 0ce4 1960     	 str r1,[r3]
 3520 0ce6 07F13003 	 add r3,r7,#48
 3521 0cea 1A60     	 str r2,[r3]
 3522              	.LBB396:
 3523              	.LBB397:
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3524              	 .loc 2 1510 0 discriminator 1
 3525 0cec 07F13403 	 add r3,r7,#52
 3526 0cf0 1B68     	 ldr r3,[r3]
 3527 0cf2 07F13002 	 add r2,r7,#48
 3528 0cf6 1268     	 ldr r2,[r2]
 3529              	
 3530 0cf8 D3FA12F2 	 qsub16 r2,r3,r2
 3531              	
 3532              	 .thumb
 3533 0cfc 07F12C03 	 add r3,r7,#44
 3534 0d00 1A60     	 str r2,[r3]
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3535              	 .loc 2 1511 0 discriminator 1
 3536 0d02 07F12C03 	 add r3,r7,#44
 3537 0d06 1B68     	 ldr r3,[r3]
 3538              	.LBE397:
 3539              	.LBE396:
 3540              	 .loc 1 1490 0 discriminator 1
 3541 0d08 C7F89032 	 str r3,[r7,#656]
1491:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1492:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1493:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1494:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1495:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1496:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHASX(S, U);
 3542              	 .loc 1 1496 0 discriminator 1
 3543 0d0c 07F11002 	 add r2,r7,#16
 3544 0d10 1368     	 ldr r3,[r2]
 3545 0d12 191D     	 adds r1,r3,#4
 3546 0d14 1160     	 str r1,[r2]
 3547 0d16 D7F89802 	 ldr r0,[r7,#664]
 3548 0d1a D7F89012 	 ldr r1,[r7,#656]
 3549 0d1e 07F12802 	 add r2,r7,#40
 3550 0d22 1060     	 str r0,[r2]
 3551 0d24 07F12402 	 add r2,r7,#36
 3552 0d28 1160     	 str r1,[r2]
 3553              	.LBB398:
 3554              	.LBB399:
1566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3555              	 .loc 2 1566 0 discriminator 1
 3556 0d2a 07F12802 	 add r2,r7,#40
 3557 0d2e 1268     	 ldr r2,[r2]
 3558 0d30 07F12401 	 add r1,r7,#36
 3559 0d34 0968     	 ldr r1,[r1]
 3560              	
 3561 0d36 A2FA21F1 	 shasx r1,r2,r1
 3562              	
 3563              	 .thumb
 3564 0d3a 07F12002 	 add r2,r7,#32
 3565 0d3e 1160     	 str r1,[r2]
1567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3566              	 .loc 2 1567 0 discriminator 1
 3567 0d40 07F12002 	 add r2,r7,#32
 3568 0d44 1268     	 ldr r2,[r2]
 3569              	.LBE399:
 3570              	.LBE398:
 3571              	 .loc 1 1496 0 discriminator 1
 3572 0d46 1A60     	 str r2,[r3]
1497:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1498:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1499:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1500:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1501:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHSAX(S, U);
 3573              	 .loc 1 1501 0 discriminator 1
 3574 0d48 07F11002 	 add r2,r7,#16
 3575 0d4c 1368     	 ldr r3,[r2]
 3576 0d4e 191D     	 adds r1,r3,#4
 3577 0d50 1160     	 str r1,[r2]
 3578 0d52 D7F89802 	 ldr r0,[r7,#664]
 3579 0d56 D7F89012 	 ldr r1,[r7,#656]
 3580 0d5a 07F11C02 	 add r2,r7,#28
 3581 0d5e 1060     	 str r0,[r2]
 3582 0d60 07F11802 	 add r2,r7,#24
 3583 0d64 1160     	 str r1,[r2]
 3584              	.LBB400:
 3585              	.LBB401:
1614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 3586              	 .loc 2 1614 0 discriminator 1
 3587 0d66 07F11C02 	 add r2,r7,#28
 3588 0d6a 1268     	 ldr r2,[r2]
 3589 0d6c 07F11801 	 add r1,r7,#24
 3590 0d70 0968     	 ldr r1,[r1]
 3591              	
 3592 0d72 E2FA21F1 	 shsax r1,r2,r1
 3593              	
 3594              	 .thumb
 3595 0d76 07F11402 	 add r2,r7,#20
 3596 0d7a 1160     	 str r1,[r2]
1615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 3597              	 .loc 2 1615 0 discriminator 1
 3598 0d7c 07F11402 	 add r2,r7,#20
 3599 0d80 1268     	 ldr r2,[r2]
 3600              	.LBE401:
 3601              	.LBE400:
 3602              	 .loc 1 1501 0 discriminator 1
 3603 0d82 1A60     	 str r2,[r3]
1502:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1503:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1504:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1505:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1506:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1507:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHSAX(S, U);
1508:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1509:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1510:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1511:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1512:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     *__SIMD32(ptr1)++ = __SHASX(S, U);
1513:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1514:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1515:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN     */
1516:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1517:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 3604              	 .loc 1 1517 0 discriminator 1
 3605 0d84 D7F8B832 	 ldr r3,[r7,#696]
 3606 0d88 013B     	 subs r3,r3,#1
 3607 0d8a C7F8B832 	 str r3,[r7,#696]
 3608 0d8e D7F8B832 	 ldr r3,[r7,#696]
 3609 0d92 002B     	 cmp r3,#0
 3610 0d94 7FF4D4AE 	 bne .L122
1518:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1519:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1520:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1521:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1522:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1523:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1524:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1525:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1526:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1527:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1528:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1529:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Run the below code for Cortex-M0 */
1530:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1531:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t R0, R1, S0, S1, T0, T1, U0, U1;
1532:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
1533:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
1534:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1535:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1536:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1537:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1538:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1539:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1540:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
1541:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1542:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1543:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1544:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2u;
1545:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1546:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1547:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0u;
1548:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1549:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1550:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0u;
1551:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1552:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
1553:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1554:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1555:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1556:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of first stage process */
1557:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1558:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1559:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1560:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1561:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1562:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1563:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1564:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1565:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1566:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1567:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1568:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1569:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1570:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2u] >> 2u;
1571:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2u) + 1u] >> 2u;
1572:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1573:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1574:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2u] >> 2u;
1575:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2u) + 1u] >> 2u;
1576:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1577:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1578:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16u);
1579:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16u);
1580:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1581:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16u);
1582:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16u);
1583:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1584:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1585:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1586:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1587:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u] >> 2u;
1588:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u] >> 2u;
1589:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1590:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1591:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u] >> 2u;
1592:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1u] >> 2u;
1593:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1594:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1595:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16u);
1596:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16u);
1597:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1598:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1599:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1600:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1601:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2u] = (R0 >> 1u) + (T0 >> 1u);
1602:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2u) + 1u] = (R1 >> 1u) + (T1 >> 1u);
1603:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1604:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc)- (xb + xd) */
1605:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16u);
1606:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16u);
1607:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
1608:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2u * ic * 2u];
1609:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2u * ic * 2u) + 1u];
1610:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1611:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16u);
1612:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1613:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16u);
1614:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1615:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1616:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1617:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 = xb */
1618:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u] >> 2u;
1619:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u] >> 2u;
1620:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1621:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1622:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1623:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2u] = out1;
1624:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2u) + 1u] = out2;
1625:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1626:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1627:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1628:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd) */
1629:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u] >> 2u;
1630:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1u] >> 2u;
1631:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1632:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd, T1 = xb-xd) */
1633:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16u);
1634:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16u);
1635:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1636:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 + T1), 16);
1637:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 - T0), 16);
1638:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1639:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
1640:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
1641:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1642:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
1643:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2u];
1644:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2u) + 1u];
1645:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1646:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1647:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16u);
1648:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1649:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16u);
1650:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1651:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2u] = out1;
1652:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2u) + 1u] = out2;
1653:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1654:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
1655:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3u * ic * 2u];
1656:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3u * ic * 2u) + 1u];
1657:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1658:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1659:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16u);
1660:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1661:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16u);
1662:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1663:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2u] = out1;
1664:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2u) + 1u] = out2;
1665:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1666:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1667:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
1668:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1669:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
1670:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1u;
1671:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1672:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
1673:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1674:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of first stage process */
1675:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1676:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1677:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1678:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1679:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of Middle stage process */
1680:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1681:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1682:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2u;
1683:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1684:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1685:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4u; k > 4u; k >>= 2u)
1686:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1687:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1688:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
1689:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2u;
1690:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0u;
1691:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1692:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0u; j <= (n2 - 1u); j++)
1693:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1694:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1695:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2u];
1696:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2u) + 1u];
1697:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2u * ic * 2u];
1698:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[2u * ic * 2u + 1u];
1699:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3u * ic * 2u];
1700:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3u * ic * 2u) + 1u];
1701:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1702:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1703:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
1704:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1705:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1706:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
1707:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1708:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
1709:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1710:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
1711:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
1712:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
1713:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1714:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1715:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1716:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2u];
1717:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2u) + 1u];
1718:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1719:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1720:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2u];
1721:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2u) + 1u];
1722:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1723:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1724:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
1725:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16u);
1726:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16u);
1727:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 = (xa - xc) */
1728:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16u);
1729:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16u);
1730:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1731:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1732:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1733:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2u];
1734:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2u) + 1u];
1735:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1736:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1737:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2u];
1738:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2u) + 1u];
1739:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1740:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
1741:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16u);
1742:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16u);
1743:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1744:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1745:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1746:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1747:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2u] = ((R0 >> 1u) + (T0 >> 1u)) >> 1u;
1748:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i0 * 2u) + 1u] = ((R1 >> 1u) + (T1 >> 1u)) >> 1u;
1749:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1750:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1751:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1u) - (T0 >> 1u);
1752:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1u) - (T1 >> 1u);
1753:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1754:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) - (xa-xb+xc-xd)* co2 */
1755:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16);
1756:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1757:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16);
1758:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1759:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1760:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1761:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2u];
1762:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2u) + 1u];
1763:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1764:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1765:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1766:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1767:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2u] = out1;
1768:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2u) + 1u] = out2;
1769:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1770:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1771:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1772:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2u];
1773:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2u) + 1u];
1774:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1775:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd) */
1776:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16u);
1777:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16u);
1778:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1779:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1780:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1u) + (T1 >> 1u);
1781:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1u) - (T0 >> 1u);
1782:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1783:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S1 = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1784:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1u) - (T1 >> 1u);
1785:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1u) + (T0 >> 1u);
1786:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1787:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1788:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16u);
1789:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16u);
1790:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1791:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1792:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2u] = out1;
1793:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2u) + 1u] = out2;
1794:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1795:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1796:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16u);
1797:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1798:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16u);
1799:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1800:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1801:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2u] = out1;
1802:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2u) + 1u] = out2;
1803:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1804:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1805:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1806:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1807:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1808:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2u;
1809:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1810:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of Middle stages process */
1811:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1812:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1813:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1814:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point   */
1815:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point  */
1816:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point  */
1817:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1818:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1819:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1820:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1821:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1822:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1823:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2u;
1824:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1825:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1826:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
1827:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1828:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1829:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1830:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1831:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1832:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1833:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1834:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1835:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1836:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2u];
1837:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2u) + 1u];
1838:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1839:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2u];
1840:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2u) + 1u];
1841:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1842:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1843:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16u);
1844:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16u);
1845:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1846:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16u);
1847:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16u);
1848:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1849:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1850:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1851:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u];
1852:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u];
1853:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1854:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u];
1855:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1u];
1856:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1857:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1858:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16u);
1859:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16u);
1860:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1861:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1862:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1863:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1864:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2u] = (R0 >> 1u) + (T0 >> 1u);
1865:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2u) + 1u] = (R1 >> 1u) + (T1 >> 1u);
1866:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1867:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1868:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1u) - (T0 >> 1u);
1869:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1u) - (T1 >> 1u);
1870:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1871:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1872:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2u];
1873:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2u) + 1u];
1874:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1875:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
1876:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1877:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1878:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2u] = R0;
1879:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2u) + 1u] = R1;
1880:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1881:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1882:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2u];
1883:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2u) + 1u];
1884:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd) */
1885:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16u);
1886:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16u);
1887:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1888:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
1889:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd) */
1890:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd) */
1891:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2u] = (S0 >> 1u) - (T1 >> 1u);
1892:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2u) + 1u] = (S1 >> 1u) + (T0 >> 1u);
1893:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1894:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1895:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
1896:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd) */
1897:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd) */
1898:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2u] = (S0 >> 1u) + (T1 >> 1u);
1899:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2u) + 1u] = (S1 >> 1u) - (T0 >> 1u);
1900:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1901:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1902:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1903:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1904:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1905:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1906:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1907:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1908:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
1909:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** 
1910:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_q15.c **** }
 3611              	 .loc 1 1910 0
 3612 0d98 07F53277 	 add r7,r7,#712
 3613              	.LCFI14:
 3614              	 .cfi_def_cfa_offset 8
 3615 0d9c BD46     	 mov sp,r7
 3616              	.LCFI15:
 3617              	 .cfi_def_cfa_register 13
 3618              	 
 3619 0d9e 90BC     	 pop {r4,r7}
 3620              	.LCFI16:
 3621              	 .cfi_restore 7
 3622              	 .cfi_restore 4
 3623              	 .cfi_def_cfa_offset 0
 3624 0da0 7047     	 bx lr
 3625              	 .cfi_endproc
 3626              	.LFE137:
 3628 0da2 00BF     	 .text
 3629              	.Letext0:
 3630              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3631              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3632              	 .file 5 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix4_q15.c
    {standard input}:20     .text.arm_cfft_radix4_q15:00000000 $t
    {standard input}:25     .text.arm_cfft_radix4_q15:00000000 arm_cfft_radix4_q15
    {standard input}:1871   .text.arm_radix4_butterfly_inverse_q15:00000000 arm_radix4_butterfly_inverse_q15
    {standard input}:107    .text.arm_radix4_butterfly_q15:00000000 arm_radix4_butterfly_q15
    {standard input}:102    .text.arm_radix4_butterfly_q15:00000000 $t
    {standard input}:1866   .text.arm_radix4_butterfly_inverse_q15:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
arm_bitreversal_q15
