Classic Timing Analyzer report for comparateur
Mon Sep 11 20:41:29 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.935 ns                                       ; freq[0]      ; pwm_out~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.193 ns                                       ; pwm_out~reg0 ; pwm_out      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.650 ns                                      ; duty[7]      ; pwm_out~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; pwm_out~reg0 ; pwm_out~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; pwm_out~reg0 ; pwm_out~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+---------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To           ; To Clock ;
+-------+--------------+------------+---------+--------------+----------+
; N/A   ; None         ; 6.935 ns   ; freq[0] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 6.679 ns   ; E[3]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 6.251 ns   ; E[5]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 6.152 ns   ; E[0]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 6.017 ns   ; freq[7] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 6.000 ns   ; duty[5] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.912 ns   ; E[1]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.807 ns   ; freq[1] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.604 ns   ; duty[4] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.592 ns   ; freq[2] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.592 ns   ; duty[1] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.587 ns   ; duty[3] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.586 ns   ; duty[6] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.563 ns   ; duty[0] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.420 ns   ; duty[2] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.322 ns   ; freq[6] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.279 ns   ; freq[3] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.273 ns   ; E[2]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.246 ns   ; E[4]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.242 ns   ; freq[4] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.200 ns   ; freq[5] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 5.099 ns   ; E[6]    ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 1.195 ns   ; duty[7] ; pwm_out~reg0 ; clk      ;
; N/A   ; None         ; 0.900 ns   ; E[7]    ; pwm_out~reg0 ; clk      ;
+-------+--------------+------------+---------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 6.193 ns   ; pwm_out~reg0 ; pwm_out ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+---------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To           ; To Clock ;
+---------------+-------------+-----------+---------+--------------+----------+
; N/A           ; None        ; -0.650 ns ; duty[7] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -0.670 ns ; E[7]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -4.869 ns ; E[6]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -4.970 ns ; freq[5] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -4.978 ns ; duty[2] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.012 ns ; freq[4] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.016 ns ; E[4]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.043 ns ; E[2]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.049 ns ; freq[3] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.092 ns ; freq[6] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.113 ns ; duty[1] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.135 ns ; duty[0] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.144 ns ; duty[6] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.183 ns ; duty[3] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.362 ns ; freq[2] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.370 ns ; duty[4] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.577 ns ; freq[1] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.682 ns ; E[1]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.739 ns ; duty[5] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.787 ns ; freq[7] ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -5.922 ns ; E[0]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -6.021 ns ; E[5]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -6.449 ns ; E[3]    ; pwm_out~reg0 ; clk      ;
; N/A           ; None        ; -6.705 ns ; freq[0] ; pwm_out~reg0 ; clk      ;
+---------------+-------------+-----------+---------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Sep 11 20:41:28 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comparateur -c comparateur --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "pwm_out~reg0" and destination register "pwm_out~reg0"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'pwm_out~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.300 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
                Info: Total cell delay = 1.347 ns ( 58.57 % )
                Info: Total interconnect delay = 0.953 ns ( 41.43 % )
            Info: - Longest clock path from clock "clk" to source register is 2.300 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
                Info: Total cell delay = 1.347 ns ( 58.57 % )
                Info: Total interconnect delay = 0.953 ns ( 41.43 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "pwm_out~reg0" (data pin = "freq[0]", clock pin = "clk") is 6.935 ns
    Info: + Longest pin to register delay is 9.271 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'freq[0]'
        Info: 2: + IC(6.133 ns) + CELL(0.414 ns) = 7.377 ns; Loc. = LCCOMB_X24_Y35_N12; Fanout = 1; COMB Node = 'LessThan0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 7.536 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.607 ns; Loc. = LCCOMB_X24_Y35_N16; Fanout = 1; COMB Node = 'LessThan0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.678 ns; Loc. = LCCOMB_X24_Y35_N18; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.749 ns; Loc. = LCCOMB_X24_Y35_N20; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.820 ns; Loc. = LCCOMB_X24_Y35_N22; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.891 ns; Loc. = LCCOMB_X24_Y35_N24; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.301 ns; Loc. = LCCOMB_X24_Y35_N26; Fanout = 1; COMB Node = 'LessThan0~14'
        Info: 10: + IC(0.449 ns) + CELL(0.437 ns) = 9.187 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'pwm_out~0'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 9.271 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
        Info: Total cell delay = 2.689 ns ( 29.00 % )
        Info: Total interconnect delay = 6.582 ns ( 71.00 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
        Info: Total cell delay = 1.347 ns ( 58.57 % )
        Info: Total interconnect delay = 0.953 ns ( 41.43 % )
Info: tco from clock "clk" to destination pin "pwm_out" through register "pwm_out~reg0" is 6.193 ns
    Info: + Longest clock path from clock "clk" to source register is 2.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
        Info: Total cell delay = 1.347 ns ( 58.57 % )
        Info: Total interconnect delay = 0.953 ns ( 41.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
        Info: 2: + IC(0.845 ns) + CELL(2.798 ns) = 3.643 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 2.798 ns ( 76.80 % )
        Info: Total interconnect delay = 0.845 ns ( 23.20 % )
Info: th for register "pwm_out~reg0" (data pin = "duty[7]", clock pin = "clk") is -0.650 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
        Info: Total cell delay = 1.347 ns ( 58.57 % )
        Info: Total interconnect delay = 0.953 ns ( 41.43 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'duty[7]'
        Info: 2: + IC(1.342 ns) + CELL(0.150 ns) = 2.471 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'LessThan1~14'
        Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.132 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'pwm_out~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.216 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'
        Info: Total cell delay = 1.633 ns ( 50.78 % )
        Info: Total interconnect delay = 1.583 ns ( 49.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Mon Sep 11 20:41:29 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


