$date
	Sun Oct 23 02:25:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#182541
b11000 !
1"
#182542
b11000 &
b11000 %
1$
#182543
0"
#182546
b1100 &
b1100 %
#182550
b110 &
b110 %
#182554
b11 &
b11 %
#182558
b1010 &
b1010 %
#182562
b101 &
b101 %
#182566
b10000 &
b10000 %
#182570
b1000 &
b1000 %
#182574
b100 &
b100 %
#182578
b10 &
b10 %
#182582
b1 &
1#
b1 %
#182586
b0 &
b0 %
0#
0$
#1151559
b11100 !
1"
#1151562
b11100 &
b11100 %
1$
#1151563
0"
#1151566
b1110 &
b1110 %
#1151570
b111 &
b111 %
#1151574
b10110 &
b10110 %
#1151578
b1011 &
b1011 %
#1151582
b100010 &
b100010 %
#1151586
b10001 &
b10001 %
#1151590
b110100 &
b110100 %
#1151594
b11010 &
b11010 %
#1151598
b1101 &
b1101 %
#1151602
b101000 &
b101000 %
#1151606
b10100 &
b10100 %
#1151610
b1010 &
b1010 %
#1151614
b101 &
b101 %
#1151618
b10000 &
b10000 %
#1151622
b1000 &
b1000 %
#1151626
b100 &
b100 %
#1151630
b10 &
b10 %
#1151634
b1 &
b1 %
1#
#1151638
b0 &
0#
b0 %
0$
#2137597
b1010 !
1"
#2137598
b1010 &
b1010 %
1$
#2137599
0"
#2137602
b101 &
b101 %
#2137606
b10000 &
b10000 %
#2137610
b1000 &
b1000 %
#2137614
b100 &
b100 %
#2137618
b10 &
b10 %
#2137622
b1 &
1#
b1 %
#2137626
b0 &
b0 %
0#
0$
#4500012
