
build/ch.elf:     file format elf32-littlearm


Disassembly of section .text:

080001c0 <Reset_Handler>:
 80001c0:	b672      	cpsid	i
 80001c2:	4821      	ldr	r0, [pc, #132]	; (8000248 <endfiniloop+0x4>)
 80001c4:	f380 8809 	msr	PSP, r0
 80001c8:	2002      	movs	r0, #2
 80001ca:	f380 8814 	msr	CONTROL, r0
 80001ce:	f3bf 8f6f 	isb	sy
 80001d2:	f001 fbd5 	bl	8001980 <__core_init>
 80001d6:	f000 f9ab 	bl	8000530 <__early_init>
 80001da:	481c      	ldr	r0, [pc, #112]	; (800024c <endfiniloop+0x8>)
 80001dc:	491c      	ldr	r1, [pc, #112]	; (8000250 <endfiniloop+0xc>)
 80001de:	4a1d      	ldr	r2, [pc, #116]	; (8000254 <endfiniloop+0x10>)

080001e0 <msloop>:
 80001e0:	4291      	cmp	r1, r2
 80001e2:	bf3c      	itt	cc
 80001e4:	f841 0b04 	strcc.w	r0, [r1], #4
 80001e8:	e7fa      	bcc.n	80001e0 <msloop>
 80001ea:	491b      	ldr	r1, [pc, #108]	; (8000258 <endfiniloop+0x14>)
 80001ec:	4a16      	ldr	r2, [pc, #88]	; (8000248 <endfiniloop+0x4>)

080001ee <psloop>:
 80001ee:	4291      	cmp	r1, r2
 80001f0:	bf3c      	itt	cc
 80001f2:	f841 0b04 	strcc.w	r0, [r1], #4
 80001f6:	e7fa      	bcc.n	80001ee <psloop>
 80001f8:	4918      	ldr	r1, [pc, #96]	; (800025c <endfiniloop+0x18>)
 80001fa:	4a19      	ldr	r2, [pc, #100]	; (8000260 <endfiniloop+0x1c>)
 80001fc:	4b19      	ldr	r3, [pc, #100]	; (8000264 <endfiniloop+0x20>)

080001fe <dloop>:
 80001fe:	429a      	cmp	r2, r3
 8000200:	bf3e      	ittt	cc
 8000202:	f851 0b04 	ldrcc.w	r0, [r1], #4
 8000206:	f842 0b04 	strcc.w	r0, [r2], #4
 800020a:	e7f8      	bcc.n	80001fe <dloop>
 800020c:	2000      	movs	r0, #0
 800020e:	4916      	ldr	r1, [pc, #88]	; (8000268 <endfiniloop+0x24>)
 8000210:	4a16      	ldr	r2, [pc, #88]	; (800026c <endfiniloop+0x28>)

08000212 <bloop>:
 8000212:	4291      	cmp	r1, r2
 8000214:	bf3c      	itt	cc
 8000216:	f841 0b04 	strcc.w	r0, [r1], #4
 800021a:	e7fa      	bcc.n	8000212 <bloop>
 800021c:	f001 fba8 	bl	8001970 <__late_init>
 8000220:	4c13      	ldr	r4, [pc, #76]	; (8000270 <endfiniloop+0x2c>)
 8000222:	4d14      	ldr	r5, [pc, #80]	; (8000274 <endfiniloop+0x30>)

08000224 <initloop>:
 8000224:	42ac      	cmp	r4, r5
 8000226:	da03      	bge.n	8000230 <endinitloop>
 8000228:	f854 1b04 	ldr.w	r1, [r4], #4
 800022c:	4788      	blx	r1
 800022e:	e7f9      	b.n	8000224 <initloop>

08000230 <endinitloop>:
 8000230:	f000 fa2e 	bl	8000690 <main>
 8000234:	4c10      	ldr	r4, [pc, #64]	; (8000278 <endfiniloop+0x34>)
 8000236:	4d11      	ldr	r5, [pc, #68]	; (800027c <endfiniloop+0x38>)

08000238 <finiloop>:
 8000238:	42ac      	cmp	r4, r5
 800023a:	da03      	bge.n	8000244 <endfiniloop>
 800023c:	f854 1b04 	ldr.w	r1, [r4], #4
 8000240:	4788      	blx	r1
 8000242:	e7f9      	b.n	8000238 <finiloop>

08000244 <endfiniloop>:
 8000244:	f001 bb8c 	b.w	8001960 <__default_exit>
 8000248:	20000800 	.word	0x20000800
 800024c:	55555555 	.word	0x55555555
 8000250:	20000000 	.word	0x20000000
 8000254:	20000400 	.word	0x20000400
 8000258:	20000400 	.word	0x20000400
 800025c:	08002310 	.word	0x08002310
 8000260:	20000800 	.word	0x20000800
 8000264:	200008c0 	.word	0x200008c0
 8000268:	200008c0 	.word	0x200008c0
 800026c:	20000f8c 	.word	0x20000f8c
 8000270:	080001c0 	.word	0x080001c0
 8000274:	080001c0 	.word	0x080001c0
 8000278:	080001c0 	.word	0x080001c0
 800027c:	080001c0 	.word	0x080001c0

08000280 <_port_switch>:
 8000280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000284:	f8c1 d00c 	str.w	sp, [r1, #12]
 8000288:	f8d0 d00c 	ldr.w	sp, [r0, #12]
 800028c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000290 <_port_thread_start>:
 8000290:	f001 fa16 	bl	80016c0 <_dbg_check_unlock>
 8000294:	f000 feb4 	bl	8001000 <_stats_stop_measure_crit_thd>
 8000298:	2300      	movs	r3, #0
 800029a:	f383 8811 	msr	BASEPRI, r3
 800029e:	4628      	mov	r0, r5
 80002a0:	47a0      	blx	r4
 80002a2:	2000      	movs	r0, #0
 80002a4:	f001 fa64 	bl	8001770 <chThdExit>

080002a8 <_port_switch_from_isr>:
 80002a8:	f000 feba 	bl	8001020 <_stats_start_measure_crit_thd>
 80002ac:	f001 fa18 	bl	80016e0 <_dbg_check_lock>
 80002b0:	f000 ff1e 	bl	80010f0 <chSchDoReschedule>
 80002b4:	f001 fa04 	bl	80016c0 <_dbg_check_unlock>
 80002b8:	f000 fea2 	bl	8001000 <_stats_stop_measure_crit_thd>

080002bc <_port_exit_from_isr>:
 80002bc:	df00      	svc	0
 80002be:	e7fe      	b.n	80002be <_port_exit_from_isr+0x2>

080002c0 <spi_lld_serve_tx_interrupt.lto_priv.30>:
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  (void)spip;
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80002c0:	f011 0f0c 	tst.w	r1, #12
 80002c4:	d100      	bne.n	80002c8 <spi_lld_serve_tx_interrupt.lto_priv.30+0x8>
 80002c6:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c8:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 80002ca:	4b02      	ldr	r3, [pc, #8]	; (80002d4 <spi_lld_serve_tx_interrupt.lto_priv.30+0x14>)
 80002cc:	4a02      	ldr	r2, [pc, #8]	; (80002d8 <spi_lld_serve_tx_interrupt.lto_priv.30+0x18>)
 80002ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80002d0:	e7fe      	b.n	80002d0 <spi_lld_serve_tx_interrupt.lto_priv.30+0x10>
 80002d2:	bf00      	nop
 80002d4:	200008f8 	.word	0x200008f8
 80002d8:	08002070 	.word	0x08002070
 80002dc:	00000000 	.word	0x00000000

080002e0 <spi_lld_serve_rx_interrupt.lto_priv.29>:
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80002e0:	f011 0f0c 	tst.w	r1, #12
 * @brief   Shared end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80002e4:	b538      	push	{r3, r4, r5, lr}

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80002e6:	d14b      	bne.n	8000380 <spi_lld_serve_rx_interrupt.lto_priv.29+0xa0>
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 80002e8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80002ea:	680b      	ldr	r3, [r1, #0]
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	f022 021f 	bic.w	r2, r2, #31
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	681a      	ldr	r2, [r3, #0]
 80002f6:	07d4      	lsls	r4, r2, #31
 80002f8:	d4fc      	bmi.n	80002f4 <spi_lld_serve_rx_interrupt.lto_priv.29+0x14>
 80002fa:	7a0d      	ldrb	r5, [r1, #8]
  dmaStreamDisable(spip->dmarx);
 80002fc:	6a42      	ldr	r2, [r0, #36]	; 0x24
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 80002fe:	684c      	ldr	r4, [r1, #4]
  dmaStreamDisable(spip->dmarx);
 8000300:	6813      	ldr	r3, [r2, #0]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8000302:	213d      	movs	r1, #61	; 0x3d
 8000304:	40a9      	lsls	r1, r5
 8000306:	6021      	str	r1, [r4, #0]
  dmaStreamDisable(spip->dmarx);
 8000308:	6819      	ldr	r1, [r3, #0]
 800030a:	f021 011f 	bic.w	r1, r1, #31
 800030e:	6019      	str	r1, [r3, #0]
 8000310:	6819      	ldr	r1, [r3, #0]
 8000312:	07c9      	lsls	r1, r1, #31
 8000314:	d4fc      	bmi.n	8000310 <spi_lld_serve_rx_interrupt.lto_priv.29+0x30>

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8000316:	6843      	ldr	r3, [r0, #4]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8000318:	6851      	ldr	r1, [r2, #4]
 800031a:	4604      	mov	r4, r0
 800031c:	7a10      	ldrb	r0, [r2, #8]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 800031e:	681a      	ldr	r2, [r3, #0]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8000320:	233d      	movs	r3, #61	; 0x3d
 8000322:	4083      	lsls	r3, r0
 8000324:	600b      	str	r3, [r1, #0]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8000326:	b342      	cbz	r2, 800037a <spi_lld_serve_rx_interrupt.lto_priv.29+0x9a>
 8000328:	2304      	movs	r3, #4
 800032a:	7023      	strb	r3, [r4, #0]
 800032c:	4620      	mov	r0, r4
 800032e:	4790      	blx	r2
 8000330:	7823      	ldrb	r3, [r4, #0]
 8000332:	2b04      	cmp	r3, #4
 8000334:	d021      	beq.n	800037a <spi_lld_serve_rx_interrupt.lto_priv.29+0x9a>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000336:	2320      	movs	r3, #32
 8000338:	f383 8811 	msr	BASEPRI, r3
/**
 * @brief   Starts the measurement of an ISR critical zone.
 */
void _stats_start_measure_crit_isr(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_isr);
 800033c:	4813      	ldr	r0, [pc, #76]	; (800038c <spi_lld_serve_rx_interrupt.lto_priv.29+0xac>)
 800033e:	f000 fe67 	bl	8001010 <chTMStartMeasurementX>
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
  _dbg_check_lock_from_isr();
 8000342:	f001 f965 	bl	8001610 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 8000346:	68a3      	ldr	r3, [r4, #8]
 8000348:	b173      	cbz	r3, 8000368 <spi_lld_serve_rx_interrupt.lto_priv.29+0x88>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
 800034a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800034e:	2a03      	cmp	r2, #3
 8000350:	d004      	beq.n	800035c <spi_lld_serve_rx_interrupt.lto_priv.29+0x7c>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000352:	b672      	cpsid	i
 8000354:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <spi_lld_serve_rx_interrupt.lto_priv.29+0xb0>)
 8000356:	4a0f      	ldr	r2, [pc, #60]	; (8000394 <spi_lld_serve_rx_interrupt.lto_priv.29+0xb4>)
 8000358:	62da      	str	r2, [r3, #44]	; 0x2c
 800035a:	e7fe      	b.n	800035a <spi_lld_serve_rx_interrupt.lto_priv.29+0x7a>
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 800035c:	2200      	movs	r2, #0
 800035e:	60a2      	str	r2, [r4, #8]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 8000360:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 8000362:	625a      	str	r2, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 8000364:	f000 ff24 	bl	80011b0 <chSchReadyI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8000368:	f001 f93a 	bl	80015e0 <_dbg_check_unlock_from_isr>
/**
 * @brief   Stops the measurement of an ISR critical zone.
 */
void _stats_stop_measure_crit_isr(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_isr);
 800036c:	4807      	ldr	r0, [pc, #28]	; (800038c <spi_lld_serve_rx_interrupt.lto_priv.29+0xac>)
 800036e:	f000 fe1f 	bl	8000fb0 <chTMStopMeasurementX>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000372:	2300      	movs	r3, #0
 8000374:	f383 8811 	msr	BASEPRI, r3
 8000378:	bd38      	pop	{r3, r4, r5, pc}
 800037a:	2302      	movs	r3, #2
 800037c:	7023      	strb	r3, [r4, #0]
 800037e:	e7da      	b.n	8000336 <spi_lld_serve_rx_interrupt.lto_priv.29+0x56>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000380:	b672      	cpsid	i
 8000382:	4b05      	ldr	r3, [pc, #20]	; (8000398 <spi_lld_serve_rx_interrupt.lto_priv.29+0xb8>)
 8000384:	4a05      	ldr	r2, [pc, #20]	; (800039c <spi_lld_serve_rx_interrupt.lto_priv.29+0xbc>)
 8000386:	62da      	str	r2, [r3, #44]	; 0x2c
 8000388:	e7fe      	b.n	8000388 <spi_lld_serve_rx_interrupt.lto_priv.29+0xa8>
 800038a:	bf00      	nop
 800038c:	20000dc0 	.word	0x20000dc0
 8000390:	200008f8 	.word	0x200008f8
 8000394:	08002030 	.word	0x08002030
 8000398:	200008f8 	.word	0x200008f8
 800039c:	08002070 	.word	0x08002070

080003a0 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector158) {
 80003a0:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80003a2:	f000 fdd5 	bl	8000f50 <_stats_increase_irq>
 80003a6:	f000 ff43 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <Vector158+0x30>)
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 80003ac:	4809      	ldr	r0, [pc, #36]	; (80003d4 <Vector158+0x34>)
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 80003ae:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 80003b0:	6f82      	ldr	r2, [r0, #120]	; 0x78
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 80003b2:	0d89      	lsrs	r1, r1, #22
 80003b4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22;
 80003b8:	058c      	lsls	r4, r1, #22
 80003ba:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
 80003bc:	b10a      	cbz	r2, 80003c2 <Vector158+0x22>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
 80003be:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 80003c0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80003c2:	f000 ff1d 	bl	8001200 <_dbg_check_leave_isr>
}
 80003c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80003ca:	f000 bd91 	b.w	8000ef0 <_port_irq_epilogue>
 80003ce:	bf00      	nop
 80003d0:	40026400 	.word	0x40026400
 80003d4:	20000f04 	.word	0x20000f04
	...

080003e0 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector154) {
 80003e0:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80003e2:	f000 fdb5 	bl	8000f50 <_stats_increase_irq>
 80003e6:	f000 ff23 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 80003ea:	4b09      	ldr	r3, [pc, #36]	; (8000410 <Vector154+0x30>)
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 80003ec:	4809      	ldr	r0, [pc, #36]	; (8000414 <Vector154+0x34>)
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 80003ee:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 80003f0:	6f02      	ldr	r2, [r0, #112]	; 0x70
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 80003f2:	0c09      	lsrs	r1, r1, #16
 80003f4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16;
 80003f8:	040c      	lsls	r4, r1, #16
 80003fa:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
 80003fc:	b10a      	cbz	r2, 8000402 <Vector154+0x22>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
 80003fe:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8000400:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000402:	f000 fefd 	bl	8001200 <_dbg_check_leave_isr>
}
 8000406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800040a:	f000 bd71 	b.w	8000ef0 <_port_irq_epilogue>
 800040e:	bf00      	nop
 8000410:	40026400 	.word	0x40026400
 8000414:	20000f04 	.word	0x20000f04
	...

08000420 <VectorB0>:
 * @brief   TIM2 interrupt handler.
 * @details This interrupt is used for system tick in free running mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8000420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  OSAL_IRQ_PROLOGUE();

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8000424:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {

  OSAL_IRQ_PROLOGUE();
 8000428:	f000 fd92 	bl	8000f50 <_stats_increase_irq>
 800042c:	f000 ff00 	bl	8001230 <_dbg_check_enter_isr>

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8000430:	6933      	ldr	r3, [r6, #16]
 8000432:	079b      	lsls	r3, r3, #30
 8000434:	d405      	bmi.n	8000442 <VectorB0+0x22>
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8000436:	f000 fee3 	bl	8001200 <_dbg_check_leave_isr>
}
 800043a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 800043e:	f000 bd57 	b.w	8000ef0 <_port_irq_epilogue>

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
    STM32_ST_TIM->SR = 0U;
 8000442:	2700      	movs	r7, #0
 8000444:	6137      	str	r7, [r6, #16]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000446:	2320      	movs	r3, #32
 8000448:	f383 8811 	msr	BASEPRI, r3
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 800044c:	4d31      	ldr	r5, [pc, #196]	; (8000514 <VectorB0+0xf4>)
/**
 * @brief   Starts the measurement of an ISR critical zone.
 */
void _stats_start_measure_crit_isr(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_isr);
 800044e:	f505 6099 	add.w	r0, r5, #1224	; 0x4c8
 8000452:	f000 fddd 	bl	8001010 <chTMStartMeasurementX>
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
  _dbg_check_lock_from_isr();
 8000456:	f001 f8db 	bl	8001610 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {

  chDbgCheckClassI();
 800045a:	f000 fe99 	bl	8001190 <chDbgCheckClassI>
 *
 * @iclass
 */
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();
 800045e:	f000 fe97 	bl	8001190 <chDbgCheckClassI>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 8000462:	69ec      	ldr	r4, [r5, #28]
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000464:	6a72      	ldr	r2, [r6, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8000466:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8000468:	68a3      	ldr	r3, [r4, #8]
 800046a:	1a50      	subs	r0, r2, r1
 800046c:	4298      	cmp	r0, r3
 800046e:	bf38      	it	cc
 8000470:	f105 061c 	addcc.w	r6, r5, #28
 8000474:	d328      	bcc.n	80004c8 <VectorB0+0xa8>
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 8000476:	46b8      	mov	r8, r7
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 8000478:	4637      	mov	r7, r6
 800047a:	f105 061c 	add.w	r6, r5, #28
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800047e:	6822      	ldr	r2, [r4, #0]
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
 8000480:	f8d4 900c 	ldr.w	r9, [r4, #12]
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8000484:	440b      	add	r3, r1
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;

    /* if the list becomes empty then the timer is stopped.*/
    if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 8000486:	42b2      	cmp	r2, r6
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8000488:	62ab      	str	r3, [r5, #40]	; 0x28

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800048a:	6056      	str	r6, [r2, #4]
    ch.vtlist.vt_next = vtp->vt_next;
 800048c:	61ea      	str	r2, [r5, #28]
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 800048e:	f8c4 800c 	str.w	r8, [r4, #12]
 8000492:	bf08      	it	eq
 8000494:	f8c7 800c 	streq.w	r8, [r7, #12]
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8000498:	f001 f8a2 	bl	80015e0 <_dbg_check_unlock_from_isr>
/**
 * @brief   Stops the measurement of an ISR critical zone.
 */
void _stats_stop_measure_crit_isr(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_isr);
 800049c:	481e      	ldr	r0, [pc, #120]	; (8000518 <VectorB0+0xf8>)
 800049e:	f000 fd87 	bl	8000fb0 <chTMStopMeasurementX>
 80004a2:	f388 8811 	msr	BASEPRI, r8
       and in order to give a preemption chance to higher priority
       interrupts.*/
    chSysUnlockFromISR();

    /* The callback is invoked outside the kernel critical zone.*/
    fn(vtp->vt_par);
 80004a6:	6920      	ldr	r0, [r4, #16]
 80004a8:	47c8      	blx	r9
 80004aa:	2320      	movs	r3, #32
 80004ac:	f383 8811 	msr	BASEPRI, r3
/**
 * @brief   Starts the measurement of an ISR critical zone.
 */
void _stats_start_measure_crit_isr(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_isr);
 80004b0:	4819      	ldr	r0, [pc, #100]	; (8000518 <VectorB0+0xf8>)
 80004b2:	f000 fdad 	bl	8001010 <chTMStartMeasurementX>
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
  _dbg_check_lock_from_isr();
 80004b6:	f001 f8ab 	bl	8001610 <_dbg_check_lock_from_isr>
       of the list.*/
    chSysLockFromISR();

    /* Next element in the list, the current time could have advanced so
       recalculating the time window.*/
    vtp = ch.vtlist.vt_next;
 80004ba:	69ec      	ldr	r4, [r5, #28]
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80004bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 80004be:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80004c0:	68a3      	ldr	r3, [r4, #8]
 80004c2:	1a50      	subs	r0, r2, r1
 80004c4:	4283      	cmp	r3, r0
 80004c6:	d9da      	bls.n	800047e <VectorB0+0x5e>
    vtp = ch.vtlist.vt_next;
    now = chVTGetSystemTimeX();
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 80004c8:	42b4      	cmp	r4, r6
 80004ca:	d015      	beq.n	80004f8 <VectorB0+0xd8>
    return;
  }

  /* Recalculating the next alarm time.*/
  delta = ch.vtlist.vt_lasttime + vtp->vt_delta - now;
 80004cc:	440b      	add	r3, r1
 80004ce:	1a9b      	subs	r3, r3, r2
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	bf98      	it	ls
 80004d4:	2302      	movls	r3, #2
  }
  port_timer_set_alarm(now + delta);
 80004d6:	189c      	adds	r4, r3, r2
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 80004d8:	4620      	mov	r0, r4
 80004da:	f000 fcf9 	bl	8000ed0 <stSetAlarm>
 80004de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

  chDbgAssert((chVTGetSystemTimeX() - ch.vtlist.vt_lasttime) <=
 80004e2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80004e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004e6:	480d      	ldr	r0, [pc, #52]	; (800051c <VectorB0+0xfc>)
 80004e8:	1a63      	subs	r3, r4, r1
 80004ea:	1a52      	subs	r2, r2, r1
 80004ec:	429a      	cmp	r2, r3
 80004ee:	d903      	bls.n	80004f8 <VectorB0+0xd8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f0:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <VectorB0+0x100>)
 80004f4:	62c3      	str	r3, [r0, #44]	; 0x2c
 80004f6:	e7fe      	b.n	80004f6 <VectorB0+0xd6>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 80004f8:	f001 f872 	bl	80015e0 <_dbg_check_unlock_from_isr>
/**
 * @brief   Stops the measurement of an ISR critical zone.
 */
void _stats_stop_measure_crit_isr(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_isr);
 80004fc:	4806      	ldr	r0, [pc, #24]	; (8000518 <VectorB0+0xf8>)
 80004fe:	f000 fd57 	bl	8000fb0 <chTMStopMeasurementX>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000502:	2300      	movs	r3, #0
 8000504:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8000508:	f000 fe7a 	bl	8001200 <_dbg_check_leave_isr>
}
 800050c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8000510:	f000 bcee 	b.w	8000ef0 <_port_irq_epilogue>
 8000514:	200008f8 	.word	0x200008f8
 8000518:	20000dc0 	.word	0x20000dc0
 800051c:	200008f8 	.word	0x200008f8
 8000520:	080020a0 	.word	0x080020a0
	...

08000530 <__early_init>:
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8000530:	492c      	ldr	r1, [pc, #176]	; (80005e4 <__early_init+0xb4>)

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8000532:	4b2d      	ldr	r3, [pc, #180]	; (80005e8 <__early_init+0xb8>)
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8000534:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8000538:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800053c:	6408      	str	r0, [r1, #64]	; 0x40

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800053e:	601a      	str	r2, [r3, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8000540:	680b      	ldr	r3, [r1, #0]
 8000542:	f043 0301 	orr.w	r3, r3, #1
 8000546:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8000548:	680a      	ldr	r2, [r1, #0]
 800054a:	4b26      	ldr	r3, [pc, #152]	; (80005e4 <__early_init+0xb4>)
 800054c:	0790      	lsls	r0, r2, #30
 800054e:	d5fb      	bpl.n	8000548 <__early_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
 8000550:	689a      	ldr	r2, [r3, #8]
 8000552:	f022 0203 	bic.w	r2, r2, #3
 8000556:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
 8000558:	689a      	ldr	r2, [r3, #8]
 800055a:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800055c:	4619      	mov	r1, r3
 800055e:	688b      	ldr	r3, [r1, #8]
 8000560:	4a20      	ldr	r2, [pc, #128]	; (80005e4 <__early_init+0xb4>)
 8000562:	f013 030c 	ands.w	r3, r3, #12
 8000566:	d1fa      	bne.n	800055e <__early_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8000568:	6811      	ldr	r1, [r2, #0]
 800056a:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 800056e:	6011      	str	r1, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8000570:	6093      	str	r3, [r2, #8]
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
 8000572:	6813      	ldr	r3, [r2, #0]
 8000574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000578:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800057a:	6811      	ldr	r1, [r2, #0]
 800057c:	4b19      	ldr	r3, [pc, #100]	; (80005e4 <__early_init+0xb4>)
 800057e:	0389      	lsls	r1, r1, #14
 8000580:	d5fb      	bpl.n	800057a <__early_init+0x4a>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 8000582:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000584:	f042 0201 	orr.w	r2, r2, #1
 8000588:	675a      	str	r2, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800058a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800058c:	4915      	ldr	r1, [pc, #84]	; (80005e4 <__early_init+0xb4>)
 800058e:	0790      	lsls	r0, r2, #30
 8000590:	d5fb      	bpl.n	800058a <__early_init+0x5a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 8000592:	4b16      	ldr	r3, [pc, #88]	; (80005ec <__early_init+0xbc>)
 8000594:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8000596:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8000598:	4a13      	ldr	r2, [pc, #76]	; (80005e8 <__early_init+0xb8>)

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800059a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800059e:	600b      	str	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 80005a0:	6853      	ldr	r3, [r2, #4]
 80005a2:	0459      	lsls	r1, r3, #17
 80005a4:	d5fc      	bpl.n	80005a0 <__early_init+0x70>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 80005a6:	490f      	ldr	r1, [pc, #60]	; (80005e4 <__early_init+0xb4>)
 80005a8:	680a      	ldr	r2, [r1, #0]
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <__early_init+0xb4>)
 80005ac:	0192      	lsls	r2, r2, #6
 80005ae:	d5fb      	bpl.n	80005a8 <__early_init+0x78>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 80005b0:	4a0f      	ldr	r2, [pc, #60]	; (80005f0 <__early_init+0xc0>)
  while (!(RCC->CR & RCC_CR_PLLSAIRDY))
    ;
#endif

  /* Other clock-related settings (dividers, MCO etc).*/
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 80005b2:	4910      	ldr	r1, [pc, #64]	; (80005f4 <__early_init+0xc4>)
 80005b4:	6099      	str	r1, [r3, #8]
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 80005b6:	f240 7105 	movw	r1, #1797	; 0x705
 80005ba:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from MSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 80005bc:	689a      	ldr	r2, [r3, #8]
 80005be:	f042 0202 	orr.w	r2, r2, #2
 80005c2:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80005c4:	461a      	mov	r2, r3
 80005c6:	6893      	ldr	r3, [r2, #8]
 80005c8:	4906      	ldr	r1, [pc, #24]	; (80005e4 <__early_init+0xb4>)
 80005ca:	f003 030c 	and.w	r3, r3, #12
 80005ce:	2b08      	cmp	r3, #8
 80005d0:	d1f9      	bne.n	80005c6 <__early_init+0x96>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 80005d2:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80005d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005d8:	644b      	str	r3, [r1, #68]	; 0x44
 80005da:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80005dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e0:	664b      	str	r3, [r1, #100]	; 0x64
 80005e2:	4770      	bx	lr
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40007000 	.word	0x40007000
 80005ec:	0740540c 	.word	0x0740540c
 80005f0:	40023c00 	.word	0x40023c00
 80005f4:	38889400 	.word	0x38889400
	...

08000600 <dmaStreamRelease>:
 *
 * @special
 */
void dmaStreamRelease(const stm32_dma_stream_t *dmastp) {

  osalDbgCheck(dmastp != NULL);
 8000600:	2800      	cmp	r0, #0
 8000602:	d036      	beq.n	8000672 <dmaStreamRelease+0x72>
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @special
 */
void dmaStreamRelease(const stm32_dma_stream_t *dmastp) {
 8000604:	b4f0      	push	{r4, r5, r6, r7}

  osalDbgCheck(dmastp != NULL);

  /* Check if the streams is not taken.*/
  osalDbgAssert((dma_streams_mask & (1 << dmastp->selfindex)) != 0,
 8000606:	4d1d      	ldr	r5, [pc, #116]	; (800067c <dmaStreamRelease+0x7c>)
 8000608:	7a43      	ldrb	r3, [r0, #9]
 800060a:	682a      	ldr	r2, [r5, #0]
 800060c:	2101      	movs	r1, #1
 800060e:	fa01 f303 	lsl.w	r3, r1, r3
 8000612:	4213      	tst	r3, r2
 8000614:	d028      	beq.n	8000668 <dmaStreamRelease+0x68>
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 8000616:	7a83      	ldrb	r3, [r0, #10]
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 8000618:	4e19      	ldr	r6, [pc, #100]	; (8000680 <dmaStreamRelease+0x80>)
 800061a:	095c      	lsrs	r4, r3, #5
 800061c:	3420      	adds	r4, #32
 800061e:	f003 071f 	and.w	r7, r3, #31
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 8000622:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000626:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 800062a:	fa01 f707 	lsl.w	r7, r1, r7
 800062e:	f846 7024 	str.w	r7, [r6, r4, lsl #2]
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 8000632:	2400      	movs	r4, #0
 8000634:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300

  /* Marks the stream as not allocated.*/
  dma_streams_mask &= ~(1 << dmastp->selfindex);
 8000638:	7a43      	ldrb	r3, [r0, #9]
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	ea22 0303 	bic.w	r3, r2, r3

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) == 0)
 8000642:	f013 0fff 	tst.w	r3, #255	; 0xff

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);

  /* Marks the stream as not allocated.*/
  dma_streams_mask &= ~(1 << dmastp->selfindex);
 8000646:	602b      	str	r3, [r5, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) == 0)
 8000648:	d104      	bne.n	8000654 <dmaStreamRelease+0x54>
    rccDisableDMA1(FALSE);
 800064a:	490e      	ldr	r1, [pc, #56]	; (8000684 <dmaStreamRelease+0x84>)
 800064c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800064e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8000652:	630a      	str	r2, [r1, #48]	; 0x30
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) == 0)
 8000654:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
 8000658:	d104      	bne.n	8000664 <dmaStreamRelease+0x64>
    rccDisableDMA2(FALSE);
 800065a:	4a0a      	ldr	r2, [pc, #40]	; (8000684 <dmaStreamRelease+0x84>)
 800065c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800065e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000662:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000664:	bcf0      	pop	{r4, r5, r6, r7}
 8000666:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000668:	b672      	cpsid	i
 800066a:	4b07      	ldr	r3, [pc, #28]	; (8000688 <dmaStreamRelease+0x88>)
 800066c:	4a07      	ldr	r2, [pc, #28]	; (800068c <dmaStreamRelease+0x8c>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000670:	e7fe      	b.n	8000670 <dmaStreamRelease+0x70>
 8000672:	b672      	cpsid	i
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <dmaStreamRelease+0x88>)
 8000676:	4a05      	ldr	r2, [pc, #20]	; (800068c <dmaStreamRelease+0x8c>)
 8000678:	62da      	str	r2, [r3, #44]	; 0x2c
 800067a:	e7fe      	b.n	800067a <dmaStreamRelease+0x7a>
 800067c:	20000f88 	.word	0x20000f88
 8000680:	e000e100 	.word	0xe000e100
 8000684:	40023800 	.word	0x40023800
 8000688:	200008f8 	.word	0x200008f8
 800068c:	08002040 	.word	0x08002040

08000690 <main>:
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 8000690:	4bc9      	ldr	r3, [pc, #804]	; (80009b8 <main+0x328>)
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8000692:	4cca      	ldr	r4, [pc, #808]	; (80009bc <main+0x32c>)
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 8000694:	691a      	ldr	r2, [r3, #16]
 8000696:	f04f 31ff 	mov.w	r1, #4294967295
 800069a:	2200      	movs	r2, #0


/*
 * Application entry point.
 */
int main(void) {
 800069c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80006a0:	6119      	str	r1, [r3, #16]
 80006a2:	611a      	str	r2, [r3, #16]
  rccResetAHB2(~0);
 80006a4:	6958      	ldr	r0, [r3, #20]
 80006a6:	6159      	str	r1, [r3, #20]
 80006a8:	615a      	str	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 80006aa:	6a18      	ldr	r0, [r3, #32]
 80006ac:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
 80006b0:	6218      	str	r0, [r3, #32]
 80006b2:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 80006b4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80006b6:	6259      	str	r1, [r3, #36]	; 0x24
 80006b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(FALSE);
 80006ba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80006bc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80006c0:	6419      	str	r1, [r3, #64]	; 0x40
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 80006c2:	6821      	ldr	r1, [r4, #0]
 80006c4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80006c8:	6021      	str	r1, [r4, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 80006ca:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80006cc:	f401 7140 	and.w	r1, r1, #768	; 0x300
 80006d0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80006d4:	b087      	sub	sp, #28
 80006d6:	d003      	beq.n	80006e0 <main+0x50>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 80006d8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80006dc:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 80006de:	671a      	str	r2, [r3, #112]	; 0x70

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 80006e0:	48b6      	ldr	r0, [pc, #728]	; (80009bc <main+0x32c>)
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 80006e2:	4cb7      	ldr	r4, [pc, #732]	; (80009c0 <main+0x330>)
 80006e4:	6842      	ldr	r2, [r0, #4]
 80006e6:	4eb7      	ldr	r6, [pc, #732]	; (80009c4 <main+0x334>)
 80006e8:	4db7      	ldr	r5, [pc, #732]	; (80009c8 <main+0x338>)
 80006ea:	2100      	movs	r1, #0
 80006ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80006f0:	6042      	str	r2, [r0, #4]
 80006f2:	460b      	mov	r3, r1
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 80006f4:	460a      	mov	r2, r1
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 80006f6:	6021      	str	r1, [r4, #0]
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
 80006f8:	58f0      	ldr	r0, [r6, r3]
 80006fa:	6001      	str	r1, [r0, #0]
    dma_isr_redir[i].dma_func = NULL;
 80006fc:	f845 1032 	str.w	r1, [r5, r2, lsl #3]
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 8000700:	3201      	adds	r2, #1
 8000702:	2a10      	cmp	r2, #16
 8000704:	f103 030c 	add.w	r3, r3, #12
    _stm32_dma_streams[i].stream->CR = 0;
 8000708:	f04f 0400 	mov.w	r4, #0
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 800070c:	d1f4      	bne.n	80006f8 <main+0x68>
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800070e:	f8df b2f4 	ldr.w	fp, [pc, #756]	; 8000a04 <main+0x374>
  DMA1->HIFCR = 0xFFFFFFFF;
  DMA2->LIFCR = 0xFFFFFFFF;
 8000712:	49ae      	ldr	r1, [pc, #696]	; (80009cc <main+0x33c>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 8000714:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 80009b8 <main+0x328>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000718:	4ead      	ldr	r6, [pc, #692]	; (80009d0 <main+0x340>)
 800071a:	48ae      	ldr	r0, [pc, #696]	; (80009d4 <main+0x344>)
 800071c:	4bae      	ldr	r3, [pc, #696]	; (80009d8 <main+0x348>)
 800071e:	f8df a2e8 	ldr.w	sl, [pc, #744]	; 8000a08 <main+0x378>
 8000722:	f8df 92e8 	ldr.w	r9, [pc, #744]	; 8000a0c <main+0x37c>
 8000726:	f8df c2e8 	ldr.w	ip, [pc, #744]	; 8000a10 <main+0x380>
 800072a:	f8df e2e8 	ldr.w	lr, [pc, #744]	; 8000a14 <main+0x384>
 800072e:	4fab      	ldr	r7, [pc, #684]	; (80009dc <main+0x34c>)
  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 8000730:	f04f 35ff 	mov.w	r5, #4294967295
 8000734:	f8cb 5008 	str.w	r5, [fp, #8]
  DMA1->HIFCR = 0xFFFFFFFF;
 8000738:	f8cb 500c 	str.w	r5, [fp, #12]
  DMA2->LIFCR = 0xFFFFFFFF;
 800073c:	608d      	str	r5, [r1, #8]
  DMA2->HIFCR = 0xFFFFFFFF;
 800073e:	60cd      	str	r5, [r1, #12]
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 8000740:	f8d8 b030 	ldr.w	fp, [r8, #48]	; 0x30
 8000744:	ea6f 2b5b 	mvn.w	fp, fp, lsr #9
 8000748:	ea6f 2b4b 	mvn.w	fp, fp, lsl #9
 800074c:	f8c8 b030 	str.w	fp, [r8, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 8000750:	f8d8 b050 	ldr.w	fp, [r8, #80]	; 0x50
 8000754:	ea6f 2b5b 	mvn.w	fp, fp, lsr #9
 8000758:	ea6f 2b4b 	mvn.w	fp, fp, lsl #9
 800075c:	f8c8 b050 	str.w	fp, [r8, #80]	; 0x50

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8000760:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 8000a18 <main+0x388>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000764:	6074      	str	r4, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8000766:	60b5      	str	r5, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
 8000768:	f8c6 b00c 	str.w	fp, [r6, #12]
  gpiop->ODR     = config->odr;
 800076c:	f64f 6bff 	movw	fp, #65279	; 0xfeff
 8000770:	f8c6 b014 	str.w	fp, [r6, #20]
  gpiop->AFRL    = config->afrl;
 8000774:	f8df b2a4 	ldr.w	fp, [pc, #676]	; 8000a1c <main+0x38c>
 8000778:	f8c6 b020 	str.w	fp, [r6, #32]
  gpiop->AFRH    = config->afrh;
 800077c:	f8df b2a0 	ldr.w	fp, [pc, #672]	; 8000a20 <main+0x390>
 8000780:	f8c6 b024 	str.w	fp, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8000784:	f10b 4b2b 	add.w	fp, fp, #2868903936	; 0xab000000
 8000788:	f5ab 0bd2 	sub.w	fp, fp, #6881280	; 0x690000
 800078c:	f1ab 0bd8 	sub.w	fp, fp, #216	; 0xd8
 8000790:	f8c6 b000 	str.w	fp, [r6]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000794:	f44f 7640 	mov.w	r6, #768	; 0x300
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8000798:	f8df b288 	ldr.w	fp, [pc, #648]	; 8000a24 <main+0x394>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800079c:	6046      	str	r6, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800079e:	6085      	str	r5, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 80007a0:	f64f 76fe 	movw	r6, #65534	; 0xfffe

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 80007a4:	f8c0 b00c 	str.w	fp, [r0, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 80007a8:	f44f 0ba0 	mov.w	fp, #5242880	; 0x500000
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 80007ac:	6146      	str	r6, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80007ae:	f8c0 b020 	str.w	fp, [r0, #32]
  gpiop->AFRH    = config->afrh;
  gpiop->MODER   = config->moder;
 80007b2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8000a28 <main+0x398>
  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
  gpiop->AFRH    = config->afrh;
 80007b6:	4e8a      	ldr	r6, [pc, #552]	; (80009e0 <main+0x350>)
 80007b8:	6246      	str	r6, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80007ba:	f8c0 b000 	str.w	fp, [r0]

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 80007be:	f1ab 5bcb 	sub.w	fp, fp, #425721856	; 0x19600000
 80007c2:	f5ab 2b6c 	sub.w	fp, fp, #966656	; 0xec000

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 80007c6:	2601      	movs	r6, #1
  gpiop->ODR     = config->odr;
 80007c8:	f64f 70ff 	movw	r0, #65535	; 0xffff
  gpiop->AFRL    = config->afrl;
 80007cc:	f2ab 4bd1 	subw	fp, fp, #1233	; 0x4d1
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80007d0:	605c      	str	r4, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80007d2:	609d      	str	r5, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 80007d4:	60de      	str	r6, [r3, #12]
  gpiop->ODR     = config->odr;
 80007d6:	6158      	str	r0, [r3, #20]
  gpiop->AFRL    = config->afrl;
 80007d8:	f8c3 b020 	str.w	fp, [r3, #32]
  gpiop->AFRH    = config->afrh;
 80007dc:	f8df b24c 	ldr.w	fp, [pc, #588]	; 8000a2c <main+0x39c>
 80007e0:	f8c3 b024 	str.w	fp, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80007e4:	f8df b248 	ldr.w	fp, [pc, #584]	; 8000a30 <main+0x3a0>
 80007e8:	f8c3 b000 	str.w	fp, [r3]

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 80007ec:	f8df b244 	ldr.w	fp, [pc, #580]	; 8000a34 <main+0x3a4>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80007f0:	f8ca 4004 	str.w	r4, [sl, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80007f4:	f8ca 5008 	str.w	r5, [sl, #8]
  gpiop->PUPDR   = config->pupdr;
 80007f8:	f8ca b00c 	str.w	fp, [sl, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 80007fc:	f44f 6b40 	mov.w	fp, #3072	; 0xc00
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8000800:	f8ca 0014 	str.w	r0, [sl, #20]
  gpiop->AFRL    = config->afrl;
 8000804:	f8ca b020 	str.w	fp, [sl, #32]
  gpiop->AFRH    = config->afrh;
  gpiop->MODER   = config->moder;
 8000808:	f04f 0b20 	mov.w	fp, #32
  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
  gpiop->AFRH    = config->afrh;
 800080c:	f8ca 4024 	str.w	r4, [sl, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8000810:	f8ca b000 	str.w	fp, [sl]

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8000814:	f8df a220 	ldr.w	sl, [pc, #544]	; 8000a38 <main+0x3a8>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000818:	f8c9 4004 	str.w	r4, [r9, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800081c:	f8c9 5008 	str.w	r5, [r9, #8]
  gpiop->PUPDR   = config->pupdr;
 8000820:	f8c9 a00c 	str.w	sl, [r9, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
  gpiop->AFRH    = config->afrh;
  gpiop->MODER   = config->moder;
 8000824:	f44f 5a88 	mov.w	sl, #4352	; 0x1100
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8000828:	f8c9 0014 	str.w	r0, [r9, #20]
  gpiop->AFRL    = config->afrl;
 800082c:	f8c9 4020 	str.w	r4, [r9, #32]
  gpiop->AFRH    = config->afrh;
 8000830:	f8c9 4024 	str.w	r4, [r9, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8000834:	f8c9 a000 	str.w	sl, [r9]

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8000838:	f8df 9200 	ldr.w	r9, [pc, #512]	; 8000a3c <main+0x3ac>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800083c:	f8cc 4004 	str.w	r4, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8000840:	f8cc 5008 	str.w	r5, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
 8000844:	f8cc 900c 	str.w	r9, [ip, #12]
 8000848:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 8000a40 <main+0x3b0>
  gpiop->ODR     = config->odr;
 800084c:	f8cc 0014 	str.w	r0, [ip, #20]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000850:	f5a1 4188 	sub.w	r1, r1, #17408	; 0x4400
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 8000854:	f8cc 4020 	str.w	r4, [ip, #32]
  gpiop->AFRH    = config->afrh;
 8000858:	f8cc 4024 	str.w	r4, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800085c:	f8cc 4000 	str.w	r4, [ip]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000860:	f8ce 4004 	str.w	r4, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
  gpiop->AFRH    = config->afrh;
 8000864:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8000a44 <main+0x3b4>
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
 8000868:	f8ce 5008 	str.w	r5, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
 800086c:	f8ce 900c 	str.w	r9, [lr, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
  gpiop->AFRH    = config->afrh;
  gpiop->MODER   = config->moder;
 8000870:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8000a48 <main+0x3b8>
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8000874:	f8ce 0014 	str.w	r0, [lr, #20]
  gpiop->AFRL    = config->afrl;
 8000878:	f8ce 4020 	str.w	r4, [lr, #32]
  gpiop->AFRH    = config->afrh;
 800087c:	f8ce c024 	str.w	ip, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8000880:	f8ce 9000 	str.w	r9, [lr]

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8000884:	f8df c1c4 	ldr.w	ip, [pc, #452]	; 8000a4c <main+0x3bc>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8000888:	607c      	str	r4, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 800088a:	f04f 3e55 	mov.w	lr, #1431655765	; 0x55555555
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
 800088e:	60bd      	str	r5, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
 8000890:	f8c7 c00c 	str.w	ip, [r7, #12]
  gpiop->ODR     = config->odr;
 8000894:	6178      	str	r0, [r7, #20]
  gpiop->AFRL    = config->afrl;
 8000896:	623c      	str	r4, [r7, #32]
  gpiop->AFRH    = config->afrh;
 8000898:	627c      	str	r4, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800089a:	603c      	str	r4, [r7, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800089c:	604c      	str	r4, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800089e:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 80008a0:	f8c1 e00c 	str.w	lr, [r1, #12]
  gpiop->ODR     = config->odr;
 80008a4:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 80008a6:	620c      	str	r4, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80008a8:	624c      	str	r4, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80008aa:	600c      	str	r4, [r1, #0]

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 80008ac:	f8d8 7040 	ldr.w	r7, [r8, #64]	; 0x40
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
 80008b0:	4b4c      	ldr	r3, [pc, #304]	; (80009e4 <main+0x354>)
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 80008b2:	494d      	ldr	r1, [pc, #308]	; (80009e8 <main+0x358>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 80008b4:	f8df 9198 	ldr.w	r9, [pc, #408]	; 8000a50 <main+0x3c0>
 80008b8:	701e      	strb	r6, [r3, #0]

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 80008ba:	4337      	orrs	r7, r6
  spip->config = NULL;
 80008bc:	605c      	str	r4, [r3, #4]
 80008be:	800d      	strh	r5, [r1, #0]
 80008c0:	f8c8 7040 	str.w	r7, [r8, #64]	; 0x40

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 80008c4:	f8d9 8008 	ldr.w	r8, [r9, #8]

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80008c8:	f8df e188 	ldr.w	lr, [pc, #392]	; 8000a54 <main+0x3c4>
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
 80008cc:	609c      	str	r4, [r3, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80008ce:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 80008d2:	ea48 0806 	orr.w	r8, r8, r6
 80008d6:	f8c9 8008 	str.w	r8, [r9, #8]
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 80008da:	4944      	ldr	r1, [pc, #272]	; (80009ec <main+0x35c>)

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 80008dc:	f8df c178 	ldr.w	ip, [pc, #376]	; 8000a58 <main+0x3c8>
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80008e0:	4843      	ldr	r0, [pc, #268]	; (80009f0 <main+0x360>)

  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
 80008e2:	f8df a178 	ldr.w	sl, [pc, #376]	; 8000a5c <main+0x3cc>

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80008e6:	f242 08cf 	movw	r8, #8399	; 0x20cf
 80008ea:	f8c7 8028 	str.w	r8, [r7, #40]	; 0x28
 80008ee:	f04f 0980 	mov.w	r9, #128	; 0x80
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80008f2:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80008f6:	62fd      	str	r5, [r7, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 80008f8:	61bc      	str	r4, [r7, #24]
  STM32_ST_TIM->CCR[0] = 0;
 80008fa:	637c      	str	r4, [r7, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 80008fc:	60fc      	str	r4, [r7, #12]
  STM32_ST_TIM->CR2    = 0;
 80008fe:	607c      	str	r4, [r7, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8000900:	617e      	str	r6, [r7, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8000902:	603e      	str	r6, [r7, #0]

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8000904:	f88e 931c 	strb.w	r9, [lr, #796]	; 0x31c
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8000908:	f8ce 8180 	str.w	r8, [lr, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 800090c:	f8ce 8000 	str.w	r8, [lr]
 8000910:	608c      	str	r4, [r1, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000912:	f8d1 800c 	ldr.w	r8, [r1, #12]
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8000916:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8000a60 <main+0x3d0>

  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
 800091a:	f8c3 a020 	str.w	sl, [r3, #32]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800091e:	f64f 07ff 	movw	r7, #63743	; 0xf8ff
 8000922:	ea08 0707 	and.w	r7, r8, r7
  reg_value  =  (reg_value                                 |
 8000926:	4338      	orrs	r0, r7
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
 8000928:	f10c 0724 	add.w	r7, ip, #36	; 0x24
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800092c:	f103 0a0c 	add.w	sl, r3, #12
 8000930:	629f      	str	r7, [r3, #40]	; 0x28
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8000932:	4f30      	ldr	r7, [pc, #192]	; (80009f4 <main+0x364>)
  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 8000934:	f8c3 c024 	str.w	ip, [r3, #36]	; 0x24
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8000938:	f8c3 902c 	str.w	r9, [r3, #44]	; 0x2c
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 800093c:	631f      	str	r7, [r3, #48]	; 0x30
 800093e:	f8c3 a00c 	str.w	sl, [r3, #12]
  tqp->p_prev = (thread_t *)tqp;
 8000942:	f8c3 a010 	str.w	sl, [r3, #16]
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 8000946:	615c      	str	r4, [r3, #20]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->m_cnt = (cnt_t)0;
 8000948:	61dc      	str	r4, [r3, #28]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800094a:	60c8      	str	r0, [r1, #12]

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800094c:	f8de 3cfc 	ldr.w	r3, [lr, #3324]	; 0xcfc
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000950:	4829      	ldr	r0, [pc, #164]	; (80009f8 <main+0x368>)
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8000952:	4f2a      	ldr	r7, [pc, #168]	; (80009fc <main+0x36c>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8000954:	f8df a10c 	ldr.w	sl, [pc, #268]	; 8000a64 <main+0x3d4>

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000958:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800095c:	f8ce 3cfc 	str.w	r3, [lr, #3324]	; 0xcfc
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000960:	6803      	ldr	r3, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 8000962:	607f      	str	r7, [r7, #4]
 8000964:	4333      	orrs	r3, r6
 8000966:	6003      	str	r3, [r0, #0]

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8000968:	f04f 0800 	mov.w	r8, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800096c:	77ca      	strb	r2, [r1, #31]
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	f881 b022 	strb.w	fp, [r1, #34]	; 0x22
 8000976:	f04f 0900 	mov.w	r9, #0
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800097a:	4668      	mov	r0, sp
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800097c:	603f      	str	r7, [r7, #0]
 800097e:	61fb      	str	r3, [r7, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000980:	623b      	str	r3, [r7, #32]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8000982:	9500      	str	r5, [sp, #0]
  tmp->worst      = (rtcnt_t)0;
 8000984:	9401      	str	r4, [sp, #4]
  tmp->last       = (rtcnt_t)0;
 8000986:	9402      	str	r4, [sp, #8]
  tmp->n          = (ucnt_t)0;
 8000988:	9403      	str	r4, [sp, #12]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800098a:	60bc      	str	r4, [r7, #8]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 800098c:	613f      	str	r7, [r7, #16]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 800098e:	617f      	str	r7, [r7, #20]
  ch.vtlist.vt_delta = (systime_t)-1;
 8000990:	627d      	str	r5, [r7, #36]	; 0x24
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.vt_lasttime = (systime_t)0;
 8000992:	62bc      	str	r4, [r7, #40]	; 0x28
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 8000994:	f8c7 44a0 	str.w	r4, [r7, #1184]	; 0x4a0

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8000998:	e9cd 8904 	strd	r8, r9, [sp, #16]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800099c:	f000 fb38 	bl	8001010 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 80009a0:	4668      	mov	r0, sp
 80009a2:	f000 fb05 	bl	8000fb0 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 80009a6:	9a02      	ldr	r2, [sp, #8]
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 80009a8:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <main+0x370>)
 80009aa:	f8c7 24a0 	str.w	r2, [r7, #1184]	; 0x4a0

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 80009ae:	f507 6b98 	add.w	fp, r7, #1216	; 0x4c0
 80009b2:	f507 629b 	add.w	r2, r7, #1240	; 0x4d8
 80009b6:	e057      	b.n	8000a68 <main+0x3d8>
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40007000 	.word	0x40007000
 80009c0:	20000f88 	.word	0x20000f88
 80009c4:	080020d0 	.word	0x080020d0
 80009c8:	20000f04 	.word	0x20000f04
 80009cc:	40026400 	.word	0x40026400
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40020400 	.word	0x40020400
 80009d8:	40020800 	.word	0x40020800
 80009dc:	40021c00 	.word	0x40021c00
 80009e0:	cc0c0544 	.word	0xcc0c0544
 80009e4:	20000ed0 	.word	0x20000ed0
 80009e8:	200008c4 	.word	0x200008c4
 80009ec:	e000ed00 	.word	0xe000ed00
 80009f0:	05fa0300 	.word	0x05fa0300
 80009f4:	06010046 	.word	0x06010046
 80009f8:	e0001000 	.word	0xe0001000
 80009fc:	200008f8 	.word	0x200008f8
 8000a00:	200008d0 	.word	0x200008d0
 8000a04:	40026000 	.word	0x40026000
 8000a08:	40020c00 	.word	0x40020c00
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	40021400 	.word	0x40021400
 8000a14:	40021800 	.word	0x40021800
 8000a18:	20080100 	.word	0x20080100
 8000a1c:	b5500bb0 	.word	0xb5500bb0
 8000a20:	000aaa00 	.word	0x000aaa00
 8000a24:	08404000 	.word	0x08404000
 8000a28:	a22a1a81 	.word	0xa22a1a81
 8000a2c:	000ccccc 	.word	0x000ccccc
 8000a30:	06aaaaa8 	.word	0x06aaaaa8
 8000a34:	55555545 	.word	0x55555545
 8000a38:	55554045 	.word	0x55554045
 8000a3c:	55155555 	.word	0x55155555
 8000a40:	00044555 	.word	0x00044555
 8000a44:	0bb0b000 	.word	0x0bb0b000
 8000a48:	69910000 	.word	0x69910000
 8000a4c:	55555550 	.word	0x55555550
 8000a50:	e0042000 	.word	0xe0042000
 8000a54:	e000e100 	.word	0xe000e100
 8000a58:	08002130 	.word	0x08002130
 8000a5c:	40013000 	.word	0x40013000
 8000a60:	06010016 	.word	0x06010016
 8000a64:	200008c0 	.word	0x200008c0
 8000a68:	4840      	ldr	r0, [pc, #256]	; (8000b6c <main+0x4dc>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8000a6a:	4941      	ldr	r1, [pc, #260]	; (8000b70 <main+0x4e0>)
 8000a6c:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8000b7c <main+0x4ec>
 8000a70:	f8df e10c 	ldr.w	lr, [pc, #268]	; 8000b80 <main+0x4f0>
 8000a74:	f8c3 e000 	str.w	lr, [r3]
 8000a78:	e9cb 8900 	strd	r8, r9, [fp]
 8000a7c:	e9c2 8900 	strd	r8, r9, [r2]
 * @note    Internal use only.
 */
void _dbg_trace_init(void) {

  ch.dbg.trace_buffer.tb_size = CH_DBG_TRACE_BUFFER_SIZE;
  ch.dbg.trace_buffer.tb_ptr = &ch.dbg.trace_buffer.tb_buffer[0];
 8000a80:	f107 0b40 	add.w	fp, r7, #64	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 8000a84:	2202      	movs	r2, #2
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8000a86:	f020 0007 	bic.w	r0, r0, #7
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8000a8a:	f021 0107 	bic.w	r1, r1, #7
 8000a8e:	f8c7 b03c 	str.w	fp, [r7, #60]	; 0x3c
 8000a92:	f887 2460 	strb.w	r2, [r7, #1120]	; 0x460
 8000a96:	f103 0b10 	add.w	fp, r3, #16
 * @brief   Trace circular buffer subsystem initialization.
 * @note    Internal use only.
 */
void _dbg_trace_init(void) {

  ch.dbg.trace_buffer.tb_size = CH_DBG_TRACE_BUFFER_SIZE;
 8000a9a:	2240      	movs	r2, #64	; 0x40
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8000a9c:	f8ca 0000 	str.w	r0, [sl]
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8000aa0:	f8cc 1000 	str.w	r1, [ip]
  default_heap.h_free.h.u.next = NULL;
 8000aa4:	609c      	str	r4, [r3, #8]
  default_heap.h_free.h.size = 0;
 8000aa6:	60dc      	str	r4, [r3, #12]
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 8000aa8:	619c      	str	r4, [r3, #24]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->m_cnt = (cnt_t)0;
 8000aaa:	621c      	str	r4, [r3, #32]
 8000aac:	f8c3 b010 	str.w	fp, [r3, #16]
  tqp->p_prev = (thread_t *)tqp;
 8000ab0:	f8c3 b014 	str.w	fp, [r3, #20]
 8000ab4:	63ba      	str	r2, [r7, #56]	; 0x38
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8000ab6:	f8c7 2448 	str.w	r2, [r7, #1096]	; 0x448
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 8000aba:	f8c7 2480 	str.w	r2, [r7, #1152]	; 0x480
 *
 * @init
 */
void _stats_init(void) {

  ch.kernel_stats.n_irq = (ucnt_t)0;
 8000abe:	f8c7 44a8 	str.w	r4, [r7, #1192]	; 0x4a8
  ch.kernel_stats.n_ctxswc = (ucnt_t)0;
 8000ac2:	f8c7 44ac 	str.w	r4, [r7, #1196]	; 0x4ac
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8000ac6:	f8c7 54b0 	str.w	r5, [r7, #1200]	; 0x4b0
  tmp->worst      = (rtcnt_t)0;
 8000aca:	f8c7 44b4 	str.w	r4, [r7, #1204]	; 0x4b4
  tmp->last       = (rtcnt_t)0;
 8000ace:	f8c7 44b8 	str.w	r4, [r7, #1208]	; 0x4b8
  tmp->n          = (ucnt_t)0;
 8000ad2:	f8c7 44bc 	str.w	r4, [r7, #1212]	; 0x4bc
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8000ad6:	f8c7 54c8 	str.w	r5, [r7, #1224]	; 0x4c8
  tmp->worst      = (rtcnt_t)0;
 8000ada:	f8c7 44cc 	str.w	r4, [r7, #1228]	; 0x4cc
  tmp->last       = (rtcnt_t)0;
 8000ade:	f8c7 44d0 	str.w	r4, [r7, #1232]	; 0x4d0
  tmp->n          = (ucnt_t)0;
 8000ae2:	f8c7 44d4 	str.w	r4, [r7, #1236]	; 0x4d4
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 8000ae6:	f887 4461 	strb.w	r4, [r7, #1121]	; 0x461
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 8000aea:	f8c7 447c 	str.w	r4, [r7, #1148]	; 0x47c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 8000aee:	f8c7 4478 	str.w	r4, [r7, #1144]	; 0x478
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8000af2:	f887 6462 	strb.w	r6, [r7, #1122]	; 0x462
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 8000af6:	f8c7 4458 	str.w	r4, [r7, #1112]	; 0x458
  REG_INSERT(tp);
 8000afa:	f8c7 7450 	str.w	r7, [r7, #1104]	; 0x450
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
 8000b04:	f507 6a88 	add.w	sl, r7, #1088	; 0x440
 8000b08:	f8c3 a010 	str.w	sl, [r3, #16]
  tmp->cumulative = (rttime_t)0;
 8000b0c:	f507 6293 	add.w	r2, r7, #1176	; 0x498
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8000b10:	f207 436c 	addw	r3, r7, #1132	; 0x46c
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8000b14:	f507 6e8d 	add.w	lr, r7, #1128	; 0x468
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
#endif
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
 8000b18:	f507 6194 	add.w	r1, r7, #1184	; 0x4a0
 8000b1c:	e9c2 8900 	strd	r8, r9, [r2]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8000b20:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
  tqp->p_prev = (thread_t *)tqp;
 8000b24:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->p_stats);
  chTMStartMeasurementX(&tp->p_stats);
 8000b28:	f507 6091 	add.w	r0, r7, #1160	; 0x488
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8000b2c:	f8c7 5488 	str.w	r5, [r7, #1160]	; 0x488
  tmp->worst      = (rtcnt_t)0;
 8000b30:	f8c7 448c 	str.w	r4, [r7, #1164]	; 0x48c
  tmp->last       = (rtcnt_t)0;
 8000b34:	f8c7 4490 	str.w	r4, [r7, #1168]	; 0x490
  tmp->n          = (ucnt_t)0;
 8000b38:	f8c7 4494 	str.w	r4, [r7, #1172]	; 0x494
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8000b3c:	f8c7 e468 	str.w	lr, [r7, #1128]	; 0x468
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
#endif
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
 8000b40:	f8c7 145c 	str.w	r1, [r7, #1116]	; 0x45c
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8000b44:	f8c7 a014 	str.w	sl, [r7, #20]
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->p_stats);
  chTMStartMeasurementX(&tp->p_stats);
 8000b48:	f000 fa62 	bl	8001010 <chTMStartMeasurementX>
 *
 * @notapi
 */
void _dbg_check_enable(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8000b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

  currp->p_state = CH_STATE_CURRENT;
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  /* This is a special case because the main thread thread_t structure is not
     adjacent to its stack area.*/
  currp->p_stklimit = &__main_thread_stack_base__;
 8000b4e:	4a09      	ldr	r2, [pc, #36]	; (8000b74 <main+0x4e4>)
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 8000b50:	f8c7 a018 	str.w	sl, [r7, #24]
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 8000b54:	f887 6460 	strb.w	r6, [r7, #1120]	; 0x460
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  /* This is a special case because the main thread thread_t structure is not
     adjacent to its stack area.*/
  currp->p_stklimit = &__main_thread_stack_base__;
 8000b58:	f8c7 245c 	str.w	r2, [r7, #1116]	; 0x45c
 8000b5c:	b90b      	cbnz	r3, 8000b62 <main+0x4d2>
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b60:	b183      	cbz	r3, 8000b84 <main+0x4f4>
 8000b62:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <main+0x4e8>)
 8000b66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b68:	e7fe      	b.n	8000b68 <main+0x4d8>
 8000b6a:	bf00      	nop
 8000b6c:	20000f93 	.word	0x20000f93
 8000b70:	20020000 	.word	0x20020000
 8000b74:	20000400 	.word	0x20000400
 8000b78:	0800207c 	.word	0x0800207c
 8000b7c:	200008c8 	.word	0x200008c8
 8000b80:	08001701 	.word	0x08001701

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000b84:	f383 8811 	msr	BASEPRI, r3
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000b88:	b662      	cpsie	i
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	4ab1      	ldr	r2, [pc, #708]	; (8000e54 <main+0x7c4>)
 8000b8e:	619a      	str	r2, [r3, #24]
 8000b90:	f507 699c 	add.w	r9, r7, #1248	; 0x4e0
 8000b94:	464b      	mov	r3, r9
 8000b96:	f507 68a8 	add.w	r8, r7, #1344	; 0x540
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
    *startp++ = v;
 8000b9a:	22ff      	movs	r2, #255	; 0xff
 8000b9c:	f803 2b01 	strb.w	r2, [r3], #1
 *
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
 8000ba0:	4543      	cmp	r3, r8
 8000ba2:	d3fb      	bcc.n	8000b9c <main+0x50c>
 8000ba4:	4bac      	ldr	r3, [pc, #688]	; (8000e58 <main+0x7c8>)
    *startp++ = v;
 8000ba6:	2155      	movs	r1, #85	; 0x55
 8000ba8:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8000bac:	f803 1b01 	strb.w	r1, [r3], #1
 *
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	4daa      	ldr	r5, [pc, #680]	; (8000e5c <main+0x7cc>)
 8000bb4:	d3fa      	bcc.n	8000bac <main+0x51c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000bb6:	2320      	movs	r3, #32
 8000bb8:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8000bbc:	f000 fa30 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8000bc0:	f000 fd8e 	bl	80016e0 <_dbg_check_lock>
                       tprio_t prio, tfunc_t pf, void *arg) {
  /* The thread structure is laid out in the lower part of the thread
     workspace.*/
  thread_t *tp = wsp;

  chDbgCheckClassI();
 8000bc4:	f000 fae4 	bl	8001190 <chDbgCheckClassI>
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8000bc8:	697b      	ldr	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8000bca:	48a5      	ldr	r0, [pc, #660]	; (8000e60 <main+0x7d0>)
 8000bcc:	49a5      	ldr	r1, [pc, #660]	; (8000e64 <main+0x7d4>)
 8000bce:	f8c7 05b4 	str.w	r0, [r7, #1460]	; 0x5b4
 8000bd2:	2400      	movs	r4, #0
 8000bd4:	f1a5 0e24 	sub.w	lr, r5, #36	; 0x24
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8000bd8:	2601      	movs	r6, #1
  tp->p_state = CH_STATE_WTSTART;
 8000bda:	2202      	movs	r2, #2
 8000bdc:	f1a5 0cd0 	sub.w	ip, r5, #208	; 0xd0

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8000be0:	f8c7 e4ec 	str.w	lr, [r7, #1260]	; 0x4ec
 8000be4:	f8c7 15d4 	str.w	r1, [r7, #1492]	; 0x5d4
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 8000be8:	f887 2500 	strb.w	r2, [r7, #1280]	; 0x500
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8000bec:	f1a5 01cc 	sub.w	r1, r5, #204	; 0xcc
  tmp->cumulative = (rttime_t)0;
 8000bf0:	2200      	movs	r2, #0
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8000bf2:	f8c7 34f4 	str.w	r3, [r7, #1268]	; 0x4f4

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8000bf6:	f8c7 45b8 	str.w	r4, [r7, #1464]	; 0x5b8
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 8000bfa:	f887 4501 	strb.w	r4, [r7, #1281]	; 0x501
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 8000bfe:	f8c7 451c 	str.w	r4, [r7, #1308]	; 0x51c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 8000c02:	f8c7 4518 	str.w	r4, [r7, #1304]	; 0x518
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 8000c06:	f8c7 44f8 	str.w	r4, [r7, #1272]	; 0x4f8
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8000c0a:	f04f 3eff 	mov.w	lr, #4294967295
  REG_INSERT(tp);
 8000c0e:	f8c7 74f0 	str.w	r7, [r7, #1264]	; 0x4f0
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8000c12:	f8c7 64e8 	str.w	r6, [r7, #1256]	; 0x4e8
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 8000c16:	f8c7 6520 	str.w	r6, [r7, #1312]	; 0x520
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8000c1a:	f887 6502 	strb.w	r6, [r7, #1282]	; 0x502
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8000c1e:	f8c3 9010 	str.w	r9, [r3, #16]
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	e945 2328 	strd	r2, r3, [r5, #-160]	; 0xa0
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->p_stats);
  chTMStartMeasurementX(&tp->p_stats);
 8000c28:	f1a5 00b0 	sub.w	r0, r5, #176	; 0xb0
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8000c2c:	f8c7 452c 	str.w	r4, [r7, #1324]	; 0x52c
  tmp->last       = (rtcnt_t)0;
 8000c30:	f8c7 4530 	str.w	r4, [r7, #1328]	; 0x530
  tmp->n          = (ucnt_t)0;
 8000c34:	f8c7 4534 	str.w	r4, [r7, #1332]	; 0x534
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8000c38:	f8c7 c508 	str.w	ip, [r7, #1288]	; 0x508
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8000c3c:	f8c7 e528 	str.w	lr, [r7, #1320]	; 0x528
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8000c40:	f8c7 150c 	str.w	r1, [r7, #1292]	; 0x50c
  tqp->p_prev = (thread_t *)tqp;
 8000c44:	f8c7 1510 	str.w	r1, [r7, #1296]	; 0x510
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
#endif
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
 8000c48:	f8c7 84fc 	str.w	r8, [r7, #1276]	; 0x4fc
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8000c4c:	f8c7 9014 	str.w	r9, [r7, #20]
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->p_stats);
  chTMStartMeasurementX(&tp->p_stats);
 8000c50:	f000 f9de 	bl	8001010 <chTMStartMeasurementX>
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {

  chDbgCheckClassS();
 8000c54:	f000 fa54 	bl	8001100 <chDbgCheckClassS>

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8000c58:	69b8      	ldr	r0, [r7, #24]
 8000c5a:	f8d7 34e8 	ldr.w	r3, [r7, #1256]	; 0x4e8
 8000c5e:	6882      	ldr	r2, [r0, #8]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 8000c60:	f8c7 4504 	str.w	r4, [r7, #1284]	; 0x504

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8000c64:	4293      	cmp	r3, r2

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8000c66:	f5a5 64bb 	sub.w	r4, r5, #1496	; 0x5d8
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8000c6a:	f1a5 05f8 	sub.w	r5, r5, #248	; 0xf8
 8000c6e:	f240 80e9 	bls.w	8000e44 <main+0x7b4>
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
 8000c72:	f000 fa9d 	bl	80011b0 <chSchReadyI>
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 8000c76:	f884 6500 	strb.w	r6, [r4, #1280]	; 0x500
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
 8000c7a:	4680      	mov	r8, r0
    setcurrp(ntp);
 8000c7c:	61a5      	str	r5, [r4, #24]
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 8000c7e:	f000 f9d7 	bl	8001030 <_dbg_trace>
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8000c82:	f8d4 34ac 	ldr.w	r3, [r4, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8000c86:	f108 0048 	add.w	r0, r8, #72	; 0x48
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8000c8a:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8000c8c:	f504 61a5 	add.w	r1, r4, #1320	; 0x528
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8000c90:	f8c4 34ac 	str.w	r3, [r4, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8000c94:	f000 f96c 	bl	8000f70 <chTMChainMeasurementToX>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8000c98:	f3ef 8309 	mrs	r3, PSP
 8000c9c:	f8d8 201c 	ldr.w	r2, [r8, #28]
 8000ca0:	3b24      	subs	r3, #36	; 0x24
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	f200 80ca 	bhi.w	8000e3c <main+0x7ac>
 8000ca8:	4628      	mov	r0, r5
 8000caa:	4641      	mov	r1, r8
 8000cac:	f7ff fae8 	bl	8000280 <_port_switch>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8000cb0:	f000 fd06 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8000cb4:	f000 f9a4 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8000cb8:	683a      	ldr	r2, [r7, #0]
 8000cba:	4b6b      	ldr	r3, [pc, #428]	; (8000e68 <main+0x7d8>)
 8000cbc:	42ba      	cmp	r2, r7
 8000cbe:	d005      	beq.n	8000ccc <main+0x63c>
 8000cc0:	6999      	ldr	r1, [r3, #24]
 8000cc2:	6892      	ldr	r2, [r2, #8]
 8000cc4:	6889      	ldr	r1, [r1, #8]
 8000cc6:	4291      	cmp	r1, r2
 8000cc8:	f0c0 80c0 	bcc.w	8000e4c <main+0x7bc>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000ccc:	2300      	movs	r3, #0
 8000cce:	f383 8811 	msr	BASEPRI, r3
    /*
     * Program ADF4159 with power-on register values, i.e. load registers from 7-0, load registers 6/5/4 twice
     */

    //Select multiplexed line for ADF4159
    palClearPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000cd2:	4b66      	ldr	r3, [pc, #408]	; (8000e6c <main+0x7dc>)
 * @xclass
 */
static inline void chRegSetThreadNameX(thread_t *tp, const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = name;
 8000cd4:	4a66      	ldr	r2, [pc, #408]	; (8000e70 <main+0x7e0>)
 8000cd6:	f8c7 24f8 	str.w	r2, [r7, #1272]	; 0x4f8
 8000cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    palClearPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000cde:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    /*
     * Program ADF4159 with power-on register values, i.e. load registers from 7-0, load registers 6/5/4 twice
     */

    //Select multiplexed line for ADF4159
    palClearPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000ce2:	8359      	strh	r1, [r3, #26]
    palClearPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000ce4:	835a      	strh	r2, [r3, #26]
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8000ce6:	f000 ff43 	bl	8001b70 <chMtxLock.constprop.17>
 8000cea:	4c62      	ldr	r4, [pc, #392]	; (8000e74 <main+0x7e4>)

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);
 8000cec:	f001 f868 	bl	8001dc0 <spiStart.constprop.10>
 8000cf0:	f104 052c 	add.w	r5, r4, #44	; 0x2c

    // Configure ADF4159 registers
    for(i = 0; i < 11; i++){
        spiSelect(&SPID1);
 8000cf4:	f001 f92c 	bl	8001f50 <spiSelect.constprop.6>
        spiSend(&SPID1,11,ADF4159_power_on_register_values_buf[i]);
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	200b      	movs	r0, #11
 8000cfc:	3404      	adds	r4, #4
 8000cfe:	f000 fff7 	bl	8001cf0 <spiSend.constprop.2>
        spiUnselect(&SPID1);
 8000d02:	f001 f95d 	bl	8001fc0 <spiUnselect.constprop.4>

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);

    // Configure ADF4159 registers
    for(i = 0; i < 11; i++){
 8000d06:	42ac      	cmp	r4, r5
 8000d08:	d1f4      	bne.n	8000cf4 <main+0x664>
        spiSend(&SPID1,11,ADF4159_power_on_register_values_buf[i]);
        spiUnselect(&SPID1);
    }

    //chThdSleepMilliseconds(200);
    spiStop(&SPID1);
 8000d0a:	f001 f8d9 	bl	8001ec0 <spiStop.constprop.8>
 8000d0e:	4c5a      	ldr	r4, [pc, #360]	; (8000e78 <main+0x7e8>)
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8000d10:	f000 fea6 	bl	8001a60 <chMtxUnlock.constprop.16>
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8000d14:	f000 ff2c 	bl	8001b70 <chMtxLock.constprop.17>
    /*
     * Program ADF4159 with desired register values
     */

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);
 8000d18:	f001 f852 	bl	8001dc0 <spiStart.constprop.10>
 8000d1c:	f104 0520 	add.w	r5, r4, #32

    // Configure ADF4159 registers
    for(i = 0; i < 8; i++){
        spiSelect(&SPID1);
 8000d20:	f001 f916 	bl	8001f50 <spiSelect.constprop.6>
        spiSend(&SPID1,8,ADF4159_register_values_buf[i]);
 8000d24:	4621      	mov	r1, r4
 8000d26:	2008      	movs	r0, #8
 8000d28:	3404      	adds	r4, #4
 8000d2a:	f000 ffe1 	bl	8001cf0 <spiSend.constprop.2>
        spiUnselect(&SPID1);
 8000d2e:	f001 f947 	bl	8001fc0 <spiUnselect.constprop.4>

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);

    // Configure ADF4159 registers
    for(i = 0; i < 8; i++){
 8000d32:	42ac      	cmp	r4, r5
 8000d34:	d1f4      	bne.n	8000d20 <main+0x690>
        spiSend(&SPID1,8,ADF4159_register_values_buf[i]);
        spiUnselect(&SPID1);
    }

    //chThdSleepMilliseconds(200);
    spiStop(&SPID1);
 8000d36:	f001 f8c3 	bl	8001ec0 <spiStop.constprop.8>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8000d3a:	f000 fe91 	bl	8001a60 <chMtxUnlock.constprop.16>
    /*
     * Program ADF4355 with power-on register values, i.e. load registers from 12-1, note that registers 4/2/1 use fPFD/2 value
     */

    //Select multiplexed line for ADF4355
    palClearPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000d3e:	4b4b      	ldr	r3, [pc, #300]	; (8000e6c <main+0x7dc>)
 8000d40:	4c4e      	ldr	r4, [pc, #312]	; (8000e7c <main+0x7ec>)
 8000d42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    palSetPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000d46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    /*
     * Program ADF4355 with power-on register values, i.e. load registers from 12-1, note that registers 4/2/1 use fPFD/2 value
     */

    //Select multiplexed line for ADF4355
    palClearPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000d4a:	8359      	strh	r1, [r3, #26]
    palSetPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000d4c:	831a      	strh	r2, [r3, #24]
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8000d4e:	f000 ff0f 	bl	8001b70 <chMtxLock.constprop.17>

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);
 8000d52:	f001 f835 	bl	8001dc0 <spiStart.constprop.10>
 8000d56:	f104 0530 	add.w	r5, r4, #48	; 0x30

    // Configure ADF4355 registers
    for(i = 0; i < 12; i++){
        spiSelect(&SPID1);
 8000d5a:	f001 f8f9 	bl	8001f50 <spiSelect.constprop.6>
        spiSend(&SPID1,12,ADF4355_power_on_register_values_buf1[i]);
 8000d5e:	4621      	mov	r1, r4
 8000d60:	200c      	movs	r0, #12
 8000d62:	3404      	adds	r4, #4
 8000d64:	f000 ffc4 	bl	8001cf0 <spiSend.constprop.2>
        spiUnselect(&SPID1);
 8000d68:	f001 f92a 	bl	8001fc0 <spiUnselect.constprop.4>

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);

    // Configure ADF4355 registers
    for(i = 0; i < 12; i++){
 8000d6c:	42ac      	cmp	r4, r5
 8000d6e:	d1f4      	bne.n	8000d5a <main+0x6ca>
        spiSend(&SPID1,12,ADF4355_power_on_register_values_buf1[i]);
        spiUnselect(&SPID1);
    }

    //chThdSleepMilliseconds(200);
    spiStop(&SPID1);
 8000d70:	f001 f8a6 	bl	8001ec0 <spiStop.constprop.8>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8000d74:	f000 fe74 	bl	8001a60 <chMtxUnlock.constprop.16>
    spiReleaseBus(&SPID1);

    chThdSleepMilliseconds(1); // Have to wait > 16 ADC_CLK cycles, which with ADC_CLK = 100 KHz is 161 uS, however with fPFD being divided by 2 this may be 50 KHz, hence meaning > 320 uS for 16 ADC_CLK cycles - wait for 1 mS to ensure compliance
 8000d78:	200a      	movs	r0, #10
 8000d7a:	f000 fd29 	bl	80017d0 <chThdSleep>
 8000d7e:	4c40      	ldr	r4, [pc, #256]	; (8000e80 <main+0x7f0>)
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8000d80:	f000 fef6 	bl	8001b70 <chMtxLock.constprop.17>
    /*
     * Program ADF4355 with power-on register values, i.e. load registers 0, 4, 2, 1, 0, note that registers 4/2/1/0 use desired fPFD value upon 2nd load
     */

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);
 8000d84:	f001 f81c 	bl	8001dc0 <spiStart.constprop.10>
 8000d88:	f104 0514 	add.w	r5, r4, #20

    // Configure ADF4355 registers
    for(i = 0; i < 5; i++){
        spiSelect(&SPID1);
 8000d8c:	f001 f8e0 	bl	8001f50 <spiSelect.constprop.6>
        spiSend(&SPID1,5,ADF4355_power_on_register_values_buf2[i]);
 8000d90:	4621      	mov	r1, r4
 8000d92:	2005      	movs	r0, #5
 8000d94:	3404      	adds	r4, #4
 8000d96:	f000 ffab 	bl	8001cf0 <spiSend.constprop.2>
        spiUnselect(&SPID1);
 8000d9a:	f001 f911 	bl	8001fc0 <spiUnselect.constprop.4>

    spiAcquireBus(&SPID1);
    spiStart(&SPID1, &hs_spicfg);

    // Configure ADF4355 registers
    for(i = 0; i < 5; i++){
 8000d9e:	42ac      	cmp	r4, r5
 8000da0:	d1f4      	bne.n	8000d8c <main+0x6fc>
        spiSend(&SPID1,5,ADF4355_power_on_register_values_buf2[i]);
        spiUnselect(&SPID1);
    }

    //chThdSleepMilliseconds(200);
    spiStop(&SPID1);
 8000da2:	f001 f88d 	bl	8001ec0 <spiStop.constprop.8>
 8000da6:	4c37      	ldr	r4, [pc, #220]	; (8000e84 <main+0x7f4>)
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8000da8:	f000 fe5a 	bl	8001a60 <chMtxUnlock.constprop.16>
    /*
     * Program ADA8282 U403/U404 with power-on register values
     */

    //Select multiplexed line for ADA8282 / U403
    palSetPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000dac:	4b2f      	ldr	r3, [pc, #188]	; (8000e6c <main+0x7dc>)
 8000dae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    palClearPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000db2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    /*
     * Program ADA8282 U403/U404 with power-on register values
     */

    //Select multiplexed line for ADA8282 / U403
    palSetPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000db6:	8319      	strh	r1, [r3, #24]
 8000db8:	f104 0515 	add.w	r5, r4, #21
    palClearPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000dbc:	835a      	strh	r2, [r3, #26]
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8000dbe:	f000 fed7 	bl	8001b70 <chMtxLock.constprop.17>

    // Configure ADA8282 / U403 registers
    for(i = 0; i < 7; i++){
      spiAcquireBus(&SPID1);
      spiStart(&SPID1, &hs_spicfg);
 8000dc2:	f000 fffd 	bl	8001dc0 <spiStart.constprop.10>
      spiSelect(&SPID1);
 8000dc6:	f001 f8c3 	bl	8001f50 <spiSelect.constprop.6>
      spiSend(&SPID1,1,ADA8282_U403_power_on_register_values[i]);
 8000dca:	4621      	mov	r1, r4
 8000dcc:	2001      	movs	r0, #1
 8000dce:	3403      	adds	r4, #3
 8000dd0:	f000 ff8e 	bl	8001cf0 <spiSend.constprop.2>
      spiUnselect(&SPID1);
 8000dd4:	f001 f8f4 	bl	8001fc0 <spiUnselect.constprop.4>
      //chThdSleepMilliseconds(200);
      spiStop(&SPID1);
 8000dd8:	f001 f872 	bl	8001ec0 <spiStop.constprop.8>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8000ddc:	f000 fe40 	bl	8001a60 <chMtxUnlock.constprop.16>
    //Select multiplexed line for ADA8282 / U403
    palSetPad(GPIOG, GPIOG_SPI_NSS_S0);
    palClearPad(GPIOG, GPIOG_SPI_NSS_S1);

    // Configure ADA8282 / U403 registers
    for(i = 0; i < 7; i++){
 8000de0:	42ac      	cmp	r4, r5
 8000de2:	d1ec      	bne.n	8000dbe <main+0x72e>
      spiStop(&SPID1);
      spiReleaseBus(&SPID1);
    }

    //Select multiplexed line for ADA8282 / U404
        palSetPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000de4:	4b21      	ldr	r3, [pc, #132]	; (8000e6c <main+0x7dc>)
 8000de6:	4c28      	ldr	r4, [pc, #160]	; (8000e88 <main+0x7f8>)
 8000de8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
        palSetPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000dec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
      spiStop(&SPID1);
      spiReleaseBus(&SPID1);
    }

    //Select multiplexed line for ADA8282 / U404
        palSetPad(GPIOG, GPIOG_SPI_NSS_S0);
 8000df0:	8319      	strh	r1, [r3, #24]
 8000df2:	f104 0515 	add.w	r5, r4, #21
        palSetPad(GPIOG, GPIOG_SPI_NSS_S1);
 8000df6:	831a      	strh	r2, [r3, #24]
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8000df8:	f000 feba 	bl	8001b70 <chMtxLock.constprop.17>

        // Configure ADA8282 / U404 registers
        for(i = 0; i < 7; i++){
          spiAcquireBus(&SPID1);
          spiStart(&SPID1, &hs_spicfg);
 8000dfc:	f000 ffe0 	bl	8001dc0 <spiStart.constprop.10>
          spiSelect(&SPID1);
 8000e00:	f001 f8a6 	bl	8001f50 <spiSelect.constprop.6>
          spiSend(&SPID1,1,ADA8282_U404_power_on_register_values[i]);
 8000e04:	4621      	mov	r1, r4
 8000e06:	2001      	movs	r0, #1
 8000e08:	3403      	adds	r4, #3
 8000e0a:	f000 ff71 	bl	8001cf0 <spiSend.constprop.2>
          spiUnselect(&SPID1);
 8000e0e:	f001 f8d7 	bl	8001fc0 <spiUnselect.constprop.4>
          //chThdSleepMilliseconds(200);
          spiStop(&SPID1);
 8000e12:	f001 f855 	bl	8001ec0 <spiStop.constprop.8>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8000e16:	f000 fe23 	bl	8001a60 <chMtxUnlock.constprop.16>
    //Select multiplexed line for ADA8282 / U404
        palSetPad(GPIOG, GPIOG_SPI_NSS_S0);
        palSetPad(GPIOG, GPIOG_SPI_NSS_S1);

        // Configure ADA8282 / U404 registers
        for(i = 0; i < 7; i++){
 8000e1a:	42ac      	cmp	r4, r5
 8000e1c:	d1ec      	bne.n	8000df8 <main+0x768>

  /*
   * Normal main() thread activity, the LED on the PCB blinks on and off at 0.1 second intervals
   */
  while (true) {
    palSetPad(GPIOC, GPIOC_LED_SPI);
 8000e1e:	f44f 5500 	mov.w	r5, #8192	; 0x2000
 8000e22:	4c1a      	ldr	r4, [pc, #104]	; (8000e8c <main+0x7fc>)
 8000e24:	462e      	mov	r6, r5
 8000e26:	8326      	strh	r6, [r4, #24]
    chThdSleepMilliseconds(100);
 8000e28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e2c:	f000 fcd0 	bl	80017d0 <chThdSleep>
    palClearPad(GPIOC, GPIOC_LED_SPI);
 8000e30:	8365      	strh	r5, [r4, #26]
    chThdSleepMilliseconds(100);
 8000e32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e36:	f000 fccb 	bl	80017d0 <chThdSleep>
 8000e3a:	e7f4      	b.n	8000e26 <main+0x796>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3c:	b672      	cpsid	i
 8000e3e:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <main+0x800>)
 8000e40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e42:	e7fe      	b.n	8000e42 <main+0x7b2>
  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
 8000e44:	4628      	mov	r0, r5
 8000e46:	f000 f9b3 	bl	80011b0 <chSchReadyI>
 8000e4a:	e731      	b.n	8000cb0 <main+0x620>
 8000e4c:	b672      	cpsid	i
 8000e4e:	4a11      	ldr	r2, [pc, #68]	; (8000e94 <main+0x804>)
 8000e50:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e52:	e7fe      	b.n	8000e52 <main+0x7c2>
 8000e54:	080020b0 	.word	0x080020b0
 8000e58:	20000e38 	.word	0x20000e38
 8000e5c:	20000ed0 	.word	0x20000ed0
 8000e60:	08000ec1 	.word	0x08000ec1
 8000e64:	08000291 	.word	0x08000291
 8000e68:	200008f8 	.word	0x200008f8
 8000e6c:	40021800 	.word	0x40021800
 8000e70:	08002094 	.word	0x08002094
 8000e74:	20000818 	.word	0x20000818
 8000e78:	200008a0 	.word	0x200008a0
 8000e7c:	20000844 	.word	0x20000844
 8000e80:	20000874 	.word	0x20000874
 8000e84:	20000888 	.word	0x20000888
 8000e88:	20000800 	.word	0x20000800
 8000e8c:	40020800 	.word	0x40020800
 8000e90:	08002084 	.word	0x08002084
 8000e94:	08002060 	.word	0x08002060
	...

08000ea0 <SVC_Handler>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8000ea0:	f3ef 8309 	mrs	r3, PSP
  /* The port_extctx structure is pointed by the PSP register.*/
  ctxp = (struct port_extctx *)__get_PSP();

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 8000ea4:	3320      	adds	r3, #32

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8000ea6:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000eaa:	2300      	movs	r3, #0
 8000eac:	f383 8811 	msr	BASEPRI, r3
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
	...

08000ec0 <_idle_thread.lto_priv.32>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 8000ec0:	e7fe      	b.n	8000ec0 <_idle_thread.lto_priv.32>
 8000ec2:	bf00      	nop
	...

08000ed0 <stSetAlarm>:
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8000ed0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ed4:	68da      	ldr	r2, [r3, #12]
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");
 8000ed6:	0792      	lsls	r2, r2, #30
 8000ed8:	d501      	bpl.n	8000ede <stSetAlarm+0xe>
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8000eda:	6358      	str	r0, [r3, #52]	; 0x34
 8000edc:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ede:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8000ee0:	4b01      	ldr	r3, [pc, #4]	; (8000ee8 <stSetAlarm+0x18>)
 8000ee2:	4a02      	ldr	r2, [pc, #8]	; (8000eec <stSetAlarm+0x1c>)
 8000ee4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ee6:	e7fe      	b.n	8000ee6 <stSetAlarm+0x16>
 8000ee8:	200008f8 	.word	0x200008f8
 8000eec:	08002220 	.word	0x08002220

08000ef0 <_port_irq_epilogue>:

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000ef0:	2320      	movs	r3, #32
 8000ef2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <_port_irq_epilogue+0x44>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8000efe:	d102      	bne.n	8000f06 <_port_irq_epilogue+0x16>
 8000f00:	f383 8811 	msr	BASEPRI, r3
 8000f04:	4770      	bx	lr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8000f06:	f3ef 8309 	mrs	r3, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 8000f0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f0e:	f843 2c04 	str.w	r2, [r3, #-4]
    /* The port_extctx structure is pointed by the PSP register.*/
    ctxp = (struct port_extctx *)__get_PSP();

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;
 8000f12:	f1a3 0220 	sub.w	r2, r3, #32

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8000f16:	f382 8809 	msr	PSP, r2
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 8000f1a:	4a07      	ldr	r2, [pc, #28]	; (8000f38 <_port_irq_epilogue+0x48>)
 8000f1c:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->p_prio;
 8000f1e:	6992      	ldr	r2, [r2, #24]
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8000f20:	6889      	ldr	r1, [r1, #8]
 8000f22:	6892      	ldr	r2, [r2, #8]
 8000f24:	4291      	cmp	r1, r2
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 8000f26:	bf8c      	ite	hi
 8000f28:	4a04      	ldrhi	r2, [pc, #16]	; (8000f3c <_port_irq_epilogue+0x4c>)
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 8000f2a:	4a05      	ldrls	r2, [pc, #20]	; (8000f40 <_port_irq_epilogue+0x50>)
 8000f2c:	f843 2c08 	str.w	r2, [r3, #-8]
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	e000ed00 	.word	0xe000ed00
 8000f38:	200008f8 	.word	0x200008f8
 8000f3c:	080002a9 	.word	0x080002a9
 8000f40:	080002bc 	.word	0x080002bc
	...

08000f50 <_stats_increase_irq>:
/**
 * @brief   Increases the IRQ counter.
 */
void _stats_increase_irq(void) {

  ch.kernel_stats.n_irq++;
 8000f50:	4a03      	ldr	r2, [pc, #12]	; (8000f60 <_stats_increase_irq+0x10>)
 8000f52:	f8d2 34a8 	ldr.w	r3, [r2, #1192]	; 0x4a8
 8000f56:	3301      	adds	r3, #1
 8000f58:	f8c2 34a8 	str.w	r3, [r2, #1192]	; 0x4a8
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	200008f8 	.word	0x200008f8
	...

08000f70 <chTMChainMeasurementToX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8000f70:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <chTMChainMeasurementToX+0x3c>)

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000f72:	6842      	ldr	r2, [r0, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 *
 *
 * @xclass
 */
NOINLINE void chTMChainMeasurementToX(time_measurement_t *tmp1,
                                      time_measurement_t *tmp2) {
 8000f76:	b470      	push	{r4, r5, r6}

  /* Starts new measurement.*/
  tmp2->last = chSysGetRealtimeCounterX();
 8000f78:	608b      	str	r3, [r1, #8]
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 8000f7a:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8000f7e:	6886      	ldr	r6, [r0, #8]

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000f80:	68c1      	ldr	r1, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8000f82:	1b9b      	subs	r3, r3, r6
  tmp->cumulative += (rttime_t)tmp->last;
 8000f84:	18e4      	adds	r4, r4, r3
 8000f86:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000f8a:	3101      	adds	r1, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000f8c:	4293      	cmp	r3, r2

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000f8e:	60c1      	str	r1, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8000f90:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000f92:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000f96:	d805      	bhi.n	8000fa4 <chTMChainMeasurementToX+0x34>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 8000f98:	6802      	ldr	r2, [r0, #0]
 8000f9a:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 8000f9c:	bf38      	it	cc
 8000f9e:	6003      	strcc	r3, [r0, #0]
  /* Starts new measurement.*/
  tmp2->last = chSysGetRealtimeCounterX();

  /* Stops previous measurement using the same time stamp.*/
  tm_stop(tmp1, tmp2->last, (rtcnt_t)0);
}
 8000fa0:	bc70      	pop	{r4, r5, r6}
 8000fa2:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 8000fa4:	6043      	str	r3, [r0, #4]
  /* Starts new measurement.*/
  tmp2->last = chSysGetRealtimeCounterX();

  /* Stops previous measurement using the same time stamp.*/
  tm_stop(tmp1, tmp2->last, (rtcnt_t)0);
}
 8000fa6:	bc70      	pop	{r4, r5, r6}
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e0001000 	.word	0xe0001000

08000fb0 <chTMStopMeasurementX>:
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <chTMStopMeasurementX+0x40>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8000fb2:	4910      	ldr	r1, [pc, #64]	; (8000ff4 <chTMStopMeasurementX+0x44>)
 8000fb4:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8000fb6:	6883      	ldr	r3, [r0, #8]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8000fb8:	b4f0      	push	{r4, r5, r6, r7}

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8000fba:	f8d1 74a0 	ldr.w	r7, [r1, #1184]	; 0x4a0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000fbe:	68c6      	ldr	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000fc0:	6841      	ldr	r1, [r0, #4]
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 8000fc2:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	1bdb      	subs	r3, r3, r7
  tmp->cumulative += (rttime_t)tmp->last;
 8000fca:	18e4      	adds	r4, r4, r3
 8000fcc:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000fd0:	3601      	adds	r6, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000fd2:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000fd4:	60c6      	str	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8000fd6:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000fd8:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000fdc:	d805      	bhi.n	8000fea <chTMStopMeasurementX+0x3a>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 8000fde:	6802      	ldr	r2, [r0, #0]
 8000fe0:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 8000fe2:	bf38      	it	cc
 8000fe4:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 8000fe6:	bcf0      	pop	{r4, r5, r6, r7}
 8000fe8:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 8000fea:	6043      	str	r3, [r0, #4]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 8000fec:	bcf0      	pop	{r4, r5, r6, r7}
 8000fee:	4770      	bx	lr
 8000ff0:	e0001000 	.word	0xe0001000
 8000ff4:	200008f8 	.word	0x200008f8
	...

08001000 <_stats_stop_measure_crit_thd>:
/**
 * @brief   Stops the measurement of a thread critical zone.
 */
void _stats_stop_measure_crit_thd(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_thd);
 8001000:	4801      	ldr	r0, [pc, #4]	; (8001008 <_stats_stop_measure_crit_thd+0x8>)
 8001002:	f7ff bfd5 	b.w	8000fb0 <chTMStopMeasurementX>
 8001006:	bf00      	nop
 8001008:	20000da8 	.word	0x20000da8
 800100c:	00000000 	.word	0x00000000

08001010 <chTMStartMeasurementX>:
 8001010:	4b01      	ldr	r3, [pc, #4]	; (8001018 <chTMStartMeasurementX+0x8>)
 8001012:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8001014:	6083      	str	r3, [r0, #8]
 8001016:	4770      	bx	lr
 8001018:	e0001000 	.word	0xe0001000
 800101c:	00000000 	.word	0x00000000

08001020 <_stats_start_measure_crit_thd>:
/**
 * @brief   Starts the measurement of a thread critical zone.
 */
void _stats_start_measure_crit_thd(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_thd);
 8001020:	4801      	ldr	r0, [pc, #4]	; (8001028 <_stats_start_measure_crit_thd+0x8>)
 8001022:	f7ff bff5 	b.w	8001010 <chTMStartMeasurementX>
 8001026:	bf00      	nop
 8001028:	20000da8 	.word	0x20000da8
 800102c:	00000000 	.word	0x00000000

08001030 <_dbg_trace>:
 *
 * @notapi
 */
void _dbg_trace(thread_t *otp) {

  ch.dbg.trace_buffer.tb_ptr->se_time   = chVTGetSystemTimeX();
 8001030:	4a0c      	ldr	r2, [pc, #48]	; (8001064 <_dbg_trace+0x34>)
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8001032:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001036:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 *
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void _dbg_trace(thread_t *otp) {
 8001038:	b410      	push	{r4}
 800103a:	6a4c      	ldr	r4, [r1, #36]	; 0x24

  ch.dbg.trace_buffer.tb_ptr->se_time   = chVTGetSystemTimeX();
  ch.dbg.trace_buffer.tb_ptr->se_tp     = currp;
 800103c:	6991      	ldr	r1, [r2, #24]
 800103e:	6059      	str	r1, [r3, #4]
 *
 * @notapi
 */
void _dbg_trace(thread_t *otp) {

  ch.dbg.trace_buffer.tb_ptr->se_time   = chVTGetSystemTimeX();
 8001040:	601c      	str	r4, [r3, #0]
  ch.dbg.trace_buffer.tb_ptr->se_tp     = currp;
  ch.dbg.trace_buffer.tb_ptr->se_wtobjp = otp->p_u.wtobjp;
 8001042:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001044:	6099      	str	r1, [r3, #8]
  ch.dbg.trace_buffer.tb_ptr->se_state  = (uint8_t)otp->p_state;
 8001046:	f890 1020 	ldrb.w	r1, [r0, #32]
 800104a:	7319      	strb	r1, [r3, #12]
  if (++ch.dbg.trace_buffer.tb_ptr >=
 800104c:	3310      	adds	r3, #16
 800104e:	f502 6188 	add.w	r1, r2, #1088	; 0x440
 8001052:	428b      	cmp	r3, r1
      &ch.dbg.trace_buffer.tb_buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
    ch.dbg.trace_buffer.tb_ptr = &ch.dbg.trace_buffer.tb_buffer[0];
 8001054:	bf28      	it	cs
 8001056:	f102 0340 	addcs.w	r3, r2, #64	; 0x40
 800105a:	63d3      	str	r3, [r2, #60]	; 0x3c
  }
}
 800105c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	200008f8 	.word	0x200008f8
	...

08001070 <chSchDoRescheduleAhead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 8001070:	b570      	push	{r4, r5, r6, lr}
  thread_t *otp, *cp;

  otp = currp;
 8001072:	4d1b      	ldr	r5, [pc, #108]	; (80010e0 <chSchDoRescheduleAhead+0x70>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8001074:	682a      	ldr	r2, [r5, #0]
 8001076:	69ac      	ldr	r4, [r5, #24]

  tqp->p_next = tp->p_next;
 8001078:	6813      	ldr	r3, [r2, #0]
 800107a:	68a1      	ldr	r1, [r4, #8]
 800107c:	602b      	str	r3, [r5, #0]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800107e:	2601      	movs	r6, #1

  otp->p_state = CH_STATE_READY;
 8001080:	2000      	movs	r0, #0
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001082:	605d      	str	r5, [r3, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8001084:	f882 6020 	strb.w	r6, [r2, #32]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8001088:	61aa      	str	r2, [r5, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800108a:	f884 0020 	strb.w	r0, [r4, #32]
 800108e:	e000      	b.n	8001092 <chSchDoRescheduleAhead+0x22>
 8001090:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 8001092:	689a      	ldr	r2, [r3, #8]
 8001094:	428a      	cmp	r2, r1
 8001096:	d8fb      	bhi.n	8001090 <chSchDoRescheduleAhead+0x20>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 800109c:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800109e:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
 80010a0:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 80010a2:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
 80010a4:	f7ff ffc4 	bl	8001030 <_dbg_trace>
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 80010a8:	f8d5 34ac 	ldr.w	r3, [r5, #1196]	; 0x4ac
 80010ac:	69a9      	ldr	r1, [r5, #24]
 80010ae:	4e0c      	ldr	r6, [pc, #48]	; (80010e0 <chSchDoRescheduleAhead+0x70>)
 80010b0:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 80010b2:	3148      	adds	r1, #72	; 0x48
 80010b4:	f104 0048 	add.w	r0, r4, #72	; 0x48
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 80010b8:	f8c5 34ac 	str.w	r3, [r5, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 80010bc:	f7ff ff58 	bl	8000f70 <chTMChainMeasurementToX>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 80010c0:	f3ef 8309 	mrs	r3, PSP
 80010c4:	69e2      	ldr	r2, [r4, #28]
 80010c6:	3b24      	subs	r3, #36	; 0x24
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d805      	bhi.n	80010d8 <chSchDoRescheduleAhead+0x68>
 80010cc:	69b0      	ldr	r0, [r6, #24]
 80010ce:	4621      	mov	r1, r4
}
 80010d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 80010d4:	f7ff b8d4 	b.w	8000280 <_port_switch>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010d8:	b672      	cpsid	i
 80010da:	4b02      	ldr	r3, [pc, #8]	; (80010e4 <chSchDoRescheduleAhead+0x74>)
 80010dc:	62f3      	str	r3, [r6, #44]	; 0x2c
 80010de:	e7fe      	b.n	80010de <chSchDoRescheduleAhead+0x6e>
 80010e0:	200008f8 	.word	0x200008f8
 80010e4:	08002084 	.word	0x08002084
	...

080010f0 <chSchDoReschedule>:
    chSchDoRescheduleAhead();
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  chSchDoRescheduleAhead();
 80010f0:	f7ff bfbe 	b.w	8001070 <chSchDoRescheduleAhead>
	...

08001100 <chDbgCheckClassS>:
 *
 * @api
 */
void chDbgCheckClassS(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <chDbgCheckClassS+0x18>)
 8001102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001104:	b91a      	cbnz	r2, 800110e <chDbgCheckClassS+0xe>
 8001106:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001108:	2a00      	cmp	r2, #0
 800110a:	dd00      	ble.n	800110e <chDbgCheckClassS+0xe>
 800110c:	4770      	bx	lr
 800110e:	b672      	cpsid	i
 8001110:	4a02      	ldr	r2, [pc, #8]	; (800111c <chDbgCheckClassS+0x1c>)
 8001112:	62da      	str	r2, [r3, #44]	; 0x2c
 8001114:	e7fe      	b.n	8001114 <chDbgCheckClassS+0x14>
 8001116:	bf00      	nop
 8001118:	200008f8 	.word	0x200008f8
 800111c:	080021b0 	.word	0x080021b0

08001120 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8001120:	b570      	push	{r4, r5, r6, lr}
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 8001122:	4c16      	ldr	r4, [pc, #88]	; (800117c <chSchGoSleepS+0x5c>)
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8001124:	4606      	mov	r6, r0
  thread_t *otp;

  chDbgCheckClassS();
 8001126:	f7ff ffeb 	bl	8001100 <chDbgCheckClassS>
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800112a:	6823      	ldr	r3, [r4, #0]

  otp = currp;
 800112c:	69a5      	ldr	r5, [r4, #24]

  tqp->p_next = tp->p_next;
 800112e:	681a      	ldr	r2, [r3, #0]
  otp->p_state = newstate;
 8001130:	f885 6020 	strb.w	r6, [r5, #32]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8001134:	2101      	movs	r1, #1
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001136:	6054      	str	r4, [r2, #4]
  chSysSwitch(currp, otp);
 8001138:	4628      	mov	r0, r5
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800113a:	f883 1020 	strb.w	r1, [r3, #32]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800113e:	6022      	str	r2, [r4, #0]
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8001140:	61a3      	str	r3, [r4, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 8001142:	f7ff ff75 	bl	8001030 <_dbg_trace>
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8001146:	f8d4 34ac 	ldr.w	r3, [r4, #1196]	; 0x4ac
 800114a:	69a1      	ldr	r1, [r4, #24]
 800114c:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 800114e:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8001152:	3148      	adds	r1, #72	; 0x48
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8001154:	f8c4 34ac 	str.w	r3, [r4, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8001158:	f7ff ff0a 	bl	8000f70 <chTMChainMeasurementToX>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800115c:	f3ef 8309 	mrs	r3, PSP
 8001160:	69ea      	ldr	r2, [r5, #28]
 8001162:	3b24      	subs	r3, #36	; 0x24
 8001164:	429a      	cmp	r2, r3
 8001166:	d805      	bhi.n	8001174 <chSchGoSleepS+0x54>
 8001168:	69a0      	ldr	r0, [r4, #24]
 800116a:	4629      	mov	r1, r5
}
 800116c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 8001170:	f7ff b886 	b.w	8000280 <_port_switch>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
 8001176:	4b02      	ldr	r3, [pc, #8]	; (8001180 <chSchGoSleepS+0x60>)
 8001178:	62e3      	str	r3, [r4, #44]	; 0x2c
 800117a:	e7fe      	b.n	800117a <chSchGoSleepS+0x5a>
 800117c:	200008f8 	.word	0x200008f8
 8001180:	08002084 	.word	0x08002084
	...

08001190 <chDbgCheckClassI>:
 *
 * @api
 */
void chDbgCheckClassI(void) {

  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8001190:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <chDbgCheckClassI+0x18>)
 8001192:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001194:	2a00      	cmp	r2, #0
 8001196:	db03      	blt.n	80011a0 <chDbgCheckClassI+0x10>
 8001198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800119a:	2a00      	cmp	r2, #0
 800119c:	dd00      	ble.n	80011a0 <chDbgCheckClassI+0x10>
 800119e:	4770      	bx	lr
 80011a0:	b672      	cpsid	i
 80011a2:	4a02      	ldr	r2, [pc, #8]	; (80011ac <chDbgCheckClassI+0x1c>)
 80011a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80011a6:	e7fe      	b.n	80011a6 <chDbgCheckClassI+0x16>
 80011a8:	200008f8 	.word	0x200008f8
 80011ac:	080021b8 	.word	0x080021b8

080011b0 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80011b0:	b510      	push	{r4, lr}
 80011b2:	4604      	mov	r4, r0
  thread_t *cp;

  chDbgCheckClassI();
 80011b4:	f7ff ffec 	bl	8001190 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 80011b8:	b1cc      	cbz	r4, 80011ee <chSchReadyI+0x3e>
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
 80011ba:	f894 3020 	ldrb.w	r3, [r4, #32]
 80011be:	b18b      	cbz	r3, 80011e4 <chSchReadyI+0x34>
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d00f      	beq.n	80011e4 <chSchReadyI+0x34>
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 80011c4:	2200      	movs	r2, #0
 80011c6:	68a1      	ldr	r1, [r4, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 80011c8:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <chSchReadyI+0x48>)
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 80011ca:	f884 2020 	strb.w	r2, [r4, #32]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 80011ce:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 80011d0:	689a      	ldr	r2, [r3, #8]
 80011d2:	428a      	cmp	r2, r1
 80011d4:	d2fb      	bcs.n	80011ce <chSchReadyI+0x1e>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 80011da:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 80011dc:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 80011de:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 80011e0:	605c      	str	r4, [r3, #4]

  return tp;
}
 80011e2:	bd10      	pop	{r4, pc}
 80011e4:	b672      	cpsid	i
 80011e6:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <chSchReadyI+0x48>)
 80011e8:	4a04      	ldr	r2, [pc, #16]	; (80011fc <chSchReadyI+0x4c>)
 80011ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80011ec:	e7fe      	b.n	80011ec <chSchReadyI+0x3c>
 80011ee:	b672      	cpsid	i
 80011f0:	4b01      	ldr	r3, [pc, #4]	; (80011f8 <chSchReadyI+0x48>)
 80011f2:	4a02      	ldr	r2, [pc, #8]	; (80011fc <chSchReadyI+0x4c>)
 80011f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80011f6:	e7fe      	b.n	80011f6 <chSchReadyI+0x46>
 80011f8:	200008f8 	.word	0x200008f8
 80011fc:	08002200 	.word	0x08002200

08001200 <_dbg_check_leave_isr>:

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001200:	2320      	movs	r3, #32
 8001202:	f383 8811 	msr	BASEPRI, r3
 * @notapi
 */
void _dbg_check_leave_isr(void) {

  port_lock_from_isr();
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8001206:	4b07      	ldr	r3, [pc, #28]	; (8001224 <_dbg_check_leave_isr+0x24>)
 8001208:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800120a:	2a00      	cmp	r2, #0
 800120c:	dd01      	ble.n	8001212 <_dbg_check_leave_isr+0x12>
 800120e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001210:	b119      	cbz	r1, 800121a <_dbg_check_leave_isr+0x1a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001212:	b672      	cpsid	i
 8001214:	4a04      	ldr	r2, [pc, #16]	; (8001228 <_dbg_check_leave_isr+0x28>)
 8001216:	62da      	str	r2, [r3, #44]	; 0x2c
 8001218:	e7fe      	b.n	8001218 <_dbg_check_leave_isr+0x18>
    chSysHalt("SV#9");
  }
  ch.dbg.isr_cnt--;
 800121a:	3a01      	subs	r2, #1
 800121c:	631a      	str	r2, [r3, #48]	; 0x30

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800121e:	f381 8811 	msr	BASEPRI, r1
 8001222:	4770      	bx	lr
 8001224:	200008f8 	.word	0x200008f8
 8001228:	080021c0 	.word	0x080021c0
 800122c:	00000000 	.word	0x00000000

08001230 <_dbg_check_enter_isr>:
 8001230:	2320      	movs	r3, #32
 8001232:	f383 8811 	msr	BASEPRI, r3
 * @notapi
 */
void _dbg_check_enter_isr(void) {

  port_lock_from_isr();
  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <_dbg_check_enter_isr+0x24>)
 8001238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800123a:	2a00      	cmp	r2, #0
 800123c:	db01      	blt.n	8001242 <_dbg_check_enter_isr+0x12>
 800123e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001240:	b119      	cbz	r1, 800124a <_dbg_check_enter_isr+0x1a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001242:	b672      	cpsid	i
 8001244:	4a04      	ldr	r2, [pc, #16]	; (8001258 <_dbg_check_enter_isr+0x28>)
 8001246:	62da      	str	r2, [r3, #44]	; 0x2c
 8001248:	e7fe      	b.n	8001248 <_dbg_check_enter_isr+0x18>
    chSysHalt("SV#8");
  }
  ch.dbg.isr_cnt++;
 800124a:	3201      	adds	r2, #1
 800124c:	631a      	str	r2, [r3, #48]	; 0x30

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800124e:	f381 8811 	msr	BASEPRI, r1
 8001252:	4770      	bx	lr
 8001254:	200008f8 	.word	0x200008f8
 8001258:	080021c8 	.word	0x080021c8
 800125c:	00000000 	.word	0x00000000

08001260 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector150) {
 8001260:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001262:	f7ff fe75 	bl	8000f50 <_stats_increase_irq>
 8001266:	f7ff ffe3 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800126a:	4b09      	ldr	r3, [pc, #36]	; (8001290 <Vector150+0x30>)
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800126c:	4809      	ldr	r0, [pc, #36]	; (8001294 <Vector150+0x34>)
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800126e:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 8001270:	6e82      	ldr	r2, [r0, #104]	; 0x68
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 8001272:	0989      	lsrs	r1, r1, #6
 8001274:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6;
 8001278:	018c      	lsls	r4, r1, #6
 800127a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
 800127c:	b10a      	cbz	r2, 8001282 <Vector150+0x22>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
 800127e:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 8001280:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001282:	f7ff ffbd 	bl	8001200 <_dbg_check_leave_isr>
}
 8001286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800128a:	f7ff be31 	b.w	8000ef0 <_port_irq_epilogue>
 800128e:	bf00      	nop
 8001290:	40026400 	.word	0x40026400
 8001294:	20000f04 	.word	0x20000f04
	...

080012a0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector130) {
 80012a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80012a2:	f7ff fe55 	bl	8000f50 <_stats_increase_irq>
 80012a6:	f7ff ffc3 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <Vector130+0x2c>)
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 80012ac:	4808      	ldr	r0, [pc, #32]	; (80012d0 <Vector130+0x30>)
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 80012ae:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 80012b0:	6e02      	ldr	r2, [r0, #96]	; 0x60
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 80012b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0;
 80012b6:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
 80012b8:	b10a      	cbz	r2, 80012be <Vector130+0x1e>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
 80012ba:	6e40      	ldr	r0, [r0, #100]	; 0x64
 80012bc:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80012be:	f7ff ff9f 	bl	8001200 <_dbg_check_leave_isr>
}
 80012c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80012c6:	f7ff be13 	b.w	8000ef0 <_port_irq_epilogue>
 80012ca:	bf00      	nop
 80012cc:	40026400 	.word	0x40026400
 80012d0:	20000f04 	.word	0x20000f04
	...

080012e0 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector12C) {
 80012e0:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80012e2:	f7ff fe35 	bl	8000f50 <_stats_increase_irq>
 80012e6:	f7ff ffa3 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 80012ea:	4b09      	ldr	r3, [pc, #36]	; (8001310 <Vector12C+0x30>)
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 80012ec:	4809      	ldr	r0, [pc, #36]	; (8001314 <Vector12C+0x34>)
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 80012ee:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 80012f0:	6d82      	ldr	r2, [r0, #88]	; 0x58
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 80012f2:	0d89      	lsrs	r1, r1, #22
 80012f4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22;
 80012f8:	058c      	lsls	r4, r1, #22
 80012fa:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
 80012fc:	b10a      	cbz	r2, 8001302 <Vector12C+0x22>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
 80012fe:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8001300:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001302:	f7ff ff7d 	bl	8001200 <_dbg_check_leave_isr>
}
 8001306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800130a:	f7ff bdf1 	b.w	8000ef0 <_port_irq_epilogue>
 800130e:	bf00      	nop
 8001310:	40026400 	.word	0x40026400
 8001314:	20000f04 	.word	0x20000f04
	...

08001320 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector128) {
 8001320:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001322:	f7ff fe15 	bl	8000f50 <_stats_increase_irq>
 8001326:	f7ff ff83 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800132a:	4b09      	ldr	r3, [pc, #36]	; (8001350 <Vector128+0x30>)
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800132c:	4809      	ldr	r0, [pc, #36]	; (8001354 <Vector128+0x34>)
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800132e:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 8001330:	6d02      	ldr	r2, [r0, #80]	; 0x50
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 8001332:	0c09      	lsrs	r1, r1, #16
 8001334:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16;
 8001338:	040c      	lsls	r4, r1, #16
 800133a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
 800133c:	b10a      	cbz	r2, 8001342 <Vector128+0x22>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
 800133e:	6d40      	ldr	r0, [r0, #84]	; 0x54
 8001340:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001342:	f7ff ff5d 	bl	8001200 <_dbg_check_leave_isr>
}
 8001346:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800134a:	f7ff bdd1 	b.w	8000ef0 <_port_irq_epilogue>
 800134e:	bf00      	nop
 8001350:	40026400 	.word	0x40026400
 8001354:	20000f04 	.word	0x20000f04
	...

08001360 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector124) {
 8001360:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001362:	f7ff fdf5 	bl	8000f50 <_stats_increase_irq>
 8001366:	f7ff ff63 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <Vector124+0x30>)
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800136c:	4809      	ldr	r0, [pc, #36]	; (8001394 <Vector124+0x34>)
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800136e:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 8001370:	6c82      	ldr	r2, [r0, #72]	; 0x48
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 8001372:	0989      	lsrs	r1, r1, #6
 8001374:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6;
 8001378:	018c      	lsls	r4, r1, #6
 800137a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
 800137c:	b10a      	cbz	r2, 8001382 <Vector124+0x22>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
 800137e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001380:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001382:	f7ff ff3d 	bl	8001200 <_dbg_check_leave_isr>
}
 8001386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800138a:	f7ff bdb1 	b.w	8000ef0 <_port_irq_epilogue>
 800138e:	bf00      	nop
 8001390:	40026400 	.word	0x40026400
 8001394:	20000f04 	.word	0x20000f04
	...

080013a0 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector120) {
 80013a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80013a2:	f7ff fdd5 	bl	8000f50 <_stats_increase_irq>
 80013a6:	f7ff ff43 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <Vector120+0x2c>)
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 80013ac:	4808      	ldr	r0, [pc, #32]	; (80013d0 <Vector120+0x30>)
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 80013ae:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 80013b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 80013b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0;
 80013b6:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
 80013b8:	b10a      	cbz	r2, 80013be <Vector120+0x1e>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
 80013ba:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80013bc:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80013be:	f7ff ff1f 	bl	8001200 <_dbg_check_leave_isr>
}
 80013c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80013c6:	f7ff bd93 	b.w	8000ef0 <_port_irq_epilogue>
 80013ca:	bf00      	nop
 80013cc:	40026400 	.word	0x40026400
 80013d0:	20000f04 	.word	0x20000f04
	...

080013e0 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(VectorFC) {
 80013e0:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80013e2:	f7ff fdb5 	bl	8000f50 <_stats_increase_irq>
 80013e6:	f7ff ff23 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 80013ea:	4b09      	ldr	r3, [pc, #36]	; (8001410 <VectorFC+0x30>)
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 80013ec:	4809      	ldr	r0, [pc, #36]	; (8001414 <VectorFC+0x34>)
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 80013ee:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 80013f0:	6b82      	ldr	r2, [r0, #56]	; 0x38
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 80013f2:	0d89      	lsrs	r1, r1, #22
 80013f4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22;
 80013f8:	058c      	lsls	r4, r1, #22
 80013fa:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
 80013fc:	b10a      	cbz	r2, 8001402 <VectorFC+0x22>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
 80013fe:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8001400:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001402:	f7ff fefd 	bl	8001200 <_dbg_check_leave_isr>
}
 8001406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800140a:	f7ff bd71 	b.w	8000ef0 <_port_irq_epilogue>
 800140e:	bf00      	nop
 8001410:	40026000 	.word	0x40026000
 8001414:	20000f04 	.word	0x20000f04
	...

08001420 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector84) {
 8001420:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001422:	f7ff fd95 	bl	8000f50 <_stats_increase_irq>
 8001426:	f7ff ff03 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <Vector84+0x30>)
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800142c:	4809      	ldr	r0, [pc, #36]	; (8001454 <Vector84+0x34>)
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800142e:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 8001430:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 8001432:	0c09      	lsrs	r1, r1, #16
 8001434:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16;
 8001438:	040c      	lsls	r4, r1, #16
 800143a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
 800143c:	b10a      	cbz	r2, 8001442 <Vector84+0x22>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 800143e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001440:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001442:	f7ff fedd 	bl	8001200 <_dbg_check_leave_isr>
}
 8001446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800144a:	f7ff bd51 	b.w	8000ef0 <_port_irq_epilogue>
 800144e:	bf00      	nop
 8001450:	40026000 	.word	0x40026000
 8001454:	20000f04 	.word	0x20000f04
	...

08001460 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector80) {
 8001460:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001462:	f7ff fd75 	bl	8000f50 <_stats_increase_irq>
 8001466:	f7ff fee3 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800146a:	4b09      	ldr	r3, [pc, #36]	; (8001490 <Vector80+0x30>)
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800146c:	4809      	ldr	r0, [pc, #36]	; (8001494 <Vector80+0x34>)
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800146e:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 8001470:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 8001472:	0989      	lsrs	r1, r1, #6
 8001474:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6;
 8001478:	018c      	lsls	r4, r1, #6
 800147a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
 800147c:	b10a      	cbz	r2, 8001482 <Vector80+0x22>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 800147e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001480:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001482:	f7ff febd 	bl	8001200 <_dbg_check_leave_isr>
}
 8001486:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800148a:	f7ff bd31 	b.w	8000ef0 <_port_irq_epilogue>
 800148e:	bf00      	nop
 8001490:	40026000 	.word	0x40026000
 8001494:	20000f04 	.word	0x20000f04
	...

080014a0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector7C) {
 80014a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80014a2:	f7ff fd55 	bl	8000f50 <_stats_increase_irq>
 80014a6:	f7ff fec3 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 80014aa:	4b08      	ldr	r3, [pc, #32]	; (80014cc <Vector7C+0x2c>)
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 80014ac:	4808      	ldr	r0, [pc, #32]	; (80014d0 <Vector7C+0x30>)
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 80014ae:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 80014b0:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 80014b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0;
 80014b6:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
 80014b8:	b10a      	cbz	r2, 80014be <Vector7C+0x1e>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 80014ba:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80014bc:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80014be:	f7ff fe9f 	bl	8001200 <_dbg_check_leave_isr>
}
 80014c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80014c6:	f7ff bd13 	b.w	8000ef0 <_port_irq_epilogue>
 80014ca:	bf00      	nop
 80014cc:	40026000 	.word	0x40026000
 80014d0:	20000f04 	.word	0x20000f04
	...

080014e0 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector78) {
 80014e0:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80014e2:	f7ff fd35 	bl	8000f50 <_stats_increase_irq>
 80014e6:	f7ff fea3 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <Vector78+0x30>)
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 80014ec:	4809      	ldr	r0, [pc, #36]	; (8001514 <Vector78+0x34>)
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 80014ee:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 80014f0:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 80014f2:	0d89      	lsrs	r1, r1, #22
 80014f4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22;
 80014f8:	058c      	lsls	r4, r1, #22
 80014fa:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
 80014fc:	b10a      	cbz	r2, 8001502 <Vector78+0x22>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 80014fe:	69c0      	ldr	r0, [r0, #28]
 8001500:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001502:	f7ff fe7d 	bl	8001200 <_dbg_check_leave_isr>
}
 8001506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800150a:	f7ff bcf1 	b.w	8000ef0 <_port_irq_epilogue>
 800150e:	bf00      	nop
 8001510:	40026000 	.word	0x40026000
 8001514:	20000f04 	.word	0x20000f04
	...

08001520 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector74) {
 8001520:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001522:	f7ff fd15 	bl	8000f50 <_stats_increase_irq>
 8001526:	f7ff fe83 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <Vector74+0x30>)
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800152c:	4809      	ldr	r0, [pc, #36]	; (8001554 <Vector74+0x34>)
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800152e:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 8001530:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 8001532:	0c09      	lsrs	r1, r1, #16
 8001534:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16;
 8001538:	040c      	lsls	r4, r1, #16
 800153a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
 800153c:	b10a      	cbz	r2, 8001542 <Vector74+0x22>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 800153e:	6940      	ldr	r0, [r0, #20]
 8001540:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001542:	f7ff fe5d 	bl	8001200 <_dbg_check_leave_isr>
}
 8001546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800154a:	f7ff bcd1 	b.w	8000ef0 <_port_irq_epilogue>
 800154e:	bf00      	nop
 8001550:	40026000 	.word	0x40026000
 8001554:	20000f04 	.word	0x20000f04
	...

08001560 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector70) {
 8001560:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001562:	f7ff fcf5 	bl	8000f50 <_stats_increase_irq>
 8001566:	f7ff fe63 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800156a:	4b09      	ldr	r3, [pc, #36]	; (8001590 <Vector70+0x30>)
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <Vector70+0x34>)
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800156e:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 8001570:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 8001572:	0989      	lsrs	r1, r1, #6
 8001574:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6;
 8001578:	018c      	lsls	r4, r1, #6
 800157a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
 800157c:	b10a      	cbz	r2, 8001582 <Vector70+0x22>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 800157e:	68c0      	ldr	r0, [r0, #12]
 8001580:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001582:	f7ff fe3d 	bl	8001200 <_dbg_check_leave_isr>
}
 8001586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800158a:	f7ff bcb1 	b.w	8000ef0 <_port_irq_epilogue>
 800158e:	bf00      	nop
 8001590:	40026000 	.word	0x40026000
 8001594:	20000f04 	.word	0x20000f04
	...

080015a0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector6C) {
 80015a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80015a2:	f7ff fcd5 	bl	8000f50 <_stats_increase_irq>
 80015a6:	f7ff fe43 	bl	8001230 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 80015aa:	4b08      	ldr	r3, [pc, #32]	; (80015cc <Vector6C+0x2c>)
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
 80015ac:	4a08      	ldr	r2, [pc, #32]	; (80015d0 <Vector6C+0x30>)
OSAL_IRQ_HANDLER(Vector6C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 80015ae:	6819      	ldr	r1, [r3, #0]
 80015b0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0;
 80015b4:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
 80015b6:	6813      	ldr	r3, [r2, #0]
 80015b8:	b10b      	cbz	r3, 80015be <Vector6C+0x1e>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 80015ba:	6850      	ldr	r0, [r2, #4]
 80015bc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80015be:	f7ff fe1f 	bl	8001200 <_dbg_check_leave_isr>
}
 80015c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80015c6:	f7ff bc93 	b.w	8000ef0 <_port_irq_epilogue>
 80015ca:	bf00      	nop
 80015cc:	40026000 	.word	0x40026000
 80015d0:	20000f04 	.word	0x20000f04
	...

080015e0 <_dbg_check_unlock_from_isr>:
 *
 * @notapi
 */
void _dbg_check_unlock_from_isr(void) {

  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 80015e0:	4b06      	ldr	r3, [pc, #24]	; (80015fc <_dbg_check_unlock_from_isr+0x1c>)
 80015e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	dd05      	ble.n	80015f4 <_dbg_check_unlock_from_isr+0x14>
 80015e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ea:	2a00      	cmp	r2, #0
 80015ec:	dd02      	ble.n	80015f4 <_dbg_check_unlock_from_isr+0x14>
    chSysHalt("SV#7");
  }
  _dbg_leave_lock();
 80015ee:	2200      	movs	r2, #0
 80015f0:	635a      	str	r2, [r3, #52]	; 0x34
 80015f2:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f4:	b672      	cpsid	i
 80015f6:	4a02      	ldr	r2, [pc, #8]	; (8001600 <_dbg_check_unlock_from_isr+0x20>)
 80015f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80015fa:	e7fe      	b.n	80015fa <_dbg_check_unlock_from_isr+0x1a>
 80015fc:	200008f8 	.word	0x200008f8
 8001600:	080021d0 	.word	0x080021d0
	...

08001610 <_dbg_check_lock_from_isr>:
 *
 * @notapi
 */
void _dbg_check_lock_from_isr(void) {

  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <_dbg_check_lock_from_isr+0x1c>)
 8001612:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001614:	2a00      	cmp	r2, #0
 8001616:	dd01      	ble.n	800161c <_dbg_check_lock_from_isr+0xc>
 8001618:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800161a:	b11a      	cbz	r2, 8001624 <_dbg_check_lock_from_isr+0x14>
 800161c:	b672      	cpsid	i
 800161e:	4a04      	ldr	r2, [pc, #16]	; (8001630 <_dbg_check_lock_from_isr+0x20>)
 8001620:	62da      	str	r2, [r3, #44]	; 0x2c
 8001622:	e7fe      	b.n	8001622 <_dbg_check_lock_from_isr+0x12>
    chSysHalt("SV#6");
  }
  _dbg_enter_lock();
 8001624:	2201      	movs	r2, #1
 8001626:	635a      	str	r2, [r3, #52]	; 0x34
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	200008f8 	.word	0x200008f8
 8001630:	080021d8 	.word	0x080021d8
	...

08001640 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 8001640:	b538      	push	{r3, r4, r5, lr}
 8001642:	4604      	mov	r4, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001644:	2320      	movs	r3, #32
 8001646:	f383 8811 	msr	BASEPRI, r3
/**
 * @brief   Starts the measurement of an ISR critical zone.
 */
void _stats_start_measure_crit_isr(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_isr);
 800164a:	4819      	ldr	r0, [pc, #100]	; (80016b0 <wakeup+0x70>)
 800164c:	f7ff fce0 	bl	8001010 <chTMStartMeasurementX>
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
  _dbg_check_lock_from_isr();
 8001650:	f7ff ffde 	bl	8001610 <_dbg_check_lock_from_isr>
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 8001654:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001658:	2b07      	cmp	r3, #7
 800165a:	d810      	bhi.n	800167e <wakeup+0x3e>
 800165c:	e8df f003 	tbb	[pc, r3]
 8001660:	1e0f0f15 	.word	0x1e0f0f15
 8001664:	0a0f040a 	.word	0x0a0f040a
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 8001668:	6a65      	ldr	r5, [r4, #36]	; 0x24
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();
 800166a:	f7ff fd91 	bl	8001190 <chDbgCheckClassI>

  sp->s_cnt++;
 800166e:	68ab      	ldr	r3, [r5, #8]
 8001670:	3301      	adds	r3, #1
 8001672:	60ab      	str	r3, [r5, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001674:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001678:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 800167a:	6822      	ldr	r2, [r4, #0]
 800167c:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	6263      	str	r3, [r4, #36]	; 0x24
  (void) chSchReadyI(tp);
 8001684:	4620      	mov	r0, r4
 8001686:	f7ff fd93 	bl	80011b0 <chSchReadyI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 800168a:	f7ff ffa9 	bl	80015e0 <_dbg_check_unlock_from_isr>
/**
 * @brief   Stops the measurement of an ISR critical zone.
 */
void _stats_stop_measure_crit_isr(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_isr);
 800168e:	4808      	ldr	r0, [pc, #32]	; (80016b0 <wakeup+0x70>)
 8001690:	f7ff fc8e 	bl	8000fb0 <chTMStopMeasurementX>
 8001694:	2300      	movs	r3, #0
 8001696:	f383 8811 	msr	BASEPRI, r3
 800169a:	bd38      	pop	{r3, r4, r5, pc}
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 800169c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 80016a2:	f04f 33ff 	mov.w	r3, #4294967295
 80016a6:	6263      	str	r3, [r4, #36]	; 0x24
  (void) chSchReadyI(tp);
 80016a8:	4620      	mov	r0, r4
 80016aa:	f7ff fd81 	bl	80011b0 <chSchReadyI>
 80016ae:	e7ec      	b.n	800168a <wakeup+0x4a>
 80016b0:	20000dc0 	.word	0x20000dc0
	...

080016c0 <_dbg_check_unlock>:
 *
 * @notapi
 */
void _dbg_check_unlock(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <_dbg_check_unlock+0x18>)
 80016c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016c4:	b922      	cbnz	r2, 80016d0 <_dbg_check_unlock+0x10>
 80016c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016c8:	2900      	cmp	r1, #0
 80016ca:	dd01      	ble.n	80016d0 <_dbg_check_unlock+0x10>
    chSysHalt("SV#5");
  }
  _dbg_leave_lock();
 80016cc:	635a      	str	r2, [r3, #52]	; 0x34
 80016ce:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d0:	b672      	cpsid	i
 80016d2:	4a02      	ldr	r2, [pc, #8]	; (80016dc <_dbg_check_unlock+0x1c>)
 80016d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80016d6:	e7fe      	b.n	80016d6 <_dbg_check_unlock+0x16>
 80016d8:	200008f8 	.word	0x200008f8
 80016dc:	080021e0 	.word	0x080021e0

080016e0 <_dbg_check_lock>:
 *
 * @notapi
 */
void _dbg_check_lock(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <_dbg_check_lock+0x18>)
 80016e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016e4:	b90a      	cbnz	r2, 80016ea <_dbg_check_lock+0xa>
 80016e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016e8:	b11a      	cbz	r2, 80016f2 <_dbg_check_lock+0x12>
 80016ea:	b672      	cpsid	i
 80016ec:	4a03      	ldr	r2, [pc, #12]	; (80016fc <_dbg_check_lock+0x1c>)
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80016f0:	e7fe      	b.n	80016f0 <_dbg_check_lock+0x10>
    chSysHalt("SV#4");
  }
  _dbg_enter_lock();
 80016f2:	2201      	movs	r2, #1
 80016f4:	635a      	str	r2, [r3, #52]	; 0x34
 80016f6:	4770      	bx	lr
 80016f8:	200008f8 	.word	0x200008f8
 80016fc:	080021e8 	.word	0x080021e8

08001700 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 8001700:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001702:	2320      	movs	r3, #32
 8001704:	4604      	mov	r4, r0
 8001706:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 800170a:	f7ff fc89 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800170e:	f7ff ffe7 	bl	80016e0 <_dbg_check_lock>
 * @iclass
 */
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();
 8001712:	f7ff fd3d 	bl	8001190 <chDbgCheckClassI>

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8001716:	4812      	ldr	r0, [pc, #72]	; (8001760 <chCoreAlloc+0x60>)
 8001718:	4b12      	ldr	r3, [pc, #72]	; (8001764 <chCoreAlloc+0x64>)
 800171a:	6802      	ldr	r2, [r0, #0]
 800171c:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 800171e:	1de3      	adds	r3, r4, #7
 8001720:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8001724:	1a89      	subs	r1, r1, r2
 8001726:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 8001728:	bf9d      	ittte	ls
 800172a:	189b      	addls	r3, r3, r2
 800172c:	6003      	strls	r3, [r0, #0]

  return p;
 800172e:	4614      	movls	r4, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 8001730:	2400      	movhi	r4, #0
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001732:	f7ff ffc5 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001736:	f7ff fc63 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800173a:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <chCoreAlloc+0x68>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d004      	beq.n	800174c <chCoreAlloc+0x4c>
 8001742:	6999      	ldr	r1, [r3, #24]
 8001744:	6892      	ldr	r2, [r2, #8]
 8001746:	6889      	ldr	r1, [r1, #8]
 8001748:	4291      	cmp	r1, r2
 800174a:	d304      	bcc.n	8001756 <chCoreAlloc+0x56>
 800174c:	2300      	movs	r3, #0
 800174e:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 8001752:	4620      	mov	r0, r4
 8001754:	bd10      	pop	{r4, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001756:	b672      	cpsid	i
 8001758:	4a04      	ldr	r2, [pc, #16]	; (800176c <chCoreAlloc+0x6c>)
 800175a:	62da      	str	r2, [r3, #44]	; 0x2c
 800175c:	e7fe      	b.n	800175c <chCoreAlloc+0x5c>
 800175e:	bf00      	nop
 8001760:	200008c0 	.word	0x200008c0
 8001764:	200008c8 	.word	0x200008c8
 8001768:	200008f8 	.word	0x200008f8
 800176c:	080021a0 	.word	0x080021a0

08001770 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8001770:	b508      	push	{r3, lr}
 8001772:	4606      	mov	r6, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001774:	2320      	movs	r3, #32
 8001776:	f383 8811 	msr	BASEPRI, r3
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
  thread_t *tp = currp;
 800177a:	4d11      	ldr	r5, [pc, #68]	; (80017c0 <chThdExit+0x50>)
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 800177c:	f7ff fc50 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001780:	f7ff ffae 	bl	80016e0 <_dbg_check_lock>
 8001784:	69ac      	ldr	r4, [r5, #24]
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 8001786:	6aa0      	ldr	r0, [r4, #40]	; 0x28

  tp->p_u.exitcode = msg;
 8001788:	6266      	str	r6, [r4, #36]	; 0x24
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800178a:	f104 0628 	add.w	r6, r4, #40	; 0x28
 800178e:	42b0      	cmp	r0, r6
 8001790:	d006      	beq.n	80017a0 <chThdExit+0x30>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 8001792:	6802      	ldr	r2, [r0, #0]
 8001794:	62a2      	str	r2, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 8001796:	f7ff fd0b 	bl	80011b0 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800179a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800179c:	42b0      	cmp	r0, r6
 800179e:	d1f8      	bne.n	8001792 <chThdExit+0x22>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 80017a0:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80017a4:	079b      	lsls	r3, r3, #30
 80017a6:	d104      	bne.n	80017b2 <chThdExit+0x42>
    REG_REMOVE(tp);
 80017a8:	6963      	ldr	r3, [r4, #20]
 80017aa:	6922      	ldr	r2, [r4, #16]
 80017ac:	611a      	str	r2, [r3, #16]
 80017ae:	6922      	ldr	r2, [r4, #16]
 80017b0:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 80017b2:	200f      	movs	r0, #15
 80017b4:	f7ff fcb4 	bl	8001120 <chSchGoSleepS>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b8:	b672      	cpsid	i
 80017ba:	4b02      	ldr	r3, [pc, #8]	; (80017c4 <chThdExit+0x54>)
 80017bc:	62eb      	str	r3, [r5, #44]	; 0x2c
 80017be:	e7fe      	b.n	80017be <chThdExit+0x4e>
 80017c0:	200008f8 	.word	0x200008f8
 80017c4:	08002210 	.word	0x08002210
	...

080017d0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 80017d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80017d4:	2320      	movs	r3, #32
 80017d6:	b086      	sub	sp, #24
 80017d8:	4607      	mov	r7, r0
 80017da:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 80017de:	f7ff fc1f 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80017e2:	f7ff ff7d 	bl	80016e0 <_dbg_check_lock>
 *
 * @sclass
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);
 80017e6:	2f00      	cmp	r7, #0
 80017e8:	d05f      	beq.n	80018aa <chThdSleep+0xda>
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {

  chDbgCheckClassS();
 80017ea:	f7ff fc89 	bl	8001100 <chDbgCheckClassS>

  if (TIME_INFINITE != time) {
 80017ee:	1c7b      	adds	r3, r7, #1
 80017f0:	d060      	beq.n	80018b4 <chThdSleep+0xe4>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 80017f2:	4c52      	ldr	r4, [pc, #328]	; (800193c <chThdSleep+0x16c>)
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 80017f4:	4626      	mov	r6, r4
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
  virtual_timer_t *p;
  systime_t delta;

  chDbgCheckClassI();
 80017f6:	f7ff fccb 	bl	8001190 <chDbgCheckClassI>
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 80017fa:	f856 3f1c 	ldr.w	r3, [r6, #28]!
 80017fe:	69a2      	ldr	r2, [r4, #24]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 8001800:	484f      	ldr	r0, [pc, #316]	; (8001940 <chThdSleep+0x170>)
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 8001802:	9205      	str	r2, [sp, #20]
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
 8001804:	2f01      	cmp	r7, #1
 8001806:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800180a:	bf08      	it	eq
 800180c:	2702      	moveq	r7, #2
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800180e:	42b3      	cmp	r3, r6
 8001810:	6a4a      	ldr	r2, [r1, #36]	; 0x24

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 8001812:	9004      	str	r0, [sp, #16]
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8001814:	d07a      	beq.n	800190c <chThdSleep+0x13c>
      return;
    }

    /* Special case where the timer will be placed as first element in a
       non-empty list, the alarm needs to be recalculated.*/
    delta = now + delay - ch.vtlist.vt_lasttime;
 8001816:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    if (delta < ch.vtlist.vt_next->vt_delta) {
 8001818:	6899      	ldr	r1, [r3, #8]
      return;
    }

    /* Special case where the timer will be placed as first element in a
       non-empty list, the alarm needs to be recalculated.*/
    delta = now + delay - ch.vtlist.vt_lasttime;
 800181a:	18b8      	adds	r0, r7, r2
 800181c:	1b45      	subs	r5, r0, r5
    if (delta < ch.vtlist.vt_next->vt_delta) {
 800181e:	428d      	cmp	r5, r1
 8001820:	d36f      	bcc.n	8001902 <chThdSleep+0x132>
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 8001822:	428d      	cmp	r5, r1
 8001824:	d904      	bls.n	8001830 <chThdSleep+0x60>
    delta -= p->vt_delta;
    p = p->vt_next;
 8001826:	681b      	ldr	r3, [r3, #0]

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 8001828:	1a6d      	subs	r5, r5, r1
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800182a:	6899      	ldr	r1, [r3, #8]
 800182c:	42a9      	cmp	r1, r5
 800182e:	d3fa      	bcc.n	8001826 <chThdSleep+0x56>
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 8001830:	685a      	ldr	r2, [r3, #4]
 8001832:	9202      	str	r2, [sp, #8]
  vtp->vt_prev->vt_next = vtp;
 8001834:	f10d 0804 	add.w	r8, sp, #4
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 8001838:	9301      	str	r3, [sp, #4]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 800183a:	f8c2 8000 	str.w	r8, [r2]
  p->vt_prev = vtp;
 800183e:	f8c3 8004 	str.w	r8, [r3, #4]
  vtp->vt_delta = delta
 8001842:	9503      	str	r5, [sp, #12]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 8001844:	689a      	ldr	r2, [r3, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 8001846:	f04f 31ff 	mov.w	r1, #4294967295
  p->vt_prev = vtp;
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800184a:	1b52      	subs	r2, r2, r5
 800184c:	609a      	str	r2, [r3, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800184e:	6261      	str	r1, [r4, #36]	; 0x24
    chSchGoSleepS(newstate);
 8001850:	2008      	movs	r0, #8
 8001852:	f7ff fc65 	bl	8001120 <chSchGoSleepS>
 *
 * @iclass
 */
static inline bool chVTIsArmedI(virtual_timer_t *vtp) {

  chDbgCheckClassI();
 8001856:	f7ff fc9b 	bl	8001190 <chDbgCheckClassI>
    if (chVTIsArmedI(&vt)) {
 800185a:	9b04      	ldr	r3, [sp, #16]
 800185c:	b193      	cbz	r3, 8001884 <chThdSleep+0xb4>
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {

  chDbgCheckClassI();
 800185e:	f7ff fc97 	bl	8001190 <chDbgCheckClassI>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  systime_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
 8001862:	69e3      	ldr	r3, [r4, #28]
 8001864:	4935      	ldr	r1, [pc, #212]	; (800193c <chThdSleep+0x16c>)
 8001866:	4543      	cmp	r3, r8
 8001868:	d02d      	beq.n	80018c6 <chThdSleep+0xf6>
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
 800186a:	9a02      	ldr	r2, [sp, #8]
 800186c:	9b01      	ldr	r3, [sp, #4]
 800186e:	6013      	str	r3, [r2, #0]
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8001870:	9b01      	ldr	r3, [sp, #4]
    vtp->vt_func = NULL;
 8001872:	2100      	movs	r1, #0

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8001874:	42b3      	cmp	r3, r6
  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8001876:	605a      	str	r2, [r3, #4]
    vtp->vt_func = NULL;
 8001878:	9104      	str	r1, [sp, #16]

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 800187a:	d003      	beq.n	8001884 <chThdSleep+0xb4>
      vtp->vt_next->vt_delta += vtp->vt_delta;
 800187c:	6899      	ldr	r1, [r3, #8]
 800187e:	9a03      	ldr	r2, [sp, #12]
 8001880:	440a      	add	r2, r1
 8001882:	609a      	str	r2, [r3, #8]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001884:	f7ff ff1c 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001888:	f7ff fbba 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800188c:	6822      	ldr	r2, [r4, #0]
 800188e:	4b2b      	ldr	r3, [pc, #172]	; (800193c <chThdSleep+0x16c>)
 8001890:	42a2      	cmp	r2, r4
 8001892:	d004      	beq.n	800189e <chThdSleep+0xce>
 8001894:	6999      	ldr	r1, [r3, #24]
 8001896:	6892      	ldr	r2, [r2, #8]
 8001898:	6889      	ldr	r1, [r1, #8]
 800189a:	4291      	cmp	r1, r2
 800189c:	d30f      	bcc.n	80018be <chThdSleep+0xee>
 800189e:	2300      	movs	r3, #0
 80018a0:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 80018a4:	b006      	add	sp, #24
 80018a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018aa:	b672      	cpsid	i
 80018ac:	4b23      	ldr	r3, [pc, #140]	; (800193c <chThdSleep+0x16c>)
 80018ae:	4a25      	ldr	r2, [pc, #148]	; (8001944 <chThdSleep+0x174>)
 80018b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80018b2:	e7fe      	b.n	80018b2 <chThdSleep+0xe2>
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 80018b4:	2008      	movs	r0, #8
 80018b6:	f7ff fc33 	bl	8001120 <chSchGoSleepS>
 80018ba:	4c20      	ldr	r4, [pc, #128]	; (800193c <chThdSleep+0x16c>)
 80018bc:	e7e2      	b.n	8001884 <chThdSleep+0xb4>
 80018be:	b672      	cpsid	i
 80018c0:	4a21      	ldr	r2, [pc, #132]	; (8001948 <chThdSleep+0x178>)
 80018c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80018c4:	e7fe      	b.n	80018c4 <chThdSleep+0xf4>

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
 80018c6:	9a01      	ldr	r2, [sp, #4]
 80018c8:	61ca      	str	r2, [r1, #28]
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
  vtp->vt_func = NULL;
 80018ca:	2300      	movs	r3, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 80018cc:	42b2      	cmp	r2, r6
    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 80018ce:	6056      	str	r6, [r2, #4]
  vtp->vt_func = NULL;
 80018d0:	9304      	str	r3, [sp, #16]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 80018d2:	d012      	beq.n	80018fa <chThdSleep+0x12a>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 80018d4:	9803      	ldr	r0, [sp, #12]
 80018d6:	6893      	ldr	r3, [r2, #8]
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 80018d8:	6a89      	ldr	r1, [r1, #40]	; 0x28

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 80018da:	4403      	add	r3, r0
 80018dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80018e0:	6093      	str	r3, [r2, #8]
 80018e2:	6a40      	ldr	r0, [r0, #36]	; 0x24
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 80018e4:	1a42      	subs	r2, r0, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.vt_next->vt_delta) {
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d9cc      	bls.n	8001884 <chThdSleep+0xb4>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.vt_next->vt_delta - nowdelta;
 80018ea:	1a9b      	subs	r3, r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	bf98      	it	ls
 80018f0:	2302      	movls	r3, #2
 80018f2:	4418      	add	r0, r3
 80018f4:	f7ff faec 	bl	8000ed0 <stSetAlarm>
 80018f8:	e7c4      	b.n	8001884 <chThdSleep+0xb4>
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 80018fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018fe:	60d3      	str	r3, [r2, #12]
 8001900:	e7c0      	b.n	8001884 <chThdSleep+0xb4>
 8001902:	f7ff fae5 	bl	8000ed0 <stSetAlarm>
 8001906:	69e3      	ldr	r3, [r4, #28]
 8001908:	6899      	ldr	r1, [r3, #8]
 800190a:	e78a      	b.n	8001822 <chThdSleep+0x52>
    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
 800190c:	62a2      	str	r2, [r4, #40]	; 0x28
      ch.vtlist.vt_next = vtp;
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_delta = delay;
 800190e:	9703      	str	r7, [sp, #12]
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8001910:	68c8      	ldr	r0, [r1, #12]
      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
 8001912:	9301      	str	r3, [sp, #4]
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
 8001914:	f10d 0804 	add.w	r8, sp, #4
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");
 8001918:	f010 0002 	ands.w	r0, r0, #2
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800191c:	9302      	str	r3, [sp, #8]
      vtp->vt_delta = delay;

      /* Being the first element in the list the alarm timer is started.*/
      port_timer_start_alarm(ch.vtlist.vt_lasttime + delay);
 800191e:	443a      	add	r2, r7
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
 8001920:	f8c4 801c 	str.w	r8, [r4, #28]
      ch.vtlist.vt_prev = vtp;
 8001924:	f8c4 8020 	str.w	r8, [r4, #32]
 8001928:	d104      	bne.n	8001934 <chThdSleep+0x164>
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
  STM32_ST_TIM->SR     = 0;
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800192a:	2302      	movs	r3, #2
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 800192c:	634a      	str	r2, [r1, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800192e:	6108      	str	r0, [r1, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8001930:	60cb      	str	r3, [r1, #12]
 8001932:	e78d      	b.n	8001850 <chThdSleep+0x80>
 8001934:	b672      	cpsid	i
 8001936:	4b05      	ldr	r3, [pc, #20]	; (800194c <chThdSleep+0x17c>)
 8001938:	62e3      	str	r3, [r4, #44]	; 0x2c
 800193a:	e7fe      	b.n	800193a <chThdSleep+0x16a>
 800193c:	200008f8 	.word	0x200008f8
 8001940:	08001641 	.word	0x08001641
 8001944:	08002190 	.word	0x08002190
 8001948:	08002060 	.word	0x08002060
 800194c:	080021f0 	.word	0x080021f0

08001950 <BusFault_Handler>:
 *          This function simply stops the system into an infinite loop.
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
 8001950:	e7fe      	b.n	8001950 <BusFault_Handler>
 8001952:	bf00      	nop
	...

08001960 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001960:	e7fe      	b.n	8001960 <__default_exit>
 8001962:	bf00      	nop
	...

08001970 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
	...

08001980 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
	...

08001990 <dmaStreamAllocate.constprop.12>:
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {

  osalDbgCheck(dmastp != NULL);
 8001990:	2800      	cmp	r0, #0
 8001992:	d053      	beq.n	8001a3c <dmaStreamAllocate.constprop.12+0xac>
 * @retval FALSE        no error, stream taken.
 * @retval TRUE         error, stream already taken.
 *
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
 8001994:	b5f0      	push	{r4, r5, r6, r7, lr}
                       void *param) {

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
 8001996:	4e2c      	ldr	r6, [pc, #176]	; (8001a48 <dmaStreamAllocate.constprop.12+0xb8>)
 8001998:	7a45      	ldrb	r5, [r0, #9]
 800199a:	6832      	ldr	r2, [r6, #0]
 800199c:	2301      	movs	r3, #1
 800199e:	fa03 f705 	lsl.w	r7, r3, r5
 80019a2:	4217      	tst	r7, r2
 80019a4:	d146      	bne.n	8001a34 <dmaStreamAllocate.constprop.12+0xa4>
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 80019a6:	4c29      	ldr	r4, [pc, #164]	; (8001a4c <dmaStreamAllocate.constprop.12+0xbc>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 80019a8:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 8001a5c <dmaStreamAllocate.constprop.12+0xcc>
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 80019ac:	f844 1035 	str.w	r1, [r4, r5, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 80019b0:	ea47 0302 	orr.w	r3, r7, r2
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 80019b4:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 80019b8:	f013 0fff 	tst.w	r3, #255	; 0xff
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 80019bc:	6033      	str	r3, [r6, #0]
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 80019be:	f8c4 e004 	str.w	lr, [r4, #4]
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 80019c2:	d004      	beq.n	80019ce <dmaStreamAllocate.constprop.12+0x3e>
    rccEnableDMA1(FALSE);
 80019c4:	4c22      	ldr	r4, [pc, #136]	; (8001a50 <dmaStreamAllocate.constprop.12+0xc0>)
 80019c6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80019c8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80019cc:	6322      	str	r2, [r4, #48]	; 0x30
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
 80019ce:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
 80019d2:	d129      	bne.n	8001a28 <dmaStreamAllocate.constprop.12+0x98>
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 80019d4:	6802      	ldr	r2, [r0, #0]
 80019d6:	6813      	ldr	r3, [r2, #0]
 80019d8:	f023 031f 	bic.w	r3, r3, #31
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	6813      	ldr	r3, [r2, #0]
 80019e0:	f013 0301 	ands.w	r3, r3, #1
 80019e4:	d1fb      	bne.n	80019de <dmaStreamAllocate.constprop.12+0x4e>
 80019e6:	7a05      	ldrb	r5, [r0, #8]
 80019e8:	6846      	ldr	r6, [r0, #4]
 80019ea:	243d      	movs	r4, #61	; 0x3d
 80019ec:	40ac      	lsls	r4, r5
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80019ee:	2521      	movs	r5, #33	; 0x21
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 80019f0:	6034      	str	r4, [r6, #0]
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 80019f2:	6013      	str	r3, [r2, #0]
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80019f4:	6155      	str	r5, [r2, #20]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 80019f6:	b1f9      	cbz	r1, 8001a38 <dmaStreamAllocate.constprop.12+0xa8>
    nvicEnableVector(dmastp->vector, priority);
 80019f8:	7a81      	ldrb	r1, [r0, #10]
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80019fa:	094a      	lsrs	r2, r1, #5
 80019fc:	0092      	lsls	r2, r2, #2

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80019fe:	f101 4460 	add.w	r4, r1, #3758096384	; 0xe0000000
 8001a02:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8001a06:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 8001a0a:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001a0e:	2001      	movs	r0, #1
 8001a10:	f001 011f 	and.w	r1, r1, #31
 8001a14:	fa00 f101 	lsl.w	r1, r0, r1

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8001a18:	25a0      	movs	r5, #160	; 0xa0
 8001a1a:	f884 5300 	strb.w	r5, [r4, #768]	; 0x300
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001a1e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001a22:	6011      	str	r1, [r2, #0]
 8001a24:	4618      	mov	r0, r3
 8001a26:	bdf0      	pop	{r4, r5, r6, r7, pc}

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
 8001a28:	4a09      	ldr	r2, [pc, #36]	; (8001a50 <dmaStreamAllocate.constprop.12+0xc0>)
 8001a2a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	e7cf      	b.n	80019d4 <dmaStreamAllocate.constprop.12+0x44>

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;
 8001a34:	4618      	mov	r0, r3
 8001a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  dmaStreamDisable(dmastp);
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 8001a38:	4608      	mov	r0, r1
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
}
 8001a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a3c:	b672      	cpsid	i
 8001a3e:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <dmaStreamAllocate.constprop.12+0xc4>)
 8001a40:	4a05      	ldr	r2, [pc, #20]	; (8001a58 <dmaStreamAllocate.constprop.12+0xc8>)
 8001a42:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a44:	e7fe      	b.n	8001a44 <dmaStreamAllocate.constprop.12+0xb4>
 8001a46:	bf00      	nop
 8001a48:	20000f88 	.word	0x20000f88
 8001a4c:	20000f04 	.word	0x20000f04
 8001a50:	40023800 	.word	0x40023800
 8001a54:	200008f8 	.word	0x200008f8
 8001a58:	08002260 	.word	0x08002260
 8001a5c:	20000ed0 	.word	0x20000ed0

08001a60 <chMtxUnlock.constprop.16>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8001a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  thread_t *ctp = currp;
 8001a64:	4d3d      	ldr	r5, [pc, #244]	; (8001b5c <chMtxUnlock.constprop.16+0xfc>)

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001a66:	2320      	movs	r3, #32
 8001a68:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8001a6c:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001a70:	f7ff fad6 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001a74:	f7ff fe34 	bl	80016e0 <_dbg_check_lock>

  chDbgCheck(mp != NULL);

  chSysLock();

  chDbgAssert(ctp->p_mtxlist != NULL, "owned mutexes list empty");
 8001a78:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8001a7c:	b133      	cbz	r3, 8001a8c <chMtxUnlock.constprop.16+0x2c>
  chDbgAssert(ctp->p_mtxlist->m_owner == ctp, "ownership failure");
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	4591      	cmp	r9, r2
 8001a82:	d007      	beq.n	8001a94 <chMtxUnlock.constprop.16+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a84:	b672      	cpsid	i
 8001a86:	4b36      	ldr	r3, [pc, #216]	; (8001b60 <chMtxUnlock.constprop.16+0x100>)
 8001a88:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001a8a:	e7fe      	b.n	8001a8a <chMtxUnlock.constprop.16+0x2a>
 8001a8c:	b672      	cpsid	i
 8001a8e:	4b34      	ldr	r3, [pc, #208]	; (8001b60 <chMtxUnlock.constprop.16+0x100>)
 8001a90:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001a92:	e7fe      	b.n	8001a92 <chMtxUnlock.constprop.16+0x32>
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  chDbgAssert(mp->m_cnt >= (cnt_t)1, "counter is not positive");
 8001a94:	4c33      	ldr	r4, [pc, #204]	; (8001b64 <chMtxUnlock.constprop.16+0x104>)
 8001a96:	69e7      	ldr	r7, [r4, #28]
 8001a98:	2f00      	cmp	r7, #0
 8001a9a:	dd5a      	ble.n	8001b52 <chMtxUnlock.constprop.16+0xf2>

  if (--mp->m_cnt == (cnt_t)0) {
 8001a9c:	3f01      	subs	r7, #1
 8001a9e:	61e7      	str	r7, [r4, #28]
 8001aa0:	2f00      	cmp	r7, #0
 8001aa2:	d13e      	bne.n	8001b22 <chMtxUnlock.constprop.16+0xc2>
#endif

    chDbgAssert(ctp->p_mtxlist == mp, "not next in list");
 8001aa4:	f104 0a0c 	add.w	sl, r4, #12
 8001aa8:	4553      	cmp	r3, sl
 8001aaa:	d003      	beq.n	8001ab4 <chMtxUnlock.constprop.16+0x54>
 8001aac:	b672      	cpsid	i
 8001aae:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <chMtxUnlock.constprop.16+0x100>)
 8001ab0:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001ab2:	e7fe      	b.n	8001ab2 <chMtxUnlock.constprop.16+0x52>

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->p_mtxlist = mp->m_next;
 8001ab4:	69a6      	ldr	r6, [r4, #24]
 8001ab6:	f8c9 603c 	str.w	r6, [r9, #60]	; 0x3c
 * @deprecated
 * @sclass
 */
static inline bool chMtxQueueNotEmptyS(mutex_t *mp) {

  chDbgCheckClassS();
 8001aba:	f7ff fb21 	bl	8001100 <chDbgCheckClassS>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001abe:	f8d4 800c 	ldr.w	r8, [r4, #12]

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8001ac2:	45d0      	cmp	r8, sl
 8001ac4:	d043      	beq.n	8001b4e <chMtxUnlock.constprop.16+0xee>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
 8001ac6:	f8d9 7040 	ldr.w	r7, [r9, #64]	; 0x40
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 8001aca:	b15e      	cbz	r6, 8001ae4 <chMtxUnlock.constprop.16+0x84>
 8001acc:	f7ff fb18 	bl	8001100 <chDbgCheckClassS>
 8001ad0:	6833      	ldr	r3, [r6, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8001ad2:	429e      	cmp	r6, r3
 8001ad4:	d003      	beq.n	8001ade <chMtxUnlock.constprop.16+0x7e>
            (lmp->m_queue.p_next->p_prio > newprio)) {
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	429f      	cmp	r7, r3
 8001ada:	bf38      	it	cc
 8001adc:	461f      	movcc	r7, r3
          newprio = lmp->m_queue.p_next->p_prio;
        }
        lmp = lmp->m_next;
 8001ade:	68f6      	ldr	r6, [r6, #12]

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 8001ae0:	2e00      	cmp	r6, #0
 8001ae2:	d1f3      	bne.n	8001acc <chMtxUnlock.constprop.16+0x6c>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001ae4:	f8d8 3000 	ldr.w	r3, [r8]
        lmp = lmp->m_next;
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      ctp->p_prio = newprio;
 8001ae8:	f8c9 7008 	str.w	r7, [r9, #8]

      /* Awakens the highest priority thread waiting for the unlocked mutex and
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
 8001aec:	2201      	movs	r2, #1
 8001aee:	61e2      	str	r2, [r4, #28]
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 8001af0:	f8d8 203c 	ldr.w	r2, [r8, #60]	; 0x3c
 8001af4:	60e3      	str	r3, [r4, #12]

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8001af6:	4640      	mov	r0, r8
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001af8:	f8c3 a004 	str.w	sl, [r3, #4]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 8001afc:	61a2      	str	r2, [r4, #24]
      tp->p_mtxlist = mp;
 8001afe:	f8c8 a03c 	str.w	sl, [r8, #60]	; 0x3c
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
 8001b02:	f8c4 8014 	str.w	r8, [r4, #20]

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8001b06:	f7ff fb53 	bl	80011b0 <chSchReadyI>
 *
 * @sclass
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();
 8001b0a:	f7ff faf9 	bl	8001100 <chDbgCheckClassS>
 *
 * @iclass
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();
 8001b0e:	f7ff fb3f 	bl	8001190 <chDbgCheckClassI>

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 8001b12:	69aa      	ldr	r2, [r5, #24]
 8001b14:	682b      	ldr	r3, [r5, #0]

  if (chSchIsRescRequiredI()) {
 8001b16:	6892      	ldr	r2, [r2, #8]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d201      	bcs.n	8001b22 <chMtxUnlock.constprop.16+0xc2>
    chSchDoRescheduleAhead();
 8001b1e:	f7ff faa7 	bl	8001070 <chSchDoRescheduleAhead>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001b22:	f7ff fdcd 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001b26:	f7ff fa6b 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001b2a:	682a      	ldr	r2, [r5, #0]
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <chMtxUnlock.constprop.16+0xfc>)
 8001b2e:	42aa      	cmp	r2, r5
 8001b30:	d004      	beq.n	8001b3c <chMtxUnlock.constprop.16+0xdc>
 8001b32:	6999      	ldr	r1, [r3, #24]
 8001b34:	6892      	ldr	r2, [r2, #8]
 8001b36:	6889      	ldr	r1, [r1, #8]
 8001b38:	4291      	cmp	r1, r2
 8001b3a:	d304      	bcc.n	8001b46 <chMtxUnlock.constprop.16+0xe6>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f383 8811 	msr	BASEPRI, r3
 8001b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b46:	b672      	cpsid	i
 8001b48:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <chMtxUnlock.constprop.16+0x108>)
 8001b4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b4c:	e7fe      	b.n	8001b4c <chMtxUnlock.constprop.16+0xec>
      chSchRescheduleS();
    }
    else {
      mp->m_owner = NULL;
 8001b4e:	6167      	str	r7, [r4, #20]
 8001b50:	e7e7      	b.n	8001b22 <chMtxUnlock.constprop.16+0xc2>
 8001b52:	b672      	cpsid	i
 8001b54:	4b02      	ldr	r3, [pc, #8]	; (8001b60 <chMtxUnlock.constprop.16+0x100>)
 8001b56:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001b58:	e7fe      	b.n	8001b58 <chMtxUnlock.constprop.16+0xf8>
 8001b5a:	bf00      	nop
 8001b5c:	200008f8 	.word	0x200008f8
 8001b60:	08002280 	.word	0x08002280
 8001b64:	20000ed0 	.word	0x20000ed0
 8001b68:	08002290 	.word	0x08002290
 8001b6c:	00000000 	.word	0x00000000

08001b70 <chMtxLock.constprop.17>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 8001b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001b72:	2320      	movs	r3, #32
 8001b74:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 8001b78:	4d55      	ldr	r5, [pc, #340]	; (8001cd0 <chMtxLock.constprop.17+0x160>)
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8001b7a:	4e56      	ldr	r6, [pc, #344]	; (8001cd4 <chMtxLock.constprop.17+0x164>)
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001b7c:	f7ff fa50 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001b80:	f7ff fdae 	bl	80016e0 <_dbg_check_lock>

  chDbgCheckClassS();
 8001b84:	f7ff fabc 	bl	8001100 <chDbgCheckClassS>
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 8001b88:	6968      	ldr	r0, [r5, #20]
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8001b8a:	69b4      	ldr	r4, [r6, #24]

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE

    chDbgAssert(mp->m_cnt >= (cnt_t)1, "counter is not positive");
 8001b8c:	69eb      	ldr	r3, [r5, #28]

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 8001b8e:	2800      	cmp	r0, #0
 8001b90:	d04c      	beq.n	8001c2c <chMtxLock.constprop.17+0xbc>
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE

    chDbgAssert(mp->m_cnt >= (cnt_t)1, "counter is not positive");
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f340 8097 	ble.w	8001cc6 <chMtxLock.constprop.17+0x156>

    /* If the mutex is already owned by this thread, the counter is increased
       and there is no need of more actions.*/
    if (mp->m_owner == ctp) {
 8001b98:	4284      	cmp	r4, r0
 8001b9a:	f000 8091 	beq.w	8001cc0 <chMtxLock.constprop.17+0x150>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 8001b9e:	68a2      	ldr	r2, [r4, #8]
 8001ba0:	6883      	ldr	r3, [r0, #8]
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d211      	bcs.n	8001bca <chMtxLock.constprop.17+0x5a>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 8001ba6:	f890 3020 	ldrb.w	r3, [r0, #32]

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;
 8001baa:	6082      	str	r2, [r0, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 8001bac:	2b06      	cmp	r3, #6
 8001bae:	d06d      	beq.n	8001c8c <chMtxLock.constprop.17+0x11c>
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	d027      	beq.n	8001c04 <chMtxLock.constprop.17+0x94>
 8001bb4:	b94b      	cbnz	r3, 8001bca <chMtxLock.constprop.17+0x5a>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001bb6:	e890 000c 	ldmia.w	r0, {r2, r3}
          break;
#endif
        case CH_STATE_READY:
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->p_state = CH_STATE_CURRENT;
 8001bba:	2101      	movs	r1, #1
 8001bbc:	f880 1020 	strb.w	r1, [r0, #32]
 8001bc0:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8001bc2:	6802      	ldr	r2, [r0, #0]
 8001bc4:	6053      	str	r3, [r2, #4]
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(queue_dequeue(tp));
 8001bc6:	f7ff faf3 	bl	80011b0 <chSchReadyI>
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8001bca:	4a43      	ldr	r2, [pc, #268]	; (8001cd8 <chMtxLock.constprop.17+0x168>)
 8001bcc:	4613      	mov	r3, r2
 8001bce:	e003      	b.n	8001bd8 <chMtxLock.constprop.17+0x68>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001bd0:	6898      	ldr	r0, [r3, #8]
 8001bd2:	68a1      	ldr	r1, [r4, #8]
 8001bd4:	4288      	cmp	r0, r1
 8001bd6:	d302      	bcc.n	8001bde <chMtxLock.constprop.17+0x6e>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8001bd8:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d1f8      	bne.n	8001bd0 <chMtxLock.constprop.17+0x60>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001bde:	6859      	ldr	r1, [r3, #4]
 8001be0:	6061      	str	r1, [r4, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001be2:	6023      	str	r3, [r4, #0]
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8001be4:	2006      	movs	r0, #6
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001be6:	600c      	str	r4, [r1, #0]
  cp->p_prev = tp;
 8001be8:	605c      	str	r4, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
 8001bea:	6262      	str	r2, [r4, #36]	; 0x24
      chSchGoSleepS(CH_STATE_WTMTX);
 8001bec:	f7ff fa98 	bl	8001120 <chSchGoSleepS>

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->m_owner == ctp, "not owner");
 8001bf0:	6969      	ldr	r1, [r5, #20]
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
 8001bf2:	4b37      	ldr	r3, [pc, #220]	; (8001cd0 <chMtxLock.constprop.17+0x160>)
      chSchGoSleepS(CH_STATE_WTMTX);

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->m_owner == ctp, "not owner");
 8001bf4:	428c      	cmp	r4, r1
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
 8001bf6:	f103 020c 	add.w	r2, r3, #12
      chSchGoSleepS(CH_STATE_WTMTX);

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->m_owner == ctp, "not owner");
 8001bfa:	d039      	beq.n	8001c70 <chMtxLock.constprop.17+0x100>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bfc:	b672      	cpsid	i
 8001bfe:	4b37      	ldr	r3, [pc, #220]	; (8001cdc <chMtxLock.constprop.17+0x16c>)
 8001c00:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001c02:	e7fe      	b.n	8001c02 <chMtxLock.constprop.17+0x92>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001c04:	e890 000a 	ldmia.w	r0, {r1, r3}
 8001c08:	6019      	str	r1, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8001c0a:	6807      	ldr	r7, [r0, #0]
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 8001c0c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001c0e:	607b      	str	r3, [r7, #4]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8001c10:	460b      	mov	r3, r1
 8001c12:	e002      	b.n	8001c1a <chMtxLock.constprop.17+0xaa>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001c14:	689f      	ldr	r7, [r3, #8]
 8001c16:	4297      	cmp	r7, r2
 8001c18:	d302      	bcc.n	8001c20 <chMtxLock.constprop.17+0xb0>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8001c1a:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001c1c:	4299      	cmp	r1, r3
 8001c1e:	d1f9      	bne.n	8001c14 <chMtxLock.constprop.17+0xa4>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	6042      	str	r2, [r0, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001c24:	6003      	str	r3, [r0, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001c26:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 8001c28:	6058      	str	r0, [r3, #4]
 8001c2a:	e7ce      	b.n	8001bca <chMtxLock.constprop.17+0x5a>
    }
#endif
  }
  else {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");
 8001c2c:	b9c3      	cbnz	r3, 8001c60 <chMtxLock.constprop.17+0xf0>

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
 8001c2e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
 8001c30:	616c      	str	r4, [r5, #20]
  }
  else {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

    mp->m_cnt++;
 8001c32:	2101      	movs	r1, #1
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
    ctp->p_mtxlist = mp;
 8001c34:	f105 030c 	add.w	r3, r5, #12
  }
  else {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

    mp->m_cnt++;
 8001c38:	61e9      	str	r1, [r5, #28]
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
 8001c3a:	61aa      	str	r2, [r5, #24]
    ctp->p_mtxlist = mp;
 8001c3c:	63e3      	str	r3, [r4, #60]	; 0x3c
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001c3e:	f7ff fd3f 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001c42:	f7ff f9dd 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001c46:	6832      	ldr	r2, [r6, #0]
 8001c48:	4b22      	ldr	r3, [pc, #136]	; (8001cd4 <chMtxLock.constprop.17+0x164>)
 8001c4a:	42b2      	cmp	r2, r6
 8001c4c:	d004      	beq.n	8001c58 <chMtxLock.constprop.17+0xe8>
 8001c4e:	6999      	ldr	r1, [r3, #24]
 8001c50:	6892      	ldr	r2, [r2, #8]
 8001c52:	6889      	ldr	r1, [r1, #8]
 8001c54:	4291      	cmp	r1, r2
 8001c56:	d307      	bcc.n	8001c68 <chMtxLock.constprop.17+0xf8>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f383 8811 	msr	BASEPRI, r3
 8001c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c60:	b672      	cpsid	i
 8001c62:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <chMtxLock.constprop.17+0x16c>)
 8001c64:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001c66:	e7fe      	b.n	8001c66 <chMtxLock.constprop.17+0xf6>
 8001c68:	b672      	cpsid	i
 8001c6a:	4a1d      	ldr	r2, [pc, #116]	; (8001ce0 <chMtxLock.constprop.17+0x170>)
 8001c6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c6e:	e7fe      	b.n	8001c6e <chMtxLock.constprop.17+0xfe>
      chSchGoSleepS(CH_STATE_WTMTX);

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->m_owner == ctp, "not owner");
      chDbgAssert(ctp->p_mtxlist == mp, "not owned");
 8001c70:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001c72:	4291      	cmp	r1, r2
 8001c74:	d003      	beq.n	8001c7e <chMtxLock.constprop.17+0x10e>
 8001c76:	b672      	cpsid	i
 8001c78:	4b18      	ldr	r3, [pc, #96]	; (8001cdc <chMtxLock.constprop.17+0x16c>)
 8001c7a:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001c7c:	e7fe      	b.n	8001c7c <chMtxLock.constprop.17+0x10c>
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      chDbgAssert(mp->m_cnt == (cnt_t)1, "counter is not one");
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d0dc      	beq.n	8001c3e <chMtxLock.constprop.17+0xce>
 8001c84:	b672      	cpsid	i
 8001c86:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <chMtxLock.constprop.17+0x16c>)
 8001c88:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001c8a:	e7fe      	b.n	8001c8a <chMtxLock.constprop.17+0x11a>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001c8c:	e890 000a 	ldmia.w	r0, {r1, r3}
 8001c90:	6019      	str	r1, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8001c92:	6807      	ldr	r7, [r0, #0]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 8001c94:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001c96:	607b      	str	r3, [r7, #4]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8001c98:	460b      	mov	r3, r1
 8001c9a:	e002      	b.n	8001ca2 <chMtxLock.constprop.17+0x132>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001c9c:	689f      	ldr	r7, [r3, #8]
 8001c9e:	4297      	cmp	r7, r2
 8001ca0:	d302      	bcc.n	8001ca8 <chMtxLock.constprop.17+0x138>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8001ca2:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001ca4:	4299      	cmp	r1, r3
 8001ca6:	d1f9      	bne.n	8001c9c <chMtxLock.constprop.17+0x12c>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	6042      	str	r2, [r0, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001cac:	6003      	str	r3, [r0, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001cae:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 8001cb0:	6058      	str	r0, [r3, #4]
          tp = tp->p_u.wtmtxp->m_owner;
 8001cb2:	6888      	ldr	r0, [r1, #8]
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 8001cb4:	68a2      	ldr	r2, [r4, #8]
 8001cb6:	6883      	ldr	r3, [r0, #8]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	f63f af74 	bhi.w	8001ba6 <chMtxLock.constprop.17+0x36>
 8001cbe:	e784      	b.n	8001bca <chMtxLock.constprop.17+0x5a>
    chDbgAssert(mp->m_cnt >= (cnt_t)1, "counter is not positive");

    /* If the mutex is already owned by this thread, the counter is increased
       and there is no need of more actions.*/
    if (mp->m_owner == ctp) {
      mp->m_cnt++;
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	61eb      	str	r3, [r5, #28]
 8001cc4:	e7bb      	b.n	8001c3e <chMtxLock.constprop.17+0xce>
 8001cc6:	b672      	cpsid	i
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <chMtxLock.constprop.17+0x16c>)
 8001cca:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001ccc:	e7fe      	b.n	8001ccc <chMtxLock.constprop.17+0x15c>
 8001cce:	bf00      	nop
 8001cd0:	20000ed0 	.word	0x20000ed0
 8001cd4:	200008f8 	.word	0x200008f8
 8001cd8:	20000edc 	.word	0x20000edc
 8001cdc:	080022d0 	.word	0x080022d0
 8001ce0:	08002290 	.word	0x08002290
	...

08001cf0 <spiSend.constprop.2>:
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 *
 * @api
 */
void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 8001cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck((spip != NULL) && (n > 0U) && (txbuf != NULL));
 8001cf2:	b190      	cbz	r0, 8001d1a <spiSend.constprop.2+0x2a>
 8001cf4:	b189      	cbz	r1, 8001d1a <spiSend.constprop.2+0x2a>
 8001cf6:	4604      	mov	r4, r0
 8001cf8:	460e      	mov	r6, r1

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001cfa:	2320      	movs	r3, #32
 8001cfc:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001d00:	f7ff f98e 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001d04:	f7ff fcec 	bl	80016e0 <_dbg_check_lock>

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8001d08:	4b27      	ldr	r3, [pc, #156]	; (8001da8 <spiSend.constprop.2+0xb8>)
 8001d0a:	781a      	ldrb	r2, [r3, #0]
 8001d0c:	2a02      	cmp	r2, #2
 8001d0e:	d009      	beq.n	8001d24 <spiSend.constprop.2+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d10:	b672      	cpsid	i
 8001d12:	4b26      	ldr	r3, [pc, #152]	; (8001dac <spiSend.constprop.2+0xbc>)
 8001d14:	4a26      	ldr	r2, [pc, #152]	; (8001db0 <spiSend.constprop.2+0xc0>)
 8001d16:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d18:	e7fe      	b.n	8001d18 <spiSend.constprop.2+0x28>
 8001d1a:	b672      	cpsid	i
 8001d1c:	4b23      	ldr	r3, [pc, #140]	; (8001dac <spiSend.constprop.2+0xbc>)
 8001d1e:	4a24      	ldr	r2, [pc, #144]	; (8001db0 <spiSend.constprop.2+0xc0>)
 8001d20:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d22:	e7fe      	b.n	8001d22 <spiSend.constprop.2+0x32>
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
 8001d24:	685a      	ldr	r2, [r3, #4]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	b122      	cbz	r2, 8001d34 <spiSend.constprop.2+0x44>
 8001d2a:	b672      	cpsid	i
 8001d2c:	4b1f      	ldr	r3, [pc, #124]	; (8001dac <spiSend.constprop.2+0xbc>)
 8001d2e:	4a20      	ldr	r2, [pc, #128]	; (8001db0 <spiSend.constprop.2+0xc0>)
 8001d30:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d32:	e7fe      	b.n	8001d32 <spiSend.constprop.2+0x42>
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8001d34:	6a59      	ldr	r1, [r3, #36]	; 0x24
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8001d36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8001d38:	6809      	ldr	r1, [r1, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8001d3a:	6b1d      	ldr	r5, [r3, #48]	; 0x30

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8001d3c:	6812      	ldr	r2, [r2, #0]
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8001d3e:	481d      	ldr	r0, [pc, #116]	; (8001db4 <spiSend.constprop.2+0xc4>)
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8001d40:	6adf      	ldr	r7, [r3, #44]	; 0x2c
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8001d42:	60c8      	str	r0, [r1, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8001d44:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
  spiStartSendI(spip, n, txbuf);
 8001d48:	2003      	movs	r0, #3
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8001d4a:	604c      	str	r4, [r1, #4]
 8001d4c:	7018      	strb	r0, [r3, #0]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8001d4e:	600f      	str	r7, [r1, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8001d50:	60d6      	str	r6, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8001d52:	6054      	str	r4, [r2, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8001d54:	6015      	str	r5, [r2, #0]

  dmaStreamEnable(spip->dmarx);
 8001d56:	680d      	ldr	r5, [r1, #0]
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8001d58:	4c14      	ldr	r4, [pc, #80]	; (8001dac <spiSend.constprop.2+0xbc>)
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");
 8001d5a:	689f      	ldr	r7, [r3, #8]
 8001d5c:	69a6      	ldr	r6, [r4, #24]
 8001d5e:	f045 0501 	orr.w	r5, r5, #1
 8001d62:	600d      	str	r5, [r1, #0]
  dmaStreamEnable(spip->dmatx);
 8001d64:	6811      	ldr	r1, [r2, #0]
 8001d66:	f041 0101 	orr.w	r1, r1, #1
 8001d6a:	6011      	str	r1, [r2, #0]
 8001d6c:	b11f      	cbz	r7, 8001d76 <spiSend.constprop.2+0x86>
 8001d6e:	b672      	cpsid	i
 8001d70:	4b11      	ldr	r3, [pc, #68]	; (8001db8 <spiSend.constprop.2+0xc8>)
 8001d72:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001d74:	e7fe      	b.n	8001d74 <spiSend.constprop.2+0x84>

  *trp = tp;
 8001d76:	f843 6f08 	str.w	r6, [r3, #8]!
  tp->p_u.wttrp = trp;
 8001d7a:	6273      	str	r3, [r6, #36]	; 0x24
  chSchGoSleepS(CH_STATE_SUSPENDED);
 8001d7c:	f7ff f9d0 	bl	8001120 <chSchGoSleepS>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001d80:	f7ff fc9e 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001d84:	f7ff f93c 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001d88:	6823      	ldr	r3, [r4, #0]
 8001d8a:	42a3      	cmp	r3, r4
 8001d8c:	d004      	beq.n	8001d98 <spiSend.constprop.2+0xa8>
 8001d8e:	69a2      	ldr	r2, [r4, #24]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	6892      	ldr	r2, [r2, #8]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d303      	bcc.n	8001da0 <spiSend.constprop.2+0xb0>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f383 8811 	msr	BASEPRI, r3
 8001d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001da0:	b672      	cpsid	i
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <spiSend.constprop.2+0xcc>)
 8001da4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001da6:	e7fe      	b.n	8001da6 <spiSend.constprop.2+0xb6>
 8001da8:	20000ed0 	.word	0x20000ed0
 8001dac:	200008f8 	.word	0x200008f8
 8001db0:	08002230 	.word	0x08002230
 8001db4:	20000f84 	.word	0x20000f84
 8001db8:	08002250 	.word	0x08002250
 8001dbc:	080022a0 	.word	0x080022a0

08001dc0 <spiStart.constprop.10>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] config    pointer to the @p SPIConfig object
 *
 * @api
 */
void spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001dc0:	b570      	push	{r4, r5, r6, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001dc2:	2320      	movs	r3, #32
 8001dc4:	f383 8811 	msr	BASEPRI, r3

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
 8001dc8:	4c33      	ldr	r4, [pc, #204]	; (8001e98 <spiStart.constprop.10+0xd8>)
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001dca:	f7ff f929 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001dce:	f7ff fc87 	bl	80016e0 <_dbg_check_lock>
 8001dd2:	7822      	ldrb	r2, [r4, #0]
 8001dd4:	1e53      	subs	r3, r2, #1
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d904      	bls.n	8001de4 <spiStart.constprop.10+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dda:	b672      	cpsid	i
 8001ddc:	4b2f      	ldr	r3, [pc, #188]	; (8001e9c <spiStart.constprop.10+0xdc>)
 8001dde:	4a30      	ldr	r2, [pc, #192]	; (8001ea0 <spiStart.constprop.10+0xe0>)
 8001de0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001de2:	e7fe      	b.n	8001de2 <spiStart.constprop.10+0x22>
                "invalid state");
  spip->config = config;
 8001de4:	4b2f      	ldr	r3, [pc, #188]	; (8001ea4 <spiStart.constprop.10+0xe4>)
 8001de6:	6063      	str	r3, [r4, #4]
 * @notapi
 */
void spi_lld_start(SPIDriver *spip) {

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8001de8:	2a01      	cmp	r2, #1
 8001dea:	d02e      	beq.n	8001e4a <spiStart.constprop.10+0x8a>
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8001dec:	8959      	ldrh	r1, [r3, #10]
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8001dee:	6b23      	ldr	r3, [r4, #48]	; 0x30

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8001df0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8001df2:	0508      	lsls	r0, r1, #20
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8001df4:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8001df8:	bf48      	it	mi
 8001dfa:	f443 5320 	orrmi.w	r3, r3, #10240	; 0x2800

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8001dfe:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8001e02:	6323      	str	r3, [r4, #48]	; 0x30
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8001e04:	bf48      	it	mi
 8001e06:	f442 5220 	orrmi.w	r2, r2, #10240	; 0x2800
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8001e0a:	6a23      	ldr	r3, [r4, #32]
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8001e0c:	62e2      	str	r2, [r4, #44]	; 0x2c
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8001e0e:	f441 7141 	orr.w	r1, r1, #772	; 0x304
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8001e12:	2000      	movs	r0, #0
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8001e14:	2207      	movs	r2, #7
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8001e16:	6018      	str	r0, [r3, #0]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8001e18:	6019      	str	r1, [r3, #0]
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8001e1a:	605a      	str	r2, [r3, #4]
  spip->spi->CR1 |= SPI_CR1_SPE;
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e22:	601a      	str	r2, [r3, #0]
  spi_lld_start(spip);
  spip->state = SPI_READY;
 8001e24:	2302      	movs	r3, #2
 8001e26:	7023      	strb	r3, [r4, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001e28:	f7ff fc4a 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001e2c:	f7ff f8e8 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001e30:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <spiStart.constprop.10+0xdc>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d021      	beq.n	8001e7c <spiStart.constprop.10+0xbc>
 8001e38:	6999      	ldr	r1, [r3, #24]
 8001e3a:	6892      	ldr	r2, [r2, #8]
 8001e3c:	6889      	ldr	r1, [r1, #8]
 8001e3e:	4291      	cmp	r1, r2
 8001e40:	d21c      	bcs.n	8001e7c <spiStart.constprop.10+0xbc>
 8001e42:	b672      	cpsid	i
 8001e44:	4a18      	ldr	r2, [pc, #96]	; (8001ea8 <spiStart.constprop.10+0xe8>)
 8001e46:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e48:	e7fe      	b.n	8001e48 <spiStart.constprop.10+0x88>
  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
#if STM32_SPI_USE_SPI1
    if (&SPID1 == spip) {
      bool b;
      b = dmaStreamAllocate(spip->dmarx,
 8001e4a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001e4c:	4917      	ldr	r1, [pc, #92]	; (8001eac <spiStart.constprop.10+0xec>)
 8001e4e:	f7ff fd9f 	bl	8001990 <dmaStreamAllocate.constprop.12>
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
 8001e52:	b9e0      	cbnz	r0, 8001e8e <spiStart.constprop.10+0xce>
      b = dmaStreamAllocate(spip->dmatx,
 8001e54:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001e56:	4916      	ldr	r1, [pc, #88]	; (8001eb0 <spiStart.constprop.10+0xf0>)
 8001e58:	f7ff fd9a 	bl	8001990 <dmaStreamAllocate.constprop.12>
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
 8001e5c:	b990      	cbnz	r0, 8001e84 <spiStart.constprop.10+0xc4>
      rccEnableSPI1(FALSE);
 8001e5e:	4815      	ldr	r0, [pc, #84]	; (8001eb4 <spiStart.constprop.10+0xf4>)
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8001e60:	6a65      	ldr	r5, [r4, #36]	; 0x24
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8001e62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8001e64:	6c41      	ldr	r1, [r0, #68]	; 0x44
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8001e66:	6a22      	ldr	r2, [r4, #32]
 8001e68:	682e      	ldr	r6, [r5, #0]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8001e6a:	681d      	ldr	r5, [r3, #0]
 8001e6c:	6863      	ldr	r3, [r4, #4]
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8001e6e:	320c      	adds	r2, #12
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8001e70:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001e74:	6441      	str	r1, [r0, #68]	; 0x44
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8001e76:	60b2      	str	r2, [r6, #8]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8001e78:	60aa      	str	r2, [r5, #8]
 8001e7a:	e7b7      	b.n	8001dec <spiStart.constprop.10+0x2c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f383 8811 	msr	BASEPRI, r3
 8001e82:	bd70      	pop	{r4, r5, r6, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e84:	b672      	cpsid	i
 8001e86:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <spiStart.constprop.10+0xdc>)
 8001e88:	4a0b      	ldr	r2, [pc, #44]	; (8001eb8 <spiStart.constprop.10+0xf8>)
 8001e8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e8c:	e7fe      	b.n	8001e8c <spiStart.constprop.10+0xcc>
 8001e8e:	b672      	cpsid	i
 8001e90:	4b02      	ldr	r3, [pc, #8]	; (8001e9c <spiStart.constprop.10+0xdc>)
 8001e92:	4a09      	ldr	r2, [pc, #36]	; (8001eb8 <spiStart.constprop.10+0xf8>)
 8001e94:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e96:	e7fe      	b.n	8001e96 <spiStart.constprop.10+0xd6>
 8001e98:	20000ed0 	.word	0x20000ed0
 8001e9c:	200008f8 	.word	0x200008f8
 8001ea0:	080022f0 	.word	0x080022f0
 8001ea4:	08002300 	.word	0x08002300
 8001ea8:	080022a0 	.word	0x080022a0
 8001eac:	080002e1 	.word	0x080002e1
 8001eb0:	080002c1 	.word	0x080002c1
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	080022b0 	.word	0x080022b0
 8001ebc:	00000000 	.word	0x00000000

08001ec0 <spiStop.constprop.8>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiStop(SPIDriver *spip) {
 8001ec0:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001ec2:	2320      	movs	r3, #32
 8001ec4:	f383 8811 	msr	BASEPRI, r3

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
 8001ec8:	4c1b      	ldr	r4, [pc, #108]	; (8001f38 <spiStop.constprop.8+0x78>)
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001eca:	f7ff f8a9 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001ece:	f7ff fc07 	bl	80016e0 <_dbg_check_lock>
 8001ed2:	7823      	ldrb	r3, [r4, #0]
 8001ed4:	1e5a      	subs	r2, r3, #1
 8001ed6:	2a01      	cmp	r2, #1
 8001ed8:	d904      	bls.n	8001ee4 <spiStop.constprop.8+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eda:	b672      	cpsid	i
 8001edc:	4b17      	ldr	r3, [pc, #92]	; (8001f3c <spiStop.constprop.8+0x7c>)
 8001ede:	4a18      	ldr	r2, [pc, #96]	; (8001f40 <spiStop.constprop.8+0x80>)
 8001ee0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ee2:	e7fe      	b.n	8001ee2 <spiStop.constprop.8+0x22>
 * @notapi
 */
void spi_lld_stop(SPIDriver *spip) {

  /* If in ready state then disables the SPI clock.*/
  if (spip->state == SPI_READY) {
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d012      	beq.n	8001f0e <spiStop.constprop.8+0x4e>
                "invalid state");
  spi_lld_stop(spip);
  spip->state = SPI_STOP;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	7023      	strb	r3, [r4, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001eec:	f7ff fbe8 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001ef0:	f7ff f886 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001ef4:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <spiStop.constprop.8+0x7c>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d004      	beq.n	8001f06 <spiStop.constprop.8+0x46>
 8001efc:	6999      	ldr	r1, [r3, #24]
 8001efe:	6892      	ldr	r2, [r2, #8]
 8001f00:	6889      	ldr	r1, [r1, #8]
 8001f02:	4291      	cmp	r1, r2
 8001f04:	d313      	bcc.n	8001f2e <spiStop.constprop.8+0x6e>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001f06:	2300      	movs	r3, #0
 8001f08:	f383 8811 	msr	BASEPRI, r3
 8001f0c:	bd10      	pop	{r4, pc}

    /* SPI disable.*/
    spip->spi->CR1 = 0;
 8001f0e:	6a23      	ldr	r3, [r4, #32]
    spip->spi->CR2 = 0;
    dmaStreamRelease(spip->dmarx);
 8001f10:	6a60      	ldr	r0, [r4, #36]	; 0x24

  /* If in ready state then disables the SPI clock.*/
  if (spip->state == SPI_READY) {

    /* SPI disable.*/
    spip->spi->CR1 = 0;
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
    spip->spi->CR2 = 0;
 8001f16:	605a      	str	r2, [r3, #4]
    dmaStreamRelease(spip->dmarx);
 8001f18:	f7fe fb72 	bl	8000600 <dmaStreamRelease>
    dmaStreamRelease(spip->dmatx);
 8001f1c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001f1e:	f7fe fb6f 	bl	8000600 <dmaStreamRelease>

#if STM32_SPI_USE_SPI1
    if (&SPID1 == spip)
      rccDisableSPI1(FALSE);
 8001f22:	4a08      	ldr	r2, [pc, #32]	; (8001f44 <spiStop.constprop.8+0x84>)
 8001f24:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001f26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f2a:	6453      	str	r3, [r2, #68]	; 0x44
 8001f2c:	e7dc      	b.n	8001ee8 <spiStop.constprop.8+0x28>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f2e:	b672      	cpsid	i
 8001f30:	4a05      	ldr	r2, [pc, #20]	; (8001f48 <spiStop.constprop.8+0x88>)
 8001f32:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f34:	e7fe      	b.n	8001f34 <spiStop.constprop.8+0x74>
 8001f36:	bf00      	nop
 8001f38:	20000ed0 	.word	0x20000ed0
 8001f3c:	200008f8 	.word	0x200008f8
 8001f40:	080022e0 	.word	0x080022e0
 8001f44:	40023800 	.word	0x40023800
 8001f48:	080022a0 	.word	0x080022a0
 8001f4c:	00000000 	.word	0x00000000

08001f50 <spiSelect.constprop.6>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiSelect(SPIDriver *spip) {
 8001f50:	b508      	push	{r3, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001f52:	2320      	movs	r3, #32
 8001f54:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001f58:	f7ff f862 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001f5c:	f7ff fbc0 	bl	80016e0 <_dbg_check_lock>

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8001f60:	4b12      	ldr	r3, [pc, #72]	; (8001fac <spiSelect.constprop.6+0x5c>)
 8001f62:	781a      	ldrb	r2, [r3, #0]
 8001f64:	2a02      	cmp	r2, #2
 8001f66:	d004      	beq.n	8001f72 <spiSelect.constprop.6+0x22>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f68:	b672      	cpsid	i
 8001f6a:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <spiSelect.constprop.6+0x60>)
 8001f6c:	4a11      	ldr	r2, [pc, #68]	; (8001fb4 <spiSelect.constprop.6+0x64>)
 8001f6e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f70:	e7fe      	b.n	8001f70 <spiSelect.constprop.6+0x20>
 *
 * @notapi
 */
void spi_lld_select(SPIDriver *spip) {

  palClearPad(spip->config->ssport, spip->config->sspad);
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	8919      	ldrh	r1, [r3, #8]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	2301      	movs	r3, #1
 8001f7a:	408b      	lsls	r3, r1
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	8353      	strh	r3, [r2, #26]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001f80:	f7ff fb9e 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001f84:	f7ff f83c 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001f88:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <spiSelect.constprop.6+0x60>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d004      	beq.n	8001f9a <spiSelect.constprop.6+0x4a>
 8001f90:	6999      	ldr	r1, [r3, #24]
 8001f92:	6892      	ldr	r2, [r2, #8]
 8001f94:	6889      	ldr	r1, [r1, #8]
 8001f96:	4291      	cmp	r1, r2
 8001f98:	d303      	bcc.n	8001fa2 <spiSelect.constprop.6+0x52>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f383 8811 	msr	BASEPRI, r3
 8001fa0:	bd08      	pop	{r3, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa2:	b672      	cpsid	i
 8001fa4:	4a04      	ldr	r2, [pc, #16]	; (8001fb8 <spiSelect.constprop.6+0x68>)
 8001fa6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fa8:	e7fe      	b.n	8001fa8 <spiSelect.constprop.6+0x58>
 8001faa:	bf00      	nop
 8001fac:	20000ed0 	.word	0x20000ed0
 8001fb0:	200008f8 	.word	0x200008f8
 8001fb4:	080022c0 	.word	0x080022c0
 8001fb8:	080022a0 	.word	0x080022a0
 8001fbc:	00000000 	.word	0x00000000

08001fc0 <spiUnselect.constprop.4>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiUnselect(SPIDriver *spip) {
 8001fc0:	b508      	push	{r3, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001fc2:	2320      	movs	r3, #32
 8001fc4:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void)  {

  port_lock();
  _stats_start_measure_crit_thd();
 8001fc8:	f7ff f82a 	bl	8001020 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001fcc:	f7ff fb88 	bl	80016e0 <_dbg_check_lock>

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8001fd0:	4b12      	ldr	r3, [pc, #72]	; (800201c <spiUnselect.constprop.4+0x5c>)
 8001fd2:	781a      	ldrb	r2, [r3, #0]
 8001fd4:	2a02      	cmp	r2, #2
 8001fd6:	d004      	beq.n	8001fe2 <spiUnselect.constprop.4+0x22>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd8:	b672      	cpsid	i
 8001fda:	4b11      	ldr	r3, [pc, #68]	; (8002020 <spiUnselect.constprop.4+0x60>)
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <spiUnselect.constprop.4+0x64>)
 8001fde:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fe0:	e7fe      	b.n	8001fe0 <spiUnselect.constprop.4+0x20>
 *
 * @notapi
 */
void spi_lld_unselect(SPIDriver *spip) {

  palSetPad(spip->config->ssport, spip->config->sspad);
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	8919      	ldrh	r1, [r3, #8]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	2301      	movs	r3, #1
 8001fea:	408b      	lsls	r3, r1
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	8313      	strh	r3, [r2, #24]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001ff0:	f7ff fb66 	bl	80016c0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001ff4:	f7ff f804 	bl	8001000 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001ff8:	4b09      	ldr	r3, [pc, #36]	; (8002020 <spiUnselect.constprop.4+0x60>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d004      	beq.n	800200a <spiUnselect.constprop.4+0x4a>
 8002000:	6999      	ldr	r1, [r3, #24]
 8002002:	6892      	ldr	r2, [r2, #8]
 8002004:	6889      	ldr	r1, [r1, #8]
 8002006:	4291      	cmp	r1, r2
 8002008:	d303      	bcc.n	8002012 <spiUnselect.constprop.4+0x52>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800200a:	2300      	movs	r3, #0
 800200c:	f383 8811 	msr	BASEPRI, r3
 8002010:	bd08      	pop	{r3, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002012:	b672      	cpsid	i
 8002014:	4a04      	ldr	r2, [pc, #16]	; (8002028 <spiUnselect.constprop.4+0x68>)
 8002016:	62da      	str	r2, [r3, #44]	; 0x2c
 8002018:	e7fe      	b.n	8002018 <spiUnselect.constprop.4+0x58>
 800201a:	bf00      	nop
 800201c:	20000ed0 	.word	0x20000ed0
 8002020:	200008f8 	.word	0x200008f8
 8002024:	08002240 	.word	0x08002240
 8002028:	080022a0 	.word	0x080022a0
 800202c:	00000000 	.word	0x00000000

08002030 <__func__.6656>:
 8002030:	68546863 73655264 49656d75 00000000     chThdResumeI....

08002040 <__func__.7108>:
 8002040:	53616d64 61657274 6c65526d 65736165     dmaStreamRelease
	...

08002060 <__func__.5877.lto_priv.37>:
 8002060:	79536863 6c6e5573 006b636f 00000000     chSysUnlock.....
 8002070:	20414d44 6c696166 00657275 33235653     DMA failure.SV#3
 8002080:	00000000 63617473 766f206b 6c667265     ....stack overfl
 8002090:	0000776f 656c6469 00000000 00000000     ow..idle........

080020a0 <__func__.5963>:
 80020a0:	54566863 69546f44 00496b63 00000000     chVTDoTickI.....

080020b0 <ch_debug>:
 80020b0:	6e69616d 18031600 08600404 1814100c     main......`.....
 80020c0:	2221201c 00000000 00000000 00000000     . !"............

080020d0 <_stm32_dma_streams>:
 80020d0:	40026010 40026008 000b0000 40026028     .`.@.`.@....(`.@
 80020e0:	40026008 000c0106 40026040 40026008     .`.@....@`.@.`.@
 80020f0:	000d0210 40026058 40026008 000e0316     ....X`.@.`.@....
 8002100:	40026070 4002600c 000f0400 40026088     p`.@.`.@.....`.@
 8002110:	4002600c 00100506 400260a0 4002600c     .`.@.....`.@.`.@
 8002120:	00110610 400260b8 4002600c 002f0716     .....`.@.`.@../.
 8002130:	40026410 40026408 00380800 40026428     .d.@.d.@..8.(d.@
 8002140:	40026408 00390906 40026440 40026408     .d.@..9.@d.@.d.@
 8002150:	003a0a10 40026458 40026408 003b0b16     ..:.Xd.@.d.@..;.
 8002160:	40026470 4002640c 003c0c00 40026488     pd.@.d.@..<..d.@
 8002170:	4002640c 00440d06 400264a0 4002640c     .d.@..D..d.@.d.@
 8002180:	00450e10 400264b8 4002640c 00460f16     ..E..d.@.d.@..F.

08002190 <__func__.6048>:
 8002190:	68546863 656c5364 00537065 00000000     chThdSleepS.....

080021a0 <__func__.5877.lto_priv.38>:
 80021a0:	79536863 6c6e5573 006b636f 00000000     chSysUnlock.....
 80021b0:	31235653 00000031 31235653 00000030     SV#11...SV#10...
 80021c0:	39235653 00000000 38235653 00000000     SV#9....SV#8....
 80021d0:	37235653 00000000 36235653 00000000     SV#7....SV#6....
 80021e0:	35235653 00000000 34235653 00000000     SV#5....SV#4....

080021f0 <__func__.7023>:
 80021f0:	74537473 41747261 6d72616c 00000000     stStartAlarm....

08002200 <__func__.6578>:
 8002200:	63536863 61655268 00497964 00000000     chSchReadyI.....

08002210 <__func__.6634>:
 8002210:	68546863 69784564 00005374 00000000     chThdExitS......

08002220 <__func__.7030>:
 8002220:	65537473 616c4174 00006d72 00000000     stSetAlarm......

08002230 <__func__.7081>:
 8002230:	53697073 00646e65 00000000 00000000     spiSend.........

08002240 <__func__.7039>:
 8002240:	55697073 6c65736e 00746365 00000000     spiUnselect.....

08002250 <__func__.6644>:
 8002250:	68546863 73755364 646e6570 00000053     chThdSuspendS...

08002260 <__func__.7101>:
 8002260:	53616d64 61657274 6c6c416d 7461636f     dmaStreamAllocat
 8002270:	00000065 00000000 00000000 00000000     e...............

08002280 <__func__.6604>:
 8002280:	744d6863 6c6e5578 006b636f 00000000     chMtxUnlock.....

08002290 <__func__.5877.lto_priv.27>:
 8002290:	79536863 6c6e5573 006b636f 00000000     chSysUnlock.....

080022a0 <__func__.5877.lto_priv.28>:
 80022a0:	79536863 6c6e5573 006b636f 00000000     chSysUnlock.....

080022b0 <__func__.7041>:
 80022b0:	5f697073 5f646c6c 72617473 00000074     spi_lld_start...

080022c0 <__func__.7035>:
 80022c0:	53697073 63656c65 00000074 00000000     spiSelect.......

080022d0 <__func__.6581>:
 80022d0:	744d6863 636f4c78 0000536b 00000000     chMtxLockS......

080022e0 <__func__.7031>:
 80022e0:	53697073 00706f74 00000000 00000000     spiStop.........

080022f0 <__func__.7027>:
 80022f0:	53697073 74726174 00000000 00000000     spiStart........

08002300 <hs_spicfg.lto_priv.31>:
 8002300:	00000000 40020000 00300004              .......@..0.
