
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1

# Written on Tue Oct  1 10:46:31 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start            Requested     Requested     Clock        Clock          Clock
Level     Clock            Frequency     Period        Type         Group          Load 
----------------------------------------------------------------------------------------
0 -       ariane|clk_i     200.0 MHz     5.000         inferred     (multiple)     654  
========================================================================================


Clock Load Summary
******************

                 Clock     Source          Clock Pin                                                                          Non-clock Pin     Non-clock Pin
Clock            Load      Pin             Seq Example                                                                        Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ariane|clk_i     654       clk_i(port)     i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rd_shift_q\[0\][0:1].C     -                 -            
=============================================================================================================================================================
