#Digital Systems Design with VHDL

This series of git submodules are part of my VHDL labs at TTU. The course can be found at https://ois.ttu.ee/portal/page?_pageid=37,674581&_dad=portal&_schema=PORTAL&link=7A4B22E2AC8F886A or http://www.pld.ttu.ee/~alsu/IAS0600l.html .

The codehere after should be used only as example to help students understand how to proceed with the labs.
Reports and lab defense questions/ answers will also be included in each lab.

Kayode H. ADJE
kaadje@ttu.ee
