Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Tue Nov 21 17:09:06 2017
| Host             : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command          : report_power -file huffman_system_sdk_wrapper_power_routed.rpt -pb huffman_system_sdk_wrapper_power_summary_routed.pb -rpx huffman_system_sdk_wrapper_power_routed.rpx
| Design           : huffman_system_sdk_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.722  |
| Dynamic (W)              | 1.564  |
| Device Static (W)        | 0.158  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.1   |
| Junction Temperature (C) | 44.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |    12306 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3961 |     53200 |            7.45 |
|   F7/F8 Muxes            |    <0.001 |      867 |     53200 |            1.63 |
|   Register               |    <0.001 |     6751 |    106400 |            6.34 |
|   CARRY4                 |    <0.001 |       79 |     13300 |            0.59 |
|   LUT as Shift Register  |    <0.001 |       68 |     17400 |            0.39 |
|   LUT as Distributed RAM |    <0.001 |       72 |     17400 |            0.41 |
|   Others                 |     0.000 |      218 |       --- |             --- |
| Signals                  |     0.014 |     9940 |       --- |             --- |
| Block RAM                |     0.002 |      0.5 |       140 |            0.36 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.722 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.049 |       0.034 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.718 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                | Constraint (ns) |
+------------+-----------------------------------------------------------------------+-----------------+
| clk_fpga_0 | huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| huffman_system_sdk_wrapper                       |     1.564 |
|   huffman_system_sdk_i                           |     1.564 |
|     HUFFMAN_REV2_IP_0                            |     0.025 |
|       inst                                       |     0.025 |
|         HUFFMAN_REV2_IP_v1_0_S00_AXI_inst        |     0.025 |
|           jpeg0                                  |     0.009 |
|             INST_dat                             |     0.006 |
|               INST_add12s_10_1                   |    <0.001 |
|               INST_add12u_9_1                    |    <0.001 |
|               INST_add32s_1                      |    <0.001 |
|               INST_add32s_32_1                   |    <0.001 |
|               INST_add8s_1                       |    <0.001 |
|               INST_decr12s_10_1                  |    <0.001 |
|               INST_geop12s_1_1                   |    <0.001 |
|               INST_geop12s_1_1_1                 |    <0.001 |
|               INST_geop12s_1_1_1_1               |    <0.001 |
|               INST_geop12s_1_1_2_1               |    <0.001 |
|               INST_geop12s_1_1_3_1               |    <0.001 |
|               INST_geop12s_1_1_4_1               |    <0.001 |
|               INST_geop12s_1_1_5_1               |    <0.001 |
|               INST_gop8s_1_1                     |    <0.001 |
|               INST_incr32s_1                     |    <0.001 |
|               INST_lop36u_1_1                    |    <0.001 |
|               INST_lop36u_1_1_1                  |    <0.001 |
|               INST_lop8s_1_1                     |    <0.001 |
|               INST_sub8s_7_1                     |    <0.001 |
|               INST_sub8s_7_2                     |    <0.001 |
|               ac_code                            |    <0.001 |
|                 INST_MEM_ac_code_subD_1          |    <0.001 |
|                   ac_code_r_reg_0_15_0_0         |    <0.001 |
|                   ac_code_r_reg_0_15_0_0__0      |    <0.001 |
|               dc_code                            |    <0.001 |
|                 INST_MEM_dc_code_subD_1          |    <0.001 |
|                   dc_code_r_reg_0_15_0_0         |    <0.001 |
|                   dc_code_r_reg_0_15_0_0__0      |    <0.001 |
|               encode_output                      |    <0.001 |
|                 INST_MEM_encode_output_subD_1    |    <0.001 |
|                   encode_output_r_reg_0_7_0_0    |    <0.001 |
|                   encode_output_r_reg_0_7_10_10  |    <0.001 |
|                   encode_output_r_reg_0_7_11_11  |    <0.001 |
|                   encode_output_r_reg_0_7_12_12  |    <0.001 |
|                   encode_output_r_reg_0_7_13_13  |    <0.001 |
|                   encode_output_r_reg_0_7_14_14  |    <0.001 |
|                   encode_output_r_reg_0_7_15_15  |    <0.001 |
|                   encode_output_r_reg_0_7_16_16  |    <0.001 |
|                   encode_output_r_reg_0_7_17_17  |    <0.001 |
|                   encode_output_r_reg_0_7_18_18  |    <0.001 |
|                   encode_output_r_reg_0_7_19_19  |    <0.001 |
|                   encode_output_r_reg_0_7_1_1    |    <0.001 |
|                   encode_output_r_reg_0_7_20_20  |    <0.001 |
|                   encode_output_r_reg_0_7_21_21  |    <0.001 |
|                   encode_output_r_reg_0_7_22_22  |    <0.001 |
|                   encode_output_r_reg_0_7_23_23  |    <0.001 |
|                   encode_output_r_reg_0_7_24_24  |    <0.001 |
|                   encode_output_r_reg_0_7_25_25  |    <0.001 |
|                   encode_output_r_reg_0_7_26_26  |    <0.001 |
|                   encode_output_r_reg_0_7_27_27  |    <0.001 |
|                   encode_output_r_reg_0_7_28_28  |    <0.001 |
|                   encode_output_r_reg_0_7_29_29  |    <0.001 |
|                   encode_output_r_reg_0_7_2_2    |    <0.001 |
|                   encode_output_r_reg_0_7_30_30  |    <0.001 |
|                   encode_output_r_reg_0_7_31_31  |    <0.001 |
|                   encode_output_r_reg_0_7_32_32  |    <0.001 |
|                   encode_output_r_reg_0_7_33_33  |    <0.001 |
|                   encode_output_r_reg_0_7_34_34  |    <0.001 |
|                   encode_output_r_reg_0_7_35_35  |    <0.001 |
|                   encode_output_r_reg_0_7_36_36  |    <0.001 |
|                   encode_output_r_reg_0_7_37_37  |    <0.001 |
|                   encode_output_r_reg_0_7_38_38  |    <0.001 |
|                   encode_output_r_reg_0_7_39_39  |    <0.001 |
|                   encode_output_r_reg_0_7_3_3    |    <0.001 |
|                   encode_output_r_reg_0_7_40_40  |    <0.001 |
|                   encode_output_r_reg_0_7_41_41  |    <0.001 |
|                   encode_output_r_reg_0_7_42_42  |    <0.001 |
|                   encode_output_r_reg_0_7_43_43  |    <0.001 |
|                   encode_output_r_reg_0_7_44_44  |    <0.001 |
|                   encode_output_r_reg_0_7_45_45  |    <0.001 |
|                   encode_output_r_reg_0_7_46_46  |    <0.001 |
|                   encode_output_r_reg_0_7_47_47  |    <0.001 |
|                   encode_output_r_reg_0_7_48_48  |    <0.001 |
|                   encode_output_r_reg_0_7_49_49  |    <0.001 |
|                   encode_output_r_reg_0_7_4_4    |    <0.001 |
|                   encode_output_r_reg_0_7_50_50  |    <0.001 |
|                   encode_output_r_reg_0_7_51_51  |    <0.001 |
|                   encode_output_r_reg_0_7_52_52  |    <0.001 |
|                   encode_output_r_reg_0_7_53_53  |    <0.001 |
|                   encode_output_r_reg_0_7_54_54  |    <0.001 |
|                   encode_output_r_reg_0_7_55_55  |    <0.001 |
|                   encode_output_r_reg_0_7_56_56  |    <0.001 |
|                   encode_output_r_reg_0_7_57_57  |    <0.001 |
|                   encode_output_r_reg_0_7_58_58  |    <0.001 |
|                   encode_output_r_reg_0_7_59_59  |    <0.001 |
|                   encode_output_r_reg_0_7_5_5    |    <0.001 |
|                   encode_output_r_reg_0_7_60_60  |    <0.001 |
|                   encode_output_r_reg_0_7_61_61  |    <0.001 |
|                   encode_output_r_reg_0_7_62_62  |    <0.001 |
|                   encode_output_r_reg_0_7_63_63  |    <0.001 |
|                   encode_output_r_reg_0_7_6_6    |    <0.001 |
|                   encode_output_r_reg_0_7_7_7    |    <0.001 |
|                   encode_output_r_reg_0_7_8_8    |    <0.001 |
|                   encode_output_r_reg_0_7_9_9    |    <0.001 |
|               rl                                 |     0.002 |
|                 INST_MEMB9W128_sub_1             |     0.002 |
|             INST_fsm                             |     0.003 |
|     processing_system7_0                         |     1.534 |
|       inst                                       |     1.534 |
|     ps7_0_axi_periph                             |     0.004 |
|       s00_couplers                               |     0.004 |
|         auto_pc                                  |     0.004 |
|           inst                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.004 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


